
BME2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5e4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800c798  0800c798  0001c798  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc28  0800cc28  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc28  0800cc28  0001cc28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc30  0800cc30  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc30  0800cc30  0001cc30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc34  0800cc34  0001cc34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800cc38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000344  200001e0  0800ce18  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  0800ce18  00020524  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000160f6  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f0f  00000000  00000000  00036306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c0  00000000  00000000  00039218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a0  00000000  00000000  0003a3d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000262b6  00000000  00000000  0003b478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000155d4  00000000  00000000  0006172e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfe17  00000000  00000000  00076d02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00156b19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d60  00000000  00000000  00156b6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c77c 	.word	0x0800c77c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	0800c77c 	.word	0x0800c77c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_ldivmod>:
 8000c68:	b97b      	cbnz	r3, 8000c8a <__aeabi_ldivmod+0x22>
 8000c6a:	b972      	cbnz	r2, 8000c8a <__aeabi_ldivmod+0x22>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bfbe      	ittt	lt
 8000c70:	2000      	movlt	r0, #0
 8000c72:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c76:	e006      	blt.n	8000c86 <__aeabi_ldivmod+0x1e>
 8000c78:	bf08      	it	eq
 8000c7a:	2800      	cmpeq	r0, #0
 8000c7c:	bf1c      	itt	ne
 8000c7e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c82:	f04f 30ff 	movne.w	r0, #4294967295
 8000c86:	f000 b9b9 	b.w	8000ffc <__aeabi_idiv0>
 8000c8a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c8e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c92:	2900      	cmp	r1, #0
 8000c94:	db09      	blt.n	8000caa <__aeabi_ldivmod+0x42>
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	db1a      	blt.n	8000cd0 <__aeabi_ldivmod+0x68>
 8000c9a:	f000 f84d 	bl	8000d38 <__udivmoddi4>
 8000c9e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca6:	b004      	add	sp, #16
 8000ca8:	4770      	bx	lr
 8000caa:	4240      	negs	r0, r0
 8000cac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	db1b      	blt.n	8000cec <__aeabi_ldivmod+0x84>
 8000cb4:	f000 f840 	bl	8000d38 <__udivmoddi4>
 8000cb8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc0:	b004      	add	sp, #16
 8000cc2:	4240      	negs	r0, r0
 8000cc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc8:	4252      	negs	r2, r2
 8000cca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cce:	4770      	bx	lr
 8000cd0:	4252      	negs	r2, r2
 8000cd2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd6:	f000 f82f 	bl	8000d38 <__udivmoddi4>
 8000cda:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cde:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce2:	b004      	add	sp, #16
 8000ce4:	4240      	negs	r0, r0
 8000ce6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cea:	4770      	bx	lr
 8000cec:	4252      	negs	r2, r2
 8000cee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf2:	f000 f821 	bl	8000d38 <__udivmoddi4>
 8000cf6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cfe:	b004      	add	sp, #16
 8000d00:	4252      	negs	r2, r2
 8000d02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_uldivmod>:
 8000d08:	b953      	cbnz	r3, 8000d20 <__aeabi_uldivmod+0x18>
 8000d0a:	b94a      	cbnz	r2, 8000d20 <__aeabi_uldivmod+0x18>
 8000d0c:	2900      	cmp	r1, #0
 8000d0e:	bf08      	it	eq
 8000d10:	2800      	cmpeq	r0, #0
 8000d12:	bf1c      	itt	ne
 8000d14:	f04f 31ff 	movne.w	r1, #4294967295
 8000d18:	f04f 30ff 	movne.w	r0, #4294967295
 8000d1c:	f000 b96e 	b.w	8000ffc <__aeabi_idiv0>
 8000d20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d28:	f000 f806 	bl	8000d38 <__udivmoddi4>
 8000d2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d34:	b004      	add	sp, #16
 8000d36:	4770      	bx	lr

08000d38 <__udivmoddi4>:
 8000d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d3c:	9d08      	ldr	r5, [sp, #32]
 8000d3e:	4604      	mov	r4, r0
 8000d40:	468c      	mov	ip, r1
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f040 8083 	bne.w	8000e4e <__udivmoddi4+0x116>
 8000d48:	428a      	cmp	r2, r1
 8000d4a:	4617      	mov	r7, r2
 8000d4c:	d947      	bls.n	8000dde <__udivmoddi4+0xa6>
 8000d4e:	fab2 f282 	clz	r2, r2
 8000d52:	b142      	cbz	r2, 8000d66 <__udivmoddi4+0x2e>
 8000d54:	f1c2 0020 	rsb	r0, r2, #32
 8000d58:	fa24 f000 	lsr.w	r0, r4, r0
 8000d5c:	4091      	lsls	r1, r2
 8000d5e:	4097      	lsls	r7, r2
 8000d60:	ea40 0c01 	orr.w	ip, r0, r1
 8000d64:	4094      	lsls	r4, r2
 8000d66:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d6a:	0c23      	lsrs	r3, r4, #16
 8000d6c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d70:	fa1f fe87 	uxth.w	lr, r7
 8000d74:	fb08 c116 	mls	r1, r8, r6, ip
 8000d78:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d80:	4299      	cmp	r1, r3
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x60>
 8000d84:	18fb      	adds	r3, r7, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 8119 	bcs.w	8000fc0 <__udivmoddi4+0x288>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 8116 	bls.w	8000fc0 <__udivmoddi4+0x288>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	443b      	add	r3, r7
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x8c>
 8000db0:	193c      	adds	r4, r7, r4
 8000db2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db6:	f080 8105 	bcs.w	8000fc4 <__udivmoddi4+0x28c>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	f240 8102 	bls.w	8000fc4 <__udivmoddi4+0x28c>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	443c      	add	r4, r7
 8000dc4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa0>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	b902      	cbnz	r2, 8000de2 <__udivmoddi4+0xaa>
 8000de0:	deff      	udf	#255	; 0xff
 8000de2:	fab2 f282 	clz	r2, r2
 8000de6:	2a00      	cmp	r2, #0
 8000de8:	d150      	bne.n	8000e8c <__udivmoddi4+0x154>
 8000dea:	1bcb      	subs	r3, r1, r7
 8000dec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df0:	fa1f f887 	uxth.w	r8, r7
 8000df4:	2601      	movs	r6, #1
 8000df6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000dfa:	0c21      	lsrs	r1, r4, #16
 8000dfc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e04:	fb08 f30c 	mul.w	r3, r8, ip
 8000e08:	428b      	cmp	r3, r1
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0xe4>
 8000e0c:	1879      	adds	r1, r7, r1
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0xe2>
 8000e14:	428b      	cmp	r3, r1
 8000e16:	f200 80e9 	bhi.w	8000fec <__udivmoddi4+0x2b4>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1ac9      	subs	r1, r1, r3
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e28:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x10c>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x10a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80d9 	bhi.w	8000ff4 <__udivmoddi4+0x2bc>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e7bf      	b.n	8000dce <__udivmoddi4+0x96>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d909      	bls.n	8000e66 <__udivmoddi4+0x12e>
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	f000 80b1 	beq.w	8000fba <__udivmoddi4+0x282>
 8000e58:	2600      	movs	r6, #0
 8000e5a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5e:	4630      	mov	r0, r6
 8000e60:	4631      	mov	r1, r6
 8000e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e66:	fab3 f683 	clz	r6, r3
 8000e6a:	2e00      	cmp	r6, #0
 8000e6c:	d14a      	bne.n	8000f04 <__udivmoddi4+0x1cc>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d302      	bcc.n	8000e78 <__udivmoddi4+0x140>
 8000e72:	4282      	cmp	r2, r0
 8000e74:	f200 80b8 	bhi.w	8000fe8 <__udivmoddi4+0x2b0>
 8000e78:	1a84      	subs	r4, r0, r2
 8000e7a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7e:	2001      	movs	r0, #1
 8000e80:	468c      	mov	ip, r1
 8000e82:	2d00      	cmp	r5, #0
 8000e84:	d0a8      	beq.n	8000dd8 <__udivmoddi4+0xa0>
 8000e86:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e8a:	e7a5      	b.n	8000dd8 <__udivmoddi4+0xa0>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f603 	lsr.w	r6, r0, r3
 8000e94:	4097      	lsls	r7, r2
 8000e96:	fa01 f002 	lsl.w	r0, r1, r2
 8000e9a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9e:	40d9      	lsrs	r1, r3
 8000ea0:	4330      	orrs	r0, r6
 8000ea2:	0c03      	lsrs	r3, r0, #16
 8000ea4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea8:	fa1f f887 	uxth.w	r8, r7
 8000eac:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eb0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb4:	fb06 f108 	mul.w	r1, r6, r8
 8000eb8:	4299      	cmp	r1, r3
 8000eba:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x19c>
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec6:	f080 808d 	bcs.w	8000fe4 <__udivmoddi4+0x2ac>
 8000eca:	4299      	cmp	r1, r3
 8000ecc:	f240 808a 	bls.w	8000fe4 <__udivmoddi4+0x2ac>
 8000ed0:	3e02      	subs	r6, #2
 8000ed2:	443b      	add	r3, r7
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b281      	uxth	r1, r0
 8000ed8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000edc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ee0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee4:	fb00 f308 	mul.w	r3, r0, r8
 8000ee8:	428b      	cmp	r3, r1
 8000eea:	d907      	bls.n	8000efc <__udivmoddi4+0x1c4>
 8000eec:	1879      	adds	r1, r7, r1
 8000eee:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ef2:	d273      	bcs.n	8000fdc <__udivmoddi4+0x2a4>
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d971      	bls.n	8000fdc <__udivmoddi4+0x2a4>
 8000ef8:	3802      	subs	r0, #2
 8000efa:	4439      	add	r1, r7
 8000efc:	1acb      	subs	r3, r1, r3
 8000efe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f02:	e778      	b.n	8000df6 <__udivmoddi4+0xbe>
 8000f04:	f1c6 0c20 	rsb	ip, r6, #32
 8000f08:	fa03 f406 	lsl.w	r4, r3, r6
 8000f0c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f10:	431c      	orrs	r4, r3
 8000f12:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f16:	fa01 f306 	lsl.w	r3, r1, r6
 8000f1a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f22:	431f      	orrs	r7, r3
 8000f24:	0c3b      	lsrs	r3, r7, #16
 8000f26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2a:	fa1f f884 	uxth.w	r8, r4
 8000f2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f32:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f36:	fb09 fa08 	mul.w	sl, r9, r8
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	fa02 f206 	lsl.w	r2, r2, r6
 8000f40:	fa00 f306 	lsl.w	r3, r0, r6
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x220>
 8000f46:	1861      	adds	r1, r4, r1
 8000f48:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f4c:	d248      	bcs.n	8000fe0 <__udivmoddi4+0x2a8>
 8000f4e:	458a      	cmp	sl, r1
 8000f50:	d946      	bls.n	8000fe0 <__udivmoddi4+0x2a8>
 8000f52:	f1a9 0902 	sub.w	r9, r9, #2
 8000f56:	4421      	add	r1, r4
 8000f58:	eba1 010a 	sub.w	r1, r1, sl
 8000f5c:	b2bf      	uxth	r7, r7
 8000f5e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f62:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f66:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f6a:	fb00 f808 	mul.w	r8, r0, r8
 8000f6e:	45b8      	cmp	r8, r7
 8000f70:	d907      	bls.n	8000f82 <__udivmoddi4+0x24a>
 8000f72:	19e7      	adds	r7, r4, r7
 8000f74:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f78:	d22e      	bcs.n	8000fd8 <__udivmoddi4+0x2a0>
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d92c      	bls.n	8000fd8 <__udivmoddi4+0x2a0>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	4427      	add	r7, r4
 8000f82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f86:	eba7 0708 	sub.w	r7, r7, r8
 8000f8a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8e:	454f      	cmp	r7, r9
 8000f90:	46c6      	mov	lr, r8
 8000f92:	4649      	mov	r1, r9
 8000f94:	d31a      	bcc.n	8000fcc <__udivmoddi4+0x294>
 8000f96:	d017      	beq.n	8000fc8 <__udivmoddi4+0x290>
 8000f98:	b15d      	cbz	r5, 8000fb2 <__udivmoddi4+0x27a>
 8000f9a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9e:	eb67 0701 	sbc.w	r7, r7, r1
 8000fa2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa6:	40f2      	lsrs	r2, r6
 8000fa8:	ea4c 0202 	orr.w	r2, ip, r2
 8000fac:	40f7      	lsrs	r7, r6
 8000fae:	e9c5 2700 	strd	r2, r7, [r5]
 8000fb2:	2600      	movs	r6, #0
 8000fb4:	4631      	mov	r1, r6
 8000fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fba:	462e      	mov	r6, r5
 8000fbc:	4628      	mov	r0, r5
 8000fbe:	e70b      	b.n	8000dd8 <__udivmoddi4+0xa0>
 8000fc0:	4606      	mov	r6, r0
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0x60>
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	e6fd      	b.n	8000dc4 <__udivmoddi4+0x8c>
 8000fc8:	4543      	cmp	r3, r8
 8000fca:	d2e5      	bcs.n	8000f98 <__udivmoddi4+0x260>
 8000fcc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fd0:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	e7df      	b.n	8000f98 <__udivmoddi4+0x260>
 8000fd8:	4608      	mov	r0, r1
 8000fda:	e7d2      	b.n	8000f82 <__udivmoddi4+0x24a>
 8000fdc:	4660      	mov	r0, ip
 8000fde:	e78d      	b.n	8000efc <__udivmoddi4+0x1c4>
 8000fe0:	4681      	mov	r9, r0
 8000fe2:	e7b9      	b.n	8000f58 <__udivmoddi4+0x220>
 8000fe4:	4666      	mov	r6, ip
 8000fe6:	e775      	b.n	8000ed4 <__udivmoddi4+0x19c>
 8000fe8:	4630      	mov	r0, r6
 8000fea:	e74a      	b.n	8000e82 <__udivmoddi4+0x14a>
 8000fec:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ff0:	4439      	add	r1, r7
 8000ff2:	e713      	b.n	8000e1c <__udivmoddi4+0xe4>
 8000ff4:	3802      	subs	r0, #2
 8000ff6:	443c      	add	r4, r7
 8000ff8:	e724      	b.n	8000e44 <__udivmoddi4+0x10c>
 8000ffa:	bf00      	nop

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	607b      	str	r3, [r7, #4]
 800100a:	4b10      	ldr	r3, [pc, #64]	; (800104c <MX_DMA_Init+0x4c>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	4a0f      	ldr	r2, [pc, #60]	; (800104c <MX_DMA_Init+0x4c>)
 8001010:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001014:	6313      	str	r3, [r2, #48]	; 0x30
 8001016:	4b0d      	ldr	r3, [pc, #52]	; (800104c <MX_DMA_Init+0x4c>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	2100      	movs	r1, #0
 8001026:	200d      	movs	r0, #13
 8001028:	f002 f98f 	bl	800334a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800102c:	200d      	movs	r0, #13
 800102e:	f002 f9a8 	bl	8003382 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2100      	movs	r1, #0
 8001036:	200f      	movs	r0, #15
 8001038:	f002 f987 	bl	800334a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800103c:	200f      	movs	r0, #15
 800103e:	f002 f9a0 	bl	8003382 <HAL_NVIC_EnableIRQ>

}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40023800 	.word	0x40023800

08001050 <MX_GPIO_Init>:
     PB5   ------> FMC_SDCKE1
     PE0   ------> FMC_NBL0
     PE1   ------> FMC_NBL1
*/
void MX_GPIO_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08e      	sub	sp, #56	; 0x38
 8001054:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001056:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	623b      	str	r3, [r7, #32]
 800106a:	4bb0      	ldr	r3, [pc, #704]	; (800132c <MX_GPIO_Init+0x2dc>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	4aaf      	ldr	r2, [pc, #700]	; (800132c <MX_GPIO_Init+0x2dc>)
 8001070:	f043 0304 	orr.w	r3, r3, #4
 8001074:	6313      	str	r3, [r2, #48]	; 0x30
 8001076:	4bad      	ldr	r3, [pc, #692]	; (800132c <MX_GPIO_Init+0x2dc>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	f003 0304 	and.w	r3, r3, #4
 800107e:	623b      	str	r3, [r7, #32]
 8001080:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	61fb      	str	r3, [r7, #28]
 8001086:	4ba9      	ldr	r3, [pc, #676]	; (800132c <MX_GPIO_Init+0x2dc>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	4aa8      	ldr	r2, [pc, #672]	; (800132c <MX_GPIO_Init+0x2dc>)
 800108c:	f043 0320 	orr.w	r3, r3, #32
 8001090:	6313      	str	r3, [r2, #48]	; 0x30
 8001092:	4ba6      	ldr	r3, [pc, #664]	; (800132c <MX_GPIO_Init+0x2dc>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	f003 0320 	and.w	r3, r3, #32
 800109a:	61fb      	str	r3, [r7, #28]
 800109c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	61bb      	str	r3, [r7, #24]
 80010a2:	4ba2      	ldr	r3, [pc, #648]	; (800132c <MX_GPIO_Init+0x2dc>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	4aa1      	ldr	r2, [pc, #644]	; (800132c <MX_GPIO_Init+0x2dc>)
 80010a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010ac:	6313      	str	r3, [r2, #48]	; 0x30
 80010ae:	4b9f      	ldr	r3, [pc, #636]	; (800132c <MX_GPIO_Init+0x2dc>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010b6:	61bb      	str	r3, [r7, #24]
 80010b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
 80010be:	4b9b      	ldr	r3, [pc, #620]	; (800132c <MX_GPIO_Init+0x2dc>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	4a9a      	ldr	r2, [pc, #616]	; (800132c <MX_GPIO_Init+0x2dc>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ca:	4b98      	ldr	r3, [pc, #608]	; (800132c <MX_GPIO_Init+0x2dc>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	617b      	str	r3, [r7, #20]
 80010d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	613b      	str	r3, [r7, #16]
 80010da:	4b94      	ldr	r3, [pc, #592]	; (800132c <MX_GPIO_Init+0x2dc>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	4a93      	ldr	r2, [pc, #588]	; (800132c <MX_GPIO_Init+0x2dc>)
 80010e0:	f043 0302 	orr.w	r3, r3, #2
 80010e4:	6313      	str	r3, [r2, #48]	; 0x30
 80010e6:	4b91      	ldr	r3, [pc, #580]	; (800132c <MX_GPIO_Init+0x2dc>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	f003 0302 	and.w	r3, r3, #2
 80010ee:	613b      	str	r3, [r7, #16]
 80010f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
 80010f6:	4b8d      	ldr	r3, [pc, #564]	; (800132c <MX_GPIO_Init+0x2dc>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	4a8c      	ldr	r2, [pc, #560]	; (800132c <MX_GPIO_Init+0x2dc>)
 80010fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001100:	6313      	str	r3, [r2, #48]	; 0x30
 8001102:	4b8a      	ldr	r3, [pc, #552]	; (800132c <MX_GPIO_Init+0x2dc>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	60bb      	str	r3, [r7, #8]
 8001112:	4b86      	ldr	r3, [pc, #536]	; (800132c <MX_GPIO_Init+0x2dc>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	4a85      	ldr	r2, [pc, #532]	; (800132c <MX_GPIO_Init+0x2dc>)
 8001118:	f043 0310 	orr.w	r3, r3, #16
 800111c:	6313      	str	r3, [r2, #48]	; 0x30
 800111e:	4b83      	ldr	r3, [pc, #524]	; (800132c <MX_GPIO_Init+0x2dc>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	f003 0310 	and.w	r3, r3, #16
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	607b      	str	r3, [r7, #4]
 800112e:	4b7f      	ldr	r3, [pc, #508]	; (800132c <MX_GPIO_Init+0x2dc>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	4a7e      	ldr	r2, [pc, #504]	; (800132c <MX_GPIO_Init+0x2dc>)
 8001134:	f043 0308 	orr.w	r3, r3, #8
 8001138:	6313      	str	r3, [r2, #48]	; 0x30
 800113a:	4b7c      	ldr	r3, [pc, #496]	; (800132c <MX_GPIO_Init+0x2dc>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	f003 0308 	and.w	r3, r3, #8
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001146:	2200      	movs	r2, #0
 8001148:	2116      	movs	r1, #22
 800114a:	4879      	ldr	r0, [pc, #484]	; (8001330 <MX_GPIO_Init+0x2e0>)
 800114c:	f002 fe6a 	bl	8003e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001150:	2200      	movs	r2, #0
 8001152:	2180      	movs	r1, #128	; 0x80
 8001154:	4877      	ldr	r0, [pc, #476]	; (8001334 <MX_GPIO_Init+0x2e4>)
 8001156:	f002 fe65 	bl	8003e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800115a:	2200      	movs	r2, #0
 800115c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001160:	4875      	ldr	r0, [pc, #468]	; (8001338 <MX_GPIO_Init+0x2e8>)
 8001162:	f002 fe5f 	bl	8003e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800116c:	4873      	ldr	r0, [pc, #460]	; (800133c <MX_GPIO_Init+0x2ec>)
 800116e:	f002 fe59 	bl	8003e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001172:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001176:	627b      	str	r3, [r7, #36]	; 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001178:	2302      	movs	r3, #2
 800117a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001180:	2303      	movs	r3, #3
 8001182:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001184:	230c      	movs	r3, #12
 8001186:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001188:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800118c:	4619      	mov	r1, r3
 800118e:	486c      	ldr	r0, [pc, #432]	; (8001340 <MX_GPIO_Init+0x2f0>)
 8001190:	f002 fc9c 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001194:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001198:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119a:	2302      	movs	r3, #2
 800119c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a2:	2300      	movs	r3, #0
 80011a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80011a6:	2305      	movs	r3, #5
 80011a8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011ae:	4619      	mov	r1, r3
 80011b0:	4863      	ldr	r0, [pc, #396]	; (8001340 <MX_GPIO_Init+0x2f0>)
 80011b2:	f002 fc8b 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 80011b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011bc:	2302      	movs	r3, #2
 80011be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c4:	2300      	movs	r3, #0
 80011c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80011c8:	230e      	movs	r3, #14
 80011ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80011cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011d0:	4619      	mov	r1, r3
 80011d2:	485b      	ldr	r0, [pc, #364]	; (8001340 <MX_GPIO_Init+0x2f0>)
 80011d4:	f002 fc7a 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 80011d8:	2301      	movs	r3, #1
 80011da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011dc:	2302      	movs	r3, #2
 80011de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e4:	2303      	movs	r3, #3
 80011e6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011e8:	230c      	movs	r3, #12
 80011ea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80011ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011f0:	4619      	mov	r1, r3
 80011f2:	484f      	ldr	r0, [pc, #316]	; (8001330 <MX_GPIO_Init+0x2e0>)
 80011f4:	f002 fc6a 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80011f8:	2316      	movs	r3, #22
 80011fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fc:	2301      	movs	r3, #1
 80011fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001204:	2300      	movs	r3, #0
 8001206:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001208:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800120c:	4619      	mov	r1, r3
 800120e:	4848      	ldr	r0, [pc, #288]	; (8001330 <MX_GPIO_Init+0x2e0>)
 8001210:	f002 fc5c 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001214:	2301      	movs	r3, #1
 8001216:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001218:	4b4a      	ldr	r3, [pc, #296]	; (8001344 <MX_GPIO_Init+0x2f4>)
 800121a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001220:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001224:	4619      	mov	r1, r3
 8001226:	4843      	ldr	r0, [pc, #268]	; (8001334 <MX_GPIO_Init+0x2e4>)
 8001228:	f002 fc50 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 800122c:	f248 0306 	movw	r3, #32774	; 0x8006
 8001230:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001232:	4b45      	ldr	r3, [pc, #276]	; (8001348 <MX_GPIO_Init+0x2f8>)
 8001234:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001236:	2300      	movs	r3, #0
 8001238:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800123e:	4619      	mov	r1, r3
 8001240:	483c      	ldr	r0, [pc, #240]	; (8001334 <MX_GPIO_Init+0x2e4>)
 8001242:	f002 fc43 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001246:	f641 0358 	movw	r3, #6232	; 0x1858
 800124a:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124c:	2302      	movs	r3, #2
 800124e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	2300      	movs	r3, #0
 8001252:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001254:	2300      	movs	r3, #0
 8001256:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001258:	230e      	movs	r3, #14
 800125a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001260:	4619      	mov	r1, r3
 8001262:	4834      	ldr	r0, [pc, #208]	; (8001334 <MX_GPIO_Init+0x2e4>)
 8001264:	f002 fc32 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001268:	2380      	movs	r3, #128	; 0x80
 800126a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2300      	movs	r3, #0
 8001276:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001278:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800127c:	4619      	mov	r1, r3
 800127e:	482d      	ldr	r0, [pc, #180]	; (8001334 <MX_GPIO_Init+0x2e4>)
 8001280:	f002 fc24 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001284:	2320      	movs	r3, #32
 8001286:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001288:	4b2f      	ldr	r3, [pc, #188]	; (8001348 <MX_GPIO_Init+0x2f8>)
 800128a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001290:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001294:	4619      	mov	r1, r3
 8001296:	4826      	ldr	r0, [pc, #152]	; (8001330 <MX_GPIO_Init+0x2e0>)
 8001298:	f002 fc18 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800129c:	2303      	movs	r3, #3
 800129e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	2302      	movs	r3, #2
 80012a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a8:	2300      	movs	r3, #0
 80012aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80012ac:	2309      	movs	r3, #9
 80012ae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012b4:	4619      	mov	r1, r3
 80012b6:	4825      	ldr	r0, [pc, #148]	; (800134c <MX_GPIO_Init+0x2fc>)
 80012b8:	f002 fc08 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80012bc:	2304      	movs	r3, #4
 80012be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c0:	2300      	movs	r3, #0
 80012c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80012c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012cc:	4619      	mov	r1, r3
 80012ce:	481f      	ldr	r0, [pc, #124]	; (800134c <MX_GPIO_Init+0x2fc>)
 80012d0:	f002 fbfc 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80012d4:	f248 1333 	movw	r3, #33075	; 0x8133
 80012d8:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012da:	2302      	movs	r3, #2
 80012dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e2:	2303      	movs	r3, #3
 80012e4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012e6:	230c      	movs	r3, #12
 80012e8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ee:	4619      	mov	r1, r3
 80012f0:	4812      	ldr	r0, [pc, #72]	; (800133c <MX_GPIO_Init+0x2ec>)
 80012f2:	f002 fbeb 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80012f6:	f64f 7383 	movw	r3, #65411	; 0xff83
 80012fa:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fc:	2302      	movs	r3, #2
 80012fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001304:	2303      	movs	r3, #3
 8001306:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001308:	230c      	movs	r3, #12
 800130a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800130c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001310:	4619      	mov	r1, r3
 8001312:	480f      	ldr	r0, [pc, #60]	; (8001350 <MX_GPIO_Init+0x300>)
 8001314:	f002 fbda 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin;
 8001318:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131e:	2302      	movs	r3, #2
 8001320:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001326:	2300      	movs	r3, #0
 8001328:	633b      	str	r3, [r7, #48]	; 0x30
 800132a:	e013      	b.n	8001354 <MX_GPIO_Init+0x304>
 800132c:	40023800 	.word	0x40023800
 8001330:	40020800 	.word	0x40020800
 8001334:	40020000 	.word	0x40020000
 8001338:	40020c00 	.word	0x40020c00
 800133c:	40021800 	.word	0x40021800
 8001340:	40021400 	.word	0x40021400
 8001344:	10110000 	.word	0x10110000
 8001348:	10120000 	.word	0x10120000
 800134c:	40020400 	.word	0x40020400
 8001350:	40021000 	.word	0x40021000
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001354:	230e      	movs	r3, #14
 8001356:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001358:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800135c:	4619      	mov	r1, r3
 800135e:	485e      	ldr	r0, [pc, #376]	; (80014d8 <MX_GPIO_Init+0x488>)
 8001360:	f002 fbb4 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001364:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8001368:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136a:	2302      	movs	r3, #2
 800136c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001372:	2300      	movs	r3, #0
 8001374:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001376:	230c      	movs	r3, #12
 8001378:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800137e:	4619      	mov	r1, r3
 8001380:	4855      	ldr	r0, [pc, #340]	; (80014d8 <MX_GPIO_Init+0x488>)
 8001382:	f002 fba3 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001386:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800138a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800138c:	2300      	movs	r3, #0
 800138e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8001394:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001398:	4619      	mov	r1, r3
 800139a:	484f      	ldr	r0, [pc, #316]	; (80014d8 <MX_GPIO_Init+0x488>)
 800139c:	f002 fb96 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80013a0:	f24c 7303 	movw	r3, #50947	; 0xc703
 80013a4:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a6:	2302      	movs	r3, #2
 80013a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ae:	2303      	movs	r3, #3
 80013b0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80013b2:	230c      	movs	r3, #12
 80013b4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ba:	4619      	mov	r1, r3
 80013bc:	4847      	ldr	r0, [pc, #284]	; (80014dc <MX_GPIO_Init+0x48c>)
 80013be:	f002 fb85 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 80013c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c8:	2300      	movs	r3, #0
 80013ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80013d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013d4:	4619      	mov	r1, r3
 80013d6:	4841      	ldr	r0, [pc, #260]	; (80014dc <MX_GPIO_Init+0x48c>)
 80013d8:	f002 fb78 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80013dc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80013e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e2:	2301      	movs	r3, #1
 80013e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ea:	2300      	movs	r3, #0
 80013ec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013f2:	4619      	mov	r1, r3
 80013f4:	4839      	ldr	r0, [pc, #228]	; (80014dc <MX_GPIO_Init+0x48c>)
 80013f6:	f002 fb69 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80013fa:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80013fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001400:	2302      	movs	r3, #2
 8001402:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001408:	2300      	movs	r3, #0
 800140a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800140c:	230e      	movs	r3, #14
 800140e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001414:	4619      	mov	r1, r3
 8001416:	4832      	ldr	r0, [pc, #200]	; (80014e0 <MX_GPIO_Init+0x490>)
 8001418:	f002 fb58 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 800141c:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001420:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001422:	2302      	movs	r3, #2
 8001424:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142a:	2300      	movs	r3, #0
 800142c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800142e:	230e      	movs	r3, #14
 8001430:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001432:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001436:	4619      	mov	r1, r3
 8001438:	482a      	ldr	r0, [pc, #168]	; (80014e4 <MX_GPIO_Init+0x494>)
 800143a:	f002 fb47 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = G7_Pin;
 800143e:	2308      	movs	r3, #8
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001442:	2302      	movs	r3, #2
 8001444:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144a:	2300      	movs	r3, #0
 800144c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800144e:	230e      	movs	r3, #14
 8001450:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(G7_GPIO_Port, &GPIO_InitStruct);
 8001452:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001456:	4619      	mov	r1, r3
 8001458:	4820      	ldr	r0, [pc, #128]	; (80014dc <MX_GPIO_Init+0x48c>)
 800145a:	f002 fb37 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800145e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001462:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001464:	2302      	movs	r3, #2
 8001466:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146c:	2300      	movs	r3, #0
 800146e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001470:	2309      	movs	r3, #9
 8001472:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001474:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001478:	4619      	mov	r1, r3
 800147a:	4819      	ldr	r0, [pc, #100]	; (80014e0 <MX_GPIO_Init+0x490>)
 800147c:	f002 fb26 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001480:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001484:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001486:	2301      	movs	r3, #1
 8001488:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148e:	2300      	movs	r3, #0
 8001490:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001492:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001496:	4619      	mov	r1, r3
 8001498:	4811      	ldr	r0, [pc, #68]	; (80014e0 <MX_GPIO_Init+0x490>)
 800149a:	f002 fb17 	bl	8003acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDCKE1_Pin;
 800149e:	2320      	movs	r3, #32
 80014a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2302      	movs	r3, #2
 80014a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014aa:	2303      	movs	r3, #3
 80014ac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014ae:	230c      	movs	r3, #12
 80014b0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDCKE1_GPIO_Port, &GPIO_InitStruct);
 80014b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b6:	4619      	mov	r1, r3
 80014b8:	4807      	ldr	r0, [pc, #28]	; (80014d8 <MX_GPIO_Init+0x488>)
 80014ba:	f002 fb07 	bl	8003acc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	2100      	movs	r1, #0
 80014c2:	2006      	movs	r0, #6
 80014c4:	f001 ff41 	bl	800334a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80014c8:	2006      	movs	r0, #6
 80014ca:	f001 ff5a 	bl	8003382 <HAL_NVIC_EnableIRQ>

}
 80014ce:	bf00      	nop
 80014d0:	3738      	adds	r7, #56	; 0x38
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40020400 	.word	0x40020400
 80014dc:	40020c00 	.word	0x40020c00
 80014e0:	40021800 	.word	0x40021800
 80014e4:	40020800 	.word	0x40020800

080014e8 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c3_rx;
DMA_HandleTypeDef hdma_i2c3_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014ec:	4b1b      	ldr	r3, [pc, #108]	; (800155c <MX_I2C1_Init+0x74>)
 80014ee:	4a1c      	ldr	r2, [pc, #112]	; (8001560 <MX_I2C1_Init+0x78>)
 80014f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014f2:	4b1a      	ldr	r3, [pc, #104]	; (800155c <MX_I2C1_Init+0x74>)
 80014f4:	4a1b      	ldr	r2, [pc, #108]	; (8001564 <MX_I2C1_Init+0x7c>)
 80014f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014f8:	4b18      	ldr	r3, [pc, #96]	; (800155c <MX_I2C1_Init+0x74>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014fe:	4b17      	ldr	r3, [pc, #92]	; (800155c <MX_I2C1_Init+0x74>)
 8001500:	2200      	movs	r2, #0
 8001502:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001504:	4b15      	ldr	r3, [pc, #84]	; (800155c <MX_I2C1_Init+0x74>)
 8001506:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800150a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800150c:	4b13      	ldr	r3, [pc, #76]	; (800155c <MX_I2C1_Init+0x74>)
 800150e:	2200      	movs	r2, #0
 8001510:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <MX_I2C1_Init+0x74>)
 8001514:	2200      	movs	r2, #0
 8001516:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001518:	4b10      	ldr	r3, [pc, #64]	; (800155c <MX_I2C1_Init+0x74>)
 800151a:	2200      	movs	r2, #0
 800151c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800151e:	4b0f      	ldr	r3, [pc, #60]	; (800155c <MX_I2C1_Init+0x74>)
 8001520:	2200      	movs	r2, #0
 8001522:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001524:	480d      	ldr	r0, [pc, #52]	; (800155c <MX_I2C1_Init+0x74>)
 8001526:	f002 fcd5 	bl	8003ed4 <HAL_I2C_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001530:	f000 fb46 	bl	8001bc0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001534:	2100      	movs	r1, #0
 8001536:	4809      	ldr	r0, [pc, #36]	; (800155c <MX_I2C1_Init+0x74>)
 8001538:	f005 f828 	bl	800658c <HAL_I2CEx_ConfigAnalogFilter>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001542:	f000 fb3d 	bl	8001bc0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001546:	2100      	movs	r1, #0
 8001548:	4804      	ldr	r0, [pc, #16]	; (800155c <MX_I2C1_Init+0x74>)
 800154a:	f005 f85b 	bl	8006604 <HAL_I2CEx_ConfigDigitalFilter>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001554:	f000 fb34 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001558:	bf00      	nop
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000320 	.word	0x20000320
 8001560:	40005400 	.word	0x40005400
 8001564:	000186a0 	.word	0x000186a0

08001568 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800156c:	4b1b      	ldr	r3, [pc, #108]	; (80015dc <MX_I2C3_Init+0x74>)
 800156e:	4a1c      	ldr	r2, [pc, #112]	; (80015e0 <MX_I2C3_Init+0x78>)
 8001570:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001572:	4b1a      	ldr	r3, [pc, #104]	; (80015dc <MX_I2C3_Init+0x74>)
 8001574:	4a1b      	ldr	r2, [pc, #108]	; (80015e4 <MX_I2C3_Init+0x7c>)
 8001576:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001578:	4b18      	ldr	r3, [pc, #96]	; (80015dc <MX_I2C3_Init+0x74>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800157e:	4b17      	ldr	r3, [pc, #92]	; (80015dc <MX_I2C3_Init+0x74>)
 8001580:	2200      	movs	r2, #0
 8001582:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001584:	4b15      	ldr	r3, [pc, #84]	; (80015dc <MX_I2C3_Init+0x74>)
 8001586:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800158a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800158c:	4b13      	ldr	r3, [pc, #76]	; (80015dc <MX_I2C3_Init+0x74>)
 800158e:	2200      	movs	r2, #0
 8001590:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001592:	4b12      	ldr	r3, [pc, #72]	; (80015dc <MX_I2C3_Init+0x74>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001598:	4b10      	ldr	r3, [pc, #64]	; (80015dc <MX_I2C3_Init+0x74>)
 800159a:	2200      	movs	r2, #0
 800159c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800159e:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <MX_I2C3_Init+0x74>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80015a4:	480d      	ldr	r0, [pc, #52]	; (80015dc <MX_I2C3_Init+0x74>)
 80015a6:	f002 fc95 	bl	8003ed4 <HAL_I2C_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80015b0:	f000 fb06 	bl	8001bc0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015b4:	2100      	movs	r1, #0
 80015b6:	4809      	ldr	r0, [pc, #36]	; (80015dc <MX_I2C3_Init+0x74>)
 80015b8:	f004 ffe8 	bl	800658c <HAL_I2CEx_ConfigAnalogFilter>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80015c2:	f000 fafd 	bl	8001bc0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80015c6:	2100      	movs	r1, #0
 80015c8:	4804      	ldr	r0, [pc, #16]	; (80015dc <MX_I2C3_Init+0x74>)
 80015ca:	f005 f81b 	bl	8006604 <HAL_I2CEx_ConfigDigitalFilter>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80015d4:	f000 faf4 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	2000026c 	.word	0x2000026c
 80015e0:	40005c00 	.word	0x40005c00
 80015e4:	000186a0 	.word	0x000186a0

080015e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08c      	sub	sp, #48	; 0x30
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f0:	f107 031c 	add.w	r3, r7, #28
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a78      	ldr	r2, [pc, #480]	; (80017e8 <HAL_I2C_MspInit+0x200>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d134      	bne.n	8001674 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	61bb      	str	r3, [r7, #24]
 800160e:	4b77      	ldr	r3, [pc, #476]	; (80017ec <HAL_I2C_MspInit+0x204>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001612:	4a76      	ldr	r2, [pc, #472]	; (80017ec <HAL_I2C_MspInit+0x204>)
 8001614:	f043 0302 	orr.w	r3, r3, #2
 8001618:	6313      	str	r3, [r2, #48]	; 0x30
 800161a:	4b74      	ldr	r3, [pc, #464]	; (80017ec <HAL_I2C_MspInit+0x204>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	61bb      	str	r3, [r7, #24]
 8001624:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001626:	23c0      	movs	r3, #192	; 0xc0
 8001628:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800162a:	2312      	movs	r3, #18
 800162c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001632:	2303      	movs	r3, #3
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001636:	2304      	movs	r3, #4
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800163a:	f107 031c 	add.w	r3, r7, #28
 800163e:	4619      	mov	r1, r3
 8001640:	486b      	ldr	r0, [pc, #428]	; (80017f0 <HAL_I2C_MspInit+0x208>)
 8001642:	f002 fa43 	bl	8003acc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	617b      	str	r3, [r7, #20]
 800164a:	4b68      	ldr	r3, [pc, #416]	; (80017ec <HAL_I2C_MspInit+0x204>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	4a67      	ldr	r2, [pc, #412]	; (80017ec <HAL_I2C_MspInit+0x204>)
 8001650:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001654:	6413      	str	r3, [r2, #64]	; 0x40
 8001656:	4b65      	ldr	r3, [pc, #404]	; (80017ec <HAL_I2C_MspInit+0x204>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	697b      	ldr	r3, [r7, #20]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2100      	movs	r1, #0
 8001666:	201f      	movs	r0, #31
 8001668:	f001 fe6f 	bl	800334a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800166c:	201f      	movs	r0, #31
 800166e:	f001 fe88 	bl	8003382 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001672:	e0b5      	b.n	80017e0 <HAL_I2C_MspInit+0x1f8>
  else if(i2cHandle->Instance==I2C3)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a5e      	ldr	r2, [pc, #376]	; (80017f4 <HAL_I2C_MspInit+0x20c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	f040 80b0 	bne.w	80017e0 <HAL_I2C_MspInit+0x1f8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001680:	2300      	movs	r3, #0
 8001682:	613b      	str	r3, [r7, #16]
 8001684:	4b59      	ldr	r3, [pc, #356]	; (80017ec <HAL_I2C_MspInit+0x204>)
 8001686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001688:	4a58      	ldr	r2, [pc, #352]	; (80017ec <HAL_I2C_MspInit+0x204>)
 800168a:	f043 0304 	orr.w	r3, r3, #4
 800168e:	6313      	str	r3, [r2, #48]	; 0x30
 8001690:	4b56      	ldr	r3, [pc, #344]	; (80017ec <HAL_I2C_MspInit+0x204>)
 8001692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001694:	f003 0304 	and.w	r3, r3, #4
 8001698:	613b      	str	r3, [r7, #16]
 800169a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800169c:	2300      	movs	r3, #0
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	4b52      	ldr	r3, [pc, #328]	; (80017ec <HAL_I2C_MspInit+0x204>)
 80016a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a4:	4a51      	ldr	r2, [pc, #324]	; (80017ec <HAL_I2C_MspInit+0x204>)
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	6313      	str	r3, [r2, #48]	; 0x30
 80016ac:	4b4f      	ldr	r3, [pc, #316]	; (80017ec <HAL_I2C_MspInit+0x204>)
 80016ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b0:	f003 0301 	and.w	r3, r3, #1
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80016b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016be:	2312      	movs	r3, #18
 80016c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c6:	2300      	movs	r3, #0
 80016c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80016ca:	2304      	movs	r3, #4
 80016cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80016ce:	f107 031c 	add.w	r3, r7, #28
 80016d2:	4619      	mov	r1, r3
 80016d4:	4848      	ldr	r0, [pc, #288]	; (80017f8 <HAL_I2C_MspInit+0x210>)
 80016d6:	f002 f9f9 	bl	8003acc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80016da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e0:	2312      	movs	r3, #18
 80016e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e8:	2300      	movs	r3, #0
 80016ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80016ec:	2304      	movs	r3, #4
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80016f0:	f107 031c 	add.w	r3, r7, #28
 80016f4:	4619      	mov	r1, r3
 80016f6:	4841      	ldr	r0, [pc, #260]	; (80017fc <HAL_I2C_MspInit+0x214>)
 80016f8:	f002 f9e8 	bl	8003acc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80016fc:	2300      	movs	r3, #0
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	4b3a      	ldr	r3, [pc, #232]	; (80017ec <HAL_I2C_MspInit+0x204>)
 8001702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001704:	4a39      	ldr	r2, [pc, #228]	; (80017ec <HAL_I2C_MspInit+0x204>)
 8001706:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800170a:	6413      	str	r3, [r2, #64]	; 0x40
 800170c:	4b37      	ldr	r3, [pc, #220]	; (80017ec <HAL_I2C_MspInit+0x204>)
 800170e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001710:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001714:	60bb      	str	r3, [r7, #8]
 8001716:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c3_rx.Instance = DMA1_Stream2;
 8001718:	4b39      	ldr	r3, [pc, #228]	; (8001800 <HAL_I2C_MspInit+0x218>)
 800171a:	4a3a      	ldr	r2, [pc, #232]	; (8001804 <HAL_I2C_MspInit+0x21c>)
 800171c:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_3;
 800171e:	4b38      	ldr	r3, [pc, #224]	; (8001800 <HAL_I2C_MspInit+0x218>)
 8001720:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001724:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001726:	4b36      	ldr	r3, [pc, #216]	; (8001800 <HAL_I2C_MspInit+0x218>)
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800172c:	4b34      	ldr	r3, [pc, #208]	; (8001800 <HAL_I2C_MspInit+0x218>)
 800172e:	2200      	movs	r2, #0
 8001730:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001732:	4b33      	ldr	r3, [pc, #204]	; (8001800 <HAL_I2C_MspInit+0x218>)
 8001734:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001738:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800173a:	4b31      	ldr	r3, [pc, #196]	; (8001800 <HAL_I2C_MspInit+0x218>)
 800173c:	2200      	movs	r2, #0
 800173e:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001740:	4b2f      	ldr	r3, [pc, #188]	; (8001800 <HAL_I2C_MspInit+0x218>)
 8001742:	2200      	movs	r2, #0
 8001744:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 8001746:	4b2e      	ldr	r3, [pc, #184]	; (8001800 <HAL_I2C_MspInit+0x218>)
 8001748:	2200      	movs	r2, #0
 800174a:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800174c:	4b2c      	ldr	r3, [pc, #176]	; (8001800 <HAL_I2C_MspInit+0x218>)
 800174e:	2200      	movs	r2, #0
 8001750:	621a      	str	r2, [r3, #32]
    hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001752:	4b2b      	ldr	r3, [pc, #172]	; (8001800 <HAL_I2C_MspInit+0x218>)
 8001754:	2200      	movs	r2, #0
 8001756:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8001758:	4829      	ldr	r0, [pc, #164]	; (8001800 <HAL_I2C_MspInit+0x218>)
 800175a:	f001 fe2d 	bl	80033b8 <HAL_DMA_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <HAL_I2C_MspInit+0x180>
      Error_Handler();
 8001764:	f000 fa2c 	bl	8001bc0 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c3_rx);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	4a25      	ldr	r2, [pc, #148]	; (8001800 <HAL_I2C_MspInit+0x218>)
 800176c:	639a      	str	r2, [r3, #56]	; 0x38
 800176e:	4a24      	ldr	r2, [pc, #144]	; (8001800 <HAL_I2C_MspInit+0x218>)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_i2c3_tx.Instance = DMA1_Stream4;
 8001774:	4b24      	ldr	r3, [pc, #144]	; (8001808 <HAL_I2C_MspInit+0x220>)
 8001776:	4a25      	ldr	r2, [pc, #148]	; (800180c <HAL_I2C_MspInit+0x224>)
 8001778:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
 800177a:	4b23      	ldr	r3, [pc, #140]	; (8001808 <HAL_I2C_MspInit+0x220>)
 800177c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001780:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001782:	4b21      	ldr	r3, [pc, #132]	; (8001808 <HAL_I2C_MspInit+0x220>)
 8001784:	2240      	movs	r2, #64	; 0x40
 8001786:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001788:	4b1f      	ldr	r3, [pc, #124]	; (8001808 <HAL_I2C_MspInit+0x220>)
 800178a:	2200      	movs	r2, #0
 800178c:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800178e:	4b1e      	ldr	r3, [pc, #120]	; (8001808 <HAL_I2C_MspInit+0x220>)
 8001790:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001794:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001796:	4b1c      	ldr	r3, [pc, #112]	; (8001808 <HAL_I2C_MspInit+0x220>)
 8001798:	2200      	movs	r2, #0
 800179a:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800179c:	4b1a      	ldr	r3, [pc, #104]	; (8001808 <HAL_I2C_MspInit+0x220>)
 800179e:	2200      	movs	r2, #0
 80017a0:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 80017a2:	4b19      	ldr	r3, [pc, #100]	; (8001808 <HAL_I2C_MspInit+0x220>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017a8:	4b17      	ldr	r3, [pc, #92]	; (8001808 <HAL_I2C_MspInit+0x220>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	621a      	str	r2, [r3, #32]
    hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017ae:	4b16      	ldr	r3, [pc, #88]	; (8001808 <HAL_I2C_MspInit+0x220>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 80017b4:	4814      	ldr	r0, [pc, #80]	; (8001808 <HAL_I2C_MspInit+0x220>)
 80017b6:	f001 fdff 	bl	80033b8 <HAL_DMA_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <HAL_I2C_MspInit+0x1dc>
      Error_Handler();
 80017c0:	f000 f9fe 	bl	8001bc0 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c3_tx);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a10      	ldr	r2, [pc, #64]	; (8001808 <HAL_I2C_MspInit+0x220>)
 80017c8:	635a      	str	r2, [r3, #52]	; 0x34
 80017ca:	4a0f      	ldr	r2, [pc, #60]	; (8001808 <HAL_I2C_MspInit+0x220>)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 80017d0:	2200      	movs	r2, #0
 80017d2:	2100      	movs	r1, #0
 80017d4:	2048      	movs	r0, #72	; 0x48
 80017d6:	f001 fdb8 	bl	800334a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80017da:	2048      	movs	r0, #72	; 0x48
 80017dc:	f001 fdd1 	bl	8003382 <HAL_NVIC_EnableIRQ>
}
 80017e0:	bf00      	nop
 80017e2:	3730      	adds	r7, #48	; 0x30
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40005400 	.word	0x40005400
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40020400 	.word	0x40020400
 80017f4:	40005c00 	.word	0x40005c00
 80017f8:	40020800 	.word	0x40020800
 80017fc:	40020000 	.word	0x40020000
 8001800:	200002c0 	.word	0x200002c0
 8001804:	40026040 	.word	0x40026040
 8001808:	2000020c 	.word	0x2000020c
 800180c:	40026070 	.word	0x40026070

08001810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001816:	f001 fc4b 	bl	80030b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800181a:	f000 f82f 	bl	800187c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800181e:	f7ff fc17 	bl	8001050 <MX_GPIO_Init>
  MX_DMA_Init();
 8001822:	f7ff fbed 	bl	8001000 <MX_DMA_Init>
  MX_I2C3_Init();
 8001826:	f7ff fe9f 	bl	8001568 <MX_I2C3_Init>
  MX_USART2_UART_Init();
 800182a:	f001 fb67 	bl	8002efc <MX_USART2_UART_Init>
  MX_TIM7_Init();
 800182e:	f001 fa37 	bl	8002ca0 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8001832:	f001 fb39 	bl	8002ea8 <MX_USART1_UART_Init>
  MX_TIM10_Init();
 8001836:	f001 fa69 	bl	8002d0c <MX_TIM10_Init>
  MX_I2C1_Init();
 800183a:	f7ff fe55 	bl	80014e8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  BME280_Initial(BME280_STANDBY_MS_1000, BME280_FILTER_OFF, BME280_TEMP_OVERSAMPLING_X1, BME280_PRES_OVERSAMPLING_X1, BME280_HUM_OVERSAMPLING_X1, BME280_MODE_NORMAL);
 800183e:	2303      	movs	r3, #3
 8001840:	9301      	str	r3, [sp, #4]
 8001842:	2301      	movs	r3, #1
 8001844:	9300      	str	r3, [sp, #0]
 8001846:	2304      	movs	r3, #4
 8001848:	2220      	movs	r2, #32
 800184a:	2100      	movs	r1, #0
 800184c:	20a0      	movs	r0, #160	; 0xa0
 800184e:	f000 fb3d 	bl	8001ecc <BME280_Initial>
	HAL_TIM_Base_Start_IT(&htim7);
 8001852:	4806      	ldr	r0, [pc, #24]	; (800186c <main+0x5c>)
 8001854:	f005 fbda 	bl	800700c <HAL_TIM_Base_Start_IT>
//	disp.bl = true;
//	lcd_init(&disp);
//	sprintf((char *)disp.f_line, "To 1. linia");
//	sprintf((char *)disp.s_line, "a to druga linia");
//	lcd_display(&disp);
	HAL_UART_Receive_IT(&huart1, &received, 2);
 8001858:	2202      	movs	r2, #2
 800185a:	4905      	ldr	r1, [pc, #20]	; (8001870 <main+0x60>)
 800185c:	4805      	ldr	r0, [pc, #20]	; (8001874 <main+0x64>)
 800185e:	f006 fb7f 	bl	8007f60 <HAL_UART_Receive_IT>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001862:	2100      	movs	r1, #0
 8001864:	4804      	ldr	r0, [pc, #16]	; (8001878 <main+0x68>)
 8001866:	f005 fc9b 	bl	80071a0 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800186a:	e7fe      	b.n	800186a <main+0x5a>
 800186c:	20000440 	.word	0x20000440
 8001870:	200003c0 	.word	0x200003c0
 8001874:	20000488 	.word	0x20000488
 8001878:	200003f8 	.word	0x200003f8

0800187c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b094      	sub	sp, #80	; 0x50
 8001880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001882:	f107 0320 	add.w	r3, r7, #32
 8001886:	2230      	movs	r2, #48	; 0x30
 8001888:	2100      	movs	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f007 f91a 	bl	8008ac4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001890:	f107 030c 	add.w	r3, r7, #12
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a0:	2300      	movs	r3, #0
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	4b29      	ldr	r3, [pc, #164]	; (800194c <SystemClock_Config+0xd0>)
 80018a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a8:	4a28      	ldr	r2, [pc, #160]	; (800194c <SystemClock_Config+0xd0>)
 80018aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018ae:	6413      	str	r3, [r2, #64]	; 0x40
 80018b0:	4b26      	ldr	r3, [pc, #152]	; (800194c <SystemClock_Config+0xd0>)
 80018b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80018bc:	2300      	movs	r3, #0
 80018be:	607b      	str	r3, [r7, #4]
 80018c0:	4b23      	ldr	r3, [pc, #140]	; (8001950 <SystemClock_Config+0xd4>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80018c8:	4a21      	ldr	r2, [pc, #132]	; (8001950 <SystemClock_Config+0xd4>)
 80018ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018ce:	6013      	str	r3, [r2, #0]
 80018d0:	4b1f      	ldr	r3, [pc, #124]	; (8001950 <SystemClock_Config+0xd4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018d8:	607b      	str	r3, [r7, #4]
 80018da:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018dc:	2302      	movs	r3, #2
 80018de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018e0:	2301      	movs	r3, #1
 80018e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018e4:	2310      	movs	r3, #16
 80018e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018e8:	2302      	movs	r3, #2
 80018ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018ec:	2300      	movs	r3, #0
 80018ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018f0:	2308      	movs	r3, #8
 80018f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80018f4:	2348      	movs	r3, #72	; 0x48
 80018f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018f8:	2302      	movs	r3, #2
 80018fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80018fc:	2307      	movs	r3, #7
 80018fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001900:	f107 0320 	add.w	r3, r7, #32
 8001904:	4618      	mov	r0, r3
 8001906:	f004 febd 	bl	8006684 <HAL_RCC_OscConfig>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001910:	f000 f956 	bl	8001bc0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001914:	230f      	movs	r3, #15
 8001916:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001918:	2302      	movs	r3, #2
 800191a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001920:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001924:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001926:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800192a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800192c:	f107 030c 	add.w	r3, r7, #12
 8001930:	2102      	movs	r1, #2
 8001932:	4618      	mov	r0, r3
 8001934:	f005 f91e 	bl	8006b74 <HAL_RCC_ClockConfig>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800193e:	f000 f93f 	bl	8001bc0 <Error_Handler>
  }
}
 8001942:	bf00      	nop
 8001944:	3750      	adds	r7, #80	; 0x50
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40023800 	.word	0x40023800
 8001950:	40007000 	.word	0x40007000

08001954 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001954:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001958:	b088      	sub	sp, #32
 800195a:	af06      	add	r7, sp, #24
 800195c:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM7) {
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a2f      	ldr	r2, [pc, #188]	; (8001a20 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d155      	bne.n	8001a14 <HAL_TIM_PeriodElapsedCallback+0xc0>
		HAL_GPIO_TogglePin(GPIOG, LD3_Pin);
 8001968:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800196c:	482d      	ldr	r0, [pc, #180]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800196e:	f002 fa72 	bl	8003e56 <HAL_GPIO_TogglePin>

		BME280_Data.temp = BME280_ReadTemperature();
 8001972:	f000 fb45 	bl	8002000 <BME280_ReadTemperature>
 8001976:	eef0 7a40 	vmov.f32	s15, s0
 800197a:	4b2b      	ldr	r3, [pc, #172]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800197c:	edc3 7a00 	vstr	s15, [r3]
		BME280_Data.pres = BME280_ReadPressure();
 8001980:	f000 fba0 	bl	80020c4 <BME280_ReadPressure>
 8001984:	eef0 7a40 	vmov.f32	s15, s0
 8001988:	4b27      	ldr	r3, [pc, #156]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800198a:	edc3 7a01 	vstr	s15, [r3, #4]
		BME280_Data.humi = BME280_ReadHumidity();
 800198e:	f000 fdd7 	bl	8002540 <BME280_ReadHumidity>
 8001992:	eef0 7a40 	vmov.f32	s15, s0
 8001996:	4b24      	ldr	r3, [pc, #144]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001998:	edc3 7a02 	vstr	s15, [r3, #8]
		BME280_Data.alti = BME280_ReadAltitude(kSEA_LEVEL_PRESURE_PA);
 800199c:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8001a2c <HAL_TIM_PeriodElapsedCallback+0xd8>
 80019a0:	f000 fe56 	bl	8002650 <BME280_ReadAltitude>
 80019a4:	eef0 7a40 	vmov.f32	s15, s0
 80019a8:	4b1f      	ldr	r3, [pc, #124]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80019aa:	edc3 7a03 	vstr	s15, [r3, #12]

		dl_kom = sprintf(komunikat, "T: %0.2f, P: %0.2f, H: %0.2f, A: %0.2f\r\n",	BME280_Data.temp, BME280_Data.pres, BME280_Data.humi,BME280_Data.alti);
 80019ae:	4b1e      	ldr	r3, [pc, #120]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7fe fdd8 	bl	8000568 <__aeabi_f2d>
 80019b8:	4682      	mov	sl, r0
 80019ba:	468b      	mov	fp, r1
 80019bc:	4b1a      	ldr	r3, [pc, #104]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7fe fdd1 	bl	8000568 <__aeabi_f2d>
 80019c6:	4604      	mov	r4, r0
 80019c8:	460d      	mov	r5, r1
 80019ca:	4b17      	ldr	r3, [pc, #92]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7fe fdca 	bl	8000568 <__aeabi_f2d>
 80019d4:	4680      	mov	r8, r0
 80019d6:	4689      	mov	r9, r1
 80019d8:	4b13      	ldr	r3, [pc, #76]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7fe fdc3 	bl	8000568 <__aeabi_f2d>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80019ea:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80019ee:	e9cd 4500 	strd	r4, r5, [sp]
 80019f2:	4652      	mov	r2, sl
 80019f4:	465b      	mov	r3, fp
 80019f6:	490e      	ldr	r1, [pc, #56]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80019f8:	480e      	ldr	r0, [pc, #56]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80019fa:	f007 fcd5 	bl	80093a8 <siprintf>
 80019fe:	4603      	mov	r3, r0
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001a04:	801a      	strh	r2, [r3, #0]
//		printf("T: %0.2f, P: %0.2f, H: %0.2f, A: %0.2f \r\n", BME280_Data.temp, BME280_Data.pres, BME280_Data.humi, BME280_Data.alti);
		HAL_UART_Transmit_IT(&huart1, komunikat, dl_kom);
 8001a06:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001a08:	881b      	ldrh	r3, [r3, #0]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	4909      	ldr	r1, [pc, #36]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001a0e:	480b      	ldr	r0, [pc, #44]	; (8001a3c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001a10:	f006 fa61 	bl	8007ed6 <HAL_UART_Transmit_IT>
	}
}
 8001a14:	bf00      	nop
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a1e:	bf00      	nop
 8001a20:	40001400 	.word	0x40001400
 8001a24:	40021800 	.word	0x40021800
 8001a28:	200003b0 	.word	0x200003b0
 8001a2c:	49776020 	.word	0x49776020
 8001a30:	0800c798 	.word	0x0800c798
 8001a34:	20000378 	.word	0x20000378
 8001a38:	200003ac 	.word	0x200003ac
 8001a3c:	20000488 	.word	0x20000488

08001a40 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a50      	ldr	r2, [pc, #320]	; (8001b90 <HAL_UART_RxCpltCallback+0x150>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	f040 809a 	bne.w	8001b88 <HAL_UART_RxCpltCallback+0x148>
		if (strchr(received, 'r') != NULL)
 8001a54:	2172      	movs	r1, #114	; 0x72
 8001a56:	484f      	ldr	r0, [pc, #316]	; (8001b94 <HAL_UART_RxCpltCallback+0x154>)
 8001a58:	f007 fcc6 	bl	80093e8 <strchr>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d00e      	beq.n	8001a80 <HAL_UART_RxCpltCallback+0x40>
		{
			HAL_GPIO_WritePin(GPIOG, LD4_Pin, GPIO_PIN_SET);
 8001a62:	2201      	movs	r2, #1
 8001a64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a68:	484b      	ldr	r0, [pc, #300]	; (8001b98 <HAL_UART_RxCpltCallback+0x158>)
 8001a6a:	f002 f9db 	bl	8003e24 <HAL_GPIO_WritePin>
			dl_kom = sprintf(komunikat, "RED LIGHT");
 8001a6e:	494b      	ldr	r1, [pc, #300]	; (8001b9c <HAL_UART_RxCpltCallback+0x15c>)
 8001a70:	484b      	ldr	r0, [pc, #300]	; (8001ba0 <HAL_UART_RxCpltCallback+0x160>)
 8001a72:	f007 fc99 	bl	80093a8 <siprintf>
 8001a76:	4603      	mov	r3, r0
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	4b4a      	ldr	r3, [pc, #296]	; (8001ba4 <HAL_UART_RxCpltCallback+0x164>)
 8001a7c:	801a      	strh	r2, [r3, #0]
 8001a7e:	e07e      	b.n	8001b7e <HAL_UART_RxCpltCallback+0x13e>
		}
		else if (strchr(received, 'g') != NULL)
 8001a80:	2167      	movs	r1, #103	; 0x67
 8001a82:	4844      	ldr	r0, [pc, #272]	; (8001b94 <HAL_UART_RxCpltCallback+0x154>)
 8001a84:	f007 fcb0 	bl	80093e8 <strchr>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d00e      	beq.n	8001aac <HAL_UART_RxCpltCallback+0x6c>
		{
			HAL_GPIO_WritePin(GPIOG, LD3_Pin, GPIO_PIN_SET);
 8001a8e:	2201      	movs	r2, #1
 8001a90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a94:	4840      	ldr	r0, [pc, #256]	; (8001b98 <HAL_UART_RxCpltCallback+0x158>)
 8001a96:	f002 f9c5 	bl	8003e24 <HAL_GPIO_WritePin>
			dl_kom = sprintf(komunikat, "GREEN LIGHT");
 8001a9a:	4943      	ldr	r1, [pc, #268]	; (8001ba8 <HAL_UART_RxCpltCallback+0x168>)
 8001a9c:	4840      	ldr	r0, [pc, #256]	; (8001ba0 <HAL_UART_RxCpltCallback+0x160>)
 8001a9e:	f007 fc83 	bl	80093a8 <siprintf>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	b29a      	uxth	r2, r3
 8001aa6:	4b3f      	ldr	r3, [pc, #252]	; (8001ba4 <HAL_UART_RxCpltCallback+0x164>)
 8001aa8:	801a      	strh	r2, [r3, #0]
 8001aaa:	e068      	b.n	8001b7e <HAL_UART_RxCpltCallback+0x13e>
		}
		else if (strchr(received, 'e') != NULL)
 8001aac:	2165      	movs	r1, #101	; 0x65
 8001aae:	4839      	ldr	r0, [pc, #228]	; (8001b94 <HAL_UART_RxCpltCallback+0x154>)
 8001ab0:	f007 fc9a 	bl	80093e8 <strchr>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d00e      	beq.n	8001ad8 <HAL_UART_RxCpltCallback+0x98>
		{
			HAL_GPIO_WritePin(GPIOG, LD4_Pin, GPIO_PIN_RESET);
 8001aba:	2200      	movs	r2, #0
 8001abc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ac0:	4835      	ldr	r0, [pc, #212]	; (8001b98 <HAL_UART_RxCpltCallback+0x158>)
 8001ac2:	f002 f9af 	bl	8003e24 <HAL_GPIO_WritePin>
			dl_kom = sprintf(komunikat, "GREEN LIGHT");
 8001ac6:	4938      	ldr	r1, [pc, #224]	; (8001ba8 <HAL_UART_RxCpltCallback+0x168>)
 8001ac8:	4835      	ldr	r0, [pc, #212]	; (8001ba0 <HAL_UART_RxCpltCallback+0x160>)
 8001aca:	f007 fc6d 	bl	80093a8 <siprintf>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	b29a      	uxth	r2, r3
 8001ad2:	4b34      	ldr	r3, [pc, #208]	; (8001ba4 <HAL_UART_RxCpltCallback+0x164>)
 8001ad4:	801a      	strh	r2, [r3, #0]
 8001ad6:	e052      	b.n	8001b7e <HAL_UART_RxCpltCallback+0x13e>
		}
		else if (strchr(received, 'f') != NULL)
 8001ad8:	2166      	movs	r1, #102	; 0x66
 8001ada:	482e      	ldr	r0, [pc, #184]	; (8001b94 <HAL_UART_RxCpltCallback+0x154>)
 8001adc:	f007 fc84 	bl	80093e8 <strchr>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d00e      	beq.n	8001b04 <HAL_UART_RxCpltCallback+0xc4>
		{
			HAL_GPIO_WritePin(GPIOG, LD3_Pin, GPIO_PIN_RESET);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aec:	482a      	ldr	r0, [pc, #168]	; (8001b98 <HAL_UART_RxCpltCallback+0x158>)
 8001aee:	f002 f999 	bl	8003e24 <HAL_GPIO_WritePin>
			dl_kom = sprintf(komunikat, "GREEN LIGHT");
 8001af2:	492d      	ldr	r1, [pc, #180]	; (8001ba8 <HAL_UART_RxCpltCallback+0x168>)
 8001af4:	482a      	ldr	r0, [pc, #168]	; (8001ba0 <HAL_UART_RxCpltCallback+0x160>)
 8001af6:	f007 fc57 	bl	80093a8 <siprintf>
 8001afa:	4603      	mov	r3, r0
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	4b29      	ldr	r3, [pc, #164]	; (8001ba4 <HAL_UART_RxCpltCallback+0x164>)
 8001b00:	801a      	strh	r2, [r3, #0]
 8001b02:	e03c      	b.n	8001b7e <HAL_UART_RxCpltCallback+0x13e>
//
//			dl_kom = sprintf(komunikat, "T: %0.2f, P: %0.2f, H: %0.2f, A: %0.2f\r\n",BME280_Data.temp, BME280_Data.pres, BME280_Data.humi,BME280_Data.alti);
////			printf("T: %0.2f, P: %0.2f, H: %0.2f, A: %0.2f \r\n", BME280_Data.temp, BME280_Data.pres, BME280_Data.humi, BME280_Data.alti);
//			HAL_UART_Transmit(&huart1, komunikat, dl_kom,100);
//		}
		else if (strchr(received, 'd') != NULL)
 8001b04:	2164      	movs	r1, #100	; 0x64
 8001b06:	4823      	ldr	r0, [pc, #140]	; (8001b94 <HAL_UART_RxCpltCallback+0x154>)
 8001b08:	f007 fc6e 	bl	80093e8 <strchr>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d035      	beq.n	8001b7e <HAL_UART_RxCpltCallback+0x13e>
		{
			switch(received[1])
 8001b12:	4b20      	ldr	r3, [pc, #128]	; (8001b94 <HAL_UART_RxCpltCallback+0x154>)
 8001b14:	785b      	ldrb	r3, [r3, #1]
 8001b16:	3b30      	subs	r3, #48	; 0x30
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d823      	bhi.n	8001b64 <HAL_UART_RxCpltCallback+0x124>
 8001b1c:	a201      	add	r2, pc, #4	; (adr r2, 8001b24 <HAL_UART_RxCpltCallback+0xe4>)
 8001b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b22:	bf00      	nop
 8001b24:	08001b39 	.word	0x08001b39
 8001b28:	08001b41 	.word	0x08001b41
 8001b2c:	08001b49 	.word	0x08001b49
 8001b30:	08001b53 	.word	0x08001b53
 8001b34:	08001b5d 	.word	0x08001b5d
			{
			case 48:
//				__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, 0);
				TIM10->CCR1 = 0;
 8001b38:	4b1c      	ldr	r3, [pc, #112]	; (8001bac <HAL_UART_RxCpltCallback+0x16c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8001b3e:	e011      	b.n	8001b64 <HAL_UART_RxCpltCallback+0x124>
			case 49:
//				__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, 50);
				TIM10->CCR1 = 50;
 8001b40:	4b1a      	ldr	r3, [pc, #104]	; (8001bac <HAL_UART_RxCpltCallback+0x16c>)
 8001b42:	2232      	movs	r2, #50	; 0x32
 8001b44:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8001b46:	e00d      	b.n	8001b64 <HAL_UART_RxCpltCallback+0x124>
			case 50:
				__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, 100);
 8001b48:	4b19      	ldr	r3, [pc, #100]	; (8001bb0 <HAL_UART_RxCpltCallback+0x170>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2264      	movs	r2, #100	; 0x64
 8001b4e:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8001b50:	e008      	b.n	8001b64 <HAL_UART_RxCpltCallback+0x124>
			case 51:
				__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, 150);
 8001b52:	4b17      	ldr	r3, [pc, #92]	; (8001bb0 <HAL_UART_RxCpltCallback+0x170>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2296      	movs	r2, #150	; 0x96
 8001b58:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8001b5a:	e003      	b.n	8001b64 <HAL_UART_RxCpltCallback+0x124>
			case 52:
//				__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, 200);
				TIM10->CCR1 = 200;
 8001b5c:	4b13      	ldr	r3, [pc, #76]	; (8001bac <HAL_UART_RxCpltCallback+0x16c>)
 8001b5e:	22c8      	movs	r2, #200	; 0xc8
 8001b60:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8001b62:	bf00      	nop
			}


			HAL_GPIO_TogglePin(GPIOG, LD3_Pin);
 8001b64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b68:	480b      	ldr	r0, [pc, #44]	; (8001b98 <HAL_UART_RxCpltCallback+0x158>)
 8001b6a:	f002 f974 	bl	8003e56 <HAL_GPIO_TogglePin>
			dl_kom = sprintf("%d", &received[1]);
 8001b6e:	4911      	ldr	r1, [pc, #68]	; (8001bb4 <HAL_UART_RxCpltCallback+0x174>)
 8001b70:	4811      	ldr	r0, [pc, #68]	; (8001bb8 <HAL_UART_RxCpltCallback+0x178>)
 8001b72:	f007 fc19 	bl	80093a8 <siprintf>
 8001b76:	4603      	mov	r3, r0
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	; (8001ba4 <HAL_UART_RxCpltCallback+0x164>)
 8001b7c:	801a      	strh	r2, [r3, #0]
//			HAL_UART_Transmit_IT(&huart1, &received[1], dl_kom);
		}


		HAL_UART_Receive_IT(&huart1, &received, 2);
 8001b7e:	2202      	movs	r2, #2
 8001b80:	4904      	ldr	r1, [pc, #16]	; (8001b94 <HAL_UART_RxCpltCallback+0x154>)
 8001b82:	480e      	ldr	r0, [pc, #56]	; (8001bbc <HAL_UART_RxCpltCallback+0x17c>)
 8001b84:	f006 f9ec 	bl	8007f60 <HAL_UART_Receive_IT>
//		HAL_UART_Transmit_IT(&huart1, &komunikat, dl_kom);

	}
}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40011000 	.word	0x40011000
 8001b94:	200003c0 	.word	0x200003c0
 8001b98:	40021800 	.word	0x40021800
 8001b9c:	0800c7c4 	.word	0x0800c7c4
 8001ba0:	20000378 	.word	0x20000378
 8001ba4:	200003ac 	.word	0x200003ac
 8001ba8:	0800c7d0 	.word	0x0800c7d0
 8001bac:	40014400 	.word	0x40014400
 8001bb0:	200003f8 	.word	0x200003f8
 8001bb4:	200003c1 	.word	0x200003c1
 8001bb8:	0800c7dc 	.word	0x0800c7dc
 8001bbc:	20000488 	.word	0x20000488

08001bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bc4:	b672      	cpsid	i
}
 8001bc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001bc8:	e7fe      	b.n	8001bc8 <Error_Handler+0x8>
	...

08001bcc <__io_putchar>:
#include "usart.h"

int __io_putchar(int ch)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 100);
 8001bd4:	1d39      	adds	r1, r7, #4
 8001bd6:	2364      	movs	r3, #100	; 0x64
 8001bd8:	2201      	movs	r2, #1
 8001bda:	4804      	ldr	r0, [pc, #16]	; (8001bec <__io_putchar+0x20>)
 8001bdc:	f006 f8e9 	bl	8007db2 <HAL_UART_Transmit>
	return ch;
 8001be0:	687b      	ldr	r3, [r7, #4]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000488 	.word	0x20000488

08001bf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	607b      	str	r3, [r7, #4]
 8001bfa:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <HAL_MspInit+0x4c>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfe:	4a0f      	ldr	r2, [pc, #60]	; (8001c3c <HAL_MspInit+0x4c>)
 8001c00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c04:	6453      	str	r3, [r2, #68]	; 0x44
 8001c06:	4b0d      	ldr	r3, [pc, #52]	; (8001c3c <HAL_MspInit+0x4c>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c0e:	607b      	str	r3, [r7, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	603b      	str	r3, [r7, #0]
 8001c16:	4b09      	ldr	r3, [pc, #36]	; (8001c3c <HAL_MspInit+0x4c>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	4a08      	ldr	r2, [pc, #32]	; (8001c3c <HAL_MspInit+0x4c>)
 8001c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c20:	6413      	str	r3, [r2, #64]	; 0x40
 8001c22:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_MspInit+0x4c>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c2a:	603b      	str	r3, [r7, #0]
 8001c2c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c2e:	2007      	movs	r0, #7
 8001c30:	f001 fb80 	bl	8003334 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c34:	bf00      	nop
 8001c36:	3708      	adds	r7, #8
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40023800 	.word	0x40023800

08001c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c44:	e7fe      	b.n	8001c44 <NMI_Handler+0x4>

08001c46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c46:	b480      	push	{r7}
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c4a:	e7fe      	b.n	8001c4a <HardFault_Handler+0x4>

08001c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c50:	e7fe      	b.n	8001c50 <MemManage_Handler+0x4>

08001c52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c52:	b480      	push	{r7}
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c56:	e7fe      	b.n	8001c56 <BusFault_Handler+0x4>

08001c58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c5c:	e7fe      	b.n	8001c5c <UsageFault_Handler+0x4>

08001c5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c8c:	f001 fa62 	bl	8003154 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c90:	bf00      	nop
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001c98:	2001      	movs	r0, #1
 8001c9a:	f002 f8f7 	bl	8003e8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8001ca8:	4802      	ldr	r0, [pc, #8]	; (8001cb4 <DMA1_Stream2_IRQHandler+0x10>)
 8001caa:	f001 fcc5 	bl	8003638 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200002c0 	.word	0x200002c0

08001cb8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 8001cbc:	4802      	ldr	r0, [pc, #8]	; (8001cc8 <DMA1_Stream4_IRQHandler+0x10>)
 8001cbe:	f001 fcbb 	bl	8003638 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	2000020c 	.word	0x2000020c

08001ccc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001cd0:	4802      	ldr	r0, [pc, #8]	; (8001cdc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001cd2:	f005 fb2d 	bl	8007330 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200003f8 	.word	0x200003f8

08001ce0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001ce4:	4802      	ldr	r0, [pc, #8]	; (8001cf0 <I2C1_EV_IRQHandler+0x10>)
 8001ce6:	f002 fd59 	bl	800479c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000320 	.word	0x20000320

08001cf4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001cf8:	4802      	ldr	r0, [pc, #8]	; (8001d04 <USART1_IRQHandler+0x10>)
 8001cfa:	f006 f961 	bl	8007fc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000488 	.word	0x20000488

08001d08 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001d0c:	4802      	ldr	r0, [pc, #8]	; (8001d18 <TIM7_IRQHandler+0x10>)
 8001d0e:	f005 fb0f 	bl	8007330 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000440 	.word	0x20000440

08001d1c <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8001d20:	4802      	ldr	r0, [pc, #8]	; (8001d2c <I2C3_EV_IRQHandler+0x10>)
 8001d22:	f002 fd3b 	bl	800479c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	2000026c 	.word	0x2000026c

08001d30 <convert16BitData>:
#define LED_ON 				HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PIN, GPIO_PIN_SET)
#define LED_OFF 			HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PIN, GPIO_PIN_RESET)
#define LED_TGL 			HAL_GPIO_TogglePin(LED_GPIO_PORT, LED_PIN)
//------------------------------------------------
static inline uint16_t convert16BitData(uint16_t data)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	80fb      	strh	r3, [r7, #6]
	return ((((data)>>8)&0xff)|(((data)<<8)&0xff00));
 8001d3a:	88fb      	ldrh	r3, [r7, #6]
 8001d3c:	0a1b      	lsrs	r3, r3, #8
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	b21a      	sxth	r2, r3
 8001d42:	88fb      	ldrh	r3, [r7, #6]
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	b21b      	sxth	r3, r3
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	b21b      	sxth	r3, r3
 8001d4c:	b29b      	uxth	r3, r3
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <convert24BitData>:
//------------------------------------------------
static inline uint32_t convert24BitData(uint32_t data)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
	return ((((data)>>16)&0x000000ff)|((data)&0x0000ff00)|(((data)<<16)&0x00ff0000));
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	0c1b      	lsrs	r3, r3, #16
 8001d66:	b2da      	uxtb	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8001d6e:	431a      	orrs	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	041b      	lsls	r3, r3, #16
 8001d74:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001d78:	4313      	orrs	r3, r2
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <errorHandler>:
BME280_Settings BME280_Set;
int32_t tFineValue = 0;
//-------------------------------------------------------------------------------
//I2C Communication functions
static inline void errorHandler()
{
 8001d86:	b480      	push	{r7}
 8001d88:	af00      	add	r7, sp, #0
	/* Error handler */
}
 8001d8a:	bf00      	nop
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <I2Cx_WriteData>:
//-----------------------------------------------------------------------------
static inline void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b088      	sub	sp, #32
 8001d98:	af04      	add	r7, sp, #16
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	80fb      	strh	r3, [r7, #6]
 8001d9e:	460b      	mov	r3, r1
 8001da0:	717b      	strb	r3, [r7, #5]
 8001da2:	4613      	mov	r3, r2
 8001da4:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef operationStatus = HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	73fb      	strb	r3, [r7, #15]

  operationStatus = HAL_I2C_Mem_Write(&hi2c3, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 0x10000);
 8001daa:	797b      	ldrb	r3, [r7, #5]
 8001dac:	b29a      	uxth	r2, r3
 8001dae:	88f9      	ldrh	r1, [r7, #6]
 8001db0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001db4:	9302      	str	r3, [sp, #8]
 8001db6:	2301      	movs	r3, #1
 8001db8:	9301      	str	r3, [sp, #4]
 8001dba:	1d3b      	adds	r3, r7, #4
 8001dbc:	9300      	str	r3, [sp, #0]
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	4806      	ldr	r0, [pc, #24]	; (8001ddc <I2Cx_WriteData+0x48>)
 8001dc2:	f002 f9cb 	bl	800415c <HAL_I2C_Mem_Write>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	73fb      	strb	r3, [r7, #15]

  if(operationStatus != HAL_OK)
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <I2Cx_WriteData+0x40>
  {
	  errorHandler();
 8001dd0:	f7ff ffd9 	bl	8001d86 <errorHandler>
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	2000026c 	.word	0x2000026c

08001de0 <I2Cx_ReadData>:

static inline uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b088      	sub	sp, #32
 8001de4:	af04      	add	r7, sp, #16
 8001de6:	4603      	mov	r3, r0
 8001de8:	460a      	mov	r2, r1
 8001dea:	80fb      	strh	r3, [r7, #6]
 8001dec:	4613      	mov	r3, r2
 8001dee:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	73fb      	strb	r3, [r7, #15]

  uint8_t readedValue = 0;
 8001df4:	2300      	movs	r3, #0
 8001df6:	73bb      	strb	r3, [r7, #14]

  status = HAL_I2C_Mem_Read(&hi2c3, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &readedValue, 1, 0x10000);
 8001df8:	797b      	ldrb	r3, [r7, #5]
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	88f9      	ldrh	r1, [r7, #6]
 8001dfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e02:	9302      	str	r3, [sp, #8]
 8001e04:	2301      	movs	r3, #1
 8001e06:	9301      	str	r3, [sp, #4]
 8001e08:	f107 030e 	add.w	r3, r7, #14
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	2301      	movs	r3, #1
 8001e10:	4807      	ldr	r0, [pc, #28]	; (8001e30 <I2Cx_ReadData+0x50>)
 8001e12:	f002 fa9d 	bl	8004350 <HAL_I2C_Mem_Read>
 8001e16:	4603      	mov	r3, r0
 8001e18:	73fb      	strb	r3, [r7, #15]
//  status = HAL_I2C_Mem_Read_IT(&hi2c3, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &readedValue, 3);

  if(status != HAL_OK)
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <I2Cx_ReadData+0x44>
  {
	  errorHandler();
 8001e20:	f7ff ffb1 	bl	8001d86 <errorHandler>
  }
  return readedValue;
 8001e24:	7bbb      	ldrb	r3, [r7, #14]
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	2000026c 	.word	0x2000026c

08001e34 <I2Cx_ReadData16>:

static void I2Cx_ReadData16(uint16_t Addr, uint8_t Reg, uint16_t *Value)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b088      	sub	sp, #32
 8001e38:	af04      	add	r7, sp, #16
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	603a      	str	r2, [r7, #0]
 8001e3e:	80fb      	strh	r3, [r7, #6]
 8001e40:	460b      	mov	r3, r1
 8001e42:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c3, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 2, 0x10000);
 8001e48:	797b      	ldrb	r3, [r7, #5]
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	88f9      	ldrh	r1, [r7, #6]
 8001e4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e52:	9302      	str	r3, [sp, #8]
 8001e54:	2302      	movs	r3, #2
 8001e56:	9301      	str	r3, [sp, #4]
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	9300      	str	r3, [sp, #0]
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	4807      	ldr	r0, [pc, #28]	; (8001e7c <I2Cx_ReadData16+0x48>)
 8001e60:	f002 fa76 	bl	8004350 <HAL_I2C_Mem_Read>
 8001e64:	4603      	mov	r3, r0
 8001e66:	73fb      	strb	r3, [r7, #15]
//  status = HAL_I2C_Mem_Read_IT(&hi2c3, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)Value, 4);
  if(status != HAL_OK)
 8001e68:	7bfb      	ldrb	r3, [r7, #15]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <I2Cx_ReadData16+0x3e>
  {
	  errorHandler();
 8001e6e:	f7ff ff8a 	bl	8001d86 <errorHandler>
  }
}
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	2000026c 	.word	0x2000026c

08001e80 <I2Cx_ReadData24>:

static void I2Cx_ReadData24(uint16_t Addr, uint8_t Reg, uint32_t *Value)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b088      	sub	sp, #32
 8001e84:	af04      	add	r7, sp, #16
 8001e86:	4603      	mov	r3, r0
 8001e88:	603a      	str	r2, [r7, #0]
 8001e8a:	80fb      	strh	r3, [r7, #6]
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	73fb      	strb	r3, [r7, #15]
//  status = HAL_I2C_Mem_Read_IT(&hi2c3, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3);
//  status = HAL_I2C_Master_Receive_IT(&hi2c3, Addr, (uint8_t*)Value, 3);
//  status = HAL_I2C_Mem_Read_DMA(&hi2c3, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3);
  status = HAL_I2C_Mem_Read(&hi2c3, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3, 0x10000);
 8001e94:	797b      	ldrb	r3, [r7, #5]
 8001e96:	b29a      	uxth	r2, r3
 8001e98:	88f9      	ldrh	r1, [r7, #6]
 8001e9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e9e:	9302      	str	r3, [sp, #8]
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	9301      	str	r3, [sp, #4]
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	9300      	str	r3, [sp, #0]
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	4807      	ldr	r0, [pc, #28]	; (8001ec8 <I2Cx_ReadData24+0x48>)
 8001eac:	f002 fa50 	bl	8004350 <HAL_I2C_Mem_Read>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK)
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <I2Cx_ReadData24+0x3e>
  {
	  errorHandler();
 8001eba:	f7ff ff64 	bl	8001d86 <errorHandler>
  }
}
 8001ebe:	bf00      	nop
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	2000026c 	.word	0x2000026c

08001ecc <BME280_Initial>:
static void bme280_SetMode(BME280_mode_E mode);
//-------------------------------------------------------------------------------
void BME280_Initial(BME280_standby_Time_E standbyTime, BME280_filter_E filter,
					BME280_overSamplingTemp_E tempOversampl, BME280_overSamplingPres_E presOversampl,
					BME280_overSamplingHum_E humOversampl, BME280_mode_E sensMode)
{
 8001ecc:	b590      	push	{r4, r7, lr}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4604      	mov	r4, r0
 8001ed4:	4608      	mov	r0, r1
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	461a      	mov	r2, r3
 8001eda:	4623      	mov	r3, r4
 8001edc:	71fb      	strb	r3, [r7, #7]
 8001ede:	4603      	mov	r3, r0
 8001ee0:	71bb      	strb	r3, [r7, #6]
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	717b      	strb	r3, [r7, #5]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	713b      	strb	r3, [r7, #4]
	BME280_Set.sensorID = bme280_ReadReg(BME280_REG_ID);
 8001eea:	20d0      	movs	r0, #208	; 0xd0
 8001eec:	f000 fc0c 	bl	8002708 <bme280_ReadReg>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4b41      	ldr	r3, [pc, #260]	; (8001ffc <BME280_Initial+0x130>)
 8001ef6:	701a      	strb	r2, [r3, #0]

	if(BME280_Set.sensorID != BME280_ID)
 8001ef8:	4b40      	ldr	r3, [pc, #256]	; (8001ffc <BME280_Initial+0x130>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2b60      	cmp	r3, #96	; 0x60
 8001efe:	d002      	beq.n	8001f06 <BME280_Initial+0x3a>
	{
		errorHandler();
 8001f00:	f7ff ff41 	bl	8001d86 <errorHandler>
		return;
 8001f04:	e077      	b.n	8001ff6 <BME280_Initial+0x12a>
	}

	BME280_Set.standbyTime = standbyTime;
 8001f06:	4a3d      	ldr	r2, [pc, #244]	; (8001ffc <BME280_Initial+0x130>)
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	7053      	strb	r3, [r2, #1]
	BME280_Set.filter = filter;
 8001f0c:	4a3b      	ldr	r2, [pc, #236]	; (8001ffc <BME280_Initial+0x130>)
 8001f0e:	79bb      	ldrb	r3, [r7, #6]
 8001f10:	7093      	strb	r3, [r2, #2]
	BME280_Set.tempOversampl = tempOversampl;
 8001f12:	4a3a      	ldr	r2, [pc, #232]	; (8001ffc <BME280_Initial+0x130>)
 8001f14:	797b      	ldrb	r3, [r7, #5]
 8001f16:	70d3      	strb	r3, [r2, #3]
	BME280_Set.presOversampl = presOversampl;
 8001f18:	4a38      	ldr	r2, [pc, #224]	; (8001ffc <BME280_Initial+0x130>)
 8001f1a:	793b      	ldrb	r3, [r7, #4]
 8001f1c:	7113      	strb	r3, [r2, #4]
	BME280_Set.humOversampl = humOversampl;
 8001f1e:	4a37      	ldr	r2, [pc, #220]	; (8001ffc <BME280_Initial+0x130>)
 8001f20:	7e3b      	ldrb	r3, [r7, #24]
 8001f22:	7153      	strb	r3, [r2, #5]
	BME280_Set.sensMode = sensMode;
 8001f24:	4a35      	ldr	r2, [pc, #212]	; (8001ffc <BME280_Initial+0x130>)
 8001f26:	7f3b      	ldrb	r3, [r7, #28]
 8001f28:	7193      	strb	r3, [r2, #6]

	bme280_WriteReg(BME280_REG_SOFTRESET, BME280_SOFTRESET_VALUE);
 8001f2a:	21b6      	movs	r1, #182	; 0xb6
 8001f2c:	20e0      	movs	r0, #224	; 0xe0
 8001f2e:	f000 fbd9 	bl	80026e4 <bme280_WriteReg>

	while (bme280_ReadStatus() & BME280_STATUS_IM_UPDATE) ;
 8001f32:	bf00      	nop
 8001f34:	f000 fc0c 	bl	8002750 <bme280_ReadStatus>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1f8      	bne.n	8001f34 <BME280_Initial+0x68>

	bme280_ReadCoefficients();
 8001f42:	f000 fcfb 	bl	800293c <bme280_ReadCoefficients>

	bme280_SetStandby(BME280_Set.standbyTime);
 8001f46:	4b2d      	ldr	r3, [pc, #180]	; (8001ffc <BME280_Initial+0x130>)
 8001f48:	785b      	ldrb	r3, [r3, #1]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 fd00 	bl	8002950 <bme280_SetStandby>
	bme280_SetFilter(BME280_Set.filter);
 8001f50:	4b2a      	ldr	r3, [pc, #168]	; (8001ffc <BME280_Initial+0x130>)
 8001f52:	789b      	ldrb	r3, [r3, #2]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f000 fd1c 	bl	8002992 <bme280_SetFilter>

	bme280_SetOversamplingTemper(BME280_Set.tempOversampl);
 8001f5a:	4b28      	ldr	r3, [pc, #160]	; (8001ffc <BME280_Initial+0x130>)
 8001f5c:	78db      	ldrb	r3, [r3, #3]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 fd38 	bl	80029d4 <bme280_SetOversamplingTemper>
	bme280_SetOversamplingPressure(BME280_Set.presOversampl);
 8001f64:	4b25      	ldr	r3, [pc, #148]	; (8001ffc <BME280_Initial+0x130>)
 8001f66:	791b      	ldrb	r3, [r3, #4]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f000 fd54 	bl	8002a16 <bme280_SetOversamplingPressure>
	bme280_SetOversamplingHum(BME280_Set.humOversampl);
 8001f6e:	4b23      	ldr	r3, [pc, #140]	; (8001ffc <BME280_Initial+0x130>)
 8001f70:	795b      	ldrb	r3, [r3, #5]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f000 fd70 	bl	8002a58 <bme280_SetOversamplingHum>

	BME280_Set.measurementStatus = bme280_ReadReg(BME280_REG_CTRL_MEAS);
 8001f78:	20f4      	movs	r0, #244	; 0xf4
 8001f7a:	f000 fbc5 	bl	8002708 <bme280_ReadReg>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	461a      	mov	r2, r3
 8001f82:	4b1e      	ldr	r3, [pc, #120]	; (8001ffc <BME280_Initial+0x130>)
 8001f84:	609a      	str	r2, [r3, #8]
	BME280_Set.measurementStatus = bme280_ReadReg(BME280_REG_CTRL_HUM) << 8;
 8001f86:	20f2      	movs	r0, #242	; 0xf2
 8001f88:	f000 fbbe 	bl	8002708 <bme280_ReadReg>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	021b      	lsls	r3, r3, #8
 8001f90:	461a      	mov	r2, r3
 8001f92:	4b1a      	ldr	r3, [pc, #104]	; (8001ffc <BME280_Initial+0x130>)
 8001f94:	609a      	str	r2, [r3, #8]

	BME280_Set.tempOn = (BME280_Set.measurementStatus & BME280_OSRS_T_MSK) ? 1 : 0;
 8001f96:	4b19      	ldr	r3, [pc, #100]	; (8001ffc <BME280_Initial+0x130>)
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	bf14      	ite	ne
 8001fa2:	2301      	movne	r3, #1
 8001fa4:	2300      	moveq	r3, #0
 8001fa6:	b2d9      	uxtb	r1, r3
 8001fa8:	4a14      	ldr	r2, [pc, #80]	; (8001ffc <BME280_Initial+0x130>)
 8001faa:	7b13      	ldrb	r3, [r2, #12]
 8001fac:	f361 0300 	bfi	r3, r1, #0, #1
 8001fb0:	7313      	strb	r3, [r2, #12]
	BME280_Set.presOn = (BME280_Set.measurementStatus & BME280_OSRS_P_MSK) ? 1 : 0;
 8001fb2:	4b12      	ldr	r3, [pc, #72]	; (8001ffc <BME280_Initial+0x130>)
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f003 031c 	and.w	r3, r3, #28
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	bf14      	ite	ne
 8001fbe:	2301      	movne	r3, #1
 8001fc0:	2300      	moveq	r3, #0
 8001fc2:	b2d9      	uxtb	r1, r3
 8001fc4:	4a0d      	ldr	r2, [pc, #52]	; (8001ffc <BME280_Initial+0x130>)
 8001fc6:	7b13      	ldrb	r3, [r2, #12]
 8001fc8:	f361 0341 	bfi	r3, r1, #1, #1
 8001fcc:	7313      	strb	r3, [r2, #12]
	BME280_Set.humiOn = ((BME280_Set.measurementStatus >> 8) & BME280_OSRS_H_MSK) ? 1 : 0;
 8001fce:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <BME280_Initial+0x130>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	0a1b      	lsrs	r3, r3, #8
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	bf14      	ite	ne
 8001fdc:	2301      	movne	r3, #1
 8001fde:	2300      	moveq	r3, #0
 8001fe0:	b2d9      	uxtb	r1, r3
 8001fe2:	4a06      	ldr	r2, [pc, #24]	; (8001ffc <BME280_Initial+0x130>)
 8001fe4:	7b13      	ldrb	r3, [r2, #12]
 8001fe6:	f361 0382 	bfi	r3, r1, #2, #1
 8001fea:	7313      	strb	r3, [r2, #12]

	bme280_SetMode(BME280_Set.sensMode);
 8001fec:	4b03      	ldr	r3, [pc, #12]	; (8001ffc <BME280_Initial+0x130>)
 8001fee:	799b      	ldrb	r3, [r3, #6]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f000 fd5c 	bl	8002aae <bme280_SetMode>
}
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd90      	pop	{r4, r7, pc}
 8001ffc:	200003e8 	.word	0x200003e8

08002000 <BME280_ReadTemperature>:


float BME280_ReadTemperature(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
	float readTemp = 0.0;
 8002006:	f04f 0300 	mov.w	r3, #0
 800200a:	60fb      	str	r3, [r7, #12]
	uint32_t readRawData = 0;
 800200c:	2300      	movs	r3, #0
 800200e:	603b      	str	r3, [r7, #0]

	bme280_ReadRegDataConvert24(BME280_REGISTER_TEMPDATA, &readRawData);
 8002010:	463b      	mov	r3, r7
 8002012:	4619      	mov	r1, r3
 8002014:	20fa      	movs	r0, #250	; 0xfa
 8002016:	f000 fbe3 	bl	80027e0 <bme280_ReadRegDataConvert24>
//	bme280_ReadReg(BME280_REGISTER_TEMPDATA);
//	bme280_ReadRegPtr(BME280_REGISTER_TEMPDATA, &readRawData);

	if(readRawData == 0x800000)
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002020:	d101      	bne.n	8002026 <BME280_ReadTemperature+0x26>
	{
		return 0xFFFF;
 8002022:	4b24      	ldr	r3, [pc, #144]	; (80020b4 <BME280_ReadTemperature+0xb4>)
 8002024:	e03e      	b.n	80020a4 <BME280_ReadTemperature+0xa4>
	}

	readRawData >>= 4;
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	091b      	lsrs	r3, r3, #4
 800202a:	603b      	str	r3, [r7, #0]
//
	int32_t tmp_1 = ((((readRawData>>3) - ((int32_t)CalibData.tempValue.dig_T1 <<1))) *
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	08db      	lsrs	r3, r3, #3
 8002030:	4a21      	ldr	r2, [pc, #132]	; (80020b8 <BME280_ReadTemperature+0xb8>)
 8002032:	8812      	ldrh	r2, [r2, #0]
 8002034:	0052      	lsls	r2, r2, #1
 8002036:	1a9b      	subs	r3, r3, r2
		((int32_t)CalibData.tempValue.dig_T2)) >> 11;
 8002038:	4a1f      	ldr	r2, [pc, #124]	; (80020b8 <BME280_ReadTemperature+0xb8>)
 800203a:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
	int32_t tmp_1 = ((((readRawData>>3) - ((int32_t)CalibData.tempValue.dig_T1 <<1))) *
 800203e:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.tempValue.dig_T2)) >> 11;
 8002042:	0adb      	lsrs	r3, r3, #11
	int32_t tmp_1 = ((((readRawData>>3) - ((int32_t)CalibData.tempValue.dig_T1 <<1))) *
 8002044:	60bb      	str	r3, [r7, #8]

	int32_t tmp_2 = (((((readRawData>>4) - ((int32_t)CalibData.tempValue.dig_T1)) *
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	091b      	lsrs	r3, r3, #4
 800204a:	4a1b      	ldr	r2, [pc, #108]	; (80020b8 <BME280_ReadTemperature+0xb8>)
 800204c:	8812      	ldrh	r2, [r2, #0]
 800204e:	1a9b      	subs	r3, r3, r2
		((readRawData>>4) - ((int32_t)CalibData.tempValue.dig_T1))) >> 12) *
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	0912      	lsrs	r2, r2, #4
 8002054:	4918      	ldr	r1, [pc, #96]	; (80020b8 <BME280_ReadTemperature+0xb8>)
 8002056:	8809      	ldrh	r1, [r1, #0]
 8002058:	1a52      	subs	r2, r2, r1
	int32_t tmp_2 = (((((readRawData>>4) - ((int32_t)CalibData.tempValue.dig_T1)) *
 800205a:	fb02 f303 	mul.w	r3, r2, r3
		((readRawData>>4) - ((int32_t)CalibData.tempValue.dig_T1))) >> 12) *
 800205e:	0b1b      	lsrs	r3, r3, #12
		((int32_t)CalibData.tempValue.dig_T3)) >> 14;
 8002060:	4a15      	ldr	r2, [pc, #84]	; (80020b8 <BME280_ReadTemperature+0xb8>)
 8002062:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
		((readRawData>>4) - ((int32_t)CalibData.tempValue.dig_T1))) >> 12) *
 8002066:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.tempValue.dig_T3)) >> 14;
 800206a:	0b9b      	lsrs	r3, r3, #14
	int32_t tmp_2 = (((((readRawData>>4) - ((int32_t)CalibData.tempValue.dig_T1)) *
 800206c:	607b      	str	r3, [r7, #4]

//	int32_t tmp_2 = 0;
	tFineValue = tmp_1 + tmp_2;
 800206e:	68ba      	ldr	r2, [r7, #8]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4413      	add	r3, r2
 8002074:	4a11      	ldr	r2, [pc, #68]	; (80020bc <BME280_ReadTemperature+0xbc>)
 8002076:	6013      	str	r3, [r2, #0]
	readTemp = ((tFineValue * 5 + 128) >> 8);
 8002078:	4b10      	ldr	r3, [pc, #64]	; (80020bc <BME280_ReadTemperature+0xbc>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	4613      	mov	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	4413      	add	r3, r2
 8002082:	3380      	adds	r3, #128	; 0x80
 8002084:	121b      	asrs	r3, r3, #8
 8002086:	ee07 3a90 	vmov	s15, r3
 800208a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800208e:	edc7 7a03 	vstr	s15, [r7, #12]

	readTemp /= 100.0f;
 8002092:	ed97 7a03 	vldr	s14, [r7, #12]
 8002096:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80020c0 <BME280_ReadTemperature+0xc0>
 800209a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800209e:	edc7 7a03 	vstr	s15, [r7, #12]

	return readTemp;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	ee07 3a90 	vmov	s15, r3
}
 80020a8:	eeb0 0a67 	vmov.f32	s0, s15
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	477fff00 	.word	0x477fff00
 80020b8:	200003c4 	.word	0x200003c4
 80020bc:	200001fc 	.word	0x200001fc
 80020c0:	42c80000 	.word	0x42c80000

080020c4 <BME280_ReadPressure>:


float BME280_ReadPressure(void)
{
 80020c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020c8:	b0a0      	sub	sp, #128	; 0x80
 80020ca:	af00      	add	r7, sp, #0
	float pressFloat = 0.0;
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	67fb      	str	r3, [r7, #124]	; 0x7c
	int64_t presureInt = 0;
 80020d2:	f04f 0200 	mov.w	r2, #0
 80020d6:	f04f 0300 	mov.w	r3, #0
 80020da:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	uint32_t presureRaw = 0;
 80020de:	2300      	movs	r3, #0
 80020e0:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t presUint = 0;
 80020e2:	2300      	movs	r3, #0
 80020e4:	66fb      	str	r3, [r7, #108]	; 0x6c
	int64_t tmp_1 = 0;
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	f04f 0300 	mov.w	r3, #0
 80020ee:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	int64_t tmp_2 = 0;
 80020f2:	f04f 0200 	mov.w	r2, #0
 80020f6:	f04f 0300 	mov.w	r3, #0
 80020fa:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

	BME280_ReadTemperature();
 80020fe:	f7ff ff7f 	bl	8002000 <BME280_ReadTemperature>
	bme280_ReadRegDataConvert24(BME280_REGISTER_PRESSUREDATA, &presureRaw);
 8002102:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002106:	4619      	mov	r1, r3
 8002108:	20f7      	movs	r0, #247	; 0xf7
 800210a:	f000 fb69 	bl	80027e0 <bme280_ReadRegDataConvert24>


    if (presureRaw == 0x800000)
 800210e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002110:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002114:	d101      	bne.n	800211a <BME280_ReadPressure+0x56>
    {
    	return 0xFFFF;
 8002116:	4b6e      	ldr	r3, [pc, #440]	; (80022d0 <BME280_ReadPressure+0x20c>)
 8002118:	e201      	b.n	800251e <BME280_ReadPressure+0x45a>
    }

    presureRaw >>= 4;
 800211a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800211c:	091b      	lsrs	r3, r3, #4
 800211e:	657b      	str	r3, [r7, #84]	; 0x54

    tmp_1 = ((int64_t) tFineValue) - 128000;
 8002120:	4b6c      	ldr	r3, [pc, #432]	; (80022d4 <BME280_ReadPressure+0x210>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	461a      	mov	r2, r3
 8002126:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800212a:	f5b2 34fa 	subs.w	r4, r2, #128000	; 0x1f400
 800212e:	f143 35ff 	adc.w	r5, r3, #4294967295
 8002132:	e9c7 4518 	strd	r4, r5, [r7, #96]	; 0x60
    tmp_2 = tmp_1 * tmp_1 * (int64_t)CalibData.presureValue.dig_P6;
 8002136:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002138:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800213a:	fb03 f102 	mul.w	r1, r3, r2
 800213e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002140:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002142:	fb03 f302 	mul.w	r3, r3, r2
 8002146:	18ca      	adds	r2, r1, r3
 8002148:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800214a:	fba3 4503 	umull	r4, r5, r3, r3
 800214e:	1953      	adds	r3, r2, r5
 8002150:	461d      	mov	r5, r3
 8002152:	4b61      	ldr	r3, [pc, #388]	; (80022d8 <BME280_ReadPressure+0x214>)
 8002154:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002158:	b21a      	sxth	r2, r3
 800215a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800215e:	fb02 f005 	mul.w	r0, r2, r5
 8002162:	fb04 f103 	mul.w	r1, r4, r3
 8002166:	4401      	add	r1, r0
 8002168:	fba4 2302 	umull	r2, r3, r4, r2
 800216c:	4419      	add	r1, r3
 800216e:	460b      	mov	r3, r1
 8002170:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 8002174:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    tmp_2 = tmp_2 + ((tmp_1 * (int64_t)CalibData.presureValue.dig_P5) << 17);
 8002178:	4b57      	ldr	r3, [pc, #348]	; (80022d8 <BME280_ReadPressure+0x214>)
 800217a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800217e:	b21a      	sxth	r2, r3
 8002180:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8002184:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002186:	fb03 f001 	mul.w	r0, r3, r1
 800218a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800218c:	fb02 f101 	mul.w	r1, r2, r1
 8002190:	4408      	add	r0, r1
 8002192:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002194:	fba1 2302 	umull	r2, r3, r1, r2
 8002198:	18c1      	adds	r1, r0, r3
 800219a:	460b      	mov	r3, r1
 800219c:	f04f 0000 	mov.w	r0, #0
 80021a0:	f04f 0100 	mov.w	r1, #0
 80021a4:	0459      	lsls	r1, r3, #17
 80021a6:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 80021aa:	0450      	lsls	r0, r2, #17
 80021ac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80021b0:	eb12 0800 	adds.w	r8, r2, r0
 80021b4:	eb43 0901 	adc.w	r9, r3, r1
 80021b8:	e9c7 8916 	strd	r8, r9, [r7, #88]	; 0x58
    tmp_2 = tmp_2 + ((int64_t)CalibData.presureValue.dig_P4 << 35);
 80021bc:	4b46      	ldr	r3, [pc, #280]	; (80022d8 <BME280_ReadPressure+0x214>)
 80021be:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80021c2:	b21a      	sxth	r2, r3
 80021c4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80021c8:	f04f 0000 	mov.w	r0, #0
 80021cc:	f04f 0100 	mov.w	r1, #0
 80021d0:	00d1      	lsls	r1, r2, #3
 80021d2:	2000      	movs	r0, #0
 80021d4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80021d8:	1814      	adds	r4, r2, r0
 80021da:	61bc      	str	r4, [r7, #24]
 80021dc:	414b      	adcs	r3, r1
 80021de:	61fb      	str	r3, [r7, #28]
 80021e0:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80021e4:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	tmp_1 = ((tmp_1 * tmp_1 * (int64_t)CalibData.presureValue.dig_P3) >> 8) + ((tmp_1 * (int64_t)CalibData.presureValue.dig_P2) << 12);
 80021e8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80021ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80021ec:	fb03 f102 	mul.w	r1, r3, r2
 80021f0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80021f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80021f4:	fb03 f302 	mul.w	r3, r3, r2
 80021f8:	18ca      	adds	r2, r1, r3
 80021fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80021fc:	fba3 4503 	umull	r4, r5, r3, r3
 8002200:	1953      	adds	r3, r2, r5
 8002202:	461d      	mov	r5, r3
 8002204:	4b34      	ldr	r3, [pc, #208]	; (80022d8 <BME280_ReadPressure+0x214>)
 8002206:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800220a:	b21a      	sxth	r2, r3
 800220c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8002210:	fb02 f005 	mul.w	r0, r2, r5
 8002214:	fb04 f103 	mul.w	r1, r4, r3
 8002218:	4401      	add	r1, r0
 800221a:	fba4 2302 	umull	r2, r3, r4, r2
 800221e:	4419      	add	r1, r3
 8002220:	460b      	mov	r3, r1
 8002222:	f04f 0800 	mov.w	r8, #0
 8002226:	f04f 0900 	mov.w	r9, #0
 800222a:	ea4f 2812 	mov.w	r8, r2, lsr #8
 800222e:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 8002232:	ea4f 2923 	mov.w	r9, r3, asr #8
 8002236:	4b28      	ldr	r3, [pc, #160]	; (80022d8 <BME280_ReadPressure+0x214>)
 8002238:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800223c:	b21a      	sxth	r2, r3
 800223e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8002242:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002244:	fb03 f001 	mul.w	r0, r3, r1
 8002248:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800224a:	fb02 f101 	mul.w	r1, r2, r1
 800224e:	1844      	adds	r4, r0, r1
 8002250:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002252:	fba1 0102 	umull	r0, r1, r1, r2
 8002256:	1863      	adds	r3, r4, r1
 8002258:	4619      	mov	r1, r3
 800225a:	f04f 0200 	mov.w	r2, #0
 800225e:	f04f 0300 	mov.w	r3, #0
 8002262:	030b      	lsls	r3, r1, #12
 8002264:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 8002268:	0302      	lsls	r2, r0, #12
 800226a:	eb18 0102 	adds.w	r1, r8, r2
 800226e:	6139      	str	r1, [r7, #16]
 8002270:	eb49 0303 	adc.w	r3, r9, r3
 8002274:	617b      	str	r3, [r7, #20]
 8002276:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800227a:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	tmp_1 = (((((int64_t)1) << 47) + tmp_1)) * ((int64_t)CalibData.presureValue.dig_P1) >> 33;
 800227e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002282:	1c11      	adds	r1, r2, #0
 8002284:	64b9      	str	r1, [r7, #72]	; 0x48
 8002286:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 800228a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800228c:	4b12      	ldr	r3, [pc, #72]	; (80022d8 <BME280_ReadPressure+0x214>)
 800228e:	88db      	ldrh	r3, [r3, #6]
 8002290:	b29a      	uxth	r2, r3
 8002292:	f04f 0300 	mov.w	r3, #0
 8002296:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800229a:	4629      	mov	r1, r5
 800229c:	fb02 f001 	mul.w	r0, r2, r1
 80022a0:	4621      	mov	r1, r4
 80022a2:	fb01 f103 	mul.w	r1, r1, r3
 80022a6:	4401      	add	r1, r0
 80022a8:	4620      	mov	r0, r4
 80022aa:	fba0 2302 	umull	r2, r3, r0, r2
 80022ae:	4419      	add	r1, r3
 80022b0:	460b      	mov	r3, r1
 80022b2:	f04f 0000 	mov.w	r0, #0
 80022b6:	f04f 0100 	mov.w	r1, #0
 80022ba:	1058      	asrs	r0, r3, #1
 80022bc:	17d9      	asrs	r1, r3, #31
 80022be:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60

	if (tmp_1 == 0) {
 80022c2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80022c6:	4313      	orrs	r3, r2
 80022c8:	d108      	bne.n	80022dc <BME280_ReadPressure+0x218>
		return 0;
 80022ca:	f04f 0300 	mov.w	r3, #0
 80022ce:	e126      	b.n	800251e <BME280_ReadPressure+0x45a>
 80022d0:	477fff00 	.word	0x477fff00
 80022d4:	200001fc 	.word	0x200001fc
 80022d8:	200003c4 	.word	0x200003c4
	}

	presureInt = 1048576 - presureRaw;
 80022dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80022de:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80022e2:	461a      	mov	r2, r3
 80022e4:	f04f 0300 	mov.w	r3, #0
 80022e8:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	presureInt = (((presureInt << 31) - tmp_2) * 3125) / tmp_1;
 80022ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80022ee:	085b      	lsrs	r3, r3, #1
 80022f0:	647b      	str	r3, [r7, #68]	; 0x44
 80022f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80022f4:	07db      	lsls	r3, r3, #31
 80022f6:	643b      	str	r3, [r7, #64]	; 0x40
 80022f8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80022fc:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8002300:	4621      	mov	r1, r4
 8002302:	ebb1 0a02 	subs.w	sl, r1, r2
 8002306:	4629      	mov	r1, r5
 8002308:	eb61 0b03 	sbc.w	fp, r1, r3
 800230c:	4652      	mov	r2, sl
 800230e:	465b      	mov	r3, fp
 8002310:	1891      	adds	r1, r2, r2
 8002312:	60b9      	str	r1, [r7, #8]
 8002314:	415b      	adcs	r3, r3
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800231c:	eb12 020a 	adds.w	r2, r2, sl
 8002320:	eb43 030b 	adc.w	r3, r3, fp
 8002324:	f04f 0000 	mov.w	r0, #0
 8002328:	f04f 0100 	mov.w	r1, #0
 800232c:	0199      	lsls	r1, r3, #6
 800232e:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8002332:	0190      	lsls	r0, r2, #6
 8002334:	1812      	adds	r2, r2, r0
 8002336:	eb41 0303 	adc.w	r3, r1, r3
 800233a:	f04f 0000 	mov.w	r0, #0
 800233e:	f04f 0100 	mov.w	r1, #0
 8002342:	0099      	lsls	r1, r3, #2
 8002344:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002348:	0090      	lsls	r0, r2, #2
 800234a:	4602      	mov	r2, r0
 800234c:	460b      	mov	r3, r1
 800234e:	eb12 020a 	adds.w	r2, r2, sl
 8002352:	eb43 030b 	adc.w	r3, r3, fp
 8002356:	f04f 0000 	mov.w	r0, #0
 800235a:	f04f 0100 	mov.w	r1, #0
 800235e:	0099      	lsls	r1, r3, #2
 8002360:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002364:	0090      	lsls	r0, r2, #2
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	eb12 010a 	adds.w	r1, r2, sl
 800236e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002370:	eb43 030b 	adc.w	r3, r3, fp
 8002374:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002376:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800237a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800237e:	f7fe fc73 	bl	8000c68 <__aeabi_ldivmod>
 8002382:	4602      	mov	r2, r0
 8002384:	460b      	mov	r3, r1
 8002386:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70

	tmp_1 = (((int64_t)CalibData.presureValue.dig_P9) * (presureInt >> 13) * (presureInt >> 13)) >> 25;
 800238a:	4b69      	ldr	r3, [pc, #420]	; (8002530 <BME280_ReadPressure+0x46c>)
 800238c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002390:	b218      	sxth	r0, r3
 8002392:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8002396:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 800239a:	f04f 0200 	mov.w	r2, #0
 800239e:	f04f 0300 	mov.w	r3, #0
 80023a2:	0b62      	lsrs	r2, r4, #13
 80023a4:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 80023a8:	136b      	asrs	r3, r5, #13
 80023aa:	fb02 f501 	mul.w	r5, r2, r1
 80023ae:	fb00 f403 	mul.w	r4, r0, r3
 80023b2:	442c      	add	r4, r5
 80023b4:	fba0 0102 	umull	r0, r1, r0, r2
 80023b8:	1863      	adds	r3, r4, r1
 80023ba:	4619      	mov	r1, r3
 80023bc:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 80023c0:	f04f 0200 	mov.w	r2, #0
 80023c4:	f04f 0300 	mov.w	r3, #0
 80023c8:	0b62      	lsrs	r2, r4, #13
 80023ca:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 80023ce:	136b      	asrs	r3, r5, #13
 80023d0:	fb02 f501 	mul.w	r5, r2, r1
 80023d4:	fb00 f403 	mul.w	r4, r0, r3
 80023d8:	442c      	add	r4, r5
 80023da:	fba0 0102 	umull	r0, r1, r0, r2
 80023de:	1863      	adds	r3, r4, r1
 80023e0:	4619      	mov	r1, r3
 80023e2:	f04f 0200 	mov.w	r2, #0
 80023e6:	f04f 0300 	mov.w	r3, #0
 80023ea:	0e42      	lsrs	r2, r0, #25
 80023ec:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80023f0:	164b      	asrs	r3, r1, #25
 80023f2:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	tmp_2 = (((int64_t)CalibData.presureValue.dig_P8) * presureInt) >> 19;
 80023f6:	4b4e      	ldr	r3, [pc, #312]	; (8002530 <BME280_ReadPressure+0x46c>)
 80023f8:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80023fc:	b21a      	sxth	r2, r3
 80023fe:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8002402:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8002404:	fb03 f001 	mul.w	r0, r3, r1
 8002408:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800240a:	fb02 f101 	mul.w	r1, r2, r1
 800240e:	1844      	adds	r4, r0, r1
 8002410:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8002412:	fba1 0102 	umull	r0, r1, r1, r2
 8002416:	1863      	adds	r3, r4, r1
 8002418:	4619      	mov	r1, r3
 800241a:	f04f 0200 	mov.w	r2, #0
 800241e:	f04f 0300 	mov.w	r3, #0
 8002422:	0cc2      	lsrs	r2, r0, #19
 8002424:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8002428:	14cb      	asrs	r3, r1, #19
 800242a:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

	presureInt = ((presureInt + tmp_1 + tmp_2) >> 8) + ((int64_t)CalibData.presureValue.dig_P7 << 4);
 800242e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002432:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002436:	1884      	adds	r4, r0, r2
 8002438:	633c      	str	r4, [r7, #48]	; 0x30
 800243a:	eb41 0303 	adc.w	r3, r1, r3
 800243e:	637b      	str	r3, [r7, #52]	; 0x34
 8002440:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002444:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002448:	4621      	mov	r1, r4
 800244a:	1889      	adds	r1, r1, r2
 800244c:	62b9      	str	r1, [r7, #40]	; 0x28
 800244e:	4629      	mov	r1, r5
 8002450:	eb43 0101 	adc.w	r1, r3, r1
 8002454:	62f9      	str	r1, [r7, #44]	; 0x2c
 8002456:	f04f 0000 	mov.w	r0, #0
 800245a:	f04f 0100 	mov.w	r1, #0
 800245e:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8002462:	4623      	mov	r3, r4
 8002464:	0a18      	lsrs	r0, r3, #8
 8002466:	462b      	mov	r3, r5
 8002468:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800246c:	462b      	mov	r3, r5
 800246e:	1219      	asrs	r1, r3, #8
 8002470:	4b2f      	ldr	r3, [pc, #188]	; (8002530 <BME280_ReadPressure+0x46c>)
 8002472:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002476:	b21c      	sxth	r4, r3
 8002478:	ea4f 75e4 	mov.w	r5, r4, asr #31
 800247c:	f04f 0200 	mov.w	r2, #0
 8002480:	f04f 0300 	mov.w	r3, #0
 8002484:	012b      	lsls	r3, r5, #4
 8002486:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800248a:	0122      	lsls	r2, r4, #4
 800248c:	1884      	adds	r4, r0, r2
 800248e:	603c      	str	r4, [r7, #0]
 8002490:	eb41 0303 	adc.w	r3, r1, r3
 8002494:	607b      	str	r3, [r7, #4]
 8002496:	e9d7 3400 	ldrd	r3, r4, [r7]
 800249a:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70

	presUint = ((presureInt >> 8) * 1000) + (((presureInt & 0xff) * 390625) / 100000);
 800249e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80024a2:	f04f 0200 	mov.w	r2, #0
 80024a6:	f04f 0300 	mov.w	r3, #0
 80024aa:	0a02      	lsrs	r2, r0, #8
 80024ac:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80024b0:	120b      	asrs	r3, r1, #8
 80024b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024b6:	fb03 f402 	mul.w	r4, r3, r2
 80024ba:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80024be:	f04f 00ff 	mov.w	r0, #255	; 0xff
 80024c2:	f04f 0100 	mov.w	r1, #0
 80024c6:	ea02 0500 	and.w	r5, r2, r0
 80024ca:	623d      	str	r5, [r7, #32]
 80024cc:	400b      	ands	r3, r1
 80024ce:	627b      	str	r3, [r7, #36]	; 0x24
 80024d0:	4b18      	ldr	r3, [pc, #96]	; (8002534 <BME280_ReadPressure+0x470>)
 80024d2:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80024d6:	464a      	mov	r2, r9
 80024d8:	fb03 f202 	mul.w	r2, r3, r2
 80024dc:	2300      	movs	r3, #0
 80024de:	4641      	mov	r1, r8
 80024e0:	fb03 f301 	mul.w	r3, r3, r1
 80024e4:	4413      	add	r3, r2
 80024e6:	4a13      	ldr	r2, [pc, #76]	; (8002534 <BME280_ReadPressure+0x470>)
 80024e8:	4641      	mov	r1, r8
 80024ea:	fba1 0102 	umull	r0, r1, r1, r2
 80024ee:	440b      	add	r3, r1
 80024f0:	4619      	mov	r1, r3
 80024f2:	4a11      	ldr	r2, [pc, #68]	; (8002538 <BME280_ReadPressure+0x474>)
 80024f4:	f04f 0300 	mov.w	r3, #0
 80024f8:	f7fe fbb6 	bl	8000c68 <__aeabi_ldivmod>
 80024fc:	4602      	mov	r2, r0
 80024fe:	460b      	mov	r3, r1
 8002500:	4613      	mov	r3, r2
 8002502:	4423      	add	r3, r4
 8002504:	66fb      	str	r3, [r7, #108]	; 0x6c
	pressFloat = presUint / 100.0f;
 8002506:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002508:	ee07 3a90 	vmov	s15, r3
 800250c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002510:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800253c <BME280_ReadPressure+0x478>
 8002514:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002518:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c

	return pressFloat;
 800251c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800251e:	ee07 3a90 	vmov	s15, r3
}
 8002522:	eeb0 0a67 	vmov.f32	s0, s15
 8002526:	3780      	adds	r7, #128	; 0x80
 8002528:	46bd      	mov	sp, r7
 800252a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800252e:	bf00      	nop
 8002530:	200003c4 	.word	0x200003c4
 8002534:	0005f5e1 	.word	0x0005f5e1
 8002538:	000186a0 	.word	0x000186a0
 800253c:	42c80000 	.word	0x42c80000

08002540 <BME280_ReadHumidity>:


float BME280_ReadHumidity(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
	float humidConverted = 0.0;
 8002546:	f04f 0300 	mov.w	r3, #0
 800254a:	60fb      	str	r3, [r7, #12]
	int16_t humidRawValue = 0;
 800254c:	2300      	movs	r3, #0
 800254e:	807b      	strh	r3, [r7, #2]
	int32_t humidRaw32 = 0;
 8002550:	2300      	movs	r3, #0
 8002552:	60bb      	str	r3, [r7, #8]
	int32_t tmpValue = 0;
 8002554:	2300      	movs	r3, #0
 8002556:	607b      	str	r3, [r7, #4]

	BME280_ReadTemperature();
 8002558:	f7ff fd52 	bl	8002000 <BME280_ReadTemperature>
	bme280_ReadSignedData16_Convert(BME280_REGISTER_HUMIDDATA, &humidRawValue);
 800255c:	1cbb      	adds	r3, r7, #2
 800255e:	4619      	mov	r1, r3
 8002560:	20fd      	movs	r0, #253	; 0xfd
 8002562:	f000 f924 	bl	80027ae <bme280_ReadSignedData16_Convert>
	if(humidRawValue == 0x8000)
	{
		return 0xFFFF;
	}

	humidRaw32 = ((int32_t)humidRawValue)&0x0000FFFF;
 8002566:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800256a:	b29b      	uxth	r3, r3
 800256c:	60bb      	str	r3, [r7, #8]

	tmpValue = (tFineValue - ((int32_t)76800));
 800256e:	4b35      	ldr	r3, [pc, #212]	; (8002644 <BME280_ReadHumidity+0x104>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8002576:	607b      	str	r3, [r7, #4]
	tmpValue = (((((humidRaw32 << 14) - (((int32_t)CalibData.humidValue.dig_H4) << 20) -
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	039a      	lsls	r2, r3, #14
 800257c:	4b32      	ldr	r3, [pc, #200]	; (8002648 <BME280_ReadHumidity+0x108>)
 800257e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8002582:	051b      	lsls	r3, r3, #20
 8002584:	1ad2      	subs	r2, r2, r3
		(((int32_t)CalibData.humidValue.dig_H5) * tmpValue)) + ((int32_t)16384)) >> 15) *
 8002586:	4b30      	ldr	r3, [pc, #192]	; (8002648 <BME280_ReadHumidity+0x108>)
 8002588:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800258c:	4619      	mov	r1, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	fb03 f301 	mul.w	r3, r3, r1
	tmpValue = (((((humidRaw32 << 14) - (((int32_t)CalibData.humidValue.dig_H4) << 20) -
 8002594:	1ad3      	subs	r3, r2, r3
		(((int32_t)CalibData.humidValue.dig_H5) * tmpValue)) + ((int32_t)16384)) >> 15) *
 8002596:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800259a:	13db      	asrs	r3, r3, #15
		(((((((tmpValue * ((int32_t)CalibData.humidValue.dig_H6)) >> 10) *
 800259c:	4a2a      	ldr	r2, [pc, #168]	; (8002648 <BME280_ReadHumidity+0x108>)
 800259e:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 80025a2:	4611      	mov	r1, r2
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	fb02 f201 	mul.w	r2, r2, r1
 80025aa:	1292      	asrs	r2, r2, #10
		(((tmpValue * ((int32_t)CalibData.humidValue.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 80025ac:	4926      	ldr	r1, [pc, #152]	; (8002648 <BME280_ReadHumidity+0x108>)
 80025ae:	7f09      	ldrb	r1, [r1, #28]
 80025b0:	4608      	mov	r0, r1
 80025b2:	6879      	ldr	r1, [r7, #4]
 80025b4:	fb01 f100 	mul.w	r1, r1, r0
 80025b8:	12c9      	asrs	r1, r1, #11
 80025ba:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
		(((((((tmpValue * ((int32_t)CalibData.humidValue.dig_H6)) >> 10) *
 80025be:	fb01 f202 	mul.w	r2, r1, r2
		(((tmpValue * ((int32_t)CalibData.humidValue.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 80025c2:	1292      	asrs	r2, r2, #10
 80025c4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
		((int32_t)2097152)) * ((int32_t)CalibData.humidValue.dig_H2) + 8192) >> 14));
 80025c8:	491f      	ldr	r1, [pc, #124]	; (8002648 <BME280_ReadHumidity+0x108>)
 80025ca:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 80025ce:	fb01 f202 	mul.w	r2, r1, r2
 80025d2:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80025d6:	1392      	asrs	r2, r2, #14
	tmpValue = (((((humidRaw32 << 14) - (((int32_t)CalibData.humidValue.dig_H4) << 20) -
 80025d8:	fb02 f303 	mul.w	r3, r2, r3
 80025dc:	607b      	str	r3, [r7, #4]

	tmpValue = (tmpValue - (((((tmpValue >> 15) * (tmpValue >> 15)) >> 7) *
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	13db      	asrs	r3, r3, #15
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	13d2      	asrs	r2, r2, #15
 80025e6:	fb02 f303 	mul.w	r3, r2, r3
 80025ea:	11db      	asrs	r3, r3, #7
		((int32_t)CalibData.humidValue.dig_H1)) >> 4));
 80025ec:	4a16      	ldr	r2, [pc, #88]	; (8002648 <BME280_ReadHumidity+0x108>)
 80025ee:	7e12      	ldrb	r2, [r2, #24]
	tmpValue = (tmpValue - (((((tmpValue >> 15) * (tmpValue >> 15)) >> 7) *
 80025f0:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.humidValue.dig_H1)) >> 4));
 80025f4:	111b      	asrs	r3, r3, #4
	tmpValue = (tmpValue - (((((tmpValue >> 15) * (tmpValue >> 15)) >> 7) *
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	607b      	str	r3, [r7, #4]
	tmpValue = (tmpValue < 0) ? 0 : tmpValue;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002602:	607b      	str	r3, [r7, #4]
	tmpValue = (tmpValue > 419430400) ? 419430400 : tmpValue;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 800260a:	bfa8      	it	ge
 800260c:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8002610:	607b      	str	r3, [r7, #4]

	humidConverted = (tmpValue>>12);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	131b      	asrs	r3, r3, #12
 8002616:	ee07 3a90 	vmov	s15, r3
 800261a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800261e:	edc7 7a03 	vstr	s15, [r7, #12]
	humidConverted /= 1024.0f;
 8002622:	ed97 7a03 	vldr	s14, [r7, #12]
 8002626:	eddf 6a09 	vldr	s13, [pc, #36]	; 800264c <BME280_ReadHumidity+0x10c>
 800262a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800262e:	edc7 7a03 	vstr	s15, [r7, #12]

	return humidConverted;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	ee07 3a90 	vmov	s15, r3
}
 8002638:	eeb0 0a67 	vmov.f32	s0, s15
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	200001fc 	.word	0x200001fc
 8002648:	200003c4 	.word	0x200003c4
 800264c:	44800000 	.word	0x44800000

08002650 <BME280_ReadAltitude>:


float BME280_ReadAltitude(float seaLevel)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	ed87 0a01 	vstr	s0, [r7, #4]
	float altitude = 0.0f;
 800265a:	f04f 0300 	mov.w	r3, #0
 800265e:	60fb      	str	r3, [r7, #12]
	float presure = BME280_ReadPressure();
 8002660:	f7ff fd30 	bl	80020c4 <BME280_ReadPressure>
 8002664:	ed87 0a02 	vstr	s0, [r7, #8]

	altitude = 44330.0 * (1.0 - pow(presure/seaLevel, 0.1903));
 8002668:	ed97 7a02 	vldr	s14, [r7, #8]
 800266c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002670:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002674:	ee16 0a90 	vmov	r0, s13
 8002678:	f7fd ff76 	bl	8000568 <__aeabi_f2d>
 800267c:	4602      	mov	r2, r0
 800267e:	460b      	mov	r3, r1
 8002680:	ed9f 1b13 	vldr	d1, [pc, #76]	; 80026d0 <BME280_ReadAltitude+0x80>
 8002684:	ec43 2b10 	vmov	d0, r2, r3
 8002688:	f009 f8c4 	bl	800b814 <pow>
 800268c:	ec53 2b10 	vmov	r2, r3, d0
 8002690:	f04f 0000 	mov.w	r0, #0
 8002694:	4912      	ldr	r1, [pc, #72]	; (80026e0 <BME280_ReadAltitude+0x90>)
 8002696:	f7fd fe07 	bl	80002a8 <__aeabi_dsub>
 800269a:	4602      	mov	r2, r0
 800269c:	460b      	mov	r3, r1
 800269e:	4610      	mov	r0, r2
 80026a0:	4619      	mov	r1, r3
 80026a2:	a30d      	add	r3, pc, #52	; (adr r3, 80026d8 <BME280_ReadAltitude+0x88>)
 80026a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a8:	f7fd ffb6 	bl	8000618 <__aeabi_dmul>
 80026ac:	4602      	mov	r2, r0
 80026ae:	460b      	mov	r3, r1
 80026b0:	4610      	mov	r0, r2
 80026b2:	4619      	mov	r1, r3
 80026b4:	f7fe fa88 	bl	8000bc8 <__aeabi_d2f>
 80026b8:	4603      	mov	r3, r0
 80026ba:	60fb      	str	r3, [r7, #12]

	return altitude;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	ee07 3a90 	vmov	s15, r3
}
 80026c2:	eeb0 0a67 	vmov.f32	s0, s15
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	f3af 8000 	nop.w
 80026d0:	1a36e2eb 	.word	0x1a36e2eb
 80026d4:	3fc85bc0 	.word	0x3fc85bc0
 80026d8:	00000000 	.word	0x00000000
 80026dc:	40e5a540 	.word	0x40e5a540
 80026e0:	3ff00000 	.word	0x3ff00000

080026e4 <bme280_WriteReg>:
	return altitude;
}

//Communication with BME280
static void bme280_WriteReg(uint8_t readRegister, uint8_t valueToWrite)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	460a      	mov	r2, r1
 80026ee:	71fb      	strb	r3, [r7, #7]
 80026f0:	4613      	mov	r3, r2
 80026f2:	71bb      	strb	r3, [r7, #6]
  I2Cx_WriteData(BME280_ADDRESS, readRegister, valueToWrite);
 80026f4:	79ba      	ldrb	r2, [r7, #6]
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	4619      	mov	r1, r3
 80026fa:	20ec      	movs	r0, #236	; 0xec
 80026fc:	f7ff fb4a 	bl	8001d94 <I2Cx_WriteData>
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <bme280_ReadReg>:
//------------------------------------------------
static uint8_t bme280_ReadReg(uint8_t readRegister)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	71fb      	strb	r3, [r7, #7]
  uint8_t readedStatus = I2Cx_ReadData(BME280_ADDRESS, readRegister);
 8002712:	79fb      	ldrb	r3, [r7, #7]
 8002714:	4619      	mov	r1, r3
 8002716:	20ec      	movs	r0, #236	; 0xec
 8002718:	f7ff fb62 	bl	8001de0 <I2Cx_ReadData>
 800271c:	4603      	mov	r3, r0
 800271e:	73fb      	strb	r3, [r7, #15]
  return readedStatus;
 8002720:	7bfb      	ldrb	r3, [r7, #15]
}
 8002722:	4618      	mov	r0, r3
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}

0800272a <bme280_ReadRegPtr>:
//------------------------------------------------
static void bme280_ReadRegPtr(uint8_t readRegister, uint8_t *ptrReadedValue)
{
 800272a:	b580      	push	{r7, lr}
 800272c:	b082      	sub	sp, #8
 800272e:	af00      	add	r7, sp, #0
 8002730:	4603      	mov	r3, r0
 8002732:	6039      	str	r1, [r7, #0]
 8002734:	71fb      	strb	r3, [r7, #7]
  *(uint8_t *)ptrReadedValue = I2Cx_ReadData(BME280_ADDRESS, readRegister);
 8002736:	79fb      	ldrb	r3, [r7, #7]
 8002738:	4619      	mov	r1, r3
 800273a:	20ec      	movs	r0, #236	; 0xec
 800273c:	f7ff fb50 	bl	8001de0 <I2Cx_ReadData>
 8002740:	4603      	mov	r3, r0
 8002742:	461a      	mov	r2, r3
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	701a      	strb	r2, [r3, #0]
}
 8002748:	bf00      	nop
 800274a:	3708      	adds	r7, #8
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <bme280_ReadStatus>:
//------------------------------------------------
static uint8_t bme280_ReadStatus(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
  uint8_t res = bme280_ReadReg(BME280_REGISTER_STATUS) & 0x09;
 8002756:	20f3      	movs	r0, #243	; 0xf3
 8002758:	f7ff ffd6 	bl	8002708 <bme280_ReadReg>
 800275c:	4603      	mov	r3, r0
 800275e:	f003 0309 	and.w	r3, r3, #9
 8002762:	71fb      	strb	r3, [r7, #7]
  return res;
 8002764:	79fb      	ldrb	r3, [r7, #7]
}
 8002766:	4618      	mov	r0, r3
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <bme280_ReadData16>:
//------------------------------------------------
static void bme280_ReadData16(uint8_t readRegister, uint16_t *ptrReadedValue)
{
 800276e:	b580      	push	{r7, lr}
 8002770:	b082      	sub	sp, #8
 8002772:	af00      	add	r7, sp, #0
 8002774:	4603      	mov	r3, r0
 8002776:	6039      	str	r1, [r7, #0]
 8002778:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS, readRegister, ptrReadedValue);
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	4619      	mov	r1, r3
 8002780:	20ec      	movs	r0, #236	; 0xec
 8002782:	f7ff fb57 	bl	8001e34 <I2Cx_ReadData16>
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <bme280_ReadSignedData16>:
//------------------------------------------------
static void bme280_ReadSignedData16(uint8_t readRegister, int16_t *ptrReadedValue)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b082      	sub	sp, #8
 8002792:	af00      	add	r7, sp, #0
 8002794:	4603      	mov	r3, r0
 8002796:	6039      	str	r1, [r7, #0]
 8002798:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS, readRegister, (uint16_t*)ptrReadedValue);
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	4619      	mov	r1, r3
 80027a0:	20ec      	movs	r0, #236	; 0xec
 80027a2:	f7ff fb47 	bl	8001e34 <I2Cx_ReadData16>
}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <bme280_ReadSignedData16_Convert>:
//------------------------------------------------
static void bme280_ReadSignedData16_Convert(uint8_t readRegister, int16_t *ptrReadedValue)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b082      	sub	sp, #8
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	4603      	mov	r3, r0
 80027b6:	6039      	str	r1, [r7, #0]
 80027b8:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS, readRegister, (uint16_t*)ptrReadedValue);
 80027ba:	79fb      	ldrb	r3, [r7, #7]
 80027bc:	683a      	ldr	r2, [r7, #0]
 80027be:	4619      	mov	r1, r3
 80027c0:	20ec      	movs	r0, #236	; 0xec
 80027c2:	f7ff fb37 	bl	8001e34 <I2Cx_ReadData16>
  *(uint16_t *)ptrReadedValue = convert16BitData(*(uint16_t *)ptrReadedValue);
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff fab0 	bl	8001d30 <convert16BitData>
 80027d0:	4603      	mov	r3, r0
 80027d2:	461a      	mov	r2, r3
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	801a      	strh	r2, [r3, #0]
}
 80027d8:	bf00      	nop
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <bme280_ReadRegDataConvert24>:
//------------------------------------------------
static void bme280_ReadRegDataConvert24(uint8_t readRegister, uint32_t *ptrReadedValue)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	6039      	str	r1, [r7, #0]
 80027ea:	71fb      	strb	r3, [r7, #7]
	I2Cx_ReadData24(BME280_ADDRESS, readRegister, ptrReadedValue);
 80027ec:	79fb      	ldrb	r3, [r7, #7]
 80027ee:	683a      	ldr	r2, [r7, #0]
 80027f0:	4619      	mov	r1, r3
 80027f2:	20ec      	movs	r0, #236	; 0xec
 80027f4:	f7ff fb44 	bl	8001e80 <I2Cx_ReadData24>
	*(uint32_t *) ptrReadedValue = convert24BitData(*(uint32_t *) ptrReadedValue) & 0x00FFFFFF;
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff faac 	bl	8001d5a <convert24BitData>
 8002802:	4603      	mov	r3, r0
 8002804:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	601a      	str	r2, [r3, #0]
}
 800280c:	bf00      	nop
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <bme280_ReadCoefficients_Temp>:
//------------------------------------------------
/*
 * @brief: read factory set coeficiency
 */
static void bme280_ReadCoefficients_Temp(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
	bme280_ReadData16(BME280_REGISTER_DIG_T1, &CalibData.tempValue.dig_T1);
 8002818:	4906      	ldr	r1, [pc, #24]	; (8002834 <bme280_ReadCoefficients_Temp+0x20>)
 800281a:	2088      	movs	r0, #136	; 0x88
 800281c:	f7ff ffa7 	bl	800276e <bme280_ReadData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_T2, &CalibData.tempValue.dig_T2);
 8002820:	4905      	ldr	r1, [pc, #20]	; (8002838 <bme280_ReadCoefficients_Temp+0x24>)
 8002822:	208a      	movs	r0, #138	; 0x8a
 8002824:	f7ff ffb3 	bl	800278e <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_T3, &CalibData.tempValue.dig_T3);
 8002828:	4904      	ldr	r1, [pc, #16]	; (800283c <bme280_ReadCoefficients_Temp+0x28>)
 800282a:	208c      	movs	r0, #140	; 0x8c
 800282c:	f7ff ffaf 	bl	800278e <bme280_ReadSignedData16>
}
 8002830:	bf00      	nop
 8002832:	bd80      	pop	{r7, pc}
 8002834:	200003c4 	.word	0x200003c4
 8002838:	200003c6 	.word	0x200003c6
 800283c:	200003c8 	.word	0x200003c8

08002840 <bme280_ReadCoefficients_Pres>:

static void bme280_ReadCoefficients_Pres(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
	bme280_ReadData16(BME280_REGISTER_DIG_P1, &CalibData.presureValue.dig_P1);
 8002844:	4912      	ldr	r1, [pc, #72]	; (8002890 <bme280_ReadCoefficients_Pres+0x50>)
 8002846:	208e      	movs	r0, #142	; 0x8e
 8002848:	f7ff ff91 	bl	800276e <bme280_ReadData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P2, &CalibData.presureValue.dig_P2);
 800284c:	4911      	ldr	r1, [pc, #68]	; (8002894 <bme280_ReadCoefficients_Pres+0x54>)
 800284e:	2090      	movs	r0, #144	; 0x90
 8002850:	f7ff ff9d 	bl	800278e <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P3, &CalibData.presureValue.dig_P3);
 8002854:	4910      	ldr	r1, [pc, #64]	; (8002898 <bme280_ReadCoefficients_Pres+0x58>)
 8002856:	2092      	movs	r0, #146	; 0x92
 8002858:	f7ff ff99 	bl	800278e <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P4, &CalibData.presureValue.dig_P4);
 800285c:	490f      	ldr	r1, [pc, #60]	; (800289c <bme280_ReadCoefficients_Pres+0x5c>)
 800285e:	2094      	movs	r0, #148	; 0x94
 8002860:	f7ff ff95 	bl	800278e <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P5, &CalibData.presureValue.dig_P5);
 8002864:	490e      	ldr	r1, [pc, #56]	; (80028a0 <bme280_ReadCoefficients_Pres+0x60>)
 8002866:	2096      	movs	r0, #150	; 0x96
 8002868:	f7ff ff91 	bl	800278e <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P6, &CalibData.presureValue.dig_P6);
 800286c:	490d      	ldr	r1, [pc, #52]	; (80028a4 <bme280_ReadCoefficients_Pres+0x64>)
 800286e:	2098      	movs	r0, #152	; 0x98
 8002870:	f7ff ff8d 	bl	800278e <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P7, &CalibData.presureValue.dig_P7);
 8002874:	490c      	ldr	r1, [pc, #48]	; (80028a8 <bme280_ReadCoefficients_Pres+0x68>)
 8002876:	209a      	movs	r0, #154	; 0x9a
 8002878:	f7ff ff89 	bl	800278e <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P8, &CalibData.presureValue.dig_P8);
 800287c:	490b      	ldr	r1, [pc, #44]	; (80028ac <bme280_ReadCoefficients_Pres+0x6c>)
 800287e:	209c      	movs	r0, #156	; 0x9c
 8002880:	f7ff ff85 	bl	800278e <bme280_ReadSignedData16>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_P9, &CalibData.presureValue.dig_P9);
 8002884:	490a      	ldr	r1, [pc, #40]	; (80028b0 <bme280_ReadCoefficients_Pres+0x70>)
 8002886:	209e      	movs	r0, #158	; 0x9e
 8002888:	f7ff ff81 	bl	800278e <bme280_ReadSignedData16>
}
 800288c:	bf00      	nop
 800288e:	bd80      	pop	{r7, pc}
 8002890:	200003ca 	.word	0x200003ca
 8002894:	200003cc 	.word	0x200003cc
 8002898:	200003ce 	.word	0x200003ce
 800289c:	200003d0 	.word	0x200003d0
 80028a0:	200003d2 	.word	0x200003d2
 80028a4:	200003d4 	.word	0x200003d4
 80028a8:	200003d6 	.word	0x200003d6
 80028ac:	200003d8 	.word	0x200003d8
 80028b0:	200003da 	.word	0x200003da

080028b4 <bme280_ReadCoefficients_Hum>:

static void bme280_ReadCoefficients_Hum(void)
{
 80028b4:	b598      	push	{r3, r4, r7, lr}
 80028b6:	af00      	add	r7, sp, #0
	bme280_ReadRegPtr(BME280_REGISTER_DIG_H1, &CalibData.humidValue.dig_H1);
 80028b8:	491c      	ldr	r1, [pc, #112]	; (800292c <bme280_ReadCoefficients_Hum+0x78>)
 80028ba:	20a1      	movs	r0, #161	; 0xa1
 80028bc:	f7ff ff35 	bl	800272a <bme280_ReadRegPtr>
	bme280_ReadSignedData16(BME280_REGISTER_DIG_H2, &CalibData.humidValue.dig_H2);
 80028c0:	491b      	ldr	r1, [pc, #108]	; (8002930 <bme280_ReadCoefficients_Hum+0x7c>)
 80028c2:	20e1      	movs	r0, #225	; 0xe1
 80028c4:	f7ff ff63 	bl	800278e <bme280_ReadSignedData16>
	bme280_ReadRegPtr(BME280_REGISTER_DIG_H3, &CalibData.humidValue.dig_H3);
 80028c8:	491a      	ldr	r1, [pc, #104]	; (8002934 <bme280_ReadCoefficients_Hum+0x80>)
 80028ca:	20e3      	movs	r0, #227	; 0xe3
 80028cc:	f7ff ff2d 	bl	800272a <bme280_ReadRegPtr>

	CalibData.humidValue.dig_H4 = (bme280_ReadReg(BME280_REGISTER_DIG_H4) << 4) | (bme280_ReadReg(BME280_REGISTER_DIG_H4+1) & 0xF);
 80028d0:	20e4      	movs	r0, #228	; 0xe4
 80028d2:	f7ff ff19 	bl	8002708 <bme280_ReadReg>
 80028d6:	4603      	mov	r3, r0
 80028d8:	011b      	lsls	r3, r3, #4
 80028da:	b21c      	sxth	r4, r3
 80028dc:	20e5      	movs	r0, #229	; 0xe5
 80028de:	f7ff ff13 	bl	8002708 <bme280_ReadReg>
 80028e2:	4603      	mov	r3, r0
 80028e4:	b21b      	sxth	r3, r3
 80028e6:	f003 030f 	and.w	r3, r3, #15
 80028ea:	b21b      	sxth	r3, r3
 80028ec:	4323      	orrs	r3, r4
 80028ee:	b21a      	sxth	r2, r3
 80028f0:	4b11      	ldr	r3, [pc, #68]	; (8002938 <bme280_ReadCoefficients_Hum+0x84>)
 80028f2:	83da      	strh	r2, [r3, #30]
	CalibData.humidValue.dig_H5 = (bme280_ReadReg(BME280_REGISTER_DIG_H5+1) << 4) | (bme280_ReadReg(BME280_REGISTER_DIG_H5) >> 4);
 80028f4:	20e6      	movs	r0, #230	; 0xe6
 80028f6:	f7ff ff07 	bl	8002708 <bme280_ReadReg>
 80028fa:	4603      	mov	r3, r0
 80028fc:	011b      	lsls	r3, r3, #4
 80028fe:	b21c      	sxth	r4, r3
 8002900:	20e5      	movs	r0, #229	; 0xe5
 8002902:	f7ff ff01 	bl	8002708 <bme280_ReadReg>
 8002906:	4603      	mov	r3, r0
 8002908:	091b      	lsrs	r3, r3, #4
 800290a:	b2db      	uxtb	r3, r3
 800290c:	b21b      	sxth	r3, r3
 800290e:	4323      	orrs	r3, r4
 8002910:	b21a      	sxth	r2, r3
 8002912:	4b09      	ldr	r3, [pc, #36]	; (8002938 <bme280_ReadCoefficients_Hum+0x84>)
 8002914:	841a      	strh	r2, [r3, #32]
	CalibData.humidValue.dig_H6 = (int8_t)bme280_ReadReg(BME280_REGISTER_DIG_H6);
 8002916:	20e7      	movs	r0, #231	; 0xe7
 8002918:	f7ff fef6 	bl	8002708 <bme280_ReadReg>
 800291c:	4603      	mov	r3, r0
 800291e:	b25a      	sxtb	r2, r3
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <bme280_ReadCoefficients_Hum+0x84>)
 8002922:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8002926:	bf00      	nop
 8002928:	bd98      	pop	{r3, r4, r7, pc}
 800292a:	bf00      	nop
 800292c:	200003dc 	.word	0x200003dc
 8002930:	200003de 	.word	0x200003de
 8002934:	200003e0 	.word	0x200003e0
 8002938:	200003c4 	.word	0x200003c4

0800293c <bme280_ReadCoefficients>:

static void bme280_ReadCoefficients(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
	bme280_ReadCoefficients_Temp();
 8002940:	f7ff ff68 	bl	8002814 <bme280_ReadCoefficients_Temp>

	bme280_ReadCoefficients_Pres();
 8002944:	f7ff ff7c 	bl	8002840 <bme280_ReadCoefficients_Pres>

	bme280_ReadCoefficients_Hum();
 8002948:	f7ff ffb4 	bl	80028b4 <bme280_ReadCoefficients_Hum>
}
 800294c:	bf00      	nop
 800294e:	bd80      	pop	{r7, pc}

08002950 <bme280_SetStandby>:
//------------------------------------------------
static void bme280_SetStandby(BME280_standby_Time_E standByTime)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	71fb      	strb	r3, [r7, #7]
  uint8_t registerValue = 0;
 800295a:	2300      	movs	r3, #0
 800295c:	73fb      	strb	r3, [r7, #15]

  registerValue = bme280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 800295e:	20f5      	movs	r0, #245	; 0xf5
 8002960:	f7ff fed2 	bl	8002708 <bme280_ReadReg>
 8002964:	4603      	mov	r3, r0
 8002966:	f003 031f 	and.w	r3, r3, #31
 800296a:	73fb      	strb	r3, [r7, #15]
  registerValue |= standByTime & BME280_STBY_MSK;
 800296c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002970:	f023 031f 	bic.w	r3, r3, #31
 8002974:	b25a      	sxtb	r2, r3
 8002976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800297a:	4313      	orrs	r3, r2
 800297c:	b25b      	sxtb	r3, r3
 800297e:	73fb      	strb	r3, [r7, #15]

  bme280_WriteReg(BME280_REG_CONFIG, registerValue);
 8002980:	7bfb      	ldrb	r3, [r7, #15]
 8002982:	4619      	mov	r1, r3
 8002984:	20f5      	movs	r0, #245	; 0xf5
 8002986:	f7ff fead 	bl	80026e4 <bme280_WriteReg>
}
 800298a:	bf00      	nop
 800298c:	3710      	adds	r7, #16
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}

08002992 <bme280_SetFilter>:

static void bme280_SetFilter(BME280_filter_E filter)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	b084      	sub	sp, #16
 8002996:	af00      	add	r7, sp, #0
 8002998:	4603      	mov	r3, r0
 800299a:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 800299c:	2300      	movs	r3, #0
 800299e:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 80029a0:	20f5      	movs	r0, #245	; 0xf5
 80029a2:	f7ff feb1 	bl	8002708 <bme280_ReadReg>
 80029a6:	4603      	mov	r3, r0
 80029a8:	f023 031c 	bic.w	r3, r3, #28
 80029ac:	73fb      	strb	r3, [r7, #15]
	registerValue |= filter & BME280_FILTER_MSK;
 80029ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b2:	f003 031c 	and.w	r3, r3, #28
 80029b6:	b25a      	sxtb	r2, r3
 80029b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029bc:	4313      	orrs	r3, r2
 80029be:	b25b      	sxtb	r3, r3
 80029c0:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CONFIG, registerValue);
 80029c2:	7bfb      	ldrb	r3, [r7, #15]
 80029c4:	4619      	mov	r1, r3
 80029c6:	20f5      	movs	r0, #245	; 0xf5
 80029c8:	f7ff fe8c 	bl	80026e4 <bme280_WriteReg>
}
 80029cc:	bf00      	nop
 80029ce:	3710      	adds	r7, #16
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <bme280_SetOversamplingTemper>:

static void bme280_SetOversamplingTemper(BME280_overSamplingTemp_E tempOversampl)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	4603      	mov	r3, r0
 80029dc:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 80029de:	2300      	movs	r3, #0
 80029e0:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 80029e2:	20f4      	movs	r0, #244	; 0xf4
 80029e4:	f7ff fe90 	bl	8002708 <bme280_ReadReg>
 80029e8:	4603      	mov	r3, r0
 80029ea:	f003 031f 	and.w	r3, r3, #31
 80029ee:	73fb      	strb	r3, [r7, #15]
	registerValue |= tempOversampl & BME280_OSRS_T_MSK;
 80029f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f4:	f023 031f 	bic.w	r3, r3, #31
 80029f8:	b25a      	sxtb	r2, r3
 80029fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	b25b      	sxtb	r3, r3
 8002a02:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CTRL_MEAS, registerValue);
 8002a04:	7bfb      	ldrb	r3, [r7, #15]
 8002a06:	4619      	mov	r1, r3
 8002a08:	20f4      	movs	r0, #244	; 0xf4
 8002a0a:	f7ff fe6b 	bl	80026e4 <bme280_WriteReg>
}
 8002a0e:	bf00      	nop
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <bme280_SetOversamplingPressure>:

static void bme280_SetOversamplingPressure(BME280_overSamplingPres_E presOversampl)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b084      	sub	sp, #16
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8002a20:	2300      	movs	r3, #0
 8002a22:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 8002a24:	20f4      	movs	r0, #244	; 0xf4
 8002a26:	f7ff fe6f 	bl	8002708 <bme280_ReadReg>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	f023 031c 	bic.w	r3, r3, #28
 8002a30:	73fb      	strb	r3, [r7, #15]
	registerValue |= presOversampl & BME280_OSRS_P_MSK;
 8002a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a36:	f003 031c 	and.w	r3, r3, #28
 8002a3a:	b25a      	sxtb	r2, r3
 8002a3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	b25b      	sxtb	r3, r3
 8002a44:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CTRL_MEAS,registerValue);
 8002a46:	7bfb      	ldrb	r3, [r7, #15]
 8002a48:	4619      	mov	r1, r3
 8002a4a:	20f4      	movs	r0, #244	; 0xf4
 8002a4c:	f7ff fe4a 	bl	80026e4 <bme280_WriteReg>
}
 8002a50:	bf00      	nop
 8002a52:	3710      	adds	r7, #16
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <bme280_SetOversamplingHum>:

static void bme280_SetOversamplingHum(BME280_overSamplingHum_E humOversampl)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8002a62:	2300      	movs	r3, #0
 8002a64:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 8002a66:	20f2      	movs	r0, #242	; 0xf2
 8002a68:	f7ff fe4e 	bl	8002708 <bme280_ReadReg>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	f023 0307 	bic.w	r3, r3, #7
 8002a72:	73fb      	strb	r3, [r7, #15]
	registerValue |= humOversampl & BME280_OSRS_H_MSK;
 8002a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a78:	f003 0307 	and.w	r3, r3, #7
 8002a7c:	b25a      	sxtb	r2, r3
 8002a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	b25b      	sxtb	r3, r3
 8002a86:	73fb      	strb	r3, [r7, #15]
	bme280_WriteReg(BME280_REG_CTRL_HUM,registerValue);
 8002a88:	7bfb      	ldrb	r3, [r7, #15]
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	20f2      	movs	r0, #242	; 0xf2
 8002a8e:	f7ff fe29 	bl	80026e4 <bme280_WriteReg>

	/* Reewrite setting to change oversamplig efectivly */
	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS);
 8002a92:	20f4      	movs	r0, #244	; 0xf4
 8002a94:	f7ff fe38 	bl	8002708 <bme280_ReadReg>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	73fb      	strb	r3, [r7, #15]
	bme280_WriteReg(BME280_REG_CTRL_MEAS,registerValue);
 8002a9c:	7bfb      	ldrb	r3, [r7, #15]
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	20f4      	movs	r0, #244	; 0xf4
 8002aa2:	f7ff fe1f 	bl	80026e4 <bme280_WriteReg>
}
 8002aa6:	bf00      	nop
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <bme280_SetMode>:

static void bme280_SetMode(BME280_mode_E mode)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b084      	sub	sp, #16
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	71fb      	strb	r3, [r7, #7]
	uint8_t registerValue = 0;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	73fb      	strb	r3, [r7, #15]

	registerValue = bme280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 8002abc:	20f4      	movs	r0, #244	; 0xf4
 8002abe:	f7ff fe23 	bl	8002708 <bme280_ReadReg>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	f023 0303 	bic.w	r3, r3, #3
 8002ac8:	73fb      	strb	r3, [r7, #15]
	registerValue |= mode & BME280_MODE_MSK;
 8002aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	b25a      	sxtb	r2, r3
 8002ad4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	b25b      	sxtb	r3, r3
 8002adc:	73fb      	strb	r3, [r7, #15]

	bme280_WriteReg(BME280_REG_CTRL_MEAS, registerValue);
 8002ade:	7bfb      	ldrb	r3, [r7, #15]
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	20f4      	movs	r0, #244	; 0xf4
 8002ae4:	f7ff fdfe 	bl	80026e4 <bme280_WriteReg>
}
 8002ae8:	bf00      	nop
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
	return 1;
 8002af4:	2301      	movs	r3, #1
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <_kill>:

int _kill(int pid, int sig)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002b0a:	f005 ffb1 	bl	8008a70 <__errno>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2216      	movs	r2, #22
 8002b12:	601a      	str	r2, [r3, #0]
	return -1;
 8002b14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3708      	adds	r7, #8
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <_exit>:

void _exit (int status)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002b28:	f04f 31ff 	mov.w	r1, #4294967295
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7ff ffe7 	bl	8002b00 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002b32:	e7fe      	b.n	8002b32 <_exit+0x12>

08002b34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b40:	2300      	movs	r3, #0
 8002b42:	617b      	str	r3, [r7, #20]
 8002b44:	e00a      	b.n	8002b5c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b46:	f3af 8000 	nop.w
 8002b4a:	4601      	mov	r1, r0
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	1c5a      	adds	r2, r3, #1
 8002b50:	60ba      	str	r2, [r7, #8]
 8002b52:	b2ca      	uxtb	r2, r1
 8002b54:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	617b      	str	r3, [r7, #20]
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	dbf0      	blt.n	8002b46 <_read+0x12>
	}

return len;
 8002b64:	687b      	ldr	r3, [r7, #4]
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3718      	adds	r7, #24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	b086      	sub	sp, #24
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	60f8      	str	r0, [r7, #12]
 8002b76:	60b9      	str	r1, [r7, #8]
 8002b78:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]
 8002b7e:	e009      	b.n	8002b94 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	1c5a      	adds	r2, r3, #1
 8002b84:	60ba      	str	r2, [r7, #8]
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff f81f 	bl	8001bcc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	3301      	adds	r3, #1
 8002b92:	617b      	str	r3, [r7, #20]
 8002b94:	697a      	ldr	r2, [r7, #20]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	dbf1      	blt.n	8002b80 <_write+0x12>
	}
	return len;
 8002b9c:	687b      	ldr	r3, [r7, #4]
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3718      	adds	r7, #24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <_close>:

int _close(int file)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b083      	sub	sp, #12
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
	return -1;
 8002bae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	370c      	adds	r7, #12
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr

08002bbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	b083      	sub	sp, #12
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
 8002bc6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bce:	605a      	str	r2, [r3, #4]
	return 0;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr

08002bde <_isatty>:

int _isatty(int file)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
	return 1;
 8002be6:	2301      	movs	r3, #1
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
	return 0;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3714      	adds	r7, #20
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
	...

08002c10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c18:	4a14      	ldr	r2, [pc, #80]	; (8002c6c <_sbrk+0x5c>)
 8002c1a:	4b15      	ldr	r3, [pc, #84]	; (8002c70 <_sbrk+0x60>)
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c24:	4b13      	ldr	r3, [pc, #76]	; (8002c74 <_sbrk+0x64>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d102      	bne.n	8002c32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c2c:	4b11      	ldr	r3, [pc, #68]	; (8002c74 <_sbrk+0x64>)
 8002c2e:	4a12      	ldr	r2, [pc, #72]	; (8002c78 <_sbrk+0x68>)
 8002c30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c32:	4b10      	ldr	r3, [pc, #64]	; (8002c74 <_sbrk+0x64>)
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4413      	add	r3, r2
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d207      	bcs.n	8002c50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c40:	f005 ff16 	bl	8008a70 <__errno>
 8002c44:	4603      	mov	r3, r0
 8002c46:	220c      	movs	r2, #12
 8002c48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c4e:	e009      	b.n	8002c64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c50:	4b08      	ldr	r3, [pc, #32]	; (8002c74 <_sbrk+0x64>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c56:	4b07      	ldr	r3, [pc, #28]	; (8002c74 <_sbrk+0x64>)
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	4a05      	ldr	r2, [pc, #20]	; (8002c74 <_sbrk+0x64>)
 8002c60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c62:	68fb      	ldr	r3, [r7, #12]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	20030000 	.word	0x20030000
 8002c70:	00000400 	.word	0x00000400
 8002c74:	20000200 	.word	0x20000200
 8002c78:	20000528 	.word	0x20000528

08002c7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c80:	4b06      	ldr	r3, [pc, #24]	; (8002c9c <SystemInit+0x20>)
 8002c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c86:	4a05      	ldr	r2, [pc, #20]	; (8002c9c <SystemInit+0x20>)
 8002c88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c90:	bf00      	nop
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	e000ed00 	.word	0xe000ed00

08002ca0 <MX_TIM7_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim10;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ca6:	463b      	mov	r3, r7
 8002ca8:	2200      	movs	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002cae:	4b15      	ldr	r3, [pc, #84]	; (8002d04 <MX_TIM7_Init+0x64>)
 8002cb0:	4a15      	ldr	r2, [pc, #84]	; (8002d08 <MX_TIM7_Init+0x68>)
 8002cb2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 65535;
 8002cb4:	4b13      	ldr	r3, [pc, #76]	; (8002d04 <MX_TIM7_Init+0x64>)
 8002cb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cba:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cbc:	4b11      	ldr	r3, [pc, #68]	; (8002d04 <MX_TIM7_Init+0x64>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65500;
 8002cc2:	4b10      	ldr	r3, [pc, #64]	; (8002d04 <MX_TIM7_Init+0x64>)
 8002cc4:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8002cc8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cca:	4b0e      	ldr	r3, [pc, #56]	; (8002d04 <MX_TIM7_Init+0x64>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002cd0:	480c      	ldr	r0, [pc, #48]	; (8002d04 <MX_TIM7_Init+0x64>)
 8002cd2:	f004 f94b 	bl	8006f6c <HAL_TIM_Base_Init>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002cdc:	f7fe ff70 	bl	8001bc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002ce8:	463b      	mov	r3, r7
 8002cea:	4619      	mov	r1, r3
 8002cec:	4805      	ldr	r0, [pc, #20]	; (8002d04 <MX_TIM7_Init+0x64>)
 8002cee:	f004 ff83 	bl	8007bf8 <HAL_TIMEx_MasterConfigSynchronization>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002cf8:	f7fe ff62 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002cfc:	bf00      	nop
 8002cfe:	3708      	adds	r7, #8
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	20000440 	.word	0x20000440
 8002d08:	40001400 	.word	0x40001400

08002d0c <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d12:	1d3b      	adds	r3, r7, #4
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	605a      	str	r2, [r3, #4]
 8002d1a:	609a      	str	r2, [r3, #8]
 8002d1c:	60da      	str	r2, [r3, #12]
 8002d1e:	611a      	str	r2, [r3, #16]
 8002d20:	615a      	str	r2, [r3, #20]
 8002d22:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002d24:	4b1e      	ldr	r3, [pc, #120]	; (8002da0 <MX_TIM10_Init+0x94>)
 8002d26:	4a1f      	ldr	r2, [pc, #124]	; (8002da4 <MX_TIM10_Init+0x98>)
 8002d28:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 71;
 8002d2a:	4b1d      	ldr	r3, [pc, #116]	; (8002da0 <MX_TIM10_Init+0x94>)
 8002d2c:	2247      	movs	r2, #71	; 0x47
 8002d2e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d30:	4b1b      	ldr	r3, [pc, #108]	; (8002da0 <MX_TIM10_Init+0x94>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 999;
 8002d36:	4b1a      	ldr	r3, [pc, #104]	; (8002da0 <MX_TIM10_Init+0x94>)
 8002d38:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d3c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d3e:	4b18      	ldr	r3, [pc, #96]	; (8002da0 <MX_TIM10_Init+0x94>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d44:	4b16      	ldr	r3, [pc, #88]	; (8002da0 <MX_TIM10_Init+0x94>)
 8002d46:	2280      	movs	r2, #128	; 0x80
 8002d48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002d4a:	4815      	ldr	r0, [pc, #84]	; (8002da0 <MX_TIM10_Init+0x94>)
 8002d4c:	f004 f90e 	bl	8006f6c <HAL_TIM_Base_Init>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8002d56:	f7fe ff33 	bl	8001bc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8002d5a:	4811      	ldr	r0, [pc, #68]	; (8002da0 <MX_TIM10_Init+0x94>)
 8002d5c:	f004 f9c6 	bl	80070ec <HAL_TIM_PWM_Init>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8002d66:	f7fe ff2b 	bl	8001bc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d6a:	2360      	movs	r3, #96	; 0x60
 8002d6c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d72:	2300      	movs	r3, #0
 8002d74:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d76:	2300      	movs	r3, #0
 8002d78:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d7a:	1d3b      	adds	r3, r7, #4
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	4619      	mov	r1, r3
 8002d80:	4807      	ldr	r0, [pc, #28]	; (8002da0 <MX_TIM10_Init+0x94>)
 8002d82:	f004 fbdd 	bl	8007540 <HAL_TIM_PWM_ConfigChannel>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8002d8c:	f7fe ff18 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8002d90:	4803      	ldr	r0, [pc, #12]	; (8002da0 <MX_TIM10_Init+0x94>)
 8002d92:	f000 f84f 	bl	8002e34 <HAL_TIM_MspPostInit>

}
 8002d96:	bf00      	nop
 8002d98:	3720      	adds	r7, #32
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	200003f8 	.word	0x200003f8
 8002da4:	40014400 	.word	0x40014400

08002da8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a1c      	ldr	r2, [pc, #112]	; (8002e28 <HAL_TIM_Base_MspInit+0x80>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d116      	bne.n	8002de8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002dba:	2300      	movs	r3, #0
 8002dbc:	60fb      	str	r3, [r7, #12]
 8002dbe:	4b1b      	ldr	r3, [pc, #108]	; (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc2:	4a1a      	ldr	r2, [pc, #104]	; (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dc4:	f043 0320 	orr.w	r3, r3, #32
 8002dc8:	6413      	str	r3, [r2, #64]	; 0x40
 8002dca:	4b18      	ldr	r3, [pc, #96]	; (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dce:	f003 0320 	and.w	r3, r3, #32
 8002dd2:	60fb      	str	r3, [r7, #12]
 8002dd4:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	2100      	movs	r1, #0
 8002dda:	2037      	movs	r0, #55	; 0x37
 8002ddc:	f000 fab5 	bl	800334a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002de0:	2037      	movs	r0, #55	; 0x37
 8002de2:	f000 face 	bl	8003382 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8002de6:	e01a      	b.n	8002e1e <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM10)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a10      	ldr	r2, [pc, #64]	; (8002e30 <HAL_TIM_Base_MspInit+0x88>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d115      	bne.n	8002e1e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002df2:	2300      	movs	r3, #0
 8002df4:	60bb      	str	r3, [r7, #8]
 8002df6:	4b0d      	ldr	r3, [pc, #52]	; (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfa:	4a0c      	ldr	r2, [pc, #48]	; (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e00:	6453      	str	r3, [r2, #68]	; 0x44
 8002e02:	4b0a      	ldr	r3, [pc, #40]	; (8002e2c <HAL_TIM_Base_MspInit+0x84>)
 8002e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0a:	60bb      	str	r3, [r7, #8]
 8002e0c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002e0e:	2200      	movs	r2, #0
 8002e10:	2100      	movs	r1, #0
 8002e12:	2019      	movs	r0, #25
 8002e14:	f000 fa99 	bl	800334a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002e18:	2019      	movs	r0, #25
 8002e1a:	f000 fab2 	bl	8003382 <HAL_NVIC_EnableIRQ>
}
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40001400 	.word	0x40001400
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	40014400 	.word	0x40014400

08002e34 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b088      	sub	sp, #32
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e3c:	f107 030c 	add.w	r3, r7, #12
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	605a      	str	r2, [r3, #4]
 8002e46:	609a      	str	r2, [r3, #8]
 8002e48:	60da      	str	r2, [r3, #12]
 8002e4a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM10)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a12      	ldr	r2, [pc, #72]	; (8002e9c <HAL_TIM_MspPostInit+0x68>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d11e      	bne.n	8002e94 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM10_MspPostInit 0 */

  /* USER CODE END TIM10_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e56:	2300      	movs	r3, #0
 8002e58:	60bb      	str	r3, [r7, #8]
 8002e5a:	4b11      	ldr	r3, [pc, #68]	; (8002ea0 <HAL_TIM_MspPostInit+0x6c>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5e:	4a10      	ldr	r2, [pc, #64]	; (8002ea0 <HAL_TIM_MspPostInit+0x6c>)
 8002e60:	f043 0302 	orr.w	r3, r3, #2
 8002e64:	6313      	str	r3, [r2, #48]	; 0x30
 8002e66:	4b0e      	ldr	r3, [pc, #56]	; (8002ea0 <HAL_TIM_MspPostInit+0x6c>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	68bb      	ldr	r3, [r7, #8]
    /**TIM10 GPIO Configuration
    PB8     ------> TIM10_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e76:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e78:	2302      	movs	r3, #2
 8002e7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e80:	2300      	movs	r3, #0
 8002e82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002e84:	2303      	movs	r3, #3
 8002e86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e88:	f107 030c 	add.w	r3, r7, #12
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	4805      	ldr	r0, [pc, #20]	; (8002ea4 <HAL_TIM_MspPostInit+0x70>)
 8002e90:	f000 fe1c 	bl	8003acc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8002e94:	bf00      	nop
 8002e96:	3720      	adds	r7, #32
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	40014400 	.word	0x40014400
 8002ea0:	40023800 	.word	0x40023800
 8002ea4:	40020400 	.word	0x40020400

08002ea8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002eac:	4b11      	ldr	r3, [pc, #68]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002eae:	4a12      	ldr	r2, [pc, #72]	; (8002ef8 <MX_USART1_UART_Init+0x50>)
 8002eb0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002eb2:	4b10      	ldr	r3, [pc, #64]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002eb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002eb8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002eba:	4b0e      	ldr	r3, [pc, #56]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ec0:	4b0c      	ldr	r3, [pc, #48]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ec6:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ecc:	4b09      	ldr	r3, [pc, #36]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ece:	220c      	movs	r2, #12
 8002ed0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ed2:	4b08      	ldr	r3, [pc, #32]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ed8:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ede:	4805      	ldr	r0, [pc, #20]	; (8002ef4 <MX_USART1_UART_Init+0x4c>)
 8002ee0:	f004 ff1a 	bl	8007d18 <HAL_UART_Init>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002eea:	f7fe fe69 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002eee:	bf00      	nop
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	20000488 	.word	0x20000488
 8002ef8:	40011000 	.word	0x40011000

08002efc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f00:	4b11      	ldr	r3, [pc, #68]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f02:	4a12      	ldr	r2, [pc, #72]	; (8002f4c <MX_USART2_UART_Init+0x50>)
 8002f04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f06:	4b10      	ldr	r3, [pc, #64]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f0e:	4b0e      	ldr	r3, [pc, #56]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f14:	4b0c      	ldr	r3, [pc, #48]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f1a:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f20:	4b09      	ldr	r3, [pc, #36]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f22:	220c      	movs	r2, #12
 8002f24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f26:	4b08      	ldr	r3, [pc, #32]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f2c:	4b06      	ldr	r3, [pc, #24]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f32:	4805      	ldr	r0, [pc, #20]	; (8002f48 <MX_USART2_UART_Init+0x4c>)
 8002f34:	f004 fef0 	bl	8007d18 <HAL_UART_Init>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002f3e:	f7fe fe3f 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f42:	bf00      	nop
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	200004cc 	.word	0x200004cc
 8002f4c:	40004400 	.word	0x40004400

08002f50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08c      	sub	sp, #48	; 0x30
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f58:	f107 031c 	add.w	r3, r7, #28
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	605a      	str	r2, [r3, #4]
 8002f62:	609a      	str	r2, [r3, #8]
 8002f64:	60da      	str	r2, [r3, #12]
 8002f66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a36      	ldr	r2, [pc, #216]	; (8003048 <HAL_UART_MspInit+0xf8>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d135      	bne.n	8002fde <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f72:	2300      	movs	r3, #0
 8002f74:	61bb      	str	r3, [r7, #24]
 8002f76:	4b35      	ldr	r3, [pc, #212]	; (800304c <HAL_UART_MspInit+0xfc>)
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	4a34      	ldr	r2, [pc, #208]	; (800304c <HAL_UART_MspInit+0xfc>)
 8002f7c:	f043 0310 	orr.w	r3, r3, #16
 8002f80:	6453      	str	r3, [r2, #68]	; 0x44
 8002f82:	4b32      	ldr	r3, [pc, #200]	; (800304c <HAL_UART_MspInit+0xfc>)
 8002f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f86:	f003 0310 	and.w	r3, r3, #16
 8002f8a:	61bb      	str	r3, [r7, #24]
 8002f8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f8e:	2300      	movs	r3, #0
 8002f90:	617b      	str	r3, [r7, #20]
 8002f92:	4b2e      	ldr	r3, [pc, #184]	; (800304c <HAL_UART_MspInit+0xfc>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f96:	4a2d      	ldr	r2, [pc, #180]	; (800304c <HAL_UART_MspInit+0xfc>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f9e:	4b2b      	ldr	r3, [pc, #172]	; (800304c <HAL_UART_MspInit+0xfc>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	617b      	str	r3, [r7, #20]
 8002fa8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002faa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002fae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fbc:	2307      	movs	r3, #7
 8002fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fc0:	f107 031c 	add.w	r3, r7, #28
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	4822      	ldr	r0, [pc, #136]	; (8003050 <HAL_UART_MspInit+0x100>)
 8002fc8:	f000 fd80 	bl	8003acc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002fcc:	2200      	movs	r2, #0
 8002fce:	2100      	movs	r1, #0
 8002fd0:	2025      	movs	r0, #37	; 0x25
 8002fd2:	f000 f9ba 	bl	800334a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002fd6:	2025      	movs	r0, #37	; 0x25
 8002fd8:	f000 f9d3 	bl	8003382 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002fdc:	e030      	b.n	8003040 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a1c      	ldr	r2, [pc, #112]	; (8003054 <HAL_UART_MspInit+0x104>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d12b      	bne.n	8003040 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fe8:	2300      	movs	r3, #0
 8002fea:	613b      	str	r3, [r7, #16]
 8002fec:	4b17      	ldr	r3, [pc, #92]	; (800304c <HAL_UART_MspInit+0xfc>)
 8002fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff0:	4a16      	ldr	r2, [pc, #88]	; (800304c <HAL_UART_MspInit+0xfc>)
 8002ff2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ff6:	6413      	str	r3, [r2, #64]	; 0x40
 8002ff8:	4b14      	ldr	r3, [pc, #80]	; (800304c <HAL_UART_MspInit+0xfc>)
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003004:	2300      	movs	r3, #0
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	4b10      	ldr	r3, [pc, #64]	; (800304c <HAL_UART_MspInit+0xfc>)
 800300a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300c:	4a0f      	ldr	r2, [pc, #60]	; (800304c <HAL_UART_MspInit+0xfc>)
 800300e:	f043 0308 	orr.w	r3, r3, #8
 8003012:	6313      	str	r3, [r2, #48]	; 0x30
 8003014:	4b0d      	ldr	r3, [pc, #52]	; (800304c <HAL_UART_MspInit+0xfc>)
 8003016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003018:	f003 0308 	and.w	r3, r3, #8
 800301c:	60fb      	str	r3, [r7, #12]
 800301e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003020:	2360      	movs	r3, #96	; 0x60
 8003022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003024:	2302      	movs	r3, #2
 8003026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003028:	2300      	movs	r3, #0
 800302a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800302c:	2303      	movs	r3, #3
 800302e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003030:	2307      	movs	r3, #7
 8003032:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003034:	f107 031c 	add.w	r3, r7, #28
 8003038:	4619      	mov	r1, r3
 800303a:	4807      	ldr	r0, [pc, #28]	; (8003058 <HAL_UART_MspInit+0x108>)
 800303c:	f000 fd46 	bl	8003acc <HAL_GPIO_Init>
}
 8003040:	bf00      	nop
 8003042:	3730      	adds	r7, #48	; 0x30
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	40011000 	.word	0x40011000
 800304c:	40023800 	.word	0x40023800
 8003050:	40020000 	.word	0x40020000
 8003054:	40004400 	.word	0x40004400
 8003058:	40020c00 	.word	0x40020c00

0800305c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800305c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003094 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003060:	480d      	ldr	r0, [pc, #52]	; (8003098 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003062:	490e      	ldr	r1, [pc, #56]	; (800309c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003064:	4a0e      	ldr	r2, [pc, #56]	; (80030a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003066:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003068:	e002      	b.n	8003070 <LoopCopyDataInit>

0800306a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800306a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800306c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800306e:	3304      	adds	r3, #4

08003070 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003070:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003072:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003074:	d3f9      	bcc.n	800306a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003076:	4a0b      	ldr	r2, [pc, #44]	; (80030a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003078:	4c0b      	ldr	r4, [pc, #44]	; (80030a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800307a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800307c:	e001      	b.n	8003082 <LoopFillZerobss>

0800307e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800307e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003080:	3204      	adds	r2, #4

08003082 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003082:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003084:	d3fb      	bcc.n	800307e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003086:	f7ff fdf9 	bl	8002c7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800308a:	f005 fcf7 	bl	8008a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800308e:	f7fe fbbf 	bl	8001810 <main>
  bx  lr    
 8003092:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003094:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003098:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800309c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80030a0:	0800cc38 	.word	0x0800cc38
  ldr r2, =_sbss
 80030a4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80030a8:	20000524 	.word	0x20000524

080030ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030ac:	e7fe      	b.n	80030ac <ADC_IRQHandler>
	...

080030b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030b4:	4b0e      	ldr	r3, [pc, #56]	; (80030f0 <HAL_Init+0x40>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a0d      	ldr	r2, [pc, #52]	; (80030f0 <HAL_Init+0x40>)
 80030ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030c0:	4b0b      	ldr	r3, [pc, #44]	; (80030f0 <HAL_Init+0x40>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a0a      	ldr	r2, [pc, #40]	; (80030f0 <HAL_Init+0x40>)
 80030c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030cc:	4b08      	ldr	r3, [pc, #32]	; (80030f0 <HAL_Init+0x40>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a07      	ldr	r2, [pc, #28]	; (80030f0 <HAL_Init+0x40>)
 80030d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030d8:	2003      	movs	r0, #3
 80030da:	f000 f92b 	bl	8003334 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030de:	2000      	movs	r0, #0
 80030e0:	f000 f808 	bl	80030f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030e4:	f7fe fd84 	bl	8001bf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40023c00 	.word	0x40023c00

080030f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030fc:	4b12      	ldr	r3, [pc, #72]	; (8003148 <HAL_InitTick+0x54>)
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	4b12      	ldr	r3, [pc, #72]	; (800314c <HAL_InitTick+0x58>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	4619      	mov	r1, r3
 8003106:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800310a:	fbb3 f3f1 	udiv	r3, r3, r1
 800310e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003112:	4618      	mov	r0, r3
 8003114:	f000 f943 	bl	800339e <HAL_SYSTICK_Config>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e00e      	b.n	8003140 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2b0f      	cmp	r3, #15
 8003126:	d80a      	bhi.n	800313e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003128:	2200      	movs	r2, #0
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	f04f 30ff 	mov.w	r0, #4294967295
 8003130:	f000 f90b 	bl	800334a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003134:	4a06      	ldr	r2, [pc, #24]	; (8003150 <HAL_InitTick+0x5c>)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800313a:	2300      	movs	r3, #0
 800313c:	e000      	b.n	8003140 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
}
 8003140:	4618      	mov	r0, r3
 8003142:	3708      	adds	r7, #8
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}
 8003148:	20000000 	.word	0x20000000
 800314c:	20000008 	.word	0x20000008
 8003150:	20000004 	.word	0x20000004

08003154 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003154:	b480      	push	{r7}
 8003156:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003158:	4b06      	ldr	r3, [pc, #24]	; (8003174 <HAL_IncTick+0x20>)
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	461a      	mov	r2, r3
 800315e:	4b06      	ldr	r3, [pc, #24]	; (8003178 <HAL_IncTick+0x24>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4413      	add	r3, r2
 8003164:	4a04      	ldr	r2, [pc, #16]	; (8003178 <HAL_IncTick+0x24>)
 8003166:	6013      	str	r3, [r2, #0]
}
 8003168:	bf00      	nop
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	20000008 	.word	0x20000008
 8003178:	20000510 	.word	0x20000510

0800317c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
  return uwTick;
 8003180:	4b03      	ldr	r3, [pc, #12]	; (8003190 <HAL_GetTick+0x14>)
 8003182:	681b      	ldr	r3, [r3, #0]
}
 8003184:	4618      	mov	r0, r3
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	20000510 	.word	0x20000510

08003194 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003194:	b480      	push	{r7}
 8003196:	b085      	sub	sp, #20
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031a4:	4b0c      	ldr	r3, [pc, #48]	; (80031d8 <__NVIC_SetPriorityGrouping+0x44>)
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031aa:	68ba      	ldr	r2, [r7, #8]
 80031ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031b0:	4013      	ands	r3, r2
 80031b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031c6:	4a04      	ldr	r2, [pc, #16]	; (80031d8 <__NVIC_SetPriorityGrouping+0x44>)
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	60d3      	str	r3, [r2, #12]
}
 80031cc:	bf00      	nop
 80031ce:	3714      	adds	r7, #20
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr
 80031d8:	e000ed00 	.word	0xe000ed00

080031dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031e0:	4b04      	ldr	r3, [pc, #16]	; (80031f4 <__NVIC_GetPriorityGrouping+0x18>)
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	0a1b      	lsrs	r3, r3, #8
 80031e6:	f003 0307 	and.w	r3, r3, #7
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr
 80031f4:	e000ed00 	.word	0xe000ed00

080031f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	4603      	mov	r3, r0
 8003200:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003206:	2b00      	cmp	r3, #0
 8003208:	db0b      	blt.n	8003222 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800320a:	79fb      	ldrb	r3, [r7, #7]
 800320c:	f003 021f 	and.w	r2, r3, #31
 8003210:	4907      	ldr	r1, [pc, #28]	; (8003230 <__NVIC_EnableIRQ+0x38>)
 8003212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003216:	095b      	lsrs	r3, r3, #5
 8003218:	2001      	movs	r0, #1
 800321a:	fa00 f202 	lsl.w	r2, r0, r2
 800321e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003222:	bf00      	nop
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	e000e100 	.word	0xe000e100

08003234 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	4603      	mov	r3, r0
 800323c:	6039      	str	r1, [r7, #0]
 800323e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003244:	2b00      	cmp	r3, #0
 8003246:	db0a      	blt.n	800325e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	b2da      	uxtb	r2, r3
 800324c:	490c      	ldr	r1, [pc, #48]	; (8003280 <__NVIC_SetPriority+0x4c>)
 800324e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003252:	0112      	lsls	r2, r2, #4
 8003254:	b2d2      	uxtb	r2, r2
 8003256:	440b      	add	r3, r1
 8003258:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800325c:	e00a      	b.n	8003274 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	b2da      	uxtb	r2, r3
 8003262:	4908      	ldr	r1, [pc, #32]	; (8003284 <__NVIC_SetPriority+0x50>)
 8003264:	79fb      	ldrb	r3, [r7, #7]
 8003266:	f003 030f 	and.w	r3, r3, #15
 800326a:	3b04      	subs	r3, #4
 800326c:	0112      	lsls	r2, r2, #4
 800326e:	b2d2      	uxtb	r2, r2
 8003270:	440b      	add	r3, r1
 8003272:	761a      	strb	r2, [r3, #24]
}
 8003274:	bf00      	nop
 8003276:	370c      	adds	r7, #12
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr
 8003280:	e000e100 	.word	0xe000e100
 8003284:	e000ed00 	.word	0xe000ed00

08003288 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003288:	b480      	push	{r7}
 800328a:	b089      	sub	sp, #36	; 0x24
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	f1c3 0307 	rsb	r3, r3, #7
 80032a2:	2b04      	cmp	r3, #4
 80032a4:	bf28      	it	cs
 80032a6:	2304      	movcs	r3, #4
 80032a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	3304      	adds	r3, #4
 80032ae:	2b06      	cmp	r3, #6
 80032b0:	d902      	bls.n	80032b8 <NVIC_EncodePriority+0x30>
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	3b03      	subs	r3, #3
 80032b6:	e000      	b.n	80032ba <NVIC_EncodePriority+0x32>
 80032b8:	2300      	movs	r3, #0
 80032ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032bc:	f04f 32ff 	mov.w	r2, #4294967295
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	fa02 f303 	lsl.w	r3, r2, r3
 80032c6:	43da      	mvns	r2, r3
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	401a      	ands	r2, r3
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032d0:	f04f 31ff 	mov.w	r1, #4294967295
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	fa01 f303 	lsl.w	r3, r1, r3
 80032da:	43d9      	mvns	r1, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e0:	4313      	orrs	r3, r2
         );
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3724      	adds	r7, #36	; 0x24
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
	...

080032f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	3b01      	subs	r3, #1
 80032fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003300:	d301      	bcc.n	8003306 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003302:	2301      	movs	r3, #1
 8003304:	e00f      	b.n	8003326 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003306:	4a0a      	ldr	r2, [pc, #40]	; (8003330 <SysTick_Config+0x40>)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	3b01      	subs	r3, #1
 800330c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800330e:	210f      	movs	r1, #15
 8003310:	f04f 30ff 	mov.w	r0, #4294967295
 8003314:	f7ff ff8e 	bl	8003234 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003318:	4b05      	ldr	r3, [pc, #20]	; (8003330 <SysTick_Config+0x40>)
 800331a:	2200      	movs	r2, #0
 800331c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800331e:	4b04      	ldr	r3, [pc, #16]	; (8003330 <SysTick_Config+0x40>)
 8003320:	2207      	movs	r2, #7
 8003322:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	e000e010 	.word	0xe000e010

08003334 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f7ff ff29 	bl	8003194 <__NVIC_SetPriorityGrouping>
}
 8003342:	bf00      	nop
 8003344:	3708      	adds	r7, #8
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}

0800334a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800334a:	b580      	push	{r7, lr}
 800334c:	b086      	sub	sp, #24
 800334e:	af00      	add	r7, sp, #0
 8003350:	4603      	mov	r3, r0
 8003352:	60b9      	str	r1, [r7, #8]
 8003354:	607a      	str	r2, [r7, #4]
 8003356:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003358:	2300      	movs	r3, #0
 800335a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800335c:	f7ff ff3e 	bl	80031dc <__NVIC_GetPriorityGrouping>
 8003360:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	68b9      	ldr	r1, [r7, #8]
 8003366:	6978      	ldr	r0, [r7, #20]
 8003368:	f7ff ff8e 	bl	8003288 <NVIC_EncodePriority>
 800336c:	4602      	mov	r2, r0
 800336e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003372:	4611      	mov	r1, r2
 8003374:	4618      	mov	r0, r3
 8003376:	f7ff ff5d 	bl	8003234 <__NVIC_SetPriority>
}
 800337a:	bf00      	nop
 800337c:	3718      	adds	r7, #24
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b082      	sub	sp, #8
 8003386:	af00      	add	r7, sp, #0
 8003388:	4603      	mov	r3, r0
 800338a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800338c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff ff31 	bl	80031f8 <__NVIC_EnableIRQ>
}
 8003396:	bf00      	nop
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b082      	sub	sp, #8
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f7ff ffa2 	bl	80032f0 <SysTick_Config>
 80033ac:	4603      	mov	r3, r0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
	...

080033b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033c0:	2300      	movs	r3, #0
 80033c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80033c4:	f7ff feda 	bl	800317c <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d101      	bne.n	80033d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e099      	b.n	8003508 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2202      	movs	r2, #2
 80033e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0201 	bic.w	r2, r2, #1
 80033f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033f4:	e00f      	b.n	8003416 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033f6:	f7ff fec1 	bl	800317c <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b05      	cmp	r3, #5
 8003402:	d908      	bls.n	8003416 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2220      	movs	r2, #32
 8003408:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2203      	movs	r2, #3
 800340e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e078      	b.n	8003508 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1e8      	bne.n	80033f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800342c:	697a      	ldr	r2, [r7, #20]
 800342e:	4b38      	ldr	r3, [pc, #224]	; (8003510 <HAL_DMA_Init+0x158>)
 8003430:	4013      	ands	r3, r2
 8003432:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003442:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	691b      	ldr	r3, [r3, #16]
 8003448:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800344e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800345a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	4313      	orrs	r3, r2
 8003466:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346c:	2b04      	cmp	r3, #4
 800346e:	d107      	bne.n	8003480 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003478:	4313      	orrs	r3, r2
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	4313      	orrs	r3, r2
 800347e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	697a      	ldr	r2, [r7, #20]
 8003486:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	f023 0307 	bic.w	r3, r3, #7
 8003496:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	4313      	orrs	r3, r2
 80034a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	d117      	bne.n	80034da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00e      	beq.n	80034da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f000 fa89 	bl	80039d4 <DMA_CheckFifoParam>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d008      	beq.n	80034da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2240      	movs	r2, #64	; 0x40
 80034cc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80034d6:	2301      	movs	r3, #1
 80034d8:	e016      	b.n	8003508 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 fa40 	bl	8003968 <DMA_CalcBaseAndBitshift>
 80034e8:	4603      	mov	r3, r0
 80034ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f0:	223f      	movs	r2, #63	; 0x3f
 80034f2:	409a      	lsls	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2201      	movs	r2, #1
 8003502:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	f010803f 	.word	0xf010803f

08003514 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003520:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003522:	f7ff fe2b 	bl	800317c <HAL_GetTick>
 8003526:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800352e:	b2db      	uxtb	r3, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d008      	beq.n	8003546 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2280      	movs	r2, #128	; 0x80
 8003538:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e052      	b.n	80035ec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 0216 	bic.w	r2, r2, #22
 8003554:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	695a      	ldr	r2, [r3, #20]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003564:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356a:	2b00      	cmp	r3, #0
 800356c:	d103      	bne.n	8003576 <HAL_DMA_Abort+0x62>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003572:	2b00      	cmp	r3, #0
 8003574:	d007      	beq.n	8003586 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f022 0208 	bic.w	r2, r2, #8
 8003584:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 0201 	bic.w	r2, r2, #1
 8003594:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003596:	e013      	b.n	80035c0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003598:	f7ff fdf0 	bl	800317c <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	2b05      	cmp	r3, #5
 80035a4:	d90c      	bls.n	80035c0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2220      	movs	r2, #32
 80035aa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2203      	movs	r2, #3
 80035b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e015      	b.n	80035ec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1e4      	bne.n	8003598 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d2:	223f      	movs	r2, #63	; 0x3f
 80035d4:	409a      	lsls	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d004      	beq.n	8003612 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2280      	movs	r2, #128	; 0x80
 800360c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e00c      	b.n	800362c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2205      	movs	r2, #5
 8003616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f022 0201 	bic.w	r2, r2, #1
 8003628:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003640:	2300      	movs	r3, #0
 8003642:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003644:	4b92      	ldr	r3, [pc, #584]	; (8003890 <HAL_DMA_IRQHandler+0x258>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a92      	ldr	r2, [pc, #584]	; (8003894 <HAL_DMA_IRQHandler+0x25c>)
 800364a:	fba2 2303 	umull	r2, r3, r2, r3
 800364e:	0a9b      	lsrs	r3, r3, #10
 8003650:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003656:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003662:	2208      	movs	r2, #8
 8003664:	409a      	lsls	r2, r3
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	4013      	ands	r3, r2
 800366a:	2b00      	cmp	r3, #0
 800366c:	d01a      	beq.n	80036a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d013      	beq.n	80036a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f022 0204 	bic.w	r2, r2, #4
 800368a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003690:	2208      	movs	r2, #8
 8003692:	409a      	lsls	r2, r3
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800369c:	f043 0201 	orr.w	r2, r3, #1
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a8:	2201      	movs	r2, #1
 80036aa:	409a      	lsls	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	4013      	ands	r3, r2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d012      	beq.n	80036da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00b      	beq.n	80036da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c6:	2201      	movs	r2, #1
 80036c8:	409a      	lsls	r2, r3
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036d2:	f043 0202 	orr.w	r2, r3, #2
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036de:	2204      	movs	r2, #4
 80036e0:	409a      	lsls	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	4013      	ands	r3, r2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d012      	beq.n	8003710 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00b      	beq.n	8003710 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036fc:	2204      	movs	r2, #4
 80036fe:	409a      	lsls	r2, r3
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003708:	f043 0204 	orr.w	r2, r3, #4
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003714:	2210      	movs	r2, #16
 8003716:	409a      	lsls	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	4013      	ands	r3, r2
 800371c:	2b00      	cmp	r3, #0
 800371e:	d043      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0308 	and.w	r3, r3, #8
 800372a:	2b00      	cmp	r3, #0
 800372c:	d03c      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003732:	2210      	movs	r2, #16
 8003734:	409a      	lsls	r2, r3
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d018      	beq.n	800377a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d108      	bne.n	8003768 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375a:	2b00      	cmp	r3, #0
 800375c:	d024      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	4798      	blx	r3
 8003766:	e01f      	b.n	80037a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800376c:	2b00      	cmp	r3, #0
 800376e:	d01b      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	4798      	blx	r3
 8003778:	e016      	b.n	80037a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003784:	2b00      	cmp	r3, #0
 8003786:	d107      	bne.n	8003798 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f022 0208 	bic.w	r2, r2, #8
 8003796:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ac:	2220      	movs	r2, #32
 80037ae:	409a      	lsls	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	4013      	ands	r3, r2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	f000 808e 	beq.w	80038d6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0310 	and.w	r3, r3, #16
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f000 8086 	beq.w	80038d6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ce:	2220      	movs	r2, #32
 80037d0:	409a      	lsls	r2, r3
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b05      	cmp	r3, #5
 80037e0:	d136      	bne.n	8003850 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 0216 	bic.w	r2, r2, #22
 80037f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	695a      	ldr	r2, [r3, #20]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003800:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003806:	2b00      	cmp	r3, #0
 8003808:	d103      	bne.n	8003812 <HAL_DMA_IRQHandler+0x1da>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800380e:	2b00      	cmp	r3, #0
 8003810:	d007      	beq.n	8003822 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 0208 	bic.w	r2, r2, #8
 8003820:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003826:	223f      	movs	r2, #63	; 0x3f
 8003828:	409a      	lsls	r2, r3
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2201      	movs	r2, #1
 800383a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003842:	2b00      	cmp	r3, #0
 8003844:	d07d      	beq.n	8003942 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	4798      	blx	r3
        }
        return;
 800384e:	e078      	b.n	8003942 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d01c      	beq.n	8003898 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d108      	bne.n	800387e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003870:	2b00      	cmp	r3, #0
 8003872:	d030      	beq.n	80038d6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	4798      	blx	r3
 800387c:	e02b      	b.n	80038d6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003882:	2b00      	cmp	r3, #0
 8003884:	d027      	beq.n	80038d6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	4798      	blx	r3
 800388e:	e022      	b.n	80038d6 <HAL_DMA_IRQHandler+0x29e>
 8003890:	20000000 	.word	0x20000000
 8003894:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10f      	bne.n	80038c6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0210 	bic.w	r2, r2, #16
 80038b4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d003      	beq.n	80038d6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d032      	beq.n	8003944 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d022      	beq.n	8003930 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2205      	movs	r2, #5
 80038ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 0201 	bic.w	r2, r2, #1
 8003900:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	3301      	adds	r3, #1
 8003906:	60bb      	str	r3, [r7, #8]
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	429a      	cmp	r2, r3
 800390c:	d307      	bcc.n	800391e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0301 	and.w	r3, r3, #1
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1f2      	bne.n	8003902 <HAL_DMA_IRQHandler+0x2ca>
 800391c:	e000      	b.n	8003920 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800391e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003934:	2b00      	cmp	r3, #0
 8003936:	d005      	beq.n	8003944 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	4798      	blx	r3
 8003940:	e000      	b.n	8003944 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003942:	bf00      	nop
    }
  }
}
 8003944:	3718      	adds	r7, #24
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop

0800394c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800395a:	b2db      	uxtb	r3, r3
}
 800395c:	4618      	mov	r0, r3
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	b2db      	uxtb	r3, r3
 8003976:	3b10      	subs	r3, #16
 8003978:	4a14      	ldr	r2, [pc, #80]	; (80039cc <DMA_CalcBaseAndBitshift+0x64>)
 800397a:	fba2 2303 	umull	r2, r3, r2, r3
 800397e:	091b      	lsrs	r3, r3, #4
 8003980:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003982:	4a13      	ldr	r2, [pc, #76]	; (80039d0 <DMA_CalcBaseAndBitshift+0x68>)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	4413      	add	r3, r2
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	461a      	mov	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2b03      	cmp	r3, #3
 8003994:	d909      	bls.n	80039aa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800399e:	f023 0303 	bic.w	r3, r3, #3
 80039a2:	1d1a      	adds	r2, r3, #4
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	659a      	str	r2, [r3, #88]	; 0x58
 80039a8:	e007      	b.n	80039ba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039b2:	f023 0303 	bic.w	r3, r3, #3
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3714      	adds	r7, #20
 80039c2:	46bd      	mov	sp, r7
 80039c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	aaaaaaab 	.word	0xaaaaaaab
 80039d0:	0800c7f8 	.word	0x0800c7f8

080039d4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039dc:	2300      	movs	r3, #0
 80039de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d11f      	bne.n	8003a2e <DMA_CheckFifoParam+0x5a>
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	2b03      	cmp	r3, #3
 80039f2:	d856      	bhi.n	8003aa2 <DMA_CheckFifoParam+0xce>
 80039f4:	a201      	add	r2, pc, #4	; (adr r2, 80039fc <DMA_CheckFifoParam+0x28>)
 80039f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039fa:	bf00      	nop
 80039fc:	08003a0d 	.word	0x08003a0d
 8003a00:	08003a1f 	.word	0x08003a1f
 8003a04:	08003a0d 	.word	0x08003a0d
 8003a08:	08003aa3 	.word	0x08003aa3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d046      	beq.n	8003aa6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a1c:	e043      	b.n	8003aa6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a22:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a26:	d140      	bne.n	8003aaa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a2c:	e03d      	b.n	8003aaa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a36:	d121      	bne.n	8003a7c <DMA_CheckFifoParam+0xa8>
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	2b03      	cmp	r3, #3
 8003a3c:	d837      	bhi.n	8003aae <DMA_CheckFifoParam+0xda>
 8003a3e:	a201      	add	r2, pc, #4	; (adr r2, 8003a44 <DMA_CheckFifoParam+0x70>)
 8003a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a44:	08003a55 	.word	0x08003a55
 8003a48:	08003a5b 	.word	0x08003a5b
 8003a4c:	08003a55 	.word	0x08003a55
 8003a50:	08003a6d 	.word	0x08003a6d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	73fb      	strb	r3, [r7, #15]
      break;
 8003a58:	e030      	b.n	8003abc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d025      	beq.n	8003ab2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a6a:	e022      	b.n	8003ab2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a70:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a74:	d11f      	bne.n	8003ab6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a7a:	e01c      	b.n	8003ab6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d903      	bls.n	8003a8a <DMA_CheckFifoParam+0xb6>
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	2b03      	cmp	r3, #3
 8003a86:	d003      	beq.n	8003a90 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a88:	e018      	b.n	8003abc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	73fb      	strb	r3, [r7, #15]
      break;
 8003a8e:	e015      	b.n	8003abc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00e      	beq.n	8003aba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	73fb      	strb	r3, [r7, #15]
      break;
 8003aa0:	e00b      	b.n	8003aba <DMA_CheckFifoParam+0xe6>
      break;
 8003aa2:	bf00      	nop
 8003aa4:	e00a      	b.n	8003abc <DMA_CheckFifoParam+0xe8>
      break;
 8003aa6:	bf00      	nop
 8003aa8:	e008      	b.n	8003abc <DMA_CheckFifoParam+0xe8>
      break;
 8003aaa:	bf00      	nop
 8003aac:	e006      	b.n	8003abc <DMA_CheckFifoParam+0xe8>
      break;
 8003aae:	bf00      	nop
 8003ab0:	e004      	b.n	8003abc <DMA_CheckFifoParam+0xe8>
      break;
 8003ab2:	bf00      	nop
 8003ab4:	e002      	b.n	8003abc <DMA_CheckFifoParam+0xe8>
      break;   
 8003ab6:	bf00      	nop
 8003ab8:	e000      	b.n	8003abc <DMA_CheckFifoParam+0xe8>
      break;
 8003aba:	bf00      	nop
    }
  } 
  
  return status; 
 8003abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3714      	adds	r7, #20
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop

08003acc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b089      	sub	sp, #36	; 0x24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	61fb      	str	r3, [r7, #28]
 8003ae6:	e177      	b.n	8003dd8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ae8:	2201      	movs	r2, #1
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	4013      	ands	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	f040 8166 	bne.w	8003dd2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f003 0303 	and.w	r3, r3, #3
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d005      	beq.n	8003b1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d130      	bne.n	8003b80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	005b      	lsls	r3, r3, #1
 8003b28:	2203      	movs	r2, #3
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	4013      	ands	r3, r2
 8003b34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	68da      	ldr	r2, [r3, #12]
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b54:	2201      	movs	r2, #1
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5c:	43db      	mvns	r3, r3
 8003b5e:	69ba      	ldr	r2, [r7, #24]
 8003b60:	4013      	ands	r3, r2
 8003b62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	091b      	lsrs	r3, r3, #4
 8003b6a:	f003 0201 	and.w	r2, r3, #1
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	fa02 f303 	lsl.w	r3, r2, r3
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 0303 	and.w	r3, r3, #3
 8003b88:	2b03      	cmp	r3, #3
 8003b8a:	d017      	beq.n	8003bbc <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	2203      	movs	r2, #3
 8003b98:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9c:	43db      	mvns	r3, r3
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb0:	69ba      	ldr	r2, [r7, #24]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f003 0303 	and.w	r3, r3, #3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d123      	bne.n	8003c10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	08da      	lsrs	r2, r3, #3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	3208      	adds	r2, #8
 8003bd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	f003 0307 	and.w	r3, r3, #7
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	220f      	movs	r2, #15
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	43db      	mvns	r3, r3
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	4013      	ands	r3, r2
 8003bea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	691a      	ldr	r2, [r3, #16]
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f003 0307 	and.w	r3, r3, #7
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	08da      	lsrs	r2, r3, #3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	3208      	adds	r2, #8
 8003c0a:	69b9      	ldr	r1, [r7, #24]
 8003c0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	2203      	movs	r2, #3
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	43db      	mvns	r3, r3
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	4013      	ands	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f003 0203 	and.w	r2, r3, #3
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	005b      	lsls	r3, r3, #1
 8003c34:	fa02 f303 	lsl.w	r3, r2, r3
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	69ba      	ldr	r2, [r7, #24]
 8003c42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 80c0 	beq.w	8003dd2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c52:	2300      	movs	r3, #0
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	4b66      	ldr	r3, [pc, #408]	; (8003df0 <HAL_GPIO_Init+0x324>)
 8003c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c5a:	4a65      	ldr	r2, [pc, #404]	; (8003df0 <HAL_GPIO_Init+0x324>)
 8003c5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c60:	6453      	str	r3, [r2, #68]	; 0x44
 8003c62:	4b63      	ldr	r3, [pc, #396]	; (8003df0 <HAL_GPIO_Init+0x324>)
 8003c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c6a:	60fb      	str	r3, [r7, #12]
 8003c6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c6e:	4a61      	ldr	r2, [pc, #388]	; (8003df4 <HAL_GPIO_Init+0x328>)
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	089b      	lsrs	r3, r3, #2
 8003c74:	3302      	adds	r3, #2
 8003c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	f003 0303 	and.w	r3, r3, #3
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	220f      	movs	r2, #15
 8003c86:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8a:	43db      	mvns	r3, r3
 8003c8c:	69ba      	ldr	r2, [r7, #24]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a58      	ldr	r2, [pc, #352]	; (8003df8 <HAL_GPIO_Init+0x32c>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d037      	beq.n	8003d0a <HAL_GPIO_Init+0x23e>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a57      	ldr	r2, [pc, #348]	; (8003dfc <HAL_GPIO_Init+0x330>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d031      	beq.n	8003d06 <HAL_GPIO_Init+0x23a>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a56      	ldr	r2, [pc, #344]	; (8003e00 <HAL_GPIO_Init+0x334>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d02b      	beq.n	8003d02 <HAL_GPIO_Init+0x236>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a55      	ldr	r2, [pc, #340]	; (8003e04 <HAL_GPIO_Init+0x338>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d025      	beq.n	8003cfe <HAL_GPIO_Init+0x232>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a54      	ldr	r2, [pc, #336]	; (8003e08 <HAL_GPIO_Init+0x33c>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d01f      	beq.n	8003cfa <HAL_GPIO_Init+0x22e>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a53      	ldr	r2, [pc, #332]	; (8003e0c <HAL_GPIO_Init+0x340>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d019      	beq.n	8003cf6 <HAL_GPIO_Init+0x22a>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a52      	ldr	r2, [pc, #328]	; (8003e10 <HAL_GPIO_Init+0x344>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d013      	beq.n	8003cf2 <HAL_GPIO_Init+0x226>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a51      	ldr	r2, [pc, #324]	; (8003e14 <HAL_GPIO_Init+0x348>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d00d      	beq.n	8003cee <HAL_GPIO_Init+0x222>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a50      	ldr	r2, [pc, #320]	; (8003e18 <HAL_GPIO_Init+0x34c>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d007      	beq.n	8003cea <HAL_GPIO_Init+0x21e>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a4f      	ldr	r2, [pc, #316]	; (8003e1c <HAL_GPIO_Init+0x350>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d101      	bne.n	8003ce6 <HAL_GPIO_Init+0x21a>
 8003ce2:	2309      	movs	r3, #9
 8003ce4:	e012      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003ce6:	230a      	movs	r3, #10
 8003ce8:	e010      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cea:	2308      	movs	r3, #8
 8003cec:	e00e      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cee:	2307      	movs	r3, #7
 8003cf0:	e00c      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cf2:	2306      	movs	r3, #6
 8003cf4:	e00a      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cf6:	2305      	movs	r3, #5
 8003cf8:	e008      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cfa:	2304      	movs	r3, #4
 8003cfc:	e006      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e004      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003d02:	2302      	movs	r3, #2
 8003d04:	e002      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003d06:	2301      	movs	r3, #1
 8003d08:	e000      	b.n	8003d0c <HAL_GPIO_Init+0x240>
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	69fa      	ldr	r2, [r7, #28]
 8003d0e:	f002 0203 	and.w	r2, r2, #3
 8003d12:	0092      	lsls	r2, r2, #2
 8003d14:	4093      	lsls	r3, r2
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d1c:	4935      	ldr	r1, [pc, #212]	; (8003df4 <HAL_GPIO_Init+0x328>)
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	089b      	lsrs	r3, r3, #2
 8003d22:	3302      	adds	r3, #2
 8003d24:	69ba      	ldr	r2, [r7, #24]
 8003d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d2a:	4b3d      	ldr	r3, [pc, #244]	; (8003e20 <HAL_GPIO_Init+0x354>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	43db      	mvns	r3, r3
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	4013      	ands	r3, r2
 8003d38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d003      	beq.n	8003d4e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d4e:	4a34      	ldr	r2, [pc, #208]	; (8003e20 <HAL_GPIO_Init+0x354>)
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003d54:	4b32      	ldr	r3, [pc, #200]	; (8003e20 <HAL_GPIO_Init+0x354>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	4013      	ands	r3, r2
 8003d62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d78:	4a29      	ldr	r2, [pc, #164]	; (8003e20 <HAL_GPIO_Init+0x354>)
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d7e:	4b28      	ldr	r3, [pc, #160]	; (8003e20 <HAL_GPIO_Init+0x354>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	43db      	mvns	r3, r3
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d003      	beq.n	8003da2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003da2:	4a1f      	ldr	r2, [pc, #124]	; (8003e20 <HAL_GPIO_Init+0x354>)
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003da8:	4b1d      	ldr	r3, [pc, #116]	; (8003e20 <HAL_GPIO_Init+0x354>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	43db      	mvns	r3, r3
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	4013      	ands	r3, r2
 8003db6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d003      	beq.n	8003dcc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003dc4:	69ba      	ldr	r2, [r7, #24]
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003dcc:	4a14      	ldr	r2, [pc, #80]	; (8003e20 <HAL_GPIO_Init+0x354>)
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	61fb      	str	r3, [r7, #28]
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	2b0f      	cmp	r3, #15
 8003ddc:	f67f ae84 	bls.w	8003ae8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003de0:	bf00      	nop
 8003de2:	bf00      	nop
 8003de4:	3724      	adds	r7, #36	; 0x24
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	40023800 	.word	0x40023800
 8003df4:	40013800 	.word	0x40013800
 8003df8:	40020000 	.word	0x40020000
 8003dfc:	40020400 	.word	0x40020400
 8003e00:	40020800 	.word	0x40020800
 8003e04:	40020c00 	.word	0x40020c00
 8003e08:	40021000 	.word	0x40021000
 8003e0c:	40021400 	.word	0x40021400
 8003e10:	40021800 	.word	0x40021800
 8003e14:	40021c00 	.word	0x40021c00
 8003e18:	40022000 	.word	0x40022000
 8003e1c:	40022400 	.word	0x40022400
 8003e20:	40013c00 	.word	0x40013c00

08003e24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	807b      	strh	r3, [r7, #2]
 8003e30:	4613      	mov	r3, r2
 8003e32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e34:	787b      	ldrb	r3, [r7, #1]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d003      	beq.n	8003e42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e3a:	887a      	ldrh	r2, [r7, #2]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e40:	e003      	b.n	8003e4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e42:	887b      	ldrh	r3, [r7, #2]
 8003e44:	041a      	lsls	r2, r3, #16
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	619a      	str	r2, [r3, #24]
}
 8003e4a:	bf00      	nop
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr

08003e56 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e56:	b480      	push	{r7}
 8003e58:	b085      	sub	sp, #20
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
 8003e5e:	460b      	mov	r3, r1
 8003e60:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e68:	887a      	ldrh	r2, [r7, #2]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	041a      	lsls	r2, r3, #16
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	43d9      	mvns	r1, r3
 8003e74:	887b      	ldrh	r3, [r7, #2]
 8003e76:	400b      	ands	r3, r1
 8003e78:	431a      	orrs	r2, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	619a      	str	r2, [r3, #24]
}
 8003e7e:	bf00      	nop
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
	...

08003e8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	4603      	mov	r3, r0
 8003e94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003e96:	4b08      	ldr	r3, [pc, #32]	; (8003eb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e98:	695a      	ldr	r2, [r3, #20]
 8003e9a:	88fb      	ldrh	r3, [r7, #6]
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d006      	beq.n	8003eb0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ea2:	4a05      	ldr	r2, [pc, #20]	; (8003eb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ea4:	88fb      	ldrh	r3, [r7, #6]
 8003ea6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ea8:	88fb      	ldrh	r3, [r7, #6]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f000 f806 	bl	8003ebc <HAL_GPIO_EXTI_Callback>
  }
}
 8003eb0:	bf00      	nop
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40013c00 	.word	0x40013c00

08003ebc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003ec6:	bf00      	nop
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
	...

08003ed4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d101      	bne.n	8003ee6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e12b      	b.n	800413e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d106      	bne.n	8003f00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f7fd fb74 	bl	80015e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2224      	movs	r2, #36	; 0x24
 8003f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 0201 	bic.w	r2, r2, #1
 8003f16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f38:	f002 fff0 	bl	8006f1c <HAL_RCC_GetPCLK1Freq>
 8003f3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	4a81      	ldr	r2, [pc, #516]	; (8004148 <HAL_I2C_Init+0x274>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d807      	bhi.n	8003f58 <HAL_I2C_Init+0x84>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	4a80      	ldr	r2, [pc, #512]	; (800414c <HAL_I2C_Init+0x278>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	bf94      	ite	ls
 8003f50:	2301      	movls	r3, #1
 8003f52:	2300      	movhi	r3, #0
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	e006      	b.n	8003f66 <HAL_I2C_Init+0x92>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	4a7d      	ldr	r2, [pc, #500]	; (8004150 <HAL_I2C_Init+0x27c>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	bf94      	ite	ls
 8003f60:	2301      	movls	r3, #1
 8003f62:	2300      	movhi	r3, #0
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e0e7      	b.n	800413e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	4a78      	ldr	r2, [pc, #480]	; (8004154 <HAL_I2C_Init+0x280>)
 8003f72:	fba2 2303 	umull	r2, r3, r2, r3
 8003f76:	0c9b      	lsrs	r3, r3, #18
 8003f78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68ba      	ldr	r2, [r7, #8]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	6a1b      	ldr	r3, [r3, #32]
 8003f94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	4a6a      	ldr	r2, [pc, #424]	; (8004148 <HAL_I2C_Init+0x274>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d802      	bhi.n	8003fa8 <HAL_I2C_Init+0xd4>
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	e009      	b.n	8003fbc <HAL_I2C_Init+0xe8>
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003fae:	fb02 f303 	mul.w	r3, r2, r3
 8003fb2:	4a69      	ldr	r2, [pc, #420]	; (8004158 <HAL_I2C_Init+0x284>)
 8003fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb8:	099b      	lsrs	r3, r3, #6
 8003fba:	3301      	adds	r3, #1
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	6812      	ldr	r2, [r2, #0]
 8003fc0:	430b      	orrs	r3, r1
 8003fc2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	69db      	ldr	r3, [r3, #28]
 8003fca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003fce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	495c      	ldr	r1, [pc, #368]	; (8004148 <HAL_I2C_Init+0x274>)
 8003fd8:	428b      	cmp	r3, r1
 8003fda:	d819      	bhi.n	8004010 <HAL_I2C_Init+0x13c>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	1e59      	subs	r1, r3, #1
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	005b      	lsls	r3, r3, #1
 8003fe6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fea:	1c59      	adds	r1, r3, #1
 8003fec:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003ff0:	400b      	ands	r3, r1
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d00a      	beq.n	800400c <HAL_I2C_Init+0x138>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	1e59      	subs	r1, r3, #1
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	fbb1 f3f3 	udiv	r3, r1, r3
 8004004:	3301      	adds	r3, #1
 8004006:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800400a:	e051      	b.n	80040b0 <HAL_I2C_Init+0x1dc>
 800400c:	2304      	movs	r3, #4
 800400e:	e04f      	b.n	80040b0 <HAL_I2C_Init+0x1dc>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d111      	bne.n	800403c <HAL_I2C_Init+0x168>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	1e58      	subs	r0, r3, #1
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6859      	ldr	r1, [r3, #4]
 8004020:	460b      	mov	r3, r1
 8004022:	005b      	lsls	r3, r3, #1
 8004024:	440b      	add	r3, r1
 8004026:	fbb0 f3f3 	udiv	r3, r0, r3
 800402a:	3301      	adds	r3, #1
 800402c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004030:	2b00      	cmp	r3, #0
 8004032:	bf0c      	ite	eq
 8004034:	2301      	moveq	r3, #1
 8004036:	2300      	movne	r3, #0
 8004038:	b2db      	uxtb	r3, r3
 800403a:	e012      	b.n	8004062 <HAL_I2C_Init+0x18e>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	1e58      	subs	r0, r3, #1
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6859      	ldr	r1, [r3, #4]
 8004044:	460b      	mov	r3, r1
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	440b      	add	r3, r1
 800404a:	0099      	lsls	r1, r3, #2
 800404c:	440b      	add	r3, r1
 800404e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004052:	3301      	adds	r3, #1
 8004054:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004058:	2b00      	cmp	r3, #0
 800405a:	bf0c      	ite	eq
 800405c:	2301      	moveq	r3, #1
 800405e:	2300      	movne	r3, #0
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <HAL_I2C_Init+0x196>
 8004066:	2301      	movs	r3, #1
 8004068:	e022      	b.n	80040b0 <HAL_I2C_Init+0x1dc>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10e      	bne.n	8004090 <HAL_I2C_Init+0x1bc>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	1e58      	subs	r0, r3, #1
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6859      	ldr	r1, [r3, #4]
 800407a:	460b      	mov	r3, r1
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	440b      	add	r3, r1
 8004080:	fbb0 f3f3 	udiv	r3, r0, r3
 8004084:	3301      	adds	r3, #1
 8004086:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800408a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800408e:	e00f      	b.n	80040b0 <HAL_I2C_Init+0x1dc>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	1e58      	subs	r0, r3, #1
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6859      	ldr	r1, [r3, #4]
 8004098:	460b      	mov	r3, r1
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	440b      	add	r3, r1
 800409e:	0099      	lsls	r1, r3, #2
 80040a0:	440b      	add	r3, r1
 80040a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80040a6:	3301      	adds	r3, #1
 80040a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80040b0:	6879      	ldr	r1, [r7, #4]
 80040b2:	6809      	ldr	r1, [r1, #0]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	69da      	ldr	r2, [r3, #28]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	431a      	orrs	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80040de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	6911      	ldr	r1, [r2, #16]
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	68d2      	ldr	r2, [r2, #12]
 80040ea:	4311      	orrs	r1, r2
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	6812      	ldr	r2, [r2, #0]
 80040f0:	430b      	orrs	r3, r1
 80040f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	695a      	ldr	r2, [r3, #20]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	431a      	orrs	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	430a      	orrs	r2, r1
 800410e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f042 0201 	orr.w	r2, r2, #1
 800411e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2220      	movs	r2, #32
 800412a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	000186a0 	.word	0x000186a0
 800414c:	001e847f 	.word	0x001e847f
 8004150:	003d08ff 	.word	0x003d08ff
 8004154:	431bde83 	.word	0x431bde83
 8004158:	10624dd3 	.word	0x10624dd3

0800415c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b088      	sub	sp, #32
 8004160:	af02      	add	r7, sp, #8
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	4608      	mov	r0, r1
 8004166:	4611      	mov	r1, r2
 8004168:	461a      	mov	r2, r3
 800416a:	4603      	mov	r3, r0
 800416c:	817b      	strh	r3, [r7, #10]
 800416e:	460b      	mov	r3, r1
 8004170:	813b      	strh	r3, [r7, #8]
 8004172:	4613      	mov	r3, r2
 8004174:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004176:	f7ff f801 	bl	800317c <HAL_GetTick>
 800417a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004182:	b2db      	uxtb	r3, r3
 8004184:	2b20      	cmp	r3, #32
 8004186:	f040 80d9 	bne.w	800433c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	9300      	str	r3, [sp, #0]
 800418e:	2319      	movs	r3, #25
 8004190:	2201      	movs	r2, #1
 8004192:	496d      	ldr	r1, [pc, #436]	; (8004348 <HAL_I2C_Mem_Write+0x1ec>)
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f001 ffcf 	bl	8006138 <I2C_WaitOnFlagUntilTimeout>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d001      	beq.n	80041a4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80041a0:	2302      	movs	r3, #2
 80041a2:	e0cc      	b.n	800433e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d101      	bne.n	80041b2 <HAL_I2C_Mem_Write+0x56>
 80041ae:	2302      	movs	r3, #2
 80041b0:	e0c5      	b.n	800433e <HAL_I2C_Mem_Write+0x1e2>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2201      	movs	r2, #1
 80041b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0301 	and.w	r3, r3, #1
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d007      	beq.n	80041d8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f042 0201 	orr.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2221      	movs	r2, #33	; 0x21
 80041ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2240      	movs	r2, #64	; 0x40
 80041f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2200      	movs	r2, #0
 80041fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6a3a      	ldr	r2, [r7, #32]
 8004202:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004208:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800420e:	b29a      	uxth	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	4a4d      	ldr	r2, [pc, #308]	; (800434c <HAL_I2C_Mem_Write+0x1f0>)
 8004218:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800421a:	88f8      	ldrh	r0, [r7, #6]
 800421c:	893a      	ldrh	r2, [r7, #8]
 800421e:	8979      	ldrh	r1, [r7, #10]
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	9301      	str	r3, [sp, #4]
 8004224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004226:	9300      	str	r3, [sp, #0]
 8004228:	4603      	mov	r3, r0
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f001 fd5e 	bl	8005cec <I2C_RequestMemoryWrite>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d052      	beq.n	80042dc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e081      	b.n	800433e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800423a:	697a      	ldr	r2, [r7, #20]
 800423c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	f002 f850 	bl	80062e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00d      	beq.n	8004266 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424e:	2b04      	cmp	r3, #4
 8004250:	d107      	bne.n	8004262 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004260:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e06b      	b.n	800433e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426a:	781a      	ldrb	r2, [r3, #0]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004276:	1c5a      	adds	r2, r3, #1
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004280:	3b01      	subs	r3, #1
 8004282:	b29a      	uxth	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800428c:	b29b      	uxth	r3, r3
 800428e:	3b01      	subs	r3, #1
 8004290:	b29a      	uxth	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	f003 0304 	and.w	r3, r3, #4
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d11b      	bne.n	80042dc <HAL_I2C_Mem_Write+0x180>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d017      	beq.n	80042dc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b0:	781a      	ldrb	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042bc:	1c5a      	adds	r2, r3, #1
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042c6:	3b01      	subs	r3, #1
 80042c8:	b29a      	uxth	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	3b01      	subs	r3, #1
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1aa      	bne.n	800423a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80042e8:	68f8      	ldr	r0, [r7, #12]
 80042ea:	f002 f83c 	bl	8006366 <I2C_WaitOnBTFFlagUntilTimeout>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d00d      	beq.n	8004310 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f8:	2b04      	cmp	r3, #4
 80042fa:	d107      	bne.n	800430c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800430a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e016      	b.n	800433e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800431e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2220      	movs	r2, #32
 8004324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004338:	2300      	movs	r3, #0
 800433a:	e000      	b.n	800433e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800433c:	2302      	movs	r3, #2
  }
}
 800433e:	4618      	mov	r0, r3
 8004340:	3718      	adds	r7, #24
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	00100002 	.word	0x00100002
 800434c:	ffff0000 	.word	0xffff0000

08004350 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b08c      	sub	sp, #48	; 0x30
 8004354:	af02      	add	r7, sp, #8
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	4608      	mov	r0, r1
 800435a:	4611      	mov	r1, r2
 800435c:	461a      	mov	r2, r3
 800435e:	4603      	mov	r3, r0
 8004360:	817b      	strh	r3, [r7, #10]
 8004362:	460b      	mov	r3, r1
 8004364:	813b      	strh	r3, [r7, #8]
 8004366:	4613      	mov	r3, r2
 8004368:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800436a:	f7fe ff07 	bl	800317c <HAL_GetTick>
 800436e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004376:	b2db      	uxtb	r3, r3
 8004378:	2b20      	cmp	r3, #32
 800437a:	f040 8208 	bne.w	800478e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800437e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	2319      	movs	r3, #25
 8004384:	2201      	movs	r2, #1
 8004386:	497b      	ldr	r1, [pc, #492]	; (8004574 <HAL_I2C_Mem_Read+0x224>)
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f001 fed5 	bl	8006138 <I2C_WaitOnFlagUntilTimeout>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d001      	beq.n	8004398 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004394:	2302      	movs	r3, #2
 8004396:	e1fb      	b.n	8004790 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d101      	bne.n	80043a6 <HAL_I2C_Mem_Read+0x56>
 80043a2:	2302      	movs	r3, #2
 80043a4:	e1f4      	b.n	8004790 <HAL_I2C_Mem_Read+0x440>
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d007      	beq.n	80043cc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f042 0201 	orr.w	r2, r2, #1
 80043ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2222      	movs	r2, #34	; 0x22
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2240      	movs	r2, #64	; 0x40
 80043e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80043fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004402:	b29a      	uxth	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	4a5b      	ldr	r2, [pc, #364]	; (8004578 <HAL_I2C_Mem_Read+0x228>)
 800440c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800440e:	88f8      	ldrh	r0, [r7, #6]
 8004410:	893a      	ldrh	r2, [r7, #8]
 8004412:	8979      	ldrh	r1, [r7, #10]
 8004414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004416:	9301      	str	r3, [sp, #4]
 8004418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800441a:	9300      	str	r3, [sp, #0]
 800441c:	4603      	mov	r3, r0
 800441e:	68f8      	ldr	r0, [r7, #12]
 8004420:	f001 fcfa 	bl	8005e18 <I2C_RequestMemoryRead>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e1b0      	b.n	8004790 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004432:	2b00      	cmp	r3, #0
 8004434:	d113      	bne.n	800445e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004436:	2300      	movs	r3, #0
 8004438:	623b      	str	r3, [r7, #32]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	695b      	ldr	r3, [r3, #20]
 8004440:	623b      	str	r3, [r7, #32]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	699b      	ldr	r3, [r3, #24]
 8004448:	623b      	str	r3, [r7, #32]
 800444a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800445a:	601a      	str	r2, [r3, #0]
 800445c:	e184      	b.n	8004768 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004462:	2b01      	cmp	r3, #1
 8004464:	d11b      	bne.n	800449e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004474:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004476:	2300      	movs	r3, #0
 8004478:	61fb      	str	r3, [r7, #28]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	61fb      	str	r3, [r7, #28]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	61fb      	str	r3, [r7, #28]
 800448a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	e164      	b.n	8004768 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d11b      	bne.n	80044de <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044b4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044c6:	2300      	movs	r3, #0
 80044c8:	61bb      	str	r3, [r7, #24]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	61bb      	str	r3, [r7, #24]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	61bb      	str	r3, [r7, #24]
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	e144      	b.n	8004768 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044de:	2300      	movs	r3, #0
 80044e0:	617b      	str	r3, [r7, #20]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	695b      	ldr	r3, [r3, #20]
 80044e8:	617b      	str	r3, [r7, #20]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	617b      	str	r3, [r7, #20]
 80044f2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80044f4:	e138      	b.n	8004768 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044fa:	2b03      	cmp	r3, #3
 80044fc:	f200 80f1 	bhi.w	80046e2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004504:	2b01      	cmp	r3, #1
 8004506:	d123      	bne.n	8004550 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800450a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f001 ff9d 	bl	800644c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d001      	beq.n	800451c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e139      	b.n	8004790 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	691a      	ldr	r2, [r3, #16]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004526:	b2d2      	uxtb	r2, r2
 8004528:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452e:	1c5a      	adds	r2, r3, #1
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004538:	3b01      	subs	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004544:	b29b      	uxth	r3, r3
 8004546:	3b01      	subs	r3, #1
 8004548:	b29a      	uxth	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800454e:	e10b      	b.n	8004768 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004554:	2b02      	cmp	r3, #2
 8004556:	d14e      	bne.n	80045f6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455a:	9300      	str	r3, [sp, #0]
 800455c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800455e:	2200      	movs	r2, #0
 8004560:	4906      	ldr	r1, [pc, #24]	; (800457c <HAL_I2C_Mem_Read+0x22c>)
 8004562:	68f8      	ldr	r0, [r7, #12]
 8004564:	f001 fde8 	bl	8006138 <I2C_WaitOnFlagUntilTimeout>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d008      	beq.n	8004580 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e10e      	b.n	8004790 <HAL_I2C_Mem_Read+0x440>
 8004572:	bf00      	nop
 8004574:	00100002 	.word	0x00100002
 8004578:	ffff0000 	.word	0xffff0000
 800457c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800458e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	691a      	ldr	r2, [r3, #16]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459a:	b2d2      	uxtb	r2, r2
 800459c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a2:	1c5a      	adds	r2, r3, #1
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ac:	3b01      	subs	r3, #1
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	3b01      	subs	r3, #1
 80045bc:	b29a      	uxth	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	691a      	ldr	r2, [r3, #16]
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045cc:	b2d2      	uxtb	r2, r2
 80045ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d4:	1c5a      	adds	r2, r3, #1
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045de:	3b01      	subs	r3, #1
 80045e0:	b29a      	uxth	r2, r3
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	3b01      	subs	r3, #1
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80045f4:	e0b8      	b.n	8004768 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f8:	9300      	str	r3, [sp, #0]
 80045fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045fc:	2200      	movs	r2, #0
 80045fe:	4966      	ldr	r1, [pc, #408]	; (8004798 <HAL_I2C_Mem_Read+0x448>)
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f001 fd99 	bl	8006138 <I2C_WaitOnFlagUntilTimeout>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d001      	beq.n	8004610 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e0bf      	b.n	8004790 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800461e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	691a      	ldr	r2, [r3, #16]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462a:	b2d2      	uxtb	r2, r2
 800462c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004632:	1c5a      	adds	r2, r3, #1
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800463c:	3b01      	subs	r3, #1
 800463e:	b29a      	uxth	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004648:	b29b      	uxth	r3, r3
 800464a:	3b01      	subs	r3, #1
 800464c:	b29a      	uxth	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004654:	9300      	str	r3, [sp, #0]
 8004656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004658:	2200      	movs	r2, #0
 800465a:	494f      	ldr	r1, [pc, #316]	; (8004798 <HAL_I2C_Mem_Read+0x448>)
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f001 fd6b 	bl	8006138 <I2C_WaitOnFlagUntilTimeout>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d001      	beq.n	800466c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e091      	b.n	8004790 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800467a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	691a      	ldr	r2, [r3, #16]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004686:	b2d2      	uxtb	r2, r2
 8004688:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468e:	1c5a      	adds	r2, r3, #1
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004698:	3b01      	subs	r3, #1
 800469a:	b29a      	uxth	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	691a      	ldr	r2, [r3, #16]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b8:	b2d2      	uxtb	r2, r2
 80046ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c0:	1c5a      	adds	r2, r3, #1
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046ca:	3b01      	subs	r3, #1
 80046cc:	b29a      	uxth	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	3b01      	subs	r3, #1
 80046da:	b29a      	uxth	r2, r3
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80046e0:	e042      	b.n	8004768 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f001 feb0 	bl	800644c <I2C_WaitOnRXNEFlagUntilTimeout>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e04c      	b.n	8004790 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	691a      	ldr	r2, [r3, #16]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004700:	b2d2      	uxtb	r2, r2
 8004702:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004708:	1c5a      	adds	r2, r3, #1
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004712:	3b01      	subs	r3, #1
 8004714:	b29a      	uxth	r2, r3
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800471e:	b29b      	uxth	r3, r3
 8004720:	3b01      	subs	r3, #1
 8004722:	b29a      	uxth	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	f003 0304 	and.w	r3, r3, #4
 8004732:	2b04      	cmp	r3, #4
 8004734:	d118      	bne.n	8004768 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	691a      	ldr	r2, [r3, #16]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004740:	b2d2      	uxtb	r2, r2
 8004742:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004748:	1c5a      	adds	r2, r3, #1
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004752:	3b01      	subs	r3, #1
 8004754:	b29a      	uxth	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800475e:	b29b      	uxth	r3, r3
 8004760:	3b01      	subs	r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800476c:	2b00      	cmp	r3, #0
 800476e:	f47f aec2 	bne.w	80044f6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2220      	movs	r2, #32
 8004776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800478a:	2300      	movs	r3, #0
 800478c:	e000      	b.n	8004790 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800478e:	2302      	movs	r3, #2
  }
}
 8004790:	4618      	mov	r0, r3
 8004792:	3728      	adds	r7, #40	; 0x28
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	00010004 	.word	0x00010004

0800479c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b088      	sub	sp, #32
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80047a4:	2300      	movs	r3, #0
 80047a6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047bc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047c4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80047c6:	7bfb      	ldrb	r3, [r7, #15]
 80047c8:	2b10      	cmp	r3, #16
 80047ca:	d003      	beq.n	80047d4 <HAL_I2C_EV_IRQHandler+0x38>
 80047cc:	7bfb      	ldrb	r3, [r7, #15]
 80047ce:	2b40      	cmp	r3, #64	; 0x40
 80047d0:	f040 80bd 	bne.w	800494e <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10d      	bne.n	800480a <HAL_I2C_EV_IRQHandler+0x6e>
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80047f4:	d003      	beq.n	80047fe <HAL_I2C_EV_IRQHandler+0x62>
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80047fc:	d101      	bne.n	8004802 <HAL_I2C_EV_IRQHandler+0x66>
 80047fe:	2301      	movs	r3, #1
 8004800:	e000      	b.n	8004804 <HAL_I2C_EV_IRQHandler+0x68>
 8004802:	2300      	movs	r3, #0
 8004804:	2b01      	cmp	r3, #1
 8004806:	f000 812e 	beq.w	8004a66 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	f003 0301 	and.w	r3, r3, #1
 8004810:	2b00      	cmp	r3, #0
 8004812:	d00c      	beq.n	800482e <HAL_I2C_EV_IRQHandler+0x92>
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	0a5b      	lsrs	r3, r3, #9
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	2b00      	cmp	r3, #0
 800481e:	d006      	beq.n	800482e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f001 fe98 	bl	8006556 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f000 fcbb 	bl	80051a2 <I2C_Master_SB>
 800482c:	e08e      	b.n	800494c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	08db      	lsrs	r3, r3, #3
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	2b00      	cmp	r3, #0
 8004838:	d009      	beq.n	800484e <HAL_I2C_EV_IRQHandler+0xb2>
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	0a5b      	lsrs	r3, r3, #9
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 fd31 	bl	80052ae <I2C_Master_ADD10>
 800484c:	e07e      	b.n	800494c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	085b      	lsrs	r3, r3, #1
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b00      	cmp	r3, #0
 8004858:	d009      	beq.n	800486e <HAL_I2C_EV_IRQHandler+0xd2>
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	0a5b      	lsrs	r3, r3, #9
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	2b00      	cmp	r3, #0
 8004864:	d003      	beq.n	800486e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f000 fd4b 	bl	8005302 <I2C_Master_ADDR>
 800486c:	e06e      	b.n	800494c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	089b      	lsrs	r3, r3, #2
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b00      	cmp	r3, #0
 8004878:	d037      	beq.n	80048ea <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004884:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004888:	f000 80ef 	beq.w	8004a6a <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	09db      	lsrs	r3, r3, #7
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	2b00      	cmp	r3, #0
 8004896:	d00f      	beq.n	80048b8 <HAL_I2C_EV_IRQHandler+0x11c>
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	0a9b      	lsrs	r3, r3, #10
 800489c:	f003 0301 	and.w	r3, r3, #1
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d009      	beq.n	80048b8 <HAL_I2C_EV_IRQHandler+0x11c>
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	089b      	lsrs	r3, r3, #2
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d103      	bne.n	80048b8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 f948 	bl	8004b46 <I2C_MasterTransmit_TXE>
 80048b6:	e049      	b.n	800494c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	089b      	lsrs	r3, r3, #2
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f000 80d2 	beq.w	8004a6a <HAL_I2C_EV_IRQHandler+0x2ce>
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	0a5b      	lsrs	r3, r3, #9
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	f000 80cb 	beq.w	8004a6a <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 80048d4:	7bfb      	ldrb	r3, [r7, #15]
 80048d6:	2b10      	cmp	r3, #16
 80048d8:	d103      	bne.n	80048e2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f9cf 	bl	8004c7e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048e0:	e0c3      	b.n	8004a6a <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 fa33 	bl	8004d4e <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048e8:	e0bf      	b.n	8004a6a <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048f8:	f000 80b7 	beq.w	8004a6a <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	099b      	lsrs	r3, r3, #6
 8004900:	f003 0301 	and.w	r3, r3, #1
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00f      	beq.n	8004928 <HAL_I2C_EV_IRQHandler+0x18c>
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	0a9b      	lsrs	r3, r3, #10
 800490c:	f003 0301 	and.w	r3, r3, #1
 8004910:	2b00      	cmp	r3, #0
 8004912:	d009      	beq.n	8004928 <HAL_I2C_EV_IRQHandler+0x18c>
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	089b      	lsrs	r3, r3, #2
 8004918:	f003 0301 	and.w	r3, r3, #1
 800491c:	2b00      	cmp	r3, #0
 800491e:	d103      	bne.n	8004928 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f000 faa3 	bl	8004e6c <I2C_MasterReceive_RXNE>
 8004926:	e011      	b.n	800494c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	089b      	lsrs	r3, r3, #2
 800492c:	f003 0301 	and.w	r3, r3, #1
 8004930:	2b00      	cmp	r3, #0
 8004932:	f000 809a 	beq.w	8004a6a <HAL_I2C_EV_IRQHandler+0x2ce>
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	0a5b      	lsrs	r3, r3, #9
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b00      	cmp	r3, #0
 8004940:	f000 8093 	beq.w	8004a6a <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 fb42 	bl	8004fce <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800494a:	e08e      	b.n	8004a6a <HAL_I2C_EV_IRQHandler+0x2ce>
 800494c:	e08d      	b.n	8004a6a <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	2b00      	cmp	r3, #0
 8004954:	d004      	beq.n	8004960 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	695b      	ldr	r3, [r3, #20]
 800495c:	61fb      	str	r3, [r7, #28]
 800495e:	e007      	b.n	8004970 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	085b      	lsrs	r3, r3, #1
 8004974:	f003 0301 	and.w	r3, r3, #1
 8004978:	2b00      	cmp	r3, #0
 800497a:	d012      	beq.n	80049a2 <HAL_I2C_EV_IRQHandler+0x206>
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	0a5b      	lsrs	r3, r3, #9
 8004980:	f003 0301 	and.w	r3, r3, #1
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00c      	beq.n	80049a2 <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498c:	2b00      	cmp	r3, #0
 800498e:	d003      	beq.n	8004998 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004998:	69b9      	ldr	r1, [r7, #24]
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 ff00 	bl	80057a0 <I2C_Slave_ADDR>
 80049a0:	e066      	b.n	8004a70 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	091b      	lsrs	r3, r3, #4
 80049a6:	f003 0301 	and.w	r3, r3, #1
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d009      	beq.n	80049c2 <HAL_I2C_EV_IRQHandler+0x226>
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	0a5b      	lsrs	r3, r3, #9
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 ff34 	bl	8005828 <I2C_Slave_STOPF>
 80049c0:	e056      	b.n	8004a70 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80049c2:	7bbb      	ldrb	r3, [r7, #14]
 80049c4:	2b21      	cmp	r3, #33	; 0x21
 80049c6:	d002      	beq.n	80049ce <HAL_I2C_EV_IRQHandler+0x232>
 80049c8:	7bbb      	ldrb	r3, [r7, #14]
 80049ca:	2b29      	cmp	r3, #41	; 0x29
 80049cc:	d125      	bne.n	8004a1a <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	09db      	lsrs	r3, r3, #7
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00f      	beq.n	80049fa <HAL_I2C_EV_IRQHandler+0x25e>
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	0a9b      	lsrs	r3, r3, #10
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d009      	beq.n	80049fa <HAL_I2C_EV_IRQHandler+0x25e>
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	089b      	lsrs	r3, r3, #2
 80049ea:	f003 0301 	and.w	r3, r3, #1
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d103      	bne.n	80049fa <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 fe16 	bl	8005624 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80049f8:	e039      	b.n	8004a6e <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	089b      	lsrs	r3, r3, #2
 80049fe:	f003 0301 	and.w	r3, r3, #1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d033      	beq.n	8004a6e <HAL_I2C_EV_IRQHandler+0x2d2>
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	0a5b      	lsrs	r3, r3, #9
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d02d      	beq.n	8004a6e <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 fe43 	bl	800569e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a18:	e029      	b.n	8004a6e <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	099b      	lsrs	r3, r3, #6
 8004a1e:	f003 0301 	and.w	r3, r3, #1
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00f      	beq.n	8004a46 <HAL_I2C_EV_IRQHandler+0x2aa>
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	0a9b      	lsrs	r3, r3, #10
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d009      	beq.n	8004a46 <HAL_I2C_EV_IRQHandler+0x2aa>
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	089b      	lsrs	r3, r3, #2
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d103      	bne.n	8004a46 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 fe4e 	bl	80056e0 <I2C_SlaveReceive_RXNE>
 8004a44:	e014      	b.n	8004a70 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	089b      	lsrs	r3, r3, #2
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00e      	beq.n	8004a70 <HAL_I2C_EV_IRQHandler+0x2d4>
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	0a5b      	lsrs	r3, r3, #9
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d008      	beq.n	8004a70 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 fe7c 	bl	800575c <I2C_SlaveReceive_BTF>
 8004a64:	e004      	b.n	8004a70 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8004a66:	bf00      	nop
 8004a68:	e002      	b.n	8004a70 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a6a:	bf00      	nop
 8004a6c:	e000      	b.n	8004a70 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a6e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004a70:	3720      	adds	r7, #32
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a76:	b480      	push	{r7}
 8004a78:	b083      	sub	sp, #12
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004a7e:	bf00      	nop
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b083      	sub	sp, #12
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr

08004a9e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b083      	sub	sp, #12
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004aa6:	bf00      	nop
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr

08004ab2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ab2:	b480      	push	{r7}
 8004ab4:	b083      	sub	sp, #12
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004aba:	bf00      	nop
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
 8004ace:	460b      	mov	r3, r1
 8004ad0:	70fb      	strb	r3, [r7, #3]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004ad6:	bf00      	nop
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr

08004ae2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b083      	sub	sp, #12
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004aea:	bf00      	nop
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b083      	sub	sp, #12
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004afe:	bf00      	nop
 8004b00:	370c      	adds	r7, #12
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr

08004b0a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b0a:	b480      	push	{r7}
 8004b0c:	b083      	sub	sp, #12
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b083      	sub	sp, #12
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b32:	b480      	push	{r7}
 8004b34:	b083      	sub	sp, #12
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004b3a:	bf00      	nop
 8004b3c:	370c      	adds	r7, #12
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004b46:	b580      	push	{r7, lr}
 8004b48:	b084      	sub	sp, #16
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b54:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b5c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b62:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d150      	bne.n	8004c0e <I2C_MasterTransmit_TXE+0xc8>
 8004b6c:	7bfb      	ldrb	r3, [r7, #15]
 8004b6e:	2b21      	cmp	r3, #33	; 0x21
 8004b70:	d14d      	bne.n	8004c0e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	2b08      	cmp	r3, #8
 8004b76:	d01d      	beq.n	8004bb4 <I2C_MasterTransmit_TXE+0x6e>
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	2b20      	cmp	r3, #32
 8004b7c:	d01a      	beq.n	8004bb4 <I2C_MasterTransmit_TXE+0x6e>
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b84:	d016      	beq.n	8004bb4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	685a      	ldr	r2, [r3, #4]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b94:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2211      	movs	r2, #17
 8004b9a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f7ff ff62 	bl	8004a76 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004bb2:	e060      	b.n	8004c76 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685a      	ldr	r2, [r3, #4]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004bc2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bd2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2220      	movs	r2, #32
 8004bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	2b40      	cmp	r3, #64	; 0x40
 8004bec:	d107      	bne.n	8004bfe <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f7ff ff7d 	bl	8004af6 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004bfc:	e03b      	b.n	8004c76 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7ff ff35 	bl	8004a76 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004c0c:	e033      	b.n	8004c76 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004c0e:	7bfb      	ldrb	r3, [r7, #15]
 8004c10:	2b21      	cmp	r3, #33	; 0x21
 8004c12:	d005      	beq.n	8004c20 <I2C_MasterTransmit_TXE+0xda>
 8004c14:	7bbb      	ldrb	r3, [r7, #14]
 8004c16:	2b40      	cmp	r3, #64	; 0x40
 8004c18:	d12d      	bne.n	8004c76 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004c1a:	7bfb      	ldrb	r3, [r7, #15]
 8004c1c:	2b22      	cmp	r3, #34	; 0x22
 8004c1e:	d12a      	bne.n	8004c76 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d108      	bne.n	8004c3c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	685a      	ldr	r2, [r3, #4]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c38:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004c3a:	e01c      	b.n	8004c76 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2b40      	cmp	r3, #64	; 0x40
 8004c46:	d103      	bne.n	8004c50 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 f880 	bl	8004d4e <I2C_MemoryTransmit_TXE_BTF>
}
 8004c4e:	e012      	b.n	8004c76 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c54:	781a      	ldrb	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	1c5a      	adds	r2, r3, #1
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004c74:	e7ff      	b.n	8004c76 <I2C_MasterTransmit_TXE+0x130>
 8004c76:	bf00      	nop
 8004c78:	3710      	adds	r7, #16
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b084      	sub	sp, #16
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c8a:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	2b21      	cmp	r3, #33	; 0x21
 8004c96:	d156      	bne.n	8004d46 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d012      	beq.n	8004cc8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca6:	781a      	ldrb	r2, [r3, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb2:	1c5a      	adds	r2, r3, #1
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	b29a      	uxth	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004cc6:	e03e      	b.n	8004d46 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2b08      	cmp	r3, #8
 8004ccc:	d01d      	beq.n	8004d0a <I2C_MasterTransmit_BTF+0x8c>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2b20      	cmp	r3, #32
 8004cd2:	d01a      	beq.n	8004d0a <I2C_MasterTransmit_BTF+0x8c>
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004cda:	d016      	beq.n	8004d0a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685a      	ldr	r2, [r3, #4]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004cea:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2211      	movs	r2, #17
 8004cf0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f7ff feb7 	bl	8004a76 <HAL_I2C_MasterTxCpltCallback>
}
 8004d08:	e01d      	b.n	8004d46 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d18:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d28:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2220      	movs	r2, #32
 8004d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f7ff fe98 	bl	8004a76 <HAL_I2C_MasterTxCpltCallback>
}
 8004d46:	bf00      	nop
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}

08004d4e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004d4e:	b580      	push	{r7, lr}
 8004d50:	b084      	sub	sp, #16
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d5c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d11d      	bne.n	8004da2 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d10b      	bne.n	8004d86 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d72:	b2da      	uxtb	r2, r3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d7e:	1c9a      	adds	r2, r3, #2
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004d84:	e06e      	b.n	8004e64 <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	121b      	asrs	r3, r3, #8
 8004d8e:	b2da      	uxtb	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d9a:	1c5a      	adds	r2, r3, #1
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004da0:	e060      	b.n	8004e64 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d10b      	bne.n	8004dc2 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dba:	1c5a      	adds	r2, r3, #1
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004dc0:	e050      	b.n	8004e64 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d14c      	bne.n	8004e64 <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004dca:	7bfb      	ldrb	r3, [r7, #15]
 8004dcc:	2b22      	cmp	r3, #34	; 0x22
 8004dce:	d108      	bne.n	8004de2 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dde:	601a      	str	r2, [r3, #0]
}
 8004de0:	e040      	b.n	8004e64 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d015      	beq.n	8004e18 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8004dec:	7bfb      	ldrb	r3, [r7, #15]
 8004dee:	2b21      	cmp	r3, #33	; 0x21
 8004df0:	d112      	bne.n	8004e18 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df6:	781a      	ldrb	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e02:	1c5a      	adds	r2, r3, #1
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	b29a      	uxth	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004e16:	e025      	b.n	8004e64 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d120      	bne.n	8004e64 <I2C_MemoryTransmit_TXE_BTF+0x116>
 8004e22:	7bfb      	ldrb	r3, [r7, #15]
 8004e24:	2b21      	cmp	r3, #33	; 0x21
 8004e26:	d11d      	bne.n	8004e64 <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	685a      	ldr	r2, [r3, #4]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e36:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e46:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2220      	movs	r2, #32
 8004e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f7ff fe49 	bl	8004af6 <HAL_I2C_MemTxCpltCallback>
}
 8004e64:	bf00      	nop
 8004e66:	3710      	adds	r7, #16
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	2b22      	cmp	r3, #34	; 0x22
 8004e7e:	f040 80a2 	bne.w	8004fc6 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2b03      	cmp	r3, #3
 8004e8e:	d921      	bls.n	8004ed4 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	691a      	ldr	r2, [r3, #16]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9a:	b2d2      	uxtb	r2, r2
 8004e9c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea2:	1c5a      	adds	r2, r3, #1
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	2b03      	cmp	r3, #3
 8004ebe:	f040 8082 	bne.w	8004fc6 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ed0:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8004ed2:	e078      	b.n	8004fc6 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d074      	beq.n	8004fc6 <I2C_MasterReceive_RXNE+0x15a>
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d002      	beq.n	8004ee8 <I2C_MasterReceive_RXNE+0x7c>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d16e      	bne.n	8004fc6 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f001 fa7d 	bl	80063e8 <I2C_WaitOnSTOPRequestThroughIT>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d142      	bne.n	8004f7a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f02:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685a      	ldr	r2, [r3, #4]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f12:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	691a      	ldr	r2, [r3, #16]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1e:	b2d2      	uxtb	r2, r2
 8004f20:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f26:	1c5a      	adds	r2, r3, #1
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	3b01      	subs	r3, #1
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2220      	movs	r2, #32
 8004f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	2b40      	cmp	r3, #64	; 0x40
 8004f4c:	d10a      	bne.n	8004f64 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f7ff fdd4 	bl	8004b0a <HAL_I2C_MemRxCpltCallback>
}
 8004f62:	e030      	b.n	8004fc6 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2212      	movs	r2, #18
 8004f70:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f7ff fd89 	bl	8004a8a <HAL_I2C_MasterRxCpltCallback>
}
 8004f78:	e025      	b.n	8004fc6 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f88:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	691a      	ldr	r2, [r3, #16]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f94:	b2d2      	uxtb	r2, r2
 8004f96:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9c:	1c5a      	adds	r2, r3, #1
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	b29a      	uxth	r2, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f7ff fdac 	bl	8004b1e <HAL_I2C_ErrorCallback>
}
 8004fc6:	bf00      	nop
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b084      	sub	sp, #16
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fda:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	2b04      	cmp	r3, #4
 8004fe4:	d11b      	bne.n	800501e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	685a      	ldr	r2, [r3, #4]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ff4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	691a      	ldr	r2, [r3, #16]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005000:	b2d2      	uxtb	r2, r2
 8005002:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005008:	1c5a      	adds	r2, r3, #1
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005012:	b29b      	uxth	r3, r3
 8005014:	3b01      	subs	r3, #1
 8005016:	b29a      	uxth	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800501c:	e0bd      	b.n	800519a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005022:	b29b      	uxth	r3, r3
 8005024:	2b03      	cmp	r3, #3
 8005026:	d129      	bne.n	800507c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005036:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2b04      	cmp	r3, #4
 800503c:	d00a      	beq.n	8005054 <I2C_MasterReceive_BTF+0x86>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2b02      	cmp	r3, #2
 8005042:	d007      	beq.n	8005054 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005052:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	691a      	ldr	r2, [r3, #16]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005066:	1c5a      	adds	r2, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005070:	b29b      	uxth	r3, r3
 8005072:	3b01      	subs	r3, #1
 8005074:	b29a      	uxth	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800507a:	e08e      	b.n	800519a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005080:	b29b      	uxth	r3, r3
 8005082:	2b02      	cmp	r3, #2
 8005084:	d176      	bne.n	8005174 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2b01      	cmp	r3, #1
 800508a:	d002      	beq.n	8005092 <I2C_MasterReceive_BTF+0xc4>
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2b10      	cmp	r3, #16
 8005090:	d108      	bne.n	80050a4 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050a0:	601a      	str	r2, [r3, #0]
 80050a2:	e019      	b.n	80050d8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2b04      	cmp	r3, #4
 80050a8:	d002      	beq.n	80050b0 <I2C_MasterReceive_BTF+0xe2>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d108      	bne.n	80050c2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	e00a      	b.n	80050d8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2b10      	cmp	r3, #16
 80050c6:	d007      	beq.n	80050d8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050d6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	691a      	ldr	r2, [r3, #16]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e2:	b2d2      	uxtb	r2, r2
 80050e4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ea:	1c5a      	adds	r2, r3, #1
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	3b01      	subs	r3, #1
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	691a      	ldr	r2, [r3, #16]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005108:	b2d2      	uxtb	r2, r2
 800510a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005110:	1c5a      	adds	r2, r3, #1
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800511a:	b29b      	uxth	r3, r3
 800511c:	3b01      	subs	r3, #1
 800511e:	b29a      	uxth	r2, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685a      	ldr	r2, [r3, #4]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005132:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2220      	movs	r2, #32
 8005138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005142:	b2db      	uxtb	r3, r3
 8005144:	2b40      	cmp	r3, #64	; 0x40
 8005146:	d10a      	bne.n	800515e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f7ff fcd7 	bl	8004b0a <HAL_I2C_MemRxCpltCallback>
}
 800515c:	e01d      	b.n	800519a <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2212      	movs	r2, #18
 800516a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7ff fc8c 	bl	8004a8a <HAL_I2C_MasterRxCpltCallback>
}
 8005172:	e012      	b.n	800519a <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	691a      	ldr	r2, [r3, #16]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517e:	b2d2      	uxtb	r2, r2
 8005180:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005186:	1c5a      	adds	r2, r3, #1
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005190:	b29b      	uxth	r3, r3
 8005192:	3b01      	subs	r3, #1
 8005194:	b29a      	uxth	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800519a:	bf00      	nop
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b083      	sub	sp, #12
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b40      	cmp	r3, #64	; 0x40
 80051b4:	d117      	bne.n	80051e6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d109      	bne.n	80051d2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	461a      	mov	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80051ce:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80051d0:	e067      	b.n	80052a2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	f043 0301 	orr.w	r3, r3, #1
 80051dc:	b2da      	uxtb	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	611a      	str	r2, [r3, #16]
}
 80051e4:	e05d      	b.n	80052a2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051ee:	d133      	bne.n	8005258 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b21      	cmp	r3, #33	; 0x21
 80051fa:	d109      	bne.n	8005210 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005200:	b2db      	uxtb	r3, r3
 8005202:	461a      	mov	r2, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800520c:	611a      	str	r2, [r3, #16]
 800520e:	e008      	b.n	8005222 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005214:	b2db      	uxtb	r3, r3
 8005216:	f043 0301 	orr.w	r3, r3, #1
 800521a:	b2da      	uxtb	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005226:	2b00      	cmp	r3, #0
 8005228:	d004      	beq.n	8005234 <I2C_Master_SB+0x92>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800522e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005230:	2b00      	cmp	r3, #0
 8005232:	d108      	bne.n	8005246 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005238:	2b00      	cmp	r3, #0
 800523a:	d032      	beq.n	80052a2 <I2C_Master_SB+0x100>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005242:	2b00      	cmp	r3, #0
 8005244:	d02d      	beq.n	80052a2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005254:	605a      	str	r2, [r3, #4]
}
 8005256:	e024      	b.n	80052a2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800525c:	2b00      	cmp	r3, #0
 800525e:	d10e      	bne.n	800527e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005264:	b29b      	uxth	r3, r3
 8005266:	11db      	asrs	r3, r3, #7
 8005268:	b2db      	uxtb	r3, r3
 800526a:	f003 0306 	and.w	r3, r3, #6
 800526e:	b2db      	uxtb	r3, r3
 8005270:	f063 030f 	orn	r3, r3, #15
 8005274:	b2da      	uxtb	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	611a      	str	r2, [r3, #16]
}
 800527c:	e011      	b.n	80052a2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005282:	2b01      	cmp	r3, #1
 8005284:	d10d      	bne.n	80052a2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800528a:	b29b      	uxth	r3, r3
 800528c:	11db      	asrs	r3, r3, #7
 800528e:	b2db      	uxtb	r3, r3
 8005290:	f003 0306 	and.w	r3, r3, #6
 8005294:	b2db      	uxtb	r3, r3
 8005296:	f063 030e 	orn	r3, r3, #14
 800529a:	b2da      	uxtb	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	611a      	str	r2, [r3, #16]
}
 80052a2:	bf00      	nop
 80052a4:	370c      	adds	r7, #12
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr

080052ae <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80052ae:	b480      	push	{r7}
 80052b0:	b083      	sub	sp, #12
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d004      	beq.n	80052d4 <I2C_Master_ADD10+0x26>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d108      	bne.n	80052e6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d00c      	beq.n	80052f6 <I2C_Master_ADD10+0x48>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d007      	beq.n	80052f6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	685a      	ldr	r2, [r3, #4]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052f4:	605a      	str	r2, [r3, #4]
  }
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr

08005302 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005302:	b480      	push	{r7}
 8005304:	b091      	sub	sp, #68	; 0x44
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005310:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005318:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800531e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2b22      	cmp	r3, #34	; 0x22
 800532a:	f040 8169 	bne.w	8005600 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10f      	bne.n	8005356 <I2C_Master_ADDR+0x54>
 8005336:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800533a:	2b40      	cmp	r3, #64	; 0x40
 800533c:	d10b      	bne.n	8005356 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800533e:	2300      	movs	r3, #0
 8005340:	633b      	str	r3, [r7, #48]	; 0x30
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	695b      	ldr	r3, [r3, #20]
 8005348:	633b      	str	r3, [r7, #48]	; 0x30
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	633b      	str	r3, [r7, #48]	; 0x30
 8005352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005354:	e160      	b.n	8005618 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800535a:	2b00      	cmp	r3, #0
 800535c:	d11d      	bne.n	800539a <I2C_Master_ADDR+0x98>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005366:	d118      	bne.n	800539a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005368:	2300      	movs	r3, #0
 800536a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	699b      	ldr	r3, [r3, #24]
 800537a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800537c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800538c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005392:	1c5a      	adds	r2, r3, #1
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	651a      	str	r2, [r3, #80]	; 0x50
 8005398:	e13e      	b.n	8005618 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800539e:	b29b      	uxth	r3, r3
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d113      	bne.n	80053cc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053a4:	2300      	movs	r3, #0
 80053a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	699b      	ldr	r3, [r3, #24]
 80053b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80053b8:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053c8:	601a      	str	r2, [r3, #0]
 80053ca:	e115      	b.n	80055f8 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	f040 808a 	bne.w	80054ec <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80053d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053da:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80053de:	d137      	bne.n	8005450 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053ee:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053fe:	d113      	bne.n	8005428 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800540e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005410:	2300      	movs	r3, #0
 8005412:	627b      	str	r3, [r7, #36]	; 0x24
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	627b      	str	r3, [r7, #36]	; 0x24
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	627b      	str	r3, [r7, #36]	; 0x24
 8005424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005426:	e0e7      	b.n	80055f8 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005428:	2300      	movs	r3, #0
 800542a:	623b      	str	r3, [r7, #32]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	623b      	str	r3, [r7, #32]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	623b      	str	r3, [r7, #32]
 800543c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800544c:	601a      	str	r2, [r3, #0]
 800544e:	e0d3      	b.n	80055f8 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005452:	2b08      	cmp	r3, #8
 8005454:	d02e      	beq.n	80054b4 <I2C_Master_ADDR+0x1b2>
 8005456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005458:	2b20      	cmp	r3, #32
 800545a:	d02b      	beq.n	80054b4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800545c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800545e:	2b12      	cmp	r3, #18
 8005460:	d102      	bne.n	8005468 <I2C_Master_ADDR+0x166>
 8005462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005464:	2b01      	cmp	r3, #1
 8005466:	d125      	bne.n	80054b4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800546a:	2b04      	cmp	r3, #4
 800546c:	d00e      	beq.n	800548c <I2C_Master_ADDR+0x18a>
 800546e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005470:	2b02      	cmp	r3, #2
 8005472:	d00b      	beq.n	800548c <I2C_Master_ADDR+0x18a>
 8005474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005476:	2b10      	cmp	r3, #16
 8005478:	d008      	beq.n	800548c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005488:	601a      	str	r2, [r3, #0]
 800548a:	e007      	b.n	800549c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800549a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800549c:	2300      	movs	r3, #0
 800549e:	61fb      	str	r3, [r7, #28]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	61fb      	str	r3, [r7, #28]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	61fb      	str	r3, [r7, #28]
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	e0a1      	b.n	80055f8 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054c2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054c4:	2300      	movs	r3, #0
 80054c6:	61bb      	str	r3, [r7, #24]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	61bb      	str	r3, [r7, #24]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	699b      	ldr	r3, [r3, #24]
 80054d6:	61bb      	str	r3, [r7, #24]
 80054d8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054e8:	601a      	str	r2, [r3, #0]
 80054ea:	e085      	b.n	80055f8 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d14d      	bne.n	8005592 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80054f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054f8:	2b04      	cmp	r3, #4
 80054fa:	d016      	beq.n	800552a <I2C_Master_ADDR+0x228>
 80054fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d013      	beq.n	800552a <I2C_Master_ADDR+0x228>
 8005502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005504:	2b10      	cmp	r3, #16
 8005506:	d010      	beq.n	800552a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005516:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005526:	601a      	str	r2, [r3, #0]
 8005528:	e007      	b.n	800553a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005538:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005544:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005548:	d117      	bne.n	800557a <I2C_Master_ADDR+0x278>
 800554a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800554c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005550:	d00b      	beq.n	800556a <I2C_Master_ADDR+0x268>
 8005552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005554:	2b01      	cmp	r3, #1
 8005556:	d008      	beq.n	800556a <I2C_Master_ADDR+0x268>
 8005558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800555a:	2b08      	cmp	r3, #8
 800555c:	d005      	beq.n	800556a <I2C_Master_ADDR+0x268>
 800555e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005560:	2b10      	cmp	r3, #16
 8005562:	d002      	beq.n	800556a <I2C_Master_ADDR+0x268>
 8005564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005566:	2b20      	cmp	r3, #32
 8005568:	d107      	bne.n	800557a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	685a      	ldr	r2, [r3, #4]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005578:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800557a:	2300      	movs	r3, #0
 800557c:	617b      	str	r3, [r7, #20]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	617b      	str	r3, [r7, #20]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	617b      	str	r3, [r7, #20]
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	e032      	b.n	80055f8 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80055a0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055b0:	d117      	bne.n	80055e2 <I2C_Master_ADDR+0x2e0>
 80055b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80055b8:	d00b      	beq.n	80055d2 <I2C_Master_ADDR+0x2d0>
 80055ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d008      	beq.n	80055d2 <I2C_Master_ADDR+0x2d0>
 80055c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055c2:	2b08      	cmp	r3, #8
 80055c4:	d005      	beq.n	80055d2 <I2C_Master_ADDR+0x2d0>
 80055c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055c8:	2b10      	cmp	r3, #16
 80055ca:	d002      	beq.n	80055d2 <I2C_Master_ADDR+0x2d0>
 80055cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055ce:	2b20      	cmp	r3, #32
 80055d0:	d107      	bne.n	80055e2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	685a      	ldr	r2, [r3, #4]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80055e0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055e2:	2300      	movs	r3, #0
 80055e4:	613b      	str	r3, [r7, #16]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	613b      	str	r3, [r7, #16]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	699b      	ldr	r3, [r3, #24]
 80055f4:	613b      	str	r3, [r7, #16]
 80055f6:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80055fe:	e00b      	b.n	8005618 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005600:	2300      	movs	r3, #0
 8005602:	60fb      	str	r3, [r7, #12]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	60fb      	str	r3, [r7, #12]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	60fb      	str	r3, [r7, #12]
 8005614:	68fb      	ldr	r3, [r7, #12]
}
 8005616:	e7ff      	b.n	8005618 <I2C_Master_ADDR+0x316>
 8005618:	bf00      	nop
 800561a:	3744      	adds	r7, #68	; 0x44
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005632:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005638:	b29b      	uxth	r3, r3
 800563a:	2b00      	cmp	r3, #0
 800563c:	d02b      	beq.n	8005696 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005642:	781a      	ldrb	r2, [r3, #0]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564e:	1c5a      	adds	r2, r3, #1
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005658:	b29b      	uxth	r3, r3
 800565a:	3b01      	subs	r3, #1
 800565c:	b29a      	uxth	r2, r3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b00      	cmp	r3, #0
 800566a:	d114      	bne.n	8005696 <I2C_SlaveTransmit_TXE+0x72>
 800566c:	7bfb      	ldrb	r3, [r7, #15]
 800566e:	2b29      	cmp	r3, #41	; 0x29
 8005670:	d111      	bne.n	8005696 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	685a      	ldr	r2, [r3, #4]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005680:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2221      	movs	r2, #33	; 0x21
 8005686:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2228      	movs	r2, #40	; 0x28
 800568c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f7ff fa04 	bl	8004a9e <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005696:	bf00      	nop
 8005698:	3710      	adds	r7, #16
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}

0800569e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800569e:	b480      	push	{r7}
 80056a0:	b083      	sub	sp, #12
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d011      	beq.n	80056d4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b4:	781a      	ldrb	r2, [r3, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c0:	1c5a      	adds	r2, r3, #1
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	3b01      	subs	r3, #1
 80056ce:	b29a      	uxth	r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80056d4:	bf00      	nop
 80056d6:	370c      	adds	r7, #12
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056ee:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d02c      	beq.n	8005754 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	691a      	ldr	r2, [r3, #16]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005704:	b2d2      	uxtb	r2, r2
 8005706:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005716:	b29b      	uxth	r3, r3
 8005718:	3b01      	subs	r3, #1
 800571a:	b29a      	uxth	r2, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005724:	b29b      	uxth	r3, r3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d114      	bne.n	8005754 <I2C_SlaveReceive_RXNE+0x74>
 800572a:	7bfb      	ldrb	r3, [r7, #15]
 800572c:	2b2a      	cmp	r3, #42	; 0x2a
 800572e:	d111      	bne.n	8005754 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685a      	ldr	r2, [r3, #4]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800573e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2222      	movs	r2, #34	; 0x22
 8005744:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2228      	movs	r2, #40	; 0x28
 800574a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f7ff f9af 	bl	8004ab2 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005754:	bf00      	nop
 8005756:	3710      	adds	r7, #16
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005768:	b29b      	uxth	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d012      	beq.n	8005794 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	691a      	ldr	r2, [r3, #16]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005778:	b2d2      	uxtb	r2, r2
 800577a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005780:	1c5a      	adds	r2, r3, #1
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800578a:	b29b      	uxth	r3, r3
 800578c:	3b01      	subs	r3, #1
 800578e:	b29a      	uxth	r2, r3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80057aa:	2300      	movs	r3, #0
 80057ac:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80057ba:	2b28      	cmp	r3, #40	; 0x28
 80057bc:	d127      	bne.n	800580e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057cc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	089b      	lsrs	r3, r3, #2
 80057d2:	f003 0301 	and.w	r3, r3, #1
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d101      	bne.n	80057de <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80057da:	2301      	movs	r3, #1
 80057dc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	09db      	lsrs	r3, r3, #7
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d103      	bne.n	80057f2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	81bb      	strh	r3, [r7, #12]
 80057f0:	e002      	b.n	80057f8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005800:	89ba      	ldrh	r2, [r7, #12]
 8005802:	7bfb      	ldrb	r3, [r7, #15]
 8005804:	4619      	mov	r1, r3
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7ff f95d 	bl	8004ac6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800580c:	e008      	b.n	8005820 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f06f 0202 	mvn.w	r2, #2
 8005816:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005820:	bf00      	nop
 8005822:	3710      	adds	r7, #16
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005836:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005846:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005848:	2300      	movs	r3, #0
 800584a:	60bb      	str	r3, [r7, #8]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	60bb      	str	r3, [r7, #8]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f042 0201 	orr.w	r2, r2, #1
 8005862:	601a      	str	r2, [r3, #0]
 8005864:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005874:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005880:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005884:	d172      	bne.n	800596c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005886:	7bfb      	ldrb	r3, [r7, #15]
 8005888:	2b22      	cmp	r3, #34	; 0x22
 800588a:	d002      	beq.n	8005892 <I2C_Slave_STOPF+0x6a>
 800588c:	7bfb      	ldrb	r3, [r7, #15]
 800588e:	2b2a      	cmp	r3, #42	; 0x2a
 8005890:	d135      	bne.n	80058fe <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	b29a      	uxth	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d005      	beq.n	80058b6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ae:	f043 0204 	orr.w	r2, r3, #4
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	685a      	ldr	r2, [r3, #4]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058c4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7fe f83e 	bl	800394c <HAL_DMA_GetState>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d049      	beq.n	800596a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058da:	4a69      	ldr	r2, [pc, #420]	; (8005a80 <I2C_Slave_STOPF+0x258>)
 80058dc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7fd fe86 	bl	80035f4 <HAL_DMA_Abort_IT>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d03d      	beq.n	800596a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80058f8:	4610      	mov	r0, r2
 80058fa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80058fc:	e035      	b.n	800596a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	b29a      	uxth	r2, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005910:	b29b      	uxth	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d005      	beq.n	8005922 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591a:	f043 0204 	orr.w	r2, r3, #4
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	685a      	ldr	r2, [r3, #4]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005930:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005936:	4618      	mov	r0, r3
 8005938:	f7fe f808 	bl	800394c <HAL_DMA_GetState>
 800593c:	4603      	mov	r3, r0
 800593e:	2b01      	cmp	r3, #1
 8005940:	d014      	beq.n	800596c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005946:	4a4e      	ldr	r2, [pc, #312]	; (8005a80 <I2C_Slave_STOPF+0x258>)
 8005948:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800594e:	4618      	mov	r0, r3
 8005950:	f7fd fe50 	bl	80035f4 <HAL_DMA_Abort_IT>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d008      	beq.n	800596c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800595e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005964:	4610      	mov	r0, r2
 8005966:	4798      	blx	r3
 8005968:	e000      	b.n	800596c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800596a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005970:	b29b      	uxth	r3, r3
 8005972:	2b00      	cmp	r3, #0
 8005974:	d03e      	beq.n	80059f4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	695b      	ldr	r3, [r3, #20]
 800597c:	f003 0304 	and.w	r3, r3, #4
 8005980:	2b04      	cmp	r3, #4
 8005982:	d112      	bne.n	80059aa <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	691a      	ldr	r2, [r3, #16]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598e:	b2d2      	uxtb	r2, r2
 8005990:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005996:	1c5a      	adds	r2, r3, #1
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	3b01      	subs	r3, #1
 80059a4:	b29a      	uxth	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b4:	2b40      	cmp	r3, #64	; 0x40
 80059b6:	d112      	bne.n	80059de <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	691a      	ldr	r2, [r3, #16]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c2:	b2d2      	uxtb	r2, r2
 80059c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ca:	1c5a      	adds	r2, r3, #1
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	3b01      	subs	r3, #1
 80059d8:	b29a      	uxth	r2, r3
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d005      	beq.n	80059f4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ec:	f043 0204 	orr.w	r2, r3, #4
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d003      	beq.n	8005a04 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 f843 	bl	8005a88 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005a02:	e039      	b.n	8005a78 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005a04:	7bfb      	ldrb	r3, [r7, #15]
 8005a06:	2b2a      	cmp	r3, #42	; 0x2a
 8005a08:	d109      	bne.n	8005a1e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2228      	movs	r2, #40	; 0x28
 8005a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f7ff f84a 	bl	8004ab2 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b28      	cmp	r3, #40	; 0x28
 8005a28:	d111      	bne.n	8005a4e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a15      	ldr	r2, [pc, #84]	; (8005a84 <I2C_Slave_STOPF+0x25c>)
 8005a2e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2220      	movs	r2, #32
 8005a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f7ff f84b 	bl	8004ae2 <HAL_I2C_ListenCpltCallback>
}
 8005a4c:	e014      	b.n	8005a78 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a52:	2b22      	cmp	r3, #34	; 0x22
 8005a54:	d002      	beq.n	8005a5c <I2C_Slave_STOPF+0x234>
 8005a56:	7bfb      	ldrb	r3, [r7, #15]
 8005a58:	2b22      	cmp	r3, #34	; 0x22
 8005a5a:	d10d      	bne.n	8005a78 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2220      	movs	r2, #32
 8005a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f7ff f81d 	bl	8004ab2 <HAL_I2C_SlaveRxCpltCallback>
}
 8005a78:	bf00      	nop
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	08005fe9 	.word	0x08005fe9
 8005a84:	ffff0000 	.word	0xffff0000

08005a88 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a96:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a9e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005aa0:	7bbb      	ldrb	r3, [r7, #14]
 8005aa2:	2b10      	cmp	r3, #16
 8005aa4:	d002      	beq.n	8005aac <I2C_ITError+0x24>
 8005aa6:	7bbb      	ldrb	r3, [r7, #14]
 8005aa8:	2b40      	cmp	r3, #64	; 0x40
 8005aaa:	d10a      	bne.n	8005ac2 <I2C_ITError+0x3a>
 8005aac:	7bfb      	ldrb	r3, [r7, #15]
 8005aae:	2b22      	cmp	r3, #34	; 0x22
 8005ab0:	d107      	bne.n	8005ac2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ac0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005ac2:	7bfb      	ldrb	r3, [r7, #15]
 8005ac4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005ac8:	2b28      	cmp	r3, #40	; 0x28
 8005aca:	d107      	bne.n	8005adc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2228      	movs	r2, #40	; 0x28
 8005ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005ada:	e015      	b.n	8005b08 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ae6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005aea:	d00a      	beq.n	8005b02 <I2C_ITError+0x7a>
 8005aec:	7bfb      	ldrb	r3, [r7, #15]
 8005aee:	2b60      	cmp	r3, #96	; 0x60
 8005af0:	d007      	beq.n	8005b02 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2220      	movs	r2, #32
 8005af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b16:	d162      	bne.n	8005bde <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	685a      	ldr	r2, [r3, #4]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b26:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d020      	beq.n	8005b78 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b3a:	4a6a      	ldr	r2, [pc, #424]	; (8005ce4 <I2C_ITError+0x25c>)
 8005b3c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7fd fd56 	bl	80035f4 <HAL_DMA_Abort_IT>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f000 8089 	beq.w	8005c62 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f022 0201 	bic.w	r2, r2, #1
 8005b5e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2220      	movs	r2, #32
 8005b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005b72:	4610      	mov	r0, r2
 8005b74:	4798      	blx	r3
 8005b76:	e074      	b.n	8005c62 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b7c:	4a59      	ldr	r2, [pc, #356]	; (8005ce4 <I2C_ITError+0x25c>)
 8005b7e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7fd fd35 	bl	80035f4 <HAL_DMA_Abort_IT>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d068      	beq.n	8005c62 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b9a:	2b40      	cmp	r3, #64	; 0x40
 8005b9c:	d10b      	bne.n	8005bb6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	691a      	ldr	r2, [r3, #16]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba8:	b2d2      	uxtb	r2, r2
 8005baa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb0:	1c5a      	adds	r2, r3, #1
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f022 0201 	bic.w	r2, r2, #1
 8005bc4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2220      	movs	r2, #32
 8005bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bd8:	4610      	mov	r0, r2
 8005bda:	4798      	blx	r3
 8005bdc:	e041      	b.n	8005c62 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b60      	cmp	r3, #96	; 0x60
 8005be8:	d125      	bne.n	8005c36 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2220      	movs	r2, #32
 8005bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c02:	2b40      	cmp	r3, #64	; 0x40
 8005c04:	d10b      	bne.n	8005c1e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	691a      	ldr	r2, [r3, #16]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c10:	b2d2      	uxtb	r2, r2
 8005c12:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c18:	1c5a      	adds	r2, r3, #1
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f022 0201 	bic.w	r2, r2, #1
 8005c2c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f7fe ff7f 	bl	8004b32 <HAL_I2C_AbortCpltCallback>
 8005c34:	e015      	b.n	8005c62 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	695b      	ldr	r3, [r3, #20]
 8005c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c40:	2b40      	cmp	r3, #64	; 0x40
 8005c42:	d10b      	bne.n	8005c5c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	691a      	ldr	r2, [r3, #16]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c4e:	b2d2      	uxtb	r2, r2
 8005c50:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c56:	1c5a      	adds	r2, r3, #1
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f7fe ff5e 	bl	8004b1e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c66:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	f003 0301 	and.w	r3, r3, #1
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d10e      	bne.n	8005c90 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d109      	bne.n	8005c90 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d104      	bne.n	8005c90 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d007      	beq.n	8005ca0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685a      	ldr	r2, [r3, #4]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005c9e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ca6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cac:	f003 0304 	and.w	r3, r3, #4
 8005cb0:	2b04      	cmp	r3, #4
 8005cb2:	d113      	bne.n	8005cdc <I2C_ITError+0x254>
 8005cb4:	7bfb      	ldrb	r3, [r7, #15]
 8005cb6:	2b28      	cmp	r3, #40	; 0x28
 8005cb8:	d110      	bne.n	8005cdc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a0a      	ldr	r2, [pc, #40]	; (8005ce8 <I2C_ITError+0x260>)
 8005cbe:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2220      	movs	r2, #32
 8005cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f7fe ff03 	bl	8004ae2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005cdc:	bf00      	nop
 8005cde:	3710      	adds	r7, #16
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	08005fe9 	.word	0x08005fe9
 8005ce8:	ffff0000 	.word	0xffff0000

08005cec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b088      	sub	sp, #32
 8005cf0:	af02      	add	r7, sp, #8
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	4608      	mov	r0, r1
 8005cf6:	4611      	mov	r1, r2
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	817b      	strh	r3, [r7, #10]
 8005cfe:	460b      	mov	r3, r1
 8005d00:	813b      	strh	r3, [r7, #8]
 8005d02:	4613      	mov	r3, r2
 8005d04:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d14:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d18:	9300      	str	r3, [sp, #0]
 8005d1a:	6a3b      	ldr	r3, [r7, #32]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d22:	68f8      	ldr	r0, [r7, #12]
 8005d24:	f000 fa08 	bl	8006138 <I2C_WaitOnFlagUntilTimeout>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00d      	beq.n	8005d4a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d3c:	d103      	bne.n	8005d46 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d44:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e05f      	b.n	8005e0a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d4a:	897b      	ldrh	r3, [r7, #10]
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	461a      	mov	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005d58:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d5c:	6a3a      	ldr	r2, [r7, #32]
 8005d5e:	492d      	ldr	r1, [pc, #180]	; (8005e14 <I2C_RequestMemoryWrite+0x128>)
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 fa40 	bl	80061e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d001      	beq.n	8005d70 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e04c      	b.n	8005e0a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d70:	2300      	movs	r3, #0
 8005d72:	617b      	str	r3, [r7, #20]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	617b      	str	r3, [r7, #20]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	617b      	str	r3, [r7, #20]
 8005d84:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d88:	6a39      	ldr	r1, [r7, #32]
 8005d8a:	68f8      	ldr	r0, [r7, #12]
 8005d8c:	f000 faaa 	bl	80062e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d00d      	beq.n	8005db2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d9a:	2b04      	cmp	r3, #4
 8005d9c:	d107      	bne.n	8005dae <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e02b      	b.n	8005e0a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005db2:	88fb      	ldrh	r3, [r7, #6]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d105      	bne.n	8005dc4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005db8:	893b      	ldrh	r3, [r7, #8]
 8005dba:	b2da      	uxtb	r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	611a      	str	r2, [r3, #16]
 8005dc2:	e021      	b.n	8005e08 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005dc4:	893b      	ldrh	r3, [r7, #8]
 8005dc6:	0a1b      	lsrs	r3, r3, #8
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dd4:	6a39      	ldr	r1, [r7, #32]
 8005dd6:	68f8      	ldr	r0, [r7, #12]
 8005dd8:	f000 fa84 	bl	80062e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00d      	beq.n	8005dfe <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de6:	2b04      	cmp	r3, #4
 8005de8:	d107      	bne.n	8005dfa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005df8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e005      	b.n	8005e0a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005dfe:	893b      	ldrh	r3, [r7, #8]
 8005e00:	b2da      	uxtb	r2, r3
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3718      	adds	r7, #24
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	00010002 	.word	0x00010002

08005e18 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b088      	sub	sp, #32
 8005e1c:	af02      	add	r7, sp, #8
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	4608      	mov	r0, r1
 8005e22:	4611      	mov	r1, r2
 8005e24:	461a      	mov	r2, r3
 8005e26:	4603      	mov	r3, r0
 8005e28:	817b      	strh	r3, [r7, #10]
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	813b      	strh	r3, [r7, #8]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e40:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e50:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e54:	9300      	str	r3, [sp, #0]
 8005e56:	6a3b      	ldr	r3, [r7, #32]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005e5e:	68f8      	ldr	r0, [r7, #12]
 8005e60:	f000 f96a 	bl	8006138 <I2C_WaitOnFlagUntilTimeout>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00d      	beq.n	8005e86 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e78:	d103      	bne.n	8005e82 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e80:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005e82:	2303      	movs	r3, #3
 8005e84:	e0aa      	b.n	8005fdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e86:	897b      	ldrh	r3, [r7, #10]
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005e94:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e98:	6a3a      	ldr	r2, [r7, #32]
 8005e9a:	4952      	ldr	r1, [pc, #328]	; (8005fe4 <I2C_RequestMemoryRead+0x1cc>)
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f000 f9a2 	bl	80061e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d001      	beq.n	8005eac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e097      	b.n	8005fdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eac:	2300      	movs	r3, #0
 8005eae:	617b      	str	r3, [r7, #20]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	617b      	str	r3, [r7, #20]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	699b      	ldr	r3, [r3, #24]
 8005ebe:	617b      	str	r3, [r7, #20]
 8005ec0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ec2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ec4:	6a39      	ldr	r1, [r7, #32]
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f000 fa0c 	bl	80062e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d00d      	beq.n	8005eee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed6:	2b04      	cmp	r3, #4
 8005ed8:	d107      	bne.n	8005eea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ee8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e076      	b.n	8005fdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005eee:	88fb      	ldrh	r3, [r7, #6]
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d105      	bne.n	8005f00 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ef4:	893b      	ldrh	r3, [r7, #8]
 8005ef6:	b2da      	uxtb	r2, r3
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	611a      	str	r2, [r3, #16]
 8005efe:	e021      	b.n	8005f44 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f00:	893b      	ldrh	r3, [r7, #8]
 8005f02:	0a1b      	lsrs	r3, r3, #8
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	b2da      	uxtb	r2, r3
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f10:	6a39      	ldr	r1, [r7, #32]
 8005f12:	68f8      	ldr	r0, [r7, #12]
 8005f14:	f000 f9e6 	bl	80062e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00d      	beq.n	8005f3a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f22:	2b04      	cmp	r3, #4
 8005f24:	d107      	bne.n	8005f36 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f34:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e050      	b.n	8005fdc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f3a:	893b      	ldrh	r3, [r7, #8]
 8005f3c:	b2da      	uxtb	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f46:	6a39      	ldr	r1, [r7, #32]
 8005f48:	68f8      	ldr	r0, [r7, #12]
 8005f4a:	f000 f9cb 	bl	80062e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d00d      	beq.n	8005f70 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f58:	2b04      	cmp	r3, #4
 8005f5a:	d107      	bne.n	8005f6c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f6a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e035      	b.n	8005fdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f7e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f82:	9300      	str	r3, [sp, #0]
 8005f84:	6a3b      	ldr	r3, [r7, #32]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	f000 f8d3 	bl	8006138 <I2C_WaitOnFlagUntilTimeout>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00d      	beq.n	8005fb4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fa6:	d103      	bne.n	8005fb0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005fae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005fb0:	2303      	movs	r3, #3
 8005fb2:	e013      	b.n	8005fdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005fb4:	897b      	ldrh	r3, [r7, #10]
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	f043 0301 	orr.w	r3, r3, #1
 8005fbc:	b2da      	uxtb	r2, r3
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc6:	6a3a      	ldr	r2, [r7, #32]
 8005fc8:	4906      	ldr	r1, [pc, #24]	; (8005fe4 <I2C_RequestMemoryRead+0x1cc>)
 8005fca:	68f8      	ldr	r0, [r7, #12]
 8005fcc:	f000 f90b 	bl	80061e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d001      	beq.n	8005fda <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e000      	b.n	8005fdc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005fda:	2300      	movs	r3, #0
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3718      	adds	r7, #24
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	00010002 	.word	0x00010002

08005fe8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b086      	sub	sp, #24
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006000:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006002:	4b4b      	ldr	r3, [pc, #300]	; (8006130 <I2C_DMAAbort+0x148>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	08db      	lsrs	r3, r3, #3
 8006008:	4a4a      	ldr	r2, [pc, #296]	; (8006134 <I2C_DMAAbort+0x14c>)
 800600a:	fba2 2303 	umull	r2, r3, r2, r3
 800600e:	0a1a      	lsrs	r2, r3, #8
 8006010:	4613      	mov	r3, r2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4413      	add	r3, r2
 8006016:	00da      	lsls	r2, r3, #3
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d106      	bne.n	8006030 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006026:	f043 0220 	orr.w	r2, r3, #32
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800602e:	e00a      	b.n	8006046 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	3b01      	subs	r3, #1
 8006034:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006040:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006044:	d0ea      	beq.n	800601c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800604a:	2b00      	cmp	r3, #0
 800604c:	d003      	beq.n	8006056 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006052:	2200      	movs	r2, #0
 8006054:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800605a:	2b00      	cmp	r3, #0
 800605c:	d003      	beq.n	8006066 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006062:	2200      	movs	r2, #0
 8006064:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006074:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	2200      	movs	r2, #0
 800607a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006080:	2b00      	cmp	r3, #0
 8006082:	d003      	beq.n	800608c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006088:	2200      	movs	r2, #0
 800608a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006090:	2b00      	cmp	r3, #0
 8006092:	d003      	beq.n	800609c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006098:	2200      	movs	r2, #0
 800609a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f022 0201 	bic.w	r2, r2, #1
 80060aa:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	2b60      	cmp	r3, #96	; 0x60
 80060b6:	d10e      	bne.n	80060d6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	2220      	movs	r2, #32
 80060bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	2200      	movs	r2, #0
 80060cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80060ce:	6978      	ldr	r0, [r7, #20]
 80060d0:	f7fe fd2f 	bl	8004b32 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80060d4:	e027      	b.n	8006126 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80060d6:	7cfb      	ldrb	r3, [r7, #19]
 80060d8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80060dc:	2b28      	cmp	r3, #40	; 0x28
 80060de:	d117      	bne.n	8006110 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f042 0201 	orr.w	r2, r2, #1
 80060ee:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80060fe:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	2200      	movs	r2, #0
 8006104:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	2228      	movs	r2, #40	; 0x28
 800610a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800610e:	e007      	b.n	8006120 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	2220      	movs	r2, #32
 8006114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	2200      	movs	r2, #0
 800611c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006120:	6978      	ldr	r0, [r7, #20]
 8006122:	f7fe fcfc 	bl	8004b1e <HAL_I2C_ErrorCallback>
}
 8006126:	bf00      	nop
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	20000000 	.word	0x20000000
 8006134:	14f8b589 	.word	0x14f8b589

08006138 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	603b      	str	r3, [r7, #0]
 8006144:	4613      	mov	r3, r2
 8006146:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006148:	e025      	b.n	8006196 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006150:	d021      	beq.n	8006196 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006152:	f7fd f813 	bl	800317c <HAL_GetTick>
 8006156:	4602      	mov	r2, r0
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	429a      	cmp	r2, r3
 8006160:	d302      	bcc.n	8006168 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d116      	bne.n	8006196 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2220      	movs	r2, #32
 8006172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006182:	f043 0220 	orr.w	r2, r3, #32
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e023      	b.n	80061de <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	0c1b      	lsrs	r3, r3, #16
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b01      	cmp	r3, #1
 800619e:	d10d      	bne.n	80061bc <I2C_WaitOnFlagUntilTimeout+0x84>
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	43da      	mvns	r2, r3
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	4013      	ands	r3, r2
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	bf0c      	ite	eq
 80061b2:	2301      	moveq	r3, #1
 80061b4:	2300      	movne	r3, #0
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	461a      	mov	r2, r3
 80061ba:	e00c      	b.n	80061d6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	43da      	mvns	r2, r3
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	4013      	ands	r3, r2
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	bf0c      	ite	eq
 80061ce:	2301      	moveq	r3, #1
 80061d0:	2300      	movne	r3, #0
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	461a      	mov	r2, r3
 80061d6:	79fb      	ldrb	r3, [r7, #7]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d0b6      	beq.n	800614a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80061dc:	2300      	movs	r3, #0
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}

080061e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80061e6:	b580      	push	{r7, lr}
 80061e8:	b084      	sub	sp, #16
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	60f8      	str	r0, [r7, #12]
 80061ee:	60b9      	str	r1, [r7, #8]
 80061f0:	607a      	str	r2, [r7, #4]
 80061f2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80061f4:	e051      	b.n	800629a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	695b      	ldr	r3, [r3, #20]
 80061fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006200:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006204:	d123      	bne.n	800624e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006214:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800621e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2220      	movs	r2, #32
 800622a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800623a:	f043 0204 	orr.w	r2, r3, #4
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2200      	movs	r2, #0
 8006246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e046      	b.n	80062dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006254:	d021      	beq.n	800629a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006256:	f7fc ff91 	bl	800317c <HAL_GetTick>
 800625a:	4602      	mov	r2, r0
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	1ad3      	subs	r3, r2, r3
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	429a      	cmp	r2, r3
 8006264:	d302      	bcc.n	800626c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d116      	bne.n	800629a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2200      	movs	r2, #0
 8006270:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2220      	movs	r2, #32
 8006276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006286:	f043 0220 	orr.w	r2, r3, #32
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e020      	b.n	80062dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	0c1b      	lsrs	r3, r3, #16
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d10c      	bne.n	80062be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	43da      	mvns	r2, r3
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	4013      	ands	r3, r2
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	bf14      	ite	ne
 80062b6:	2301      	movne	r3, #1
 80062b8:	2300      	moveq	r3, #0
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	e00b      	b.n	80062d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	699b      	ldr	r3, [r3, #24]
 80062c4:	43da      	mvns	r2, r3
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	4013      	ands	r3, r2
 80062ca:	b29b      	uxth	r3, r3
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	bf14      	ite	ne
 80062d0:	2301      	movne	r3, #1
 80062d2:	2300      	moveq	r3, #0
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d18d      	bne.n	80061f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60f8      	str	r0, [r7, #12]
 80062ec:	60b9      	str	r1, [r7, #8]
 80062ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80062f0:	e02d      	b.n	800634e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f000 f900 	bl	80064f8 <I2C_IsAcknowledgeFailed>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e02d      	b.n	800635e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006308:	d021      	beq.n	800634e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800630a:	f7fc ff37 	bl	800317c <HAL_GetTick>
 800630e:	4602      	mov	r2, r0
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	1ad3      	subs	r3, r2, r3
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	429a      	cmp	r2, r3
 8006318:	d302      	bcc.n	8006320 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d116      	bne.n	800634e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2200      	movs	r2, #0
 8006324:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2220      	movs	r2, #32
 800632a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2200      	movs	r2, #0
 8006332:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800633a:	f043 0220 	orr.w	r2, r3, #32
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2200      	movs	r2, #0
 8006346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e007      	b.n	800635e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	695b      	ldr	r3, [r3, #20]
 8006354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006358:	2b80      	cmp	r3, #128	; 0x80
 800635a:	d1ca      	bne.n	80062f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3710      	adds	r7, #16
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b084      	sub	sp, #16
 800636a:	af00      	add	r7, sp, #0
 800636c:	60f8      	str	r0, [r7, #12]
 800636e:	60b9      	str	r1, [r7, #8]
 8006370:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006372:	e02d      	b.n	80063d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006374:	68f8      	ldr	r0, [r7, #12]
 8006376:	f000 f8bf 	bl	80064f8 <I2C_IsAcknowledgeFailed>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d001      	beq.n	8006384 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e02d      	b.n	80063e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800638a:	d021      	beq.n	80063d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800638c:	f7fc fef6 	bl	800317c <HAL_GetTick>
 8006390:	4602      	mov	r2, r0
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	1ad3      	subs	r3, r2, r3
 8006396:	68ba      	ldr	r2, [r7, #8]
 8006398:	429a      	cmp	r2, r3
 800639a:	d302      	bcc.n	80063a2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d116      	bne.n	80063d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2220      	movs	r2, #32
 80063ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2200      	movs	r2, #0
 80063b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063bc:	f043 0220 	orr.w	r2, r3, #32
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e007      	b.n	80063e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	695b      	ldr	r3, [r3, #20]
 80063d6:	f003 0304 	and.w	r3, r3, #4
 80063da:	2b04      	cmp	r3, #4
 80063dc:	d1ca      	bne.n	8006374 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3710      	adds	r7, #16
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b085      	sub	sp, #20
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80063f0:	2300      	movs	r3, #0
 80063f2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80063f4:	4b13      	ldr	r3, [pc, #76]	; (8006444 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	08db      	lsrs	r3, r3, #3
 80063fa:	4a13      	ldr	r2, [pc, #76]	; (8006448 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80063fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006400:	0a1a      	lsrs	r2, r3, #8
 8006402:	4613      	mov	r3, r2
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	4413      	add	r3, r2
 8006408:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	3b01      	subs	r3, #1
 800640e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d107      	bne.n	8006426 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641a:	f043 0220 	orr.w	r2, r3, #32
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e008      	b.n	8006438 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006430:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006434:	d0e9      	beq.n	800640a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006436:	2300      	movs	r3, #0
}
 8006438:	4618      	mov	r0, r3
 800643a:	3714      	adds	r7, #20
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr
 8006444:	20000000 	.word	0x20000000
 8006448:	14f8b589 	.word	0x14f8b589

0800644c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006458:	e042      	b.n	80064e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	f003 0310 	and.w	r3, r3, #16
 8006464:	2b10      	cmp	r3, #16
 8006466:	d119      	bne.n	800649c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f06f 0210 	mvn.w	r2, #16
 8006470:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2200      	movs	r2, #0
 8006476:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2220      	movs	r2, #32
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e029      	b.n	80064f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800649c:	f7fc fe6e 	bl	800317c <HAL_GetTick>
 80064a0:	4602      	mov	r2, r0
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	1ad3      	subs	r3, r2, r3
 80064a6:	68ba      	ldr	r2, [r7, #8]
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d302      	bcc.n	80064b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d116      	bne.n	80064e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2200      	movs	r2, #0
 80064b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2220      	movs	r2, #32
 80064bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064cc:	f043 0220 	orr.w	r2, r3, #32
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2200      	movs	r2, #0
 80064d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	e007      	b.n	80064f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064ea:	2b40      	cmp	r3, #64	; 0x40
 80064ec:	d1b5      	bne.n	800645a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3710      	adds	r7, #16
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800650a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800650e:	d11b      	bne.n	8006548 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006518:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2220      	movs	r2, #32
 8006524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006534:	f043 0204 	orr.w	r2, r3, #4
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e000      	b.n	800654a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	370c      	adds	r7, #12
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006562:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006566:	d103      	bne.n	8006570 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800656e:	e007      	b.n	8006580 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006574:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006578:	d102      	bne.n	8006580 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2208      	movs	r2, #8
 800657e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006580:	bf00      	nop
 8006582:	370c      	adds	r7, #12
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr

0800658c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b20      	cmp	r3, #32
 80065a0:	d129      	bne.n	80065f6 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2224      	movs	r2, #36	; 0x24
 80065a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f022 0201 	bic.w	r2, r2, #1
 80065b8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f022 0210 	bic.w	r2, r2, #16
 80065c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	683a      	ldr	r2, [r7, #0]
 80065d6:	430a      	orrs	r2, r1
 80065d8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f042 0201 	orr.w	r2, r2, #1
 80065e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2220      	movs	r2, #32
 80065ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80065f2:	2300      	movs	r3, #0
 80065f4:	e000      	b.n	80065f8 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80065f6:	2302      	movs	r3, #2
  }
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	370c      	adds	r7, #12
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800660e:	2300      	movs	r3, #0
 8006610:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006618:	b2db      	uxtb	r3, r3
 800661a:	2b20      	cmp	r3, #32
 800661c:	d12a      	bne.n	8006674 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2224      	movs	r2, #36	; 0x24
 8006622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f022 0201 	bic.w	r2, r2, #1
 8006634:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800663e:	89fb      	ldrh	r3, [r7, #14]
 8006640:	f023 030f 	bic.w	r3, r3, #15
 8006644:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	b29a      	uxth	r2, r3
 800664a:	89fb      	ldrh	r3, [r7, #14]
 800664c:	4313      	orrs	r3, r2
 800664e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	89fa      	ldrh	r2, [r7, #14]
 8006656:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f042 0201 	orr.w	r2, r2, #1
 8006666:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2220      	movs	r2, #32
 800666c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006670:	2300      	movs	r3, #0
 8006672:	e000      	b.n	8006676 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006674:	2302      	movs	r3, #2
  }
}
 8006676:	4618      	mov	r0, r3
 8006678:	3714      	adds	r7, #20
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr
	...

08006684 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b086      	sub	sp, #24
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d101      	bne.n	8006696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e264      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d075      	beq.n	800678e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80066a2:	4ba3      	ldr	r3, [pc, #652]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f003 030c 	and.w	r3, r3, #12
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	d00c      	beq.n	80066c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066ae:	4ba0      	ldr	r3, [pc, #640]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80066b6:	2b08      	cmp	r3, #8
 80066b8:	d112      	bne.n	80066e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066ba:	4b9d      	ldr	r3, [pc, #628]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066c6:	d10b      	bne.n	80066e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066c8:	4b99      	ldr	r3, [pc, #612]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d05b      	beq.n	800678c <HAL_RCC_OscConfig+0x108>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d157      	bne.n	800678c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e23f      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066e8:	d106      	bne.n	80066f8 <HAL_RCC_OscConfig+0x74>
 80066ea:	4b91      	ldr	r3, [pc, #580]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a90      	ldr	r2, [pc, #576]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80066f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066f4:	6013      	str	r3, [r2, #0]
 80066f6:	e01d      	b.n	8006734 <HAL_RCC_OscConfig+0xb0>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006700:	d10c      	bne.n	800671c <HAL_RCC_OscConfig+0x98>
 8006702:	4b8b      	ldr	r3, [pc, #556]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a8a      	ldr	r2, [pc, #552]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006708:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800670c:	6013      	str	r3, [r2, #0]
 800670e:	4b88      	ldr	r3, [pc, #544]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a87      	ldr	r2, [pc, #540]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006718:	6013      	str	r3, [r2, #0]
 800671a:	e00b      	b.n	8006734 <HAL_RCC_OscConfig+0xb0>
 800671c:	4b84      	ldr	r3, [pc, #528]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a83      	ldr	r2, [pc, #524]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006726:	6013      	str	r3, [r2, #0]
 8006728:	4b81      	ldr	r3, [pc, #516]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a80      	ldr	r2, [pc, #512]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 800672e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006732:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d013      	beq.n	8006764 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800673c:	f7fc fd1e 	bl	800317c <HAL_GetTick>
 8006740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006742:	e008      	b.n	8006756 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006744:	f7fc fd1a 	bl	800317c <HAL_GetTick>
 8006748:	4602      	mov	r2, r0
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	1ad3      	subs	r3, r2, r3
 800674e:	2b64      	cmp	r3, #100	; 0x64
 8006750:	d901      	bls.n	8006756 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	e204      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006756:	4b76      	ldr	r3, [pc, #472]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d0f0      	beq.n	8006744 <HAL_RCC_OscConfig+0xc0>
 8006762:	e014      	b.n	800678e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006764:	f7fc fd0a 	bl	800317c <HAL_GetTick>
 8006768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800676a:	e008      	b.n	800677e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800676c:	f7fc fd06 	bl	800317c <HAL_GetTick>
 8006770:	4602      	mov	r2, r0
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	1ad3      	subs	r3, r2, r3
 8006776:	2b64      	cmp	r3, #100	; 0x64
 8006778:	d901      	bls.n	800677e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e1f0      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800677e:	4b6c      	ldr	r3, [pc, #432]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1f0      	bne.n	800676c <HAL_RCC_OscConfig+0xe8>
 800678a:	e000      	b.n	800678e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800678c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 0302 	and.w	r3, r3, #2
 8006796:	2b00      	cmp	r3, #0
 8006798:	d063      	beq.n	8006862 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800679a:	4b65      	ldr	r3, [pc, #404]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	f003 030c 	and.w	r3, r3, #12
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d00b      	beq.n	80067be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067a6:	4b62      	ldr	r3, [pc, #392]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80067ae:	2b08      	cmp	r3, #8
 80067b0:	d11c      	bne.n	80067ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067b2:	4b5f      	ldr	r3, [pc, #380]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d116      	bne.n	80067ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067be:	4b5c      	ldr	r3, [pc, #368]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0302 	and.w	r3, r3, #2
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d005      	beq.n	80067d6 <HAL_RCC_OscConfig+0x152>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d001      	beq.n	80067d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e1c4      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067d6:	4b56      	ldr	r3, [pc, #344]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	691b      	ldr	r3, [r3, #16]
 80067e2:	00db      	lsls	r3, r3, #3
 80067e4:	4952      	ldr	r1, [pc, #328]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80067e6:	4313      	orrs	r3, r2
 80067e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067ea:	e03a      	b.n	8006862 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	68db      	ldr	r3, [r3, #12]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d020      	beq.n	8006836 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067f4:	4b4f      	ldr	r3, [pc, #316]	; (8006934 <HAL_RCC_OscConfig+0x2b0>)
 80067f6:	2201      	movs	r2, #1
 80067f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067fa:	f7fc fcbf 	bl	800317c <HAL_GetTick>
 80067fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006800:	e008      	b.n	8006814 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006802:	f7fc fcbb 	bl	800317c <HAL_GetTick>
 8006806:	4602      	mov	r2, r0
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	1ad3      	subs	r3, r2, r3
 800680c:	2b02      	cmp	r3, #2
 800680e:	d901      	bls.n	8006814 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006810:	2303      	movs	r3, #3
 8006812:	e1a5      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006814:	4b46      	ldr	r3, [pc, #280]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0302 	and.w	r3, r3, #2
 800681c:	2b00      	cmp	r3, #0
 800681e:	d0f0      	beq.n	8006802 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006820:	4b43      	ldr	r3, [pc, #268]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	00db      	lsls	r3, r3, #3
 800682e:	4940      	ldr	r1, [pc, #256]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006830:	4313      	orrs	r3, r2
 8006832:	600b      	str	r3, [r1, #0]
 8006834:	e015      	b.n	8006862 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006836:	4b3f      	ldr	r3, [pc, #252]	; (8006934 <HAL_RCC_OscConfig+0x2b0>)
 8006838:	2200      	movs	r2, #0
 800683a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800683c:	f7fc fc9e 	bl	800317c <HAL_GetTick>
 8006840:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006842:	e008      	b.n	8006856 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006844:	f7fc fc9a 	bl	800317c <HAL_GetTick>
 8006848:	4602      	mov	r2, r0
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	1ad3      	subs	r3, r2, r3
 800684e:	2b02      	cmp	r3, #2
 8006850:	d901      	bls.n	8006856 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006852:	2303      	movs	r3, #3
 8006854:	e184      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006856:	4b36      	ldr	r3, [pc, #216]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f003 0302 	and.w	r3, r3, #2
 800685e:	2b00      	cmp	r3, #0
 8006860:	d1f0      	bne.n	8006844 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0308 	and.w	r3, r3, #8
 800686a:	2b00      	cmp	r3, #0
 800686c:	d030      	beq.n	80068d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	695b      	ldr	r3, [r3, #20]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d016      	beq.n	80068a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006876:	4b30      	ldr	r3, [pc, #192]	; (8006938 <HAL_RCC_OscConfig+0x2b4>)
 8006878:	2201      	movs	r2, #1
 800687a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800687c:	f7fc fc7e 	bl	800317c <HAL_GetTick>
 8006880:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006882:	e008      	b.n	8006896 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006884:	f7fc fc7a 	bl	800317c <HAL_GetTick>
 8006888:	4602      	mov	r2, r0
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	2b02      	cmp	r3, #2
 8006890:	d901      	bls.n	8006896 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006892:	2303      	movs	r3, #3
 8006894:	e164      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006896:	4b26      	ldr	r3, [pc, #152]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006898:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800689a:	f003 0302 	and.w	r3, r3, #2
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d0f0      	beq.n	8006884 <HAL_RCC_OscConfig+0x200>
 80068a2:	e015      	b.n	80068d0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068a4:	4b24      	ldr	r3, [pc, #144]	; (8006938 <HAL_RCC_OscConfig+0x2b4>)
 80068a6:	2200      	movs	r2, #0
 80068a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068aa:	f7fc fc67 	bl	800317c <HAL_GetTick>
 80068ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068b0:	e008      	b.n	80068c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068b2:	f7fc fc63 	bl	800317c <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	2b02      	cmp	r3, #2
 80068be:	d901      	bls.n	80068c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80068c0:	2303      	movs	r3, #3
 80068c2:	e14d      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068c4:	4b1a      	ldr	r3, [pc, #104]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80068c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068c8:	f003 0302 	and.w	r3, r3, #2
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d1f0      	bne.n	80068b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0304 	and.w	r3, r3, #4
 80068d8:	2b00      	cmp	r3, #0
 80068da:	f000 80a0 	beq.w	8006a1e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068de:	2300      	movs	r3, #0
 80068e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068e2:	4b13      	ldr	r3, [pc, #76]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80068e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d10f      	bne.n	800690e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068ee:	2300      	movs	r3, #0
 80068f0:	60bb      	str	r3, [r7, #8]
 80068f2:	4b0f      	ldr	r3, [pc, #60]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80068f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f6:	4a0e      	ldr	r2, [pc, #56]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 80068f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068fc:	6413      	str	r3, [r2, #64]	; 0x40
 80068fe:	4b0c      	ldr	r3, [pc, #48]	; (8006930 <HAL_RCC_OscConfig+0x2ac>)
 8006900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006906:	60bb      	str	r3, [r7, #8]
 8006908:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800690a:	2301      	movs	r3, #1
 800690c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800690e:	4b0b      	ldr	r3, [pc, #44]	; (800693c <HAL_RCC_OscConfig+0x2b8>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006916:	2b00      	cmp	r3, #0
 8006918:	d121      	bne.n	800695e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800691a:	4b08      	ldr	r3, [pc, #32]	; (800693c <HAL_RCC_OscConfig+0x2b8>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a07      	ldr	r2, [pc, #28]	; (800693c <HAL_RCC_OscConfig+0x2b8>)
 8006920:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006926:	f7fc fc29 	bl	800317c <HAL_GetTick>
 800692a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800692c:	e011      	b.n	8006952 <HAL_RCC_OscConfig+0x2ce>
 800692e:	bf00      	nop
 8006930:	40023800 	.word	0x40023800
 8006934:	42470000 	.word	0x42470000
 8006938:	42470e80 	.word	0x42470e80
 800693c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006940:	f7fc fc1c 	bl	800317c <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	2b02      	cmp	r3, #2
 800694c:	d901      	bls.n	8006952 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800694e:	2303      	movs	r3, #3
 8006950:	e106      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006952:	4b85      	ldr	r3, [pc, #532]	; (8006b68 <HAL_RCC_OscConfig+0x4e4>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800695a:	2b00      	cmp	r3, #0
 800695c:	d0f0      	beq.n	8006940 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	2b01      	cmp	r3, #1
 8006964:	d106      	bne.n	8006974 <HAL_RCC_OscConfig+0x2f0>
 8006966:	4b81      	ldr	r3, [pc, #516]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800696a:	4a80      	ldr	r2, [pc, #512]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 800696c:	f043 0301 	orr.w	r3, r3, #1
 8006970:	6713      	str	r3, [r2, #112]	; 0x70
 8006972:	e01c      	b.n	80069ae <HAL_RCC_OscConfig+0x32a>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	2b05      	cmp	r3, #5
 800697a:	d10c      	bne.n	8006996 <HAL_RCC_OscConfig+0x312>
 800697c:	4b7b      	ldr	r3, [pc, #492]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 800697e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006980:	4a7a      	ldr	r2, [pc, #488]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006982:	f043 0304 	orr.w	r3, r3, #4
 8006986:	6713      	str	r3, [r2, #112]	; 0x70
 8006988:	4b78      	ldr	r3, [pc, #480]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 800698a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800698c:	4a77      	ldr	r2, [pc, #476]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 800698e:	f043 0301 	orr.w	r3, r3, #1
 8006992:	6713      	str	r3, [r2, #112]	; 0x70
 8006994:	e00b      	b.n	80069ae <HAL_RCC_OscConfig+0x32a>
 8006996:	4b75      	ldr	r3, [pc, #468]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800699a:	4a74      	ldr	r2, [pc, #464]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 800699c:	f023 0301 	bic.w	r3, r3, #1
 80069a0:	6713      	str	r3, [r2, #112]	; 0x70
 80069a2:	4b72      	ldr	r3, [pc, #456]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 80069a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069a6:	4a71      	ldr	r2, [pc, #452]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 80069a8:	f023 0304 	bic.w	r3, r3, #4
 80069ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d015      	beq.n	80069e2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069b6:	f7fc fbe1 	bl	800317c <HAL_GetTick>
 80069ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069bc:	e00a      	b.n	80069d4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069be:	f7fc fbdd 	bl	800317c <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d901      	bls.n	80069d4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80069d0:	2303      	movs	r3, #3
 80069d2:	e0c5      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069d4:	4b65      	ldr	r3, [pc, #404]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 80069d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069d8:	f003 0302 	and.w	r3, r3, #2
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d0ee      	beq.n	80069be <HAL_RCC_OscConfig+0x33a>
 80069e0:	e014      	b.n	8006a0c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069e2:	f7fc fbcb 	bl	800317c <HAL_GetTick>
 80069e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069e8:	e00a      	b.n	8006a00 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069ea:	f7fc fbc7 	bl	800317c <HAL_GetTick>
 80069ee:	4602      	mov	r2, r0
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	1ad3      	subs	r3, r2, r3
 80069f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d901      	bls.n	8006a00 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80069fc:	2303      	movs	r3, #3
 80069fe:	e0af      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a00:	4b5a      	ldr	r3, [pc, #360]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a04:	f003 0302 	and.w	r3, r3, #2
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d1ee      	bne.n	80069ea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a0c:	7dfb      	ldrb	r3, [r7, #23]
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d105      	bne.n	8006a1e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a12:	4b56      	ldr	r3, [pc, #344]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a16:	4a55      	ldr	r2, [pc, #340]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a1c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	699b      	ldr	r3, [r3, #24]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	f000 809b 	beq.w	8006b5e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006a28:	4b50      	ldr	r3, [pc, #320]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f003 030c 	and.w	r3, r3, #12
 8006a30:	2b08      	cmp	r3, #8
 8006a32:	d05c      	beq.n	8006aee <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	699b      	ldr	r3, [r3, #24]
 8006a38:	2b02      	cmp	r3, #2
 8006a3a:	d141      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a3c:	4b4c      	ldr	r3, [pc, #304]	; (8006b70 <HAL_RCC_OscConfig+0x4ec>)
 8006a3e:	2200      	movs	r2, #0
 8006a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a42:	f7fc fb9b 	bl	800317c <HAL_GetTick>
 8006a46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a48:	e008      	b.n	8006a5c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a4a:	f7fc fb97 	bl	800317c <HAL_GetTick>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	1ad3      	subs	r3, r2, r3
 8006a54:	2b02      	cmp	r3, #2
 8006a56:	d901      	bls.n	8006a5c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006a58:	2303      	movs	r3, #3
 8006a5a:	e081      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a5c:	4b43      	ldr	r3, [pc, #268]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d1f0      	bne.n	8006a4a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	69da      	ldr	r2, [r3, #28]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a1b      	ldr	r3, [r3, #32]
 8006a70:	431a      	orrs	r2, r3
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a76:	019b      	lsls	r3, r3, #6
 8006a78:	431a      	orrs	r2, r3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a7e:	085b      	lsrs	r3, r3, #1
 8006a80:	3b01      	subs	r3, #1
 8006a82:	041b      	lsls	r3, r3, #16
 8006a84:	431a      	orrs	r2, r3
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a8a:	061b      	lsls	r3, r3, #24
 8006a8c:	4937      	ldr	r1, [pc, #220]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a92:	4b37      	ldr	r3, [pc, #220]	; (8006b70 <HAL_RCC_OscConfig+0x4ec>)
 8006a94:	2201      	movs	r2, #1
 8006a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a98:	f7fc fb70 	bl	800317c <HAL_GetTick>
 8006a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a9e:	e008      	b.n	8006ab2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006aa0:	f7fc fb6c 	bl	800317c <HAL_GetTick>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	1ad3      	subs	r3, r2, r3
 8006aaa:	2b02      	cmp	r3, #2
 8006aac:	d901      	bls.n	8006ab2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006aae:	2303      	movs	r3, #3
 8006ab0:	e056      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ab2:	4b2e      	ldr	r3, [pc, #184]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d0f0      	beq.n	8006aa0 <HAL_RCC_OscConfig+0x41c>
 8006abe:	e04e      	b.n	8006b5e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ac0:	4b2b      	ldr	r3, [pc, #172]	; (8006b70 <HAL_RCC_OscConfig+0x4ec>)
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ac6:	f7fc fb59 	bl	800317c <HAL_GetTick>
 8006aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006acc:	e008      	b.n	8006ae0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ace:	f7fc fb55 	bl	800317c <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	2b02      	cmp	r3, #2
 8006ada:	d901      	bls.n	8006ae0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	e03f      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ae0:	4b22      	ldr	r3, [pc, #136]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1f0      	bne.n	8006ace <HAL_RCC_OscConfig+0x44a>
 8006aec:	e037      	b.n	8006b5e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d101      	bne.n	8006afa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	e032      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006afa:	4b1c      	ldr	r3, [pc, #112]	; (8006b6c <HAL_RCC_OscConfig+0x4e8>)
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	699b      	ldr	r3, [r3, #24]
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d028      	beq.n	8006b5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d121      	bne.n	8006b5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d11a      	bne.n	8006b5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006b30:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d111      	bne.n	8006b5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b40:	085b      	lsrs	r3, r3, #1
 8006b42:	3b01      	subs	r3, #1
 8006b44:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d107      	bne.n	8006b5a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b54:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d001      	beq.n	8006b5e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e000      	b.n	8006b60 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006b5e:	2300      	movs	r3, #0
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	3718      	adds	r7, #24
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bd80      	pop	{r7, pc}
 8006b68:	40007000 	.word	0x40007000
 8006b6c:	40023800 	.word	0x40023800
 8006b70:	42470060 	.word	0x42470060

08006b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d101      	bne.n	8006b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e0cc      	b.n	8006d22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b88:	4b68      	ldr	r3, [pc, #416]	; (8006d2c <HAL_RCC_ClockConfig+0x1b8>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f003 030f 	and.w	r3, r3, #15
 8006b90:	683a      	ldr	r2, [r7, #0]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d90c      	bls.n	8006bb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b96:	4b65      	ldr	r3, [pc, #404]	; (8006d2c <HAL_RCC_ClockConfig+0x1b8>)
 8006b98:	683a      	ldr	r2, [r7, #0]
 8006b9a:	b2d2      	uxtb	r2, r2
 8006b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b9e:	4b63      	ldr	r3, [pc, #396]	; (8006d2c <HAL_RCC_ClockConfig+0x1b8>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 030f 	and.w	r3, r3, #15
 8006ba6:	683a      	ldr	r2, [r7, #0]
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d001      	beq.n	8006bb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e0b8      	b.n	8006d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f003 0302 	and.w	r3, r3, #2
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d020      	beq.n	8006bfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 0304 	and.w	r3, r3, #4
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d005      	beq.n	8006bd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006bc8:	4b59      	ldr	r3, [pc, #356]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	4a58      	ldr	r2, [pc, #352]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006bce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006bd2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f003 0308 	and.w	r3, r3, #8
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d005      	beq.n	8006bec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006be0:	4b53      	ldr	r3, [pc, #332]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	4a52      	ldr	r2, [pc, #328]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006be6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006bea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bec:	4b50      	ldr	r3, [pc, #320]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	494d      	ldr	r1, [pc, #308]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f003 0301 	and.w	r3, r3, #1
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d044      	beq.n	8006c94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d107      	bne.n	8006c22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c12:	4b47      	ldr	r3, [pc, #284]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d119      	bne.n	8006c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e07f      	b.n	8006d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	2b02      	cmp	r3, #2
 8006c28:	d003      	beq.n	8006c32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c2e:	2b03      	cmp	r3, #3
 8006c30:	d107      	bne.n	8006c42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c32:	4b3f      	ldr	r3, [pc, #252]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d109      	bne.n	8006c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e06f      	b.n	8006d22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c42:	4b3b      	ldr	r3, [pc, #236]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f003 0302 	and.w	r3, r3, #2
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e067      	b.n	8006d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c52:	4b37      	ldr	r3, [pc, #220]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	f023 0203 	bic.w	r2, r3, #3
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	4934      	ldr	r1, [pc, #208]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006c60:	4313      	orrs	r3, r2
 8006c62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c64:	f7fc fa8a 	bl	800317c <HAL_GetTick>
 8006c68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c6a:	e00a      	b.n	8006c82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c6c:	f7fc fa86 	bl	800317c <HAL_GetTick>
 8006c70:	4602      	mov	r2, r0
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	1ad3      	subs	r3, r2, r3
 8006c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d901      	bls.n	8006c82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e04f      	b.n	8006d22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c82:	4b2b      	ldr	r3, [pc, #172]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	f003 020c 	and.w	r2, r3, #12
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	009b      	lsls	r3, r3, #2
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d1eb      	bne.n	8006c6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c94:	4b25      	ldr	r3, [pc, #148]	; (8006d2c <HAL_RCC_ClockConfig+0x1b8>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f003 030f 	and.w	r3, r3, #15
 8006c9c:	683a      	ldr	r2, [r7, #0]
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d20c      	bcs.n	8006cbc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ca2:	4b22      	ldr	r3, [pc, #136]	; (8006d2c <HAL_RCC_ClockConfig+0x1b8>)
 8006ca4:	683a      	ldr	r2, [r7, #0]
 8006ca6:	b2d2      	uxtb	r2, r2
 8006ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006caa:	4b20      	ldr	r3, [pc, #128]	; (8006d2c <HAL_RCC_ClockConfig+0x1b8>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 030f 	and.w	r3, r3, #15
 8006cb2:	683a      	ldr	r2, [r7, #0]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d001      	beq.n	8006cbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e032      	b.n	8006d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0304 	and.w	r3, r3, #4
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d008      	beq.n	8006cda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cc8:	4b19      	ldr	r3, [pc, #100]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	4916      	ldr	r1, [pc, #88]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 0308 	and.w	r3, r3, #8
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d009      	beq.n	8006cfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ce6:	4b12      	ldr	r3, [pc, #72]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	691b      	ldr	r3, [r3, #16]
 8006cf2:	00db      	lsls	r3, r3, #3
 8006cf4:	490e      	ldr	r1, [pc, #56]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006cfa:	f000 f821 	bl	8006d40 <HAL_RCC_GetSysClockFreq>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	4b0b      	ldr	r3, [pc, #44]	; (8006d30 <HAL_RCC_ClockConfig+0x1bc>)
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	091b      	lsrs	r3, r3, #4
 8006d06:	f003 030f 	and.w	r3, r3, #15
 8006d0a:	490a      	ldr	r1, [pc, #40]	; (8006d34 <HAL_RCC_ClockConfig+0x1c0>)
 8006d0c:	5ccb      	ldrb	r3, [r1, r3]
 8006d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8006d12:	4a09      	ldr	r2, [pc, #36]	; (8006d38 <HAL_RCC_ClockConfig+0x1c4>)
 8006d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006d16:	4b09      	ldr	r3, [pc, #36]	; (8006d3c <HAL_RCC_ClockConfig+0x1c8>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f7fc f9ea 	bl	80030f4 <HAL_InitTick>

  return HAL_OK;
 8006d20:	2300      	movs	r3, #0
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3710      	adds	r7, #16
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
 8006d2a:	bf00      	nop
 8006d2c:	40023c00 	.word	0x40023c00
 8006d30:	40023800 	.word	0x40023800
 8006d34:	0800c7e0 	.word	0x0800c7e0
 8006d38:	20000000 	.word	0x20000000
 8006d3c:	20000004 	.word	0x20000004

08006d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006d44:	b084      	sub	sp, #16
 8006d46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	607b      	str	r3, [r7, #4]
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	60fb      	str	r3, [r7, #12]
 8006d50:	2300      	movs	r3, #0
 8006d52:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006d54:	2300      	movs	r3, #0
 8006d56:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d58:	4b67      	ldr	r3, [pc, #412]	; (8006ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	f003 030c 	and.w	r3, r3, #12
 8006d60:	2b08      	cmp	r3, #8
 8006d62:	d00d      	beq.n	8006d80 <HAL_RCC_GetSysClockFreq+0x40>
 8006d64:	2b08      	cmp	r3, #8
 8006d66:	f200 80bd 	bhi.w	8006ee4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d002      	beq.n	8006d74 <HAL_RCC_GetSysClockFreq+0x34>
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	d003      	beq.n	8006d7a <HAL_RCC_GetSysClockFreq+0x3a>
 8006d72:	e0b7      	b.n	8006ee4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d74:	4b61      	ldr	r3, [pc, #388]	; (8006efc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006d76:	60bb      	str	r3, [r7, #8]
       break;
 8006d78:	e0b7      	b.n	8006eea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d7a:	4b61      	ldr	r3, [pc, #388]	; (8006f00 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006d7c:	60bb      	str	r3, [r7, #8]
      break;
 8006d7e:	e0b4      	b.n	8006eea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d80:	4b5d      	ldr	r3, [pc, #372]	; (8006ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d88:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d8a:	4b5b      	ldr	r3, [pc, #364]	; (8006ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d04d      	beq.n	8006e32 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d96:	4b58      	ldr	r3, [pc, #352]	; (8006ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	099b      	lsrs	r3, r3, #6
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	f04f 0300 	mov.w	r3, #0
 8006da2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006da6:	f04f 0100 	mov.w	r1, #0
 8006daa:	ea02 0800 	and.w	r8, r2, r0
 8006dae:	ea03 0901 	and.w	r9, r3, r1
 8006db2:	4640      	mov	r0, r8
 8006db4:	4649      	mov	r1, r9
 8006db6:	f04f 0200 	mov.w	r2, #0
 8006dba:	f04f 0300 	mov.w	r3, #0
 8006dbe:	014b      	lsls	r3, r1, #5
 8006dc0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006dc4:	0142      	lsls	r2, r0, #5
 8006dc6:	4610      	mov	r0, r2
 8006dc8:	4619      	mov	r1, r3
 8006dca:	ebb0 0008 	subs.w	r0, r0, r8
 8006dce:	eb61 0109 	sbc.w	r1, r1, r9
 8006dd2:	f04f 0200 	mov.w	r2, #0
 8006dd6:	f04f 0300 	mov.w	r3, #0
 8006dda:	018b      	lsls	r3, r1, #6
 8006ddc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006de0:	0182      	lsls	r2, r0, #6
 8006de2:	1a12      	subs	r2, r2, r0
 8006de4:	eb63 0301 	sbc.w	r3, r3, r1
 8006de8:	f04f 0000 	mov.w	r0, #0
 8006dec:	f04f 0100 	mov.w	r1, #0
 8006df0:	00d9      	lsls	r1, r3, #3
 8006df2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006df6:	00d0      	lsls	r0, r2, #3
 8006df8:	4602      	mov	r2, r0
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	eb12 0208 	adds.w	r2, r2, r8
 8006e00:	eb43 0309 	adc.w	r3, r3, r9
 8006e04:	f04f 0000 	mov.w	r0, #0
 8006e08:	f04f 0100 	mov.w	r1, #0
 8006e0c:	0259      	lsls	r1, r3, #9
 8006e0e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006e12:	0250      	lsls	r0, r2, #9
 8006e14:	4602      	mov	r2, r0
 8006e16:	460b      	mov	r3, r1
 8006e18:	4610      	mov	r0, r2
 8006e1a:	4619      	mov	r1, r3
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	461a      	mov	r2, r3
 8006e20:	f04f 0300 	mov.w	r3, #0
 8006e24:	f7f9 ff70 	bl	8000d08 <__aeabi_uldivmod>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	60fb      	str	r3, [r7, #12]
 8006e30:	e04a      	b.n	8006ec8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e32:	4b31      	ldr	r3, [pc, #196]	; (8006ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	099b      	lsrs	r3, r3, #6
 8006e38:	461a      	mov	r2, r3
 8006e3a:	f04f 0300 	mov.w	r3, #0
 8006e3e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006e42:	f04f 0100 	mov.w	r1, #0
 8006e46:	ea02 0400 	and.w	r4, r2, r0
 8006e4a:	ea03 0501 	and.w	r5, r3, r1
 8006e4e:	4620      	mov	r0, r4
 8006e50:	4629      	mov	r1, r5
 8006e52:	f04f 0200 	mov.w	r2, #0
 8006e56:	f04f 0300 	mov.w	r3, #0
 8006e5a:	014b      	lsls	r3, r1, #5
 8006e5c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006e60:	0142      	lsls	r2, r0, #5
 8006e62:	4610      	mov	r0, r2
 8006e64:	4619      	mov	r1, r3
 8006e66:	1b00      	subs	r0, r0, r4
 8006e68:	eb61 0105 	sbc.w	r1, r1, r5
 8006e6c:	f04f 0200 	mov.w	r2, #0
 8006e70:	f04f 0300 	mov.w	r3, #0
 8006e74:	018b      	lsls	r3, r1, #6
 8006e76:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006e7a:	0182      	lsls	r2, r0, #6
 8006e7c:	1a12      	subs	r2, r2, r0
 8006e7e:	eb63 0301 	sbc.w	r3, r3, r1
 8006e82:	f04f 0000 	mov.w	r0, #0
 8006e86:	f04f 0100 	mov.w	r1, #0
 8006e8a:	00d9      	lsls	r1, r3, #3
 8006e8c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006e90:	00d0      	lsls	r0, r2, #3
 8006e92:	4602      	mov	r2, r0
 8006e94:	460b      	mov	r3, r1
 8006e96:	1912      	adds	r2, r2, r4
 8006e98:	eb45 0303 	adc.w	r3, r5, r3
 8006e9c:	f04f 0000 	mov.w	r0, #0
 8006ea0:	f04f 0100 	mov.w	r1, #0
 8006ea4:	0299      	lsls	r1, r3, #10
 8006ea6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006eaa:	0290      	lsls	r0, r2, #10
 8006eac:	4602      	mov	r2, r0
 8006eae:	460b      	mov	r3, r1
 8006eb0:	4610      	mov	r0, r2
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	f04f 0300 	mov.w	r3, #0
 8006ebc:	f7f9 ff24 	bl	8000d08 <__aeabi_uldivmod>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	460b      	mov	r3, r1
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ec8:	4b0b      	ldr	r3, [pc, #44]	; (8006ef8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	0c1b      	lsrs	r3, r3, #16
 8006ece:	f003 0303 	and.w	r3, r3, #3
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	005b      	lsls	r3, r3, #1
 8006ed6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ee0:	60bb      	str	r3, [r7, #8]
      break;
 8006ee2:	e002      	b.n	8006eea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ee4:	4b05      	ldr	r3, [pc, #20]	; (8006efc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006ee6:	60bb      	str	r3, [r7, #8]
      break;
 8006ee8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006eea:	68bb      	ldr	r3, [r7, #8]
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006ef6:	bf00      	nop
 8006ef8:	40023800 	.word	0x40023800
 8006efc:	00f42400 	.word	0x00f42400
 8006f00:	007a1200 	.word	0x007a1200

08006f04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f04:	b480      	push	{r7}
 8006f06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f08:	4b03      	ldr	r3, [pc, #12]	; (8006f18 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	20000000 	.word	0x20000000

08006f1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006f20:	f7ff fff0 	bl	8006f04 <HAL_RCC_GetHCLKFreq>
 8006f24:	4602      	mov	r2, r0
 8006f26:	4b05      	ldr	r3, [pc, #20]	; (8006f3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	0a9b      	lsrs	r3, r3, #10
 8006f2c:	f003 0307 	and.w	r3, r3, #7
 8006f30:	4903      	ldr	r1, [pc, #12]	; (8006f40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f32:	5ccb      	ldrb	r3, [r1, r3]
 8006f34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	bd80      	pop	{r7, pc}
 8006f3c:	40023800 	.word	0x40023800
 8006f40:	0800c7f0 	.word	0x0800c7f0

08006f44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006f48:	f7ff ffdc 	bl	8006f04 <HAL_RCC_GetHCLKFreq>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	4b05      	ldr	r3, [pc, #20]	; (8006f64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f50:	689b      	ldr	r3, [r3, #8]
 8006f52:	0b5b      	lsrs	r3, r3, #13
 8006f54:	f003 0307 	and.w	r3, r3, #7
 8006f58:	4903      	ldr	r1, [pc, #12]	; (8006f68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f5a:	5ccb      	ldrb	r3, [r1, r3]
 8006f5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	40023800 	.word	0x40023800
 8006f68:	0800c7f0 	.word	0x0800c7f0

08006f6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d101      	bne.n	8006f7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e041      	b.n	8007002 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d106      	bne.n	8006f98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f7fb ff08 	bl	8002da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2202      	movs	r2, #2
 8006f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	3304      	adds	r3, #4
 8006fa8:	4619      	mov	r1, r3
 8006faa:	4610      	mov	r0, r2
 8006fac:	f000 fbae 	bl	800770c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3708      	adds	r7, #8
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
	...

0800700c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800700c:	b480      	push	{r7}
 800700e:	b085      	sub	sp, #20
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800701a:	b2db      	uxtb	r3, r3
 800701c:	2b01      	cmp	r3, #1
 800701e:	d001      	beq.n	8007024 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007020:	2301      	movs	r3, #1
 8007022:	e04e      	b.n	80070c2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2202      	movs	r2, #2
 8007028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68da      	ldr	r2, [r3, #12]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f042 0201 	orr.w	r2, r2, #1
 800703a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a23      	ldr	r2, [pc, #140]	; (80070d0 <HAL_TIM_Base_Start_IT+0xc4>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d022      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800704e:	d01d      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a1f      	ldr	r2, [pc, #124]	; (80070d4 <HAL_TIM_Base_Start_IT+0xc8>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d018      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a1e      	ldr	r2, [pc, #120]	; (80070d8 <HAL_TIM_Base_Start_IT+0xcc>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d013      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a1c      	ldr	r2, [pc, #112]	; (80070dc <HAL_TIM_Base_Start_IT+0xd0>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d00e      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a1b      	ldr	r2, [pc, #108]	; (80070e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d009      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a19      	ldr	r2, [pc, #100]	; (80070e4 <HAL_TIM_Base_Start_IT+0xd8>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d004      	beq.n	800708c <HAL_TIM_Base_Start_IT+0x80>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a18      	ldr	r2, [pc, #96]	; (80070e8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d111      	bne.n	80070b0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	f003 0307 	and.w	r3, r3, #7
 8007096:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2b06      	cmp	r3, #6
 800709c:	d010      	beq.n	80070c0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f042 0201 	orr.w	r2, r2, #1
 80070ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ae:	e007      	b.n	80070c0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f042 0201 	orr.w	r2, r2, #1
 80070be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop
 80070d0:	40010000 	.word	0x40010000
 80070d4:	40000400 	.word	0x40000400
 80070d8:	40000800 	.word	0x40000800
 80070dc:	40000c00 	.word	0x40000c00
 80070e0:	40010400 	.word	0x40010400
 80070e4:	40014000 	.word	0x40014000
 80070e8:	40001800 	.word	0x40001800

080070ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d101      	bne.n	80070fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	e041      	b.n	8007182 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007104:	b2db      	uxtb	r3, r3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d106      	bne.n	8007118 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f839 	bl	800718a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2202      	movs	r2, #2
 800711c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	3304      	adds	r3, #4
 8007128:	4619      	mov	r1, r3
 800712a:	4610      	mov	r0, r2
 800712c:	f000 faee 	bl	800770c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2201      	movs	r2, #1
 800714c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2201      	movs	r2, #1
 800716c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007180:	2300      	movs	r3, #0
}
 8007182:	4618      	mov	r0, r3
 8007184:	3708      	adds	r7, #8
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}

0800718a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800718a:	b480      	push	{r7}
 800718c:	b083      	sub	sp, #12
 800718e:	af00      	add	r7, sp, #0
 8007190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007192:	bf00      	nop
 8007194:	370c      	adds	r7, #12
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
	...

080071a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d109      	bne.n	80071c4 <HAL_TIM_PWM_Start+0x24>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	bf14      	ite	ne
 80071bc:	2301      	movne	r3, #1
 80071be:	2300      	moveq	r3, #0
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	e022      	b.n	800720a <HAL_TIM_PWM_Start+0x6a>
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	2b04      	cmp	r3, #4
 80071c8:	d109      	bne.n	80071de <HAL_TIM_PWM_Start+0x3e>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	bf14      	ite	ne
 80071d6:	2301      	movne	r3, #1
 80071d8:	2300      	moveq	r3, #0
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	e015      	b.n	800720a <HAL_TIM_PWM_Start+0x6a>
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	2b08      	cmp	r3, #8
 80071e2:	d109      	bne.n	80071f8 <HAL_TIM_PWM_Start+0x58>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	bf14      	ite	ne
 80071f0:	2301      	movne	r3, #1
 80071f2:	2300      	moveq	r3, #0
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	e008      	b.n	800720a <HAL_TIM_PWM_Start+0x6a>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071fe:	b2db      	uxtb	r3, r3
 8007200:	2b01      	cmp	r3, #1
 8007202:	bf14      	ite	ne
 8007204:	2301      	movne	r3, #1
 8007206:	2300      	moveq	r3, #0
 8007208:	b2db      	uxtb	r3, r3
 800720a:	2b00      	cmp	r3, #0
 800720c:	d001      	beq.n	8007212 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	e07c      	b.n	800730c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d104      	bne.n	8007222 <HAL_TIM_PWM_Start+0x82>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2202      	movs	r2, #2
 800721c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007220:	e013      	b.n	800724a <HAL_TIM_PWM_Start+0xaa>
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	2b04      	cmp	r3, #4
 8007226:	d104      	bne.n	8007232 <HAL_TIM_PWM_Start+0x92>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007230:	e00b      	b.n	800724a <HAL_TIM_PWM_Start+0xaa>
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	2b08      	cmp	r3, #8
 8007236:	d104      	bne.n	8007242 <HAL_TIM_PWM_Start+0xa2>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2202      	movs	r2, #2
 800723c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007240:	e003      	b.n	800724a <HAL_TIM_PWM_Start+0xaa>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2202      	movs	r2, #2
 8007246:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2201      	movs	r2, #1
 8007250:	6839      	ldr	r1, [r7, #0]
 8007252:	4618      	mov	r0, r3
 8007254:	f000 fcaa 	bl	8007bac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a2d      	ldr	r2, [pc, #180]	; (8007314 <HAL_TIM_PWM_Start+0x174>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d004      	beq.n	800726c <HAL_TIM_PWM_Start+0xcc>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a2c      	ldr	r2, [pc, #176]	; (8007318 <HAL_TIM_PWM_Start+0x178>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d101      	bne.n	8007270 <HAL_TIM_PWM_Start+0xd0>
 800726c:	2301      	movs	r3, #1
 800726e:	e000      	b.n	8007272 <HAL_TIM_PWM_Start+0xd2>
 8007270:	2300      	movs	r3, #0
 8007272:	2b00      	cmp	r3, #0
 8007274:	d007      	beq.n	8007286 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007284:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a22      	ldr	r2, [pc, #136]	; (8007314 <HAL_TIM_PWM_Start+0x174>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d022      	beq.n	80072d6 <HAL_TIM_PWM_Start+0x136>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007298:	d01d      	beq.n	80072d6 <HAL_TIM_PWM_Start+0x136>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a1f      	ldr	r2, [pc, #124]	; (800731c <HAL_TIM_PWM_Start+0x17c>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d018      	beq.n	80072d6 <HAL_TIM_PWM_Start+0x136>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a1d      	ldr	r2, [pc, #116]	; (8007320 <HAL_TIM_PWM_Start+0x180>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d013      	beq.n	80072d6 <HAL_TIM_PWM_Start+0x136>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a1c      	ldr	r2, [pc, #112]	; (8007324 <HAL_TIM_PWM_Start+0x184>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d00e      	beq.n	80072d6 <HAL_TIM_PWM_Start+0x136>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a16      	ldr	r2, [pc, #88]	; (8007318 <HAL_TIM_PWM_Start+0x178>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d009      	beq.n	80072d6 <HAL_TIM_PWM_Start+0x136>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a18      	ldr	r2, [pc, #96]	; (8007328 <HAL_TIM_PWM_Start+0x188>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d004      	beq.n	80072d6 <HAL_TIM_PWM_Start+0x136>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a16      	ldr	r2, [pc, #88]	; (800732c <HAL_TIM_PWM_Start+0x18c>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d111      	bne.n	80072fa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	f003 0307 	and.w	r3, r3, #7
 80072e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2b06      	cmp	r3, #6
 80072e6:	d010      	beq.n	800730a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	681a      	ldr	r2, [r3, #0]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f042 0201 	orr.w	r2, r2, #1
 80072f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072f8:	e007      	b.n	800730a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f042 0201 	orr.w	r2, r2, #1
 8007308:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}
 8007314:	40010000 	.word	0x40010000
 8007318:	40010400 	.word	0x40010400
 800731c:	40000400 	.word	0x40000400
 8007320:	40000800 	.word	0x40000800
 8007324:	40000c00 	.word	0x40000c00
 8007328:	40014000 	.word	0x40014000
 800732c:	40001800 	.word	0x40001800

08007330 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b082      	sub	sp, #8
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	691b      	ldr	r3, [r3, #16]
 800733e:	f003 0302 	and.w	r3, r3, #2
 8007342:	2b02      	cmp	r3, #2
 8007344:	d122      	bne.n	800738c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	f003 0302 	and.w	r3, r3, #2
 8007350:	2b02      	cmp	r3, #2
 8007352:	d11b      	bne.n	800738c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f06f 0202 	mvn.w	r2, #2
 800735c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2201      	movs	r2, #1
 8007362:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	699b      	ldr	r3, [r3, #24]
 800736a:	f003 0303 	and.w	r3, r3, #3
 800736e:	2b00      	cmp	r3, #0
 8007370:	d003      	beq.n	800737a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f000 f9ac 	bl	80076d0 <HAL_TIM_IC_CaptureCallback>
 8007378:	e005      	b.n	8007386 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f000 f99e 	bl	80076bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f000 f9af 	bl	80076e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	691b      	ldr	r3, [r3, #16]
 8007392:	f003 0304 	and.w	r3, r3, #4
 8007396:	2b04      	cmp	r3, #4
 8007398:	d122      	bne.n	80073e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	f003 0304 	and.w	r3, r3, #4
 80073a4:	2b04      	cmp	r3, #4
 80073a6:	d11b      	bne.n	80073e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f06f 0204 	mvn.w	r2, #4
 80073b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2202      	movs	r2, #2
 80073b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d003      	beq.n	80073ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 f982 	bl	80076d0 <HAL_TIM_IC_CaptureCallback>
 80073cc:	e005      	b.n	80073da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 f974 	bl	80076bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f000 f985 	bl	80076e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2200      	movs	r2, #0
 80073de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	f003 0308 	and.w	r3, r3, #8
 80073ea:	2b08      	cmp	r3, #8
 80073ec:	d122      	bne.n	8007434 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	f003 0308 	and.w	r3, r3, #8
 80073f8:	2b08      	cmp	r3, #8
 80073fa:	d11b      	bne.n	8007434 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f06f 0208 	mvn.w	r2, #8
 8007404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2204      	movs	r2, #4
 800740a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	69db      	ldr	r3, [r3, #28]
 8007412:	f003 0303 	and.w	r3, r3, #3
 8007416:	2b00      	cmp	r3, #0
 8007418:	d003      	beq.n	8007422 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f000 f958 	bl	80076d0 <HAL_TIM_IC_CaptureCallback>
 8007420:	e005      	b.n	800742e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f000 f94a 	bl	80076bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 f95b 	bl	80076e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	f003 0310 	and.w	r3, r3, #16
 800743e:	2b10      	cmp	r3, #16
 8007440:	d122      	bne.n	8007488 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	68db      	ldr	r3, [r3, #12]
 8007448:	f003 0310 	and.w	r3, r3, #16
 800744c:	2b10      	cmp	r3, #16
 800744e:	d11b      	bne.n	8007488 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f06f 0210 	mvn.w	r2, #16
 8007458:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2208      	movs	r2, #8
 800745e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	69db      	ldr	r3, [r3, #28]
 8007466:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800746a:	2b00      	cmp	r3, #0
 800746c:	d003      	beq.n	8007476 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 f92e 	bl	80076d0 <HAL_TIM_IC_CaptureCallback>
 8007474:	e005      	b.n	8007482 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 f920 	bl	80076bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f000 f931 	bl	80076e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	691b      	ldr	r3, [r3, #16]
 800748e:	f003 0301 	and.w	r3, r3, #1
 8007492:	2b01      	cmp	r3, #1
 8007494:	d10e      	bne.n	80074b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	f003 0301 	and.w	r3, r3, #1
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d107      	bne.n	80074b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f06f 0201 	mvn.w	r2, #1
 80074ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f7fa fa50 	bl	8001954 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074be:	2b80      	cmp	r3, #128	; 0x80
 80074c0:	d10e      	bne.n	80074e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074cc:	2b80      	cmp	r3, #128	; 0x80
 80074ce:	d107      	bne.n	80074e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80074d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 fc12 	bl	8007d04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	691b      	ldr	r3, [r3, #16]
 80074e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074ea:	2b40      	cmp	r3, #64	; 0x40
 80074ec:	d10e      	bne.n	800750c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074f8:	2b40      	cmp	r3, #64	; 0x40
 80074fa:	d107      	bne.n	800750c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 f8f6 	bl	80076f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	691b      	ldr	r3, [r3, #16]
 8007512:	f003 0320 	and.w	r3, r3, #32
 8007516:	2b20      	cmp	r3, #32
 8007518:	d10e      	bne.n	8007538 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	f003 0320 	and.w	r3, r3, #32
 8007524:	2b20      	cmp	r3, #32
 8007526:	d107      	bne.n	8007538 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f06f 0220 	mvn.w	r2, #32
 8007530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fbdc 	bl	8007cf0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007538:	bf00      	nop
 800753a:	3708      	adds	r7, #8
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007552:	2b01      	cmp	r3, #1
 8007554:	d101      	bne.n	800755a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007556:	2302      	movs	r3, #2
 8007558:	e0ac      	b.n	80076b4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2201      	movs	r2, #1
 800755e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2b0c      	cmp	r3, #12
 8007566:	f200 809f 	bhi.w	80076a8 <HAL_TIM_PWM_ConfigChannel+0x168>
 800756a:	a201      	add	r2, pc, #4	; (adr r2, 8007570 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800756c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007570:	080075a5 	.word	0x080075a5
 8007574:	080076a9 	.word	0x080076a9
 8007578:	080076a9 	.word	0x080076a9
 800757c:	080076a9 	.word	0x080076a9
 8007580:	080075e5 	.word	0x080075e5
 8007584:	080076a9 	.word	0x080076a9
 8007588:	080076a9 	.word	0x080076a9
 800758c:	080076a9 	.word	0x080076a9
 8007590:	08007627 	.word	0x08007627
 8007594:	080076a9 	.word	0x080076a9
 8007598:	080076a9 	.word	0x080076a9
 800759c:	080076a9 	.word	0x080076a9
 80075a0:	08007667 	.word	0x08007667
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	68b9      	ldr	r1, [r7, #8]
 80075aa:	4618      	mov	r0, r3
 80075ac:	f000 f94e 	bl	800784c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	699a      	ldr	r2, [r3, #24]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f042 0208 	orr.w	r2, r2, #8
 80075be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	699a      	ldr	r2, [r3, #24]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f022 0204 	bic.w	r2, r2, #4
 80075ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	6999      	ldr	r1, [r3, #24]
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	691a      	ldr	r2, [r3, #16]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	430a      	orrs	r2, r1
 80075e0:	619a      	str	r2, [r3, #24]
      break;
 80075e2:	e062      	b.n	80076aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	68b9      	ldr	r1, [r7, #8]
 80075ea:	4618      	mov	r0, r3
 80075ec:	f000 f99e 	bl	800792c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	699a      	ldr	r2, [r3, #24]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	699a      	ldr	r2, [r3, #24]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800760e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	6999      	ldr	r1, [r3, #24]
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	021a      	lsls	r2, r3, #8
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	430a      	orrs	r2, r1
 8007622:	619a      	str	r2, [r3, #24]
      break;
 8007624:	e041      	b.n	80076aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	68b9      	ldr	r1, [r7, #8]
 800762c:	4618      	mov	r0, r3
 800762e:	f000 f9f3 	bl	8007a18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	69da      	ldr	r2, [r3, #28]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f042 0208 	orr.w	r2, r2, #8
 8007640:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	69da      	ldr	r2, [r3, #28]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f022 0204 	bic.w	r2, r2, #4
 8007650:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	69d9      	ldr	r1, [r3, #28]
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	691a      	ldr	r2, [r3, #16]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	430a      	orrs	r2, r1
 8007662:	61da      	str	r2, [r3, #28]
      break;
 8007664:	e021      	b.n	80076aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	68b9      	ldr	r1, [r7, #8]
 800766c:	4618      	mov	r0, r3
 800766e:	f000 fa47 	bl	8007b00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	69da      	ldr	r2, [r3, #28]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007680:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	69da      	ldr	r2, [r3, #28]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007690:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	69d9      	ldr	r1, [r3, #28]
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	691b      	ldr	r3, [r3, #16]
 800769c:	021a      	lsls	r2, r3, #8
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	430a      	orrs	r2, r1
 80076a4:	61da      	str	r2, [r3, #28]
      break;
 80076a6:	e000      	b.n	80076aa <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80076a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2200      	movs	r2, #0
 80076ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076b2:	2300      	movs	r3, #0
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076c4:	bf00      	nop
 80076c6:	370c      	adds	r7, #12
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr

080076d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076ec:	bf00      	nop
 80076ee:	370c      	adds	r7, #12
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr

080076f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b083      	sub	sp, #12
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007700:	bf00      	nop
 8007702:	370c      	adds	r7, #12
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr

0800770c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a40      	ldr	r2, [pc, #256]	; (8007820 <TIM_Base_SetConfig+0x114>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d013      	beq.n	800774c <TIM_Base_SetConfig+0x40>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800772a:	d00f      	beq.n	800774c <TIM_Base_SetConfig+0x40>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a3d      	ldr	r2, [pc, #244]	; (8007824 <TIM_Base_SetConfig+0x118>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d00b      	beq.n	800774c <TIM_Base_SetConfig+0x40>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a3c      	ldr	r2, [pc, #240]	; (8007828 <TIM_Base_SetConfig+0x11c>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d007      	beq.n	800774c <TIM_Base_SetConfig+0x40>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a3b      	ldr	r2, [pc, #236]	; (800782c <TIM_Base_SetConfig+0x120>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d003      	beq.n	800774c <TIM_Base_SetConfig+0x40>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a3a      	ldr	r2, [pc, #232]	; (8007830 <TIM_Base_SetConfig+0x124>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d108      	bne.n	800775e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007752:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	68fa      	ldr	r2, [r7, #12]
 800775a:	4313      	orrs	r3, r2
 800775c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4a2f      	ldr	r2, [pc, #188]	; (8007820 <TIM_Base_SetConfig+0x114>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d02b      	beq.n	80077be <TIM_Base_SetConfig+0xb2>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800776c:	d027      	beq.n	80077be <TIM_Base_SetConfig+0xb2>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4a2c      	ldr	r2, [pc, #176]	; (8007824 <TIM_Base_SetConfig+0x118>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d023      	beq.n	80077be <TIM_Base_SetConfig+0xb2>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	4a2b      	ldr	r2, [pc, #172]	; (8007828 <TIM_Base_SetConfig+0x11c>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d01f      	beq.n	80077be <TIM_Base_SetConfig+0xb2>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	4a2a      	ldr	r2, [pc, #168]	; (800782c <TIM_Base_SetConfig+0x120>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d01b      	beq.n	80077be <TIM_Base_SetConfig+0xb2>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4a29      	ldr	r2, [pc, #164]	; (8007830 <TIM_Base_SetConfig+0x124>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d017      	beq.n	80077be <TIM_Base_SetConfig+0xb2>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a28      	ldr	r2, [pc, #160]	; (8007834 <TIM_Base_SetConfig+0x128>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d013      	beq.n	80077be <TIM_Base_SetConfig+0xb2>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	4a27      	ldr	r2, [pc, #156]	; (8007838 <TIM_Base_SetConfig+0x12c>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d00f      	beq.n	80077be <TIM_Base_SetConfig+0xb2>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	4a26      	ldr	r2, [pc, #152]	; (800783c <TIM_Base_SetConfig+0x130>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d00b      	beq.n	80077be <TIM_Base_SetConfig+0xb2>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	4a25      	ldr	r2, [pc, #148]	; (8007840 <TIM_Base_SetConfig+0x134>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d007      	beq.n	80077be <TIM_Base_SetConfig+0xb2>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	4a24      	ldr	r2, [pc, #144]	; (8007844 <TIM_Base_SetConfig+0x138>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d003      	beq.n	80077be <TIM_Base_SetConfig+0xb2>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a23      	ldr	r2, [pc, #140]	; (8007848 <TIM_Base_SetConfig+0x13c>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d108      	bne.n	80077d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	68db      	ldr	r3, [r3, #12]
 80077ca:	68fa      	ldr	r2, [r7, #12]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	695b      	ldr	r3, [r3, #20]
 80077da:	4313      	orrs	r3, r2
 80077dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	689a      	ldr	r2, [r3, #8]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a0a      	ldr	r2, [pc, #40]	; (8007820 <TIM_Base_SetConfig+0x114>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d003      	beq.n	8007804 <TIM_Base_SetConfig+0xf8>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	4a0c      	ldr	r2, [pc, #48]	; (8007830 <TIM_Base_SetConfig+0x124>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d103      	bne.n	800780c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	691a      	ldr	r2, [r3, #16]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	615a      	str	r2, [r3, #20]
}
 8007812:	bf00      	nop
 8007814:	3714      	adds	r7, #20
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr
 800781e:	bf00      	nop
 8007820:	40010000 	.word	0x40010000
 8007824:	40000400 	.word	0x40000400
 8007828:	40000800 	.word	0x40000800
 800782c:	40000c00 	.word	0x40000c00
 8007830:	40010400 	.word	0x40010400
 8007834:	40014000 	.word	0x40014000
 8007838:	40014400 	.word	0x40014400
 800783c:	40014800 	.word	0x40014800
 8007840:	40001800 	.word	0x40001800
 8007844:	40001c00 	.word	0x40001c00
 8007848:	40002000 	.word	0x40002000

0800784c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800784c:	b480      	push	{r7}
 800784e:	b087      	sub	sp, #28
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a1b      	ldr	r3, [r3, #32]
 800785a:	f023 0201 	bic.w	r2, r3, #1
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6a1b      	ldr	r3, [r3, #32]
 8007866:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	699b      	ldr	r3, [r3, #24]
 8007872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800787a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f023 0303 	bic.w	r3, r3, #3
 8007882:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	4313      	orrs	r3, r2
 800788c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	f023 0302 	bic.w	r3, r3, #2
 8007894:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	4313      	orrs	r3, r2
 800789e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a20      	ldr	r2, [pc, #128]	; (8007924 <TIM_OC1_SetConfig+0xd8>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d003      	beq.n	80078b0 <TIM_OC1_SetConfig+0x64>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a1f      	ldr	r2, [pc, #124]	; (8007928 <TIM_OC1_SetConfig+0xdc>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d10c      	bne.n	80078ca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	f023 0308 	bic.w	r3, r3, #8
 80078b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	68db      	ldr	r3, [r3, #12]
 80078bc:	697a      	ldr	r2, [r7, #20]
 80078be:	4313      	orrs	r3, r2
 80078c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	f023 0304 	bic.w	r3, r3, #4
 80078c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a15      	ldr	r2, [pc, #84]	; (8007924 <TIM_OC1_SetConfig+0xd8>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d003      	beq.n	80078da <TIM_OC1_SetConfig+0x8e>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a14      	ldr	r2, [pc, #80]	; (8007928 <TIM_OC1_SetConfig+0xdc>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d111      	bne.n	80078fe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	695b      	ldr	r3, [r3, #20]
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	4313      	orrs	r3, r2
 80078f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	699b      	ldr	r3, [r3, #24]
 80078f8:	693a      	ldr	r2, [r7, #16]
 80078fa:	4313      	orrs	r3, r2
 80078fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	68fa      	ldr	r2, [r7, #12]
 8007908:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	697a      	ldr	r2, [r7, #20]
 8007916:	621a      	str	r2, [r3, #32]
}
 8007918:	bf00      	nop
 800791a:	371c      	adds	r7, #28
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr
 8007924:	40010000 	.word	0x40010000
 8007928:	40010400 	.word	0x40010400

0800792c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800792c:	b480      	push	{r7}
 800792e:	b087      	sub	sp, #28
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	f023 0210 	bic.w	r2, r3, #16
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6a1b      	ldr	r3, [r3, #32]
 8007946:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	699b      	ldr	r3, [r3, #24]
 8007952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800795a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007962:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	021b      	lsls	r3, r3, #8
 800796a:	68fa      	ldr	r2, [r7, #12]
 800796c:	4313      	orrs	r3, r2
 800796e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	f023 0320 	bic.w	r3, r3, #32
 8007976:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	011b      	lsls	r3, r3, #4
 800797e:	697a      	ldr	r2, [r7, #20]
 8007980:	4313      	orrs	r3, r2
 8007982:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a22      	ldr	r2, [pc, #136]	; (8007a10 <TIM_OC2_SetConfig+0xe4>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d003      	beq.n	8007994 <TIM_OC2_SetConfig+0x68>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a21      	ldr	r2, [pc, #132]	; (8007a14 <TIM_OC2_SetConfig+0xe8>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d10d      	bne.n	80079b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800799a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	011b      	lsls	r3, r3, #4
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079ae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	4a17      	ldr	r2, [pc, #92]	; (8007a10 <TIM_OC2_SetConfig+0xe4>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d003      	beq.n	80079c0 <TIM_OC2_SetConfig+0x94>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4a16      	ldr	r2, [pc, #88]	; (8007a14 <TIM_OC2_SetConfig+0xe8>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d113      	bne.n	80079e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80079ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	009b      	lsls	r3, r3, #2
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	4313      	orrs	r3, r2
 80079da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	699b      	ldr	r3, [r3, #24]
 80079e0:	009b      	lsls	r3, r3, #2
 80079e2:	693a      	ldr	r2, [r7, #16]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	693a      	ldr	r2, [r7, #16]
 80079ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	68fa      	ldr	r2, [r7, #12]
 80079f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	685a      	ldr	r2, [r3, #4]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	621a      	str	r2, [r3, #32]
}
 8007a02:	bf00      	nop
 8007a04:	371c      	adds	r7, #28
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop
 8007a10:	40010000 	.word	0x40010000
 8007a14:	40010400 	.word	0x40010400

08007a18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b087      	sub	sp, #28
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6a1b      	ldr	r3, [r3, #32]
 8007a26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a1b      	ldr	r3, [r3, #32]
 8007a32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	69db      	ldr	r3, [r3, #28]
 8007a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f023 0303 	bic.w	r3, r3, #3
 8007a4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	68fa      	ldr	r2, [r7, #12]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	021b      	lsls	r3, r3, #8
 8007a68:	697a      	ldr	r2, [r7, #20]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a21      	ldr	r2, [pc, #132]	; (8007af8 <TIM_OC3_SetConfig+0xe0>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d003      	beq.n	8007a7e <TIM_OC3_SetConfig+0x66>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	4a20      	ldr	r2, [pc, #128]	; (8007afc <TIM_OC3_SetConfig+0xe4>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d10d      	bne.n	8007a9a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	021b      	lsls	r3, r3, #8
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a16      	ldr	r2, [pc, #88]	; (8007af8 <TIM_OC3_SetConfig+0xe0>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d003      	beq.n	8007aaa <TIM_OC3_SetConfig+0x92>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a15      	ldr	r2, [pc, #84]	; (8007afc <TIM_OC3_SetConfig+0xe4>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d113      	bne.n	8007ad2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ab0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ab8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	695b      	ldr	r3, [r3, #20]
 8007abe:	011b      	lsls	r3, r3, #4
 8007ac0:	693a      	ldr	r2, [r7, #16]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	699b      	ldr	r3, [r3, #24]
 8007aca:	011b      	lsls	r3, r3, #4
 8007acc:	693a      	ldr	r2, [r7, #16]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	693a      	ldr	r2, [r7, #16]
 8007ad6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	685a      	ldr	r2, [r3, #4]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	697a      	ldr	r2, [r7, #20]
 8007aea:	621a      	str	r2, [r3, #32]
}
 8007aec:	bf00      	nop
 8007aee:	371c      	adds	r7, #28
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr
 8007af8:	40010000 	.word	0x40010000
 8007afc:	40010400 	.word	0x40010400

08007b00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b087      	sub	sp, #28
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a1b      	ldr	r3, [r3, #32]
 8007b0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6a1b      	ldr	r3, [r3, #32]
 8007b1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	69db      	ldr	r3, [r3, #28]
 8007b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	021b      	lsls	r3, r3, #8
 8007b3e:	68fa      	ldr	r2, [r7, #12]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	689b      	ldr	r3, [r3, #8]
 8007b50:	031b      	lsls	r3, r3, #12
 8007b52:	693a      	ldr	r2, [r7, #16]
 8007b54:	4313      	orrs	r3, r2
 8007b56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a12      	ldr	r2, [pc, #72]	; (8007ba4 <TIM_OC4_SetConfig+0xa4>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d003      	beq.n	8007b68 <TIM_OC4_SetConfig+0x68>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a11      	ldr	r2, [pc, #68]	; (8007ba8 <TIM_OC4_SetConfig+0xa8>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d109      	bne.n	8007b7c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	695b      	ldr	r3, [r3, #20]
 8007b74:	019b      	lsls	r3, r3, #6
 8007b76:	697a      	ldr	r2, [r7, #20]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	697a      	ldr	r2, [r7, #20]
 8007b80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	685a      	ldr	r2, [r3, #4]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	693a      	ldr	r2, [r7, #16]
 8007b94:	621a      	str	r2, [r3, #32]
}
 8007b96:	bf00      	nop
 8007b98:	371c      	adds	r7, #28
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	40010000 	.word	0x40010000
 8007ba8:	40010400 	.word	0x40010400

08007bac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b087      	sub	sp, #28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	f003 031f 	and.w	r3, r3, #31
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8007bc4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	6a1a      	ldr	r2, [r3, #32]
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	43db      	mvns	r3, r3
 8007bce:	401a      	ands	r2, r3
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6a1a      	ldr	r2, [r3, #32]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	f003 031f 	and.w	r3, r3, #31
 8007bde:	6879      	ldr	r1, [r7, #4]
 8007be0:	fa01 f303 	lsl.w	r3, r1, r3
 8007be4:	431a      	orrs	r2, r3
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	621a      	str	r2, [r3, #32]
}
 8007bea:	bf00      	nop
 8007bec:	371c      	adds	r7, #28
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf4:	4770      	bx	lr
	...

08007bf8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b085      	sub	sp, #20
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d101      	bne.n	8007c10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c0c:	2302      	movs	r3, #2
 8007c0e:	e05a      	b.n	8007cc6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2201      	movs	r2, #1
 8007c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2202      	movs	r2, #2
 8007c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a21      	ldr	r2, [pc, #132]	; (8007cd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d022      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c5c:	d01d      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a1d      	ldr	r2, [pc, #116]	; (8007cd8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d018      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a1b      	ldr	r2, [pc, #108]	; (8007cdc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d013      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a1a      	ldr	r2, [pc, #104]	; (8007ce0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d00e      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a18      	ldr	r2, [pc, #96]	; (8007ce4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d009      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a17      	ldr	r2, [pc, #92]	; (8007ce8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d004      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a15      	ldr	r2, [pc, #84]	; (8007cec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d10c      	bne.n	8007cb4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ca0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	68ba      	ldr	r2, [r7, #8]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	68ba      	ldr	r2, [r7, #8]
 8007cb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3714      	adds	r7, #20
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	40010000 	.word	0x40010000
 8007cd8:	40000400 	.word	0x40000400
 8007cdc:	40000800 	.word	0x40000800
 8007ce0:	40000c00 	.word	0x40000c00
 8007ce4:	40010400 	.word	0x40010400
 8007ce8:	40014000 	.word	0x40014000
 8007cec:	40001800 	.word	0x40001800

08007cf0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cf8:	bf00      	nop
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d0c:	bf00      	nop
 8007d0e:	370c      	adds	r7, #12
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b082      	sub	sp, #8
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d101      	bne.n	8007d2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	e03f      	b.n	8007daa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d106      	bne.n	8007d44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f7fb f906 	bl	8002f50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2224      	movs	r2, #36	; 0x24
 8007d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68da      	ldr	r2, [r3, #12]
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 fcbf 	bl	80086e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	691a      	ldr	r2, [r3, #16]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	695a      	ldr	r2, [r3, #20]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68da      	ldr	r2, [r3, #12]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2220      	movs	r2, #32
 8007d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2220      	movs	r2, #32
 8007da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3708      	adds	r7, #8
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}

08007db2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b08a      	sub	sp, #40	; 0x28
 8007db6:	af02      	add	r7, sp, #8
 8007db8:	60f8      	str	r0, [r7, #12]
 8007dba:	60b9      	str	r1, [r7, #8]
 8007dbc:	603b      	str	r3, [r7, #0]
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	2b20      	cmp	r3, #32
 8007dd0:	d17c      	bne.n	8007ecc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d002      	beq.n	8007dde <HAL_UART_Transmit+0x2c>
 8007dd8:	88fb      	ldrh	r3, [r7, #6]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d101      	bne.n	8007de2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	e075      	b.n	8007ece <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d101      	bne.n	8007df0 <HAL_UART_Transmit+0x3e>
 8007dec:	2302      	movs	r3, #2
 8007dee:	e06e      	b.n	8007ece <HAL_UART_Transmit+0x11c>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2221      	movs	r2, #33	; 0x21
 8007e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e06:	f7fb f9b9 	bl	800317c <HAL_GetTick>
 8007e0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	88fa      	ldrh	r2, [r7, #6]
 8007e10:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	88fa      	ldrh	r2, [r7, #6]
 8007e16:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e20:	d108      	bne.n	8007e34 <HAL_UART_Transmit+0x82>
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	691b      	ldr	r3, [r3, #16]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d104      	bne.n	8007e34 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	61bb      	str	r3, [r7, #24]
 8007e32:	e003      	b.n	8007e3c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007e44:	e02a      	b.n	8007e9c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	9300      	str	r3, [sp, #0]
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	2180      	movs	r1, #128	; 0x80
 8007e50:	68f8      	ldr	r0, [r7, #12]
 8007e52:	f000 fa81 	bl	8008358 <UART_WaitOnFlagUntilTimeout>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d001      	beq.n	8007e60 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007e5c:	2303      	movs	r3, #3
 8007e5e:	e036      	b.n	8007ece <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007e60:	69fb      	ldr	r3, [r7, #28]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d10b      	bne.n	8007e7e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	881b      	ldrh	r3, [r3, #0]
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e74:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	3302      	adds	r3, #2
 8007e7a:	61bb      	str	r3, [r7, #24]
 8007e7c:	e007      	b.n	8007e8e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	781a      	ldrb	r2, [r3, #0]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007e88:	69fb      	ldr	r3, [r7, #28]
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	3b01      	subs	r3, #1
 8007e96:	b29a      	uxth	r2, r3
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ea0:	b29b      	uxth	r3, r3
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d1cf      	bne.n	8007e46 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	9300      	str	r3, [sp, #0]
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	2200      	movs	r2, #0
 8007eae:	2140      	movs	r1, #64	; 0x40
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f000 fa51 	bl	8008358 <UART_WaitOnFlagUntilTimeout>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d001      	beq.n	8007ec0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007ebc:	2303      	movs	r3, #3
 8007ebe:	e006      	b.n	8007ece <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2220      	movs	r2, #32
 8007ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	e000      	b.n	8007ece <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007ecc:	2302      	movs	r3, #2
  }
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3720      	adds	r7, #32
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}

08007ed6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ed6:	b480      	push	{r7}
 8007ed8:	b085      	sub	sp, #20
 8007eda:	af00      	add	r7, sp, #0
 8007edc:	60f8      	str	r0, [r7, #12]
 8007ede:	60b9      	str	r1, [r7, #8]
 8007ee0:	4613      	mov	r3, r2
 8007ee2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	2b20      	cmp	r3, #32
 8007eee:	d130      	bne.n	8007f52 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d002      	beq.n	8007efc <HAL_UART_Transmit_IT+0x26>
 8007ef6:	88fb      	ldrh	r3, [r7, #6]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d101      	bne.n	8007f00 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	e029      	b.n	8007f54 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d101      	bne.n	8007f0e <HAL_UART_Transmit_IT+0x38>
 8007f0a:	2302      	movs	r3, #2
 8007f0c:	e022      	b.n	8007f54 <HAL_UART_Transmit_IT+0x7e>
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2201      	movs	r2, #1
 8007f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	68ba      	ldr	r2, [r7, #8]
 8007f1a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	88fa      	ldrh	r2, [r7, #6]
 8007f20:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	88fa      	ldrh	r2, [r7, #6]
 8007f26:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2221      	movs	r2, #33	; 0x21
 8007f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	68da      	ldr	r2, [r3, #12]
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007f4c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	e000      	b.n	8007f54 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007f52:	2302      	movs	r3, #2
  }
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3714      	adds	r7, #20
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	60f8      	str	r0, [r7, #12]
 8007f68:	60b9      	str	r1, [r7, #8]
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f74:	b2db      	uxtb	r3, r3
 8007f76:	2b20      	cmp	r3, #32
 8007f78:	d11d      	bne.n	8007fb6 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d002      	beq.n	8007f86 <HAL_UART_Receive_IT+0x26>
 8007f80:	88fb      	ldrh	r3, [r7, #6]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d101      	bne.n	8007f8a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	e016      	b.n	8007fb8 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d101      	bne.n	8007f98 <HAL_UART_Receive_IT+0x38>
 8007f94:	2302      	movs	r3, #2
 8007f96:	e00f      	b.n	8007fb8 <HAL_UART_Receive_IT+0x58>
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007fa6:	88fb      	ldrh	r3, [r7, #6]
 8007fa8:	461a      	mov	r2, r3
 8007faa:	68b9      	ldr	r1, [r7, #8]
 8007fac:	68f8      	ldr	r0, [r7, #12]
 8007fae:	f000 fa1d 	bl	80083ec <UART_Start_Receive_IT>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	e000      	b.n	8007fb8 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007fb6:	2302      	movs	r3, #2
  }
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3710      	adds	r7, #16
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b08a      	sub	sp, #40	; 0x28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	695b      	ldr	r3, [r3, #20]
 8007fde:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fea:	f003 030f 	and.w	r3, r3, #15
 8007fee:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007ff0:	69bb      	ldr	r3, [r7, #24]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d10d      	bne.n	8008012 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff8:	f003 0320 	and.w	r3, r3, #32
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d008      	beq.n	8008012 <HAL_UART_IRQHandler+0x52>
 8008000:	6a3b      	ldr	r3, [r7, #32]
 8008002:	f003 0320 	and.w	r3, r3, #32
 8008006:	2b00      	cmp	r3, #0
 8008008:	d003      	beq.n	8008012 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f000 fad1 	bl	80085b2 <UART_Receive_IT>
      return;
 8008010:	e17c      	b.n	800830c <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008012:	69bb      	ldr	r3, [r7, #24]
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 80b1 	beq.w	800817c <HAL_UART_IRQHandler+0x1bc>
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	f003 0301 	and.w	r3, r3, #1
 8008020:	2b00      	cmp	r3, #0
 8008022:	d105      	bne.n	8008030 <HAL_UART_IRQHandler+0x70>
 8008024:	6a3b      	ldr	r3, [r7, #32]
 8008026:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800802a:	2b00      	cmp	r3, #0
 800802c:	f000 80a6 	beq.w	800817c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008032:	f003 0301 	and.w	r3, r3, #1
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00a      	beq.n	8008050 <HAL_UART_IRQHandler+0x90>
 800803a:	6a3b      	ldr	r3, [r7, #32]
 800803c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008040:	2b00      	cmp	r3, #0
 8008042:	d005      	beq.n	8008050 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008048:	f043 0201 	orr.w	r2, r3, #1
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008052:	f003 0304 	and.w	r3, r3, #4
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00a      	beq.n	8008070 <HAL_UART_IRQHandler+0xb0>
 800805a:	69fb      	ldr	r3, [r7, #28]
 800805c:	f003 0301 	and.w	r3, r3, #1
 8008060:	2b00      	cmp	r3, #0
 8008062:	d005      	beq.n	8008070 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008068:	f043 0202 	orr.w	r2, r3, #2
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008072:	f003 0302 	and.w	r3, r3, #2
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00a      	beq.n	8008090 <HAL_UART_IRQHandler+0xd0>
 800807a:	69fb      	ldr	r3, [r7, #28]
 800807c:	f003 0301 	and.w	r3, r3, #1
 8008080:	2b00      	cmp	r3, #0
 8008082:	d005      	beq.n	8008090 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008088:	f043 0204 	orr.w	r2, r3, #4
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008092:	f003 0308 	and.w	r3, r3, #8
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00f      	beq.n	80080ba <HAL_UART_IRQHandler+0xfa>
 800809a:	6a3b      	ldr	r3, [r7, #32]
 800809c:	f003 0320 	and.w	r3, r3, #32
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d104      	bne.n	80080ae <HAL_UART_IRQHandler+0xee>
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	f003 0301 	and.w	r3, r3, #1
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d005      	beq.n	80080ba <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080b2:	f043 0208 	orr.w	r2, r3, #8
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f000 811f 	beq.w	8008302 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c6:	f003 0320 	and.w	r3, r3, #32
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d007      	beq.n	80080de <HAL_UART_IRQHandler+0x11e>
 80080ce:	6a3b      	ldr	r3, [r7, #32]
 80080d0:	f003 0320 	and.w	r3, r3, #32
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d002      	beq.n	80080de <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f000 fa6a 	bl	80085b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	695b      	ldr	r3, [r3, #20]
 80080e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080e8:	2b40      	cmp	r3, #64	; 0x40
 80080ea:	bf0c      	ite	eq
 80080ec:	2301      	moveq	r3, #1
 80080ee:	2300      	movne	r3, #0
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f8:	f003 0308 	and.w	r3, r3, #8
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d102      	bne.n	8008106 <HAL_UART_IRQHandler+0x146>
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d031      	beq.n	800816a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 f9aa 	bl	8008460 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	695b      	ldr	r3, [r3, #20]
 8008112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008116:	2b40      	cmp	r3, #64	; 0x40
 8008118:	d123      	bne.n	8008162 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	695a      	ldr	r2, [r3, #20]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008128:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800812e:	2b00      	cmp	r3, #0
 8008130:	d013      	beq.n	800815a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008136:	4a77      	ldr	r2, [pc, #476]	; (8008314 <HAL_UART_IRQHandler+0x354>)
 8008138:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800813e:	4618      	mov	r0, r3
 8008140:	f7fb fa58 	bl	80035f4 <HAL_DMA_Abort_IT>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d016      	beq.n	8008178 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800814e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008150:	687a      	ldr	r2, [r7, #4]
 8008152:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008154:	4610      	mov	r0, r2
 8008156:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008158:	e00e      	b.n	8008178 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f000 f8e6 	bl	800832c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008160:	e00a      	b.n	8008178 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f000 f8e2 	bl	800832c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008168:	e006      	b.n	8008178 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 f8de 	bl	800832c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008176:	e0c4      	b.n	8008302 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008178:	bf00      	nop
    return;
 800817a:	e0c2      	b.n	8008302 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008180:	2b01      	cmp	r3, #1
 8008182:	f040 80a2 	bne.w	80082ca <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8008186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008188:	f003 0310 	and.w	r3, r3, #16
 800818c:	2b00      	cmp	r3, #0
 800818e:	f000 809c 	beq.w	80082ca <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8008192:	6a3b      	ldr	r3, [r7, #32]
 8008194:	f003 0310 	and.w	r3, r3, #16
 8008198:	2b00      	cmp	r3, #0
 800819a:	f000 8096 	beq.w	80082ca <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800819e:	2300      	movs	r3, #0
 80081a0:	60fb      	str	r3, [r7, #12]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	60fb      	str	r3, [r7, #12]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	60fb      	str	r3, [r7, #12]
 80081b2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081be:	2b40      	cmp	r3, #64	; 0x40
 80081c0:	d14f      	bne.n	8008262 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80081cc:	8a3b      	ldrh	r3, [r7, #16]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	f000 8099 	beq.w	8008306 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80081d8:	8a3a      	ldrh	r2, [r7, #16]
 80081da:	429a      	cmp	r2, r3
 80081dc:	f080 8093 	bcs.w	8008306 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	8a3a      	ldrh	r2, [r7, #16]
 80081e4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ea:	69db      	ldr	r3, [r3, #28]
 80081ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081f0:	d02b      	beq.n	800824a <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68da      	ldr	r2, [r3, #12]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008200:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	695a      	ldr	r2, [r3, #20]
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f022 0201 	bic.w	r2, r2, #1
 8008210:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	695a      	ldr	r2, [r3, #20]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008220:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2220      	movs	r2, #32
 8008226:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	68da      	ldr	r2, [r3, #12]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f022 0210 	bic.w	r2, r2, #16
 800823e:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008244:	4618      	mov	r0, r3
 8008246:	f7fb f965 	bl	8003514 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008252:	b29b      	uxth	r3, r3
 8008254:	1ad3      	subs	r3, r2, r3
 8008256:	b29b      	uxth	r3, r3
 8008258:	4619      	mov	r1, r3
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 f870 	bl	8008340 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008260:	e051      	b.n	8008306 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800826a:	b29b      	uxth	r3, r3
 800826c:	1ad3      	subs	r3, r2, r3
 800826e:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008274:	b29b      	uxth	r3, r3
 8008276:	2b00      	cmp	r3, #0
 8008278:	d047      	beq.n	800830a <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800827a:	8a7b      	ldrh	r3, [r7, #18]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d044      	beq.n	800830a <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	68da      	ldr	r2, [r3, #12]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800828e:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	695a      	ldr	r2, [r3, #20]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f022 0201 	bic.w	r2, r2, #1
 800829e:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2220      	movs	r2, #32
 80082a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	68da      	ldr	r2, [r3, #12]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f022 0210 	bic.w	r2, r2, #16
 80082bc:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80082be:	8a7b      	ldrh	r3, [r7, #18]
 80082c0:	4619      	mov	r1, r3
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 f83c 	bl	8008340 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80082c8:	e01f      	b.n	800830a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80082ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d008      	beq.n	80082e6 <HAL_UART_IRQHandler+0x326>
 80082d4:	6a3b      	ldr	r3, [r7, #32]
 80082d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d003      	beq.n	80082e6 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 f8ff 	bl	80084e2 <UART_Transmit_IT>
    return;
 80082e4:	e012      	b.n	800830c <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80082e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d00d      	beq.n	800830c <HAL_UART_IRQHandler+0x34c>
 80082f0:	6a3b      	ldr	r3, [r7, #32]
 80082f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d008      	beq.n	800830c <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 f941 	bl	8008582 <UART_EndTransmit_IT>
    return;
 8008300:	e004      	b.n	800830c <HAL_UART_IRQHandler+0x34c>
    return;
 8008302:	bf00      	nop
 8008304:	e002      	b.n	800830c <HAL_UART_IRQHandler+0x34c>
      return;
 8008306:	bf00      	nop
 8008308:	e000      	b.n	800830c <HAL_UART_IRQHandler+0x34c>
      return;
 800830a:	bf00      	nop
  }
}
 800830c:	3728      	adds	r7, #40	; 0x28
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	080084bb 	.word	0x080084bb

08008318 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008320:	bf00      	nop
 8008322:	370c      	adds	r7, #12
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr

0800832c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008334:	bf00      	nop
 8008336:	370c      	adds	r7, #12
 8008338:	46bd      	mov	sp, r7
 800833a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833e:	4770      	bx	lr

08008340 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	460b      	mov	r3, r1
 800834a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800834c:	bf00      	nop
 800834e:	370c      	adds	r7, #12
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b084      	sub	sp, #16
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	603b      	str	r3, [r7, #0]
 8008364:	4613      	mov	r3, r2
 8008366:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008368:	e02c      	b.n	80083c4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800836a:	69bb      	ldr	r3, [r7, #24]
 800836c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008370:	d028      	beq.n	80083c4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d007      	beq.n	8008388 <UART_WaitOnFlagUntilTimeout+0x30>
 8008378:	f7fa ff00 	bl	800317c <HAL_GetTick>
 800837c:	4602      	mov	r2, r0
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	1ad3      	subs	r3, r2, r3
 8008382:	69ba      	ldr	r2, [r7, #24]
 8008384:	429a      	cmp	r2, r3
 8008386:	d21d      	bcs.n	80083c4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68da      	ldr	r2, [r3, #12]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008396:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	695a      	ldr	r2, [r3, #20]
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f022 0201 	bic.w	r2, r2, #1
 80083a6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2220      	movs	r2, #32
 80083ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2220      	movs	r2, #32
 80083b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2200      	movs	r2, #0
 80083bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80083c0:	2303      	movs	r3, #3
 80083c2:	e00f      	b.n	80083e4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	681a      	ldr	r2, [r3, #0]
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	4013      	ands	r3, r2
 80083ce:	68ba      	ldr	r2, [r7, #8]
 80083d0:	429a      	cmp	r2, r3
 80083d2:	bf0c      	ite	eq
 80083d4:	2301      	moveq	r3, #1
 80083d6:	2300      	movne	r3, #0
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	461a      	mov	r2, r3
 80083dc:	79fb      	ldrb	r3, [r7, #7]
 80083de:	429a      	cmp	r2, r3
 80083e0:	d0c3      	beq.n	800836a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80083e2:	2300      	movs	r3, #0
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	3710      	adds	r7, #16
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}

080083ec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b085      	sub	sp, #20
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	60b9      	str	r1, [r7, #8]
 80083f6:	4613      	mov	r3, r2
 80083f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	68ba      	ldr	r2, [r7, #8]
 80083fe:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	88fa      	ldrh	r2, [r7, #6]
 8008404:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	88fa      	ldrh	r2, [r7, #6]
 800840a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2200      	movs	r2, #0
 8008410:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2222      	movs	r2, #34	; 0x22
 8008416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	68da      	ldr	r2, [r3, #12]
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008430:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	695a      	ldr	r2, [r3, #20]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f042 0201 	orr.w	r2, r2, #1
 8008440:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	68da      	ldr	r2, [r3, #12]
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f042 0220 	orr.w	r2, r2, #32
 8008450:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008452:	2300      	movs	r3, #0
}
 8008454:	4618      	mov	r0, r3
 8008456:	3714      	adds	r7, #20
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr

08008460 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008460:	b480      	push	{r7}
 8008462:	b083      	sub	sp, #12
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	68da      	ldr	r2, [r3, #12]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008476:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	695a      	ldr	r2, [r3, #20]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f022 0201 	bic.w	r2, r2, #1
 8008486:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800848c:	2b01      	cmp	r3, #1
 800848e:	d107      	bne.n	80084a0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	68da      	ldr	r2, [r3, #12]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f022 0210 	bic.w	r2, r2, #16
 800849e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2220      	movs	r2, #32
 80084a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	631a      	str	r2, [r3, #48]	; 0x30
}
 80084ae:	bf00      	nop
 80084b0:	370c      	adds	r7, #12
 80084b2:	46bd      	mov	sp, r7
 80084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b8:	4770      	bx	lr

080084ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084ba:	b580      	push	{r7, lr}
 80084bc:	b084      	sub	sp, #16
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2200      	movs	r2, #0
 80084cc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2200      	movs	r2, #0
 80084d2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084d4:	68f8      	ldr	r0, [r7, #12]
 80084d6:	f7ff ff29 	bl	800832c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084da:	bf00      	nop
 80084dc:	3710      	adds	r7, #16
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}

080084e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80084e2:	b480      	push	{r7}
 80084e4:	b085      	sub	sp, #20
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084f0:	b2db      	uxtb	r3, r3
 80084f2:	2b21      	cmp	r3, #33	; 0x21
 80084f4:	d13e      	bne.n	8008574 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084fe:	d114      	bne.n	800852a <UART_Transmit_IT+0x48>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	691b      	ldr	r3, [r3, #16]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d110      	bne.n	800852a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6a1b      	ldr	r3, [r3, #32]
 800850c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	881b      	ldrh	r3, [r3, #0]
 8008512:	461a      	mov	r2, r3
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800851c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6a1b      	ldr	r3, [r3, #32]
 8008522:	1c9a      	adds	r2, r3, #2
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	621a      	str	r2, [r3, #32]
 8008528:	e008      	b.n	800853c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6a1b      	ldr	r3, [r3, #32]
 800852e:	1c59      	adds	r1, r3, #1
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	6211      	str	r1, [r2, #32]
 8008534:	781a      	ldrb	r2, [r3, #0]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008540:	b29b      	uxth	r3, r3
 8008542:	3b01      	subs	r3, #1
 8008544:	b29b      	uxth	r3, r3
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	4619      	mov	r1, r3
 800854a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800854c:	2b00      	cmp	r3, #0
 800854e:	d10f      	bne.n	8008570 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	68da      	ldr	r2, [r3, #12]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800855e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	68da      	ldr	r2, [r3, #12]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800856e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008570:	2300      	movs	r3, #0
 8008572:	e000      	b.n	8008576 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008574:	2302      	movs	r3, #2
  }
}
 8008576:	4618      	mov	r0, r3
 8008578:	3714      	adds	r7, #20
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr

08008582 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008582:	b580      	push	{r7, lr}
 8008584:	b082      	sub	sp, #8
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	68da      	ldr	r2, [r3, #12]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008598:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2220      	movs	r2, #32
 800859e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f7ff feb8 	bl	8008318 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80085a8:	2300      	movs	r3, #0
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3708      	adds	r7, #8
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}

080085b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b084      	sub	sp, #16
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	2b22      	cmp	r3, #34	; 0x22
 80085c4:	f040 8087 	bne.w	80086d6 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	689b      	ldr	r3, [r3, #8]
 80085cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085d0:	d117      	bne.n	8008602 <UART_Receive_IT+0x50>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	691b      	ldr	r3, [r3, #16]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d113      	bne.n	8008602 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80085da:	2300      	movs	r3, #0
 80085dc:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085e2:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085f0:	b29a      	uxth	r2, r3
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085fa:	1c9a      	adds	r2, r3, #2
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	629a      	str	r2, [r3, #40]	; 0x28
 8008600:	e026      	b.n	8008650 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008606:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8008608:	2300      	movs	r3, #0
 800860a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008614:	d007      	beq.n	8008626 <UART_Receive_IT+0x74>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d10a      	bne.n	8008634 <UART_Receive_IT+0x82>
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	691b      	ldr	r3, [r3, #16]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d106      	bne.n	8008634 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	b2da      	uxtb	r2, r3
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	701a      	strb	r2, [r3, #0]
 8008632:	e008      	b.n	8008646 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	b2db      	uxtb	r3, r3
 800863c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008640:	b2da      	uxtb	r2, r3
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800864a:	1c5a      	adds	r2, r3, #1
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008654:	b29b      	uxth	r3, r3
 8008656:	3b01      	subs	r3, #1
 8008658:	b29b      	uxth	r3, r3
 800865a:	687a      	ldr	r2, [r7, #4]
 800865c:	4619      	mov	r1, r3
 800865e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008660:	2b00      	cmp	r3, #0
 8008662:	d136      	bne.n	80086d2 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	68da      	ldr	r2, [r3, #12]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f022 0220 	bic.w	r2, r2, #32
 8008672:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	68da      	ldr	r2, [r3, #12]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008682:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	695a      	ldr	r2, [r3, #20]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f022 0201 	bic.w	r2, r2, #1
 8008692:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2220      	movs	r2, #32
 8008698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d10e      	bne.n	80086c2 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	68da      	ldr	r2, [r3, #12]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f022 0210 	bic.w	r2, r2, #16
 80086b2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80086b8:	4619      	mov	r1, r3
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f7ff fe40 	bl	8008340 <HAL_UARTEx_RxEventCallback>
 80086c0:	e002      	b.n	80086c8 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f7f9 f9bc 	bl	8001a40 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2200      	movs	r2, #0
 80086cc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 80086ce:	2300      	movs	r3, #0
 80086d0:	e002      	b.n	80086d8 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 80086d2:	2300      	movs	r3, #0
 80086d4:	e000      	b.n	80086d8 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 80086d6:	2302      	movs	r3, #2
  }
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3710      	adds	r7, #16
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}

080086e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e4:	b09f      	sub	sp, #124	; 0x7c
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	691b      	ldr	r3, [r3, #16]
 80086f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80086f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086f6:	68d9      	ldr	r1, [r3, #12]
 80086f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	ea40 0301 	orr.w	r3, r0, r1
 8008700:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008702:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008704:	689a      	ldr	r2, [r3, #8]
 8008706:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008708:	691b      	ldr	r3, [r3, #16]
 800870a:	431a      	orrs	r2, r3
 800870c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800870e:	695b      	ldr	r3, [r3, #20]
 8008710:	431a      	orrs	r2, r3
 8008712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008714:	69db      	ldr	r3, [r3, #28]
 8008716:	4313      	orrs	r3, r2
 8008718:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800871a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	68db      	ldr	r3, [r3, #12]
 8008720:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008724:	f021 010c 	bic.w	r1, r1, #12
 8008728:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800872e:	430b      	orrs	r3, r1
 8008730:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008732:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	695b      	ldr	r3, [r3, #20]
 8008738:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800873c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800873e:	6999      	ldr	r1, [r3, #24]
 8008740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008742:	681a      	ldr	r2, [r3, #0]
 8008744:	ea40 0301 	orr.w	r3, r0, r1
 8008748:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800874a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	4bc5      	ldr	r3, [pc, #788]	; (8008a64 <UART_SetConfig+0x384>)
 8008750:	429a      	cmp	r2, r3
 8008752:	d004      	beq.n	800875e <UART_SetConfig+0x7e>
 8008754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	4bc3      	ldr	r3, [pc, #780]	; (8008a68 <UART_SetConfig+0x388>)
 800875a:	429a      	cmp	r2, r3
 800875c:	d103      	bne.n	8008766 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800875e:	f7fe fbf1 	bl	8006f44 <HAL_RCC_GetPCLK2Freq>
 8008762:	6778      	str	r0, [r7, #116]	; 0x74
 8008764:	e002      	b.n	800876c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008766:	f7fe fbd9 	bl	8006f1c <HAL_RCC_GetPCLK1Freq>
 800876a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800876c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800876e:	69db      	ldr	r3, [r3, #28]
 8008770:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008774:	f040 80b6 	bne.w	80088e4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008778:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800877a:	461c      	mov	r4, r3
 800877c:	f04f 0500 	mov.w	r5, #0
 8008780:	4622      	mov	r2, r4
 8008782:	462b      	mov	r3, r5
 8008784:	1891      	adds	r1, r2, r2
 8008786:	6439      	str	r1, [r7, #64]	; 0x40
 8008788:	415b      	adcs	r3, r3
 800878a:	647b      	str	r3, [r7, #68]	; 0x44
 800878c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008790:	1912      	adds	r2, r2, r4
 8008792:	eb45 0303 	adc.w	r3, r5, r3
 8008796:	f04f 0000 	mov.w	r0, #0
 800879a:	f04f 0100 	mov.w	r1, #0
 800879e:	00d9      	lsls	r1, r3, #3
 80087a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80087a4:	00d0      	lsls	r0, r2, #3
 80087a6:	4602      	mov	r2, r0
 80087a8:	460b      	mov	r3, r1
 80087aa:	1911      	adds	r1, r2, r4
 80087ac:	6639      	str	r1, [r7, #96]	; 0x60
 80087ae:	416b      	adcs	r3, r5
 80087b0:	667b      	str	r3, [r7, #100]	; 0x64
 80087b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	461a      	mov	r2, r3
 80087b8:	f04f 0300 	mov.w	r3, #0
 80087bc:	1891      	adds	r1, r2, r2
 80087be:	63b9      	str	r1, [r7, #56]	; 0x38
 80087c0:	415b      	adcs	r3, r3
 80087c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80087c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80087c8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80087cc:	f7f8 fa9c 	bl	8000d08 <__aeabi_uldivmod>
 80087d0:	4602      	mov	r2, r0
 80087d2:	460b      	mov	r3, r1
 80087d4:	4ba5      	ldr	r3, [pc, #660]	; (8008a6c <UART_SetConfig+0x38c>)
 80087d6:	fba3 2302 	umull	r2, r3, r3, r2
 80087da:	095b      	lsrs	r3, r3, #5
 80087dc:	011e      	lsls	r6, r3, #4
 80087de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80087e0:	461c      	mov	r4, r3
 80087e2:	f04f 0500 	mov.w	r5, #0
 80087e6:	4622      	mov	r2, r4
 80087e8:	462b      	mov	r3, r5
 80087ea:	1891      	adds	r1, r2, r2
 80087ec:	6339      	str	r1, [r7, #48]	; 0x30
 80087ee:	415b      	adcs	r3, r3
 80087f0:	637b      	str	r3, [r7, #52]	; 0x34
 80087f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80087f6:	1912      	adds	r2, r2, r4
 80087f8:	eb45 0303 	adc.w	r3, r5, r3
 80087fc:	f04f 0000 	mov.w	r0, #0
 8008800:	f04f 0100 	mov.w	r1, #0
 8008804:	00d9      	lsls	r1, r3, #3
 8008806:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800880a:	00d0      	lsls	r0, r2, #3
 800880c:	4602      	mov	r2, r0
 800880e:	460b      	mov	r3, r1
 8008810:	1911      	adds	r1, r2, r4
 8008812:	65b9      	str	r1, [r7, #88]	; 0x58
 8008814:	416b      	adcs	r3, r5
 8008816:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008818:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	461a      	mov	r2, r3
 800881e:	f04f 0300 	mov.w	r3, #0
 8008822:	1891      	adds	r1, r2, r2
 8008824:	62b9      	str	r1, [r7, #40]	; 0x28
 8008826:	415b      	adcs	r3, r3
 8008828:	62fb      	str	r3, [r7, #44]	; 0x2c
 800882a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800882e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008832:	f7f8 fa69 	bl	8000d08 <__aeabi_uldivmod>
 8008836:	4602      	mov	r2, r0
 8008838:	460b      	mov	r3, r1
 800883a:	4b8c      	ldr	r3, [pc, #560]	; (8008a6c <UART_SetConfig+0x38c>)
 800883c:	fba3 1302 	umull	r1, r3, r3, r2
 8008840:	095b      	lsrs	r3, r3, #5
 8008842:	2164      	movs	r1, #100	; 0x64
 8008844:	fb01 f303 	mul.w	r3, r1, r3
 8008848:	1ad3      	subs	r3, r2, r3
 800884a:	00db      	lsls	r3, r3, #3
 800884c:	3332      	adds	r3, #50	; 0x32
 800884e:	4a87      	ldr	r2, [pc, #540]	; (8008a6c <UART_SetConfig+0x38c>)
 8008850:	fba2 2303 	umull	r2, r3, r2, r3
 8008854:	095b      	lsrs	r3, r3, #5
 8008856:	005b      	lsls	r3, r3, #1
 8008858:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800885c:	441e      	add	r6, r3
 800885e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008860:	4618      	mov	r0, r3
 8008862:	f04f 0100 	mov.w	r1, #0
 8008866:	4602      	mov	r2, r0
 8008868:	460b      	mov	r3, r1
 800886a:	1894      	adds	r4, r2, r2
 800886c:	623c      	str	r4, [r7, #32]
 800886e:	415b      	adcs	r3, r3
 8008870:	627b      	str	r3, [r7, #36]	; 0x24
 8008872:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008876:	1812      	adds	r2, r2, r0
 8008878:	eb41 0303 	adc.w	r3, r1, r3
 800887c:	f04f 0400 	mov.w	r4, #0
 8008880:	f04f 0500 	mov.w	r5, #0
 8008884:	00dd      	lsls	r5, r3, #3
 8008886:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800888a:	00d4      	lsls	r4, r2, #3
 800888c:	4622      	mov	r2, r4
 800888e:	462b      	mov	r3, r5
 8008890:	1814      	adds	r4, r2, r0
 8008892:	653c      	str	r4, [r7, #80]	; 0x50
 8008894:	414b      	adcs	r3, r1
 8008896:	657b      	str	r3, [r7, #84]	; 0x54
 8008898:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	461a      	mov	r2, r3
 800889e:	f04f 0300 	mov.w	r3, #0
 80088a2:	1891      	adds	r1, r2, r2
 80088a4:	61b9      	str	r1, [r7, #24]
 80088a6:	415b      	adcs	r3, r3
 80088a8:	61fb      	str	r3, [r7, #28]
 80088aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80088ae:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80088b2:	f7f8 fa29 	bl	8000d08 <__aeabi_uldivmod>
 80088b6:	4602      	mov	r2, r0
 80088b8:	460b      	mov	r3, r1
 80088ba:	4b6c      	ldr	r3, [pc, #432]	; (8008a6c <UART_SetConfig+0x38c>)
 80088bc:	fba3 1302 	umull	r1, r3, r3, r2
 80088c0:	095b      	lsrs	r3, r3, #5
 80088c2:	2164      	movs	r1, #100	; 0x64
 80088c4:	fb01 f303 	mul.w	r3, r1, r3
 80088c8:	1ad3      	subs	r3, r2, r3
 80088ca:	00db      	lsls	r3, r3, #3
 80088cc:	3332      	adds	r3, #50	; 0x32
 80088ce:	4a67      	ldr	r2, [pc, #412]	; (8008a6c <UART_SetConfig+0x38c>)
 80088d0:	fba2 2303 	umull	r2, r3, r2, r3
 80088d4:	095b      	lsrs	r3, r3, #5
 80088d6:	f003 0207 	and.w	r2, r3, #7
 80088da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4432      	add	r2, r6
 80088e0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80088e2:	e0b9      	b.n	8008a58 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80088e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088e6:	461c      	mov	r4, r3
 80088e8:	f04f 0500 	mov.w	r5, #0
 80088ec:	4622      	mov	r2, r4
 80088ee:	462b      	mov	r3, r5
 80088f0:	1891      	adds	r1, r2, r2
 80088f2:	6139      	str	r1, [r7, #16]
 80088f4:	415b      	adcs	r3, r3
 80088f6:	617b      	str	r3, [r7, #20]
 80088f8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80088fc:	1912      	adds	r2, r2, r4
 80088fe:	eb45 0303 	adc.w	r3, r5, r3
 8008902:	f04f 0000 	mov.w	r0, #0
 8008906:	f04f 0100 	mov.w	r1, #0
 800890a:	00d9      	lsls	r1, r3, #3
 800890c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008910:	00d0      	lsls	r0, r2, #3
 8008912:	4602      	mov	r2, r0
 8008914:	460b      	mov	r3, r1
 8008916:	eb12 0804 	adds.w	r8, r2, r4
 800891a:	eb43 0905 	adc.w	r9, r3, r5
 800891e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	4618      	mov	r0, r3
 8008924:	f04f 0100 	mov.w	r1, #0
 8008928:	f04f 0200 	mov.w	r2, #0
 800892c:	f04f 0300 	mov.w	r3, #0
 8008930:	008b      	lsls	r3, r1, #2
 8008932:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008936:	0082      	lsls	r2, r0, #2
 8008938:	4640      	mov	r0, r8
 800893a:	4649      	mov	r1, r9
 800893c:	f7f8 f9e4 	bl	8000d08 <__aeabi_uldivmod>
 8008940:	4602      	mov	r2, r0
 8008942:	460b      	mov	r3, r1
 8008944:	4b49      	ldr	r3, [pc, #292]	; (8008a6c <UART_SetConfig+0x38c>)
 8008946:	fba3 2302 	umull	r2, r3, r3, r2
 800894a:	095b      	lsrs	r3, r3, #5
 800894c:	011e      	lsls	r6, r3, #4
 800894e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008950:	4618      	mov	r0, r3
 8008952:	f04f 0100 	mov.w	r1, #0
 8008956:	4602      	mov	r2, r0
 8008958:	460b      	mov	r3, r1
 800895a:	1894      	adds	r4, r2, r2
 800895c:	60bc      	str	r4, [r7, #8]
 800895e:	415b      	adcs	r3, r3
 8008960:	60fb      	str	r3, [r7, #12]
 8008962:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008966:	1812      	adds	r2, r2, r0
 8008968:	eb41 0303 	adc.w	r3, r1, r3
 800896c:	f04f 0400 	mov.w	r4, #0
 8008970:	f04f 0500 	mov.w	r5, #0
 8008974:	00dd      	lsls	r5, r3, #3
 8008976:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800897a:	00d4      	lsls	r4, r2, #3
 800897c:	4622      	mov	r2, r4
 800897e:	462b      	mov	r3, r5
 8008980:	1814      	adds	r4, r2, r0
 8008982:	64bc      	str	r4, [r7, #72]	; 0x48
 8008984:	414b      	adcs	r3, r1
 8008986:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008988:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	4618      	mov	r0, r3
 800898e:	f04f 0100 	mov.w	r1, #0
 8008992:	f04f 0200 	mov.w	r2, #0
 8008996:	f04f 0300 	mov.w	r3, #0
 800899a:	008b      	lsls	r3, r1, #2
 800899c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80089a0:	0082      	lsls	r2, r0, #2
 80089a2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80089a6:	f7f8 f9af 	bl	8000d08 <__aeabi_uldivmod>
 80089aa:	4602      	mov	r2, r0
 80089ac:	460b      	mov	r3, r1
 80089ae:	4b2f      	ldr	r3, [pc, #188]	; (8008a6c <UART_SetConfig+0x38c>)
 80089b0:	fba3 1302 	umull	r1, r3, r3, r2
 80089b4:	095b      	lsrs	r3, r3, #5
 80089b6:	2164      	movs	r1, #100	; 0x64
 80089b8:	fb01 f303 	mul.w	r3, r1, r3
 80089bc:	1ad3      	subs	r3, r2, r3
 80089be:	011b      	lsls	r3, r3, #4
 80089c0:	3332      	adds	r3, #50	; 0x32
 80089c2:	4a2a      	ldr	r2, [pc, #168]	; (8008a6c <UART_SetConfig+0x38c>)
 80089c4:	fba2 2303 	umull	r2, r3, r2, r3
 80089c8:	095b      	lsrs	r3, r3, #5
 80089ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80089ce:	441e      	add	r6, r3
 80089d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089d2:	4618      	mov	r0, r3
 80089d4:	f04f 0100 	mov.w	r1, #0
 80089d8:	4602      	mov	r2, r0
 80089da:	460b      	mov	r3, r1
 80089dc:	1894      	adds	r4, r2, r2
 80089de:	603c      	str	r4, [r7, #0]
 80089e0:	415b      	adcs	r3, r3
 80089e2:	607b      	str	r3, [r7, #4]
 80089e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089e8:	1812      	adds	r2, r2, r0
 80089ea:	eb41 0303 	adc.w	r3, r1, r3
 80089ee:	f04f 0400 	mov.w	r4, #0
 80089f2:	f04f 0500 	mov.w	r5, #0
 80089f6:	00dd      	lsls	r5, r3, #3
 80089f8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80089fc:	00d4      	lsls	r4, r2, #3
 80089fe:	4622      	mov	r2, r4
 8008a00:	462b      	mov	r3, r5
 8008a02:	eb12 0a00 	adds.w	sl, r2, r0
 8008a06:	eb43 0b01 	adc.w	fp, r3, r1
 8008a0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	4618      	mov	r0, r3
 8008a10:	f04f 0100 	mov.w	r1, #0
 8008a14:	f04f 0200 	mov.w	r2, #0
 8008a18:	f04f 0300 	mov.w	r3, #0
 8008a1c:	008b      	lsls	r3, r1, #2
 8008a1e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008a22:	0082      	lsls	r2, r0, #2
 8008a24:	4650      	mov	r0, sl
 8008a26:	4659      	mov	r1, fp
 8008a28:	f7f8 f96e 	bl	8000d08 <__aeabi_uldivmod>
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	460b      	mov	r3, r1
 8008a30:	4b0e      	ldr	r3, [pc, #56]	; (8008a6c <UART_SetConfig+0x38c>)
 8008a32:	fba3 1302 	umull	r1, r3, r3, r2
 8008a36:	095b      	lsrs	r3, r3, #5
 8008a38:	2164      	movs	r1, #100	; 0x64
 8008a3a:	fb01 f303 	mul.w	r3, r1, r3
 8008a3e:	1ad3      	subs	r3, r2, r3
 8008a40:	011b      	lsls	r3, r3, #4
 8008a42:	3332      	adds	r3, #50	; 0x32
 8008a44:	4a09      	ldr	r2, [pc, #36]	; (8008a6c <UART_SetConfig+0x38c>)
 8008a46:	fba2 2303 	umull	r2, r3, r2, r3
 8008a4a:	095b      	lsrs	r3, r3, #5
 8008a4c:	f003 020f 	and.w	r2, r3, #15
 8008a50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4432      	add	r2, r6
 8008a56:	609a      	str	r2, [r3, #8]
}
 8008a58:	bf00      	nop
 8008a5a:	377c      	adds	r7, #124	; 0x7c
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a62:	bf00      	nop
 8008a64:	40011000 	.word	0x40011000
 8008a68:	40011400 	.word	0x40011400
 8008a6c:	51eb851f 	.word	0x51eb851f

08008a70 <__errno>:
 8008a70:	4b01      	ldr	r3, [pc, #4]	; (8008a78 <__errno+0x8>)
 8008a72:	6818      	ldr	r0, [r3, #0]
 8008a74:	4770      	bx	lr
 8008a76:	bf00      	nop
 8008a78:	2000000c 	.word	0x2000000c

08008a7c <__libc_init_array>:
 8008a7c:	b570      	push	{r4, r5, r6, lr}
 8008a7e:	4d0d      	ldr	r5, [pc, #52]	; (8008ab4 <__libc_init_array+0x38>)
 8008a80:	4c0d      	ldr	r4, [pc, #52]	; (8008ab8 <__libc_init_array+0x3c>)
 8008a82:	1b64      	subs	r4, r4, r5
 8008a84:	10a4      	asrs	r4, r4, #2
 8008a86:	2600      	movs	r6, #0
 8008a88:	42a6      	cmp	r6, r4
 8008a8a:	d109      	bne.n	8008aa0 <__libc_init_array+0x24>
 8008a8c:	4d0b      	ldr	r5, [pc, #44]	; (8008abc <__libc_init_array+0x40>)
 8008a8e:	4c0c      	ldr	r4, [pc, #48]	; (8008ac0 <__libc_init_array+0x44>)
 8008a90:	f003 fe74 	bl	800c77c <_init>
 8008a94:	1b64      	subs	r4, r4, r5
 8008a96:	10a4      	asrs	r4, r4, #2
 8008a98:	2600      	movs	r6, #0
 8008a9a:	42a6      	cmp	r6, r4
 8008a9c:	d105      	bne.n	8008aaa <__libc_init_array+0x2e>
 8008a9e:	bd70      	pop	{r4, r5, r6, pc}
 8008aa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aa4:	4798      	blx	r3
 8008aa6:	3601      	adds	r6, #1
 8008aa8:	e7ee      	b.n	8008a88 <__libc_init_array+0xc>
 8008aaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aae:	4798      	blx	r3
 8008ab0:	3601      	adds	r6, #1
 8008ab2:	e7f2      	b.n	8008a9a <__libc_init_array+0x1e>
 8008ab4:	0800cc30 	.word	0x0800cc30
 8008ab8:	0800cc30 	.word	0x0800cc30
 8008abc:	0800cc30 	.word	0x0800cc30
 8008ac0:	0800cc34 	.word	0x0800cc34

08008ac4 <memset>:
 8008ac4:	4402      	add	r2, r0
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d100      	bne.n	8008ace <memset+0xa>
 8008acc:	4770      	bx	lr
 8008ace:	f803 1b01 	strb.w	r1, [r3], #1
 8008ad2:	e7f9      	b.n	8008ac8 <memset+0x4>

08008ad4 <__cvt>:
 8008ad4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ad8:	ec55 4b10 	vmov	r4, r5, d0
 8008adc:	2d00      	cmp	r5, #0
 8008ade:	460e      	mov	r6, r1
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	462b      	mov	r3, r5
 8008ae4:	bfbb      	ittet	lt
 8008ae6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008aea:	461d      	movlt	r5, r3
 8008aec:	2300      	movge	r3, #0
 8008aee:	232d      	movlt	r3, #45	; 0x2d
 8008af0:	700b      	strb	r3, [r1, #0]
 8008af2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008af4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008af8:	4691      	mov	r9, r2
 8008afa:	f023 0820 	bic.w	r8, r3, #32
 8008afe:	bfbc      	itt	lt
 8008b00:	4622      	movlt	r2, r4
 8008b02:	4614      	movlt	r4, r2
 8008b04:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008b08:	d005      	beq.n	8008b16 <__cvt+0x42>
 8008b0a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008b0e:	d100      	bne.n	8008b12 <__cvt+0x3e>
 8008b10:	3601      	adds	r6, #1
 8008b12:	2102      	movs	r1, #2
 8008b14:	e000      	b.n	8008b18 <__cvt+0x44>
 8008b16:	2103      	movs	r1, #3
 8008b18:	ab03      	add	r3, sp, #12
 8008b1a:	9301      	str	r3, [sp, #4]
 8008b1c:	ab02      	add	r3, sp, #8
 8008b1e:	9300      	str	r3, [sp, #0]
 8008b20:	ec45 4b10 	vmov	d0, r4, r5
 8008b24:	4653      	mov	r3, sl
 8008b26:	4632      	mov	r2, r6
 8008b28:	f000 fcf6 	bl	8009518 <_dtoa_r>
 8008b2c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008b30:	4607      	mov	r7, r0
 8008b32:	d102      	bne.n	8008b3a <__cvt+0x66>
 8008b34:	f019 0f01 	tst.w	r9, #1
 8008b38:	d022      	beq.n	8008b80 <__cvt+0xac>
 8008b3a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008b3e:	eb07 0906 	add.w	r9, r7, r6
 8008b42:	d110      	bne.n	8008b66 <__cvt+0x92>
 8008b44:	783b      	ldrb	r3, [r7, #0]
 8008b46:	2b30      	cmp	r3, #48	; 0x30
 8008b48:	d10a      	bne.n	8008b60 <__cvt+0x8c>
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	4620      	mov	r0, r4
 8008b50:	4629      	mov	r1, r5
 8008b52:	f7f7 ffc9 	bl	8000ae8 <__aeabi_dcmpeq>
 8008b56:	b918      	cbnz	r0, 8008b60 <__cvt+0x8c>
 8008b58:	f1c6 0601 	rsb	r6, r6, #1
 8008b5c:	f8ca 6000 	str.w	r6, [sl]
 8008b60:	f8da 3000 	ldr.w	r3, [sl]
 8008b64:	4499      	add	r9, r3
 8008b66:	2200      	movs	r2, #0
 8008b68:	2300      	movs	r3, #0
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	4629      	mov	r1, r5
 8008b6e:	f7f7 ffbb 	bl	8000ae8 <__aeabi_dcmpeq>
 8008b72:	b108      	cbz	r0, 8008b78 <__cvt+0xa4>
 8008b74:	f8cd 900c 	str.w	r9, [sp, #12]
 8008b78:	2230      	movs	r2, #48	; 0x30
 8008b7a:	9b03      	ldr	r3, [sp, #12]
 8008b7c:	454b      	cmp	r3, r9
 8008b7e:	d307      	bcc.n	8008b90 <__cvt+0xbc>
 8008b80:	9b03      	ldr	r3, [sp, #12]
 8008b82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b84:	1bdb      	subs	r3, r3, r7
 8008b86:	4638      	mov	r0, r7
 8008b88:	6013      	str	r3, [r2, #0]
 8008b8a:	b004      	add	sp, #16
 8008b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b90:	1c59      	adds	r1, r3, #1
 8008b92:	9103      	str	r1, [sp, #12]
 8008b94:	701a      	strb	r2, [r3, #0]
 8008b96:	e7f0      	b.n	8008b7a <__cvt+0xa6>

08008b98 <__exponent>:
 8008b98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2900      	cmp	r1, #0
 8008b9e:	bfb8      	it	lt
 8008ba0:	4249      	neglt	r1, r1
 8008ba2:	f803 2b02 	strb.w	r2, [r3], #2
 8008ba6:	bfb4      	ite	lt
 8008ba8:	222d      	movlt	r2, #45	; 0x2d
 8008baa:	222b      	movge	r2, #43	; 0x2b
 8008bac:	2909      	cmp	r1, #9
 8008bae:	7042      	strb	r2, [r0, #1]
 8008bb0:	dd2a      	ble.n	8008c08 <__exponent+0x70>
 8008bb2:	f10d 0407 	add.w	r4, sp, #7
 8008bb6:	46a4      	mov	ip, r4
 8008bb8:	270a      	movs	r7, #10
 8008bba:	46a6      	mov	lr, r4
 8008bbc:	460a      	mov	r2, r1
 8008bbe:	fb91 f6f7 	sdiv	r6, r1, r7
 8008bc2:	fb07 1516 	mls	r5, r7, r6, r1
 8008bc6:	3530      	adds	r5, #48	; 0x30
 8008bc8:	2a63      	cmp	r2, #99	; 0x63
 8008bca:	f104 34ff 	add.w	r4, r4, #4294967295
 8008bce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008bd2:	4631      	mov	r1, r6
 8008bd4:	dcf1      	bgt.n	8008bba <__exponent+0x22>
 8008bd6:	3130      	adds	r1, #48	; 0x30
 8008bd8:	f1ae 0502 	sub.w	r5, lr, #2
 8008bdc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008be0:	1c44      	adds	r4, r0, #1
 8008be2:	4629      	mov	r1, r5
 8008be4:	4561      	cmp	r1, ip
 8008be6:	d30a      	bcc.n	8008bfe <__exponent+0x66>
 8008be8:	f10d 0209 	add.w	r2, sp, #9
 8008bec:	eba2 020e 	sub.w	r2, r2, lr
 8008bf0:	4565      	cmp	r5, ip
 8008bf2:	bf88      	it	hi
 8008bf4:	2200      	movhi	r2, #0
 8008bf6:	4413      	add	r3, r2
 8008bf8:	1a18      	subs	r0, r3, r0
 8008bfa:	b003      	add	sp, #12
 8008bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c02:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008c06:	e7ed      	b.n	8008be4 <__exponent+0x4c>
 8008c08:	2330      	movs	r3, #48	; 0x30
 8008c0a:	3130      	adds	r1, #48	; 0x30
 8008c0c:	7083      	strb	r3, [r0, #2]
 8008c0e:	70c1      	strb	r1, [r0, #3]
 8008c10:	1d03      	adds	r3, r0, #4
 8008c12:	e7f1      	b.n	8008bf8 <__exponent+0x60>

08008c14 <_printf_float>:
 8008c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c18:	ed2d 8b02 	vpush	{d8}
 8008c1c:	b08d      	sub	sp, #52	; 0x34
 8008c1e:	460c      	mov	r4, r1
 8008c20:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008c24:	4616      	mov	r6, r2
 8008c26:	461f      	mov	r7, r3
 8008c28:	4605      	mov	r5, r0
 8008c2a:	f001 fa61 	bl	800a0f0 <_localeconv_r>
 8008c2e:	f8d0 a000 	ldr.w	sl, [r0]
 8008c32:	4650      	mov	r0, sl
 8008c34:	f7f7 fadc 	bl	80001f0 <strlen>
 8008c38:	2300      	movs	r3, #0
 8008c3a:	930a      	str	r3, [sp, #40]	; 0x28
 8008c3c:	6823      	ldr	r3, [r4, #0]
 8008c3e:	9305      	str	r3, [sp, #20]
 8008c40:	f8d8 3000 	ldr.w	r3, [r8]
 8008c44:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008c48:	3307      	adds	r3, #7
 8008c4a:	f023 0307 	bic.w	r3, r3, #7
 8008c4e:	f103 0208 	add.w	r2, r3, #8
 8008c52:	f8c8 2000 	str.w	r2, [r8]
 8008c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008c5e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008c62:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008c66:	9307      	str	r3, [sp, #28]
 8008c68:	f8cd 8018 	str.w	r8, [sp, #24]
 8008c6c:	ee08 0a10 	vmov	s16, r0
 8008c70:	4b9f      	ldr	r3, [pc, #636]	; (8008ef0 <_printf_float+0x2dc>)
 8008c72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c76:	f04f 32ff 	mov.w	r2, #4294967295
 8008c7a:	f7f7 ff67 	bl	8000b4c <__aeabi_dcmpun>
 8008c7e:	bb88      	cbnz	r0, 8008ce4 <_printf_float+0xd0>
 8008c80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c84:	4b9a      	ldr	r3, [pc, #616]	; (8008ef0 <_printf_float+0x2dc>)
 8008c86:	f04f 32ff 	mov.w	r2, #4294967295
 8008c8a:	f7f7 ff41 	bl	8000b10 <__aeabi_dcmple>
 8008c8e:	bb48      	cbnz	r0, 8008ce4 <_printf_float+0xd0>
 8008c90:	2200      	movs	r2, #0
 8008c92:	2300      	movs	r3, #0
 8008c94:	4640      	mov	r0, r8
 8008c96:	4649      	mov	r1, r9
 8008c98:	f7f7 ff30 	bl	8000afc <__aeabi_dcmplt>
 8008c9c:	b110      	cbz	r0, 8008ca4 <_printf_float+0x90>
 8008c9e:	232d      	movs	r3, #45	; 0x2d
 8008ca0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ca4:	4b93      	ldr	r3, [pc, #588]	; (8008ef4 <_printf_float+0x2e0>)
 8008ca6:	4894      	ldr	r0, [pc, #592]	; (8008ef8 <_printf_float+0x2e4>)
 8008ca8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008cac:	bf94      	ite	ls
 8008cae:	4698      	movls	r8, r3
 8008cb0:	4680      	movhi	r8, r0
 8008cb2:	2303      	movs	r3, #3
 8008cb4:	6123      	str	r3, [r4, #16]
 8008cb6:	9b05      	ldr	r3, [sp, #20]
 8008cb8:	f023 0204 	bic.w	r2, r3, #4
 8008cbc:	6022      	str	r2, [r4, #0]
 8008cbe:	f04f 0900 	mov.w	r9, #0
 8008cc2:	9700      	str	r7, [sp, #0]
 8008cc4:	4633      	mov	r3, r6
 8008cc6:	aa0b      	add	r2, sp, #44	; 0x2c
 8008cc8:	4621      	mov	r1, r4
 8008cca:	4628      	mov	r0, r5
 8008ccc:	f000 f9d8 	bl	8009080 <_printf_common>
 8008cd0:	3001      	adds	r0, #1
 8008cd2:	f040 8090 	bne.w	8008df6 <_printf_float+0x1e2>
 8008cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8008cda:	b00d      	add	sp, #52	; 0x34
 8008cdc:	ecbd 8b02 	vpop	{d8}
 8008ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce4:	4642      	mov	r2, r8
 8008ce6:	464b      	mov	r3, r9
 8008ce8:	4640      	mov	r0, r8
 8008cea:	4649      	mov	r1, r9
 8008cec:	f7f7 ff2e 	bl	8000b4c <__aeabi_dcmpun>
 8008cf0:	b140      	cbz	r0, 8008d04 <_printf_float+0xf0>
 8008cf2:	464b      	mov	r3, r9
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	bfbc      	itt	lt
 8008cf8:	232d      	movlt	r3, #45	; 0x2d
 8008cfa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008cfe:	487f      	ldr	r0, [pc, #508]	; (8008efc <_printf_float+0x2e8>)
 8008d00:	4b7f      	ldr	r3, [pc, #508]	; (8008f00 <_printf_float+0x2ec>)
 8008d02:	e7d1      	b.n	8008ca8 <_printf_float+0x94>
 8008d04:	6863      	ldr	r3, [r4, #4]
 8008d06:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008d0a:	9206      	str	r2, [sp, #24]
 8008d0c:	1c5a      	adds	r2, r3, #1
 8008d0e:	d13f      	bne.n	8008d90 <_printf_float+0x17c>
 8008d10:	2306      	movs	r3, #6
 8008d12:	6063      	str	r3, [r4, #4]
 8008d14:	9b05      	ldr	r3, [sp, #20]
 8008d16:	6861      	ldr	r1, [r4, #4]
 8008d18:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	9303      	str	r3, [sp, #12]
 8008d20:	ab0a      	add	r3, sp, #40	; 0x28
 8008d22:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008d26:	ab09      	add	r3, sp, #36	; 0x24
 8008d28:	ec49 8b10 	vmov	d0, r8, r9
 8008d2c:	9300      	str	r3, [sp, #0]
 8008d2e:	6022      	str	r2, [r4, #0]
 8008d30:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008d34:	4628      	mov	r0, r5
 8008d36:	f7ff fecd 	bl	8008ad4 <__cvt>
 8008d3a:	9b06      	ldr	r3, [sp, #24]
 8008d3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d3e:	2b47      	cmp	r3, #71	; 0x47
 8008d40:	4680      	mov	r8, r0
 8008d42:	d108      	bne.n	8008d56 <_printf_float+0x142>
 8008d44:	1cc8      	adds	r0, r1, #3
 8008d46:	db02      	blt.n	8008d4e <_printf_float+0x13a>
 8008d48:	6863      	ldr	r3, [r4, #4]
 8008d4a:	4299      	cmp	r1, r3
 8008d4c:	dd41      	ble.n	8008dd2 <_printf_float+0x1be>
 8008d4e:	f1ab 0b02 	sub.w	fp, fp, #2
 8008d52:	fa5f fb8b 	uxtb.w	fp, fp
 8008d56:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008d5a:	d820      	bhi.n	8008d9e <_printf_float+0x18a>
 8008d5c:	3901      	subs	r1, #1
 8008d5e:	465a      	mov	r2, fp
 8008d60:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008d64:	9109      	str	r1, [sp, #36]	; 0x24
 8008d66:	f7ff ff17 	bl	8008b98 <__exponent>
 8008d6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d6c:	1813      	adds	r3, r2, r0
 8008d6e:	2a01      	cmp	r2, #1
 8008d70:	4681      	mov	r9, r0
 8008d72:	6123      	str	r3, [r4, #16]
 8008d74:	dc02      	bgt.n	8008d7c <_printf_float+0x168>
 8008d76:	6822      	ldr	r2, [r4, #0]
 8008d78:	07d2      	lsls	r2, r2, #31
 8008d7a:	d501      	bpl.n	8008d80 <_printf_float+0x16c>
 8008d7c:	3301      	adds	r3, #1
 8008d7e:	6123      	str	r3, [r4, #16]
 8008d80:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d09c      	beq.n	8008cc2 <_printf_float+0xae>
 8008d88:	232d      	movs	r3, #45	; 0x2d
 8008d8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d8e:	e798      	b.n	8008cc2 <_printf_float+0xae>
 8008d90:	9a06      	ldr	r2, [sp, #24]
 8008d92:	2a47      	cmp	r2, #71	; 0x47
 8008d94:	d1be      	bne.n	8008d14 <_printf_float+0x100>
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d1bc      	bne.n	8008d14 <_printf_float+0x100>
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e7b9      	b.n	8008d12 <_printf_float+0xfe>
 8008d9e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008da2:	d118      	bne.n	8008dd6 <_printf_float+0x1c2>
 8008da4:	2900      	cmp	r1, #0
 8008da6:	6863      	ldr	r3, [r4, #4]
 8008da8:	dd0b      	ble.n	8008dc2 <_printf_float+0x1ae>
 8008daa:	6121      	str	r1, [r4, #16]
 8008dac:	b913      	cbnz	r3, 8008db4 <_printf_float+0x1a0>
 8008dae:	6822      	ldr	r2, [r4, #0]
 8008db0:	07d0      	lsls	r0, r2, #31
 8008db2:	d502      	bpl.n	8008dba <_printf_float+0x1a6>
 8008db4:	3301      	adds	r3, #1
 8008db6:	440b      	add	r3, r1
 8008db8:	6123      	str	r3, [r4, #16]
 8008dba:	65a1      	str	r1, [r4, #88]	; 0x58
 8008dbc:	f04f 0900 	mov.w	r9, #0
 8008dc0:	e7de      	b.n	8008d80 <_printf_float+0x16c>
 8008dc2:	b913      	cbnz	r3, 8008dca <_printf_float+0x1b6>
 8008dc4:	6822      	ldr	r2, [r4, #0]
 8008dc6:	07d2      	lsls	r2, r2, #31
 8008dc8:	d501      	bpl.n	8008dce <_printf_float+0x1ba>
 8008dca:	3302      	adds	r3, #2
 8008dcc:	e7f4      	b.n	8008db8 <_printf_float+0x1a4>
 8008dce:	2301      	movs	r3, #1
 8008dd0:	e7f2      	b.n	8008db8 <_printf_float+0x1a4>
 8008dd2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008dd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dd8:	4299      	cmp	r1, r3
 8008dda:	db05      	blt.n	8008de8 <_printf_float+0x1d4>
 8008ddc:	6823      	ldr	r3, [r4, #0]
 8008dde:	6121      	str	r1, [r4, #16]
 8008de0:	07d8      	lsls	r0, r3, #31
 8008de2:	d5ea      	bpl.n	8008dba <_printf_float+0x1a6>
 8008de4:	1c4b      	adds	r3, r1, #1
 8008de6:	e7e7      	b.n	8008db8 <_printf_float+0x1a4>
 8008de8:	2900      	cmp	r1, #0
 8008dea:	bfd4      	ite	le
 8008dec:	f1c1 0202 	rsble	r2, r1, #2
 8008df0:	2201      	movgt	r2, #1
 8008df2:	4413      	add	r3, r2
 8008df4:	e7e0      	b.n	8008db8 <_printf_float+0x1a4>
 8008df6:	6823      	ldr	r3, [r4, #0]
 8008df8:	055a      	lsls	r2, r3, #21
 8008dfa:	d407      	bmi.n	8008e0c <_printf_float+0x1f8>
 8008dfc:	6923      	ldr	r3, [r4, #16]
 8008dfe:	4642      	mov	r2, r8
 8008e00:	4631      	mov	r1, r6
 8008e02:	4628      	mov	r0, r5
 8008e04:	47b8      	blx	r7
 8008e06:	3001      	adds	r0, #1
 8008e08:	d12c      	bne.n	8008e64 <_printf_float+0x250>
 8008e0a:	e764      	b.n	8008cd6 <_printf_float+0xc2>
 8008e0c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008e10:	f240 80e0 	bls.w	8008fd4 <_printf_float+0x3c0>
 8008e14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008e18:	2200      	movs	r2, #0
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	f7f7 fe64 	bl	8000ae8 <__aeabi_dcmpeq>
 8008e20:	2800      	cmp	r0, #0
 8008e22:	d034      	beq.n	8008e8e <_printf_float+0x27a>
 8008e24:	4a37      	ldr	r2, [pc, #220]	; (8008f04 <_printf_float+0x2f0>)
 8008e26:	2301      	movs	r3, #1
 8008e28:	4631      	mov	r1, r6
 8008e2a:	4628      	mov	r0, r5
 8008e2c:	47b8      	blx	r7
 8008e2e:	3001      	adds	r0, #1
 8008e30:	f43f af51 	beq.w	8008cd6 <_printf_float+0xc2>
 8008e34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	db02      	blt.n	8008e42 <_printf_float+0x22e>
 8008e3c:	6823      	ldr	r3, [r4, #0]
 8008e3e:	07d8      	lsls	r0, r3, #31
 8008e40:	d510      	bpl.n	8008e64 <_printf_float+0x250>
 8008e42:	ee18 3a10 	vmov	r3, s16
 8008e46:	4652      	mov	r2, sl
 8008e48:	4631      	mov	r1, r6
 8008e4a:	4628      	mov	r0, r5
 8008e4c:	47b8      	blx	r7
 8008e4e:	3001      	adds	r0, #1
 8008e50:	f43f af41 	beq.w	8008cd6 <_printf_float+0xc2>
 8008e54:	f04f 0800 	mov.w	r8, #0
 8008e58:	f104 091a 	add.w	r9, r4, #26
 8008e5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e5e:	3b01      	subs	r3, #1
 8008e60:	4543      	cmp	r3, r8
 8008e62:	dc09      	bgt.n	8008e78 <_printf_float+0x264>
 8008e64:	6823      	ldr	r3, [r4, #0]
 8008e66:	079b      	lsls	r3, r3, #30
 8008e68:	f100 8105 	bmi.w	8009076 <_printf_float+0x462>
 8008e6c:	68e0      	ldr	r0, [r4, #12]
 8008e6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e70:	4298      	cmp	r0, r3
 8008e72:	bfb8      	it	lt
 8008e74:	4618      	movlt	r0, r3
 8008e76:	e730      	b.n	8008cda <_printf_float+0xc6>
 8008e78:	2301      	movs	r3, #1
 8008e7a:	464a      	mov	r2, r9
 8008e7c:	4631      	mov	r1, r6
 8008e7e:	4628      	mov	r0, r5
 8008e80:	47b8      	blx	r7
 8008e82:	3001      	adds	r0, #1
 8008e84:	f43f af27 	beq.w	8008cd6 <_printf_float+0xc2>
 8008e88:	f108 0801 	add.w	r8, r8, #1
 8008e8c:	e7e6      	b.n	8008e5c <_printf_float+0x248>
 8008e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	dc39      	bgt.n	8008f08 <_printf_float+0x2f4>
 8008e94:	4a1b      	ldr	r2, [pc, #108]	; (8008f04 <_printf_float+0x2f0>)
 8008e96:	2301      	movs	r3, #1
 8008e98:	4631      	mov	r1, r6
 8008e9a:	4628      	mov	r0, r5
 8008e9c:	47b8      	blx	r7
 8008e9e:	3001      	adds	r0, #1
 8008ea0:	f43f af19 	beq.w	8008cd6 <_printf_float+0xc2>
 8008ea4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	d102      	bne.n	8008eb2 <_printf_float+0x29e>
 8008eac:	6823      	ldr	r3, [r4, #0]
 8008eae:	07d9      	lsls	r1, r3, #31
 8008eb0:	d5d8      	bpl.n	8008e64 <_printf_float+0x250>
 8008eb2:	ee18 3a10 	vmov	r3, s16
 8008eb6:	4652      	mov	r2, sl
 8008eb8:	4631      	mov	r1, r6
 8008eba:	4628      	mov	r0, r5
 8008ebc:	47b8      	blx	r7
 8008ebe:	3001      	adds	r0, #1
 8008ec0:	f43f af09 	beq.w	8008cd6 <_printf_float+0xc2>
 8008ec4:	f04f 0900 	mov.w	r9, #0
 8008ec8:	f104 0a1a 	add.w	sl, r4, #26
 8008ecc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ece:	425b      	negs	r3, r3
 8008ed0:	454b      	cmp	r3, r9
 8008ed2:	dc01      	bgt.n	8008ed8 <_printf_float+0x2c4>
 8008ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ed6:	e792      	b.n	8008dfe <_printf_float+0x1ea>
 8008ed8:	2301      	movs	r3, #1
 8008eda:	4652      	mov	r2, sl
 8008edc:	4631      	mov	r1, r6
 8008ede:	4628      	mov	r0, r5
 8008ee0:	47b8      	blx	r7
 8008ee2:	3001      	adds	r0, #1
 8008ee4:	f43f aef7 	beq.w	8008cd6 <_printf_float+0xc2>
 8008ee8:	f109 0901 	add.w	r9, r9, #1
 8008eec:	e7ee      	b.n	8008ecc <_printf_float+0x2b8>
 8008eee:	bf00      	nop
 8008ef0:	7fefffff 	.word	0x7fefffff
 8008ef4:	0800c804 	.word	0x0800c804
 8008ef8:	0800c808 	.word	0x0800c808
 8008efc:	0800c810 	.word	0x0800c810
 8008f00:	0800c80c 	.word	0x0800c80c
 8008f04:	0800c814 	.word	0x0800c814
 8008f08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	bfa8      	it	ge
 8008f10:	461a      	movge	r2, r3
 8008f12:	2a00      	cmp	r2, #0
 8008f14:	4691      	mov	r9, r2
 8008f16:	dc37      	bgt.n	8008f88 <_printf_float+0x374>
 8008f18:	f04f 0b00 	mov.w	fp, #0
 8008f1c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f20:	f104 021a 	add.w	r2, r4, #26
 8008f24:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008f26:	9305      	str	r3, [sp, #20]
 8008f28:	eba3 0309 	sub.w	r3, r3, r9
 8008f2c:	455b      	cmp	r3, fp
 8008f2e:	dc33      	bgt.n	8008f98 <_printf_float+0x384>
 8008f30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f34:	429a      	cmp	r2, r3
 8008f36:	db3b      	blt.n	8008fb0 <_printf_float+0x39c>
 8008f38:	6823      	ldr	r3, [r4, #0]
 8008f3a:	07da      	lsls	r2, r3, #31
 8008f3c:	d438      	bmi.n	8008fb0 <_printf_float+0x39c>
 8008f3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f40:	9b05      	ldr	r3, [sp, #20]
 8008f42:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f44:	1ad3      	subs	r3, r2, r3
 8008f46:	eba2 0901 	sub.w	r9, r2, r1
 8008f4a:	4599      	cmp	r9, r3
 8008f4c:	bfa8      	it	ge
 8008f4e:	4699      	movge	r9, r3
 8008f50:	f1b9 0f00 	cmp.w	r9, #0
 8008f54:	dc35      	bgt.n	8008fc2 <_printf_float+0x3ae>
 8008f56:	f04f 0800 	mov.w	r8, #0
 8008f5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f5e:	f104 0a1a 	add.w	sl, r4, #26
 8008f62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f66:	1a9b      	subs	r3, r3, r2
 8008f68:	eba3 0309 	sub.w	r3, r3, r9
 8008f6c:	4543      	cmp	r3, r8
 8008f6e:	f77f af79 	ble.w	8008e64 <_printf_float+0x250>
 8008f72:	2301      	movs	r3, #1
 8008f74:	4652      	mov	r2, sl
 8008f76:	4631      	mov	r1, r6
 8008f78:	4628      	mov	r0, r5
 8008f7a:	47b8      	blx	r7
 8008f7c:	3001      	adds	r0, #1
 8008f7e:	f43f aeaa 	beq.w	8008cd6 <_printf_float+0xc2>
 8008f82:	f108 0801 	add.w	r8, r8, #1
 8008f86:	e7ec      	b.n	8008f62 <_printf_float+0x34e>
 8008f88:	4613      	mov	r3, r2
 8008f8a:	4631      	mov	r1, r6
 8008f8c:	4642      	mov	r2, r8
 8008f8e:	4628      	mov	r0, r5
 8008f90:	47b8      	blx	r7
 8008f92:	3001      	adds	r0, #1
 8008f94:	d1c0      	bne.n	8008f18 <_printf_float+0x304>
 8008f96:	e69e      	b.n	8008cd6 <_printf_float+0xc2>
 8008f98:	2301      	movs	r3, #1
 8008f9a:	4631      	mov	r1, r6
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	9205      	str	r2, [sp, #20]
 8008fa0:	47b8      	blx	r7
 8008fa2:	3001      	adds	r0, #1
 8008fa4:	f43f ae97 	beq.w	8008cd6 <_printf_float+0xc2>
 8008fa8:	9a05      	ldr	r2, [sp, #20]
 8008faa:	f10b 0b01 	add.w	fp, fp, #1
 8008fae:	e7b9      	b.n	8008f24 <_printf_float+0x310>
 8008fb0:	ee18 3a10 	vmov	r3, s16
 8008fb4:	4652      	mov	r2, sl
 8008fb6:	4631      	mov	r1, r6
 8008fb8:	4628      	mov	r0, r5
 8008fba:	47b8      	blx	r7
 8008fbc:	3001      	adds	r0, #1
 8008fbe:	d1be      	bne.n	8008f3e <_printf_float+0x32a>
 8008fc0:	e689      	b.n	8008cd6 <_printf_float+0xc2>
 8008fc2:	9a05      	ldr	r2, [sp, #20]
 8008fc4:	464b      	mov	r3, r9
 8008fc6:	4442      	add	r2, r8
 8008fc8:	4631      	mov	r1, r6
 8008fca:	4628      	mov	r0, r5
 8008fcc:	47b8      	blx	r7
 8008fce:	3001      	adds	r0, #1
 8008fd0:	d1c1      	bne.n	8008f56 <_printf_float+0x342>
 8008fd2:	e680      	b.n	8008cd6 <_printf_float+0xc2>
 8008fd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008fd6:	2a01      	cmp	r2, #1
 8008fd8:	dc01      	bgt.n	8008fde <_printf_float+0x3ca>
 8008fda:	07db      	lsls	r3, r3, #31
 8008fdc:	d538      	bpl.n	8009050 <_printf_float+0x43c>
 8008fde:	2301      	movs	r3, #1
 8008fe0:	4642      	mov	r2, r8
 8008fe2:	4631      	mov	r1, r6
 8008fe4:	4628      	mov	r0, r5
 8008fe6:	47b8      	blx	r7
 8008fe8:	3001      	adds	r0, #1
 8008fea:	f43f ae74 	beq.w	8008cd6 <_printf_float+0xc2>
 8008fee:	ee18 3a10 	vmov	r3, s16
 8008ff2:	4652      	mov	r2, sl
 8008ff4:	4631      	mov	r1, r6
 8008ff6:	4628      	mov	r0, r5
 8008ff8:	47b8      	blx	r7
 8008ffa:	3001      	adds	r0, #1
 8008ffc:	f43f ae6b 	beq.w	8008cd6 <_printf_float+0xc2>
 8009000:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009004:	2200      	movs	r2, #0
 8009006:	2300      	movs	r3, #0
 8009008:	f7f7 fd6e 	bl	8000ae8 <__aeabi_dcmpeq>
 800900c:	b9d8      	cbnz	r0, 8009046 <_printf_float+0x432>
 800900e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009010:	f108 0201 	add.w	r2, r8, #1
 8009014:	3b01      	subs	r3, #1
 8009016:	4631      	mov	r1, r6
 8009018:	4628      	mov	r0, r5
 800901a:	47b8      	blx	r7
 800901c:	3001      	adds	r0, #1
 800901e:	d10e      	bne.n	800903e <_printf_float+0x42a>
 8009020:	e659      	b.n	8008cd6 <_printf_float+0xc2>
 8009022:	2301      	movs	r3, #1
 8009024:	4652      	mov	r2, sl
 8009026:	4631      	mov	r1, r6
 8009028:	4628      	mov	r0, r5
 800902a:	47b8      	blx	r7
 800902c:	3001      	adds	r0, #1
 800902e:	f43f ae52 	beq.w	8008cd6 <_printf_float+0xc2>
 8009032:	f108 0801 	add.w	r8, r8, #1
 8009036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009038:	3b01      	subs	r3, #1
 800903a:	4543      	cmp	r3, r8
 800903c:	dcf1      	bgt.n	8009022 <_printf_float+0x40e>
 800903e:	464b      	mov	r3, r9
 8009040:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009044:	e6dc      	b.n	8008e00 <_printf_float+0x1ec>
 8009046:	f04f 0800 	mov.w	r8, #0
 800904a:	f104 0a1a 	add.w	sl, r4, #26
 800904e:	e7f2      	b.n	8009036 <_printf_float+0x422>
 8009050:	2301      	movs	r3, #1
 8009052:	4642      	mov	r2, r8
 8009054:	e7df      	b.n	8009016 <_printf_float+0x402>
 8009056:	2301      	movs	r3, #1
 8009058:	464a      	mov	r2, r9
 800905a:	4631      	mov	r1, r6
 800905c:	4628      	mov	r0, r5
 800905e:	47b8      	blx	r7
 8009060:	3001      	adds	r0, #1
 8009062:	f43f ae38 	beq.w	8008cd6 <_printf_float+0xc2>
 8009066:	f108 0801 	add.w	r8, r8, #1
 800906a:	68e3      	ldr	r3, [r4, #12]
 800906c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800906e:	1a5b      	subs	r3, r3, r1
 8009070:	4543      	cmp	r3, r8
 8009072:	dcf0      	bgt.n	8009056 <_printf_float+0x442>
 8009074:	e6fa      	b.n	8008e6c <_printf_float+0x258>
 8009076:	f04f 0800 	mov.w	r8, #0
 800907a:	f104 0919 	add.w	r9, r4, #25
 800907e:	e7f4      	b.n	800906a <_printf_float+0x456>

08009080 <_printf_common>:
 8009080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009084:	4616      	mov	r6, r2
 8009086:	4699      	mov	r9, r3
 8009088:	688a      	ldr	r2, [r1, #8]
 800908a:	690b      	ldr	r3, [r1, #16]
 800908c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009090:	4293      	cmp	r3, r2
 8009092:	bfb8      	it	lt
 8009094:	4613      	movlt	r3, r2
 8009096:	6033      	str	r3, [r6, #0]
 8009098:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800909c:	4607      	mov	r7, r0
 800909e:	460c      	mov	r4, r1
 80090a0:	b10a      	cbz	r2, 80090a6 <_printf_common+0x26>
 80090a2:	3301      	adds	r3, #1
 80090a4:	6033      	str	r3, [r6, #0]
 80090a6:	6823      	ldr	r3, [r4, #0]
 80090a8:	0699      	lsls	r1, r3, #26
 80090aa:	bf42      	ittt	mi
 80090ac:	6833      	ldrmi	r3, [r6, #0]
 80090ae:	3302      	addmi	r3, #2
 80090b0:	6033      	strmi	r3, [r6, #0]
 80090b2:	6825      	ldr	r5, [r4, #0]
 80090b4:	f015 0506 	ands.w	r5, r5, #6
 80090b8:	d106      	bne.n	80090c8 <_printf_common+0x48>
 80090ba:	f104 0a19 	add.w	sl, r4, #25
 80090be:	68e3      	ldr	r3, [r4, #12]
 80090c0:	6832      	ldr	r2, [r6, #0]
 80090c2:	1a9b      	subs	r3, r3, r2
 80090c4:	42ab      	cmp	r3, r5
 80090c6:	dc26      	bgt.n	8009116 <_printf_common+0x96>
 80090c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80090cc:	1e13      	subs	r3, r2, #0
 80090ce:	6822      	ldr	r2, [r4, #0]
 80090d0:	bf18      	it	ne
 80090d2:	2301      	movne	r3, #1
 80090d4:	0692      	lsls	r2, r2, #26
 80090d6:	d42b      	bmi.n	8009130 <_printf_common+0xb0>
 80090d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090dc:	4649      	mov	r1, r9
 80090de:	4638      	mov	r0, r7
 80090e0:	47c0      	blx	r8
 80090e2:	3001      	adds	r0, #1
 80090e4:	d01e      	beq.n	8009124 <_printf_common+0xa4>
 80090e6:	6823      	ldr	r3, [r4, #0]
 80090e8:	68e5      	ldr	r5, [r4, #12]
 80090ea:	6832      	ldr	r2, [r6, #0]
 80090ec:	f003 0306 	and.w	r3, r3, #6
 80090f0:	2b04      	cmp	r3, #4
 80090f2:	bf08      	it	eq
 80090f4:	1aad      	subeq	r5, r5, r2
 80090f6:	68a3      	ldr	r3, [r4, #8]
 80090f8:	6922      	ldr	r2, [r4, #16]
 80090fa:	bf0c      	ite	eq
 80090fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009100:	2500      	movne	r5, #0
 8009102:	4293      	cmp	r3, r2
 8009104:	bfc4      	itt	gt
 8009106:	1a9b      	subgt	r3, r3, r2
 8009108:	18ed      	addgt	r5, r5, r3
 800910a:	2600      	movs	r6, #0
 800910c:	341a      	adds	r4, #26
 800910e:	42b5      	cmp	r5, r6
 8009110:	d11a      	bne.n	8009148 <_printf_common+0xc8>
 8009112:	2000      	movs	r0, #0
 8009114:	e008      	b.n	8009128 <_printf_common+0xa8>
 8009116:	2301      	movs	r3, #1
 8009118:	4652      	mov	r2, sl
 800911a:	4649      	mov	r1, r9
 800911c:	4638      	mov	r0, r7
 800911e:	47c0      	blx	r8
 8009120:	3001      	adds	r0, #1
 8009122:	d103      	bne.n	800912c <_printf_common+0xac>
 8009124:	f04f 30ff 	mov.w	r0, #4294967295
 8009128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800912c:	3501      	adds	r5, #1
 800912e:	e7c6      	b.n	80090be <_printf_common+0x3e>
 8009130:	18e1      	adds	r1, r4, r3
 8009132:	1c5a      	adds	r2, r3, #1
 8009134:	2030      	movs	r0, #48	; 0x30
 8009136:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800913a:	4422      	add	r2, r4
 800913c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009140:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009144:	3302      	adds	r3, #2
 8009146:	e7c7      	b.n	80090d8 <_printf_common+0x58>
 8009148:	2301      	movs	r3, #1
 800914a:	4622      	mov	r2, r4
 800914c:	4649      	mov	r1, r9
 800914e:	4638      	mov	r0, r7
 8009150:	47c0      	blx	r8
 8009152:	3001      	adds	r0, #1
 8009154:	d0e6      	beq.n	8009124 <_printf_common+0xa4>
 8009156:	3601      	adds	r6, #1
 8009158:	e7d9      	b.n	800910e <_printf_common+0x8e>
	...

0800915c <_printf_i>:
 800915c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009160:	460c      	mov	r4, r1
 8009162:	4691      	mov	r9, r2
 8009164:	7e27      	ldrb	r7, [r4, #24]
 8009166:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009168:	2f78      	cmp	r7, #120	; 0x78
 800916a:	4680      	mov	r8, r0
 800916c:	469a      	mov	sl, r3
 800916e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009172:	d807      	bhi.n	8009184 <_printf_i+0x28>
 8009174:	2f62      	cmp	r7, #98	; 0x62
 8009176:	d80a      	bhi.n	800918e <_printf_i+0x32>
 8009178:	2f00      	cmp	r7, #0
 800917a:	f000 80d8 	beq.w	800932e <_printf_i+0x1d2>
 800917e:	2f58      	cmp	r7, #88	; 0x58
 8009180:	f000 80a3 	beq.w	80092ca <_printf_i+0x16e>
 8009184:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009188:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800918c:	e03a      	b.n	8009204 <_printf_i+0xa8>
 800918e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009192:	2b15      	cmp	r3, #21
 8009194:	d8f6      	bhi.n	8009184 <_printf_i+0x28>
 8009196:	a001      	add	r0, pc, #4	; (adr r0, 800919c <_printf_i+0x40>)
 8009198:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800919c:	080091f5 	.word	0x080091f5
 80091a0:	08009209 	.word	0x08009209
 80091a4:	08009185 	.word	0x08009185
 80091a8:	08009185 	.word	0x08009185
 80091ac:	08009185 	.word	0x08009185
 80091b0:	08009185 	.word	0x08009185
 80091b4:	08009209 	.word	0x08009209
 80091b8:	08009185 	.word	0x08009185
 80091bc:	08009185 	.word	0x08009185
 80091c0:	08009185 	.word	0x08009185
 80091c4:	08009185 	.word	0x08009185
 80091c8:	08009315 	.word	0x08009315
 80091cc:	08009239 	.word	0x08009239
 80091d0:	080092f7 	.word	0x080092f7
 80091d4:	08009185 	.word	0x08009185
 80091d8:	08009185 	.word	0x08009185
 80091dc:	08009337 	.word	0x08009337
 80091e0:	08009185 	.word	0x08009185
 80091e4:	08009239 	.word	0x08009239
 80091e8:	08009185 	.word	0x08009185
 80091ec:	08009185 	.word	0x08009185
 80091f0:	080092ff 	.word	0x080092ff
 80091f4:	680b      	ldr	r3, [r1, #0]
 80091f6:	1d1a      	adds	r2, r3, #4
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	600a      	str	r2, [r1, #0]
 80091fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009200:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009204:	2301      	movs	r3, #1
 8009206:	e0a3      	b.n	8009350 <_printf_i+0x1f4>
 8009208:	6825      	ldr	r5, [r4, #0]
 800920a:	6808      	ldr	r0, [r1, #0]
 800920c:	062e      	lsls	r6, r5, #24
 800920e:	f100 0304 	add.w	r3, r0, #4
 8009212:	d50a      	bpl.n	800922a <_printf_i+0xce>
 8009214:	6805      	ldr	r5, [r0, #0]
 8009216:	600b      	str	r3, [r1, #0]
 8009218:	2d00      	cmp	r5, #0
 800921a:	da03      	bge.n	8009224 <_printf_i+0xc8>
 800921c:	232d      	movs	r3, #45	; 0x2d
 800921e:	426d      	negs	r5, r5
 8009220:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009224:	485e      	ldr	r0, [pc, #376]	; (80093a0 <_printf_i+0x244>)
 8009226:	230a      	movs	r3, #10
 8009228:	e019      	b.n	800925e <_printf_i+0x102>
 800922a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800922e:	6805      	ldr	r5, [r0, #0]
 8009230:	600b      	str	r3, [r1, #0]
 8009232:	bf18      	it	ne
 8009234:	b22d      	sxthne	r5, r5
 8009236:	e7ef      	b.n	8009218 <_printf_i+0xbc>
 8009238:	680b      	ldr	r3, [r1, #0]
 800923a:	6825      	ldr	r5, [r4, #0]
 800923c:	1d18      	adds	r0, r3, #4
 800923e:	6008      	str	r0, [r1, #0]
 8009240:	0628      	lsls	r0, r5, #24
 8009242:	d501      	bpl.n	8009248 <_printf_i+0xec>
 8009244:	681d      	ldr	r5, [r3, #0]
 8009246:	e002      	b.n	800924e <_printf_i+0xf2>
 8009248:	0669      	lsls	r1, r5, #25
 800924a:	d5fb      	bpl.n	8009244 <_printf_i+0xe8>
 800924c:	881d      	ldrh	r5, [r3, #0]
 800924e:	4854      	ldr	r0, [pc, #336]	; (80093a0 <_printf_i+0x244>)
 8009250:	2f6f      	cmp	r7, #111	; 0x6f
 8009252:	bf0c      	ite	eq
 8009254:	2308      	moveq	r3, #8
 8009256:	230a      	movne	r3, #10
 8009258:	2100      	movs	r1, #0
 800925a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800925e:	6866      	ldr	r6, [r4, #4]
 8009260:	60a6      	str	r6, [r4, #8]
 8009262:	2e00      	cmp	r6, #0
 8009264:	bfa2      	ittt	ge
 8009266:	6821      	ldrge	r1, [r4, #0]
 8009268:	f021 0104 	bicge.w	r1, r1, #4
 800926c:	6021      	strge	r1, [r4, #0]
 800926e:	b90d      	cbnz	r5, 8009274 <_printf_i+0x118>
 8009270:	2e00      	cmp	r6, #0
 8009272:	d04d      	beq.n	8009310 <_printf_i+0x1b4>
 8009274:	4616      	mov	r6, r2
 8009276:	fbb5 f1f3 	udiv	r1, r5, r3
 800927a:	fb03 5711 	mls	r7, r3, r1, r5
 800927e:	5dc7      	ldrb	r7, [r0, r7]
 8009280:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009284:	462f      	mov	r7, r5
 8009286:	42bb      	cmp	r3, r7
 8009288:	460d      	mov	r5, r1
 800928a:	d9f4      	bls.n	8009276 <_printf_i+0x11a>
 800928c:	2b08      	cmp	r3, #8
 800928e:	d10b      	bne.n	80092a8 <_printf_i+0x14c>
 8009290:	6823      	ldr	r3, [r4, #0]
 8009292:	07df      	lsls	r7, r3, #31
 8009294:	d508      	bpl.n	80092a8 <_printf_i+0x14c>
 8009296:	6923      	ldr	r3, [r4, #16]
 8009298:	6861      	ldr	r1, [r4, #4]
 800929a:	4299      	cmp	r1, r3
 800929c:	bfde      	ittt	le
 800929e:	2330      	movle	r3, #48	; 0x30
 80092a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80092a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80092a8:	1b92      	subs	r2, r2, r6
 80092aa:	6122      	str	r2, [r4, #16]
 80092ac:	f8cd a000 	str.w	sl, [sp]
 80092b0:	464b      	mov	r3, r9
 80092b2:	aa03      	add	r2, sp, #12
 80092b4:	4621      	mov	r1, r4
 80092b6:	4640      	mov	r0, r8
 80092b8:	f7ff fee2 	bl	8009080 <_printf_common>
 80092bc:	3001      	adds	r0, #1
 80092be:	d14c      	bne.n	800935a <_printf_i+0x1fe>
 80092c0:	f04f 30ff 	mov.w	r0, #4294967295
 80092c4:	b004      	add	sp, #16
 80092c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092ca:	4835      	ldr	r0, [pc, #212]	; (80093a0 <_printf_i+0x244>)
 80092cc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80092d0:	6823      	ldr	r3, [r4, #0]
 80092d2:	680e      	ldr	r6, [r1, #0]
 80092d4:	061f      	lsls	r7, r3, #24
 80092d6:	f856 5b04 	ldr.w	r5, [r6], #4
 80092da:	600e      	str	r6, [r1, #0]
 80092dc:	d514      	bpl.n	8009308 <_printf_i+0x1ac>
 80092de:	07d9      	lsls	r1, r3, #31
 80092e0:	bf44      	itt	mi
 80092e2:	f043 0320 	orrmi.w	r3, r3, #32
 80092e6:	6023      	strmi	r3, [r4, #0]
 80092e8:	b91d      	cbnz	r5, 80092f2 <_printf_i+0x196>
 80092ea:	6823      	ldr	r3, [r4, #0]
 80092ec:	f023 0320 	bic.w	r3, r3, #32
 80092f0:	6023      	str	r3, [r4, #0]
 80092f2:	2310      	movs	r3, #16
 80092f4:	e7b0      	b.n	8009258 <_printf_i+0xfc>
 80092f6:	6823      	ldr	r3, [r4, #0]
 80092f8:	f043 0320 	orr.w	r3, r3, #32
 80092fc:	6023      	str	r3, [r4, #0]
 80092fe:	2378      	movs	r3, #120	; 0x78
 8009300:	4828      	ldr	r0, [pc, #160]	; (80093a4 <_printf_i+0x248>)
 8009302:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009306:	e7e3      	b.n	80092d0 <_printf_i+0x174>
 8009308:	065e      	lsls	r6, r3, #25
 800930a:	bf48      	it	mi
 800930c:	b2ad      	uxthmi	r5, r5
 800930e:	e7e6      	b.n	80092de <_printf_i+0x182>
 8009310:	4616      	mov	r6, r2
 8009312:	e7bb      	b.n	800928c <_printf_i+0x130>
 8009314:	680b      	ldr	r3, [r1, #0]
 8009316:	6826      	ldr	r6, [r4, #0]
 8009318:	6960      	ldr	r0, [r4, #20]
 800931a:	1d1d      	adds	r5, r3, #4
 800931c:	600d      	str	r5, [r1, #0]
 800931e:	0635      	lsls	r5, r6, #24
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	d501      	bpl.n	8009328 <_printf_i+0x1cc>
 8009324:	6018      	str	r0, [r3, #0]
 8009326:	e002      	b.n	800932e <_printf_i+0x1d2>
 8009328:	0671      	lsls	r1, r6, #25
 800932a:	d5fb      	bpl.n	8009324 <_printf_i+0x1c8>
 800932c:	8018      	strh	r0, [r3, #0]
 800932e:	2300      	movs	r3, #0
 8009330:	6123      	str	r3, [r4, #16]
 8009332:	4616      	mov	r6, r2
 8009334:	e7ba      	b.n	80092ac <_printf_i+0x150>
 8009336:	680b      	ldr	r3, [r1, #0]
 8009338:	1d1a      	adds	r2, r3, #4
 800933a:	600a      	str	r2, [r1, #0]
 800933c:	681e      	ldr	r6, [r3, #0]
 800933e:	6862      	ldr	r2, [r4, #4]
 8009340:	2100      	movs	r1, #0
 8009342:	4630      	mov	r0, r6
 8009344:	f7f6 ff5c 	bl	8000200 <memchr>
 8009348:	b108      	cbz	r0, 800934e <_printf_i+0x1f2>
 800934a:	1b80      	subs	r0, r0, r6
 800934c:	6060      	str	r0, [r4, #4]
 800934e:	6863      	ldr	r3, [r4, #4]
 8009350:	6123      	str	r3, [r4, #16]
 8009352:	2300      	movs	r3, #0
 8009354:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009358:	e7a8      	b.n	80092ac <_printf_i+0x150>
 800935a:	6923      	ldr	r3, [r4, #16]
 800935c:	4632      	mov	r2, r6
 800935e:	4649      	mov	r1, r9
 8009360:	4640      	mov	r0, r8
 8009362:	47d0      	blx	sl
 8009364:	3001      	adds	r0, #1
 8009366:	d0ab      	beq.n	80092c0 <_printf_i+0x164>
 8009368:	6823      	ldr	r3, [r4, #0]
 800936a:	079b      	lsls	r3, r3, #30
 800936c:	d413      	bmi.n	8009396 <_printf_i+0x23a>
 800936e:	68e0      	ldr	r0, [r4, #12]
 8009370:	9b03      	ldr	r3, [sp, #12]
 8009372:	4298      	cmp	r0, r3
 8009374:	bfb8      	it	lt
 8009376:	4618      	movlt	r0, r3
 8009378:	e7a4      	b.n	80092c4 <_printf_i+0x168>
 800937a:	2301      	movs	r3, #1
 800937c:	4632      	mov	r2, r6
 800937e:	4649      	mov	r1, r9
 8009380:	4640      	mov	r0, r8
 8009382:	47d0      	blx	sl
 8009384:	3001      	adds	r0, #1
 8009386:	d09b      	beq.n	80092c0 <_printf_i+0x164>
 8009388:	3501      	adds	r5, #1
 800938a:	68e3      	ldr	r3, [r4, #12]
 800938c:	9903      	ldr	r1, [sp, #12]
 800938e:	1a5b      	subs	r3, r3, r1
 8009390:	42ab      	cmp	r3, r5
 8009392:	dcf2      	bgt.n	800937a <_printf_i+0x21e>
 8009394:	e7eb      	b.n	800936e <_printf_i+0x212>
 8009396:	2500      	movs	r5, #0
 8009398:	f104 0619 	add.w	r6, r4, #25
 800939c:	e7f5      	b.n	800938a <_printf_i+0x22e>
 800939e:	bf00      	nop
 80093a0:	0800c816 	.word	0x0800c816
 80093a4:	0800c827 	.word	0x0800c827

080093a8 <siprintf>:
 80093a8:	b40e      	push	{r1, r2, r3}
 80093aa:	b500      	push	{lr}
 80093ac:	b09c      	sub	sp, #112	; 0x70
 80093ae:	ab1d      	add	r3, sp, #116	; 0x74
 80093b0:	9002      	str	r0, [sp, #8]
 80093b2:	9006      	str	r0, [sp, #24]
 80093b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80093b8:	4809      	ldr	r0, [pc, #36]	; (80093e0 <siprintf+0x38>)
 80093ba:	9107      	str	r1, [sp, #28]
 80093bc:	9104      	str	r1, [sp, #16]
 80093be:	4909      	ldr	r1, [pc, #36]	; (80093e4 <siprintf+0x3c>)
 80093c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80093c4:	9105      	str	r1, [sp, #20]
 80093c6:	6800      	ldr	r0, [r0, #0]
 80093c8:	9301      	str	r3, [sp, #4]
 80093ca:	a902      	add	r1, sp, #8
 80093cc:	f001 fb3e 	bl	800aa4c <_svfiprintf_r>
 80093d0:	9b02      	ldr	r3, [sp, #8]
 80093d2:	2200      	movs	r2, #0
 80093d4:	701a      	strb	r2, [r3, #0]
 80093d6:	b01c      	add	sp, #112	; 0x70
 80093d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80093dc:	b003      	add	sp, #12
 80093de:	4770      	bx	lr
 80093e0:	2000000c 	.word	0x2000000c
 80093e4:	ffff0208 	.word	0xffff0208

080093e8 <strchr>:
 80093e8:	b2c9      	uxtb	r1, r1
 80093ea:	4603      	mov	r3, r0
 80093ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093f0:	b11a      	cbz	r2, 80093fa <strchr+0x12>
 80093f2:	428a      	cmp	r2, r1
 80093f4:	d1f9      	bne.n	80093ea <strchr+0x2>
 80093f6:	4618      	mov	r0, r3
 80093f8:	4770      	bx	lr
 80093fa:	2900      	cmp	r1, #0
 80093fc:	bf18      	it	ne
 80093fe:	2300      	movne	r3, #0
 8009400:	e7f9      	b.n	80093f6 <strchr+0xe>

08009402 <quorem>:
 8009402:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009406:	6903      	ldr	r3, [r0, #16]
 8009408:	690c      	ldr	r4, [r1, #16]
 800940a:	42a3      	cmp	r3, r4
 800940c:	4607      	mov	r7, r0
 800940e:	f2c0 8081 	blt.w	8009514 <quorem+0x112>
 8009412:	3c01      	subs	r4, #1
 8009414:	f101 0814 	add.w	r8, r1, #20
 8009418:	f100 0514 	add.w	r5, r0, #20
 800941c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009420:	9301      	str	r3, [sp, #4]
 8009422:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009426:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800942a:	3301      	adds	r3, #1
 800942c:	429a      	cmp	r2, r3
 800942e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009432:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009436:	fbb2 f6f3 	udiv	r6, r2, r3
 800943a:	d331      	bcc.n	80094a0 <quorem+0x9e>
 800943c:	f04f 0e00 	mov.w	lr, #0
 8009440:	4640      	mov	r0, r8
 8009442:	46ac      	mov	ip, r5
 8009444:	46f2      	mov	sl, lr
 8009446:	f850 2b04 	ldr.w	r2, [r0], #4
 800944a:	b293      	uxth	r3, r2
 800944c:	fb06 e303 	mla	r3, r6, r3, lr
 8009450:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009454:	b29b      	uxth	r3, r3
 8009456:	ebaa 0303 	sub.w	r3, sl, r3
 800945a:	0c12      	lsrs	r2, r2, #16
 800945c:	f8dc a000 	ldr.w	sl, [ip]
 8009460:	fb06 e202 	mla	r2, r6, r2, lr
 8009464:	fa13 f38a 	uxtah	r3, r3, sl
 8009468:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800946c:	fa1f fa82 	uxth.w	sl, r2
 8009470:	f8dc 2000 	ldr.w	r2, [ip]
 8009474:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009478:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800947c:	b29b      	uxth	r3, r3
 800947e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009482:	4581      	cmp	r9, r0
 8009484:	f84c 3b04 	str.w	r3, [ip], #4
 8009488:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800948c:	d2db      	bcs.n	8009446 <quorem+0x44>
 800948e:	f855 300b 	ldr.w	r3, [r5, fp]
 8009492:	b92b      	cbnz	r3, 80094a0 <quorem+0x9e>
 8009494:	9b01      	ldr	r3, [sp, #4]
 8009496:	3b04      	subs	r3, #4
 8009498:	429d      	cmp	r5, r3
 800949a:	461a      	mov	r2, r3
 800949c:	d32e      	bcc.n	80094fc <quorem+0xfa>
 800949e:	613c      	str	r4, [r7, #16]
 80094a0:	4638      	mov	r0, r7
 80094a2:	f001 f8bd 	bl	800a620 <__mcmp>
 80094a6:	2800      	cmp	r0, #0
 80094a8:	db24      	blt.n	80094f4 <quorem+0xf2>
 80094aa:	3601      	adds	r6, #1
 80094ac:	4628      	mov	r0, r5
 80094ae:	f04f 0c00 	mov.w	ip, #0
 80094b2:	f858 2b04 	ldr.w	r2, [r8], #4
 80094b6:	f8d0 e000 	ldr.w	lr, [r0]
 80094ba:	b293      	uxth	r3, r2
 80094bc:	ebac 0303 	sub.w	r3, ip, r3
 80094c0:	0c12      	lsrs	r2, r2, #16
 80094c2:	fa13 f38e 	uxtah	r3, r3, lr
 80094c6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80094ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094ce:	b29b      	uxth	r3, r3
 80094d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094d4:	45c1      	cmp	r9, r8
 80094d6:	f840 3b04 	str.w	r3, [r0], #4
 80094da:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80094de:	d2e8      	bcs.n	80094b2 <quorem+0xb0>
 80094e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094e8:	b922      	cbnz	r2, 80094f4 <quorem+0xf2>
 80094ea:	3b04      	subs	r3, #4
 80094ec:	429d      	cmp	r5, r3
 80094ee:	461a      	mov	r2, r3
 80094f0:	d30a      	bcc.n	8009508 <quorem+0x106>
 80094f2:	613c      	str	r4, [r7, #16]
 80094f4:	4630      	mov	r0, r6
 80094f6:	b003      	add	sp, #12
 80094f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094fc:	6812      	ldr	r2, [r2, #0]
 80094fe:	3b04      	subs	r3, #4
 8009500:	2a00      	cmp	r2, #0
 8009502:	d1cc      	bne.n	800949e <quorem+0x9c>
 8009504:	3c01      	subs	r4, #1
 8009506:	e7c7      	b.n	8009498 <quorem+0x96>
 8009508:	6812      	ldr	r2, [r2, #0]
 800950a:	3b04      	subs	r3, #4
 800950c:	2a00      	cmp	r2, #0
 800950e:	d1f0      	bne.n	80094f2 <quorem+0xf0>
 8009510:	3c01      	subs	r4, #1
 8009512:	e7eb      	b.n	80094ec <quorem+0xea>
 8009514:	2000      	movs	r0, #0
 8009516:	e7ee      	b.n	80094f6 <quorem+0xf4>

08009518 <_dtoa_r>:
 8009518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800951c:	ed2d 8b02 	vpush	{d8}
 8009520:	ec57 6b10 	vmov	r6, r7, d0
 8009524:	b095      	sub	sp, #84	; 0x54
 8009526:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009528:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800952c:	9105      	str	r1, [sp, #20]
 800952e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8009532:	4604      	mov	r4, r0
 8009534:	9209      	str	r2, [sp, #36]	; 0x24
 8009536:	930f      	str	r3, [sp, #60]	; 0x3c
 8009538:	b975      	cbnz	r5, 8009558 <_dtoa_r+0x40>
 800953a:	2010      	movs	r0, #16
 800953c:	f000 fddc 	bl	800a0f8 <malloc>
 8009540:	4602      	mov	r2, r0
 8009542:	6260      	str	r0, [r4, #36]	; 0x24
 8009544:	b920      	cbnz	r0, 8009550 <_dtoa_r+0x38>
 8009546:	4bb2      	ldr	r3, [pc, #712]	; (8009810 <_dtoa_r+0x2f8>)
 8009548:	21ea      	movs	r1, #234	; 0xea
 800954a:	48b2      	ldr	r0, [pc, #712]	; (8009814 <_dtoa_r+0x2fc>)
 800954c:	f001 fb8e 	bl	800ac6c <__assert_func>
 8009550:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009554:	6005      	str	r5, [r0, #0]
 8009556:	60c5      	str	r5, [r0, #12]
 8009558:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800955a:	6819      	ldr	r1, [r3, #0]
 800955c:	b151      	cbz	r1, 8009574 <_dtoa_r+0x5c>
 800955e:	685a      	ldr	r2, [r3, #4]
 8009560:	604a      	str	r2, [r1, #4]
 8009562:	2301      	movs	r3, #1
 8009564:	4093      	lsls	r3, r2
 8009566:	608b      	str	r3, [r1, #8]
 8009568:	4620      	mov	r0, r4
 800956a:	f000 fe1b 	bl	800a1a4 <_Bfree>
 800956e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009570:	2200      	movs	r2, #0
 8009572:	601a      	str	r2, [r3, #0]
 8009574:	1e3b      	subs	r3, r7, #0
 8009576:	bfb9      	ittee	lt
 8009578:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800957c:	9303      	strlt	r3, [sp, #12]
 800957e:	2300      	movge	r3, #0
 8009580:	f8c8 3000 	strge.w	r3, [r8]
 8009584:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009588:	4ba3      	ldr	r3, [pc, #652]	; (8009818 <_dtoa_r+0x300>)
 800958a:	bfbc      	itt	lt
 800958c:	2201      	movlt	r2, #1
 800958e:	f8c8 2000 	strlt.w	r2, [r8]
 8009592:	ea33 0309 	bics.w	r3, r3, r9
 8009596:	d11b      	bne.n	80095d0 <_dtoa_r+0xb8>
 8009598:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800959a:	f242 730f 	movw	r3, #9999	; 0x270f
 800959e:	6013      	str	r3, [r2, #0]
 80095a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095a4:	4333      	orrs	r3, r6
 80095a6:	f000 857a 	beq.w	800a09e <_dtoa_r+0xb86>
 80095aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095ac:	b963      	cbnz	r3, 80095c8 <_dtoa_r+0xb0>
 80095ae:	4b9b      	ldr	r3, [pc, #620]	; (800981c <_dtoa_r+0x304>)
 80095b0:	e024      	b.n	80095fc <_dtoa_r+0xe4>
 80095b2:	4b9b      	ldr	r3, [pc, #620]	; (8009820 <_dtoa_r+0x308>)
 80095b4:	9300      	str	r3, [sp, #0]
 80095b6:	3308      	adds	r3, #8
 80095b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80095ba:	6013      	str	r3, [r2, #0]
 80095bc:	9800      	ldr	r0, [sp, #0]
 80095be:	b015      	add	sp, #84	; 0x54
 80095c0:	ecbd 8b02 	vpop	{d8}
 80095c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c8:	4b94      	ldr	r3, [pc, #592]	; (800981c <_dtoa_r+0x304>)
 80095ca:	9300      	str	r3, [sp, #0]
 80095cc:	3303      	adds	r3, #3
 80095ce:	e7f3      	b.n	80095b8 <_dtoa_r+0xa0>
 80095d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80095d4:	2200      	movs	r2, #0
 80095d6:	ec51 0b17 	vmov	r0, r1, d7
 80095da:	2300      	movs	r3, #0
 80095dc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80095e0:	f7f7 fa82 	bl	8000ae8 <__aeabi_dcmpeq>
 80095e4:	4680      	mov	r8, r0
 80095e6:	b158      	cbz	r0, 8009600 <_dtoa_r+0xe8>
 80095e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80095ea:	2301      	movs	r3, #1
 80095ec:	6013      	str	r3, [r2, #0]
 80095ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	f000 8551 	beq.w	800a098 <_dtoa_r+0xb80>
 80095f6:	488b      	ldr	r0, [pc, #556]	; (8009824 <_dtoa_r+0x30c>)
 80095f8:	6018      	str	r0, [r3, #0]
 80095fa:	1e43      	subs	r3, r0, #1
 80095fc:	9300      	str	r3, [sp, #0]
 80095fe:	e7dd      	b.n	80095bc <_dtoa_r+0xa4>
 8009600:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009604:	aa12      	add	r2, sp, #72	; 0x48
 8009606:	a913      	add	r1, sp, #76	; 0x4c
 8009608:	4620      	mov	r0, r4
 800960a:	f001 f8ad 	bl	800a768 <__d2b>
 800960e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009612:	4683      	mov	fp, r0
 8009614:	2d00      	cmp	r5, #0
 8009616:	d07c      	beq.n	8009712 <_dtoa_r+0x1fa>
 8009618:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800961a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800961e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009622:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8009626:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800962a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800962e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009632:	4b7d      	ldr	r3, [pc, #500]	; (8009828 <_dtoa_r+0x310>)
 8009634:	2200      	movs	r2, #0
 8009636:	4630      	mov	r0, r6
 8009638:	4639      	mov	r1, r7
 800963a:	f7f6 fe35 	bl	80002a8 <__aeabi_dsub>
 800963e:	a36e      	add	r3, pc, #440	; (adr r3, 80097f8 <_dtoa_r+0x2e0>)
 8009640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009644:	f7f6 ffe8 	bl	8000618 <__aeabi_dmul>
 8009648:	a36d      	add	r3, pc, #436	; (adr r3, 8009800 <_dtoa_r+0x2e8>)
 800964a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800964e:	f7f6 fe2d 	bl	80002ac <__adddf3>
 8009652:	4606      	mov	r6, r0
 8009654:	4628      	mov	r0, r5
 8009656:	460f      	mov	r7, r1
 8009658:	f7f6 ff74 	bl	8000544 <__aeabi_i2d>
 800965c:	a36a      	add	r3, pc, #424	; (adr r3, 8009808 <_dtoa_r+0x2f0>)
 800965e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009662:	f7f6 ffd9 	bl	8000618 <__aeabi_dmul>
 8009666:	4602      	mov	r2, r0
 8009668:	460b      	mov	r3, r1
 800966a:	4630      	mov	r0, r6
 800966c:	4639      	mov	r1, r7
 800966e:	f7f6 fe1d 	bl	80002ac <__adddf3>
 8009672:	4606      	mov	r6, r0
 8009674:	460f      	mov	r7, r1
 8009676:	f7f7 fa7f 	bl	8000b78 <__aeabi_d2iz>
 800967a:	2200      	movs	r2, #0
 800967c:	4682      	mov	sl, r0
 800967e:	2300      	movs	r3, #0
 8009680:	4630      	mov	r0, r6
 8009682:	4639      	mov	r1, r7
 8009684:	f7f7 fa3a 	bl	8000afc <__aeabi_dcmplt>
 8009688:	b148      	cbz	r0, 800969e <_dtoa_r+0x186>
 800968a:	4650      	mov	r0, sl
 800968c:	f7f6 ff5a 	bl	8000544 <__aeabi_i2d>
 8009690:	4632      	mov	r2, r6
 8009692:	463b      	mov	r3, r7
 8009694:	f7f7 fa28 	bl	8000ae8 <__aeabi_dcmpeq>
 8009698:	b908      	cbnz	r0, 800969e <_dtoa_r+0x186>
 800969a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800969e:	f1ba 0f16 	cmp.w	sl, #22
 80096a2:	d854      	bhi.n	800974e <_dtoa_r+0x236>
 80096a4:	4b61      	ldr	r3, [pc, #388]	; (800982c <_dtoa_r+0x314>)
 80096a6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80096aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80096b2:	f7f7 fa23 	bl	8000afc <__aeabi_dcmplt>
 80096b6:	2800      	cmp	r0, #0
 80096b8:	d04b      	beq.n	8009752 <_dtoa_r+0x23a>
 80096ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80096be:	2300      	movs	r3, #0
 80096c0:	930e      	str	r3, [sp, #56]	; 0x38
 80096c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80096c4:	1b5d      	subs	r5, r3, r5
 80096c6:	1e6b      	subs	r3, r5, #1
 80096c8:	9304      	str	r3, [sp, #16]
 80096ca:	bf43      	ittte	mi
 80096cc:	2300      	movmi	r3, #0
 80096ce:	f1c5 0801 	rsbmi	r8, r5, #1
 80096d2:	9304      	strmi	r3, [sp, #16]
 80096d4:	f04f 0800 	movpl.w	r8, #0
 80096d8:	f1ba 0f00 	cmp.w	sl, #0
 80096dc:	db3b      	blt.n	8009756 <_dtoa_r+0x23e>
 80096de:	9b04      	ldr	r3, [sp, #16]
 80096e0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80096e4:	4453      	add	r3, sl
 80096e6:	9304      	str	r3, [sp, #16]
 80096e8:	2300      	movs	r3, #0
 80096ea:	9306      	str	r3, [sp, #24]
 80096ec:	9b05      	ldr	r3, [sp, #20]
 80096ee:	2b09      	cmp	r3, #9
 80096f0:	d869      	bhi.n	80097c6 <_dtoa_r+0x2ae>
 80096f2:	2b05      	cmp	r3, #5
 80096f4:	bfc4      	itt	gt
 80096f6:	3b04      	subgt	r3, #4
 80096f8:	9305      	strgt	r3, [sp, #20]
 80096fa:	9b05      	ldr	r3, [sp, #20]
 80096fc:	f1a3 0302 	sub.w	r3, r3, #2
 8009700:	bfcc      	ite	gt
 8009702:	2500      	movgt	r5, #0
 8009704:	2501      	movle	r5, #1
 8009706:	2b03      	cmp	r3, #3
 8009708:	d869      	bhi.n	80097de <_dtoa_r+0x2c6>
 800970a:	e8df f003 	tbb	[pc, r3]
 800970e:	4e2c      	.short	0x4e2c
 8009710:	5a4c      	.short	0x5a4c
 8009712:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009716:	441d      	add	r5, r3
 8009718:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800971c:	2b20      	cmp	r3, #32
 800971e:	bfc1      	itttt	gt
 8009720:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009724:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009728:	fa09 f303 	lslgt.w	r3, r9, r3
 800972c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009730:	bfda      	itte	le
 8009732:	f1c3 0320 	rsble	r3, r3, #32
 8009736:	fa06 f003 	lslle.w	r0, r6, r3
 800973a:	4318      	orrgt	r0, r3
 800973c:	f7f6 fef2 	bl	8000524 <__aeabi_ui2d>
 8009740:	2301      	movs	r3, #1
 8009742:	4606      	mov	r6, r0
 8009744:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009748:	3d01      	subs	r5, #1
 800974a:	9310      	str	r3, [sp, #64]	; 0x40
 800974c:	e771      	b.n	8009632 <_dtoa_r+0x11a>
 800974e:	2301      	movs	r3, #1
 8009750:	e7b6      	b.n	80096c0 <_dtoa_r+0x1a8>
 8009752:	900e      	str	r0, [sp, #56]	; 0x38
 8009754:	e7b5      	b.n	80096c2 <_dtoa_r+0x1aa>
 8009756:	f1ca 0300 	rsb	r3, sl, #0
 800975a:	9306      	str	r3, [sp, #24]
 800975c:	2300      	movs	r3, #0
 800975e:	eba8 080a 	sub.w	r8, r8, sl
 8009762:	930d      	str	r3, [sp, #52]	; 0x34
 8009764:	e7c2      	b.n	80096ec <_dtoa_r+0x1d4>
 8009766:	2300      	movs	r3, #0
 8009768:	9308      	str	r3, [sp, #32]
 800976a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800976c:	2b00      	cmp	r3, #0
 800976e:	dc39      	bgt.n	80097e4 <_dtoa_r+0x2cc>
 8009770:	f04f 0901 	mov.w	r9, #1
 8009774:	f8cd 9004 	str.w	r9, [sp, #4]
 8009778:	464b      	mov	r3, r9
 800977a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800977e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009780:	2200      	movs	r2, #0
 8009782:	6042      	str	r2, [r0, #4]
 8009784:	2204      	movs	r2, #4
 8009786:	f102 0614 	add.w	r6, r2, #20
 800978a:	429e      	cmp	r6, r3
 800978c:	6841      	ldr	r1, [r0, #4]
 800978e:	d92f      	bls.n	80097f0 <_dtoa_r+0x2d8>
 8009790:	4620      	mov	r0, r4
 8009792:	f000 fcc7 	bl	800a124 <_Balloc>
 8009796:	9000      	str	r0, [sp, #0]
 8009798:	2800      	cmp	r0, #0
 800979a:	d14b      	bne.n	8009834 <_dtoa_r+0x31c>
 800979c:	4b24      	ldr	r3, [pc, #144]	; (8009830 <_dtoa_r+0x318>)
 800979e:	4602      	mov	r2, r0
 80097a0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80097a4:	e6d1      	b.n	800954a <_dtoa_r+0x32>
 80097a6:	2301      	movs	r3, #1
 80097a8:	e7de      	b.n	8009768 <_dtoa_r+0x250>
 80097aa:	2300      	movs	r3, #0
 80097ac:	9308      	str	r3, [sp, #32]
 80097ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097b0:	eb0a 0903 	add.w	r9, sl, r3
 80097b4:	f109 0301 	add.w	r3, r9, #1
 80097b8:	2b01      	cmp	r3, #1
 80097ba:	9301      	str	r3, [sp, #4]
 80097bc:	bfb8      	it	lt
 80097be:	2301      	movlt	r3, #1
 80097c0:	e7dd      	b.n	800977e <_dtoa_r+0x266>
 80097c2:	2301      	movs	r3, #1
 80097c4:	e7f2      	b.n	80097ac <_dtoa_r+0x294>
 80097c6:	2501      	movs	r5, #1
 80097c8:	2300      	movs	r3, #0
 80097ca:	9305      	str	r3, [sp, #20]
 80097cc:	9508      	str	r5, [sp, #32]
 80097ce:	f04f 39ff 	mov.w	r9, #4294967295
 80097d2:	2200      	movs	r2, #0
 80097d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80097d8:	2312      	movs	r3, #18
 80097da:	9209      	str	r2, [sp, #36]	; 0x24
 80097dc:	e7cf      	b.n	800977e <_dtoa_r+0x266>
 80097de:	2301      	movs	r3, #1
 80097e0:	9308      	str	r3, [sp, #32]
 80097e2:	e7f4      	b.n	80097ce <_dtoa_r+0x2b6>
 80097e4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80097e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80097ec:	464b      	mov	r3, r9
 80097ee:	e7c6      	b.n	800977e <_dtoa_r+0x266>
 80097f0:	3101      	adds	r1, #1
 80097f2:	6041      	str	r1, [r0, #4]
 80097f4:	0052      	lsls	r2, r2, #1
 80097f6:	e7c6      	b.n	8009786 <_dtoa_r+0x26e>
 80097f8:	636f4361 	.word	0x636f4361
 80097fc:	3fd287a7 	.word	0x3fd287a7
 8009800:	8b60c8b3 	.word	0x8b60c8b3
 8009804:	3fc68a28 	.word	0x3fc68a28
 8009808:	509f79fb 	.word	0x509f79fb
 800980c:	3fd34413 	.word	0x3fd34413
 8009810:	0800c845 	.word	0x0800c845
 8009814:	0800c85c 	.word	0x0800c85c
 8009818:	7ff00000 	.word	0x7ff00000
 800981c:	0800c841 	.word	0x0800c841
 8009820:	0800c838 	.word	0x0800c838
 8009824:	0800c815 	.word	0x0800c815
 8009828:	3ff80000 	.word	0x3ff80000
 800982c:	0800c958 	.word	0x0800c958
 8009830:	0800c8bb 	.word	0x0800c8bb
 8009834:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009836:	9a00      	ldr	r2, [sp, #0]
 8009838:	601a      	str	r2, [r3, #0]
 800983a:	9b01      	ldr	r3, [sp, #4]
 800983c:	2b0e      	cmp	r3, #14
 800983e:	f200 80ad 	bhi.w	800999c <_dtoa_r+0x484>
 8009842:	2d00      	cmp	r5, #0
 8009844:	f000 80aa 	beq.w	800999c <_dtoa_r+0x484>
 8009848:	f1ba 0f00 	cmp.w	sl, #0
 800984c:	dd36      	ble.n	80098bc <_dtoa_r+0x3a4>
 800984e:	4ac3      	ldr	r2, [pc, #780]	; (8009b5c <_dtoa_r+0x644>)
 8009850:	f00a 030f 	and.w	r3, sl, #15
 8009854:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009858:	ed93 7b00 	vldr	d7, [r3]
 800985c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009860:	ea4f 172a 	mov.w	r7, sl, asr #4
 8009864:	eeb0 8a47 	vmov.f32	s16, s14
 8009868:	eef0 8a67 	vmov.f32	s17, s15
 800986c:	d016      	beq.n	800989c <_dtoa_r+0x384>
 800986e:	4bbc      	ldr	r3, [pc, #752]	; (8009b60 <_dtoa_r+0x648>)
 8009870:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009874:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009878:	f7f6 fff8 	bl	800086c <__aeabi_ddiv>
 800987c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009880:	f007 070f 	and.w	r7, r7, #15
 8009884:	2503      	movs	r5, #3
 8009886:	4eb6      	ldr	r6, [pc, #728]	; (8009b60 <_dtoa_r+0x648>)
 8009888:	b957      	cbnz	r7, 80098a0 <_dtoa_r+0x388>
 800988a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800988e:	ec53 2b18 	vmov	r2, r3, d8
 8009892:	f7f6 ffeb 	bl	800086c <__aeabi_ddiv>
 8009896:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800989a:	e029      	b.n	80098f0 <_dtoa_r+0x3d8>
 800989c:	2502      	movs	r5, #2
 800989e:	e7f2      	b.n	8009886 <_dtoa_r+0x36e>
 80098a0:	07f9      	lsls	r1, r7, #31
 80098a2:	d508      	bpl.n	80098b6 <_dtoa_r+0x39e>
 80098a4:	ec51 0b18 	vmov	r0, r1, d8
 80098a8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80098ac:	f7f6 feb4 	bl	8000618 <__aeabi_dmul>
 80098b0:	ec41 0b18 	vmov	d8, r0, r1
 80098b4:	3501      	adds	r5, #1
 80098b6:	107f      	asrs	r7, r7, #1
 80098b8:	3608      	adds	r6, #8
 80098ba:	e7e5      	b.n	8009888 <_dtoa_r+0x370>
 80098bc:	f000 80a6 	beq.w	8009a0c <_dtoa_r+0x4f4>
 80098c0:	f1ca 0600 	rsb	r6, sl, #0
 80098c4:	4ba5      	ldr	r3, [pc, #660]	; (8009b5c <_dtoa_r+0x644>)
 80098c6:	4fa6      	ldr	r7, [pc, #664]	; (8009b60 <_dtoa_r+0x648>)
 80098c8:	f006 020f 	and.w	r2, r6, #15
 80098cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80098d8:	f7f6 fe9e 	bl	8000618 <__aeabi_dmul>
 80098dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098e0:	1136      	asrs	r6, r6, #4
 80098e2:	2300      	movs	r3, #0
 80098e4:	2502      	movs	r5, #2
 80098e6:	2e00      	cmp	r6, #0
 80098e8:	f040 8085 	bne.w	80099f6 <_dtoa_r+0x4de>
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d1d2      	bne.n	8009896 <_dtoa_r+0x37e>
 80098f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	f000 808c 	beq.w	8009a10 <_dtoa_r+0x4f8>
 80098f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80098fc:	4b99      	ldr	r3, [pc, #612]	; (8009b64 <_dtoa_r+0x64c>)
 80098fe:	2200      	movs	r2, #0
 8009900:	4630      	mov	r0, r6
 8009902:	4639      	mov	r1, r7
 8009904:	f7f7 f8fa 	bl	8000afc <__aeabi_dcmplt>
 8009908:	2800      	cmp	r0, #0
 800990a:	f000 8081 	beq.w	8009a10 <_dtoa_r+0x4f8>
 800990e:	9b01      	ldr	r3, [sp, #4]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d07d      	beq.n	8009a10 <_dtoa_r+0x4f8>
 8009914:	f1b9 0f00 	cmp.w	r9, #0
 8009918:	dd3c      	ble.n	8009994 <_dtoa_r+0x47c>
 800991a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800991e:	9307      	str	r3, [sp, #28]
 8009920:	2200      	movs	r2, #0
 8009922:	4b91      	ldr	r3, [pc, #580]	; (8009b68 <_dtoa_r+0x650>)
 8009924:	4630      	mov	r0, r6
 8009926:	4639      	mov	r1, r7
 8009928:	f7f6 fe76 	bl	8000618 <__aeabi_dmul>
 800992c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009930:	3501      	adds	r5, #1
 8009932:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8009936:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800993a:	4628      	mov	r0, r5
 800993c:	f7f6 fe02 	bl	8000544 <__aeabi_i2d>
 8009940:	4632      	mov	r2, r6
 8009942:	463b      	mov	r3, r7
 8009944:	f7f6 fe68 	bl	8000618 <__aeabi_dmul>
 8009948:	4b88      	ldr	r3, [pc, #544]	; (8009b6c <_dtoa_r+0x654>)
 800994a:	2200      	movs	r2, #0
 800994c:	f7f6 fcae 	bl	80002ac <__adddf3>
 8009950:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009954:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009958:	9303      	str	r3, [sp, #12]
 800995a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800995c:	2b00      	cmp	r3, #0
 800995e:	d15c      	bne.n	8009a1a <_dtoa_r+0x502>
 8009960:	4b83      	ldr	r3, [pc, #524]	; (8009b70 <_dtoa_r+0x658>)
 8009962:	2200      	movs	r2, #0
 8009964:	4630      	mov	r0, r6
 8009966:	4639      	mov	r1, r7
 8009968:	f7f6 fc9e 	bl	80002a8 <__aeabi_dsub>
 800996c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009970:	4606      	mov	r6, r0
 8009972:	460f      	mov	r7, r1
 8009974:	f7f7 f8e0 	bl	8000b38 <__aeabi_dcmpgt>
 8009978:	2800      	cmp	r0, #0
 800997a:	f040 8296 	bne.w	8009eaa <_dtoa_r+0x992>
 800997e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009982:	4630      	mov	r0, r6
 8009984:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009988:	4639      	mov	r1, r7
 800998a:	f7f7 f8b7 	bl	8000afc <__aeabi_dcmplt>
 800998e:	2800      	cmp	r0, #0
 8009990:	f040 8288 	bne.w	8009ea4 <_dtoa_r+0x98c>
 8009994:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009998:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800999c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800999e:	2b00      	cmp	r3, #0
 80099a0:	f2c0 8158 	blt.w	8009c54 <_dtoa_r+0x73c>
 80099a4:	f1ba 0f0e 	cmp.w	sl, #14
 80099a8:	f300 8154 	bgt.w	8009c54 <_dtoa_r+0x73c>
 80099ac:	4b6b      	ldr	r3, [pc, #428]	; (8009b5c <_dtoa_r+0x644>)
 80099ae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80099b2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80099b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	f280 80e3 	bge.w	8009b84 <_dtoa_r+0x66c>
 80099be:	9b01      	ldr	r3, [sp, #4]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	f300 80df 	bgt.w	8009b84 <_dtoa_r+0x66c>
 80099c6:	f040 826d 	bne.w	8009ea4 <_dtoa_r+0x98c>
 80099ca:	4b69      	ldr	r3, [pc, #420]	; (8009b70 <_dtoa_r+0x658>)
 80099cc:	2200      	movs	r2, #0
 80099ce:	4640      	mov	r0, r8
 80099d0:	4649      	mov	r1, r9
 80099d2:	f7f6 fe21 	bl	8000618 <__aeabi_dmul>
 80099d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099da:	f7f7 f8a3 	bl	8000b24 <__aeabi_dcmpge>
 80099de:	9e01      	ldr	r6, [sp, #4]
 80099e0:	4637      	mov	r7, r6
 80099e2:	2800      	cmp	r0, #0
 80099e4:	f040 8243 	bne.w	8009e6e <_dtoa_r+0x956>
 80099e8:	9d00      	ldr	r5, [sp, #0]
 80099ea:	2331      	movs	r3, #49	; 0x31
 80099ec:	f805 3b01 	strb.w	r3, [r5], #1
 80099f0:	f10a 0a01 	add.w	sl, sl, #1
 80099f4:	e23f      	b.n	8009e76 <_dtoa_r+0x95e>
 80099f6:	07f2      	lsls	r2, r6, #31
 80099f8:	d505      	bpl.n	8009a06 <_dtoa_r+0x4ee>
 80099fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099fe:	f7f6 fe0b 	bl	8000618 <__aeabi_dmul>
 8009a02:	3501      	adds	r5, #1
 8009a04:	2301      	movs	r3, #1
 8009a06:	1076      	asrs	r6, r6, #1
 8009a08:	3708      	adds	r7, #8
 8009a0a:	e76c      	b.n	80098e6 <_dtoa_r+0x3ce>
 8009a0c:	2502      	movs	r5, #2
 8009a0e:	e76f      	b.n	80098f0 <_dtoa_r+0x3d8>
 8009a10:	9b01      	ldr	r3, [sp, #4]
 8009a12:	f8cd a01c 	str.w	sl, [sp, #28]
 8009a16:	930c      	str	r3, [sp, #48]	; 0x30
 8009a18:	e78d      	b.n	8009936 <_dtoa_r+0x41e>
 8009a1a:	9900      	ldr	r1, [sp, #0]
 8009a1c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009a1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a20:	4b4e      	ldr	r3, [pc, #312]	; (8009b5c <_dtoa_r+0x644>)
 8009a22:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009a26:	4401      	add	r1, r0
 8009a28:	9102      	str	r1, [sp, #8]
 8009a2a:	9908      	ldr	r1, [sp, #32]
 8009a2c:	eeb0 8a47 	vmov.f32	s16, s14
 8009a30:	eef0 8a67 	vmov.f32	s17, s15
 8009a34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a3c:	2900      	cmp	r1, #0
 8009a3e:	d045      	beq.n	8009acc <_dtoa_r+0x5b4>
 8009a40:	494c      	ldr	r1, [pc, #304]	; (8009b74 <_dtoa_r+0x65c>)
 8009a42:	2000      	movs	r0, #0
 8009a44:	f7f6 ff12 	bl	800086c <__aeabi_ddiv>
 8009a48:	ec53 2b18 	vmov	r2, r3, d8
 8009a4c:	f7f6 fc2c 	bl	80002a8 <__aeabi_dsub>
 8009a50:	9d00      	ldr	r5, [sp, #0]
 8009a52:	ec41 0b18 	vmov	d8, r0, r1
 8009a56:	4639      	mov	r1, r7
 8009a58:	4630      	mov	r0, r6
 8009a5a:	f7f7 f88d 	bl	8000b78 <__aeabi_d2iz>
 8009a5e:	900c      	str	r0, [sp, #48]	; 0x30
 8009a60:	f7f6 fd70 	bl	8000544 <__aeabi_i2d>
 8009a64:	4602      	mov	r2, r0
 8009a66:	460b      	mov	r3, r1
 8009a68:	4630      	mov	r0, r6
 8009a6a:	4639      	mov	r1, r7
 8009a6c:	f7f6 fc1c 	bl	80002a8 <__aeabi_dsub>
 8009a70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a72:	3330      	adds	r3, #48	; 0x30
 8009a74:	f805 3b01 	strb.w	r3, [r5], #1
 8009a78:	ec53 2b18 	vmov	r2, r3, d8
 8009a7c:	4606      	mov	r6, r0
 8009a7e:	460f      	mov	r7, r1
 8009a80:	f7f7 f83c 	bl	8000afc <__aeabi_dcmplt>
 8009a84:	2800      	cmp	r0, #0
 8009a86:	d165      	bne.n	8009b54 <_dtoa_r+0x63c>
 8009a88:	4632      	mov	r2, r6
 8009a8a:	463b      	mov	r3, r7
 8009a8c:	4935      	ldr	r1, [pc, #212]	; (8009b64 <_dtoa_r+0x64c>)
 8009a8e:	2000      	movs	r0, #0
 8009a90:	f7f6 fc0a 	bl	80002a8 <__aeabi_dsub>
 8009a94:	ec53 2b18 	vmov	r2, r3, d8
 8009a98:	f7f7 f830 	bl	8000afc <__aeabi_dcmplt>
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	f040 80b9 	bne.w	8009c14 <_dtoa_r+0x6fc>
 8009aa2:	9b02      	ldr	r3, [sp, #8]
 8009aa4:	429d      	cmp	r5, r3
 8009aa6:	f43f af75 	beq.w	8009994 <_dtoa_r+0x47c>
 8009aaa:	4b2f      	ldr	r3, [pc, #188]	; (8009b68 <_dtoa_r+0x650>)
 8009aac:	ec51 0b18 	vmov	r0, r1, d8
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f7f6 fdb1 	bl	8000618 <__aeabi_dmul>
 8009ab6:	4b2c      	ldr	r3, [pc, #176]	; (8009b68 <_dtoa_r+0x650>)
 8009ab8:	ec41 0b18 	vmov	d8, r0, r1
 8009abc:	2200      	movs	r2, #0
 8009abe:	4630      	mov	r0, r6
 8009ac0:	4639      	mov	r1, r7
 8009ac2:	f7f6 fda9 	bl	8000618 <__aeabi_dmul>
 8009ac6:	4606      	mov	r6, r0
 8009ac8:	460f      	mov	r7, r1
 8009aca:	e7c4      	b.n	8009a56 <_dtoa_r+0x53e>
 8009acc:	ec51 0b17 	vmov	r0, r1, d7
 8009ad0:	f7f6 fda2 	bl	8000618 <__aeabi_dmul>
 8009ad4:	9b02      	ldr	r3, [sp, #8]
 8009ad6:	9d00      	ldr	r5, [sp, #0]
 8009ad8:	930c      	str	r3, [sp, #48]	; 0x30
 8009ada:	ec41 0b18 	vmov	d8, r0, r1
 8009ade:	4639      	mov	r1, r7
 8009ae0:	4630      	mov	r0, r6
 8009ae2:	f7f7 f849 	bl	8000b78 <__aeabi_d2iz>
 8009ae6:	9011      	str	r0, [sp, #68]	; 0x44
 8009ae8:	f7f6 fd2c 	bl	8000544 <__aeabi_i2d>
 8009aec:	4602      	mov	r2, r0
 8009aee:	460b      	mov	r3, r1
 8009af0:	4630      	mov	r0, r6
 8009af2:	4639      	mov	r1, r7
 8009af4:	f7f6 fbd8 	bl	80002a8 <__aeabi_dsub>
 8009af8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009afa:	3330      	adds	r3, #48	; 0x30
 8009afc:	f805 3b01 	strb.w	r3, [r5], #1
 8009b00:	9b02      	ldr	r3, [sp, #8]
 8009b02:	429d      	cmp	r5, r3
 8009b04:	4606      	mov	r6, r0
 8009b06:	460f      	mov	r7, r1
 8009b08:	f04f 0200 	mov.w	r2, #0
 8009b0c:	d134      	bne.n	8009b78 <_dtoa_r+0x660>
 8009b0e:	4b19      	ldr	r3, [pc, #100]	; (8009b74 <_dtoa_r+0x65c>)
 8009b10:	ec51 0b18 	vmov	r0, r1, d8
 8009b14:	f7f6 fbca 	bl	80002ac <__adddf3>
 8009b18:	4602      	mov	r2, r0
 8009b1a:	460b      	mov	r3, r1
 8009b1c:	4630      	mov	r0, r6
 8009b1e:	4639      	mov	r1, r7
 8009b20:	f7f7 f80a 	bl	8000b38 <__aeabi_dcmpgt>
 8009b24:	2800      	cmp	r0, #0
 8009b26:	d175      	bne.n	8009c14 <_dtoa_r+0x6fc>
 8009b28:	ec53 2b18 	vmov	r2, r3, d8
 8009b2c:	4911      	ldr	r1, [pc, #68]	; (8009b74 <_dtoa_r+0x65c>)
 8009b2e:	2000      	movs	r0, #0
 8009b30:	f7f6 fbba 	bl	80002a8 <__aeabi_dsub>
 8009b34:	4602      	mov	r2, r0
 8009b36:	460b      	mov	r3, r1
 8009b38:	4630      	mov	r0, r6
 8009b3a:	4639      	mov	r1, r7
 8009b3c:	f7f6 ffde 	bl	8000afc <__aeabi_dcmplt>
 8009b40:	2800      	cmp	r0, #0
 8009b42:	f43f af27 	beq.w	8009994 <_dtoa_r+0x47c>
 8009b46:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009b48:	1e6b      	subs	r3, r5, #1
 8009b4a:	930c      	str	r3, [sp, #48]	; 0x30
 8009b4c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009b50:	2b30      	cmp	r3, #48	; 0x30
 8009b52:	d0f8      	beq.n	8009b46 <_dtoa_r+0x62e>
 8009b54:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009b58:	e04a      	b.n	8009bf0 <_dtoa_r+0x6d8>
 8009b5a:	bf00      	nop
 8009b5c:	0800c958 	.word	0x0800c958
 8009b60:	0800c930 	.word	0x0800c930
 8009b64:	3ff00000 	.word	0x3ff00000
 8009b68:	40240000 	.word	0x40240000
 8009b6c:	401c0000 	.word	0x401c0000
 8009b70:	40140000 	.word	0x40140000
 8009b74:	3fe00000 	.word	0x3fe00000
 8009b78:	4baf      	ldr	r3, [pc, #700]	; (8009e38 <_dtoa_r+0x920>)
 8009b7a:	f7f6 fd4d 	bl	8000618 <__aeabi_dmul>
 8009b7e:	4606      	mov	r6, r0
 8009b80:	460f      	mov	r7, r1
 8009b82:	e7ac      	b.n	8009ade <_dtoa_r+0x5c6>
 8009b84:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009b88:	9d00      	ldr	r5, [sp, #0]
 8009b8a:	4642      	mov	r2, r8
 8009b8c:	464b      	mov	r3, r9
 8009b8e:	4630      	mov	r0, r6
 8009b90:	4639      	mov	r1, r7
 8009b92:	f7f6 fe6b 	bl	800086c <__aeabi_ddiv>
 8009b96:	f7f6 ffef 	bl	8000b78 <__aeabi_d2iz>
 8009b9a:	9002      	str	r0, [sp, #8]
 8009b9c:	f7f6 fcd2 	bl	8000544 <__aeabi_i2d>
 8009ba0:	4642      	mov	r2, r8
 8009ba2:	464b      	mov	r3, r9
 8009ba4:	f7f6 fd38 	bl	8000618 <__aeabi_dmul>
 8009ba8:	4602      	mov	r2, r0
 8009baa:	460b      	mov	r3, r1
 8009bac:	4630      	mov	r0, r6
 8009bae:	4639      	mov	r1, r7
 8009bb0:	f7f6 fb7a 	bl	80002a8 <__aeabi_dsub>
 8009bb4:	9e02      	ldr	r6, [sp, #8]
 8009bb6:	9f01      	ldr	r7, [sp, #4]
 8009bb8:	3630      	adds	r6, #48	; 0x30
 8009bba:	f805 6b01 	strb.w	r6, [r5], #1
 8009bbe:	9e00      	ldr	r6, [sp, #0]
 8009bc0:	1bae      	subs	r6, r5, r6
 8009bc2:	42b7      	cmp	r7, r6
 8009bc4:	4602      	mov	r2, r0
 8009bc6:	460b      	mov	r3, r1
 8009bc8:	d137      	bne.n	8009c3a <_dtoa_r+0x722>
 8009bca:	f7f6 fb6f 	bl	80002ac <__adddf3>
 8009bce:	4642      	mov	r2, r8
 8009bd0:	464b      	mov	r3, r9
 8009bd2:	4606      	mov	r6, r0
 8009bd4:	460f      	mov	r7, r1
 8009bd6:	f7f6 ffaf 	bl	8000b38 <__aeabi_dcmpgt>
 8009bda:	b9c8      	cbnz	r0, 8009c10 <_dtoa_r+0x6f8>
 8009bdc:	4642      	mov	r2, r8
 8009bde:	464b      	mov	r3, r9
 8009be0:	4630      	mov	r0, r6
 8009be2:	4639      	mov	r1, r7
 8009be4:	f7f6 ff80 	bl	8000ae8 <__aeabi_dcmpeq>
 8009be8:	b110      	cbz	r0, 8009bf0 <_dtoa_r+0x6d8>
 8009bea:	9b02      	ldr	r3, [sp, #8]
 8009bec:	07d9      	lsls	r1, r3, #31
 8009bee:	d40f      	bmi.n	8009c10 <_dtoa_r+0x6f8>
 8009bf0:	4620      	mov	r0, r4
 8009bf2:	4659      	mov	r1, fp
 8009bf4:	f000 fad6 	bl	800a1a4 <_Bfree>
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	702b      	strb	r3, [r5, #0]
 8009bfc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bfe:	f10a 0001 	add.w	r0, sl, #1
 8009c02:	6018      	str	r0, [r3, #0]
 8009c04:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	f43f acd8 	beq.w	80095bc <_dtoa_r+0xa4>
 8009c0c:	601d      	str	r5, [r3, #0]
 8009c0e:	e4d5      	b.n	80095bc <_dtoa_r+0xa4>
 8009c10:	f8cd a01c 	str.w	sl, [sp, #28]
 8009c14:	462b      	mov	r3, r5
 8009c16:	461d      	mov	r5, r3
 8009c18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c1c:	2a39      	cmp	r2, #57	; 0x39
 8009c1e:	d108      	bne.n	8009c32 <_dtoa_r+0x71a>
 8009c20:	9a00      	ldr	r2, [sp, #0]
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d1f7      	bne.n	8009c16 <_dtoa_r+0x6fe>
 8009c26:	9a07      	ldr	r2, [sp, #28]
 8009c28:	9900      	ldr	r1, [sp, #0]
 8009c2a:	3201      	adds	r2, #1
 8009c2c:	9207      	str	r2, [sp, #28]
 8009c2e:	2230      	movs	r2, #48	; 0x30
 8009c30:	700a      	strb	r2, [r1, #0]
 8009c32:	781a      	ldrb	r2, [r3, #0]
 8009c34:	3201      	adds	r2, #1
 8009c36:	701a      	strb	r2, [r3, #0]
 8009c38:	e78c      	b.n	8009b54 <_dtoa_r+0x63c>
 8009c3a:	4b7f      	ldr	r3, [pc, #508]	; (8009e38 <_dtoa_r+0x920>)
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	f7f6 fceb 	bl	8000618 <__aeabi_dmul>
 8009c42:	2200      	movs	r2, #0
 8009c44:	2300      	movs	r3, #0
 8009c46:	4606      	mov	r6, r0
 8009c48:	460f      	mov	r7, r1
 8009c4a:	f7f6 ff4d 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c4e:	2800      	cmp	r0, #0
 8009c50:	d09b      	beq.n	8009b8a <_dtoa_r+0x672>
 8009c52:	e7cd      	b.n	8009bf0 <_dtoa_r+0x6d8>
 8009c54:	9a08      	ldr	r2, [sp, #32]
 8009c56:	2a00      	cmp	r2, #0
 8009c58:	f000 80c4 	beq.w	8009de4 <_dtoa_r+0x8cc>
 8009c5c:	9a05      	ldr	r2, [sp, #20]
 8009c5e:	2a01      	cmp	r2, #1
 8009c60:	f300 80a8 	bgt.w	8009db4 <_dtoa_r+0x89c>
 8009c64:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009c66:	2a00      	cmp	r2, #0
 8009c68:	f000 80a0 	beq.w	8009dac <_dtoa_r+0x894>
 8009c6c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009c70:	9e06      	ldr	r6, [sp, #24]
 8009c72:	4645      	mov	r5, r8
 8009c74:	9a04      	ldr	r2, [sp, #16]
 8009c76:	2101      	movs	r1, #1
 8009c78:	441a      	add	r2, r3
 8009c7a:	4620      	mov	r0, r4
 8009c7c:	4498      	add	r8, r3
 8009c7e:	9204      	str	r2, [sp, #16]
 8009c80:	f000 fb4c 	bl	800a31c <__i2b>
 8009c84:	4607      	mov	r7, r0
 8009c86:	2d00      	cmp	r5, #0
 8009c88:	dd0b      	ble.n	8009ca2 <_dtoa_r+0x78a>
 8009c8a:	9b04      	ldr	r3, [sp, #16]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	dd08      	ble.n	8009ca2 <_dtoa_r+0x78a>
 8009c90:	42ab      	cmp	r3, r5
 8009c92:	9a04      	ldr	r2, [sp, #16]
 8009c94:	bfa8      	it	ge
 8009c96:	462b      	movge	r3, r5
 8009c98:	eba8 0803 	sub.w	r8, r8, r3
 8009c9c:	1aed      	subs	r5, r5, r3
 8009c9e:	1ad3      	subs	r3, r2, r3
 8009ca0:	9304      	str	r3, [sp, #16]
 8009ca2:	9b06      	ldr	r3, [sp, #24]
 8009ca4:	b1fb      	cbz	r3, 8009ce6 <_dtoa_r+0x7ce>
 8009ca6:	9b08      	ldr	r3, [sp, #32]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	f000 809f 	beq.w	8009dec <_dtoa_r+0x8d4>
 8009cae:	2e00      	cmp	r6, #0
 8009cb0:	dd11      	ble.n	8009cd6 <_dtoa_r+0x7be>
 8009cb2:	4639      	mov	r1, r7
 8009cb4:	4632      	mov	r2, r6
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f000 fbec 	bl	800a494 <__pow5mult>
 8009cbc:	465a      	mov	r2, fp
 8009cbe:	4601      	mov	r1, r0
 8009cc0:	4607      	mov	r7, r0
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	f000 fb40 	bl	800a348 <__multiply>
 8009cc8:	4659      	mov	r1, fp
 8009cca:	9007      	str	r0, [sp, #28]
 8009ccc:	4620      	mov	r0, r4
 8009cce:	f000 fa69 	bl	800a1a4 <_Bfree>
 8009cd2:	9b07      	ldr	r3, [sp, #28]
 8009cd4:	469b      	mov	fp, r3
 8009cd6:	9b06      	ldr	r3, [sp, #24]
 8009cd8:	1b9a      	subs	r2, r3, r6
 8009cda:	d004      	beq.n	8009ce6 <_dtoa_r+0x7ce>
 8009cdc:	4659      	mov	r1, fp
 8009cde:	4620      	mov	r0, r4
 8009ce0:	f000 fbd8 	bl	800a494 <__pow5mult>
 8009ce4:	4683      	mov	fp, r0
 8009ce6:	2101      	movs	r1, #1
 8009ce8:	4620      	mov	r0, r4
 8009cea:	f000 fb17 	bl	800a31c <__i2b>
 8009cee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	4606      	mov	r6, r0
 8009cf4:	dd7c      	ble.n	8009df0 <_dtoa_r+0x8d8>
 8009cf6:	461a      	mov	r2, r3
 8009cf8:	4601      	mov	r1, r0
 8009cfa:	4620      	mov	r0, r4
 8009cfc:	f000 fbca 	bl	800a494 <__pow5mult>
 8009d00:	9b05      	ldr	r3, [sp, #20]
 8009d02:	2b01      	cmp	r3, #1
 8009d04:	4606      	mov	r6, r0
 8009d06:	dd76      	ble.n	8009df6 <_dtoa_r+0x8de>
 8009d08:	2300      	movs	r3, #0
 8009d0a:	9306      	str	r3, [sp, #24]
 8009d0c:	6933      	ldr	r3, [r6, #16]
 8009d0e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009d12:	6918      	ldr	r0, [r3, #16]
 8009d14:	f000 fab2 	bl	800a27c <__hi0bits>
 8009d18:	f1c0 0020 	rsb	r0, r0, #32
 8009d1c:	9b04      	ldr	r3, [sp, #16]
 8009d1e:	4418      	add	r0, r3
 8009d20:	f010 001f 	ands.w	r0, r0, #31
 8009d24:	f000 8086 	beq.w	8009e34 <_dtoa_r+0x91c>
 8009d28:	f1c0 0320 	rsb	r3, r0, #32
 8009d2c:	2b04      	cmp	r3, #4
 8009d2e:	dd7f      	ble.n	8009e30 <_dtoa_r+0x918>
 8009d30:	f1c0 001c 	rsb	r0, r0, #28
 8009d34:	9b04      	ldr	r3, [sp, #16]
 8009d36:	4403      	add	r3, r0
 8009d38:	4480      	add	r8, r0
 8009d3a:	4405      	add	r5, r0
 8009d3c:	9304      	str	r3, [sp, #16]
 8009d3e:	f1b8 0f00 	cmp.w	r8, #0
 8009d42:	dd05      	ble.n	8009d50 <_dtoa_r+0x838>
 8009d44:	4659      	mov	r1, fp
 8009d46:	4642      	mov	r2, r8
 8009d48:	4620      	mov	r0, r4
 8009d4a:	f000 fbfd 	bl	800a548 <__lshift>
 8009d4e:	4683      	mov	fp, r0
 8009d50:	9b04      	ldr	r3, [sp, #16]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	dd05      	ble.n	8009d62 <_dtoa_r+0x84a>
 8009d56:	4631      	mov	r1, r6
 8009d58:	461a      	mov	r2, r3
 8009d5a:	4620      	mov	r0, r4
 8009d5c:	f000 fbf4 	bl	800a548 <__lshift>
 8009d60:	4606      	mov	r6, r0
 8009d62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d069      	beq.n	8009e3c <_dtoa_r+0x924>
 8009d68:	4631      	mov	r1, r6
 8009d6a:	4658      	mov	r0, fp
 8009d6c:	f000 fc58 	bl	800a620 <__mcmp>
 8009d70:	2800      	cmp	r0, #0
 8009d72:	da63      	bge.n	8009e3c <_dtoa_r+0x924>
 8009d74:	2300      	movs	r3, #0
 8009d76:	4659      	mov	r1, fp
 8009d78:	220a      	movs	r2, #10
 8009d7a:	4620      	mov	r0, r4
 8009d7c:	f000 fa34 	bl	800a1e8 <__multadd>
 8009d80:	9b08      	ldr	r3, [sp, #32]
 8009d82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009d86:	4683      	mov	fp, r0
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	f000 818f 	beq.w	800a0ac <_dtoa_r+0xb94>
 8009d8e:	4639      	mov	r1, r7
 8009d90:	2300      	movs	r3, #0
 8009d92:	220a      	movs	r2, #10
 8009d94:	4620      	mov	r0, r4
 8009d96:	f000 fa27 	bl	800a1e8 <__multadd>
 8009d9a:	f1b9 0f00 	cmp.w	r9, #0
 8009d9e:	4607      	mov	r7, r0
 8009da0:	f300 808e 	bgt.w	8009ec0 <_dtoa_r+0x9a8>
 8009da4:	9b05      	ldr	r3, [sp, #20]
 8009da6:	2b02      	cmp	r3, #2
 8009da8:	dc50      	bgt.n	8009e4c <_dtoa_r+0x934>
 8009daa:	e089      	b.n	8009ec0 <_dtoa_r+0x9a8>
 8009dac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009dae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009db2:	e75d      	b.n	8009c70 <_dtoa_r+0x758>
 8009db4:	9b01      	ldr	r3, [sp, #4]
 8009db6:	1e5e      	subs	r6, r3, #1
 8009db8:	9b06      	ldr	r3, [sp, #24]
 8009dba:	42b3      	cmp	r3, r6
 8009dbc:	bfbf      	itttt	lt
 8009dbe:	9b06      	ldrlt	r3, [sp, #24]
 8009dc0:	9606      	strlt	r6, [sp, #24]
 8009dc2:	1af2      	sublt	r2, r6, r3
 8009dc4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8009dc6:	bfb6      	itet	lt
 8009dc8:	189b      	addlt	r3, r3, r2
 8009dca:	1b9e      	subge	r6, r3, r6
 8009dcc:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009dce:	9b01      	ldr	r3, [sp, #4]
 8009dd0:	bfb8      	it	lt
 8009dd2:	2600      	movlt	r6, #0
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	bfb5      	itete	lt
 8009dd8:	eba8 0503 	sublt.w	r5, r8, r3
 8009ddc:	9b01      	ldrge	r3, [sp, #4]
 8009dde:	2300      	movlt	r3, #0
 8009de0:	4645      	movge	r5, r8
 8009de2:	e747      	b.n	8009c74 <_dtoa_r+0x75c>
 8009de4:	9e06      	ldr	r6, [sp, #24]
 8009de6:	9f08      	ldr	r7, [sp, #32]
 8009de8:	4645      	mov	r5, r8
 8009dea:	e74c      	b.n	8009c86 <_dtoa_r+0x76e>
 8009dec:	9a06      	ldr	r2, [sp, #24]
 8009dee:	e775      	b.n	8009cdc <_dtoa_r+0x7c4>
 8009df0:	9b05      	ldr	r3, [sp, #20]
 8009df2:	2b01      	cmp	r3, #1
 8009df4:	dc18      	bgt.n	8009e28 <_dtoa_r+0x910>
 8009df6:	9b02      	ldr	r3, [sp, #8]
 8009df8:	b9b3      	cbnz	r3, 8009e28 <_dtoa_r+0x910>
 8009dfa:	9b03      	ldr	r3, [sp, #12]
 8009dfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e00:	b9a3      	cbnz	r3, 8009e2c <_dtoa_r+0x914>
 8009e02:	9b03      	ldr	r3, [sp, #12]
 8009e04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e08:	0d1b      	lsrs	r3, r3, #20
 8009e0a:	051b      	lsls	r3, r3, #20
 8009e0c:	b12b      	cbz	r3, 8009e1a <_dtoa_r+0x902>
 8009e0e:	9b04      	ldr	r3, [sp, #16]
 8009e10:	3301      	adds	r3, #1
 8009e12:	9304      	str	r3, [sp, #16]
 8009e14:	f108 0801 	add.w	r8, r8, #1
 8009e18:	2301      	movs	r3, #1
 8009e1a:	9306      	str	r3, [sp, #24]
 8009e1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	f47f af74 	bne.w	8009d0c <_dtoa_r+0x7f4>
 8009e24:	2001      	movs	r0, #1
 8009e26:	e779      	b.n	8009d1c <_dtoa_r+0x804>
 8009e28:	2300      	movs	r3, #0
 8009e2a:	e7f6      	b.n	8009e1a <_dtoa_r+0x902>
 8009e2c:	9b02      	ldr	r3, [sp, #8]
 8009e2e:	e7f4      	b.n	8009e1a <_dtoa_r+0x902>
 8009e30:	d085      	beq.n	8009d3e <_dtoa_r+0x826>
 8009e32:	4618      	mov	r0, r3
 8009e34:	301c      	adds	r0, #28
 8009e36:	e77d      	b.n	8009d34 <_dtoa_r+0x81c>
 8009e38:	40240000 	.word	0x40240000
 8009e3c:	9b01      	ldr	r3, [sp, #4]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	dc38      	bgt.n	8009eb4 <_dtoa_r+0x99c>
 8009e42:	9b05      	ldr	r3, [sp, #20]
 8009e44:	2b02      	cmp	r3, #2
 8009e46:	dd35      	ble.n	8009eb4 <_dtoa_r+0x99c>
 8009e48:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009e4c:	f1b9 0f00 	cmp.w	r9, #0
 8009e50:	d10d      	bne.n	8009e6e <_dtoa_r+0x956>
 8009e52:	4631      	mov	r1, r6
 8009e54:	464b      	mov	r3, r9
 8009e56:	2205      	movs	r2, #5
 8009e58:	4620      	mov	r0, r4
 8009e5a:	f000 f9c5 	bl	800a1e8 <__multadd>
 8009e5e:	4601      	mov	r1, r0
 8009e60:	4606      	mov	r6, r0
 8009e62:	4658      	mov	r0, fp
 8009e64:	f000 fbdc 	bl	800a620 <__mcmp>
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	f73f adbd 	bgt.w	80099e8 <_dtoa_r+0x4d0>
 8009e6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e70:	9d00      	ldr	r5, [sp, #0]
 8009e72:	ea6f 0a03 	mvn.w	sl, r3
 8009e76:	f04f 0800 	mov.w	r8, #0
 8009e7a:	4631      	mov	r1, r6
 8009e7c:	4620      	mov	r0, r4
 8009e7e:	f000 f991 	bl	800a1a4 <_Bfree>
 8009e82:	2f00      	cmp	r7, #0
 8009e84:	f43f aeb4 	beq.w	8009bf0 <_dtoa_r+0x6d8>
 8009e88:	f1b8 0f00 	cmp.w	r8, #0
 8009e8c:	d005      	beq.n	8009e9a <_dtoa_r+0x982>
 8009e8e:	45b8      	cmp	r8, r7
 8009e90:	d003      	beq.n	8009e9a <_dtoa_r+0x982>
 8009e92:	4641      	mov	r1, r8
 8009e94:	4620      	mov	r0, r4
 8009e96:	f000 f985 	bl	800a1a4 <_Bfree>
 8009e9a:	4639      	mov	r1, r7
 8009e9c:	4620      	mov	r0, r4
 8009e9e:	f000 f981 	bl	800a1a4 <_Bfree>
 8009ea2:	e6a5      	b.n	8009bf0 <_dtoa_r+0x6d8>
 8009ea4:	2600      	movs	r6, #0
 8009ea6:	4637      	mov	r7, r6
 8009ea8:	e7e1      	b.n	8009e6e <_dtoa_r+0x956>
 8009eaa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009eac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009eb0:	4637      	mov	r7, r6
 8009eb2:	e599      	b.n	80099e8 <_dtoa_r+0x4d0>
 8009eb4:	9b08      	ldr	r3, [sp, #32]
 8009eb6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	f000 80fd 	beq.w	800a0ba <_dtoa_r+0xba2>
 8009ec0:	2d00      	cmp	r5, #0
 8009ec2:	dd05      	ble.n	8009ed0 <_dtoa_r+0x9b8>
 8009ec4:	4639      	mov	r1, r7
 8009ec6:	462a      	mov	r2, r5
 8009ec8:	4620      	mov	r0, r4
 8009eca:	f000 fb3d 	bl	800a548 <__lshift>
 8009ece:	4607      	mov	r7, r0
 8009ed0:	9b06      	ldr	r3, [sp, #24]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d05c      	beq.n	8009f90 <_dtoa_r+0xa78>
 8009ed6:	6879      	ldr	r1, [r7, #4]
 8009ed8:	4620      	mov	r0, r4
 8009eda:	f000 f923 	bl	800a124 <_Balloc>
 8009ede:	4605      	mov	r5, r0
 8009ee0:	b928      	cbnz	r0, 8009eee <_dtoa_r+0x9d6>
 8009ee2:	4b80      	ldr	r3, [pc, #512]	; (800a0e4 <_dtoa_r+0xbcc>)
 8009ee4:	4602      	mov	r2, r0
 8009ee6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009eea:	f7ff bb2e 	b.w	800954a <_dtoa_r+0x32>
 8009eee:	693a      	ldr	r2, [r7, #16]
 8009ef0:	3202      	adds	r2, #2
 8009ef2:	0092      	lsls	r2, r2, #2
 8009ef4:	f107 010c 	add.w	r1, r7, #12
 8009ef8:	300c      	adds	r0, #12
 8009efa:	f000 f905 	bl	800a108 <memcpy>
 8009efe:	2201      	movs	r2, #1
 8009f00:	4629      	mov	r1, r5
 8009f02:	4620      	mov	r0, r4
 8009f04:	f000 fb20 	bl	800a548 <__lshift>
 8009f08:	9b00      	ldr	r3, [sp, #0]
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	9301      	str	r3, [sp, #4]
 8009f0e:	9b00      	ldr	r3, [sp, #0]
 8009f10:	444b      	add	r3, r9
 8009f12:	9307      	str	r3, [sp, #28]
 8009f14:	9b02      	ldr	r3, [sp, #8]
 8009f16:	f003 0301 	and.w	r3, r3, #1
 8009f1a:	46b8      	mov	r8, r7
 8009f1c:	9306      	str	r3, [sp, #24]
 8009f1e:	4607      	mov	r7, r0
 8009f20:	9b01      	ldr	r3, [sp, #4]
 8009f22:	4631      	mov	r1, r6
 8009f24:	3b01      	subs	r3, #1
 8009f26:	4658      	mov	r0, fp
 8009f28:	9302      	str	r3, [sp, #8]
 8009f2a:	f7ff fa6a 	bl	8009402 <quorem>
 8009f2e:	4603      	mov	r3, r0
 8009f30:	3330      	adds	r3, #48	; 0x30
 8009f32:	9004      	str	r0, [sp, #16]
 8009f34:	4641      	mov	r1, r8
 8009f36:	4658      	mov	r0, fp
 8009f38:	9308      	str	r3, [sp, #32]
 8009f3a:	f000 fb71 	bl	800a620 <__mcmp>
 8009f3e:	463a      	mov	r2, r7
 8009f40:	4681      	mov	r9, r0
 8009f42:	4631      	mov	r1, r6
 8009f44:	4620      	mov	r0, r4
 8009f46:	f000 fb87 	bl	800a658 <__mdiff>
 8009f4a:	68c2      	ldr	r2, [r0, #12]
 8009f4c:	9b08      	ldr	r3, [sp, #32]
 8009f4e:	4605      	mov	r5, r0
 8009f50:	bb02      	cbnz	r2, 8009f94 <_dtoa_r+0xa7c>
 8009f52:	4601      	mov	r1, r0
 8009f54:	4658      	mov	r0, fp
 8009f56:	f000 fb63 	bl	800a620 <__mcmp>
 8009f5a:	9b08      	ldr	r3, [sp, #32]
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	4629      	mov	r1, r5
 8009f60:	4620      	mov	r0, r4
 8009f62:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8009f66:	f000 f91d 	bl	800a1a4 <_Bfree>
 8009f6a:	9b05      	ldr	r3, [sp, #20]
 8009f6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f6e:	9d01      	ldr	r5, [sp, #4]
 8009f70:	ea43 0102 	orr.w	r1, r3, r2
 8009f74:	9b06      	ldr	r3, [sp, #24]
 8009f76:	430b      	orrs	r3, r1
 8009f78:	9b08      	ldr	r3, [sp, #32]
 8009f7a:	d10d      	bne.n	8009f98 <_dtoa_r+0xa80>
 8009f7c:	2b39      	cmp	r3, #57	; 0x39
 8009f7e:	d029      	beq.n	8009fd4 <_dtoa_r+0xabc>
 8009f80:	f1b9 0f00 	cmp.w	r9, #0
 8009f84:	dd01      	ble.n	8009f8a <_dtoa_r+0xa72>
 8009f86:	9b04      	ldr	r3, [sp, #16]
 8009f88:	3331      	adds	r3, #49	; 0x31
 8009f8a:	9a02      	ldr	r2, [sp, #8]
 8009f8c:	7013      	strb	r3, [r2, #0]
 8009f8e:	e774      	b.n	8009e7a <_dtoa_r+0x962>
 8009f90:	4638      	mov	r0, r7
 8009f92:	e7b9      	b.n	8009f08 <_dtoa_r+0x9f0>
 8009f94:	2201      	movs	r2, #1
 8009f96:	e7e2      	b.n	8009f5e <_dtoa_r+0xa46>
 8009f98:	f1b9 0f00 	cmp.w	r9, #0
 8009f9c:	db06      	blt.n	8009fac <_dtoa_r+0xa94>
 8009f9e:	9905      	ldr	r1, [sp, #20]
 8009fa0:	ea41 0909 	orr.w	r9, r1, r9
 8009fa4:	9906      	ldr	r1, [sp, #24]
 8009fa6:	ea59 0101 	orrs.w	r1, r9, r1
 8009faa:	d120      	bne.n	8009fee <_dtoa_r+0xad6>
 8009fac:	2a00      	cmp	r2, #0
 8009fae:	ddec      	ble.n	8009f8a <_dtoa_r+0xa72>
 8009fb0:	4659      	mov	r1, fp
 8009fb2:	2201      	movs	r2, #1
 8009fb4:	4620      	mov	r0, r4
 8009fb6:	9301      	str	r3, [sp, #4]
 8009fb8:	f000 fac6 	bl	800a548 <__lshift>
 8009fbc:	4631      	mov	r1, r6
 8009fbe:	4683      	mov	fp, r0
 8009fc0:	f000 fb2e 	bl	800a620 <__mcmp>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	9b01      	ldr	r3, [sp, #4]
 8009fc8:	dc02      	bgt.n	8009fd0 <_dtoa_r+0xab8>
 8009fca:	d1de      	bne.n	8009f8a <_dtoa_r+0xa72>
 8009fcc:	07da      	lsls	r2, r3, #31
 8009fce:	d5dc      	bpl.n	8009f8a <_dtoa_r+0xa72>
 8009fd0:	2b39      	cmp	r3, #57	; 0x39
 8009fd2:	d1d8      	bne.n	8009f86 <_dtoa_r+0xa6e>
 8009fd4:	9a02      	ldr	r2, [sp, #8]
 8009fd6:	2339      	movs	r3, #57	; 0x39
 8009fd8:	7013      	strb	r3, [r2, #0]
 8009fda:	462b      	mov	r3, r5
 8009fdc:	461d      	mov	r5, r3
 8009fde:	3b01      	subs	r3, #1
 8009fe0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009fe4:	2a39      	cmp	r2, #57	; 0x39
 8009fe6:	d050      	beq.n	800a08a <_dtoa_r+0xb72>
 8009fe8:	3201      	adds	r2, #1
 8009fea:	701a      	strb	r2, [r3, #0]
 8009fec:	e745      	b.n	8009e7a <_dtoa_r+0x962>
 8009fee:	2a00      	cmp	r2, #0
 8009ff0:	dd03      	ble.n	8009ffa <_dtoa_r+0xae2>
 8009ff2:	2b39      	cmp	r3, #57	; 0x39
 8009ff4:	d0ee      	beq.n	8009fd4 <_dtoa_r+0xabc>
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	e7c7      	b.n	8009f8a <_dtoa_r+0xa72>
 8009ffa:	9a01      	ldr	r2, [sp, #4]
 8009ffc:	9907      	ldr	r1, [sp, #28]
 8009ffe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a002:	428a      	cmp	r2, r1
 800a004:	d02a      	beq.n	800a05c <_dtoa_r+0xb44>
 800a006:	4659      	mov	r1, fp
 800a008:	2300      	movs	r3, #0
 800a00a:	220a      	movs	r2, #10
 800a00c:	4620      	mov	r0, r4
 800a00e:	f000 f8eb 	bl	800a1e8 <__multadd>
 800a012:	45b8      	cmp	r8, r7
 800a014:	4683      	mov	fp, r0
 800a016:	f04f 0300 	mov.w	r3, #0
 800a01a:	f04f 020a 	mov.w	r2, #10
 800a01e:	4641      	mov	r1, r8
 800a020:	4620      	mov	r0, r4
 800a022:	d107      	bne.n	800a034 <_dtoa_r+0xb1c>
 800a024:	f000 f8e0 	bl	800a1e8 <__multadd>
 800a028:	4680      	mov	r8, r0
 800a02a:	4607      	mov	r7, r0
 800a02c:	9b01      	ldr	r3, [sp, #4]
 800a02e:	3301      	adds	r3, #1
 800a030:	9301      	str	r3, [sp, #4]
 800a032:	e775      	b.n	8009f20 <_dtoa_r+0xa08>
 800a034:	f000 f8d8 	bl	800a1e8 <__multadd>
 800a038:	4639      	mov	r1, r7
 800a03a:	4680      	mov	r8, r0
 800a03c:	2300      	movs	r3, #0
 800a03e:	220a      	movs	r2, #10
 800a040:	4620      	mov	r0, r4
 800a042:	f000 f8d1 	bl	800a1e8 <__multadd>
 800a046:	4607      	mov	r7, r0
 800a048:	e7f0      	b.n	800a02c <_dtoa_r+0xb14>
 800a04a:	f1b9 0f00 	cmp.w	r9, #0
 800a04e:	9a00      	ldr	r2, [sp, #0]
 800a050:	bfcc      	ite	gt
 800a052:	464d      	movgt	r5, r9
 800a054:	2501      	movle	r5, #1
 800a056:	4415      	add	r5, r2
 800a058:	f04f 0800 	mov.w	r8, #0
 800a05c:	4659      	mov	r1, fp
 800a05e:	2201      	movs	r2, #1
 800a060:	4620      	mov	r0, r4
 800a062:	9301      	str	r3, [sp, #4]
 800a064:	f000 fa70 	bl	800a548 <__lshift>
 800a068:	4631      	mov	r1, r6
 800a06a:	4683      	mov	fp, r0
 800a06c:	f000 fad8 	bl	800a620 <__mcmp>
 800a070:	2800      	cmp	r0, #0
 800a072:	dcb2      	bgt.n	8009fda <_dtoa_r+0xac2>
 800a074:	d102      	bne.n	800a07c <_dtoa_r+0xb64>
 800a076:	9b01      	ldr	r3, [sp, #4]
 800a078:	07db      	lsls	r3, r3, #31
 800a07a:	d4ae      	bmi.n	8009fda <_dtoa_r+0xac2>
 800a07c:	462b      	mov	r3, r5
 800a07e:	461d      	mov	r5, r3
 800a080:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a084:	2a30      	cmp	r2, #48	; 0x30
 800a086:	d0fa      	beq.n	800a07e <_dtoa_r+0xb66>
 800a088:	e6f7      	b.n	8009e7a <_dtoa_r+0x962>
 800a08a:	9a00      	ldr	r2, [sp, #0]
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d1a5      	bne.n	8009fdc <_dtoa_r+0xac4>
 800a090:	f10a 0a01 	add.w	sl, sl, #1
 800a094:	2331      	movs	r3, #49	; 0x31
 800a096:	e779      	b.n	8009f8c <_dtoa_r+0xa74>
 800a098:	4b13      	ldr	r3, [pc, #76]	; (800a0e8 <_dtoa_r+0xbd0>)
 800a09a:	f7ff baaf 	b.w	80095fc <_dtoa_r+0xe4>
 800a09e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	f47f aa86 	bne.w	80095b2 <_dtoa_r+0x9a>
 800a0a6:	4b11      	ldr	r3, [pc, #68]	; (800a0ec <_dtoa_r+0xbd4>)
 800a0a8:	f7ff baa8 	b.w	80095fc <_dtoa_r+0xe4>
 800a0ac:	f1b9 0f00 	cmp.w	r9, #0
 800a0b0:	dc03      	bgt.n	800a0ba <_dtoa_r+0xba2>
 800a0b2:	9b05      	ldr	r3, [sp, #20]
 800a0b4:	2b02      	cmp	r3, #2
 800a0b6:	f73f aec9 	bgt.w	8009e4c <_dtoa_r+0x934>
 800a0ba:	9d00      	ldr	r5, [sp, #0]
 800a0bc:	4631      	mov	r1, r6
 800a0be:	4658      	mov	r0, fp
 800a0c0:	f7ff f99f 	bl	8009402 <quorem>
 800a0c4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a0c8:	f805 3b01 	strb.w	r3, [r5], #1
 800a0cc:	9a00      	ldr	r2, [sp, #0]
 800a0ce:	1aaa      	subs	r2, r5, r2
 800a0d0:	4591      	cmp	r9, r2
 800a0d2:	ddba      	ble.n	800a04a <_dtoa_r+0xb32>
 800a0d4:	4659      	mov	r1, fp
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	220a      	movs	r2, #10
 800a0da:	4620      	mov	r0, r4
 800a0dc:	f000 f884 	bl	800a1e8 <__multadd>
 800a0e0:	4683      	mov	fp, r0
 800a0e2:	e7eb      	b.n	800a0bc <_dtoa_r+0xba4>
 800a0e4:	0800c8bb 	.word	0x0800c8bb
 800a0e8:	0800c814 	.word	0x0800c814
 800a0ec:	0800c838 	.word	0x0800c838

0800a0f0 <_localeconv_r>:
 800a0f0:	4800      	ldr	r0, [pc, #0]	; (800a0f4 <_localeconv_r+0x4>)
 800a0f2:	4770      	bx	lr
 800a0f4:	20000160 	.word	0x20000160

0800a0f8 <malloc>:
 800a0f8:	4b02      	ldr	r3, [pc, #8]	; (800a104 <malloc+0xc>)
 800a0fa:	4601      	mov	r1, r0
 800a0fc:	6818      	ldr	r0, [r3, #0]
 800a0fe:	f000 bbef 	b.w	800a8e0 <_malloc_r>
 800a102:	bf00      	nop
 800a104:	2000000c 	.word	0x2000000c

0800a108 <memcpy>:
 800a108:	440a      	add	r2, r1
 800a10a:	4291      	cmp	r1, r2
 800a10c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a110:	d100      	bne.n	800a114 <memcpy+0xc>
 800a112:	4770      	bx	lr
 800a114:	b510      	push	{r4, lr}
 800a116:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a11a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a11e:	4291      	cmp	r1, r2
 800a120:	d1f9      	bne.n	800a116 <memcpy+0xe>
 800a122:	bd10      	pop	{r4, pc}

0800a124 <_Balloc>:
 800a124:	b570      	push	{r4, r5, r6, lr}
 800a126:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a128:	4604      	mov	r4, r0
 800a12a:	460d      	mov	r5, r1
 800a12c:	b976      	cbnz	r6, 800a14c <_Balloc+0x28>
 800a12e:	2010      	movs	r0, #16
 800a130:	f7ff ffe2 	bl	800a0f8 <malloc>
 800a134:	4602      	mov	r2, r0
 800a136:	6260      	str	r0, [r4, #36]	; 0x24
 800a138:	b920      	cbnz	r0, 800a144 <_Balloc+0x20>
 800a13a:	4b18      	ldr	r3, [pc, #96]	; (800a19c <_Balloc+0x78>)
 800a13c:	4818      	ldr	r0, [pc, #96]	; (800a1a0 <_Balloc+0x7c>)
 800a13e:	2166      	movs	r1, #102	; 0x66
 800a140:	f000 fd94 	bl	800ac6c <__assert_func>
 800a144:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a148:	6006      	str	r6, [r0, #0]
 800a14a:	60c6      	str	r6, [r0, #12]
 800a14c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a14e:	68f3      	ldr	r3, [r6, #12]
 800a150:	b183      	cbz	r3, 800a174 <_Balloc+0x50>
 800a152:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a154:	68db      	ldr	r3, [r3, #12]
 800a156:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a15a:	b9b8      	cbnz	r0, 800a18c <_Balloc+0x68>
 800a15c:	2101      	movs	r1, #1
 800a15e:	fa01 f605 	lsl.w	r6, r1, r5
 800a162:	1d72      	adds	r2, r6, #5
 800a164:	0092      	lsls	r2, r2, #2
 800a166:	4620      	mov	r0, r4
 800a168:	f000 fb5a 	bl	800a820 <_calloc_r>
 800a16c:	b160      	cbz	r0, 800a188 <_Balloc+0x64>
 800a16e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a172:	e00e      	b.n	800a192 <_Balloc+0x6e>
 800a174:	2221      	movs	r2, #33	; 0x21
 800a176:	2104      	movs	r1, #4
 800a178:	4620      	mov	r0, r4
 800a17a:	f000 fb51 	bl	800a820 <_calloc_r>
 800a17e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a180:	60f0      	str	r0, [r6, #12]
 800a182:	68db      	ldr	r3, [r3, #12]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d1e4      	bne.n	800a152 <_Balloc+0x2e>
 800a188:	2000      	movs	r0, #0
 800a18a:	bd70      	pop	{r4, r5, r6, pc}
 800a18c:	6802      	ldr	r2, [r0, #0]
 800a18e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a192:	2300      	movs	r3, #0
 800a194:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a198:	e7f7      	b.n	800a18a <_Balloc+0x66>
 800a19a:	bf00      	nop
 800a19c:	0800c845 	.word	0x0800c845
 800a1a0:	0800c8cc 	.word	0x0800c8cc

0800a1a4 <_Bfree>:
 800a1a4:	b570      	push	{r4, r5, r6, lr}
 800a1a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a1a8:	4605      	mov	r5, r0
 800a1aa:	460c      	mov	r4, r1
 800a1ac:	b976      	cbnz	r6, 800a1cc <_Bfree+0x28>
 800a1ae:	2010      	movs	r0, #16
 800a1b0:	f7ff ffa2 	bl	800a0f8 <malloc>
 800a1b4:	4602      	mov	r2, r0
 800a1b6:	6268      	str	r0, [r5, #36]	; 0x24
 800a1b8:	b920      	cbnz	r0, 800a1c4 <_Bfree+0x20>
 800a1ba:	4b09      	ldr	r3, [pc, #36]	; (800a1e0 <_Bfree+0x3c>)
 800a1bc:	4809      	ldr	r0, [pc, #36]	; (800a1e4 <_Bfree+0x40>)
 800a1be:	218a      	movs	r1, #138	; 0x8a
 800a1c0:	f000 fd54 	bl	800ac6c <__assert_func>
 800a1c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1c8:	6006      	str	r6, [r0, #0]
 800a1ca:	60c6      	str	r6, [r0, #12]
 800a1cc:	b13c      	cbz	r4, 800a1de <_Bfree+0x3a>
 800a1ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a1d0:	6862      	ldr	r2, [r4, #4]
 800a1d2:	68db      	ldr	r3, [r3, #12]
 800a1d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a1d8:	6021      	str	r1, [r4, #0]
 800a1da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a1de:	bd70      	pop	{r4, r5, r6, pc}
 800a1e0:	0800c845 	.word	0x0800c845
 800a1e4:	0800c8cc 	.word	0x0800c8cc

0800a1e8 <__multadd>:
 800a1e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1ec:	690e      	ldr	r6, [r1, #16]
 800a1ee:	4607      	mov	r7, r0
 800a1f0:	4698      	mov	r8, r3
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	f101 0014 	add.w	r0, r1, #20
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	6805      	ldr	r5, [r0, #0]
 800a1fc:	b2a9      	uxth	r1, r5
 800a1fe:	fb02 8101 	mla	r1, r2, r1, r8
 800a202:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a206:	0c2d      	lsrs	r5, r5, #16
 800a208:	fb02 c505 	mla	r5, r2, r5, ip
 800a20c:	b289      	uxth	r1, r1
 800a20e:	3301      	adds	r3, #1
 800a210:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a214:	429e      	cmp	r6, r3
 800a216:	f840 1b04 	str.w	r1, [r0], #4
 800a21a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a21e:	dcec      	bgt.n	800a1fa <__multadd+0x12>
 800a220:	f1b8 0f00 	cmp.w	r8, #0
 800a224:	d022      	beq.n	800a26c <__multadd+0x84>
 800a226:	68a3      	ldr	r3, [r4, #8]
 800a228:	42b3      	cmp	r3, r6
 800a22a:	dc19      	bgt.n	800a260 <__multadd+0x78>
 800a22c:	6861      	ldr	r1, [r4, #4]
 800a22e:	4638      	mov	r0, r7
 800a230:	3101      	adds	r1, #1
 800a232:	f7ff ff77 	bl	800a124 <_Balloc>
 800a236:	4605      	mov	r5, r0
 800a238:	b928      	cbnz	r0, 800a246 <__multadd+0x5e>
 800a23a:	4602      	mov	r2, r0
 800a23c:	4b0d      	ldr	r3, [pc, #52]	; (800a274 <__multadd+0x8c>)
 800a23e:	480e      	ldr	r0, [pc, #56]	; (800a278 <__multadd+0x90>)
 800a240:	21b5      	movs	r1, #181	; 0xb5
 800a242:	f000 fd13 	bl	800ac6c <__assert_func>
 800a246:	6922      	ldr	r2, [r4, #16]
 800a248:	3202      	adds	r2, #2
 800a24a:	f104 010c 	add.w	r1, r4, #12
 800a24e:	0092      	lsls	r2, r2, #2
 800a250:	300c      	adds	r0, #12
 800a252:	f7ff ff59 	bl	800a108 <memcpy>
 800a256:	4621      	mov	r1, r4
 800a258:	4638      	mov	r0, r7
 800a25a:	f7ff ffa3 	bl	800a1a4 <_Bfree>
 800a25e:	462c      	mov	r4, r5
 800a260:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a264:	3601      	adds	r6, #1
 800a266:	f8c3 8014 	str.w	r8, [r3, #20]
 800a26a:	6126      	str	r6, [r4, #16]
 800a26c:	4620      	mov	r0, r4
 800a26e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a272:	bf00      	nop
 800a274:	0800c8bb 	.word	0x0800c8bb
 800a278:	0800c8cc 	.word	0x0800c8cc

0800a27c <__hi0bits>:
 800a27c:	0c03      	lsrs	r3, r0, #16
 800a27e:	041b      	lsls	r3, r3, #16
 800a280:	b9d3      	cbnz	r3, 800a2b8 <__hi0bits+0x3c>
 800a282:	0400      	lsls	r0, r0, #16
 800a284:	2310      	movs	r3, #16
 800a286:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a28a:	bf04      	itt	eq
 800a28c:	0200      	lsleq	r0, r0, #8
 800a28e:	3308      	addeq	r3, #8
 800a290:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a294:	bf04      	itt	eq
 800a296:	0100      	lsleq	r0, r0, #4
 800a298:	3304      	addeq	r3, #4
 800a29a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a29e:	bf04      	itt	eq
 800a2a0:	0080      	lsleq	r0, r0, #2
 800a2a2:	3302      	addeq	r3, #2
 800a2a4:	2800      	cmp	r0, #0
 800a2a6:	db05      	blt.n	800a2b4 <__hi0bits+0x38>
 800a2a8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a2ac:	f103 0301 	add.w	r3, r3, #1
 800a2b0:	bf08      	it	eq
 800a2b2:	2320      	moveq	r3, #32
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	4770      	bx	lr
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	e7e4      	b.n	800a286 <__hi0bits+0xa>

0800a2bc <__lo0bits>:
 800a2bc:	6803      	ldr	r3, [r0, #0]
 800a2be:	f013 0207 	ands.w	r2, r3, #7
 800a2c2:	4601      	mov	r1, r0
 800a2c4:	d00b      	beq.n	800a2de <__lo0bits+0x22>
 800a2c6:	07da      	lsls	r2, r3, #31
 800a2c8:	d424      	bmi.n	800a314 <__lo0bits+0x58>
 800a2ca:	0798      	lsls	r0, r3, #30
 800a2cc:	bf49      	itett	mi
 800a2ce:	085b      	lsrmi	r3, r3, #1
 800a2d0:	089b      	lsrpl	r3, r3, #2
 800a2d2:	2001      	movmi	r0, #1
 800a2d4:	600b      	strmi	r3, [r1, #0]
 800a2d6:	bf5c      	itt	pl
 800a2d8:	600b      	strpl	r3, [r1, #0]
 800a2da:	2002      	movpl	r0, #2
 800a2dc:	4770      	bx	lr
 800a2de:	b298      	uxth	r0, r3
 800a2e0:	b9b0      	cbnz	r0, 800a310 <__lo0bits+0x54>
 800a2e2:	0c1b      	lsrs	r3, r3, #16
 800a2e4:	2010      	movs	r0, #16
 800a2e6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a2ea:	bf04      	itt	eq
 800a2ec:	0a1b      	lsreq	r3, r3, #8
 800a2ee:	3008      	addeq	r0, #8
 800a2f0:	071a      	lsls	r2, r3, #28
 800a2f2:	bf04      	itt	eq
 800a2f4:	091b      	lsreq	r3, r3, #4
 800a2f6:	3004      	addeq	r0, #4
 800a2f8:	079a      	lsls	r2, r3, #30
 800a2fa:	bf04      	itt	eq
 800a2fc:	089b      	lsreq	r3, r3, #2
 800a2fe:	3002      	addeq	r0, #2
 800a300:	07da      	lsls	r2, r3, #31
 800a302:	d403      	bmi.n	800a30c <__lo0bits+0x50>
 800a304:	085b      	lsrs	r3, r3, #1
 800a306:	f100 0001 	add.w	r0, r0, #1
 800a30a:	d005      	beq.n	800a318 <__lo0bits+0x5c>
 800a30c:	600b      	str	r3, [r1, #0]
 800a30e:	4770      	bx	lr
 800a310:	4610      	mov	r0, r2
 800a312:	e7e8      	b.n	800a2e6 <__lo0bits+0x2a>
 800a314:	2000      	movs	r0, #0
 800a316:	4770      	bx	lr
 800a318:	2020      	movs	r0, #32
 800a31a:	4770      	bx	lr

0800a31c <__i2b>:
 800a31c:	b510      	push	{r4, lr}
 800a31e:	460c      	mov	r4, r1
 800a320:	2101      	movs	r1, #1
 800a322:	f7ff feff 	bl	800a124 <_Balloc>
 800a326:	4602      	mov	r2, r0
 800a328:	b928      	cbnz	r0, 800a336 <__i2b+0x1a>
 800a32a:	4b05      	ldr	r3, [pc, #20]	; (800a340 <__i2b+0x24>)
 800a32c:	4805      	ldr	r0, [pc, #20]	; (800a344 <__i2b+0x28>)
 800a32e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a332:	f000 fc9b 	bl	800ac6c <__assert_func>
 800a336:	2301      	movs	r3, #1
 800a338:	6144      	str	r4, [r0, #20]
 800a33a:	6103      	str	r3, [r0, #16]
 800a33c:	bd10      	pop	{r4, pc}
 800a33e:	bf00      	nop
 800a340:	0800c8bb 	.word	0x0800c8bb
 800a344:	0800c8cc 	.word	0x0800c8cc

0800a348 <__multiply>:
 800a348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a34c:	4614      	mov	r4, r2
 800a34e:	690a      	ldr	r2, [r1, #16]
 800a350:	6923      	ldr	r3, [r4, #16]
 800a352:	429a      	cmp	r2, r3
 800a354:	bfb8      	it	lt
 800a356:	460b      	movlt	r3, r1
 800a358:	460d      	mov	r5, r1
 800a35a:	bfbc      	itt	lt
 800a35c:	4625      	movlt	r5, r4
 800a35e:	461c      	movlt	r4, r3
 800a360:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a364:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a368:	68ab      	ldr	r3, [r5, #8]
 800a36a:	6869      	ldr	r1, [r5, #4]
 800a36c:	eb0a 0709 	add.w	r7, sl, r9
 800a370:	42bb      	cmp	r3, r7
 800a372:	b085      	sub	sp, #20
 800a374:	bfb8      	it	lt
 800a376:	3101      	addlt	r1, #1
 800a378:	f7ff fed4 	bl	800a124 <_Balloc>
 800a37c:	b930      	cbnz	r0, 800a38c <__multiply+0x44>
 800a37e:	4602      	mov	r2, r0
 800a380:	4b42      	ldr	r3, [pc, #264]	; (800a48c <__multiply+0x144>)
 800a382:	4843      	ldr	r0, [pc, #268]	; (800a490 <__multiply+0x148>)
 800a384:	f240 115d 	movw	r1, #349	; 0x15d
 800a388:	f000 fc70 	bl	800ac6c <__assert_func>
 800a38c:	f100 0614 	add.w	r6, r0, #20
 800a390:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a394:	4633      	mov	r3, r6
 800a396:	2200      	movs	r2, #0
 800a398:	4543      	cmp	r3, r8
 800a39a:	d31e      	bcc.n	800a3da <__multiply+0x92>
 800a39c:	f105 0c14 	add.w	ip, r5, #20
 800a3a0:	f104 0314 	add.w	r3, r4, #20
 800a3a4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a3a8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a3ac:	9202      	str	r2, [sp, #8]
 800a3ae:	ebac 0205 	sub.w	r2, ip, r5
 800a3b2:	3a15      	subs	r2, #21
 800a3b4:	f022 0203 	bic.w	r2, r2, #3
 800a3b8:	3204      	adds	r2, #4
 800a3ba:	f105 0115 	add.w	r1, r5, #21
 800a3be:	458c      	cmp	ip, r1
 800a3c0:	bf38      	it	cc
 800a3c2:	2204      	movcc	r2, #4
 800a3c4:	9201      	str	r2, [sp, #4]
 800a3c6:	9a02      	ldr	r2, [sp, #8]
 800a3c8:	9303      	str	r3, [sp, #12]
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d808      	bhi.n	800a3e0 <__multiply+0x98>
 800a3ce:	2f00      	cmp	r7, #0
 800a3d0:	dc55      	bgt.n	800a47e <__multiply+0x136>
 800a3d2:	6107      	str	r7, [r0, #16]
 800a3d4:	b005      	add	sp, #20
 800a3d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3da:	f843 2b04 	str.w	r2, [r3], #4
 800a3de:	e7db      	b.n	800a398 <__multiply+0x50>
 800a3e0:	f8b3 a000 	ldrh.w	sl, [r3]
 800a3e4:	f1ba 0f00 	cmp.w	sl, #0
 800a3e8:	d020      	beq.n	800a42c <__multiply+0xe4>
 800a3ea:	f105 0e14 	add.w	lr, r5, #20
 800a3ee:	46b1      	mov	r9, r6
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a3f6:	f8d9 b000 	ldr.w	fp, [r9]
 800a3fa:	b2a1      	uxth	r1, r4
 800a3fc:	fa1f fb8b 	uxth.w	fp, fp
 800a400:	fb0a b101 	mla	r1, sl, r1, fp
 800a404:	4411      	add	r1, r2
 800a406:	f8d9 2000 	ldr.w	r2, [r9]
 800a40a:	0c24      	lsrs	r4, r4, #16
 800a40c:	0c12      	lsrs	r2, r2, #16
 800a40e:	fb0a 2404 	mla	r4, sl, r4, r2
 800a412:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a416:	b289      	uxth	r1, r1
 800a418:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a41c:	45f4      	cmp	ip, lr
 800a41e:	f849 1b04 	str.w	r1, [r9], #4
 800a422:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a426:	d8e4      	bhi.n	800a3f2 <__multiply+0xaa>
 800a428:	9901      	ldr	r1, [sp, #4]
 800a42a:	5072      	str	r2, [r6, r1]
 800a42c:	9a03      	ldr	r2, [sp, #12]
 800a42e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a432:	3304      	adds	r3, #4
 800a434:	f1b9 0f00 	cmp.w	r9, #0
 800a438:	d01f      	beq.n	800a47a <__multiply+0x132>
 800a43a:	6834      	ldr	r4, [r6, #0]
 800a43c:	f105 0114 	add.w	r1, r5, #20
 800a440:	46b6      	mov	lr, r6
 800a442:	f04f 0a00 	mov.w	sl, #0
 800a446:	880a      	ldrh	r2, [r1, #0]
 800a448:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a44c:	fb09 b202 	mla	r2, r9, r2, fp
 800a450:	4492      	add	sl, r2
 800a452:	b2a4      	uxth	r4, r4
 800a454:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a458:	f84e 4b04 	str.w	r4, [lr], #4
 800a45c:	f851 4b04 	ldr.w	r4, [r1], #4
 800a460:	f8be 2000 	ldrh.w	r2, [lr]
 800a464:	0c24      	lsrs	r4, r4, #16
 800a466:	fb09 2404 	mla	r4, r9, r4, r2
 800a46a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a46e:	458c      	cmp	ip, r1
 800a470:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a474:	d8e7      	bhi.n	800a446 <__multiply+0xfe>
 800a476:	9a01      	ldr	r2, [sp, #4]
 800a478:	50b4      	str	r4, [r6, r2]
 800a47a:	3604      	adds	r6, #4
 800a47c:	e7a3      	b.n	800a3c6 <__multiply+0x7e>
 800a47e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a482:	2b00      	cmp	r3, #0
 800a484:	d1a5      	bne.n	800a3d2 <__multiply+0x8a>
 800a486:	3f01      	subs	r7, #1
 800a488:	e7a1      	b.n	800a3ce <__multiply+0x86>
 800a48a:	bf00      	nop
 800a48c:	0800c8bb 	.word	0x0800c8bb
 800a490:	0800c8cc 	.word	0x0800c8cc

0800a494 <__pow5mult>:
 800a494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a498:	4615      	mov	r5, r2
 800a49a:	f012 0203 	ands.w	r2, r2, #3
 800a49e:	4606      	mov	r6, r0
 800a4a0:	460f      	mov	r7, r1
 800a4a2:	d007      	beq.n	800a4b4 <__pow5mult+0x20>
 800a4a4:	4c25      	ldr	r4, [pc, #148]	; (800a53c <__pow5mult+0xa8>)
 800a4a6:	3a01      	subs	r2, #1
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a4ae:	f7ff fe9b 	bl	800a1e8 <__multadd>
 800a4b2:	4607      	mov	r7, r0
 800a4b4:	10ad      	asrs	r5, r5, #2
 800a4b6:	d03d      	beq.n	800a534 <__pow5mult+0xa0>
 800a4b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a4ba:	b97c      	cbnz	r4, 800a4dc <__pow5mult+0x48>
 800a4bc:	2010      	movs	r0, #16
 800a4be:	f7ff fe1b 	bl	800a0f8 <malloc>
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	6270      	str	r0, [r6, #36]	; 0x24
 800a4c6:	b928      	cbnz	r0, 800a4d4 <__pow5mult+0x40>
 800a4c8:	4b1d      	ldr	r3, [pc, #116]	; (800a540 <__pow5mult+0xac>)
 800a4ca:	481e      	ldr	r0, [pc, #120]	; (800a544 <__pow5mult+0xb0>)
 800a4cc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a4d0:	f000 fbcc 	bl	800ac6c <__assert_func>
 800a4d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a4d8:	6004      	str	r4, [r0, #0]
 800a4da:	60c4      	str	r4, [r0, #12]
 800a4dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a4e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a4e4:	b94c      	cbnz	r4, 800a4fa <__pow5mult+0x66>
 800a4e6:	f240 2171 	movw	r1, #625	; 0x271
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	f7ff ff16 	bl	800a31c <__i2b>
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a4f6:	4604      	mov	r4, r0
 800a4f8:	6003      	str	r3, [r0, #0]
 800a4fa:	f04f 0900 	mov.w	r9, #0
 800a4fe:	07eb      	lsls	r3, r5, #31
 800a500:	d50a      	bpl.n	800a518 <__pow5mult+0x84>
 800a502:	4639      	mov	r1, r7
 800a504:	4622      	mov	r2, r4
 800a506:	4630      	mov	r0, r6
 800a508:	f7ff ff1e 	bl	800a348 <__multiply>
 800a50c:	4639      	mov	r1, r7
 800a50e:	4680      	mov	r8, r0
 800a510:	4630      	mov	r0, r6
 800a512:	f7ff fe47 	bl	800a1a4 <_Bfree>
 800a516:	4647      	mov	r7, r8
 800a518:	106d      	asrs	r5, r5, #1
 800a51a:	d00b      	beq.n	800a534 <__pow5mult+0xa0>
 800a51c:	6820      	ldr	r0, [r4, #0]
 800a51e:	b938      	cbnz	r0, 800a530 <__pow5mult+0x9c>
 800a520:	4622      	mov	r2, r4
 800a522:	4621      	mov	r1, r4
 800a524:	4630      	mov	r0, r6
 800a526:	f7ff ff0f 	bl	800a348 <__multiply>
 800a52a:	6020      	str	r0, [r4, #0]
 800a52c:	f8c0 9000 	str.w	r9, [r0]
 800a530:	4604      	mov	r4, r0
 800a532:	e7e4      	b.n	800a4fe <__pow5mult+0x6a>
 800a534:	4638      	mov	r0, r7
 800a536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a53a:	bf00      	nop
 800a53c:	0800ca20 	.word	0x0800ca20
 800a540:	0800c845 	.word	0x0800c845
 800a544:	0800c8cc 	.word	0x0800c8cc

0800a548 <__lshift>:
 800a548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a54c:	460c      	mov	r4, r1
 800a54e:	6849      	ldr	r1, [r1, #4]
 800a550:	6923      	ldr	r3, [r4, #16]
 800a552:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a556:	68a3      	ldr	r3, [r4, #8]
 800a558:	4607      	mov	r7, r0
 800a55a:	4691      	mov	r9, r2
 800a55c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a560:	f108 0601 	add.w	r6, r8, #1
 800a564:	42b3      	cmp	r3, r6
 800a566:	db0b      	blt.n	800a580 <__lshift+0x38>
 800a568:	4638      	mov	r0, r7
 800a56a:	f7ff fddb 	bl	800a124 <_Balloc>
 800a56e:	4605      	mov	r5, r0
 800a570:	b948      	cbnz	r0, 800a586 <__lshift+0x3e>
 800a572:	4602      	mov	r2, r0
 800a574:	4b28      	ldr	r3, [pc, #160]	; (800a618 <__lshift+0xd0>)
 800a576:	4829      	ldr	r0, [pc, #164]	; (800a61c <__lshift+0xd4>)
 800a578:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a57c:	f000 fb76 	bl	800ac6c <__assert_func>
 800a580:	3101      	adds	r1, #1
 800a582:	005b      	lsls	r3, r3, #1
 800a584:	e7ee      	b.n	800a564 <__lshift+0x1c>
 800a586:	2300      	movs	r3, #0
 800a588:	f100 0114 	add.w	r1, r0, #20
 800a58c:	f100 0210 	add.w	r2, r0, #16
 800a590:	4618      	mov	r0, r3
 800a592:	4553      	cmp	r3, sl
 800a594:	db33      	blt.n	800a5fe <__lshift+0xb6>
 800a596:	6920      	ldr	r0, [r4, #16]
 800a598:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a59c:	f104 0314 	add.w	r3, r4, #20
 800a5a0:	f019 091f 	ands.w	r9, r9, #31
 800a5a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a5a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a5ac:	d02b      	beq.n	800a606 <__lshift+0xbe>
 800a5ae:	f1c9 0e20 	rsb	lr, r9, #32
 800a5b2:	468a      	mov	sl, r1
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	6818      	ldr	r0, [r3, #0]
 800a5b8:	fa00 f009 	lsl.w	r0, r0, r9
 800a5bc:	4302      	orrs	r2, r0
 800a5be:	f84a 2b04 	str.w	r2, [sl], #4
 800a5c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5c6:	459c      	cmp	ip, r3
 800a5c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a5cc:	d8f3      	bhi.n	800a5b6 <__lshift+0x6e>
 800a5ce:	ebac 0304 	sub.w	r3, ip, r4
 800a5d2:	3b15      	subs	r3, #21
 800a5d4:	f023 0303 	bic.w	r3, r3, #3
 800a5d8:	3304      	adds	r3, #4
 800a5da:	f104 0015 	add.w	r0, r4, #21
 800a5de:	4584      	cmp	ip, r0
 800a5e0:	bf38      	it	cc
 800a5e2:	2304      	movcc	r3, #4
 800a5e4:	50ca      	str	r2, [r1, r3]
 800a5e6:	b10a      	cbz	r2, 800a5ec <__lshift+0xa4>
 800a5e8:	f108 0602 	add.w	r6, r8, #2
 800a5ec:	3e01      	subs	r6, #1
 800a5ee:	4638      	mov	r0, r7
 800a5f0:	612e      	str	r6, [r5, #16]
 800a5f2:	4621      	mov	r1, r4
 800a5f4:	f7ff fdd6 	bl	800a1a4 <_Bfree>
 800a5f8:	4628      	mov	r0, r5
 800a5fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800a602:	3301      	adds	r3, #1
 800a604:	e7c5      	b.n	800a592 <__lshift+0x4a>
 800a606:	3904      	subs	r1, #4
 800a608:	f853 2b04 	ldr.w	r2, [r3], #4
 800a60c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a610:	459c      	cmp	ip, r3
 800a612:	d8f9      	bhi.n	800a608 <__lshift+0xc0>
 800a614:	e7ea      	b.n	800a5ec <__lshift+0xa4>
 800a616:	bf00      	nop
 800a618:	0800c8bb 	.word	0x0800c8bb
 800a61c:	0800c8cc 	.word	0x0800c8cc

0800a620 <__mcmp>:
 800a620:	b530      	push	{r4, r5, lr}
 800a622:	6902      	ldr	r2, [r0, #16]
 800a624:	690c      	ldr	r4, [r1, #16]
 800a626:	1b12      	subs	r2, r2, r4
 800a628:	d10e      	bne.n	800a648 <__mcmp+0x28>
 800a62a:	f100 0314 	add.w	r3, r0, #20
 800a62e:	3114      	adds	r1, #20
 800a630:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a634:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a638:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a63c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a640:	42a5      	cmp	r5, r4
 800a642:	d003      	beq.n	800a64c <__mcmp+0x2c>
 800a644:	d305      	bcc.n	800a652 <__mcmp+0x32>
 800a646:	2201      	movs	r2, #1
 800a648:	4610      	mov	r0, r2
 800a64a:	bd30      	pop	{r4, r5, pc}
 800a64c:	4283      	cmp	r3, r0
 800a64e:	d3f3      	bcc.n	800a638 <__mcmp+0x18>
 800a650:	e7fa      	b.n	800a648 <__mcmp+0x28>
 800a652:	f04f 32ff 	mov.w	r2, #4294967295
 800a656:	e7f7      	b.n	800a648 <__mcmp+0x28>

0800a658 <__mdiff>:
 800a658:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a65c:	460c      	mov	r4, r1
 800a65e:	4606      	mov	r6, r0
 800a660:	4611      	mov	r1, r2
 800a662:	4620      	mov	r0, r4
 800a664:	4617      	mov	r7, r2
 800a666:	f7ff ffdb 	bl	800a620 <__mcmp>
 800a66a:	1e05      	subs	r5, r0, #0
 800a66c:	d110      	bne.n	800a690 <__mdiff+0x38>
 800a66e:	4629      	mov	r1, r5
 800a670:	4630      	mov	r0, r6
 800a672:	f7ff fd57 	bl	800a124 <_Balloc>
 800a676:	b930      	cbnz	r0, 800a686 <__mdiff+0x2e>
 800a678:	4b39      	ldr	r3, [pc, #228]	; (800a760 <__mdiff+0x108>)
 800a67a:	4602      	mov	r2, r0
 800a67c:	f240 2132 	movw	r1, #562	; 0x232
 800a680:	4838      	ldr	r0, [pc, #224]	; (800a764 <__mdiff+0x10c>)
 800a682:	f000 faf3 	bl	800ac6c <__assert_func>
 800a686:	2301      	movs	r3, #1
 800a688:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a68c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a690:	bfa4      	itt	ge
 800a692:	463b      	movge	r3, r7
 800a694:	4627      	movge	r7, r4
 800a696:	4630      	mov	r0, r6
 800a698:	6879      	ldr	r1, [r7, #4]
 800a69a:	bfa6      	itte	ge
 800a69c:	461c      	movge	r4, r3
 800a69e:	2500      	movge	r5, #0
 800a6a0:	2501      	movlt	r5, #1
 800a6a2:	f7ff fd3f 	bl	800a124 <_Balloc>
 800a6a6:	b920      	cbnz	r0, 800a6b2 <__mdiff+0x5a>
 800a6a8:	4b2d      	ldr	r3, [pc, #180]	; (800a760 <__mdiff+0x108>)
 800a6aa:	4602      	mov	r2, r0
 800a6ac:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a6b0:	e7e6      	b.n	800a680 <__mdiff+0x28>
 800a6b2:	693e      	ldr	r6, [r7, #16]
 800a6b4:	60c5      	str	r5, [r0, #12]
 800a6b6:	6925      	ldr	r5, [r4, #16]
 800a6b8:	f107 0114 	add.w	r1, r7, #20
 800a6bc:	f104 0914 	add.w	r9, r4, #20
 800a6c0:	f100 0e14 	add.w	lr, r0, #20
 800a6c4:	f107 0210 	add.w	r2, r7, #16
 800a6c8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a6cc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a6d0:	46f2      	mov	sl, lr
 800a6d2:	2700      	movs	r7, #0
 800a6d4:	f859 3b04 	ldr.w	r3, [r9], #4
 800a6d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a6dc:	fa1f f883 	uxth.w	r8, r3
 800a6e0:	fa17 f78b 	uxtah	r7, r7, fp
 800a6e4:	0c1b      	lsrs	r3, r3, #16
 800a6e6:	eba7 0808 	sub.w	r8, r7, r8
 800a6ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a6ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a6f2:	fa1f f888 	uxth.w	r8, r8
 800a6f6:	141f      	asrs	r7, r3, #16
 800a6f8:	454d      	cmp	r5, r9
 800a6fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a6fe:	f84a 3b04 	str.w	r3, [sl], #4
 800a702:	d8e7      	bhi.n	800a6d4 <__mdiff+0x7c>
 800a704:	1b2b      	subs	r3, r5, r4
 800a706:	3b15      	subs	r3, #21
 800a708:	f023 0303 	bic.w	r3, r3, #3
 800a70c:	3304      	adds	r3, #4
 800a70e:	3415      	adds	r4, #21
 800a710:	42a5      	cmp	r5, r4
 800a712:	bf38      	it	cc
 800a714:	2304      	movcc	r3, #4
 800a716:	4419      	add	r1, r3
 800a718:	4473      	add	r3, lr
 800a71a:	469e      	mov	lr, r3
 800a71c:	460d      	mov	r5, r1
 800a71e:	4565      	cmp	r5, ip
 800a720:	d30e      	bcc.n	800a740 <__mdiff+0xe8>
 800a722:	f10c 0203 	add.w	r2, ip, #3
 800a726:	1a52      	subs	r2, r2, r1
 800a728:	f022 0203 	bic.w	r2, r2, #3
 800a72c:	3903      	subs	r1, #3
 800a72e:	458c      	cmp	ip, r1
 800a730:	bf38      	it	cc
 800a732:	2200      	movcc	r2, #0
 800a734:	441a      	add	r2, r3
 800a736:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a73a:	b17b      	cbz	r3, 800a75c <__mdiff+0x104>
 800a73c:	6106      	str	r6, [r0, #16]
 800a73e:	e7a5      	b.n	800a68c <__mdiff+0x34>
 800a740:	f855 8b04 	ldr.w	r8, [r5], #4
 800a744:	fa17 f488 	uxtah	r4, r7, r8
 800a748:	1422      	asrs	r2, r4, #16
 800a74a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a74e:	b2a4      	uxth	r4, r4
 800a750:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a754:	f84e 4b04 	str.w	r4, [lr], #4
 800a758:	1417      	asrs	r7, r2, #16
 800a75a:	e7e0      	b.n	800a71e <__mdiff+0xc6>
 800a75c:	3e01      	subs	r6, #1
 800a75e:	e7ea      	b.n	800a736 <__mdiff+0xde>
 800a760:	0800c8bb 	.word	0x0800c8bb
 800a764:	0800c8cc 	.word	0x0800c8cc

0800a768 <__d2b>:
 800a768:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a76c:	4689      	mov	r9, r1
 800a76e:	2101      	movs	r1, #1
 800a770:	ec57 6b10 	vmov	r6, r7, d0
 800a774:	4690      	mov	r8, r2
 800a776:	f7ff fcd5 	bl	800a124 <_Balloc>
 800a77a:	4604      	mov	r4, r0
 800a77c:	b930      	cbnz	r0, 800a78c <__d2b+0x24>
 800a77e:	4602      	mov	r2, r0
 800a780:	4b25      	ldr	r3, [pc, #148]	; (800a818 <__d2b+0xb0>)
 800a782:	4826      	ldr	r0, [pc, #152]	; (800a81c <__d2b+0xb4>)
 800a784:	f240 310a 	movw	r1, #778	; 0x30a
 800a788:	f000 fa70 	bl	800ac6c <__assert_func>
 800a78c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a790:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a794:	bb35      	cbnz	r5, 800a7e4 <__d2b+0x7c>
 800a796:	2e00      	cmp	r6, #0
 800a798:	9301      	str	r3, [sp, #4]
 800a79a:	d028      	beq.n	800a7ee <__d2b+0x86>
 800a79c:	4668      	mov	r0, sp
 800a79e:	9600      	str	r6, [sp, #0]
 800a7a0:	f7ff fd8c 	bl	800a2bc <__lo0bits>
 800a7a4:	9900      	ldr	r1, [sp, #0]
 800a7a6:	b300      	cbz	r0, 800a7ea <__d2b+0x82>
 800a7a8:	9a01      	ldr	r2, [sp, #4]
 800a7aa:	f1c0 0320 	rsb	r3, r0, #32
 800a7ae:	fa02 f303 	lsl.w	r3, r2, r3
 800a7b2:	430b      	orrs	r3, r1
 800a7b4:	40c2      	lsrs	r2, r0
 800a7b6:	6163      	str	r3, [r4, #20]
 800a7b8:	9201      	str	r2, [sp, #4]
 800a7ba:	9b01      	ldr	r3, [sp, #4]
 800a7bc:	61a3      	str	r3, [r4, #24]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	bf14      	ite	ne
 800a7c2:	2202      	movne	r2, #2
 800a7c4:	2201      	moveq	r2, #1
 800a7c6:	6122      	str	r2, [r4, #16]
 800a7c8:	b1d5      	cbz	r5, 800a800 <__d2b+0x98>
 800a7ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a7ce:	4405      	add	r5, r0
 800a7d0:	f8c9 5000 	str.w	r5, [r9]
 800a7d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a7d8:	f8c8 0000 	str.w	r0, [r8]
 800a7dc:	4620      	mov	r0, r4
 800a7de:	b003      	add	sp, #12
 800a7e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a7e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a7e8:	e7d5      	b.n	800a796 <__d2b+0x2e>
 800a7ea:	6161      	str	r1, [r4, #20]
 800a7ec:	e7e5      	b.n	800a7ba <__d2b+0x52>
 800a7ee:	a801      	add	r0, sp, #4
 800a7f0:	f7ff fd64 	bl	800a2bc <__lo0bits>
 800a7f4:	9b01      	ldr	r3, [sp, #4]
 800a7f6:	6163      	str	r3, [r4, #20]
 800a7f8:	2201      	movs	r2, #1
 800a7fa:	6122      	str	r2, [r4, #16]
 800a7fc:	3020      	adds	r0, #32
 800a7fe:	e7e3      	b.n	800a7c8 <__d2b+0x60>
 800a800:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a804:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a808:	f8c9 0000 	str.w	r0, [r9]
 800a80c:	6918      	ldr	r0, [r3, #16]
 800a80e:	f7ff fd35 	bl	800a27c <__hi0bits>
 800a812:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a816:	e7df      	b.n	800a7d8 <__d2b+0x70>
 800a818:	0800c8bb 	.word	0x0800c8bb
 800a81c:	0800c8cc 	.word	0x0800c8cc

0800a820 <_calloc_r>:
 800a820:	b513      	push	{r0, r1, r4, lr}
 800a822:	434a      	muls	r2, r1
 800a824:	4611      	mov	r1, r2
 800a826:	9201      	str	r2, [sp, #4]
 800a828:	f000 f85a 	bl	800a8e0 <_malloc_r>
 800a82c:	4604      	mov	r4, r0
 800a82e:	b118      	cbz	r0, 800a838 <_calloc_r+0x18>
 800a830:	9a01      	ldr	r2, [sp, #4]
 800a832:	2100      	movs	r1, #0
 800a834:	f7fe f946 	bl	8008ac4 <memset>
 800a838:	4620      	mov	r0, r4
 800a83a:	b002      	add	sp, #8
 800a83c:	bd10      	pop	{r4, pc}
	...

0800a840 <_free_r>:
 800a840:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a842:	2900      	cmp	r1, #0
 800a844:	d048      	beq.n	800a8d8 <_free_r+0x98>
 800a846:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a84a:	9001      	str	r0, [sp, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	f1a1 0404 	sub.w	r4, r1, #4
 800a852:	bfb8      	it	lt
 800a854:	18e4      	addlt	r4, r4, r3
 800a856:	f000 fa65 	bl	800ad24 <__malloc_lock>
 800a85a:	4a20      	ldr	r2, [pc, #128]	; (800a8dc <_free_r+0x9c>)
 800a85c:	9801      	ldr	r0, [sp, #4]
 800a85e:	6813      	ldr	r3, [r2, #0]
 800a860:	4615      	mov	r5, r2
 800a862:	b933      	cbnz	r3, 800a872 <_free_r+0x32>
 800a864:	6063      	str	r3, [r4, #4]
 800a866:	6014      	str	r4, [r2, #0]
 800a868:	b003      	add	sp, #12
 800a86a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a86e:	f000 ba5f 	b.w	800ad30 <__malloc_unlock>
 800a872:	42a3      	cmp	r3, r4
 800a874:	d90b      	bls.n	800a88e <_free_r+0x4e>
 800a876:	6821      	ldr	r1, [r4, #0]
 800a878:	1862      	adds	r2, r4, r1
 800a87a:	4293      	cmp	r3, r2
 800a87c:	bf04      	itt	eq
 800a87e:	681a      	ldreq	r2, [r3, #0]
 800a880:	685b      	ldreq	r3, [r3, #4]
 800a882:	6063      	str	r3, [r4, #4]
 800a884:	bf04      	itt	eq
 800a886:	1852      	addeq	r2, r2, r1
 800a888:	6022      	streq	r2, [r4, #0]
 800a88a:	602c      	str	r4, [r5, #0]
 800a88c:	e7ec      	b.n	800a868 <_free_r+0x28>
 800a88e:	461a      	mov	r2, r3
 800a890:	685b      	ldr	r3, [r3, #4]
 800a892:	b10b      	cbz	r3, 800a898 <_free_r+0x58>
 800a894:	42a3      	cmp	r3, r4
 800a896:	d9fa      	bls.n	800a88e <_free_r+0x4e>
 800a898:	6811      	ldr	r1, [r2, #0]
 800a89a:	1855      	adds	r5, r2, r1
 800a89c:	42a5      	cmp	r5, r4
 800a89e:	d10b      	bne.n	800a8b8 <_free_r+0x78>
 800a8a0:	6824      	ldr	r4, [r4, #0]
 800a8a2:	4421      	add	r1, r4
 800a8a4:	1854      	adds	r4, r2, r1
 800a8a6:	42a3      	cmp	r3, r4
 800a8a8:	6011      	str	r1, [r2, #0]
 800a8aa:	d1dd      	bne.n	800a868 <_free_r+0x28>
 800a8ac:	681c      	ldr	r4, [r3, #0]
 800a8ae:	685b      	ldr	r3, [r3, #4]
 800a8b0:	6053      	str	r3, [r2, #4]
 800a8b2:	4421      	add	r1, r4
 800a8b4:	6011      	str	r1, [r2, #0]
 800a8b6:	e7d7      	b.n	800a868 <_free_r+0x28>
 800a8b8:	d902      	bls.n	800a8c0 <_free_r+0x80>
 800a8ba:	230c      	movs	r3, #12
 800a8bc:	6003      	str	r3, [r0, #0]
 800a8be:	e7d3      	b.n	800a868 <_free_r+0x28>
 800a8c0:	6825      	ldr	r5, [r4, #0]
 800a8c2:	1961      	adds	r1, r4, r5
 800a8c4:	428b      	cmp	r3, r1
 800a8c6:	bf04      	itt	eq
 800a8c8:	6819      	ldreq	r1, [r3, #0]
 800a8ca:	685b      	ldreq	r3, [r3, #4]
 800a8cc:	6063      	str	r3, [r4, #4]
 800a8ce:	bf04      	itt	eq
 800a8d0:	1949      	addeq	r1, r1, r5
 800a8d2:	6021      	streq	r1, [r4, #0]
 800a8d4:	6054      	str	r4, [r2, #4]
 800a8d6:	e7c7      	b.n	800a868 <_free_r+0x28>
 800a8d8:	b003      	add	sp, #12
 800a8da:	bd30      	pop	{r4, r5, pc}
 800a8dc:	20000204 	.word	0x20000204

0800a8e0 <_malloc_r>:
 800a8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8e2:	1ccd      	adds	r5, r1, #3
 800a8e4:	f025 0503 	bic.w	r5, r5, #3
 800a8e8:	3508      	adds	r5, #8
 800a8ea:	2d0c      	cmp	r5, #12
 800a8ec:	bf38      	it	cc
 800a8ee:	250c      	movcc	r5, #12
 800a8f0:	2d00      	cmp	r5, #0
 800a8f2:	4606      	mov	r6, r0
 800a8f4:	db01      	blt.n	800a8fa <_malloc_r+0x1a>
 800a8f6:	42a9      	cmp	r1, r5
 800a8f8:	d903      	bls.n	800a902 <_malloc_r+0x22>
 800a8fa:	230c      	movs	r3, #12
 800a8fc:	6033      	str	r3, [r6, #0]
 800a8fe:	2000      	movs	r0, #0
 800a900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a902:	f000 fa0f 	bl	800ad24 <__malloc_lock>
 800a906:	4921      	ldr	r1, [pc, #132]	; (800a98c <_malloc_r+0xac>)
 800a908:	680a      	ldr	r2, [r1, #0]
 800a90a:	4614      	mov	r4, r2
 800a90c:	b99c      	cbnz	r4, 800a936 <_malloc_r+0x56>
 800a90e:	4f20      	ldr	r7, [pc, #128]	; (800a990 <_malloc_r+0xb0>)
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	b923      	cbnz	r3, 800a91e <_malloc_r+0x3e>
 800a914:	4621      	mov	r1, r4
 800a916:	4630      	mov	r0, r6
 800a918:	f000 f998 	bl	800ac4c <_sbrk_r>
 800a91c:	6038      	str	r0, [r7, #0]
 800a91e:	4629      	mov	r1, r5
 800a920:	4630      	mov	r0, r6
 800a922:	f000 f993 	bl	800ac4c <_sbrk_r>
 800a926:	1c43      	adds	r3, r0, #1
 800a928:	d123      	bne.n	800a972 <_malloc_r+0x92>
 800a92a:	230c      	movs	r3, #12
 800a92c:	6033      	str	r3, [r6, #0]
 800a92e:	4630      	mov	r0, r6
 800a930:	f000 f9fe 	bl	800ad30 <__malloc_unlock>
 800a934:	e7e3      	b.n	800a8fe <_malloc_r+0x1e>
 800a936:	6823      	ldr	r3, [r4, #0]
 800a938:	1b5b      	subs	r3, r3, r5
 800a93a:	d417      	bmi.n	800a96c <_malloc_r+0x8c>
 800a93c:	2b0b      	cmp	r3, #11
 800a93e:	d903      	bls.n	800a948 <_malloc_r+0x68>
 800a940:	6023      	str	r3, [r4, #0]
 800a942:	441c      	add	r4, r3
 800a944:	6025      	str	r5, [r4, #0]
 800a946:	e004      	b.n	800a952 <_malloc_r+0x72>
 800a948:	6863      	ldr	r3, [r4, #4]
 800a94a:	42a2      	cmp	r2, r4
 800a94c:	bf0c      	ite	eq
 800a94e:	600b      	streq	r3, [r1, #0]
 800a950:	6053      	strne	r3, [r2, #4]
 800a952:	4630      	mov	r0, r6
 800a954:	f000 f9ec 	bl	800ad30 <__malloc_unlock>
 800a958:	f104 000b 	add.w	r0, r4, #11
 800a95c:	1d23      	adds	r3, r4, #4
 800a95e:	f020 0007 	bic.w	r0, r0, #7
 800a962:	1ac2      	subs	r2, r0, r3
 800a964:	d0cc      	beq.n	800a900 <_malloc_r+0x20>
 800a966:	1a1b      	subs	r3, r3, r0
 800a968:	50a3      	str	r3, [r4, r2]
 800a96a:	e7c9      	b.n	800a900 <_malloc_r+0x20>
 800a96c:	4622      	mov	r2, r4
 800a96e:	6864      	ldr	r4, [r4, #4]
 800a970:	e7cc      	b.n	800a90c <_malloc_r+0x2c>
 800a972:	1cc4      	adds	r4, r0, #3
 800a974:	f024 0403 	bic.w	r4, r4, #3
 800a978:	42a0      	cmp	r0, r4
 800a97a:	d0e3      	beq.n	800a944 <_malloc_r+0x64>
 800a97c:	1a21      	subs	r1, r4, r0
 800a97e:	4630      	mov	r0, r6
 800a980:	f000 f964 	bl	800ac4c <_sbrk_r>
 800a984:	3001      	adds	r0, #1
 800a986:	d1dd      	bne.n	800a944 <_malloc_r+0x64>
 800a988:	e7cf      	b.n	800a92a <_malloc_r+0x4a>
 800a98a:	bf00      	nop
 800a98c:	20000204 	.word	0x20000204
 800a990:	20000208 	.word	0x20000208

0800a994 <__ssputs_r>:
 800a994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a998:	688e      	ldr	r6, [r1, #8]
 800a99a:	429e      	cmp	r6, r3
 800a99c:	4682      	mov	sl, r0
 800a99e:	460c      	mov	r4, r1
 800a9a0:	4690      	mov	r8, r2
 800a9a2:	461f      	mov	r7, r3
 800a9a4:	d838      	bhi.n	800aa18 <__ssputs_r+0x84>
 800a9a6:	898a      	ldrh	r2, [r1, #12]
 800a9a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a9ac:	d032      	beq.n	800aa14 <__ssputs_r+0x80>
 800a9ae:	6825      	ldr	r5, [r4, #0]
 800a9b0:	6909      	ldr	r1, [r1, #16]
 800a9b2:	eba5 0901 	sub.w	r9, r5, r1
 800a9b6:	6965      	ldr	r5, [r4, #20]
 800a9b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a9bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a9c0:	3301      	adds	r3, #1
 800a9c2:	444b      	add	r3, r9
 800a9c4:	106d      	asrs	r5, r5, #1
 800a9c6:	429d      	cmp	r5, r3
 800a9c8:	bf38      	it	cc
 800a9ca:	461d      	movcc	r5, r3
 800a9cc:	0553      	lsls	r3, r2, #21
 800a9ce:	d531      	bpl.n	800aa34 <__ssputs_r+0xa0>
 800a9d0:	4629      	mov	r1, r5
 800a9d2:	f7ff ff85 	bl	800a8e0 <_malloc_r>
 800a9d6:	4606      	mov	r6, r0
 800a9d8:	b950      	cbnz	r0, 800a9f0 <__ssputs_r+0x5c>
 800a9da:	230c      	movs	r3, #12
 800a9dc:	f8ca 3000 	str.w	r3, [sl]
 800a9e0:	89a3      	ldrh	r3, [r4, #12]
 800a9e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9e6:	81a3      	strh	r3, [r4, #12]
 800a9e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a9ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9f0:	6921      	ldr	r1, [r4, #16]
 800a9f2:	464a      	mov	r2, r9
 800a9f4:	f7ff fb88 	bl	800a108 <memcpy>
 800a9f8:	89a3      	ldrh	r3, [r4, #12]
 800a9fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a9fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa02:	81a3      	strh	r3, [r4, #12]
 800aa04:	6126      	str	r6, [r4, #16]
 800aa06:	6165      	str	r5, [r4, #20]
 800aa08:	444e      	add	r6, r9
 800aa0a:	eba5 0509 	sub.w	r5, r5, r9
 800aa0e:	6026      	str	r6, [r4, #0]
 800aa10:	60a5      	str	r5, [r4, #8]
 800aa12:	463e      	mov	r6, r7
 800aa14:	42be      	cmp	r6, r7
 800aa16:	d900      	bls.n	800aa1a <__ssputs_r+0x86>
 800aa18:	463e      	mov	r6, r7
 800aa1a:	4632      	mov	r2, r6
 800aa1c:	6820      	ldr	r0, [r4, #0]
 800aa1e:	4641      	mov	r1, r8
 800aa20:	f000 f966 	bl	800acf0 <memmove>
 800aa24:	68a3      	ldr	r3, [r4, #8]
 800aa26:	6822      	ldr	r2, [r4, #0]
 800aa28:	1b9b      	subs	r3, r3, r6
 800aa2a:	4432      	add	r2, r6
 800aa2c:	60a3      	str	r3, [r4, #8]
 800aa2e:	6022      	str	r2, [r4, #0]
 800aa30:	2000      	movs	r0, #0
 800aa32:	e7db      	b.n	800a9ec <__ssputs_r+0x58>
 800aa34:	462a      	mov	r2, r5
 800aa36:	f000 f981 	bl	800ad3c <_realloc_r>
 800aa3a:	4606      	mov	r6, r0
 800aa3c:	2800      	cmp	r0, #0
 800aa3e:	d1e1      	bne.n	800aa04 <__ssputs_r+0x70>
 800aa40:	6921      	ldr	r1, [r4, #16]
 800aa42:	4650      	mov	r0, sl
 800aa44:	f7ff fefc 	bl	800a840 <_free_r>
 800aa48:	e7c7      	b.n	800a9da <__ssputs_r+0x46>
	...

0800aa4c <_svfiprintf_r>:
 800aa4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa50:	4698      	mov	r8, r3
 800aa52:	898b      	ldrh	r3, [r1, #12]
 800aa54:	061b      	lsls	r3, r3, #24
 800aa56:	b09d      	sub	sp, #116	; 0x74
 800aa58:	4607      	mov	r7, r0
 800aa5a:	460d      	mov	r5, r1
 800aa5c:	4614      	mov	r4, r2
 800aa5e:	d50e      	bpl.n	800aa7e <_svfiprintf_r+0x32>
 800aa60:	690b      	ldr	r3, [r1, #16]
 800aa62:	b963      	cbnz	r3, 800aa7e <_svfiprintf_r+0x32>
 800aa64:	2140      	movs	r1, #64	; 0x40
 800aa66:	f7ff ff3b 	bl	800a8e0 <_malloc_r>
 800aa6a:	6028      	str	r0, [r5, #0]
 800aa6c:	6128      	str	r0, [r5, #16]
 800aa6e:	b920      	cbnz	r0, 800aa7a <_svfiprintf_r+0x2e>
 800aa70:	230c      	movs	r3, #12
 800aa72:	603b      	str	r3, [r7, #0]
 800aa74:	f04f 30ff 	mov.w	r0, #4294967295
 800aa78:	e0d1      	b.n	800ac1e <_svfiprintf_r+0x1d2>
 800aa7a:	2340      	movs	r3, #64	; 0x40
 800aa7c:	616b      	str	r3, [r5, #20]
 800aa7e:	2300      	movs	r3, #0
 800aa80:	9309      	str	r3, [sp, #36]	; 0x24
 800aa82:	2320      	movs	r3, #32
 800aa84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa88:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa8c:	2330      	movs	r3, #48	; 0x30
 800aa8e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ac38 <_svfiprintf_r+0x1ec>
 800aa92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa96:	f04f 0901 	mov.w	r9, #1
 800aa9a:	4623      	mov	r3, r4
 800aa9c:	469a      	mov	sl, r3
 800aa9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aaa2:	b10a      	cbz	r2, 800aaa8 <_svfiprintf_r+0x5c>
 800aaa4:	2a25      	cmp	r2, #37	; 0x25
 800aaa6:	d1f9      	bne.n	800aa9c <_svfiprintf_r+0x50>
 800aaa8:	ebba 0b04 	subs.w	fp, sl, r4
 800aaac:	d00b      	beq.n	800aac6 <_svfiprintf_r+0x7a>
 800aaae:	465b      	mov	r3, fp
 800aab0:	4622      	mov	r2, r4
 800aab2:	4629      	mov	r1, r5
 800aab4:	4638      	mov	r0, r7
 800aab6:	f7ff ff6d 	bl	800a994 <__ssputs_r>
 800aaba:	3001      	adds	r0, #1
 800aabc:	f000 80aa 	beq.w	800ac14 <_svfiprintf_r+0x1c8>
 800aac0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aac2:	445a      	add	r2, fp
 800aac4:	9209      	str	r2, [sp, #36]	; 0x24
 800aac6:	f89a 3000 	ldrb.w	r3, [sl]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	f000 80a2 	beq.w	800ac14 <_svfiprintf_r+0x1c8>
 800aad0:	2300      	movs	r3, #0
 800aad2:	f04f 32ff 	mov.w	r2, #4294967295
 800aad6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aada:	f10a 0a01 	add.w	sl, sl, #1
 800aade:	9304      	str	r3, [sp, #16]
 800aae0:	9307      	str	r3, [sp, #28]
 800aae2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aae6:	931a      	str	r3, [sp, #104]	; 0x68
 800aae8:	4654      	mov	r4, sl
 800aaea:	2205      	movs	r2, #5
 800aaec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaf0:	4851      	ldr	r0, [pc, #324]	; (800ac38 <_svfiprintf_r+0x1ec>)
 800aaf2:	f7f5 fb85 	bl	8000200 <memchr>
 800aaf6:	9a04      	ldr	r2, [sp, #16]
 800aaf8:	b9d8      	cbnz	r0, 800ab32 <_svfiprintf_r+0xe6>
 800aafa:	06d0      	lsls	r0, r2, #27
 800aafc:	bf44      	itt	mi
 800aafe:	2320      	movmi	r3, #32
 800ab00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab04:	0711      	lsls	r1, r2, #28
 800ab06:	bf44      	itt	mi
 800ab08:	232b      	movmi	r3, #43	; 0x2b
 800ab0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab0e:	f89a 3000 	ldrb.w	r3, [sl]
 800ab12:	2b2a      	cmp	r3, #42	; 0x2a
 800ab14:	d015      	beq.n	800ab42 <_svfiprintf_r+0xf6>
 800ab16:	9a07      	ldr	r2, [sp, #28]
 800ab18:	4654      	mov	r4, sl
 800ab1a:	2000      	movs	r0, #0
 800ab1c:	f04f 0c0a 	mov.w	ip, #10
 800ab20:	4621      	mov	r1, r4
 800ab22:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab26:	3b30      	subs	r3, #48	; 0x30
 800ab28:	2b09      	cmp	r3, #9
 800ab2a:	d94e      	bls.n	800abca <_svfiprintf_r+0x17e>
 800ab2c:	b1b0      	cbz	r0, 800ab5c <_svfiprintf_r+0x110>
 800ab2e:	9207      	str	r2, [sp, #28]
 800ab30:	e014      	b.n	800ab5c <_svfiprintf_r+0x110>
 800ab32:	eba0 0308 	sub.w	r3, r0, r8
 800ab36:	fa09 f303 	lsl.w	r3, r9, r3
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	9304      	str	r3, [sp, #16]
 800ab3e:	46a2      	mov	sl, r4
 800ab40:	e7d2      	b.n	800aae8 <_svfiprintf_r+0x9c>
 800ab42:	9b03      	ldr	r3, [sp, #12]
 800ab44:	1d19      	adds	r1, r3, #4
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	9103      	str	r1, [sp, #12]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	bfbb      	ittet	lt
 800ab4e:	425b      	neglt	r3, r3
 800ab50:	f042 0202 	orrlt.w	r2, r2, #2
 800ab54:	9307      	strge	r3, [sp, #28]
 800ab56:	9307      	strlt	r3, [sp, #28]
 800ab58:	bfb8      	it	lt
 800ab5a:	9204      	strlt	r2, [sp, #16]
 800ab5c:	7823      	ldrb	r3, [r4, #0]
 800ab5e:	2b2e      	cmp	r3, #46	; 0x2e
 800ab60:	d10c      	bne.n	800ab7c <_svfiprintf_r+0x130>
 800ab62:	7863      	ldrb	r3, [r4, #1]
 800ab64:	2b2a      	cmp	r3, #42	; 0x2a
 800ab66:	d135      	bne.n	800abd4 <_svfiprintf_r+0x188>
 800ab68:	9b03      	ldr	r3, [sp, #12]
 800ab6a:	1d1a      	adds	r2, r3, #4
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	9203      	str	r2, [sp, #12]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	bfb8      	it	lt
 800ab74:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab78:	3402      	adds	r4, #2
 800ab7a:	9305      	str	r3, [sp, #20]
 800ab7c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ac48 <_svfiprintf_r+0x1fc>
 800ab80:	7821      	ldrb	r1, [r4, #0]
 800ab82:	2203      	movs	r2, #3
 800ab84:	4650      	mov	r0, sl
 800ab86:	f7f5 fb3b 	bl	8000200 <memchr>
 800ab8a:	b140      	cbz	r0, 800ab9e <_svfiprintf_r+0x152>
 800ab8c:	2340      	movs	r3, #64	; 0x40
 800ab8e:	eba0 000a 	sub.w	r0, r0, sl
 800ab92:	fa03 f000 	lsl.w	r0, r3, r0
 800ab96:	9b04      	ldr	r3, [sp, #16]
 800ab98:	4303      	orrs	r3, r0
 800ab9a:	3401      	adds	r4, #1
 800ab9c:	9304      	str	r3, [sp, #16]
 800ab9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aba2:	4826      	ldr	r0, [pc, #152]	; (800ac3c <_svfiprintf_r+0x1f0>)
 800aba4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aba8:	2206      	movs	r2, #6
 800abaa:	f7f5 fb29 	bl	8000200 <memchr>
 800abae:	2800      	cmp	r0, #0
 800abb0:	d038      	beq.n	800ac24 <_svfiprintf_r+0x1d8>
 800abb2:	4b23      	ldr	r3, [pc, #140]	; (800ac40 <_svfiprintf_r+0x1f4>)
 800abb4:	bb1b      	cbnz	r3, 800abfe <_svfiprintf_r+0x1b2>
 800abb6:	9b03      	ldr	r3, [sp, #12]
 800abb8:	3307      	adds	r3, #7
 800abba:	f023 0307 	bic.w	r3, r3, #7
 800abbe:	3308      	adds	r3, #8
 800abc0:	9303      	str	r3, [sp, #12]
 800abc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abc4:	4433      	add	r3, r6
 800abc6:	9309      	str	r3, [sp, #36]	; 0x24
 800abc8:	e767      	b.n	800aa9a <_svfiprintf_r+0x4e>
 800abca:	fb0c 3202 	mla	r2, ip, r2, r3
 800abce:	460c      	mov	r4, r1
 800abd0:	2001      	movs	r0, #1
 800abd2:	e7a5      	b.n	800ab20 <_svfiprintf_r+0xd4>
 800abd4:	2300      	movs	r3, #0
 800abd6:	3401      	adds	r4, #1
 800abd8:	9305      	str	r3, [sp, #20]
 800abda:	4619      	mov	r1, r3
 800abdc:	f04f 0c0a 	mov.w	ip, #10
 800abe0:	4620      	mov	r0, r4
 800abe2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abe6:	3a30      	subs	r2, #48	; 0x30
 800abe8:	2a09      	cmp	r2, #9
 800abea:	d903      	bls.n	800abf4 <_svfiprintf_r+0x1a8>
 800abec:	2b00      	cmp	r3, #0
 800abee:	d0c5      	beq.n	800ab7c <_svfiprintf_r+0x130>
 800abf0:	9105      	str	r1, [sp, #20]
 800abf2:	e7c3      	b.n	800ab7c <_svfiprintf_r+0x130>
 800abf4:	fb0c 2101 	mla	r1, ip, r1, r2
 800abf8:	4604      	mov	r4, r0
 800abfa:	2301      	movs	r3, #1
 800abfc:	e7f0      	b.n	800abe0 <_svfiprintf_r+0x194>
 800abfe:	ab03      	add	r3, sp, #12
 800ac00:	9300      	str	r3, [sp, #0]
 800ac02:	462a      	mov	r2, r5
 800ac04:	4b0f      	ldr	r3, [pc, #60]	; (800ac44 <_svfiprintf_r+0x1f8>)
 800ac06:	a904      	add	r1, sp, #16
 800ac08:	4638      	mov	r0, r7
 800ac0a:	f7fe f803 	bl	8008c14 <_printf_float>
 800ac0e:	1c42      	adds	r2, r0, #1
 800ac10:	4606      	mov	r6, r0
 800ac12:	d1d6      	bne.n	800abc2 <_svfiprintf_r+0x176>
 800ac14:	89ab      	ldrh	r3, [r5, #12]
 800ac16:	065b      	lsls	r3, r3, #25
 800ac18:	f53f af2c 	bmi.w	800aa74 <_svfiprintf_r+0x28>
 800ac1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac1e:	b01d      	add	sp, #116	; 0x74
 800ac20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac24:	ab03      	add	r3, sp, #12
 800ac26:	9300      	str	r3, [sp, #0]
 800ac28:	462a      	mov	r2, r5
 800ac2a:	4b06      	ldr	r3, [pc, #24]	; (800ac44 <_svfiprintf_r+0x1f8>)
 800ac2c:	a904      	add	r1, sp, #16
 800ac2e:	4638      	mov	r0, r7
 800ac30:	f7fe fa94 	bl	800915c <_printf_i>
 800ac34:	e7eb      	b.n	800ac0e <_svfiprintf_r+0x1c2>
 800ac36:	bf00      	nop
 800ac38:	0800ca2c 	.word	0x0800ca2c
 800ac3c:	0800ca36 	.word	0x0800ca36
 800ac40:	08008c15 	.word	0x08008c15
 800ac44:	0800a995 	.word	0x0800a995
 800ac48:	0800ca32 	.word	0x0800ca32

0800ac4c <_sbrk_r>:
 800ac4c:	b538      	push	{r3, r4, r5, lr}
 800ac4e:	4d06      	ldr	r5, [pc, #24]	; (800ac68 <_sbrk_r+0x1c>)
 800ac50:	2300      	movs	r3, #0
 800ac52:	4604      	mov	r4, r0
 800ac54:	4608      	mov	r0, r1
 800ac56:	602b      	str	r3, [r5, #0]
 800ac58:	f7f7 ffda 	bl	8002c10 <_sbrk>
 800ac5c:	1c43      	adds	r3, r0, #1
 800ac5e:	d102      	bne.n	800ac66 <_sbrk_r+0x1a>
 800ac60:	682b      	ldr	r3, [r5, #0]
 800ac62:	b103      	cbz	r3, 800ac66 <_sbrk_r+0x1a>
 800ac64:	6023      	str	r3, [r4, #0]
 800ac66:	bd38      	pop	{r3, r4, r5, pc}
 800ac68:	20000514 	.word	0x20000514

0800ac6c <__assert_func>:
 800ac6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac6e:	4614      	mov	r4, r2
 800ac70:	461a      	mov	r2, r3
 800ac72:	4b09      	ldr	r3, [pc, #36]	; (800ac98 <__assert_func+0x2c>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	4605      	mov	r5, r0
 800ac78:	68d8      	ldr	r0, [r3, #12]
 800ac7a:	b14c      	cbz	r4, 800ac90 <__assert_func+0x24>
 800ac7c:	4b07      	ldr	r3, [pc, #28]	; (800ac9c <__assert_func+0x30>)
 800ac7e:	9100      	str	r1, [sp, #0]
 800ac80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ac84:	4906      	ldr	r1, [pc, #24]	; (800aca0 <__assert_func+0x34>)
 800ac86:	462b      	mov	r3, r5
 800ac88:	f000 f80e 	bl	800aca8 <fiprintf>
 800ac8c:	f000 faa4 	bl	800b1d8 <abort>
 800ac90:	4b04      	ldr	r3, [pc, #16]	; (800aca4 <__assert_func+0x38>)
 800ac92:	461c      	mov	r4, r3
 800ac94:	e7f3      	b.n	800ac7e <__assert_func+0x12>
 800ac96:	bf00      	nop
 800ac98:	2000000c 	.word	0x2000000c
 800ac9c:	0800ca3d 	.word	0x0800ca3d
 800aca0:	0800ca4a 	.word	0x0800ca4a
 800aca4:	0800ca78 	.word	0x0800ca78

0800aca8 <fiprintf>:
 800aca8:	b40e      	push	{r1, r2, r3}
 800acaa:	b503      	push	{r0, r1, lr}
 800acac:	4601      	mov	r1, r0
 800acae:	ab03      	add	r3, sp, #12
 800acb0:	4805      	ldr	r0, [pc, #20]	; (800acc8 <fiprintf+0x20>)
 800acb2:	f853 2b04 	ldr.w	r2, [r3], #4
 800acb6:	6800      	ldr	r0, [r0, #0]
 800acb8:	9301      	str	r3, [sp, #4]
 800acba:	f000 f88f 	bl	800addc <_vfiprintf_r>
 800acbe:	b002      	add	sp, #8
 800acc0:	f85d eb04 	ldr.w	lr, [sp], #4
 800acc4:	b003      	add	sp, #12
 800acc6:	4770      	bx	lr
 800acc8:	2000000c 	.word	0x2000000c

0800accc <__ascii_mbtowc>:
 800accc:	b082      	sub	sp, #8
 800acce:	b901      	cbnz	r1, 800acd2 <__ascii_mbtowc+0x6>
 800acd0:	a901      	add	r1, sp, #4
 800acd2:	b142      	cbz	r2, 800ace6 <__ascii_mbtowc+0x1a>
 800acd4:	b14b      	cbz	r3, 800acea <__ascii_mbtowc+0x1e>
 800acd6:	7813      	ldrb	r3, [r2, #0]
 800acd8:	600b      	str	r3, [r1, #0]
 800acda:	7812      	ldrb	r2, [r2, #0]
 800acdc:	1e10      	subs	r0, r2, #0
 800acde:	bf18      	it	ne
 800ace0:	2001      	movne	r0, #1
 800ace2:	b002      	add	sp, #8
 800ace4:	4770      	bx	lr
 800ace6:	4610      	mov	r0, r2
 800ace8:	e7fb      	b.n	800ace2 <__ascii_mbtowc+0x16>
 800acea:	f06f 0001 	mvn.w	r0, #1
 800acee:	e7f8      	b.n	800ace2 <__ascii_mbtowc+0x16>

0800acf0 <memmove>:
 800acf0:	4288      	cmp	r0, r1
 800acf2:	b510      	push	{r4, lr}
 800acf4:	eb01 0402 	add.w	r4, r1, r2
 800acf8:	d902      	bls.n	800ad00 <memmove+0x10>
 800acfa:	4284      	cmp	r4, r0
 800acfc:	4623      	mov	r3, r4
 800acfe:	d807      	bhi.n	800ad10 <memmove+0x20>
 800ad00:	1e43      	subs	r3, r0, #1
 800ad02:	42a1      	cmp	r1, r4
 800ad04:	d008      	beq.n	800ad18 <memmove+0x28>
 800ad06:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad0e:	e7f8      	b.n	800ad02 <memmove+0x12>
 800ad10:	4402      	add	r2, r0
 800ad12:	4601      	mov	r1, r0
 800ad14:	428a      	cmp	r2, r1
 800ad16:	d100      	bne.n	800ad1a <memmove+0x2a>
 800ad18:	bd10      	pop	{r4, pc}
 800ad1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad22:	e7f7      	b.n	800ad14 <memmove+0x24>

0800ad24 <__malloc_lock>:
 800ad24:	4801      	ldr	r0, [pc, #4]	; (800ad2c <__malloc_lock+0x8>)
 800ad26:	f000 bc17 	b.w	800b558 <__retarget_lock_acquire_recursive>
 800ad2a:	bf00      	nop
 800ad2c:	2000051c 	.word	0x2000051c

0800ad30 <__malloc_unlock>:
 800ad30:	4801      	ldr	r0, [pc, #4]	; (800ad38 <__malloc_unlock+0x8>)
 800ad32:	f000 bc12 	b.w	800b55a <__retarget_lock_release_recursive>
 800ad36:	bf00      	nop
 800ad38:	2000051c 	.word	0x2000051c

0800ad3c <_realloc_r>:
 800ad3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad3e:	4607      	mov	r7, r0
 800ad40:	4614      	mov	r4, r2
 800ad42:	460e      	mov	r6, r1
 800ad44:	b921      	cbnz	r1, 800ad50 <_realloc_r+0x14>
 800ad46:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ad4a:	4611      	mov	r1, r2
 800ad4c:	f7ff bdc8 	b.w	800a8e0 <_malloc_r>
 800ad50:	b922      	cbnz	r2, 800ad5c <_realloc_r+0x20>
 800ad52:	f7ff fd75 	bl	800a840 <_free_r>
 800ad56:	4625      	mov	r5, r4
 800ad58:	4628      	mov	r0, r5
 800ad5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad5c:	f000 fc62 	bl	800b624 <_malloc_usable_size_r>
 800ad60:	42a0      	cmp	r0, r4
 800ad62:	d20f      	bcs.n	800ad84 <_realloc_r+0x48>
 800ad64:	4621      	mov	r1, r4
 800ad66:	4638      	mov	r0, r7
 800ad68:	f7ff fdba 	bl	800a8e0 <_malloc_r>
 800ad6c:	4605      	mov	r5, r0
 800ad6e:	2800      	cmp	r0, #0
 800ad70:	d0f2      	beq.n	800ad58 <_realloc_r+0x1c>
 800ad72:	4631      	mov	r1, r6
 800ad74:	4622      	mov	r2, r4
 800ad76:	f7ff f9c7 	bl	800a108 <memcpy>
 800ad7a:	4631      	mov	r1, r6
 800ad7c:	4638      	mov	r0, r7
 800ad7e:	f7ff fd5f 	bl	800a840 <_free_r>
 800ad82:	e7e9      	b.n	800ad58 <_realloc_r+0x1c>
 800ad84:	4635      	mov	r5, r6
 800ad86:	e7e7      	b.n	800ad58 <_realloc_r+0x1c>

0800ad88 <__sfputc_r>:
 800ad88:	6893      	ldr	r3, [r2, #8]
 800ad8a:	3b01      	subs	r3, #1
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	b410      	push	{r4}
 800ad90:	6093      	str	r3, [r2, #8]
 800ad92:	da08      	bge.n	800ada6 <__sfputc_r+0x1e>
 800ad94:	6994      	ldr	r4, [r2, #24]
 800ad96:	42a3      	cmp	r3, r4
 800ad98:	db01      	blt.n	800ad9e <__sfputc_r+0x16>
 800ad9a:	290a      	cmp	r1, #10
 800ad9c:	d103      	bne.n	800ada6 <__sfputc_r+0x1e>
 800ad9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ada2:	f000 b94b 	b.w	800b03c <__swbuf_r>
 800ada6:	6813      	ldr	r3, [r2, #0]
 800ada8:	1c58      	adds	r0, r3, #1
 800adaa:	6010      	str	r0, [r2, #0]
 800adac:	7019      	strb	r1, [r3, #0]
 800adae:	4608      	mov	r0, r1
 800adb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adb4:	4770      	bx	lr

0800adb6 <__sfputs_r>:
 800adb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adb8:	4606      	mov	r6, r0
 800adba:	460f      	mov	r7, r1
 800adbc:	4614      	mov	r4, r2
 800adbe:	18d5      	adds	r5, r2, r3
 800adc0:	42ac      	cmp	r4, r5
 800adc2:	d101      	bne.n	800adc8 <__sfputs_r+0x12>
 800adc4:	2000      	movs	r0, #0
 800adc6:	e007      	b.n	800add8 <__sfputs_r+0x22>
 800adc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adcc:	463a      	mov	r2, r7
 800adce:	4630      	mov	r0, r6
 800add0:	f7ff ffda 	bl	800ad88 <__sfputc_r>
 800add4:	1c43      	adds	r3, r0, #1
 800add6:	d1f3      	bne.n	800adc0 <__sfputs_r+0xa>
 800add8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800addc <_vfiprintf_r>:
 800addc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ade0:	460d      	mov	r5, r1
 800ade2:	b09d      	sub	sp, #116	; 0x74
 800ade4:	4614      	mov	r4, r2
 800ade6:	4698      	mov	r8, r3
 800ade8:	4606      	mov	r6, r0
 800adea:	b118      	cbz	r0, 800adf4 <_vfiprintf_r+0x18>
 800adec:	6983      	ldr	r3, [r0, #24]
 800adee:	b90b      	cbnz	r3, 800adf4 <_vfiprintf_r+0x18>
 800adf0:	f000 fb14 	bl	800b41c <__sinit>
 800adf4:	4b89      	ldr	r3, [pc, #548]	; (800b01c <_vfiprintf_r+0x240>)
 800adf6:	429d      	cmp	r5, r3
 800adf8:	d11b      	bne.n	800ae32 <_vfiprintf_r+0x56>
 800adfa:	6875      	ldr	r5, [r6, #4]
 800adfc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800adfe:	07d9      	lsls	r1, r3, #31
 800ae00:	d405      	bmi.n	800ae0e <_vfiprintf_r+0x32>
 800ae02:	89ab      	ldrh	r3, [r5, #12]
 800ae04:	059a      	lsls	r2, r3, #22
 800ae06:	d402      	bmi.n	800ae0e <_vfiprintf_r+0x32>
 800ae08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae0a:	f000 fba5 	bl	800b558 <__retarget_lock_acquire_recursive>
 800ae0e:	89ab      	ldrh	r3, [r5, #12]
 800ae10:	071b      	lsls	r3, r3, #28
 800ae12:	d501      	bpl.n	800ae18 <_vfiprintf_r+0x3c>
 800ae14:	692b      	ldr	r3, [r5, #16]
 800ae16:	b9eb      	cbnz	r3, 800ae54 <_vfiprintf_r+0x78>
 800ae18:	4629      	mov	r1, r5
 800ae1a:	4630      	mov	r0, r6
 800ae1c:	f000 f96e 	bl	800b0fc <__swsetup_r>
 800ae20:	b1c0      	cbz	r0, 800ae54 <_vfiprintf_r+0x78>
 800ae22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae24:	07dc      	lsls	r4, r3, #31
 800ae26:	d50e      	bpl.n	800ae46 <_vfiprintf_r+0x6a>
 800ae28:	f04f 30ff 	mov.w	r0, #4294967295
 800ae2c:	b01d      	add	sp, #116	; 0x74
 800ae2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae32:	4b7b      	ldr	r3, [pc, #492]	; (800b020 <_vfiprintf_r+0x244>)
 800ae34:	429d      	cmp	r5, r3
 800ae36:	d101      	bne.n	800ae3c <_vfiprintf_r+0x60>
 800ae38:	68b5      	ldr	r5, [r6, #8]
 800ae3a:	e7df      	b.n	800adfc <_vfiprintf_r+0x20>
 800ae3c:	4b79      	ldr	r3, [pc, #484]	; (800b024 <_vfiprintf_r+0x248>)
 800ae3e:	429d      	cmp	r5, r3
 800ae40:	bf08      	it	eq
 800ae42:	68f5      	ldreq	r5, [r6, #12]
 800ae44:	e7da      	b.n	800adfc <_vfiprintf_r+0x20>
 800ae46:	89ab      	ldrh	r3, [r5, #12]
 800ae48:	0598      	lsls	r0, r3, #22
 800ae4a:	d4ed      	bmi.n	800ae28 <_vfiprintf_r+0x4c>
 800ae4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae4e:	f000 fb84 	bl	800b55a <__retarget_lock_release_recursive>
 800ae52:	e7e9      	b.n	800ae28 <_vfiprintf_r+0x4c>
 800ae54:	2300      	movs	r3, #0
 800ae56:	9309      	str	r3, [sp, #36]	; 0x24
 800ae58:	2320      	movs	r3, #32
 800ae5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ae5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae62:	2330      	movs	r3, #48	; 0x30
 800ae64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b028 <_vfiprintf_r+0x24c>
 800ae68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ae6c:	f04f 0901 	mov.w	r9, #1
 800ae70:	4623      	mov	r3, r4
 800ae72:	469a      	mov	sl, r3
 800ae74:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae78:	b10a      	cbz	r2, 800ae7e <_vfiprintf_r+0xa2>
 800ae7a:	2a25      	cmp	r2, #37	; 0x25
 800ae7c:	d1f9      	bne.n	800ae72 <_vfiprintf_r+0x96>
 800ae7e:	ebba 0b04 	subs.w	fp, sl, r4
 800ae82:	d00b      	beq.n	800ae9c <_vfiprintf_r+0xc0>
 800ae84:	465b      	mov	r3, fp
 800ae86:	4622      	mov	r2, r4
 800ae88:	4629      	mov	r1, r5
 800ae8a:	4630      	mov	r0, r6
 800ae8c:	f7ff ff93 	bl	800adb6 <__sfputs_r>
 800ae90:	3001      	adds	r0, #1
 800ae92:	f000 80aa 	beq.w	800afea <_vfiprintf_r+0x20e>
 800ae96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae98:	445a      	add	r2, fp
 800ae9a:	9209      	str	r2, [sp, #36]	; 0x24
 800ae9c:	f89a 3000 	ldrb.w	r3, [sl]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	f000 80a2 	beq.w	800afea <_vfiprintf_r+0x20e>
 800aea6:	2300      	movs	r3, #0
 800aea8:	f04f 32ff 	mov.w	r2, #4294967295
 800aeac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aeb0:	f10a 0a01 	add.w	sl, sl, #1
 800aeb4:	9304      	str	r3, [sp, #16]
 800aeb6:	9307      	str	r3, [sp, #28]
 800aeb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aebc:	931a      	str	r3, [sp, #104]	; 0x68
 800aebe:	4654      	mov	r4, sl
 800aec0:	2205      	movs	r2, #5
 800aec2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aec6:	4858      	ldr	r0, [pc, #352]	; (800b028 <_vfiprintf_r+0x24c>)
 800aec8:	f7f5 f99a 	bl	8000200 <memchr>
 800aecc:	9a04      	ldr	r2, [sp, #16]
 800aece:	b9d8      	cbnz	r0, 800af08 <_vfiprintf_r+0x12c>
 800aed0:	06d1      	lsls	r1, r2, #27
 800aed2:	bf44      	itt	mi
 800aed4:	2320      	movmi	r3, #32
 800aed6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aeda:	0713      	lsls	r3, r2, #28
 800aedc:	bf44      	itt	mi
 800aede:	232b      	movmi	r3, #43	; 0x2b
 800aee0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aee4:	f89a 3000 	ldrb.w	r3, [sl]
 800aee8:	2b2a      	cmp	r3, #42	; 0x2a
 800aeea:	d015      	beq.n	800af18 <_vfiprintf_r+0x13c>
 800aeec:	9a07      	ldr	r2, [sp, #28]
 800aeee:	4654      	mov	r4, sl
 800aef0:	2000      	movs	r0, #0
 800aef2:	f04f 0c0a 	mov.w	ip, #10
 800aef6:	4621      	mov	r1, r4
 800aef8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aefc:	3b30      	subs	r3, #48	; 0x30
 800aefe:	2b09      	cmp	r3, #9
 800af00:	d94e      	bls.n	800afa0 <_vfiprintf_r+0x1c4>
 800af02:	b1b0      	cbz	r0, 800af32 <_vfiprintf_r+0x156>
 800af04:	9207      	str	r2, [sp, #28]
 800af06:	e014      	b.n	800af32 <_vfiprintf_r+0x156>
 800af08:	eba0 0308 	sub.w	r3, r0, r8
 800af0c:	fa09 f303 	lsl.w	r3, r9, r3
 800af10:	4313      	orrs	r3, r2
 800af12:	9304      	str	r3, [sp, #16]
 800af14:	46a2      	mov	sl, r4
 800af16:	e7d2      	b.n	800aebe <_vfiprintf_r+0xe2>
 800af18:	9b03      	ldr	r3, [sp, #12]
 800af1a:	1d19      	adds	r1, r3, #4
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	9103      	str	r1, [sp, #12]
 800af20:	2b00      	cmp	r3, #0
 800af22:	bfbb      	ittet	lt
 800af24:	425b      	neglt	r3, r3
 800af26:	f042 0202 	orrlt.w	r2, r2, #2
 800af2a:	9307      	strge	r3, [sp, #28]
 800af2c:	9307      	strlt	r3, [sp, #28]
 800af2e:	bfb8      	it	lt
 800af30:	9204      	strlt	r2, [sp, #16]
 800af32:	7823      	ldrb	r3, [r4, #0]
 800af34:	2b2e      	cmp	r3, #46	; 0x2e
 800af36:	d10c      	bne.n	800af52 <_vfiprintf_r+0x176>
 800af38:	7863      	ldrb	r3, [r4, #1]
 800af3a:	2b2a      	cmp	r3, #42	; 0x2a
 800af3c:	d135      	bne.n	800afaa <_vfiprintf_r+0x1ce>
 800af3e:	9b03      	ldr	r3, [sp, #12]
 800af40:	1d1a      	adds	r2, r3, #4
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	9203      	str	r2, [sp, #12]
 800af46:	2b00      	cmp	r3, #0
 800af48:	bfb8      	it	lt
 800af4a:	f04f 33ff 	movlt.w	r3, #4294967295
 800af4e:	3402      	adds	r4, #2
 800af50:	9305      	str	r3, [sp, #20]
 800af52:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b038 <_vfiprintf_r+0x25c>
 800af56:	7821      	ldrb	r1, [r4, #0]
 800af58:	2203      	movs	r2, #3
 800af5a:	4650      	mov	r0, sl
 800af5c:	f7f5 f950 	bl	8000200 <memchr>
 800af60:	b140      	cbz	r0, 800af74 <_vfiprintf_r+0x198>
 800af62:	2340      	movs	r3, #64	; 0x40
 800af64:	eba0 000a 	sub.w	r0, r0, sl
 800af68:	fa03 f000 	lsl.w	r0, r3, r0
 800af6c:	9b04      	ldr	r3, [sp, #16]
 800af6e:	4303      	orrs	r3, r0
 800af70:	3401      	adds	r4, #1
 800af72:	9304      	str	r3, [sp, #16]
 800af74:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af78:	482c      	ldr	r0, [pc, #176]	; (800b02c <_vfiprintf_r+0x250>)
 800af7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800af7e:	2206      	movs	r2, #6
 800af80:	f7f5 f93e 	bl	8000200 <memchr>
 800af84:	2800      	cmp	r0, #0
 800af86:	d03f      	beq.n	800b008 <_vfiprintf_r+0x22c>
 800af88:	4b29      	ldr	r3, [pc, #164]	; (800b030 <_vfiprintf_r+0x254>)
 800af8a:	bb1b      	cbnz	r3, 800afd4 <_vfiprintf_r+0x1f8>
 800af8c:	9b03      	ldr	r3, [sp, #12]
 800af8e:	3307      	adds	r3, #7
 800af90:	f023 0307 	bic.w	r3, r3, #7
 800af94:	3308      	adds	r3, #8
 800af96:	9303      	str	r3, [sp, #12]
 800af98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af9a:	443b      	add	r3, r7
 800af9c:	9309      	str	r3, [sp, #36]	; 0x24
 800af9e:	e767      	b.n	800ae70 <_vfiprintf_r+0x94>
 800afa0:	fb0c 3202 	mla	r2, ip, r2, r3
 800afa4:	460c      	mov	r4, r1
 800afa6:	2001      	movs	r0, #1
 800afa8:	e7a5      	b.n	800aef6 <_vfiprintf_r+0x11a>
 800afaa:	2300      	movs	r3, #0
 800afac:	3401      	adds	r4, #1
 800afae:	9305      	str	r3, [sp, #20]
 800afb0:	4619      	mov	r1, r3
 800afb2:	f04f 0c0a 	mov.w	ip, #10
 800afb6:	4620      	mov	r0, r4
 800afb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800afbc:	3a30      	subs	r2, #48	; 0x30
 800afbe:	2a09      	cmp	r2, #9
 800afc0:	d903      	bls.n	800afca <_vfiprintf_r+0x1ee>
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d0c5      	beq.n	800af52 <_vfiprintf_r+0x176>
 800afc6:	9105      	str	r1, [sp, #20]
 800afc8:	e7c3      	b.n	800af52 <_vfiprintf_r+0x176>
 800afca:	fb0c 2101 	mla	r1, ip, r1, r2
 800afce:	4604      	mov	r4, r0
 800afd0:	2301      	movs	r3, #1
 800afd2:	e7f0      	b.n	800afb6 <_vfiprintf_r+0x1da>
 800afd4:	ab03      	add	r3, sp, #12
 800afd6:	9300      	str	r3, [sp, #0]
 800afd8:	462a      	mov	r2, r5
 800afda:	4b16      	ldr	r3, [pc, #88]	; (800b034 <_vfiprintf_r+0x258>)
 800afdc:	a904      	add	r1, sp, #16
 800afde:	4630      	mov	r0, r6
 800afe0:	f7fd fe18 	bl	8008c14 <_printf_float>
 800afe4:	4607      	mov	r7, r0
 800afe6:	1c78      	adds	r0, r7, #1
 800afe8:	d1d6      	bne.n	800af98 <_vfiprintf_r+0x1bc>
 800afea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800afec:	07d9      	lsls	r1, r3, #31
 800afee:	d405      	bmi.n	800affc <_vfiprintf_r+0x220>
 800aff0:	89ab      	ldrh	r3, [r5, #12]
 800aff2:	059a      	lsls	r2, r3, #22
 800aff4:	d402      	bmi.n	800affc <_vfiprintf_r+0x220>
 800aff6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aff8:	f000 faaf 	bl	800b55a <__retarget_lock_release_recursive>
 800affc:	89ab      	ldrh	r3, [r5, #12]
 800affe:	065b      	lsls	r3, r3, #25
 800b000:	f53f af12 	bmi.w	800ae28 <_vfiprintf_r+0x4c>
 800b004:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b006:	e711      	b.n	800ae2c <_vfiprintf_r+0x50>
 800b008:	ab03      	add	r3, sp, #12
 800b00a:	9300      	str	r3, [sp, #0]
 800b00c:	462a      	mov	r2, r5
 800b00e:	4b09      	ldr	r3, [pc, #36]	; (800b034 <_vfiprintf_r+0x258>)
 800b010:	a904      	add	r1, sp, #16
 800b012:	4630      	mov	r0, r6
 800b014:	f7fe f8a2 	bl	800915c <_printf_i>
 800b018:	e7e4      	b.n	800afe4 <_vfiprintf_r+0x208>
 800b01a:	bf00      	nop
 800b01c:	0800cba4 	.word	0x0800cba4
 800b020:	0800cbc4 	.word	0x0800cbc4
 800b024:	0800cb84 	.word	0x0800cb84
 800b028:	0800ca2c 	.word	0x0800ca2c
 800b02c:	0800ca36 	.word	0x0800ca36
 800b030:	08008c15 	.word	0x08008c15
 800b034:	0800adb7 	.word	0x0800adb7
 800b038:	0800ca32 	.word	0x0800ca32

0800b03c <__swbuf_r>:
 800b03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b03e:	460e      	mov	r6, r1
 800b040:	4614      	mov	r4, r2
 800b042:	4605      	mov	r5, r0
 800b044:	b118      	cbz	r0, 800b04e <__swbuf_r+0x12>
 800b046:	6983      	ldr	r3, [r0, #24]
 800b048:	b90b      	cbnz	r3, 800b04e <__swbuf_r+0x12>
 800b04a:	f000 f9e7 	bl	800b41c <__sinit>
 800b04e:	4b21      	ldr	r3, [pc, #132]	; (800b0d4 <__swbuf_r+0x98>)
 800b050:	429c      	cmp	r4, r3
 800b052:	d12b      	bne.n	800b0ac <__swbuf_r+0x70>
 800b054:	686c      	ldr	r4, [r5, #4]
 800b056:	69a3      	ldr	r3, [r4, #24]
 800b058:	60a3      	str	r3, [r4, #8]
 800b05a:	89a3      	ldrh	r3, [r4, #12]
 800b05c:	071a      	lsls	r2, r3, #28
 800b05e:	d52f      	bpl.n	800b0c0 <__swbuf_r+0x84>
 800b060:	6923      	ldr	r3, [r4, #16]
 800b062:	b36b      	cbz	r3, 800b0c0 <__swbuf_r+0x84>
 800b064:	6923      	ldr	r3, [r4, #16]
 800b066:	6820      	ldr	r0, [r4, #0]
 800b068:	1ac0      	subs	r0, r0, r3
 800b06a:	6963      	ldr	r3, [r4, #20]
 800b06c:	b2f6      	uxtb	r6, r6
 800b06e:	4283      	cmp	r3, r0
 800b070:	4637      	mov	r7, r6
 800b072:	dc04      	bgt.n	800b07e <__swbuf_r+0x42>
 800b074:	4621      	mov	r1, r4
 800b076:	4628      	mov	r0, r5
 800b078:	f000 f93c 	bl	800b2f4 <_fflush_r>
 800b07c:	bb30      	cbnz	r0, 800b0cc <__swbuf_r+0x90>
 800b07e:	68a3      	ldr	r3, [r4, #8]
 800b080:	3b01      	subs	r3, #1
 800b082:	60a3      	str	r3, [r4, #8]
 800b084:	6823      	ldr	r3, [r4, #0]
 800b086:	1c5a      	adds	r2, r3, #1
 800b088:	6022      	str	r2, [r4, #0]
 800b08a:	701e      	strb	r6, [r3, #0]
 800b08c:	6963      	ldr	r3, [r4, #20]
 800b08e:	3001      	adds	r0, #1
 800b090:	4283      	cmp	r3, r0
 800b092:	d004      	beq.n	800b09e <__swbuf_r+0x62>
 800b094:	89a3      	ldrh	r3, [r4, #12]
 800b096:	07db      	lsls	r3, r3, #31
 800b098:	d506      	bpl.n	800b0a8 <__swbuf_r+0x6c>
 800b09a:	2e0a      	cmp	r6, #10
 800b09c:	d104      	bne.n	800b0a8 <__swbuf_r+0x6c>
 800b09e:	4621      	mov	r1, r4
 800b0a0:	4628      	mov	r0, r5
 800b0a2:	f000 f927 	bl	800b2f4 <_fflush_r>
 800b0a6:	b988      	cbnz	r0, 800b0cc <__swbuf_r+0x90>
 800b0a8:	4638      	mov	r0, r7
 800b0aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0ac:	4b0a      	ldr	r3, [pc, #40]	; (800b0d8 <__swbuf_r+0x9c>)
 800b0ae:	429c      	cmp	r4, r3
 800b0b0:	d101      	bne.n	800b0b6 <__swbuf_r+0x7a>
 800b0b2:	68ac      	ldr	r4, [r5, #8]
 800b0b4:	e7cf      	b.n	800b056 <__swbuf_r+0x1a>
 800b0b6:	4b09      	ldr	r3, [pc, #36]	; (800b0dc <__swbuf_r+0xa0>)
 800b0b8:	429c      	cmp	r4, r3
 800b0ba:	bf08      	it	eq
 800b0bc:	68ec      	ldreq	r4, [r5, #12]
 800b0be:	e7ca      	b.n	800b056 <__swbuf_r+0x1a>
 800b0c0:	4621      	mov	r1, r4
 800b0c2:	4628      	mov	r0, r5
 800b0c4:	f000 f81a 	bl	800b0fc <__swsetup_r>
 800b0c8:	2800      	cmp	r0, #0
 800b0ca:	d0cb      	beq.n	800b064 <__swbuf_r+0x28>
 800b0cc:	f04f 37ff 	mov.w	r7, #4294967295
 800b0d0:	e7ea      	b.n	800b0a8 <__swbuf_r+0x6c>
 800b0d2:	bf00      	nop
 800b0d4:	0800cba4 	.word	0x0800cba4
 800b0d8:	0800cbc4 	.word	0x0800cbc4
 800b0dc:	0800cb84 	.word	0x0800cb84

0800b0e0 <__ascii_wctomb>:
 800b0e0:	b149      	cbz	r1, 800b0f6 <__ascii_wctomb+0x16>
 800b0e2:	2aff      	cmp	r2, #255	; 0xff
 800b0e4:	bf85      	ittet	hi
 800b0e6:	238a      	movhi	r3, #138	; 0x8a
 800b0e8:	6003      	strhi	r3, [r0, #0]
 800b0ea:	700a      	strbls	r2, [r1, #0]
 800b0ec:	f04f 30ff 	movhi.w	r0, #4294967295
 800b0f0:	bf98      	it	ls
 800b0f2:	2001      	movls	r0, #1
 800b0f4:	4770      	bx	lr
 800b0f6:	4608      	mov	r0, r1
 800b0f8:	4770      	bx	lr
	...

0800b0fc <__swsetup_r>:
 800b0fc:	4b32      	ldr	r3, [pc, #200]	; (800b1c8 <__swsetup_r+0xcc>)
 800b0fe:	b570      	push	{r4, r5, r6, lr}
 800b100:	681d      	ldr	r5, [r3, #0]
 800b102:	4606      	mov	r6, r0
 800b104:	460c      	mov	r4, r1
 800b106:	b125      	cbz	r5, 800b112 <__swsetup_r+0x16>
 800b108:	69ab      	ldr	r3, [r5, #24]
 800b10a:	b913      	cbnz	r3, 800b112 <__swsetup_r+0x16>
 800b10c:	4628      	mov	r0, r5
 800b10e:	f000 f985 	bl	800b41c <__sinit>
 800b112:	4b2e      	ldr	r3, [pc, #184]	; (800b1cc <__swsetup_r+0xd0>)
 800b114:	429c      	cmp	r4, r3
 800b116:	d10f      	bne.n	800b138 <__swsetup_r+0x3c>
 800b118:	686c      	ldr	r4, [r5, #4]
 800b11a:	89a3      	ldrh	r3, [r4, #12]
 800b11c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b120:	0719      	lsls	r1, r3, #28
 800b122:	d42c      	bmi.n	800b17e <__swsetup_r+0x82>
 800b124:	06dd      	lsls	r5, r3, #27
 800b126:	d411      	bmi.n	800b14c <__swsetup_r+0x50>
 800b128:	2309      	movs	r3, #9
 800b12a:	6033      	str	r3, [r6, #0]
 800b12c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b130:	81a3      	strh	r3, [r4, #12]
 800b132:	f04f 30ff 	mov.w	r0, #4294967295
 800b136:	e03e      	b.n	800b1b6 <__swsetup_r+0xba>
 800b138:	4b25      	ldr	r3, [pc, #148]	; (800b1d0 <__swsetup_r+0xd4>)
 800b13a:	429c      	cmp	r4, r3
 800b13c:	d101      	bne.n	800b142 <__swsetup_r+0x46>
 800b13e:	68ac      	ldr	r4, [r5, #8]
 800b140:	e7eb      	b.n	800b11a <__swsetup_r+0x1e>
 800b142:	4b24      	ldr	r3, [pc, #144]	; (800b1d4 <__swsetup_r+0xd8>)
 800b144:	429c      	cmp	r4, r3
 800b146:	bf08      	it	eq
 800b148:	68ec      	ldreq	r4, [r5, #12]
 800b14a:	e7e6      	b.n	800b11a <__swsetup_r+0x1e>
 800b14c:	0758      	lsls	r0, r3, #29
 800b14e:	d512      	bpl.n	800b176 <__swsetup_r+0x7a>
 800b150:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b152:	b141      	cbz	r1, 800b166 <__swsetup_r+0x6a>
 800b154:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b158:	4299      	cmp	r1, r3
 800b15a:	d002      	beq.n	800b162 <__swsetup_r+0x66>
 800b15c:	4630      	mov	r0, r6
 800b15e:	f7ff fb6f 	bl	800a840 <_free_r>
 800b162:	2300      	movs	r3, #0
 800b164:	6363      	str	r3, [r4, #52]	; 0x34
 800b166:	89a3      	ldrh	r3, [r4, #12]
 800b168:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b16c:	81a3      	strh	r3, [r4, #12]
 800b16e:	2300      	movs	r3, #0
 800b170:	6063      	str	r3, [r4, #4]
 800b172:	6923      	ldr	r3, [r4, #16]
 800b174:	6023      	str	r3, [r4, #0]
 800b176:	89a3      	ldrh	r3, [r4, #12]
 800b178:	f043 0308 	orr.w	r3, r3, #8
 800b17c:	81a3      	strh	r3, [r4, #12]
 800b17e:	6923      	ldr	r3, [r4, #16]
 800b180:	b94b      	cbnz	r3, 800b196 <__swsetup_r+0x9a>
 800b182:	89a3      	ldrh	r3, [r4, #12]
 800b184:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b188:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b18c:	d003      	beq.n	800b196 <__swsetup_r+0x9a>
 800b18e:	4621      	mov	r1, r4
 800b190:	4630      	mov	r0, r6
 800b192:	f000 fa07 	bl	800b5a4 <__smakebuf_r>
 800b196:	89a0      	ldrh	r0, [r4, #12]
 800b198:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b19c:	f010 0301 	ands.w	r3, r0, #1
 800b1a0:	d00a      	beq.n	800b1b8 <__swsetup_r+0xbc>
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	60a3      	str	r3, [r4, #8]
 800b1a6:	6963      	ldr	r3, [r4, #20]
 800b1a8:	425b      	negs	r3, r3
 800b1aa:	61a3      	str	r3, [r4, #24]
 800b1ac:	6923      	ldr	r3, [r4, #16]
 800b1ae:	b943      	cbnz	r3, 800b1c2 <__swsetup_r+0xc6>
 800b1b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b1b4:	d1ba      	bne.n	800b12c <__swsetup_r+0x30>
 800b1b6:	bd70      	pop	{r4, r5, r6, pc}
 800b1b8:	0781      	lsls	r1, r0, #30
 800b1ba:	bf58      	it	pl
 800b1bc:	6963      	ldrpl	r3, [r4, #20]
 800b1be:	60a3      	str	r3, [r4, #8]
 800b1c0:	e7f4      	b.n	800b1ac <__swsetup_r+0xb0>
 800b1c2:	2000      	movs	r0, #0
 800b1c4:	e7f7      	b.n	800b1b6 <__swsetup_r+0xba>
 800b1c6:	bf00      	nop
 800b1c8:	2000000c 	.word	0x2000000c
 800b1cc:	0800cba4 	.word	0x0800cba4
 800b1d0:	0800cbc4 	.word	0x0800cbc4
 800b1d4:	0800cb84 	.word	0x0800cb84

0800b1d8 <abort>:
 800b1d8:	b508      	push	{r3, lr}
 800b1da:	2006      	movs	r0, #6
 800b1dc:	f000 fa52 	bl	800b684 <raise>
 800b1e0:	2001      	movs	r0, #1
 800b1e2:	f7f7 fc9d 	bl	8002b20 <_exit>
	...

0800b1e8 <__sflush_r>:
 800b1e8:	898a      	ldrh	r2, [r1, #12]
 800b1ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1ee:	4605      	mov	r5, r0
 800b1f0:	0710      	lsls	r0, r2, #28
 800b1f2:	460c      	mov	r4, r1
 800b1f4:	d458      	bmi.n	800b2a8 <__sflush_r+0xc0>
 800b1f6:	684b      	ldr	r3, [r1, #4]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	dc05      	bgt.n	800b208 <__sflush_r+0x20>
 800b1fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	dc02      	bgt.n	800b208 <__sflush_r+0x20>
 800b202:	2000      	movs	r0, #0
 800b204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b208:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b20a:	2e00      	cmp	r6, #0
 800b20c:	d0f9      	beq.n	800b202 <__sflush_r+0x1a>
 800b20e:	2300      	movs	r3, #0
 800b210:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b214:	682f      	ldr	r7, [r5, #0]
 800b216:	602b      	str	r3, [r5, #0]
 800b218:	d032      	beq.n	800b280 <__sflush_r+0x98>
 800b21a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b21c:	89a3      	ldrh	r3, [r4, #12]
 800b21e:	075a      	lsls	r2, r3, #29
 800b220:	d505      	bpl.n	800b22e <__sflush_r+0x46>
 800b222:	6863      	ldr	r3, [r4, #4]
 800b224:	1ac0      	subs	r0, r0, r3
 800b226:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b228:	b10b      	cbz	r3, 800b22e <__sflush_r+0x46>
 800b22a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b22c:	1ac0      	subs	r0, r0, r3
 800b22e:	2300      	movs	r3, #0
 800b230:	4602      	mov	r2, r0
 800b232:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b234:	6a21      	ldr	r1, [r4, #32]
 800b236:	4628      	mov	r0, r5
 800b238:	47b0      	blx	r6
 800b23a:	1c43      	adds	r3, r0, #1
 800b23c:	89a3      	ldrh	r3, [r4, #12]
 800b23e:	d106      	bne.n	800b24e <__sflush_r+0x66>
 800b240:	6829      	ldr	r1, [r5, #0]
 800b242:	291d      	cmp	r1, #29
 800b244:	d82c      	bhi.n	800b2a0 <__sflush_r+0xb8>
 800b246:	4a2a      	ldr	r2, [pc, #168]	; (800b2f0 <__sflush_r+0x108>)
 800b248:	40ca      	lsrs	r2, r1
 800b24a:	07d6      	lsls	r6, r2, #31
 800b24c:	d528      	bpl.n	800b2a0 <__sflush_r+0xb8>
 800b24e:	2200      	movs	r2, #0
 800b250:	6062      	str	r2, [r4, #4]
 800b252:	04d9      	lsls	r1, r3, #19
 800b254:	6922      	ldr	r2, [r4, #16]
 800b256:	6022      	str	r2, [r4, #0]
 800b258:	d504      	bpl.n	800b264 <__sflush_r+0x7c>
 800b25a:	1c42      	adds	r2, r0, #1
 800b25c:	d101      	bne.n	800b262 <__sflush_r+0x7a>
 800b25e:	682b      	ldr	r3, [r5, #0]
 800b260:	b903      	cbnz	r3, 800b264 <__sflush_r+0x7c>
 800b262:	6560      	str	r0, [r4, #84]	; 0x54
 800b264:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b266:	602f      	str	r7, [r5, #0]
 800b268:	2900      	cmp	r1, #0
 800b26a:	d0ca      	beq.n	800b202 <__sflush_r+0x1a>
 800b26c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b270:	4299      	cmp	r1, r3
 800b272:	d002      	beq.n	800b27a <__sflush_r+0x92>
 800b274:	4628      	mov	r0, r5
 800b276:	f7ff fae3 	bl	800a840 <_free_r>
 800b27a:	2000      	movs	r0, #0
 800b27c:	6360      	str	r0, [r4, #52]	; 0x34
 800b27e:	e7c1      	b.n	800b204 <__sflush_r+0x1c>
 800b280:	6a21      	ldr	r1, [r4, #32]
 800b282:	2301      	movs	r3, #1
 800b284:	4628      	mov	r0, r5
 800b286:	47b0      	blx	r6
 800b288:	1c41      	adds	r1, r0, #1
 800b28a:	d1c7      	bne.n	800b21c <__sflush_r+0x34>
 800b28c:	682b      	ldr	r3, [r5, #0]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d0c4      	beq.n	800b21c <__sflush_r+0x34>
 800b292:	2b1d      	cmp	r3, #29
 800b294:	d001      	beq.n	800b29a <__sflush_r+0xb2>
 800b296:	2b16      	cmp	r3, #22
 800b298:	d101      	bne.n	800b29e <__sflush_r+0xb6>
 800b29a:	602f      	str	r7, [r5, #0]
 800b29c:	e7b1      	b.n	800b202 <__sflush_r+0x1a>
 800b29e:	89a3      	ldrh	r3, [r4, #12]
 800b2a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b2a4:	81a3      	strh	r3, [r4, #12]
 800b2a6:	e7ad      	b.n	800b204 <__sflush_r+0x1c>
 800b2a8:	690f      	ldr	r7, [r1, #16]
 800b2aa:	2f00      	cmp	r7, #0
 800b2ac:	d0a9      	beq.n	800b202 <__sflush_r+0x1a>
 800b2ae:	0793      	lsls	r3, r2, #30
 800b2b0:	680e      	ldr	r6, [r1, #0]
 800b2b2:	bf08      	it	eq
 800b2b4:	694b      	ldreq	r3, [r1, #20]
 800b2b6:	600f      	str	r7, [r1, #0]
 800b2b8:	bf18      	it	ne
 800b2ba:	2300      	movne	r3, #0
 800b2bc:	eba6 0807 	sub.w	r8, r6, r7
 800b2c0:	608b      	str	r3, [r1, #8]
 800b2c2:	f1b8 0f00 	cmp.w	r8, #0
 800b2c6:	dd9c      	ble.n	800b202 <__sflush_r+0x1a>
 800b2c8:	6a21      	ldr	r1, [r4, #32]
 800b2ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b2cc:	4643      	mov	r3, r8
 800b2ce:	463a      	mov	r2, r7
 800b2d0:	4628      	mov	r0, r5
 800b2d2:	47b0      	blx	r6
 800b2d4:	2800      	cmp	r0, #0
 800b2d6:	dc06      	bgt.n	800b2e6 <__sflush_r+0xfe>
 800b2d8:	89a3      	ldrh	r3, [r4, #12]
 800b2da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b2de:	81a3      	strh	r3, [r4, #12]
 800b2e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e4:	e78e      	b.n	800b204 <__sflush_r+0x1c>
 800b2e6:	4407      	add	r7, r0
 800b2e8:	eba8 0800 	sub.w	r8, r8, r0
 800b2ec:	e7e9      	b.n	800b2c2 <__sflush_r+0xda>
 800b2ee:	bf00      	nop
 800b2f0:	20400001 	.word	0x20400001

0800b2f4 <_fflush_r>:
 800b2f4:	b538      	push	{r3, r4, r5, lr}
 800b2f6:	690b      	ldr	r3, [r1, #16]
 800b2f8:	4605      	mov	r5, r0
 800b2fa:	460c      	mov	r4, r1
 800b2fc:	b913      	cbnz	r3, 800b304 <_fflush_r+0x10>
 800b2fe:	2500      	movs	r5, #0
 800b300:	4628      	mov	r0, r5
 800b302:	bd38      	pop	{r3, r4, r5, pc}
 800b304:	b118      	cbz	r0, 800b30e <_fflush_r+0x1a>
 800b306:	6983      	ldr	r3, [r0, #24]
 800b308:	b90b      	cbnz	r3, 800b30e <_fflush_r+0x1a>
 800b30a:	f000 f887 	bl	800b41c <__sinit>
 800b30e:	4b14      	ldr	r3, [pc, #80]	; (800b360 <_fflush_r+0x6c>)
 800b310:	429c      	cmp	r4, r3
 800b312:	d11b      	bne.n	800b34c <_fflush_r+0x58>
 800b314:	686c      	ldr	r4, [r5, #4]
 800b316:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d0ef      	beq.n	800b2fe <_fflush_r+0xa>
 800b31e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b320:	07d0      	lsls	r0, r2, #31
 800b322:	d404      	bmi.n	800b32e <_fflush_r+0x3a>
 800b324:	0599      	lsls	r1, r3, #22
 800b326:	d402      	bmi.n	800b32e <_fflush_r+0x3a>
 800b328:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b32a:	f000 f915 	bl	800b558 <__retarget_lock_acquire_recursive>
 800b32e:	4628      	mov	r0, r5
 800b330:	4621      	mov	r1, r4
 800b332:	f7ff ff59 	bl	800b1e8 <__sflush_r>
 800b336:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b338:	07da      	lsls	r2, r3, #31
 800b33a:	4605      	mov	r5, r0
 800b33c:	d4e0      	bmi.n	800b300 <_fflush_r+0xc>
 800b33e:	89a3      	ldrh	r3, [r4, #12]
 800b340:	059b      	lsls	r3, r3, #22
 800b342:	d4dd      	bmi.n	800b300 <_fflush_r+0xc>
 800b344:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b346:	f000 f908 	bl	800b55a <__retarget_lock_release_recursive>
 800b34a:	e7d9      	b.n	800b300 <_fflush_r+0xc>
 800b34c:	4b05      	ldr	r3, [pc, #20]	; (800b364 <_fflush_r+0x70>)
 800b34e:	429c      	cmp	r4, r3
 800b350:	d101      	bne.n	800b356 <_fflush_r+0x62>
 800b352:	68ac      	ldr	r4, [r5, #8]
 800b354:	e7df      	b.n	800b316 <_fflush_r+0x22>
 800b356:	4b04      	ldr	r3, [pc, #16]	; (800b368 <_fflush_r+0x74>)
 800b358:	429c      	cmp	r4, r3
 800b35a:	bf08      	it	eq
 800b35c:	68ec      	ldreq	r4, [r5, #12]
 800b35e:	e7da      	b.n	800b316 <_fflush_r+0x22>
 800b360:	0800cba4 	.word	0x0800cba4
 800b364:	0800cbc4 	.word	0x0800cbc4
 800b368:	0800cb84 	.word	0x0800cb84

0800b36c <std>:
 800b36c:	2300      	movs	r3, #0
 800b36e:	b510      	push	{r4, lr}
 800b370:	4604      	mov	r4, r0
 800b372:	e9c0 3300 	strd	r3, r3, [r0]
 800b376:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b37a:	6083      	str	r3, [r0, #8]
 800b37c:	8181      	strh	r1, [r0, #12]
 800b37e:	6643      	str	r3, [r0, #100]	; 0x64
 800b380:	81c2      	strh	r2, [r0, #14]
 800b382:	6183      	str	r3, [r0, #24]
 800b384:	4619      	mov	r1, r3
 800b386:	2208      	movs	r2, #8
 800b388:	305c      	adds	r0, #92	; 0x5c
 800b38a:	f7fd fb9b 	bl	8008ac4 <memset>
 800b38e:	4b05      	ldr	r3, [pc, #20]	; (800b3a4 <std+0x38>)
 800b390:	6263      	str	r3, [r4, #36]	; 0x24
 800b392:	4b05      	ldr	r3, [pc, #20]	; (800b3a8 <std+0x3c>)
 800b394:	62a3      	str	r3, [r4, #40]	; 0x28
 800b396:	4b05      	ldr	r3, [pc, #20]	; (800b3ac <std+0x40>)
 800b398:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b39a:	4b05      	ldr	r3, [pc, #20]	; (800b3b0 <std+0x44>)
 800b39c:	6224      	str	r4, [r4, #32]
 800b39e:	6323      	str	r3, [r4, #48]	; 0x30
 800b3a0:	bd10      	pop	{r4, pc}
 800b3a2:	bf00      	nop
 800b3a4:	0800b6bd 	.word	0x0800b6bd
 800b3a8:	0800b6df 	.word	0x0800b6df
 800b3ac:	0800b717 	.word	0x0800b717
 800b3b0:	0800b73b 	.word	0x0800b73b

0800b3b4 <_cleanup_r>:
 800b3b4:	4901      	ldr	r1, [pc, #4]	; (800b3bc <_cleanup_r+0x8>)
 800b3b6:	f000 b8af 	b.w	800b518 <_fwalk_reent>
 800b3ba:	bf00      	nop
 800b3bc:	0800b2f5 	.word	0x0800b2f5

0800b3c0 <__sfmoreglue>:
 800b3c0:	b570      	push	{r4, r5, r6, lr}
 800b3c2:	1e4a      	subs	r2, r1, #1
 800b3c4:	2568      	movs	r5, #104	; 0x68
 800b3c6:	4355      	muls	r5, r2
 800b3c8:	460e      	mov	r6, r1
 800b3ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b3ce:	f7ff fa87 	bl	800a8e0 <_malloc_r>
 800b3d2:	4604      	mov	r4, r0
 800b3d4:	b140      	cbz	r0, 800b3e8 <__sfmoreglue+0x28>
 800b3d6:	2100      	movs	r1, #0
 800b3d8:	e9c0 1600 	strd	r1, r6, [r0]
 800b3dc:	300c      	adds	r0, #12
 800b3de:	60a0      	str	r0, [r4, #8]
 800b3e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b3e4:	f7fd fb6e 	bl	8008ac4 <memset>
 800b3e8:	4620      	mov	r0, r4
 800b3ea:	bd70      	pop	{r4, r5, r6, pc}

0800b3ec <__sfp_lock_acquire>:
 800b3ec:	4801      	ldr	r0, [pc, #4]	; (800b3f4 <__sfp_lock_acquire+0x8>)
 800b3ee:	f000 b8b3 	b.w	800b558 <__retarget_lock_acquire_recursive>
 800b3f2:	bf00      	nop
 800b3f4:	20000520 	.word	0x20000520

0800b3f8 <__sfp_lock_release>:
 800b3f8:	4801      	ldr	r0, [pc, #4]	; (800b400 <__sfp_lock_release+0x8>)
 800b3fa:	f000 b8ae 	b.w	800b55a <__retarget_lock_release_recursive>
 800b3fe:	bf00      	nop
 800b400:	20000520 	.word	0x20000520

0800b404 <__sinit_lock_acquire>:
 800b404:	4801      	ldr	r0, [pc, #4]	; (800b40c <__sinit_lock_acquire+0x8>)
 800b406:	f000 b8a7 	b.w	800b558 <__retarget_lock_acquire_recursive>
 800b40a:	bf00      	nop
 800b40c:	2000051b 	.word	0x2000051b

0800b410 <__sinit_lock_release>:
 800b410:	4801      	ldr	r0, [pc, #4]	; (800b418 <__sinit_lock_release+0x8>)
 800b412:	f000 b8a2 	b.w	800b55a <__retarget_lock_release_recursive>
 800b416:	bf00      	nop
 800b418:	2000051b 	.word	0x2000051b

0800b41c <__sinit>:
 800b41c:	b510      	push	{r4, lr}
 800b41e:	4604      	mov	r4, r0
 800b420:	f7ff fff0 	bl	800b404 <__sinit_lock_acquire>
 800b424:	69a3      	ldr	r3, [r4, #24]
 800b426:	b11b      	cbz	r3, 800b430 <__sinit+0x14>
 800b428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b42c:	f7ff bff0 	b.w	800b410 <__sinit_lock_release>
 800b430:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b434:	6523      	str	r3, [r4, #80]	; 0x50
 800b436:	4b13      	ldr	r3, [pc, #76]	; (800b484 <__sinit+0x68>)
 800b438:	4a13      	ldr	r2, [pc, #76]	; (800b488 <__sinit+0x6c>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	62a2      	str	r2, [r4, #40]	; 0x28
 800b43e:	42a3      	cmp	r3, r4
 800b440:	bf04      	itt	eq
 800b442:	2301      	moveq	r3, #1
 800b444:	61a3      	streq	r3, [r4, #24]
 800b446:	4620      	mov	r0, r4
 800b448:	f000 f820 	bl	800b48c <__sfp>
 800b44c:	6060      	str	r0, [r4, #4]
 800b44e:	4620      	mov	r0, r4
 800b450:	f000 f81c 	bl	800b48c <__sfp>
 800b454:	60a0      	str	r0, [r4, #8]
 800b456:	4620      	mov	r0, r4
 800b458:	f000 f818 	bl	800b48c <__sfp>
 800b45c:	2200      	movs	r2, #0
 800b45e:	60e0      	str	r0, [r4, #12]
 800b460:	2104      	movs	r1, #4
 800b462:	6860      	ldr	r0, [r4, #4]
 800b464:	f7ff ff82 	bl	800b36c <std>
 800b468:	68a0      	ldr	r0, [r4, #8]
 800b46a:	2201      	movs	r2, #1
 800b46c:	2109      	movs	r1, #9
 800b46e:	f7ff ff7d 	bl	800b36c <std>
 800b472:	68e0      	ldr	r0, [r4, #12]
 800b474:	2202      	movs	r2, #2
 800b476:	2112      	movs	r1, #18
 800b478:	f7ff ff78 	bl	800b36c <std>
 800b47c:	2301      	movs	r3, #1
 800b47e:	61a3      	str	r3, [r4, #24]
 800b480:	e7d2      	b.n	800b428 <__sinit+0xc>
 800b482:	bf00      	nop
 800b484:	0800c800 	.word	0x0800c800
 800b488:	0800b3b5 	.word	0x0800b3b5

0800b48c <__sfp>:
 800b48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b48e:	4607      	mov	r7, r0
 800b490:	f7ff ffac 	bl	800b3ec <__sfp_lock_acquire>
 800b494:	4b1e      	ldr	r3, [pc, #120]	; (800b510 <__sfp+0x84>)
 800b496:	681e      	ldr	r6, [r3, #0]
 800b498:	69b3      	ldr	r3, [r6, #24]
 800b49a:	b913      	cbnz	r3, 800b4a2 <__sfp+0x16>
 800b49c:	4630      	mov	r0, r6
 800b49e:	f7ff ffbd 	bl	800b41c <__sinit>
 800b4a2:	3648      	adds	r6, #72	; 0x48
 800b4a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b4a8:	3b01      	subs	r3, #1
 800b4aa:	d503      	bpl.n	800b4b4 <__sfp+0x28>
 800b4ac:	6833      	ldr	r3, [r6, #0]
 800b4ae:	b30b      	cbz	r3, 800b4f4 <__sfp+0x68>
 800b4b0:	6836      	ldr	r6, [r6, #0]
 800b4b2:	e7f7      	b.n	800b4a4 <__sfp+0x18>
 800b4b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b4b8:	b9d5      	cbnz	r5, 800b4f0 <__sfp+0x64>
 800b4ba:	4b16      	ldr	r3, [pc, #88]	; (800b514 <__sfp+0x88>)
 800b4bc:	60e3      	str	r3, [r4, #12]
 800b4be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b4c2:	6665      	str	r5, [r4, #100]	; 0x64
 800b4c4:	f000 f847 	bl	800b556 <__retarget_lock_init_recursive>
 800b4c8:	f7ff ff96 	bl	800b3f8 <__sfp_lock_release>
 800b4cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b4d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b4d4:	6025      	str	r5, [r4, #0]
 800b4d6:	61a5      	str	r5, [r4, #24]
 800b4d8:	2208      	movs	r2, #8
 800b4da:	4629      	mov	r1, r5
 800b4dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b4e0:	f7fd faf0 	bl	8008ac4 <memset>
 800b4e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b4e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b4ec:	4620      	mov	r0, r4
 800b4ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4f0:	3468      	adds	r4, #104	; 0x68
 800b4f2:	e7d9      	b.n	800b4a8 <__sfp+0x1c>
 800b4f4:	2104      	movs	r1, #4
 800b4f6:	4638      	mov	r0, r7
 800b4f8:	f7ff ff62 	bl	800b3c0 <__sfmoreglue>
 800b4fc:	4604      	mov	r4, r0
 800b4fe:	6030      	str	r0, [r6, #0]
 800b500:	2800      	cmp	r0, #0
 800b502:	d1d5      	bne.n	800b4b0 <__sfp+0x24>
 800b504:	f7ff ff78 	bl	800b3f8 <__sfp_lock_release>
 800b508:	230c      	movs	r3, #12
 800b50a:	603b      	str	r3, [r7, #0]
 800b50c:	e7ee      	b.n	800b4ec <__sfp+0x60>
 800b50e:	bf00      	nop
 800b510:	0800c800 	.word	0x0800c800
 800b514:	ffff0001 	.word	0xffff0001

0800b518 <_fwalk_reent>:
 800b518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b51c:	4606      	mov	r6, r0
 800b51e:	4688      	mov	r8, r1
 800b520:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b524:	2700      	movs	r7, #0
 800b526:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b52a:	f1b9 0901 	subs.w	r9, r9, #1
 800b52e:	d505      	bpl.n	800b53c <_fwalk_reent+0x24>
 800b530:	6824      	ldr	r4, [r4, #0]
 800b532:	2c00      	cmp	r4, #0
 800b534:	d1f7      	bne.n	800b526 <_fwalk_reent+0xe>
 800b536:	4638      	mov	r0, r7
 800b538:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b53c:	89ab      	ldrh	r3, [r5, #12]
 800b53e:	2b01      	cmp	r3, #1
 800b540:	d907      	bls.n	800b552 <_fwalk_reent+0x3a>
 800b542:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b546:	3301      	adds	r3, #1
 800b548:	d003      	beq.n	800b552 <_fwalk_reent+0x3a>
 800b54a:	4629      	mov	r1, r5
 800b54c:	4630      	mov	r0, r6
 800b54e:	47c0      	blx	r8
 800b550:	4307      	orrs	r7, r0
 800b552:	3568      	adds	r5, #104	; 0x68
 800b554:	e7e9      	b.n	800b52a <_fwalk_reent+0x12>

0800b556 <__retarget_lock_init_recursive>:
 800b556:	4770      	bx	lr

0800b558 <__retarget_lock_acquire_recursive>:
 800b558:	4770      	bx	lr

0800b55a <__retarget_lock_release_recursive>:
 800b55a:	4770      	bx	lr

0800b55c <__swhatbuf_r>:
 800b55c:	b570      	push	{r4, r5, r6, lr}
 800b55e:	460e      	mov	r6, r1
 800b560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b564:	2900      	cmp	r1, #0
 800b566:	b096      	sub	sp, #88	; 0x58
 800b568:	4614      	mov	r4, r2
 800b56a:	461d      	mov	r5, r3
 800b56c:	da07      	bge.n	800b57e <__swhatbuf_r+0x22>
 800b56e:	2300      	movs	r3, #0
 800b570:	602b      	str	r3, [r5, #0]
 800b572:	89b3      	ldrh	r3, [r6, #12]
 800b574:	061a      	lsls	r2, r3, #24
 800b576:	d410      	bmi.n	800b59a <__swhatbuf_r+0x3e>
 800b578:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b57c:	e00e      	b.n	800b59c <__swhatbuf_r+0x40>
 800b57e:	466a      	mov	r2, sp
 800b580:	f000 f902 	bl	800b788 <_fstat_r>
 800b584:	2800      	cmp	r0, #0
 800b586:	dbf2      	blt.n	800b56e <__swhatbuf_r+0x12>
 800b588:	9a01      	ldr	r2, [sp, #4]
 800b58a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b58e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b592:	425a      	negs	r2, r3
 800b594:	415a      	adcs	r2, r3
 800b596:	602a      	str	r2, [r5, #0]
 800b598:	e7ee      	b.n	800b578 <__swhatbuf_r+0x1c>
 800b59a:	2340      	movs	r3, #64	; 0x40
 800b59c:	2000      	movs	r0, #0
 800b59e:	6023      	str	r3, [r4, #0]
 800b5a0:	b016      	add	sp, #88	; 0x58
 800b5a2:	bd70      	pop	{r4, r5, r6, pc}

0800b5a4 <__smakebuf_r>:
 800b5a4:	898b      	ldrh	r3, [r1, #12]
 800b5a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b5a8:	079d      	lsls	r5, r3, #30
 800b5aa:	4606      	mov	r6, r0
 800b5ac:	460c      	mov	r4, r1
 800b5ae:	d507      	bpl.n	800b5c0 <__smakebuf_r+0x1c>
 800b5b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b5b4:	6023      	str	r3, [r4, #0]
 800b5b6:	6123      	str	r3, [r4, #16]
 800b5b8:	2301      	movs	r3, #1
 800b5ba:	6163      	str	r3, [r4, #20]
 800b5bc:	b002      	add	sp, #8
 800b5be:	bd70      	pop	{r4, r5, r6, pc}
 800b5c0:	ab01      	add	r3, sp, #4
 800b5c2:	466a      	mov	r2, sp
 800b5c4:	f7ff ffca 	bl	800b55c <__swhatbuf_r>
 800b5c8:	9900      	ldr	r1, [sp, #0]
 800b5ca:	4605      	mov	r5, r0
 800b5cc:	4630      	mov	r0, r6
 800b5ce:	f7ff f987 	bl	800a8e0 <_malloc_r>
 800b5d2:	b948      	cbnz	r0, 800b5e8 <__smakebuf_r+0x44>
 800b5d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5d8:	059a      	lsls	r2, r3, #22
 800b5da:	d4ef      	bmi.n	800b5bc <__smakebuf_r+0x18>
 800b5dc:	f023 0303 	bic.w	r3, r3, #3
 800b5e0:	f043 0302 	orr.w	r3, r3, #2
 800b5e4:	81a3      	strh	r3, [r4, #12]
 800b5e6:	e7e3      	b.n	800b5b0 <__smakebuf_r+0xc>
 800b5e8:	4b0d      	ldr	r3, [pc, #52]	; (800b620 <__smakebuf_r+0x7c>)
 800b5ea:	62b3      	str	r3, [r6, #40]	; 0x28
 800b5ec:	89a3      	ldrh	r3, [r4, #12]
 800b5ee:	6020      	str	r0, [r4, #0]
 800b5f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5f4:	81a3      	strh	r3, [r4, #12]
 800b5f6:	9b00      	ldr	r3, [sp, #0]
 800b5f8:	6163      	str	r3, [r4, #20]
 800b5fa:	9b01      	ldr	r3, [sp, #4]
 800b5fc:	6120      	str	r0, [r4, #16]
 800b5fe:	b15b      	cbz	r3, 800b618 <__smakebuf_r+0x74>
 800b600:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b604:	4630      	mov	r0, r6
 800b606:	f000 f8d1 	bl	800b7ac <_isatty_r>
 800b60a:	b128      	cbz	r0, 800b618 <__smakebuf_r+0x74>
 800b60c:	89a3      	ldrh	r3, [r4, #12]
 800b60e:	f023 0303 	bic.w	r3, r3, #3
 800b612:	f043 0301 	orr.w	r3, r3, #1
 800b616:	81a3      	strh	r3, [r4, #12]
 800b618:	89a0      	ldrh	r0, [r4, #12]
 800b61a:	4305      	orrs	r5, r0
 800b61c:	81a5      	strh	r5, [r4, #12]
 800b61e:	e7cd      	b.n	800b5bc <__smakebuf_r+0x18>
 800b620:	0800b3b5 	.word	0x0800b3b5

0800b624 <_malloc_usable_size_r>:
 800b624:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b628:	1f18      	subs	r0, r3, #4
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	bfbc      	itt	lt
 800b62e:	580b      	ldrlt	r3, [r1, r0]
 800b630:	18c0      	addlt	r0, r0, r3
 800b632:	4770      	bx	lr

0800b634 <_raise_r>:
 800b634:	291f      	cmp	r1, #31
 800b636:	b538      	push	{r3, r4, r5, lr}
 800b638:	4604      	mov	r4, r0
 800b63a:	460d      	mov	r5, r1
 800b63c:	d904      	bls.n	800b648 <_raise_r+0x14>
 800b63e:	2316      	movs	r3, #22
 800b640:	6003      	str	r3, [r0, #0]
 800b642:	f04f 30ff 	mov.w	r0, #4294967295
 800b646:	bd38      	pop	{r3, r4, r5, pc}
 800b648:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b64a:	b112      	cbz	r2, 800b652 <_raise_r+0x1e>
 800b64c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b650:	b94b      	cbnz	r3, 800b666 <_raise_r+0x32>
 800b652:	4620      	mov	r0, r4
 800b654:	f000 f830 	bl	800b6b8 <_getpid_r>
 800b658:	462a      	mov	r2, r5
 800b65a:	4601      	mov	r1, r0
 800b65c:	4620      	mov	r0, r4
 800b65e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b662:	f000 b817 	b.w	800b694 <_kill_r>
 800b666:	2b01      	cmp	r3, #1
 800b668:	d00a      	beq.n	800b680 <_raise_r+0x4c>
 800b66a:	1c59      	adds	r1, r3, #1
 800b66c:	d103      	bne.n	800b676 <_raise_r+0x42>
 800b66e:	2316      	movs	r3, #22
 800b670:	6003      	str	r3, [r0, #0]
 800b672:	2001      	movs	r0, #1
 800b674:	e7e7      	b.n	800b646 <_raise_r+0x12>
 800b676:	2400      	movs	r4, #0
 800b678:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b67c:	4628      	mov	r0, r5
 800b67e:	4798      	blx	r3
 800b680:	2000      	movs	r0, #0
 800b682:	e7e0      	b.n	800b646 <_raise_r+0x12>

0800b684 <raise>:
 800b684:	4b02      	ldr	r3, [pc, #8]	; (800b690 <raise+0xc>)
 800b686:	4601      	mov	r1, r0
 800b688:	6818      	ldr	r0, [r3, #0]
 800b68a:	f7ff bfd3 	b.w	800b634 <_raise_r>
 800b68e:	bf00      	nop
 800b690:	2000000c 	.word	0x2000000c

0800b694 <_kill_r>:
 800b694:	b538      	push	{r3, r4, r5, lr}
 800b696:	4d07      	ldr	r5, [pc, #28]	; (800b6b4 <_kill_r+0x20>)
 800b698:	2300      	movs	r3, #0
 800b69a:	4604      	mov	r4, r0
 800b69c:	4608      	mov	r0, r1
 800b69e:	4611      	mov	r1, r2
 800b6a0:	602b      	str	r3, [r5, #0]
 800b6a2:	f7f7 fa2d 	bl	8002b00 <_kill>
 800b6a6:	1c43      	adds	r3, r0, #1
 800b6a8:	d102      	bne.n	800b6b0 <_kill_r+0x1c>
 800b6aa:	682b      	ldr	r3, [r5, #0]
 800b6ac:	b103      	cbz	r3, 800b6b0 <_kill_r+0x1c>
 800b6ae:	6023      	str	r3, [r4, #0]
 800b6b0:	bd38      	pop	{r3, r4, r5, pc}
 800b6b2:	bf00      	nop
 800b6b4:	20000514 	.word	0x20000514

0800b6b8 <_getpid_r>:
 800b6b8:	f7f7 ba1a 	b.w	8002af0 <_getpid>

0800b6bc <__sread>:
 800b6bc:	b510      	push	{r4, lr}
 800b6be:	460c      	mov	r4, r1
 800b6c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6c4:	f000 f894 	bl	800b7f0 <_read_r>
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	bfab      	itete	ge
 800b6cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b6ce:	89a3      	ldrhlt	r3, [r4, #12]
 800b6d0:	181b      	addge	r3, r3, r0
 800b6d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b6d6:	bfac      	ite	ge
 800b6d8:	6563      	strge	r3, [r4, #84]	; 0x54
 800b6da:	81a3      	strhlt	r3, [r4, #12]
 800b6dc:	bd10      	pop	{r4, pc}

0800b6de <__swrite>:
 800b6de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6e2:	461f      	mov	r7, r3
 800b6e4:	898b      	ldrh	r3, [r1, #12]
 800b6e6:	05db      	lsls	r3, r3, #23
 800b6e8:	4605      	mov	r5, r0
 800b6ea:	460c      	mov	r4, r1
 800b6ec:	4616      	mov	r6, r2
 800b6ee:	d505      	bpl.n	800b6fc <__swrite+0x1e>
 800b6f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6f4:	2302      	movs	r3, #2
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	f000 f868 	bl	800b7cc <_lseek_r>
 800b6fc:	89a3      	ldrh	r3, [r4, #12]
 800b6fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b702:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b706:	81a3      	strh	r3, [r4, #12]
 800b708:	4632      	mov	r2, r6
 800b70a:	463b      	mov	r3, r7
 800b70c:	4628      	mov	r0, r5
 800b70e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b712:	f000 b817 	b.w	800b744 <_write_r>

0800b716 <__sseek>:
 800b716:	b510      	push	{r4, lr}
 800b718:	460c      	mov	r4, r1
 800b71a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b71e:	f000 f855 	bl	800b7cc <_lseek_r>
 800b722:	1c43      	adds	r3, r0, #1
 800b724:	89a3      	ldrh	r3, [r4, #12]
 800b726:	bf15      	itete	ne
 800b728:	6560      	strne	r0, [r4, #84]	; 0x54
 800b72a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b72e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b732:	81a3      	strheq	r3, [r4, #12]
 800b734:	bf18      	it	ne
 800b736:	81a3      	strhne	r3, [r4, #12]
 800b738:	bd10      	pop	{r4, pc}

0800b73a <__sclose>:
 800b73a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b73e:	f000 b813 	b.w	800b768 <_close_r>
	...

0800b744 <_write_r>:
 800b744:	b538      	push	{r3, r4, r5, lr}
 800b746:	4d07      	ldr	r5, [pc, #28]	; (800b764 <_write_r+0x20>)
 800b748:	4604      	mov	r4, r0
 800b74a:	4608      	mov	r0, r1
 800b74c:	4611      	mov	r1, r2
 800b74e:	2200      	movs	r2, #0
 800b750:	602a      	str	r2, [r5, #0]
 800b752:	461a      	mov	r2, r3
 800b754:	f7f7 fa0b 	bl	8002b6e <_write>
 800b758:	1c43      	adds	r3, r0, #1
 800b75a:	d102      	bne.n	800b762 <_write_r+0x1e>
 800b75c:	682b      	ldr	r3, [r5, #0]
 800b75e:	b103      	cbz	r3, 800b762 <_write_r+0x1e>
 800b760:	6023      	str	r3, [r4, #0]
 800b762:	bd38      	pop	{r3, r4, r5, pc}
 800b764:	20000514 	.word	0x20000514

0800b768 <_close_r>:
 800b768:	b538      	push	{r3, r4, r5, lr}
 800b76a:	4d06      	ldr	r5, [pc, #24]	; (800b784 <_close_r+0x1c>)
 800b76c:	2300      	movs	r3, #0
 800b76e:	4604      	mov	r4, r0
 800b770:	4608      	mov	r0, r1
 800b772:	602b      	str	r3, [r5, #0]
 800b774:	f7f7 fa17 	bl	8002ba6 <_close>
 800b778:	1c43      	adds	r3, r0, #1
 800b77a:	d102      	bne.n	800b782 <_close_r+0x1a>
 800b77c:	682b      	ldr	r3, [r5, #0]
 800b77e:	b103      	cbz	r3, 800b782 <_close_r+0x1a>
 800b780:	6023      	str	r3, [r4, #0]
 800b782:	bd38      	pop	{r3, r4, r5, pc}
 800b784:	20000514 	.word	0x20000514

0800b788 <_fstat_r>:
 800b788:	b538      	push	{r3, r4, r5, lr}
 800b78a:	4d07      	ldr	r5, [pc, #28]	; (800b7a8 <_fstat_r+0x20>)
 800b78c:	2300      	movs	r3, #0
 800b78e:	4604      	mov	r4, r0
 800b790:	4608      	mov	r0, r1
 800b792:	4611      	mov	r1, r2
 800b794:	602b      	str	r3, [r5, #0]
 800b796:	f7f7 fa12 	bl	8002bbe <_fstat>
 800b79a:	1c43      	adds	r3, r0, #1
 800b79c:	d102      	bne.n	800b7a4 <_fstat_r+0x1c>
 800b79e:	682b      	ldr	r3, [r5, #0]
 800b7a0:	b103      	cbz	r3, 800b7a4 <_fstat_r+0x1c>
 800b7a2:	6023      	str	r3, [r4, #0]
 800b7a4:	bd38      	pop	{r3, r4, r5, pc}
 800b7a6:	bf00      	nop
 800b7a8:	20000514 	.word	0x20000514

0800b7ac <_isatty_r>:
 800b7ac:	b538      	push	{r3, r4, r5, lr}
 800b7ae:	4d06      	ldr	r5, [pc, #24]	; (800b7c8 <_isatty_r+0x1c>)
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	4604      	mov	r4, r0
 800b7b4:	4608      	mov	r0, r1
 800b7b6:	602b      	str	r3, [r5, #0]
 800b7b8:	f7f7 fa11 	bl	8002bde <_isatty>
 800b7bc:	1c43      	adds	r3, r0, #1
 800b7be:	d102      	bne.n	800b7c6 <_isatty_r+0x1a>
 800b7c0:	682b      	ldr	r3, [r5, #0]
 800b7c2:	b103      	cbz	r3, 800b7c6 <_isatty_r+0x1a>
 800b7c4:	6023      	str	r3, [r4, #0]
 800b7c6:	bd38      	pop	{r3, r4, r5, pc}
 800b7c8:	20000514 	.word	0x20000514

0800b7cc <_lseek_r>:
 800b7cc:	b538      	push	{r3, r4, r5, lr}
 800b7ce:	4d07      	ldr	r5, [pc, #28]	; (800b7ec <_lseek_r+0x20>)
 800b7d0:	4604      	mov	r4, r0
 800b7d2:	4608      	mov	r0, r1
 800b7d4:	4611      	mov	r1, r2
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	602a      	str	r2, [r5, #0]
 800b7da:	461a      	mov	r2, r3
 800b7dc:	f7f7 fa0a 	bl	8002bf4 <_lseek>
 800b7e0:	1c43      	adds	r3, r0, #1
 800b7e2:	d102      	bne.n	800b7ea <_lseek_r+0x1e>
 800b7e4:	682b      	ldr	r3, [r5, #0]
 800b7e6:	b103      	cbz	r3, 800b7ea <_lseek_r+0x1e>
 800b7e8:	6023      	str	r3, [r4, #0]
 800b7ea:	bd38      	pop	{r3, r4, r5, pc}
 800b7ec:	20000514 	.word	0x20000514

0800b7f0 <_read_r>:
 800b7f0:	b538      	push	{r3, r4, r5, lr}
 800b7f2:	4d07      	ldr	r5, [pc, #28]	; (800b810 <_read_r+0x20>)
 800b7f4:	4604      	mov	r4, r0
 800b7f6:	4608      	mov	r0, r1
 800b7f8:	4611      	mov	r1, r2
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	602a      	str	r2, [r5, #0]
 800b7fe:	461a      	mov	r2, r3
 800b800:	f7f7 f998 	bl	8002b34 <_read>
 800b804:	1c43      	adds	r3, r0, #1
 800b806:	d102      	bne.n	800b80e <_read_r+0x1e>
 800b808:	682b      	ldr	r3, [r5, #0]
 800b80a:	b103      	cbz	r3, 800b80e <_read_r+0x1e>
 800b80c:	6023      	str	r3, [r4, #0]
 800b80e:	bd38      	pop	{r3, r4, r5, pc}
 800b810:	20000514 	.word	0x20000514

0800b814 <pow>:
 800b814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b818:	ec59 8b10 	vmov	r8, r9, d0
 800b81c:	ec57 6b11 	vmov	r6, r7, d1
 800b820:	f000 f8a6 	bl	800b970 <__ieee754_pow>
 800b824:	4b4e      	ldr	r3, [pc, #312]	; (800b960 <pow+0x14c>)
 800b826:	f993 3000 	ldrsb.w	r3, [r3]
 800b82a:	3301      	adds	r3, #1
 800b82c:	ec55 4b10 	vmov	r4, r5, d0
 800b830:	d015      	beq.n	800b85e <pow+0x4a>
 800b832:	4632      	mov	r2, r6
 800b834:	463b      	mov	r3, r7
 800b836:	4630      	mov	r0, r6
 800b838:	4639      	mov	r1, r7
 800b83a:	f7f5 f987 	bl	8000b4c <__aeabi_dcmpun>
 800b83e:	b970      	cbnz	r0, 800b85e <pow+0x4a>
 800b840:	4642      	mov	r2, r8
 800b842:	464b      	mov	r3, r9
 800b844:	4640      	mov	r0, r8
 800b846:	4649      	mov	r1, r9
 800b848:	f7f5 f980 	bl	8000b4c <__aeabi_dcmpun>
 800b84c:	2200      	movs	r2, #0
 800b84e:	2300      	movs	r3, #0
 800b850:	b148      	cbz	r0, 800b866 <pow+0x52>
 800b852:	4630      	mov	r0, r6
 800b854:	4639      	mov	r1, r7
 800b856:	f7f5 f947 	bl	8000ae8 <__aeabi_dcmpeq>
 800b85a:	2800      	cmp	r0, #0
 800b85c:	d17d      	bne.n	800b95a <pow+0x146>
 800b85e:	ec45 4b10 	vmov	d0, r4, r5
 800b862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b866:	4640      	mov	r0, r8
 800b868:	4649      	mov	r1, r9
 800b86a:	f7f5 f93d 	bl	8000ae8 <__aeabi_dcmpeq>
 800b86e:	b1e0      	cbz	r0, 800b8aa <pow+0x96>
 800b870:	2200      	movs	r2, #0
 800b872:	2300      	movs	r3, #0
 800b874:	4630      	mov	r0, r6
 800b876:	4639      	mov	r1, r7
 800b878:	f7f5 f936 	bl	8000ae8 <__aeabi_dcmpeq>
 800b87c:	2800      	cmp	r0, #0
 800b87e:	d16c      	bne.n	800b95a <pow+0x146>
 800b880:	ec47 6b10 	vmov	d0, r6, r7
 800b884:	f000 fe53 	bl	800c52e <finite>
 800b888:	2800      	cmp	r0, #0
 800b88a:	d0e8      	beq.n	800b85e <pow+0x4a>
 800b88c:	2200      	movs	r2, #0
 800b88e:	2300      	movs	r3, #0
 800b890:	4630      	mov	r0, r6
 800b892:	4639      	mov	r1, r7
 800b894:	f7f5 f932 	bl	8000afc <__aeabi_dcmplt>
 800b898:	2800      	cmp	r0, #0
 800b89a:	d0e0      	beq.n	800b85e <pow+0x4a>
 800b89c:	f7fd f8e8 	bl	8008a70 <__errno>
 800b8a0:	2321      	movs	r3, #33	; 0x21
 800b8a2:	6003      	str	r3, [r0, #0]
 800b8a4:	2400      	movs	r4, #0
 800b8a6:	4d2f      	ldr	r5, [pc, #188]	; (800b964 <pow+0x150>)
 800b8a8:	e7d9      	b.n	800b85e <pow+0x4a>
 800b8aa:	ec45 4b10 	vmov	d0, r4, r5
 800b8ae:	f000 fe3e 	bl	800c52e <finite>
 800b8b2:	bbb8      	cbnz	r0, 800b924 <pow+0x110>
 800b8b4:	ec49 8b10 	vmov	d0, r8, r9
 800b8b8:	f000 fe39 	bl	800c52e <finite>
 800b8bc:	b390      	cbz	r0, 800b924 <pow+0x110>
 800b8be:	ec47 6b10 	vmov	d0, r6, r7
 800b8c2:	f000 fe34 	bl	800c52e <finite>
 800b8c6:	b368      	cbz	r0, 800b924 <pow+0x110>
 800b8c8:	4622      	mov	r2, r4
 800b8ca:	462b      	mov	r3, r5
 800b8cc:	4620      	mov	r0, r4
 800b8ce:	4629      	mov	r1, r5
 800b8d0:	f7f5 f93c 	bl	8000b4c <__aeabi_dcmpun>
 800b8d4:	b160      	cbz	r0, 800b8f0 <pow+0xdc>
 800b8d6:	f7fd f8cb 	bl	8008a70 <__errno>
 800b8da:	2321      	movs	r3, #33	; 0x21
 800b8dc:	6003      	str	r3, [r0, #0]
 800b8de:	2200      	movs	r2, #0
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	4610      	mov	r0, r2
 800b8e4:	4619      	mov	r1, r3
 800b8e6:	f7f4 ffc1 	bl	800086c <__aeabi_ddiv>
 800b8ea:	4604      	mov	r4, r0
 800b8ec:	460d      	mov	r5, r1
 800b8ee:	e7b6      	b.n	800b85e <pow+0x4a>
 800b8f0:	f7fd f8be 	bl	8008a70 <__errno>
 800b8f4:	2322      	movs	r3, #34	; 0x22
 800b8f6:	6003      	str	r3, [r0, #0]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	4640      	mov	r0, r8
 800b8fe:	4649      	mov	r1, r9
 800b900:	f7f5 f8fc 	bl	8000afc <__aeabi_dcmplt>
 800b904:	2400      	movs	r4, #0
 800b906:	b158      	cbz	r0, 800b920 <pow+0x10c>
 800b908:	ec47 6b10 	vmov	d0, r6, r7
 800b90c:	f000 fe24 	bl	800c558 <rint>
 800b910:	4632      	mov	r2, r6
 800b912:	ec51 0b10 	vmov	r0, r1, d0
 800b916:	463b      	mov	r3, r7
 800b918:	f7f5 f8e6 	bl	8000ae8 <__aeabi_dcmpeq>
 800b91c:	2800      	cmp	r0, #0
 800b91e:	d0c2      	beq.n	800b8a6 <pow+0x92>
 800b920:	4d11      	ldr	r5, [pc, #68]	; (800b968 <pow+0x154>)
 800b922:	e79c      	b.n	800b85e <pow+0x4a>
 800b924:	2200      	movs	r2, #0
 800b926:	2300      	movs	r3, #0
 800b928:	4620      	mov	r0, r4
 800b92a:	4629      	mov	r1, r5
 800b92c:	f7f5 f8dc 	bl	8000ae8 <__aeabi_dcmpeq>
 800b930:	2800      	cmp	r0, #0
 800b932:	d094      	beq.n	800b85e <pow+0x4a>
 800b934:	ec49 8b10 	vmov	d0, r8, r9
 800b938:	f000 fdf9 	bl	800c52e <finite>
 800b93c:	2800      	cmp	r0, #0
 800b93e:	d08e      	beq.n	800b85e <pow+0x4a>
 800b940:	ec47 6b10 	vmov	d0, r6, r7
 800b944:	f000 fdf3 	bl	800c52e <finite>
 800b948:	2800      	cmp	r0, #0
 800b94a:	d088      	beq.n	800b85e <pow+0x4a>
 800b94c:	f7fd f890 	bl	8008a70 <__errno>
 800b950:	2322      	movs	r3, #34	; 0x22
 800b952:	6003      	str	r3, [r0, #0]
 800b954:	2400      	movs	r4, #0
 800b956:	2500      	movs	r5, #0
 800b958:	e781      	b.n	800b85e <pow+0x4a>
 800b95a:	4d04      	ldr	r5, [pc, #16]	; (800b96c <pow+0x158>)
 800b95c:	2400      	movs	r4, #0
 800b95e:	e77e      	b.n	800b85e <pow+0x4a>
 800b960:	200001dc 	.word	0x200001dc
 800b964:	fff00000 	.word	0xfff00000
 800b968:	7ff00000 	.word	0x7ff00000
 800b96c:	3ff00000 	.word	0x3ff00000

0800b970 <__ieee754_pow>:
 800b970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b974:	ed2d 8b06 	vpush	{d8-d10}
 800b978:	b08d      	sub	sp, #52	; 0x34
 800b97a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800b97e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800b982:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800b986:	ea56 0100 	orrs.w	r1, r6, r0
 800b98a:	ec53 2b10 	vmov	r2, r3, d0
 800b98e:	f000 84d1 	beq.w	800c334 <__ieee754_pow+0x9c4>
 800b992:	497f      	ldr	r1, [pc, #508]	; (800bb90 <__ieee754_pow+0x220>)
 800b994:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800b998:	428c      	cmp	r4, r1
 800b99a:	ee10 8a10 	vmov	r8, s0
 800b99e:	4699      	mov	r9, r3
 800b9a0:	dc09      	bgt.n	800b9b6 <__ieee754_pow+0x46>
 800b9a2:	d103      	bne.n	800b9ac <__ieee754_pow+0x3c>
 800b9a4:	b97a      	cbnz	r2, 800b9c6 <__ieee754_pow+0x56>
 800b9a6:	42a6      	cmp	r6, r4
 800b9a8:	dd02      	ble.n	800b9b0 <__ieee754_pow+0x40>
 800b9aa:	e00c      	b.n	800b9c6 <__ieee754_pow+0x56>
 800b9ac:	428e      	cmp	r6, r1
 800b9ae:	dc02      	bgt.n	800b9b6 <__ieee754_pow+0x46>
 800b9b0:	428e      	cmp	r6, r1
 800b9b2:	d110      	bne.n	800b9d6 <__ieee754_pow+0x66>
 800b9b4:	b178      	cbz	r0, 800b9d6 <__ieee754_pow+0x66>
 800b9b6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b9ba:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b9be:	ea54 0308 	orrs.w	r3, r4, r8
 800b9c2:	f000 84b7 	beq.w	800c334 <__ieee754_pow+0x9c4>
 800b9c6:	4873      	ldr	r0, [pc, #460]	; (800bb94 <__ieee754_pow+0x224>)
 800b9c8:	b00d      	add	sp, #52	; 0x34
 800b9ca:	ecbd 8b06 	vpop	{d8-d10}
 800b9ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9d2:	f000 bdb9 	b.w	800c548 <nan>
 800b9d6:	f1b9 0f00 	cmp.w	r9, #0
 800b9da:	da36      	bge.n	800ba4a <__ieee754_pow+0xda>
 800b9dc:	496e      	ldr	r1, [pc, #440]	; (800bb98 <__ieee754_pow+0x228>)
 800b9de:	428e      	cmp	r6, r1
 800b9e0:	dc51      	bgt.n	800ba86 <__ieee754_pow+0x116>
 800b9e2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800b9e6:	428e      	cmp	r6, r1
 800b9e8:	f340 84af 	ble.w	800c34a <__ieee754_pow+0x9da>
 800b9ec:	1531      	asrs	r1, r6, #20
 800b9ee:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800b9f2:	2914      	cmp	r1, #20
 800b9f4:	dd0f      	ble.n	800ba16 <__ieee754_pow+0xa6>
 800b9f6:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800b9fa:	fa20 fc01 	lsr.w	ip, r0, r1
 800b9fe:	fa0c f101 	lsl.w	r1, ip, r1
 800ba02:	4281      	cmp	r1, r0
 800ba04:	f040 84a1 	bne.w	800c34a <__ieee754_pow+0x9da>
 800ba08:	f00c 0c01 	and.w	ip, ip, #1
 800ba0c:	f1cc 0102 	rsb	r1, ip, #2
 800ba10:	9100      	str	r1, [sp, #0]
 800ba12:	b180      	cbz	r0, 800ba36 <__ieee754_pow+0xc6>
 800ba14:	e059      	b.n	800baca <__ieee754_pow+0x15a>
 800ba16:	2800      	cmp	r0, #0
 800ba18:	d155      	bne.n	800bac6 <__ieee754_pow+0x156>
 800ba1a:	f1c1 0114 	rsb	r1, r1, #20
 800ba1e:	fa46 fc01 	asr.w	ip, r6, r1
 800ba22:	fa0c f101 	lsl.w	r1, ip, r1
 800ba26:	42b1      	cmp	r1, r6
 800ba28:	f040 848c 	bne.w	800c344 <__ieee754_pow+0x9d4>
 800ba2c:	f00c 0c01 	and.w	ip, ip, #1
 800ba30:	f1cc 0102 	rsb	r1, ip, #2
 800ba34:	9100      	str	r1, [sp, #0]
 800ba36:	4959      	ldr	r1, [pc, #356]	; (800bb9c <__ieee754_pow+0x22c>)
 800ba38:	428e      	cmp	r6, r1
 800ba3a:	d12d      	bne.n	800ba98 <__ieee754_pow+0x128>
 800ba3c:	2f00      	cmp	r7, #0
 800ba3e:	da79      	bge.n	800bb34 <__ieee754_pow+0x1c4>
 800ba40:	4956      	ldr	r1, [pc, #344]	; (800bb9c <__ieee754_pow+0x22c>)
 800ba42:	2000      	movs	r0, #0
 800ba44:	f7f4 ff12 	bl	800086c <__aeabi_ddiv>
 800ba48:	e016      	b.n	800ba78 <__ieee754_pow+0x108>
 800ba4a:	2100      	movs	r1, #0
 800ba4c:	9100      	str	r1, [sp, #0]
 800ba4e:	2800      	cmp	r0, #0
 800ba50:	d13b      	bne.n	800baca <__ieee754_pow+0x15a>
 800ba52:	494f      	ldr	r1, [pc, #316]	; (800bb90 <__ieee754_pow+0x220>)
 800ba54:	428e      	cmp	r6, r1
 800ba56:	d1ee      	bne.n	800ba36 <__ieee754_pow+0xc6>
 800ba58:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800ba5c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800ba60:	ea53 0308 	orrs.w	r3, r3, r8
 800ba64:	f000 8466 	beq.w	800c334 <__ieee754_pow+0x9c4>
 800ba68:	4b4d      	ldr	r3, [pc, #308]	; (800bba0 <__ieee754_pow+0x230>)
 800ba6a:	429c      	cmp	r4, r3
 800ba6c:	dd0d      	ble.n	800ba8a <__ieee754_pow+0x11a>
 800ba6e:	2f00      	cmp	r7, #0
 800ba70:	f280 8464 	bge.w	800c33c <__ieee754_pow+0x9cc>
 800ba74:	2000      	movs	r0, #0
 800ba76:	2100      	movs	r1, #0
 800ba78:	ec41 0b10 	vmov	d0, r0, r1
 800ba7c:	b00d      	add	sp, #52	; 0x34
 800ba7e:	ecbd 8b06 	vpop	{d8-d10}
 800ba82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba86:	2102      	movs	r1, #2
 800ba88:	e7e0      	b.n	800ba4c <__ieee754_pow+0xdc>
 800ba8a:	2f00      	cmp	r7, #0
 800ba8c:	daf2      	bge.n	800ba74 <__ieee754_pow+0x104>
 800ba8e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800ba92:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ba96:	e7ef      	b.n	800ba78 <__ieee754_pow+0x108>
 800ba98:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800ba9c:	d104      	bne.n	800baa8 <__ieee754_pow+0x138>
 800ba9e:	4610      	mov	r0, r2
 800baa0:	4619      	mov	r1, r3
 800baa2:	f7f4 fdb9 	bl	8000618 <__aeabi_dmul>
 800baa6:	e7e7      	b.n	800ba78 <__ieee754_pow+0x108>
 800baa8:	493e      	ldr	r1, [pc, #248]	; (800bba4 <__ieee754_pow+0x234>)
 800baaa:	428f      	cmp	r7, r1
 800baac:	d10d      	bne.n	800baca <__ieee754_pow+0x15a>
 800baae:	f1b9 0f00 	cmp.w	r9, #0
 800bab2:	db0a      	blt.n	800baca <__ieee754_pow+0x15a>
 800bab4:	ec43 2b10 	vmov	d0, r2, r3
 800bab8:	b00d      	add	sp, #52	; 0x34
 800baba:	ecbd 8b06 	vpop	{d8-d10}
 800babe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bac2:	f000 bc77 	b.w	800c3b4 <__ieee754_sqrt>
 800bac6:	2100      	movs	r1, #0
 800bac8:	9100      	str	r1, [sp, #0]
 800baca:	ec43 2b10 	vmov	d0, r2, r3
 800bace:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bad2:	f000 fd23 	bl	800c51c <fabs>
 800bad6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bada:	ec51 0b10 	vmov	r0, r1, d0
 800bade:	f1b8 0f00 	cmp.w	r8, #0
 800bae2:	d12a      	bne.n	800bb3a <__ieee754_pow+0x1ca>
 800bae4:	b12c      	cbz	r4, 800baf2 <__ieee754_pow+0x182>
 800bae6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800bb9c <__ieee754_pow+0x22c>
 800baea:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800baee:	45e6      	cmp	lr, ip
 800baf0:	d123      	bne.n	800bb3a <__ieee754_pow+0x1ca>
 800baf2:	2f00      	cmp	r7, #0
 800baf4:	da05      	bge.n	800bb02 <__ieee754_pow+0x192>
 800baf6:	4602      	mov	r2, r0
 800baf8:	460b      	mov	r3, r1
 800bafa:	2000      	movs	r0, #0
 800bafc:	4927      	ldr	r1, [pc, #156]	; (800bb9c <__ieee754_pow+0x22c>)
 800bafe:	f7f4 feb5 	bl	800086c <__aeabi_ddiv>
 800bb02:	f1b9 0f00 	cmp.w	r9, #0
 800bb06:	dab7      	bge.n	800ba78 <__ieee754_pow+0x108>
 800bb08:	9b00      	ldr	r3, [sp, #0]
 800bb0a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800bb0e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bb12:	4323      	orrs	r3, r4
 800bb14:	d108      	bne.n	800bb28 <__ieee754_pow+0x1b8>
 800bb16:	4602      	mov	r2, r0
 800bb18:	460b      	mov	r3, r1
 800bb1a:	4610      	mov	r0, r2
 800bb1c:	4619      	mov	r1, r3
 800bb1e:	f7f4 fbc3 	bl	80002a8 <__aeabi_dsub>
 800bb22:	4602      	mov	r2, r0
 800bb24:	460b      	mov	r3, r1
 800bb26:	e78d      	b.n	800ba44 <__ieee754_pow+0xd4>
 800bb28:	9b00      	ldr	r3, [sp, #0]
 800bb2a:	2b01      	cmp	r3, #1
 800bb2c:	d1a4      	bne.n	800ba78 <__ieee754_pow+0x108>
 800bb2e:	4602      	mov	r2, r0
 800bb30:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bb34:	4610      	mov	r0, r2
 800bb36:	4619      	mov	r1, r3
 800bb38:	e79e      	b.n	800ba78 <__ieee754_pow+0x108>
 800bb3a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800bb3e:	f10c 35ff 	add.w	r5, ip, #4294967295
 800bb42:	950a      	str	r5, [sp, #40]	; 0x28
 800bb44:	9d00      	ldr	r5, [sp, #0]
 800bb46:	46ac      	mov	ip, r5
 800bb48:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800bb4a:	ea5c 0505 	orrs.w	r5, ip, r5
 800bb4e:	d0e4      	beq.n	800bb1a <__ieee754_pow+0x1aa>
 800bb50:	4b15      	ldr	r3, [pc, #84]	; (800bba8 <__ieee754_pow+0x238>)
 800bb52:	429e      	cmp	r6, r3
 800bb54:	f340 80fc 	ble.w	800bd50 <__ieee754_pow+0x3e0>
 800bb58:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800bb5c:	429e      	cmp	r6, r3
 800bb5e:	4b10      	ldr	r3, [pc, #64]	; (800bba0 <__ieee754_pow+0x230>)
 800bb60:	dd07      	ble.n	800bb72 <__ieee754_pow+0x202>
 800bb62:	429c      	cmp	r4, r3
 800bb64:	dc0a      	bgt.n	800bb7c <__ieee754_pow+0x20c>
 800bb66:	2f00      	cmp	r7, #0
 800bb68:	da84      	bge.n	800ba74 <__ieee754_pow+0x104>
 800bb6a:	a307      	add	r3, pc, #28	; (adr r3, 800bb88 <__ieee754_pow+0x218>)
 800bb6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb70:	e795      	b.n	800ba9e <__ieee754_pow+0x12e>
 800bb72:	429c      	cmp	r4, r3
 800bb74:	dbf7      	blt.n	800bb66 <__ieee754_pow+0x1f6>
 800bb76:	4b09      	ldr	r3, [pc, #36]	; (800bb9c <__ieee754_pow+0x22c>)
 800bb78:	429c      	cmp	r4, r3
 800bb7a:	dd17      	ble.n	800bbac <__ieee754_pow+0x23c>
 800bb7c:	2f00      	cmp	r7, #0
 800bb7e:	dcf4      	bgt.n	800bb6a <__ieee754_pow+0x1fa>
 800bb80:	e778      	b.n	800ba74 <__ieee754_pow+0x104>
 800bb82:	bf00      	nop
 800bb84:	f3af 8000 	nop.w
 800bb88:	8800759c 	.word	0x8800759c
 800bb8c:	7e37e43c 	.word	0x7e37e43c
 800bb90:	7ff00000 	.word	0x7ff00000
 800bb94:	0800ca78 	.word	0x0800ca78
 800bb98:	433fffff 	.word	0x433fffff
 800bb9c:	3ff00000 	.word	0x3ff00000
 800bba0:	3fefffff 	.word	0x3fefffff
 800bba4:	3fe00000 	.word	0x3fe00000
 800bba8:	41e00000 	.word	0x41e00000
 800bbac:	4b64      	ldr	r3, [pc, #400]	; (800bd40 <__ieee754_pow+0x3d0>)
 800bbae:	2200      	movs	r2, #0
 800bbb0:	f7f4 fb7a 	bl	80002a8 <__aeabi_dsub>
 800bbb4:	a356      	add	r3, pc, #344	; (adr r3, 800bd10 <__ieee754_pow+0x3a0>)
 800bbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbba:	4604      	mov	r4, r0
 800bbbc:	460d      	mov	r5, r1
 800bbbe:	f7f4 fd2b 	bl	8000618 <__aeabi_dmul>
 800bbc2:	a355      	add	r3, pc, #340	; (adr r3, 800bd18 <__ieee754_pow+0x3a8>)
 800bbc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc8:	4606      	mov	r6, r0
 800bbca:	460f      	mov	r7, r1
 800bbcc:	4620      	mov	r0, r4
 800bbce:	4629      	mov	r1, r5
 800bbd0:	f7f4 fd22 	bl	8000618 <__aeabi_dmul>
 800bbd4:	4b5b      	ldr	r3, [pc, #364]	; (800bd44 <__ieee754_pow+0x3d4>)
 800bbd6:	4682      	mov	sl, r0
 800bbd8:	468b      	mov	fp, r1
 800bbda:	2200      	movs	r2, #0
 800bbdc:	4620      	mov	r0, r4
 800bbde:	4629      	mov	r1, r5
 800bbe0:	f7f4 fd1a 	bl	8000618 <__aeabi_dmul>
 800bbe4:	4602      	mov	r2, r0
 800bbe6:	460b      	mov	r3, r1
 800bbe8:	a14d      	add	r1, pc, #308	; (adr r1, 800bd20 <__ieee754_pow+0x3b0>)
 800bbea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbee:	f7f4 fb5b 	bl	80002a8 <__aeabi_dsub>
 800bbf2:	4622      	mov	r2, r4
 800bbf4:	462b      	mov	r3, r5
 800bbf6:	f7f4 fd0f 	bl	8000618 <__aeabi_dmul>
 800bbfa:	4602      	mov	r2, r0
 800bbfc:	460b      	mov	r3, r1
 800bbfe:	2000      	movs	r0, #0
 800bc00:	4951      	ldr	r1, [pc, #324]	; (800bd48 <__ieee754_pow+0x3d8>)
 800bc02:	f7f4 fb51 	bl	80002a8 <__aeabi_dsub>
 800bc06:	4622      	mov	r2, r4
 800bc08:	4680      	mov	r8, r0
 800bc0a:	4689      	mov	r9, r1
 800bc0c:	462b      	mov	r3, r5
 800bc0e:	4620      	mov	r0, r4
 800bc10:	4629      	mov	r1, r5
 800bc12:	f7f4 fd01 	bl	8000618 <__aeabi_dmul>
 800bc16:	4602      	mov	r2, r0
 800bc18:	460b      	mov	r3, r1
 800bc1a:	4640      	mov	r0, r8
 800bc1c:	4649      	mov	r1, r9
 800bc1e:	f7f4 fcfb 	bl	8000618 <__aeabi_dmul>
 800bc22:	a341      	add	r3, pc, #260	; (adr r3, 800bd28 <__ieee754_pow+0x3b8>)
 800bc24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc28:	f7f4 fcf6 	bl	8000618 <__aeabi_dmul>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	460b      	mov	r3, r1
 800bc30:	4650      	mov	r0, sl
 800bc32:	4659      	mov	r1, fp
 800bc34:	f7f4 fb38 	bl	80002a8 <__aeabi_dsub>
 800bc38:	4602      	mov	r2, r0
 800bc3a:	460b      	mov	r3, r1
 800bc3c:	4680      	mov	r8, r0
 800bc3e:	4689      	mov	r9, r1
 800bc40:	4630      	mov	r0, r6
 800bc42:	4639      	mov	r1, r7
 800bc44:	f7f4 fb32 	bl	80002ac <__adddf3>
 800bc48:	2400      	movs	r4, #0
 800bc4a:	4632      	mov	r2, r6
 800bc4c:	463b      	mov	r3, r7
 800bc4e:	4620      	mov	r0, r4
 800bc50:	460d      	mov	r5, r1
 800bc52:	f7f4 fb29 	bl	80002a8 <__aeabi_dsub>
 800bc56:	4602      	mov	r2, r0
 800bc58:	460b      	mov	r3, r1
 800bc5a:	4640      	mov	r0, r8
 800bc5c:	4649      	mov	r1, r9
 800bc5e:	f7f4 fb23 	bl	80002a8 <__aeabi_dsub>
 800bc62:	9b00      	ldr	r3, [sp, #0]
 800bc64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bc66:	3b01      	subs	r3, #1
 800bc68:	4313      	orrs	r3, r2
 800bc6a:	4682      	mov	sl, r0
 800bc6c:	468b      	mov	fp, r1
 800bc6e:	f040 81f1 	bne.w	800c054 <__ieee754_pow+0x6e4>
 800bc72:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800bd30 <__ieee754_pow+0x3c0>
 800bc76:	eeb0 8a47 	vmov.f32	s16, s14
 800bc7a:	eef0 8a67 	vmov.f32	s17, s15
 800bc7e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bc82:	2600      	movs	r6, #0
 800bc84:	4632      	mov	r2, r6
 800bc86:	463b      	mov	r3, r7
 800bc88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc8c:	f7f4 fb0c 	bl	80002a8 <__aeabi_dsub>
 800bc90:	4622      	mov	r2, r4
 800bc92:	462b      	mov	r3, r5
 800bc94:	f7f4 fcc0 	bl	8000618 <__aeabi_dmul>
 800bc98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bc9c:	4680      	mov	r8, r0
 800bc9e:	4689      	mov	r9, r1
 800bca0:	4650      	mov	r0, sl
 800bca2:	4659      	mov	r1, fp
 800bca4:	f7f4 fcb8 	bl	8000618 <__aeabi_dmul>
 800bca8:	4602      	mov	r2, r0
 800bcaa:	460b      	mov	r3, r1
 800bcac:	4640      	mov	r0, r8
 800bcae:	4649      	mov	r1, r9
 800bcb0:	f7f4 fafc 	bl	80002ac <__adddf3>
 800bcb4:	4632      	mov	r2, r6
 800bcb6:	463b      	mov	r3, r7
 800bcb8:	4680      	mov	r8, r0
 800bcba:	4689      	mov	r9, r1
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	4629      	mov	r1, r5
 800bcc0:	f7f4 fcaa 	bl	8000618 <__aeabi_dmul>
 800bcc4:	460b      	mov	r3, r1
 800bcc6:	4604      	mov	r4, r0
 800bcc8:	460d      	mov	r5, r1
 800bcca:	4602      	mov	r2, r0
 800bccc:	4649      	mov	r1, r9
 800bcce:	4640      	mov	r0, r8
 800bcd0:	f7f4 faec 	bl	80002ac <__adddf3>
 800bcd4:	4b1d      	ldr	r3, [pc, #116]	; (800bd4c <__ieee754_pow+0x3dc>)
 800bcd6:	4299      	cmp	r1, r3
 800bcd8:	ec45 4b19 	vmov	d9, r4, r5
 800bcdc:	4606      	mov	r6, r0
 800bcde:	460f      	mov	r7, r1
 800bce0:	468b      	mov	fp, r1
 800bce2:	f340 82fe 	ble.w	800c2e2 <__ieee754_pow+0x972>
 800bce6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800bcea:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800bcee:	4303      	orrs	r3, r0
 800bcf0:	f000 81f0 	beq.w	800c0d4 <__ieee754_pow+0x764>
 800bcf4:	a310      	add	r3, pc, #64	; (adr r3, 800bd38 <__ieee754_pow+0x3c8>)
 800bcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfa:	ec51 0b18 	vmov	r0, r1, d8
 800bcfe:	f7f4 fc8b 	bl	8000618 <__aeabi_dmul>
 800bd02:	a30d      	add	r3, pc, #52	; (adr r3, 800bd38 <__ieee754_pow+0x3c8>)
 800bd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd08:	e6cb      	b.n	800baa2 <__ieee754_pow+0x132>
 800bd0a:	bf00      	nop
 800bd0c:	f3af 8000 	nop.w
 800bd10:	60000000 	.word	0x60000000
 800bd14:	3ff71547 	.word	0x3ff71547
 800bd18:	f85ddf44 	.word	0xf85ddf44
 800bd1c:	3e54ae0b 	.word	0x3e54ae0b
 800bd20:	55555555 	.word	0x55555555
 800bd24:	3fd55555 	.word	0x3fd55555
 800bd28:	652b82fe 	.word	0x652b82fe
 800bd2c:	3ff71547 	.word	0x3ff71547
 800bd30:	00000000 	.word	0x00000000
 800bd34:	bff00000 	.word	0xbff00000
 800bd38:	8800759c 	.word	0x8800759c
 800bd3c:	7e37e43c 	.word	0x7e37e43c
 800bd40:	3ff00000 	.word	0x3ff00000
 800bd44:	3fd00000 	.word	0x3fd00000
 800bd48:	3fe00000 	.word	0x3fe00000
 800bd4c:	408fffff 	.word	0x408fffff
 800bd50:	4bd7      	ldr	r3, [pc, #860]	; (800c0b0 <__ieee754_pow+0x740>)
 800bd52:	ea03 0309 	and.w	r3, r3, r9
 800bd56:	2200      	movs	r2, #0
 800bd58:	b92b      	cbnz	r3, 800bd66 <__ieee754_pow+0x3f6>
 800bd5a:	4bd6      	ldr	r3, [pc, #856]	; (800c0b4 <__ieee754_pow+0x744>)
 800bd5c:	f7f4 fc5c 	bl	8000618 <__aeabi_dmul>
 800bd60:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800bd64:	460c      	mov	r4, r1
 800bd66:	1523      	asrs	r3, r4, #20
 800bd68:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bd6c:	4413      	add	r3, r2
 800bd6e:	9309      	str	r3, [sp, #36]	; 0x24
 800bd70:	4bd1      	ldr	r3, [pc, #836]	; (800c0b8 <__ieee754_pow+0x748>)
 800bd72:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800bd76:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800bd7a:	429c      	cmp	r4, r3
 800bd7c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bd80:	dd08      	ble.n	800bd94 <__ieee754_pow+0x424>
 800bd82:	4bce      	ldr	r3, [pc, #824]	; (800c0bc <__ieee754_pow+0x74c>)
 800bd84:	429c      	cmp	r4, r3
 800bd86:	f340 8163 	ble.w	800c050 <__ieee754_pow+0x6e0>
 800bd8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd8c:	3301      	adds	r3, #1
 800bd8e:	9309      	str	r3, [sp, #36]	; 0x24
 800bd90:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800bd94:	2400      	movs	r4, #0
 800bd96:	00e3      	lsls	r3, r4, #3
 800bd98:	930b      	str	r3, [sp, #44]	; 0x2c
 800bd9a:	4bc9      	ldr	r3, [pc, #804]	; (800c0c0 <__ieee754_pow+0x750>)
 800bd9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bda0:	ed93 7b00 	vldr	d7, [r3]
 800bda4:	4629      	mov	r1, r5
 800bda6:	ec53 2b17 	vmov	r2, r3, d7
 800bdaa:	eeb0 8a47 	vmov.f32	s16, s14
 800bdae:	eef0 8a67 	vmov.f32	s17, s15
 800bdb2:	4682      	mov	sl, r0
 800bdb4:	f7f4 fa78 	bl	80002a8 <__aeabi_dsub>
 800bdb8:	4652      	mov	r2, sl
 800bdba:	4606      	mov	r6, r0
 800bdbc:	460f      	mov	r7, r1
 800bdbe:	462b      	mov	r3, r5
 800bdc0:	ec51 0b18 	vmov	r0, r1, d8
 800bdc4:	f7f4 fa72 	bl	80002ac <__adddf3>
 800bdc8:	4602      	mov	r2, r0
 800bdca:	460b      	mov	r3, r1
 800bdcc:	2000      	movs	r0, #0
 800bdce:	49bd      	ldr	r1, [pc, #756]	; (800c0c4 <__ieee754_pow+0x754>)
 800bdd0:	f7f4 fd4c 	bl	800086c <__aeabi_ddiv>
 800bdd4:	ec41 0b19 	vmov	d9, r0, r1
 800bdd8:	4602      	mov	r2, r0
 800bdda:	460b      	mov	r3, r1
 800bddc:	4630      	mov	r0, r6
 800bdde:	4639      	mov	r1, r7
 800bde0:	f7f4 fc1a 	bl	8000618 <__aeabi_dmul>
 800bde4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bde8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bdec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	9304      	str	r3, [sp, #16]
 800bdf4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800bdf8:	46ab      	mov	fp, r5
 800bdfa:	106d      	asrs	r5, r5, #1
 800bdfc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800be00:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800be04:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800be08:	2200      	movs	r2, #0
 800be0a:	4640      	mov	r0, r8
 800be0c:	4649      	mov	r1, r9
 800be0e:	4614      	mov	r4, r2
 800be10:	461d      	mov	r5, r3
 800be12:	f7f4 fc01 	bl	8000618 <__aeabi_dmul>
 800be16:	4602      	mov	r2, r0
 800be18:	460b      	mov	r3, r1
 800be1a:	4630      	mov	r0, r6
 800be1c:	4639      	mov	r1, r7
 800be1e:	f7f4 fa43 	bl	80002a8 <__aeabi_dsub>
 800be22:	ec53 2b18 	vmov	r2, r3, d8
 800be26:	4606      	mov	r6, r0
 800be28:	460f      	mov	r7, r1
 800be2a:	4620      	mov	r0, r4
 800be2c:	4629      	mov	r1, r5
 800be2e:	f7f4 fa3b 	bl	80002a8 <__aeabi_dsub>
 800be32:	4602      	mov	r2, r0
 800be34:	460b      	mov	r3, r1
 800be36:	4650      	mov	r0, sl
 800be38:	4659      	mov	r1, fp
 800be3a:	f7f4 fa35 	bl	80002a8 <__aeabi_dsub>
 800be3e:	4642      	mov	r2, r8
 800be40:	464b      	mov	r3, r9
 800be42:	f7f4 fbe9 	bl	8000618 <__aeabi_dmul>
 800be46:	4602      	mov	r2, r0
 800be48:	460b      	mov	r3, r1
 800be4a:	4630      	mov	r0, r6
 800be4c:	4639      	mov	r1, r7
 800be4e:	f7f4 fa2b 	bl	80002a8 <__aeabi_dsub>
 800be52:	ec53 2b19 	vmov	r2, r3, d9
 800be56:	f7f4 fbdf 	bl	8000618 <__aeabi_dmul>
 800be5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800be5e:	ec41 0b18 	vmov	d8, r0, r1
 800be62:	4610      	mov	r0, r2
 800be64:	4619      	mov	r1, r3
 800be66:	f7f4 fbd7 	bl	8000618 <__aeabi_dmul>
 800be6a:	a37d      	add	r3, pc, #500	; (adr r3, 800c060 <__ieee754_pow+0x6f0>)
 800be6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be70:	4604      	mov	r4, r0
 800be72:	460d      	mov	r5, r1
 800be74:	f7f4 fbd0 	bl	8000618 <__aeabi_dmul>
 800be78:	a37b      	add	r3, pc, #492	; (adr r3, 800c068 <__ieee754_pow+0x6f8>)
 800be7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be7e:	f7f4 fa15 	bl	80002ac <__adddf3>
 800be82:	4622      	mov	r2, r4
 800be84:	462b      	mov	r3, r5
 800be86:	f7f4 fbc7 	bl	8000618 <__aeabi_dmul>
 800be8a:	a379      	add	r3, pc, #484	; (adr r3, 800c070 <__ieee754_pow+0x700>)
 800be8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be90:	f7f4 fa0c 	bl	80002ac <__adddf3>
 800be94:	4622      	mov	r2, r4
 800be96:	462b      	mov	r3, r5
 800be98:	f7f4 fbbe 	bl	8000618 <__aeabi_dmul>
 800be9c:	a376      	add	r3, pc, #472	; (adr r3, 800c078 <__ieee754_pow+0x708>)
 800be9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea2:	f7f4 fa03 	bl	80002ac <__adddf3>
 800bea6:	4622      	mov	r2, r4
 800bea8:	462b      	mov	r3, r5
 800beaa:	f7f4 fbb5 	bl	8000618 <__aeabi_dmul>
 800beae:	a374      	add	r3, pc, #464	; (adr r3, 800c080 <__ieee754_pow+0x710>)
 800beb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb4:	f7f4 f9fa 	bl	80002ac <__adddf3>
 800beb8:	4622      	mov	r2, r4
 800beba:	462b      	mov	r3, r5
 800bebc:	f7f4 fbac 	bl	8000618 <__aeabi_dmul>
 800bec0:	a371      	add	r3, pc, #452	; (adr r3, 800c088 <__ieee754_pow+0x718>)
 800bec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec6:	f7f4 f9f1 	bl	80002ac <__adddf3>
 800beca:	4622      	mov	r2, r4
 800becc:	4606      	mov	r6, r0
 800bece:	460f      	mov	r7, r1
 800bed0:	462b      	mov	r3, r5
 800bed2:	4620      	mov	r0, r4
 800bed4:	4629      	mov	r1, r5
 800bed6:	f7f4 fb9f 	bl	8000618 <__aeabi_dmul>
 800beda:	4602      	mov	r2, r0
 800bedc:	460b      	mov	r3, r1
 800bede:	4630      	mov	r0, r6
 800bee0:	4639      	mov	r1, r7
 800bee2:	f7f4 fb99 	bl	8000618 <__aeabi_dmul>
 800bee6:	4642      	mov	r2, r8
 800bee8:	4604      	mov	r4, r0
 800beea:	460d      	mov	r5, r1
 800beec:	464b      	mov	r3, r9
 800beee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bef2:	f7f4 f9db 	bl	80002ac <__adddf3>
 800bef6:	ec53 2b18 	vmov	r2, r3, d8
 800befa:	f7f4 fb8d 	bl	8000618 <__aeabi_dmul>
 800befe:	4622      	mov	r2, r4
 800bf00:	462b      	mov	r3, r5
 800bf02:	f7f4 f9d3 	bl	80002ac <__adddf3>
 800bf06:	4642      	mov	r2, r8
 800bf08:	4682      	mov	sl, r0
 800bf0a:	468b      	mov	fp, r1
 800bf0c:	464b      	mov	r3, r9
 800bf0e:	4640      	mov	r0, r8
 800bf10:	4649      	mov	r1, r9
 800bf12:	f7f4 fb81 	bl	8000618 <__aeabi_dmul>
 800bf16:	4b6c      	ldr	r3, [pc, #432]	; (800c0c8 <__ieee754_pow+0x758>)
 800bf18:	2200      	movs	r2, #0
 800bf1a:	4606      	mov	r6, r0
 800bf1c:	460f      	mov	r7, r1
 800bf1e:	f7f4 f9c5 	bl	80002ac <__adddf3>
 800bf22:	4652      	mov	r2, sl
 800bf24:	465b      	mov	r3, fp
 800bf26:	f7f4 f9c1 	bl	80002ac <__adddf3>
 800bf2a:	9c04      	ldr	r4, [sp, #16]
 800bf2c:	460d      	mov	r5, r1
 800bf2e:	4622      	mov	r2, r4
 800bf30:	460b      	mov	r3, r1
 800bf32:	4640      	mov	r0, r8
 800bf34:	4649      	mov	r1, r9
 800bf36:	f7f4 fb6f 	bl	8000618 <__aeabi_dmul>
 800bf3a:	4b63      	ldr	r3, [pc, #396]	; (800c0c8 <__ieee754_pow+0x758>)
 800bf3c:	4680      	mov	r8, r0
 800bf3e:	4689      	mov	r9, r1
 800bf40:	2200      	movs	r2, #0
 800bf42:	4620      	mov	r0, r4
 800bf44:	4629      	mov	r1, r5
 800bf46:	f7f4 f9af 	bl	80002a8 <__aeabi_dsub>
 800bf4a:	4632      	mov	r2, r6
 800bf4c:	463b      	mov	r3, r7
 800bf4e:	f7f4 f9ab 	bl	80002a8 <__aeabi_dsub>
 800bf52:	4602      	mov	r2, r0
 800bf54:	460b      	mov	r3, r1
 800bf56:	4650      	mov	r0, sl
 800bf58:	4659      	mov	r1, fp
 800bf5a:	f7f4 f9a5 	bl	80002a8 <__aeabi_dsub>
 800bf5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf62:	f7f4 fb59 	bl	8000618 <__aeabi_dmul>
 800bf66:	4622      	mov	r2, r4
 800bf68:	4606      	mov	r6, r0
 800bf6a:	460f      	mov	r7, r1
 800bf6c:	462b      	mov	r3, r5
 800bf6e:	ec51 0b18 	vmov	r0, r1, d8
 800bf72:	f7f4 fb51 	bl	8000618 <__aeabi_dmul>
 800bf76:	4602      	mov	r2, r0
 800bf78:	460b      	mov	r3, r1
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	4639      	mov	r1, r7
 800bf7e:	f7f4 f995 	bl	80002ac <__adddf3>
 800bf82:	4606      	mov	r6, r0
 800bf84:	460f      	mov	r7, r1
 800bf86:	4602      	mov	r2, r0
 800bf88:	460b      	mov	r3, r1
 800bf8a:	4640      	mov	r0, r8
 800bf8c:	4649      	mov	r1, r9
 800bf8e:	f7f4 f98d 	bl	80002ac <__adddf3>
 800bf92:	9c04      	ldr	r4, [sp, #16]
 800bf94:	a33e      	add	r3, pc, #248	; (adr r3, 800c090 <__ieee754_pow+0x720>)
 800bf96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf9a:	4620      	mov	r0, r4
 800bf9c:	460d      	mov	r5, r1
 800bf9e:	f7f4 fb3b 	bl	8000618 <__aeabi_dmul>
 800bfa2:	4642      	mov	r2, r8
 800bfa4:	ec41 0b18 	vmov	d8, r0, r1
 800bfa8:	464b      	mov	r3, r9
 800bfaa:	4620      	mov	r0, r4
 800bfac:	4629      	mov	r1, r5
 800bfae:	f7f4 f97b 	bl	80002a8 <__aeabi_dsub>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	460b      	mov	r3, r1
 800bfb6:	4630      	mov	r0, r6
 800bfb8:	4639      	mov	r1, r7
 800bfba:	f7f4 f975 	bl	80002a8 <__aeabi_dsub>
 800bfbe:	a336      	add	r3, pc, #216	; (adr r3, 800c098 <__ieee754_pow+0x728>)
 800bfc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc4:	f7f4 fb28 	bl	8000618 <__aeabi_dmul>
 800bfc8:	a335      	add	r3, pc, #212	; (adr r3, 800c0a0 <__ieee754_pow+0x730>)
 800bfca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfce:	4606      	mov	r6, r0
 800bfd0:	460f      	mov	r7, r1
 800bfd2:	4620      	mov	r0, r4
 800bfd4:	4629      	mov	r1, r5
 800bfd6:	f7f4 fb1f 	bl	8000618 <__aeabi_dmul>
 800bfda:	4602      	mov	r2, r0
 800bfdc:	460b      	mov	r3, r1
 800bfde:	4630      	mov	r0, r6
 800bfe0:	4639      	mov	r1, r7
 800bfe2:	f7f4 f963 	bl	80002ac <__adddf3>
 800bfe6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bfe8:	4b38      	ldr	r3, [pc, #224]	; (800c0cc <__ieee754_pow+0x75c>)
 800bfea:	4413      	add	r3, r2
 800bfec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff0:	f7f4 f95c 	bl	80002ac <__adddf3>
 800bff4:	4682      	mov	sl, r0
 800bff6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bff8:	468b      	mov	fp, r1
 800bffa:	f7f4 faa3 	bl	8000544 <__aeabi_i2d>
 800bffe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c000:	4b33      	ldr	r3, [pc, #204]	; (800c0d0 <__ieee754_pow+0x760>)
 800c002:	4413      	add	r3, r2
 800c004:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c008:	4606      	mov	r6, r0
 800c00a:	460f      	mov	r7, r1
 800c00c:	4652      	mov	r2, sl
 800c00e:	465b      	mov	r3, fp
 800c010:	ec51 0b18 	vmov	r0, r1, d8
 800c014:	f7f4 f94a 	bl	80002ac <__adddf3>
 800c018:	4642      	mov	r2, r8
 800c01a:	464b      	mov	r3, r9
 800c01c:	f7f4 f946 	bl	80002ac <__adddf3>
 800c020:	4632      	mov	r2, r6
 800c022:	463b      	mov	r3, r7
 800c024:	f7f4 f942 	bl	80002ac <__adddf3>
 800c028:	9c04      	ldr	r4, [sp, #16]
 800c02a:	4632      	mov	r2, r6
 800c02c:	463b      	mov	r3, r7
 800c02e:	4620      	mov	r0, r4
 800c030:	460d      	mov	r5, r1
 800c032:	f7f4 f939 	bl	80002a8 <__aeabi_dsub>
 800c036:	4642      	mov	r2, r8
 800c038:	464b      	mov	r3, r9
 800c03a:	f7f4 f935 	bl	80002a8 <__aeabi_dsub>
 800c03e:	ec53 2b18 	vmov	r2, r3, d8
 800c042:	f7f4 f931 	bl	80002a8 <__aeabi_dsub>
 800c046:	4602      	mov	r2, r0
 800c048:	460b      	mov	r3, r1
 800c04a:	4650      	mov	r0, sl
 800c04c:	4659      	mov	r1, fp
 800c04e:	e606      	b.n	800bc5e <__ieee754_pow+0x2ee>
 800c050:	2401      	movs	r4, #1
 800c052:	e6a0      	b.n	800bd96 <__ieee754_pow+0x426>
 800c054:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800c0a8 <__ieee754_pow+0x738>
 800c058:	e60d      	b.n	800bc76 <__ieee754_pow+0x306>
 800c05a:	bf00      	nop
 800c05c:	f3af 8000 	nop.w
 800c060:	4a454eef 	.word	0x4a454eef
 800c064:	3fca7e28 	.word	0x3fca7e28
 800c068:	93c9db65 	.word	0x93c9db65
 800c06c:	3fcd864a 	.word	0x3fcd864a
 800c070:	a91d4101 	.word	0xa91d4101
 800c074:	3fd17460 	.word	0x3fd17460
 800c078:	518f264d 	.word	0x518f264d
 800c07c:	3fd55555 	.word	0x3fd55555
 800c080:	db6fabff 	.word	0xdb6fabff
 800c084:	3fdb6db6 	.word	0x3fdb6db6
 800c088:	33333303 	.word	0x33333303
 800c08c:	3fe33333 	.word	0x3fe33333
 800c090:	e0000000 	.word	0xe0000000
 800c094:	3feec709 	.word	0x3feec709
 800c098:	dc3a03fd 	.word	0xdc3a03fd
 800c09c:	3feec709 	.word	0x3feec709
 800c0a0:	145b01f5 	.word	0x145b01f5
 800c0a4:	be3e2fe0 	.word	0xbe3e2fe0
 800c0a8:	00000000 	.word	0x00000000
 800c0ac:	3ff00000 	.word	0x3ff00000
 800c0b0:	7ff00000 	.word	0x7ff00000
 800c0b4:	43400000 	.word	0x43400000
 800c0b8:	0003988e 	.word	0x0003988e
 800c0bc:	000bb679 	.word	0x000bb679
 800c0c0:	0800cbe8 	.word	0x0800cbe8
 800c0c4:	3ff00000 	.word	0x3ff00000
 800c0c8:	40080000 	.word	0x40080000
 800c0cc:	0800cc08 	.word	0x0800cc08
 800c0d0:	0800cbf8 	.word	0x0800cbf8
 800c0d4:	a3b5      	add	r3, pc, #724	; (adr r3, 800c3ac <__ieee754_pow+0xa3c>)
 800c0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0da:	4640      	mov	r0, r8
 800c0dc:	4649      	mov	r1, r9
 800c0de:	f7f4 f8e5 	bl	80002ac <__adddf3>
 800c0e2:	4622      	mov	r2, r4
 800c0e4:	ec41 0b1a 	vmov	d10, r0, r1
 800c0e8:	462b      	mov	r3, r5
 800c0ea:	4630      	mov	r0, r6
 800c0ec:	4639      	mov	r1, r7
 800c0ee:	f7f4 f8db 	bl	80002a8 <__aeabi_dsub>
 800c0f2:	4602      	mov	r2, r0
 800c0f4:	460b      	mov	r3, r1
 800c0f6:	ec51 0b1a 	vmov	r0, r1, d10
 800c0fa:	f7f4 fd1d 	bl	8000b38 <__aeabi_dcmpgt>
 800c0fe:	2800      	cmp	r0, #0
 800c100:	f47f adf8 	bne.w	800bcf4 <__ieee754_pow+0x384>
 800c104:	4aa4      	ldr	r2, [pc, #656]	; (800c398 <__ieee754_pow+0xa28>)
 800c106:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c10a:	4293      	cmp	r3, r2
 800c10c:	f340 810b 	ble.w	800c326 <__ieee754_pow+0x9b6>
 800c110:	151b      	asrs	r3, r3, #20
 800c112:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c116:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c11a:	fa4a f303 	asr.w	r3, sl, r3
 800c11e:	445b      	add	r3, fp
 800c120:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c124:	4e9d      	ldr	r6, [pc, #628]	; (800c39c <__ieee754_pow+0xa2c>)
 800c126:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c12a:	4116      	asrs	r6, r2
 800c12c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c130:	2000      	movs	r0, #0
 800c132:	ea23 0106 	bic.w	r1, r3, r6
 800c136:	f1c2 0214 	rsb	r2, r2, #20
 800c13a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c13e:	fa4a fa02 	asr.w	sl, sl, r2
 800c142:	f1bb 0f00 	cmp.w	fp, #0
 800c146:	4602      	mov	r2, r0
 800c148:	460b      	mov	r3, r1
 800c14a:	4620      	mov	r0, r4
 800c14c:	4629      	mov	r1, r5
 800c14e:	bfb8      	it	lt
 800c150:	f1ca 0a00 	rsblt	sl, sl, #0
 800c154:	f7f4 f8a8 	bl	80002a8 <__aeabi_dsub>
 800c158:	ec41 0b19 	vmov	d9, r0, r1
 800c15c:	4642      	mov	r2, r8
 800c15e:	464b      	mov	r3, r9
 800c160:	ec51 0b19 	vmov	r0, r1, d9
 800c164:	f7f4 f8a2 	bl	80002ac <__adddf3>
 800c168:	2400      	movs	r4, #0
 800c16a:	a379      	add	r3, pc, #484	; (adr r3, 800c350 <__ieee754_pow+0x9e0>)
 800c16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c170:	4620      	mov	r0, r4
 800c172:	460d      	mov	r5, r1
 800c174:	f7f4 fa50 	bl	8000618 <__aeabi_dmul>
 800c178:	ec53 2b19 	vmov	r2, r3, d9
 800c17c:	4606      	mov	r6, r0
 800c17e:	460f      	mov	r7, r1
 800c180:	4620      	mov	r0, r4
 800c182:	4629      	mov	r1, r5
 800c184:	f7f4 f890 	bl	80002a8 <__aeabi_dsub>
 800c188:	4602      	mov	r2, r0
 800c18a:	460b      	mov	r3, r1
 800c18c:	4640      	mov	r0, r8
 800c18e:	4649      	mov	r1, r9
 800c190:	f7f4 f88a 	bl	80002a8 <__aeabi_dsub>
 800c194:	a370      	add	r3, pc, #448	; (adr r3, 800c358 <__ieee754_pow+0x9e8>)
 800c196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c19a:	f7f4 fa3d 	bl	8000618 <__aeabi_dmul>
 800c19e:	a370      	add	r3, pc, #448	; (adr r3, 800c360 <__ieee754_pow+0x9f0>)
 800c1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a4:	4680      	mov	r8, r0
 800c1a6:	4689      	mov	r9, r1
 800c1a8:	4620      	mov	r0, r4
 800c1aa:	4629      	mov	r1, r5
 800c1ac:	f7f4 fa34 	bl	8000618 <__aeabi_dmul>
 800c1b0:	4602      	mov	r2, r0
 800c1b2:	460b      	mov	r3, r1
 800c1b4:	4640      	mov	r0, r8
 800c1b6:	4649      	mov	r1, r9
 800c1b8:	f7f4 f878 	bl	80002ac <__adddf3>
 800c1bc:	4604      	mov	r4, r0
 800c1be:	460d      	mov	r5, r1
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	460b      	mov	r3, r1
 800c1c4:	4630      	mov	r0, r6
 800c1c6:	4639      	mov	r1, r7
 800c1c8:	f7f4 f870 	bl	80002ac <__adddf3>
 800c1cc:	4632      	mov	r2, r6
 800c1ce:	463b      	mov	r3, r7
 800c1d0:	4680      	mov	r8, r0
 800c1d2:	4689      	mov	r9, r1
 800c1d4:	f7f4 f868 	bl	80002a8 <__aeabi_dsub>
 800c1d8:	4602      	mov	r2, r0
 800c1da:	460b      	mov	r3, r1
 800c1dc:	4620      	mov	r0, r4
 800c1de:	4629      	mov	r1, r5
 800c1e0:	f7f4 f862 	bl	80002a8 <__aeabi_dsub>
 800c1e4:	4642      	mov	r2, r8
 800c1e6:	4606      	mov	r6, r0
 800c1e8:	460f      	mov	r7, r1
 800c1ea:	464b      	mov	r3, r9
 800c1ec:	4640      	mov	r0, r8
 800c1ee:	4649      	mov	r1, r9
 800c1f0:	f7f4 fa12 	bl	8000618 <__aeabi_dmul>
 800c1f4:	a35c      	add	r3, pc, #368	; (adr r3, 800c368 <__ieee754_pow+0x9f8>)
 800c1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1fa:	4604      	mov	r4, r0
 800c1fc:	460d      	mov	r5, r1
 800c1fe:	f7f4 fa0b 	bl	8000618 <__aeabi_dmul>
 800c202:	a35b      	add	r3, pc, #364	; (adr r3, 800c370 <__ieee754_pow+0xa00>)
 800c204:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c208:	f7f4 f84e 	bl	80002a8 <__aeabi_dsub>
 800c20c:	4622      	mov	r2, r4
 800c20e:	462b      	mov	r3, r5
 800c210:	f7f4 fa02 	bl	8000618 <__aeabi_dmul>
 800c214:	a358      	add	r3, pc, #352	; (adr r3, 800c378 <__ieee754_pow+0xa08>)
 800c216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21a:	f7f4 f847 	bl	80002ac <__adddf3>
 800c21e:	4622      	mov	r2, r4
 800c220:	462b      	mov	r3, r5
 800c222:	f7f4 f9f9 	bl	8000618 <__aeabi_dmul>
 800c226:	a356      	add	r3, pc, #344	; (adr r3, 800c380 <__ieee754_pow+0xa10>)
 800c228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22c:	f7f4 f83c 	bl	80002a8 <__aeabi_dsub>
 800c230:	4622      	mov	r2, r4
 800c232:	462b      	mov	r3, r5
 800c234:	f7f4 f9f0 	bl	8000618 <__aeabi_dmul>
 800c238:	a353      	add	r3, pc, #332	; (adr r3, 800c388 <__ieee754_pow+0xa18>)
 800c23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c23e:	f7f4 f835 	bl	80002ac <__adddf3>
 800c242:	4622      	mov	r2, r4
 800c244:	462b      	mov	r3, r5
 800c246:	f7f4 f9e7 	bl	8000618 <__aeabi_dmul>
 800c24a:	4602      	mov	r2, r0
 800c24c:	460b      	mov	r3, r1
 800c24e:	4640      	mov	r0, r8
 800c250:	4649      	mov	r1, r9
 800c252:	f7f4 f829 	bl	80002a8 <__aeabi_dsub>
 800c256:	4604      	mov	r4, r0
 800c258:	460d      	mov	r5, r1
 800c25a:	4602      	mov	r2, r0
 800c25c:	460b      	mov	r3, r1
 800c25e:	4640      	mov	r0, r8
 800c260:	4649      	mov	r1, r9
 800c262:	f7f4 f9d9 	bl	8000618 <__aeabi_dmul>
 800c266:	2200      	movs	r2, #0
 800c268:	ec41 0b19 	vmov	d9, r0, r1
 800c26c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c270:	4620      	mov	r0, r4
 800c272:	4629      	mov	r1, r5
 800c274:	f7f4 f818 	bl	80002a8 <__aeabi_dsub>
 800c278:	4602      	mov	r2, r0
 800c27a:	460b      	mov	r3, r1
 800c27c:	ec51 0b19 	vmov	r0, r1, d9
 800c280:	f7f4 faf4 	bl	800086c <__aeabi_ddiv>
 800c284:	4632      	mov	r2, r6
 800c286:	4604      	mov	r4, r0
 800c288:	460d      	mov	r5, r1
 800c28a:	463b      	mov	r3, r7
 800c28c:	4640      	mov	r0, r8
 800c28e:	4649      	mov	r1, r9
 800c290:	f7f4 f9c2 	bl	8000618 <__aeabi_dmul>
 800c294:	4632      	mov	r2, r6
 800c296:	463b      	mov	r3, r7
 800c298:	f7f4 f808 	bl	80002ac <__adddf3>
 800c29c:	4602      	mov	r2, r0
 800c29e:	460b      	mov	r3, r1
 800c2a0:	4620      	mov	r0, r4
 800c2a2:	4629      	mov	r1, r5
 800c2a4:	f7f4 f800 	bl	80002a8 <__aeabi_dsub>
 800c2a8:	4642      	mov	r2, r8
 800c2aa:	464b      	mov	r3, r9
 800c2ac:	f7f3 fffc 	bl	80002a8 <__aeabi_dsub>
 800c2b0:	460b      	mov	r3, r1
 800c2b2:	4602      	mov	r2, r0
 800c2b4:	493a      	ldr	r1, [pc, #232]	; (800c3a0 <__ieee754_pow+0xa30>)
 800c2b6:	2000      	movs	r0, #0
 800c2b8:	f7f3 fff6 	bl	80002a8 <__aeabi_dsub>
 800c2bc:	e9cd 0100 	strd	r0, r1, [sp]
 800c2c0:	9b01      	ldr	r3, [sp, #4]
 800c2c2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c2c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c2ca:	da2f      	bge.n	800c32c <__ieee754_pow+0x9bc>
 800c2cc:	4650      	mov	r0, sl
 800c2ce:	ed9d 0b00 	vldr	d0, [sp]
 800c2d2:	f000 f9cd 	bl	800c670 <scalbn>
 800c2d6:	ec51 0b10 	vmov	r0, r1, d0
 800c2da:	ec53 2b18 	vmov	r2, r3, d8
 800c2de:	f7ff bbe0 	b.w	800baa2 <__ieee754_pow+0x132>
 800c2e2:	4b30      	ldr	r3, [pc, #192]	; (800c3a4 <__ieee754_pow+0xa34>)
 800c2e4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c2e8:	429e      	cmp	r6, r3
 800c2ea:	f77f af0b 	ble.w	800c104 <__ieee754_pow+0x794>
 800c2ee:	4b2e      	ldr	r3, [pc, #184]	; (800c3a8 <__ieee754_pow+0xa38>)
 800c2f0:	440b      	add	r3, r1
 800c2f2:	4303      	orrs	r3, r0
 800c2f4:	d00b      	beq.n	800c30e <__ieee754_pow+0x99e>
 800c2f6:	a326      	add	r3, pc, #152	; (adr r3, 800c390 <__ieee754_pow+0xa20>)
 800c2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fc:	ec51 0b18 	vmov	r0, r1, d8
 800c300:	f7f4 f98a 	bl	8000618 <__aeabi_dmul>
 800c304:	a322      	add	r3, pc, #136	; (adr r3, 800c390 <__ieee754_pow+0xa20>)
 800c306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c30a:	f7ff bbca 	b.w	800baa2 <__ieee754_pow+0x132>
 800c30e:	4622      	mov	r2, r4
 800c310:	462b      	mov	r3, r5
 800c312:	f7f3 ffc9 	bl	80002a8 <__aeabi_dsub>
 800c316:	4642      	mov	r2, r8
 800c318:	464b      	mov	r3, r9
 800c31a:	f7f4 fc03 	bl	8000b24 <__aeabi_dcmpge>
 800c31e:	2800      	cmp	r0, #0
 800c320:	f43f aef0 	beq.w	800c104 <__ieee754_pow+0x794>
 800c324:	e7e7      	b.n	800c2f6 <__ieee754_pow+0x986>
 800c326:	f04f 0a00 	mov.w	sl, #0
 800c32a:	e717      	b.n	800c15c <__ieee754_pow+0x7ec>
 800c32c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c330:	4619      	mov	r1, r3
 800c332:	e7d2      	b.n	800c2da <__ieee754_pow+0x96a>
 800c334:	491a      	ldr	r1, [pc, #104]	; (800c3a0 <__ieee754_pow+0xa30>)
 800c336:	2000      	movs	r0, #0
 800c338:	f7ff bb9e 	b.w	800ba78 <__ieee754_pow+0x108>
 800c33c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c340:	f7ff bb9a 	b.w	800ba78 <__ieee754_pow+0x108>
 800c344:	9000      	str	r0, [sp, #0]
 800c346:	f7ff bb76 	b.w	800ba36 <__ieee754_pow+0xc6>
 800c34a:	2100      	movs	r1, #0
 800c34c:	f7ff bb60 	b.w	800ba10 <__ieee754_pow+0xa0>
 800c350:	00000000 	.word	0x00000000
 800c354:	3fe62e43 	.word	0x3fe62e43
 800c358:	fefa39ef 	.word	0xfefa39ef
 800c35c:	3fe62e42 	.word	0x3fe62e42
 800c360:	0ca86c39 	.word	0x0ca86c39
 800c364:	be205c61 	.word	0xbe205c61
 800c368:	72bea4d0 	.word	0x72bea4d0
 800c36c:	3e663769 	.word	0x3e663769
 800c370:	c5d26bf1 	.word	0xc5d26bf1
 800c374:	3ebbbd41 	.word	0x3ebbbd41
 800c378:	af25de2c 	.word	0xaf25de2c
 800c37c:	3f11566a 	.word	0x3f11566a
 800c380:	16bebd93 	.word	0x16bebd93
 800c384:	3f66c16c 	.word	0x3f66c16c
 800c388:	5555553e 	.word	0x5555553e
 800c38c:	3fc55555 	.word	0x3fc55555
 800c390:	c2f8f359 	.word	0xc2f8f359
 800c394:	01a56e1f 	.word	0x01a56e1f
 800c398:	3fe00000 	.word	0x3fe00000
 800c39c:	000fffff 	.word	0x000fffff
 800c3a0:	3ff00000 	.word	0x3ff00000
 800c3a4:	4090cbff 	.word	0x4090cbff
 800c3a8:	3f6f3400 	.word	0x3f6f3400
 800c3ac:	652b82fe 	.word	0x652b82fe
 800c3b0:	3c971547 	.word	0x3c971547

0800c3b4 <__ieee754_sqrt>:
 800c3b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3b8:	ec55 4b10 	vmov	r4, r5, d0
 800c3bc:	4e56      	ldr	r6, [pc, #344]	; (800c518 <__ieee754_sqrt+0x164>)
 800c3be:	43ae      	bics	r6, r5
 800c3c0:	ee10 0a10 	vmov	r0, s0
 800c3c4:	ee10 3a10 	vmov	r3, s0
 800c3c8:	4629      	mov	r1, r5
 800c3ca:	462a      	mov	r2, r5
 800c3cc:	d110      	bne.n	800c3f0 <__ieee754_sqrt+0x3c>
 800c3ce:	ee10 2a10 	vmov	r2, s0
 800c3d2:	462b      	mov	r3, r5
 800c3d4:	f7f4 f920 	bl	8000618 <__aeabi_dmul>
 800c3d8:	4602      	mov	r2, r0
 800c3da:	460b      	mov	r3, r1
 800c3dc:	4620      	mov	r0, r4
 800c3de:	4629      	mov	r1, r5
 800c3e0:	f7f3 ff64 	bl	80002ac <__adddf3>
 800c3e4:	4604      	mov	r4, r0
 800c3e6:	460d      	mov	r5, r1
 800c3e8:	ec45 4b10 	vmov	d0, r4, r5
 800c3ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3f0:	2d00      	cmp	r5, #0
 800c3f2:	dc10      	bgt.n	800c416 <__ieee754_sqrt+0x62>
 800c3f4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c3f8:	4330      	orrs	r0, r6
 800c3fa:	d0f5      	beq.n	800c3e8 <__ieee754_sqrt+0x34>
 800c3fc:	b15d      	cbz	r5, 800c416 <__ieee754_sqrt+0x62>
 800c3fe:	ee10 2a10 	vmov	r2, s0
 800c402:	462b      	mov	r3, r5
 800c404:	ee10 0a10 	vmov	r0, s0
 800c408:	f7f3 ff4e 	bl	80002a8 <__aeabi_dsub>
 800c40c:	4602      	mov	r2, r0
 800c40e:	460b      	mov	r3, r1
 800c410:	f7f4 fa2c 	bl	800086c <__aeabi_ddiv>
 800c414:	e7e6      	b.n	800c3e4 <__ieee754_sqrt+0x30>
 800c416:	1509      	asrs	r1, r1, #20
 800c418:	d076      	beq.n	800c508 <__ieee754_sqrt+0x154>
 800c41a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800c41e:	07ce      	lsls	r6, r1, #31
 800c420:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800c424:	bf5e      	ittt	pl
 800c426:	0fda      	lsrpl	r2, r3, #31
 800c428:	005b      	lslpl	r3, r3, #1
 800c42a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800c42e:	0fda      	lsrs	r2, r3, #31
 800c430:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800c434:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800c438:	2000      	movs	r0, #0
 800c43a:	106d      	asrs	r5, r5, #1
 800c43c:	005b      	lsls	r3, r3, #1
 800c43e:	f04f 0e16 	mov.w	lr, #22
 800c442:	4684      	mov	ip, r0
 800c444:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c448:	eb0c 0401 	add.w	r4, ip, r1
 800c44c:	4294      	cmp	r4, r2
 800c44e:	bfde      	ittt	le
 800c450:	1b12      	suble	r2, r2, r4
 800c452:	eb04 0c01 	addle.w	ip, r4, r1
 800c456:	1840      	addle	r0, r0, r1
 800c458:	0052      	lsls	r2, r2, #1
 800c45a:	f1be 0e01 	subs.w	lr, lr, #1
 800c45e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c462:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c466:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c46a:	d1ed      	bne.n	800c448 <__ieee754_sqrt+0x94>
 800c46c:	4671      	mov	r1, lr
 800c46e:	2720      	movs	r7, #32
 800c470:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c474:	4562      	cmp	r2, ip
 800c476:	eb04 060e 	add.w	r6, r4, lr
 800c47a:	dc02      	bgt.n	800c482 <__ieee754_sqrt+0xce>
 800c47c:	d113      	bne.n	800c4a6 <__ieee754_sqrt+0xf2>
 800c47e:	429e      	cmp	r6, r3
 800c480:	d811      	bhi.n	800c4a6 <__ieee754_sqrt+0xf2>
 800c482:	2e00      	cmp	r6, #0
 800c484:	eb06 0e04 	add.w	lr, r6, r4
 800c488:	da43      	bge.n	800c512 <__ieee754_sqrt+0x15e>
 800c48a:	f1be 0f00 	cmp.w	lr, #0
 800c48e:	db40      	blt.n	800c512 <__ieee754_sqrt+0x15e>
 800c490:	f10c 0801 	add.w	r8, ip, #1
 800c494:	eba2 020c 	sub.w	r2, r2, ip
 800c498:	429e      	cmp	r6, r3
 800c49a:	bf88      	it	hi
 800c49c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800c4a0:	1b9b      	subs	r3, r3, r6
 800c4a2:	4421      	add	r1, r4
 800c4a4:	46c4      	mov	ip, r8
 800c4a6:	0052      	lsls	r2, r2, #1
 800c4a8:	3f01      	subs	r7, #1
 800c4aa:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c4ae:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c4b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c4b6:	d1dd      	bne.n	800c474 <__ieee754_sqrt+0xc0>
 800c4b8:	4313      	orrs	r3, r2
 800c4ba:	d006      	beq.n	800c4ca <__ieee754_sqrt+0x116>
 800c4bc:	1c4c      	adds	r4, r1, #1
 800c4be:	bf13      	iteet	ne
 800c4c0:	3101      	addne	r1, #1
 800c4c2:	3001      	addeq	r0, #1
 800c4c4:	4639      	moveq	r1, r7
 800c4c6:	f021 0101 	bicne.w	r1, r1, #1
 800c4ca:	1043      	asrs	r3, r0, #1
 800c4cc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c4d0:	0849      	lsrs	r1, r1, #1
 800c4d2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c4d6:	07c2      	lsls	r2, r0, #31
 800c4d8:	bf48      	it	mi
 800c4da:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800c4de:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800c4e2:	460c      	mov	r4, r1
 800c4e4:	463d      	mov	r5, r7
 800c4e6:	e77f      	b.n	800c3e8 <__ieee754_sqrt+0x34>
 800c4e8:	0ada      	lsrs	r2, r3, #11
 800c4ea:	3815      	subs	r0, #21
 800c4ec:	055b      	lsls	r3, r3, #21
 800c4ee:	2a00      	cmp	r2, #0
 800c4f0:	d0fa      	beq.n	800c4e8 <__ieee754_sqrt+0x134>
 800c4f2:	02d7      	lsls	r7, r2, #11
 800c4f4:	d50a      	bpl.n	800c50c <__ieee754_sqrt+0x158>
 800c4f6:	f1c1 0420 	rsb	r4, r1, #32
 800c4fa:	fa23 f404 	lsr.w	r4, r3, r4
 800c4fe:	1e4d      	subs	r5, r1, #1
 800c500:	408b      	lsls	r3, r1
 800c502:	4322      	orrs	r2, r4
 800c504:	1b41      	subs	r1, r0, r5
 800c506:	e788      	b.n	800c41a <__ieee754_sqrt+0x66>
 800c508:	4608      	mov	r0, r1
 800c50a:	e7f0      	b.n	800c4ee <__ieee754_sqrt+0x13a>
 800c50c:	0052      	lsls	r2, r2, #1
 800c50e:	3101      	adds	r1, #1
 800c510:	e7ef      	b.n	800c4f2 <__ieee754_sqrt+0x13e>
 800c512:	46e0      	mov	r8, ip
 800c514:	e7be      	b.n	800c494 <__ieee754_sqrt+0xe0>
 800c516:	bf00      	nop
 800c518:	7ff00000 	.word	0x7ff00000

0800c51c <fabs>:
 800c51c:	ec51 0b10 	vmov	r0, r1, d0
 800c520:	ee10 2a10 	vmov	r2, s0
 800c524:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c528:	ec43 2b10 	vmov	d0, r2, r3
 800c52c:	4770      	bx	lr

0800c52e <finite>:
 800c52e:	b082      	sub	sp, #8
 800c530:	ed8d 0b00 	vstr	d0, [sp]
 800c534:	9801      	ldr	r0, [sp, #4]
 800c536:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c53a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c53e:	0fc0      	lsrs	r0, r0, #31
 800c540:	b002      	add	sp, #8
 800c542:	4770      	bx	lr
 800c544:	0000      	movs	r0, r0
	...

0800c548 <nan>:
 800c548:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c550 <nan+0x8>
 800c54c:	4770      	bx	lr
 800c54e:	bf00      	nop
 800c550:	00000000 	.word	0x00000000
 800c554:	7ff80000 	.word	0x7ff80000

0800c558 <rint>:
 800c558:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c55a:	ec51 0b10 	vmov	r0, r1, d0
 800c55e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c562:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800c566:	2e13      	cmp	r6, #19
 800c568:	ee10 4a10 	vmov	r4, s0
 800c56c:	460b      	mov	r3, r1
 800c56e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800c572:	dc58      	bgt.n	800c626 <rint+0xce>
 800c574:	2e00      	cmp	r6, #0
 800c576:	da2b      	bge.n	800c5d0 <rint+0x78>
 800c578:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800c57c:	4302      	orrs	r2, r0
 800c57e:	d023      	beq.n	800c5c8 <rint+0x70>
 800c580:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800c584:	4302      	orrs	r2, r0
 800c586:	4254      	negs	r4, r2
 800c588:	4314      	orrs	r4, r2
 800c58a:	0c4b      	lsrs	r3, r1, #17
 800c58c:	0b24      	lsrs	r4, r4, #12
 800c58e:	045b      	lsls	r3, r3, #17
 800c590:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800c594:	ea44 0103 	orr.w	r1, r4, r3
 800c598:	4b32      	ldr	r3, [pc, #200]	; (800c664 <rint+0x10c>)
 800c59a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c59e:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c5a2:	4602      	mov	r2, r0
 800c5a4:	460b      	mov	r3, r1
 800c5a6:	4630      	mov	r0, r6
 800c5a8:	4639      	mov	r1, r7
 800c5aa:	f7f3 fe7f 	bl	80002ac <__adddf3>
 800c5ae:	e9cd 0100 	strd	r0, r1, [sp]
 800c5b2:	463b      	mov	r3, r7
 800c5b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5b8:	4632      	mov	r2, r6
 800c5ba:	f7f3 fe75 	bl	80002a8 <__aeabi_dsub>
 800c5be:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c5c2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800c5c6:	4639      	mov	r1, r7
 800c5c8:	ec41 0b10 	vmov	d0, r0, r1
 800c5cc:	b003      	add	sp, #12
 800c5ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5d0:	4a25      	ldr	r2, [pc, #148]	; (800c668 <rint+0x110>)
 800c5d2:	4132      	asrs	r2, r6
 800c5d4:	ea01 0702 	and.w	r7, r1, r2
 800c5d8:	4307      	orrs	r7, r0
 800c5da:	d0f5      	beq.n	800c5c8 <rint+0x70>
 800c5dc:	0851      	lsrs	r1, r2, #1
 800c5de:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800c5e2:	4314      	orrs	r4, r2
 800c5e4:	d00c      	beq.n	800c600 <rint+0xa8>
 800c5e6:	ea23 0201 	bic.w	r2, r3, r1
 800c5ea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800c5ee:	2e13      	cmp	r6, #19
 800c5f0:	fa43 f606 	asr.w	r6, r3, r6
 800c5f4:	bf0c      	ite	eq
 800c5f6:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800c5fa:	2400      	movne	r4, #0
 800c5fc:	ea42 0306 	orr.w	r3, r2, r6
 800c600:	4918      	ldr	r1, [pc, #96]	; (800c664 <rint+0x10c>)
 800c602:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800c606:	4622      	mov	r2, r4
 800c608:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c60c:	4620      	mov	r0, r4
 800c60e:	4629      	mov	r1, r5
 800c610:	f7f3 fe4c 	bl	80002ac <__adddf3>
 800c614:	e9cd 0100 	strd	r0, r1, [sp]
 800c618:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c61c:	4622      	mov	r2, r4
 800c61e:	462b      	mov	r3, r5
 800c620:	f7f3 fe42 	bl	80002a8 <__aeabi_dsub>
 800c624:	e7d0      	b.n	800c5c8 <rint+0x70>
 800c626:	2e33      	cmp	r6, #51	; 0x33
 800c628:	dd07      	ble.n	800c63a <rint+0xe2>
 800c62a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c62e:	d1cb      	bne.n	800c5c8 <rint+0x70>
 800c630:	ee10 2a10 	vmov	r2, s0
 800c634:	f7f3 fe3a 	bl	80002ac <__adddf3>
 800c638:	e7c6      	b.n	800c5c8 <rint+0x70>
 800c63a:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800c63e:	f04f 36ff 	mov.w	r6, #4294967295
 800c642:	40d6      	lsrs	r6, r2
 800c644:	4230      	tst	r0, r6
 800c646:	d0bf      	beq.n	800c5c8 <rint+0x70>
 800c648:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800c64c:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800c650:	bf1f      	itttt	ne
 800c652:	ea24 0101 	bicne.w	r1, r4, r1
 800c656:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800c65a:	fa44 f202 	asrne.w	r2, r4, r2
 800c65e:	ea41 0402 	orrne.w	r4, r1, r2
 800c662:	e7cd      	b.n	800c600 <rint+0xa8>
 800c664:	0800cc18 	.word	0x0800cc18
 800c668:	000fffff 	.word	0x000fffff
 800c66c:	00000000 	.word	0x00000000

0800c670 <scalbn>:
 800c670:	b570      	push	{r4, r5, r6, lr}
 800c672:	ec55 4b10 	vmov	r4, r5, d0
 800c676:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c67a:	4606      	mov	r6, r0
 800c67c:	462b      	mov	r3, r5
 800c67e:	b99a      	cbnz	r2, 800c6a8 <scalbn+0x38>
 800c680:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c684:	4323      	orrs	r3, r4
 800c686:	d036      	beq.n	800c6f6 <scalbn+0x86>
 800c688:	4b39      	ldr	r3, [pc, #228]	; (800c770 <scalbn+0x100>)
 800c68a:	4629      	mov	r1, r5
 800c68c:	ee10 0a10 	vmov	r0, s0
 800c690:	2200      	movs	r2, #0
 800c692:	f7f3 ffc1 	bl	8000618 <__aeabi_dmul>
 800c696:	4b37      	ldr	r3, [pc, #220]	; (800c774 <scalbn+0x104>)
 800c698:	429e      	cmp	r6, r3
 800c69a:	4604      	mov	r4, r0
 800c69c:	460d      	mov	r5, r1
 800c69e:	da10      	bge.n	800c6c2 <scalbn+0x52>
 800c6a0:	a32b      	add	r3, pc, #172	; (adr r3, 800c750 <scalbn+0xe0>)
 800c6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a6:	e03a      	b.n	800c71e <scalbn+0xae>
 800c6a8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c6ac:	428a      	cmp	r2, r1
 800c6ae:	d10c      	bne.n	800c6ca <scalbn+0x5a>
 800c6b0:	ee10 2a10 	vmov	r2, s0
 800c6b4:	4620      	mov	r0, r4
 800c6b6:	4629      	mov	r1, r5
 800c6b8:	f7f3 fdf8 	bl	80002ac <__adddf3>
 800c6bc:	4604      	mov	r4, r0
 800c6be:	460d      	mov	r5, r1
 800c6c0:	e019      	b.n	800c6f6 <scalbn+0x86>
 800c6c2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c6c6:	460b      	mov	r3, r1
 800c6c8:	3a36      	subs	r2, #54	; 0x36
 800c6ca:	4432      	add	r2, r6
 800c6cc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c6d0:	428a      	cmp	r2, r1
 800c6d2:	dd08      	ble.n	800c6e6 <scalbn+0x76>
 800c6d4:	2d00      	cmp	r5, #0
 800c6d6:	a120      	add	r1, pc, #128	; (adr r1, 800c758 <scalbn+0xe8>)
 800c6d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6dc:	da1c      	bge.n	800c718 <scalbn+0xa8>
 800c6de:	a120      	add	r1, pc, #128	; (adr r1, 800c760 <scalbn+0xf0>)
 800c6e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6e4:	e018      	b.n	800c718 <scalbn+0xa8>
 800c6e6:	2a00      	cmp	r2, #0
 800c6e8:	dd08      	ble.n	800c6fc <scalbn+0x8c>
 800c6ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c6ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c6f2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c6f6:	ec45 4b10 	vmov	d0, r4, r5
 800c6fa:	bd70      	pop	{r4, r5, r6, pc}
 800c6fc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c700:	da19      	bge.n	800c736 <scalbn+0xc6>
 800c702:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c706:	429e      	cmp	r6, r3
 800c708:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c70c:	dd0a      	ble.n	800c724 <scalbn+0xb4>
 800c70e:	a112      	add	r1, pc, #72	; (adr r1, 800c758 <scalbn+0xe8>)
 800c710:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d1e2      	bne.n	800c6de <scalbn+0x6e>
 800c718:	a30f      	add	r3, pc, #60	; (adr r3, 800c758 <scalbn+0xe8>)
 800c71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c71e:	f7f3 ff7b 	bl	8000618 <__aeabi_dmul>
 800c722:	e7cb      	b.n	800c6bc <scalbn+0x4c>
 800c724:	a10a      	add	r1, pc, #40	; (adr r1, 800c750 <scalbn+0xe0>)
 800c726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d0b8      	beq.n	800c6a0 <scalbn+0x30>
 800c72e:	a10e      	add	r1, pc, #56	; (adr r1, 800c768 <scalbn+0xf8>)
 800c730:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c734:	e7b4      	b.n	800c6a0 <scalbn+0x30>
 800c736:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c73a:	3236      	adds	r2, #54	; 0x36
 800c73c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c740:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c744:	4620      	mov	r0, r4
 800c746:	4b0c      	ldr	r3, [pc, #48]	; (800c778 <scalbn+0x108>)
 800c748:	2200      	movs	r2, #0
 800c74a:	e7e8      	b.n	800c71e <scalbn+0xae>
 800c74c:	f3af 8000 	nop.w
 800c750:	c2f8f359 	.word	0xc2f8f359
 800c754:	01a56e1f 	.word	0x01a56e1f
 800c758:	8800759c 	.word	0x8800759c
 800c75c:	7e37e43c 	.word	0x7e37e43c
 800c760:	8800759c 	.word	0x8800759c
 800c764:	fe37e43c 	.word	0xfe37e43c
 800c768:	c2f8f359 	.word	0xc2f8f359
 800c76c:	81a56e1f 	.word	0x81a56e1f
 800c770:	43500000 	.word	0x43500000
 800c774:	ffff3cb0 	.word	0xffff3cb0
 800c778:	3c900000 	.word	0x3c900000

0800c77c <_init>:
 800c77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c77e:	bf00      	nop
 800c780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c782:	bc08      	pop	{r3}
 800c784:	469e      	mov	lr, r3
 800c786:	4770      	bx	lr

0800c788 <_fini>:
 800c788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c78a:	bf00      	nop
 800c78c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c78e:	bc08      	pop	{r3}
 800c790:	469e      	mov	lr, r3
 800c792:	4770      	bx	lr
