{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509246176439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Standard Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509246176444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 11:02:56 2017 " "Processing started: Sun Oct 29 11:02:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509246176444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509246176444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SLed -c SLed " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SLed -c SLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509246176444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1509246176779 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLed_8_1200mv_85c_slow.vo C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/ simulation " "Generated file SLed_8_1200mv_85c_slow.vo in folder \"C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509246176908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLed_8_1200mv_0c_slow.vo C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/ simulation " "Generated file SLed_8_1200mv_0c_slow.vo in folder \"C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509246176934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLed_min_1200mv_0c_fast.vo C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/ simulation " "Generated file SLed_min_1200mv_0c_fast.vo in folder \"C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509246176957 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLed.vo C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/ simulation " "Generated file SLed.vo in folder \"C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509246176981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLed_8_1200mv_85c_v_slow.sdo C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/ simulation " "Generated file SLed_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509246177013 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLed_8_1200mv_0c_v_slow.sdo C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/ simulation " "Generated file SLed_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509246177042 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLed_min_1200mv_0c_v_fast.sdo C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/ simulation " "Generated file SLed_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509246177068 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLed_v.sdo C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/ simulation " "Generated file SLed_v.sdo in folder \"C:/Users/Q/Desktop/Wayne/FPGA/3-sLed(Seven-segment display)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509246177093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509246177150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 11:02:57 2017 " "Processing ended: Sun Oct 29 11:02:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509246177150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509246177150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509246177150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1509246177150 ""}
