

================================================================
== Vitis HLS Report for 'fp_conv_Pipeline_LOOP_OUTPUT'
================================================================
* Date:           Fri Dec 13 13:11:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_OUTPUT  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln580_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln580"   --->   Operation 6 'read' 'zext_ln580_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_V_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ret_V_9"   --->   Operation 7 'read' 'ret_V_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i_V"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc318"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V_6 = load i5 %i_V"   --->   Operation 10 'load' 'i_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.63ns)   --->   "%icmp_ln1027 = icmp_eq  i5 %i_V_6, i5 16"   --->   Operation 12 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln840 = add i5 %i_V_6, i5 1"   --->   Operation 14 'add' 'add_ln840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln576 = br i1 %icmp_ln1027, void %for.inc318.split, void %for.inc321.exitStub" [Accel.cpp:576]   --->   Operation 15 'br' 'br_ln576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_V_cast = zext i5 %i_V_6"   --->   Operation 16 'zext' 'i_V_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outwords_V_addr = getelementptr i64 %outwords_V, i64 0, i64 %i_V_cast" [Accel.cpp:580]   --->   Operation 17 'getelementptr' 'outwords_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rhs_V = trunc i5 %i_V_6"   --->   Operation 18 'trunc' 'rhs_V' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.71ns)   --->   "%outwords_V_load = load i4 %outwords_V_addr" [Accel.cpp:580]   --->   Operation 19 'load' 'outwords_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln576 = store i5 %add_ln840, i5 %i_V" [Accel.cpp:576]   --->   Operation 20 'store' 'store_ln576' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln1495 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 21 'specloopname' 'specloopname_ln1495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_V = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %ret_V_9_read, i4 %rhs_V"   --->   Operation 22 'bitconcatenate' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.74ns)   --->   "%add_ln580 = add i12 %zext_ln580_read, i12 %ret_V" [Accel.cpp:580]   --->   Operation 23 'add' 'add_ln580' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln580_1 = zext i12 %add_ln580" [Accel.cpp:580]   --->   Operation 24 'zext' 'zext_ln580_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln580_1" [Accel.cpp:580]   --->   Operation 25 'getelementptr' 'dmem_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.71ns)   --->   "%outwords_V_load = load i4 %outwords_V_addr" [Accel.cpp:580]   --->   Operation 26 'load' 'outwords_V_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (1.64ns)   --->   "%store_ln580 = store i64 %outwords_V_load, i12 %dmem_V_addr" [Accel.cpp:580]   --->   Operation 27 'store' 'store_ln580' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln576 = br void %for.inc318" [Accel.cpp:576]   --->   Operation 28 'br' 'br_ln576' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'add' operation ('add_ln840') [15]  (0.707 ns)
	'store' operation ('store_ln576', Accel.cpp:576) of variable 'add_ln840' on local variable 'i.V' [28]  (0.387 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln580', Accel.cpp:580) [23]  (0.745 ns)
	'getelementptr' operation ('dmem_V_addr', Accel.cpp:580) [25]  (0 ns)
	'store' operation ('store_ln580', Accel.cpp:580) of variable 'outwords_V_load', Accel.cpp:580 on array 'dmem_V' [27]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
