
---------- Begin Simulation Statistics ----------
final_tick                               16944258167946                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211585                       # Simulator instruction rate (inst/s)
host_mem_usage                               17128432                       # Number of bytes of host memory used
host_op_rate                                   322529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4724.27                       # Real time elapsed on the host
host_tick_rate                               11082195                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999585925                       # Number of instructions simulated
sim_ops                                    1523717830                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052355                       # Number of seconds simulated
sim_ticks                                 52355333592                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2946293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         7909                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5535085                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         7909                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    11                       # Number of float alu accesses
system.cpu0.num_fp_insts                           11                       # number of float instructions
system.cpu0.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  9                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu0.num_int_insts                          15                       # number of integer instructions
system.cpu0.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            5                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       11     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  1      4.55%     54.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      9.09%     63.64% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  1      4.55%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      4.55%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 1      4.55%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      4.55%     81.82% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     81.82% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     18.18%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2945243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         7933                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5531771                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         7933                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    11                       # Number of float alu accesses
system.cpu1.num_fp_insts                           11                       # number of float instructions
system.cpu1.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  9                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu1.num_int_insts                          15                       # number of integer instructions
system.cpu1.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            5                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       11     50.00%     50.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  1      4.55%     54.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  2      9.09%     63.64% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      4.55%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      4.55%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 1      4.55%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::MemRead                       1      4.55%     81.82% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     18.18%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2945875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         7903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5534346                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         7903                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    11                       # Number of float alu accesses
system.cpu2.num_fp_insts                           11                       # number of float instructions
system.cpu2.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  9                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu2.num_int_insts                          15                       # number of integer instructions
system.cpu2.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       11     50.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      4.55%     54.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  2      9.09%     63.64% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      4.55%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      4.55%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 1      4.55%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::MemRead                       1      4.55%     81.82% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     81.82% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     18.18%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        22                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2945980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         7937                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5533081                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         7937                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    11                       # Number of float alu accesses
system.cpu3.num_fp_insts                           11                       # number of float instructions
system.cpu3.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  9                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu3.num_int_insts                          15                       # number of integer instructions
system.cpu3.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       11     50.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  1      4.55%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      9.09%     63.64% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      4.55%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     68.18% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 1      4.55%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 1      4.55%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemRead                       1      4.55%     81.82% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     81.82% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     18.18%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4679261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9367284                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       479866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1029375                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        147102143                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        71477972                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            381087492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.628893                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.628893                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        410831564                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       196414131                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  15271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       276387                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        25806356                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.552232                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            81101415                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          17191975                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       47165893                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     64921266                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          905                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     17770407                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    412256899                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     63909440                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       457880                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    401270046                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        820723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       118151                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        275636                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      1484611                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          586                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       154258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       122129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        560745098                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            401108353                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        311750583                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.551203                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             401180429                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       331831599                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      152228562                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.590096                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.590096                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         1604      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    196556938     48.93%     48.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2065150      0.51%     49.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      4079032      1.02%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      5780109      1.44%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      2220743      0.55%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     42683085     10.62%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     12443995      3.10%     66.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2409724      0.60%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     50297595     12.52%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1963404      0.49%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     11406327      2.84%     82.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      5411679      1.35%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     52612350     13.10%     97.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     11796197      2.94%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     401727932                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      223757642                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    445231072                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    221087846                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    244085052                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            3236112                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008055                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          53581      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         43625      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       341142     10.54%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       323068      9.98%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        492450     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       374234     11.56%     50.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       826176     25.53%     75.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       781836     24.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     181204798                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    518753884                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    180020507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    199341728                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         412256899                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        401727932                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     31169295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        85064                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined     32376054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    157207922                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.555392                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.587018                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     59408764     37.79%     37.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     11986894      7.62%     45.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     14238583      9.06%     54.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     14295857      9.09%     63.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     17262167     10.98%     74.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     13881920      8.83%     83.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11292112      7.18%     90.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      6567639      4.18%     94.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8273986      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    157207922                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.555144                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5002195                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       558614                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     64921266                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     17770407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      156303033                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               157223193                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     68                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        146973089                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        71414739                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249779869                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            380751454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.629447                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.629447                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        410471581                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       196242105                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  15158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       276133                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        25783639                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.549989                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            81029820                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          17176442                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       47224242                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     64864573                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          901                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     17754470                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    411895857                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     63853378                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       457546                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    400917368                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        821352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       116851                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        275431                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1484620                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       154113                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       122020                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        560241158                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            400755773                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        311470625                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.548961                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             400827681                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       331538016                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      152094479                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.588696                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.588696                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         1599      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    196384084     48.93%     48.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2063363      0.51%     49.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      4075464      1.02%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      5774971      1.44%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      2218658      0.55%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     42645645     10.62%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     12433045      3.10%     66.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2407611      0.60%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     50253871     12.52%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1961705      0.49%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11396095      2.84%     82.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5406710      1.35%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52566474     13.10%     97.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     11785621      2.94%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     401374916                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      223561858                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    444841090                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    220893978                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    243873240                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3233783                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008057                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          53542      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         43550      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       341041     10.55%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       323196      9.99%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        492065     15.22%     38.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       373978     11.56%     50.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       825463     25.53%     75.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       780948     24.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     181045242                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    518435510                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    179861795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    199167550                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         411895857                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        401374916                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     31144298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        84952                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     32352613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    157208035                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.553145                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.586729                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     59475878     37.83%     37.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     11990046      7.63%     45.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14231366      9.05%     54.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     14289273      9.09%     63.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     17248723     10.97%     74.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     13865425      8.82%     83.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11282429      7.18%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      6561432      4.17%     94.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8263463      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    157208035                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.552899                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      4998403                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       558448                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     64864573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17754470                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      156165693                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               157223193                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     77                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        147083936                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        71468550                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249967787                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            381037788                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.628974                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.628974                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        410779739                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       196388965                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  14892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       276330                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        25802977                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.551891                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            81089917                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          17188867                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       47181169                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     64912620                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     17767193                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    412201182                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     63901050                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       457786                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    401216483                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        820590                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       118267                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        275579                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      1484499                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          586                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       154228                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       122102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        560672580                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            401054868                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.555957                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        311709819                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.550863                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             401126942                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       331785446                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      152207972                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.589891                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.589891                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         1595      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    196530641     48.93%     48.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2064960      0.51%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      4078167      1.02%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      5778949      1.44%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      2220282      0.55%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     42677792     10.62%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     12442404      3.10%     66.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      2409422      0.60%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     50291817     12.52%     79.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1963187      0.49%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11404589      2.84%     82.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5410518      1.35%     83.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     52605697     13.10%     97.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     11794251      2.94%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     401674271                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      223728428                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    445172917                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    221059009                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    244052367                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            3235658                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008055                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          53582      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         43624      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       341249     10.55%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       323004      9.98%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        492337     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       374167     11.56%     50.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       826014     25.53%     75.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       781681     24.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     181179906                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    518704622                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    179995859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    199312681                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         412201182                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        401674271                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     31163280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        85040                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     32369719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    157208301                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.555045                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.587004                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     59421980     37.80%     37.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11985164      7.62%     45.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14237002      9.06%     54.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     14293850      9.09%     63.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     17260149     10.98%     74.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     13879873      8.83%     83.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11290661      7.18%     90.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6567350      4.18%     94.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8272272      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    157208301                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.554803                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5001599                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       558573                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     64912620                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     17767193                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      156281631                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               157223193                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        147006886                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        71431751                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249838213                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            380841008                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.629300                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.629300                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        410567185                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       196288542                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  14823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       276228                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        25789710                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.550601                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            81049792                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          17181072                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       47191880                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     64880262                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          898                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     17759276                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    411996216                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     63868720                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       457633                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    401013687                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        821585                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       116820                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        275525                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1484907                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       154167                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       122061                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        560372184                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            400852130                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.555959                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        311543706                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.549574                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             400923988                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       331619214                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      152131407                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.589067                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.589067                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         1600      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    196431363     48.93%     48.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2063819      0.51%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      4076726      1.02%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      5776826      1.44%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2219354      0.55%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     42655509     10.62%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     12435990      3.10%     66.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      2408180      0.60%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     50264936     12.52%     79.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1962121      0.49%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11399063      2.84%     82.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      5408339      1.35%     83.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     52578866     13.10%     97.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     11788629      2.94%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     401471321                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      223615096                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    444946917                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    220946559                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    243934583                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            3234697                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008057                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          53533      1.65%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         43594      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       341073     10.54%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       323219      9.99%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        492219     15.22%     38.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       374086     11.56%     50.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       825710     25.53%     75.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       781263     24.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     181089322                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    518523729                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    179905571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    199217358                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         411996216                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        401471321                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     31155090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        84938                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     32364236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    157208370                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.553753                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.586730                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     59451793     37.82%     37.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     11993594      7.63%     45.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     14235515      9.06%     54.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     14292661      9.09%     63.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     17252795     10.97%     74.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     13868819      8.82%     83.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11284621      7.18%     90.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6562863      4.17%     94.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8265709      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    157208370                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.553512                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4999495                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       558589                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     64880262                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     17759276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      156203514                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               157223193                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     73303860                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        73303861                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     73303860                       # number of overall hits
system.cpu0.dcache.overall_hits::total       73303861                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4212280                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4212284                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      4212280                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4212284                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  54098144703                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  54098144703                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  54098144703                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  54098144703                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     77516140                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     77516145                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     77516140                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     77516145                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.800000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.054341                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.054341                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.800000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.054341                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.054341                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12842.960274                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12842.948078                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12842.960274                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12842.948078                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          199                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          199                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2588174                       # number of writebacks
system.cpu0.dcache.writebacks::total          2588174                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1265479                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1265479                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1265479                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1265479                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2946801                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2946801                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2946801                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2946801                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  39781411767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  39781411767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  39781411767                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  39781411767                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.038015                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038015                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.038015                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038015                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13499.863671                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13499.863671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13499.863671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13499.863671                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2588174                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     59559883                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       59559884                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3854138                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3854142                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  52420507353                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  52420507353                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     63414021                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63414026                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.800000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.060777                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060777                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 13601.097665                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13601.083549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1265479                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1265479                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2588659                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2588659                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  38223035703                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  38223035703                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14765.573876                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14765.573876                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     13743977                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13743977                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       358142                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       358142                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1677637350                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1677637350                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     14102119                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14102119                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.025396                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025396                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4684.279839                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4684.279839                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       358142                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       358142                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1558376064                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1558376064                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.025396                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025396                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4351.279839                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4351.279839                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.823187                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           76449345                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2588686                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            29.532104                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16891902837018                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   507.823188                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.007812                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.991842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          370                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        622717846                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       622717846                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           20                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     31454924                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31454944                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           20                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     31454924                       # number of overall hits
system.cpu0.icache.overall_hits::total       31454944                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          122                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           124                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          122                       # number of overall misses
system.cpu0.icache.overall_misses::total          124                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     10946043                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10946043                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     10946043                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10946043                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     31455046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31455068                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     31455046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31455068                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.090909                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.090909                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 89721.663934                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 88274.540323                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 89721.663934                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 88274.540323                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          104                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      9587070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9587070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      9587070                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9587070                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92183.365385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92183.365385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92183.365385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92183.365385                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           20                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     31454924                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31454944                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          124                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     10946043                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10946043                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     31455046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31455068                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 89721.663934                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 88274.540323                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      9587070                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9587070                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 92183.365385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92183.365385                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          105.752746                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31455050                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         296745.754717                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   103.752746                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.202642                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.206548                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        251640650                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       251640650                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2588769                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      1171039                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2592647                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       358119                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       358119                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2588769                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8481784                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            8481996                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    331319040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           331325824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1175512                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               75232768                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4122423                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001919                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.043759                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4114514     99.81%     99.81% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                7909      0.19%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4122423                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3566905191                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         103896                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2705346945                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1418999                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1418999                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1418999                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1418999                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          104                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1169683                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1169793                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          104                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1169683                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1169793                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      9516474                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  30942374985                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  30951891459                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      9516474                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  30942374985                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  30951891459                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          104                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2588682                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2588792                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          104                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2588682                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2588792                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.451845                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.451868                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.451845                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.451868                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 91504.557692                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 26453.641700                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 26459.289343                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 91504.557692                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 26453.641700                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 26459.289343                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1175512                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1175512                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          104                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1169683                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1169787                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          104                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1169683                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1169787                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      9481842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  30552870546                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  30562352388                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      9481842                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  30552870546                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  30562352388                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.451845                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.451866                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.451845                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.451866                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91171.557692                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26120.641700                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 26126.425057                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91171.557692                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26120.641700                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 26126.425057                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1175512                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       808643                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       808643                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       808643                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       808643                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1779531                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1779531                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1779531                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1779531                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       358119                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       358119                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       358119                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       358119                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data           18                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data            5                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data       539127                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total       539127                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 107825.400000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 107825.400000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data       537462                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total       537462                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 107492.400000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 107492.400000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1418981                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1418981                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          104                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1169678                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1169788                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      9516474                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  30941835858                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  30951352332                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2588659                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2588769                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.451847                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.451870                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 91504.557692                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 26453.293862                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 26458.941562                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          104                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1169678                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1169782                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      9481842                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  30552333084                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  30561814926                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.451847                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451868                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 91171.557692                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 26120.293862                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26126.077274                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2075.248284                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5535085                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1177590                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.700350                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    45.555587                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.004381                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.007766                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    19.296381                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2009.384168                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.011122                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000246                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.004711                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.490572                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.506652                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2078                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          376                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1592                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.507324                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        89738950                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       89738950                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16891902844354                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  52355323592                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32731.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32731.numOps                      0                       # Number of Ops committed
system.cpu0.thread32731.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     73236563                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        73236564                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     73236563                       # number of overall hits
system.cpu1.dcache.overall_hits::total       73236564                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4211193                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4211197                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      4211193                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4211197                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  54166057056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  54166057056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  54166057056                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  54166057056                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     77447756                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77447761                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     77447756                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77447761                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.800000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.054375                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.054375                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.800000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.054375                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.054375                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 12862.401950                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12862.389733                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 12862.401950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12862.389733                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2585909                       # number of writebacks
system.cpu1.dcache.writebacks::total          2585909                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1265441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1265441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1265441                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1265441                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2945752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2945752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2945752                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2945752                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  39827140659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39827140659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  39827140659                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39827140659                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.038035                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038035                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.038035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038035                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 13520.194728                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13520.194728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 13520.194728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13520.194728                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2585909                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     59506598                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59506599                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            4                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3851836                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3851840                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  52482751380                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  52482751380                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     63358434                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     63358439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.800000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.060794                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.060794                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 13625.385759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13625.371609                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1265441                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1265441                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2586395                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2586395                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  38263500864                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38263500864                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14794.144307                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14794.144307                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     13729965                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13729965                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       359357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       359357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1683305676                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1683305676                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     14089322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14089322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.025506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4684.215630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4684.215630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       359357                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       359357                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1563639795                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1563639795                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.025506                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025506                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4351.215630                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4351.215630                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.823297                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           76381661                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2586421                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.531797                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16891902837018                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     4.000000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   507.823298                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.007812                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.991842                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          382                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        622168509                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       622168509                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     31427744                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31427764                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     31427744                       # number of overall hits
system.cpu1.icache.overall_hits::total       31427764                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          123                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           125                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          123                       # number of overall misses
system.cpu1.icache.overall_misses::total          125                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     11114541                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11114541                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     11114541                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11114541                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31427867                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31427889                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31427867                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31427889                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.090909                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.090909                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 90362.121951                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88916.328000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 90362.121951                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88916.328000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          104                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          104                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      9761229                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9761229                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      9761229                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9761229                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93857.971154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 93857.971154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93857.971154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 93857.971154                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     31427744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31427764                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          123                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          125                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     11114541                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11114541                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31427867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31427889                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 90362.121951                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88916.328000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          104                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      9761229                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9761229                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 93857.971154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 93857.971154                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          105.752576                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31427870                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         296489.339623                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   103.752576                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.202642                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.206548                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        251423218                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       251423218                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2586504                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1171525                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2594234                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       359334                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       359334                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2586505                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      8477420                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            8477632                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    331029120                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           331035904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1179850                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               75510400                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4125712                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001923                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.043808                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4117779     99.81%     99.81% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                7933      0.19%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4125712                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3564293139                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         103896                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2703488805                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1412418                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1412418                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1412418                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1412418                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          104                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1174000                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1174110                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          104                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1174000                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1174110                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      9690633                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  31011907716                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  31021598349                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      9690633                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  31011907716                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  31021598349                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          104                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2586418                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2586528                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          104                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2586418                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2586528                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.453910                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.453933                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.453910                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.453933                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 93179.163462                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 26415.594307                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 26421.373082                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 93179.163462                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 26415.594307                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 26421.373082                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1179850                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1179850                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          104                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1174000                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1174104                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          104                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1174000                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1174104                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      9656001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  30620966049                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  30630622050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      9656001                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  30620966049                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  30630622050                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.453910                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.453931                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.453910                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.453931                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92846.163462                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26082.594590                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 26088.508386                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92846.163462                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26082.594590                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 26088.508386                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1179850                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       807932                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       807932                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       807932                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       807932                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1777977                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1777977                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1777977                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1777977                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       359334                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       359334                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       359334                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       359334                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data           18                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data            5                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data       513153                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total       513153                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 102630.600000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 102630.600000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data       511488                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total       511488                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 102297.600000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 102297.600000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1412400                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1412400                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          104                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1173995                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1174105                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9690633                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  31011394563                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  31021085196                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2586395                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2586505                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.453912                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.453935                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 93179.163462                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 26415.269710                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 26421.048540                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          104                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1173995                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1174099                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      9656001                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  30620454561                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  30630110562                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.453912                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.453933                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 92846.163462                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 26082.269993                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26088.183843                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2066.287477                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5531770                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1181919                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.680329                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    45.516609                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.004381                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.005914                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    11.298454                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2006.462119                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.011112                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000734                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.002758                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.489859                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.504465                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2069                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          378                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1590                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.505127                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        89690255                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       89690255                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16891902844354                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  52355323592                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-20378.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-20378.numOps                     0                       # Number of Ops committed
system.cpu1.thread-20378.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     73293957                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        73293958                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     73293957                       # number of overall hits
system.cpu2.dcache.overall_hits::total       73293958                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4211614                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4211618                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      4211614                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4211618                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  54101579931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  54101579931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  54101579931                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  54101579931                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     77505571                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     77505576                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     77505571                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     77505576                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.800000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.054340                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.054340                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.800000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.054340                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.054340                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 12845.806841                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12845.794640                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 12845.806841                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 12845.794640                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2587853                       # number of writebacks
system.cpu2.dcache.writebacks::total          2587853                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1265231                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1265231                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1265231                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1265231                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2946383                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2946383                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2946383                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2946383                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  39783058119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39783058119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  39783058119                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39783058119                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.038015                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.038015                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.038015                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.038015                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 13502.337652                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13502.337652                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 13502.337652                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13502.337652                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2587853                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     59552158                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       59552159                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3853569                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3853573                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  52424436087                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  52424436087                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     63405727                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     63405732                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.800000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.060776                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060776                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 13604.125445                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13604.111324                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1265231                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1265231                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2588338                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2588338                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  38225143260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  38225143260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040822                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 14768.219321                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14768.219321                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     13741799                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13741799                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       358045                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       358045                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1677143844                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1677143844                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14099844                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14099844                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.025394                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025394                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4684.170548                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4684.170548                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       358045                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       358045                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1557914859                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1557914859                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.025394                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025394                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4351.170548                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4351.170548                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.823544                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           76438959                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2588365                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.531754                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16891902837018                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     4.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   507.823545                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.007812                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.991843                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          403                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        622632973                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       622632973                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     31450391                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        31450411                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     31450391                       # number of overall hits
system.cpu2.icache.overall_hits::total       31450411                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          122                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           124                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          122                       # number of overall misses
system.cpu2.icache.overall_misses::total          124                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     11504817                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11504817                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     11504817                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11504817                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     31450513                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     31450535                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     31450513                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     31450535                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 94301.778689                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 92780.782258                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 94301.778689                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 92780.782258                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          104                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          104                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      9701289                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9701289                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      9701289                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9701289                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93281.625000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 93281.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93281.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 93281.625000                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     31450391                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       31450411                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          122                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          124                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     11504817                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11504817                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     31450513                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     31450535                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 94301.778689                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 92780.782258                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          104                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      9701289                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9701289                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 93281.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 93281.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          105.752906                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           31450517                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         296702.990566                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   103.752906                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.202642                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.206549                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        251604386                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       251604386                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2588448                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      1170837                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2592228                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       358022                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       358022                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2588448                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      8480627                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            8480839                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    331277952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           331284736                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1175212                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               75213568                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       4121705                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001917                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.043746                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             4113802     99.81%     99.81% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                7903      0.19%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         4121705                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3566445318                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         103896                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2704993965                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1418972                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1418972                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1418972                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1418972                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          104                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1169389                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1169499                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          104                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1169389                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1169499                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      9630693                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  30944793897                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  30954424590                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      9630693                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  30944793897                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  30954424590                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          104                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2588361                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2588471                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          104                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2588361                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2588471                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.451787                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.451811                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.451787                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.451811                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 92602.817308                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 26462.361025                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 26468.106933                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 92602.817308                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 26462.361025                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 26468.106933                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1175212                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1175212                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          104                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1169389                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1169493                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          104                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1169389                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1169493                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      9596061                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  30555387360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  30564983421                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      9596061                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  30555387360                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  30564983421                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.451787                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.451808                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.451787                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.451808                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92269.817308                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26129.361025                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 26135.242726                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92269.817308                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26129.361025                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 26135.242726                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1175212                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       808548                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       808548                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       808548                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       808548                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1779305                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1779305                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1779305                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1779305                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       358022                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       358022                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       358022                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       358022                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           18                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            5                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       522477                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       522477                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 104495.400000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 104495.400000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       520812                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       520812                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 104162.400000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 104162.400000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1418954                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1418954                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          104                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1169384                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1169494                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9630693                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  30944271420                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  30953902113                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2588338                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2588448                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.451790                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.451813                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 92602.817308                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 26462.027375                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 26467.773339                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          104                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1169384                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1169488                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      9596061                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  30554866548                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  30564462609                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.451790                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451811                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92269.817308                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 26129.027375                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26134.909130                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2075.250513                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5534346                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1177290                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.700920                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    45.558176                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.004379                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.007765                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    19.296390                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2009.383803                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.011123                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000246                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.004711                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.490572                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.506653                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2078                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          390                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1580                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.507324                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        89726826                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       89726826                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16891902844354                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  52355323592                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32731.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32731.numOps                      0                       # Number of Ops committed
system.cpu2.thread32731.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     73254434                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73254435                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     73254434                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73254435                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      4212260                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4212264                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      4212260                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4212264                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  54198465282                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  54198465282                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  54198465282                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  54198465282                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     77466694                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     77466699                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     77466694                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     77466699                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.800000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.054375                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.054375                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.800000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.054375                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.054375                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 12866.837584                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12866.825366                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 12866.837584                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 12866.825366                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2586482                       # number of writebacks
system.cpu3.dcache.writebacks::total          2586482                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1265771                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1265771                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1265771                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1265771                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      2946489                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2946489                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2946489                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2946489                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  39834441351                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  39834441351                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  39834441351                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  39834441351                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.038036                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038036                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.038036                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038036                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 13519.290705                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13519.290705                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 13519.290705                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13519.290705                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2586482                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     59520884                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       59520885                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3852739                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3852743                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  52514502597                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  52514502597                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     63373623                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     63373628                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.800000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.060794                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.060794                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13630.433465                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13630.419313                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1265771                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1265771                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2586968                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2586968                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  38270199159                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  38270199159                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 14793.456726                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14793.456726                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     13733550                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13733550                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       359521                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       359521                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1683962685                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1683962685                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     14093071                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14093071                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.025510                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.025510                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4683.906323                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4683.906323                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       359521                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       359521                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1564242192                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1564242192                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.025510                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025510                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4350.906323                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4350.906323                       # average WriteReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.823654                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           76400372                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2586994                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.532489                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16891902837018                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   507.823655                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.007812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.991843                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          360                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        622320586                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       622320586                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     31435619                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        31435639                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     31435619                       # number of overall hits
system.cpu3.icache.overall_hits::total       31435639                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          121                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           123                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          121                       # number of overall misses
system.cpu3.icache.overall_misses::total          123                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     10578078                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     10578078                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     10578078                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     10578078                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31435740                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31435762                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31435740                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31435762                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.090909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.090909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 87422.132231                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 86000.634146                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 87422.132231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 86000.634146                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          104                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          104                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      9097560                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9097560                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      9097560                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9097560                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 87476.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 87476.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 87476.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 87476.538462                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     31435619                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       31435639                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          121                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          123                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     10578078                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     10578078                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31435740                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31435762                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 87422.132231                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 86000.634146                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          104                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      9097560                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9097560                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 87476.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 87476.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          105.752892                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31435745                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         296563.632075                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   103.752892                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.202642                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.206549                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        251486202                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       251486202                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2587077                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      1171881                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2594968                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       359498                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       359498                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2587078                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      8479467                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            8479679                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    331102464                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           331109248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1180367                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               75543488                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       4126966                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001923                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.043812                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             4119029     99.81%     99.81% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                7937      0.19%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         4126966                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3565110987                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         103896                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2704115844                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1412481                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1412481                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1412481                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1412481                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          104                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1174510                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1174620                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          104                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1174510                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1174620                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      9026964                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  31017894057                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  31026921021                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      9026964                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  31017894057                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  31026921021                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          104                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2586991                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2587101                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          104                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2586991                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2587101                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.454006                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.454029                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.454006                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.454029                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 86797.730769                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 26409.220915                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 26414.432771                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 86797.730769                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 26409.220915                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 26414.432771                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1180367                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1180367                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          104                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1174510                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1174614                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          104                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1174510                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1174614                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      8992332                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  30626782560                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  30635774892                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      8992332                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  30626782560                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  30635774892                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.454006                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.454027                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.454006                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.454027                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 86464.730769                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26076.221199                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 26081.567981                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 86464.730769                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26076.221199                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 26081.567981                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1180367                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       808107                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       808107                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       808107                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       808107                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1778375                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1778375                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1778375                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1778375                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       359498                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       359498                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       359498                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       359498                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data           18                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data            5                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data       435564                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total       435564                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 87112.800000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 87112.800000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       433899                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total       433899                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 86779.800000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 86779.800000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1412463                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1412463                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          104                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      1174505                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      1174615                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9026964                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  31017458493                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  31026485457                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2586968                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2587078                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.454008                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.454032                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 86797.730769                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 26408.962493                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 26414.174395                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          104                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1174505                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      1174609                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8992332                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  30626348661                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  30635340993                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.454008                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.454029                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 86464.730769                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 26075.962777                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26081.309604                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2066.290157                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5533080                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1182436                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.679391                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    45.514341                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.004379                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.005909                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    11.298189                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2006.467339                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.011112                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000734                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.002758                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.489860                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.504465                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2069                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          358                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1611                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.505127                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        89711732                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       89711732                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16891902844354                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  52355323592                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             4688000                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1465495                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       3227207                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            466423                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                 20                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp                20                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        4688001                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3507189                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3520135                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3506307                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3521669                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14055300                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    149593344                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    150145664                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    149555712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    150211136                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                599505856                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            479866                       # Total snoops (count)
system.l3bus.snoopTraffic                      860352                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5167889                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5167889    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5167889                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4677492155                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           782286168                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           785193158                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           782089375                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           785491967                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.5                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      1032349                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      1036798                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1032084                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      1037281                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             4138512                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      1032349                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      1036798                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1032084                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      1037281                       # number of overall hits
system.l3cache.overall_hits::total            4138512                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          104                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       137334                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          104                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       137201                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          104                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       137305                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          104                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       137229                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            549509                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          104                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       137334                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          104                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       137201                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          104                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       137305                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          104                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       137229                       # number of overall misses
system.l3cache.overall_misses::total           549509                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      9064926                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  11317142529                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      9239085                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  11304406611                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      9180144                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11324887776                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      8576082                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  11301958062                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  45284455215                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      9064926                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  11317142529                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      9239085                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  11304406611                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      9180144                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11324887776                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      8576082                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  11301958062                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  45284455215                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          104                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1169683                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          104                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1173999                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          104                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1169389                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          104                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1174510                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4688021                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          104                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1169683                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          104                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1173999                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          104                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1169389                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          104                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1174510                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4688021                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.117411                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.116866                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.117416                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.116839                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.117216                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.117411                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.116866                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.117416                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.116839                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.117216                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 87162.750000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 82405.977609                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 88837.355769                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 82393.033659                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 88270.615385                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 82479.791530                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 82462.326923                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 82358.379512                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 82408.941828                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 87162.750000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 82405.977609                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 88837.355769                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 82393.033659                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 88270.615385                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 82479.791530                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 82462.326923                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 82358.379512                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 82408.941828                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          13443                       # number of writebacks
system.l3cache.writebacks::total                13443                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          104                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       137334                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          104                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       137201                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          104                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       137305                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          104                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       137229                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       549485                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          104                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       137334                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          104                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       137201                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          104                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       137305                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          104                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       137229                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       549485                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      8372286                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10402498089                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      8546445                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  10390647951                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      8487504                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10410436476                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      7883442                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  10388012922                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  41624885115                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      8372286                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10402498089                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      8546445                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  10390647951                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      8487504                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10410436476                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      7883442                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  10388012922                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  41624885115                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.117411                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.116866                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.117416                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.116839                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.117210                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.117411                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.116866                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.117416                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.116839                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.117210                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 80502.750000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 75745.977609                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 82177.355769                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 75733.033659                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 81610.615385                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 75819.791530                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 75802.326923                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 75698.379512                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75752.541225                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 80502.750000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 75745.977609                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 82177.355769                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 75733.033659                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 81610.615385                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 75819.791530                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 75802.326923                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 75698.379512                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75752.541225                       # average overall mshr miss latency
system.l3cache.replacements                    479866                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1452052                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1452052                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1452052                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1452052                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      3227207                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      3227207                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      3227207                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      3227207                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_misses::.switch_cpus0.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total             20                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data       517482                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data       491508                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       500832                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data       413919                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total      1923741                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total           20                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 103496.400000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 98301.600000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 100166.400000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 82783.800000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 96187.050000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total           20                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data       484182                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data       458208                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       467532                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       380619                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      1790541                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 96836.400000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 91641.600000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 93506.400000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 76123.800000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 89527.050000                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1032349                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1036798                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1032084                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1037281                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      4138512                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          104                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       137329                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          104                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       137196                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          104                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       137300                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          104                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       137224                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       549489                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      9064926                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  11316625047                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9239085                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  11303915103                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9180144                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11324386944                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      8576082                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11301544143                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  45282531474                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1169678                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1173994                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1169384                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      1174505                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      4688001                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.117408                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.116863                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.117412                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.116836                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.117212                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 87162.750000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 82405.209730                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88837.355769                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 82392.453883                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 88270.615385                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 82479.147444                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 82462.326923                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 82358.364011                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 82408.440340                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          104                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       137329                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          104                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       137196                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          104                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       137300                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          104                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       137224                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       549465                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8372286                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10402013907                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8546445                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10390189743                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8487504                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10409968944                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      7883442                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10387632303                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  41623094574                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.117408                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.116863                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.117412                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.116836                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.117207                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 80502.750000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 75745.209730                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 82177.355769                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 75732.453883                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 81610.615385                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 75819.147444                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 75802.326923                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 75698.364011                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75752.039846                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59166.567810                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8817771                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4679259                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.884437                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16891993078686                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59166.567810                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.902810                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.902810                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60881                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1467                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2804                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         9093                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        47517                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.928970                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            154555739                       # Number of tag accesses
system.l3cache.tags.data_accesses           154555739                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     13443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    137275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    137142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    137241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    137173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005645441924                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          788                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          788                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1119784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      549485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13443                       # Number of write requests accepted
system.mem_ctrls.readBursts                    549485                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13443                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    238                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      51.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                549485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13443                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  392840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   99214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     693.541878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    357.629567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2828.282582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          751     95.30%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           25      3.17%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            6      0.76%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.13%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.13%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.13%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.13%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::71680-73727            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           788                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.986041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.955123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.028715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              400     50.76%     50.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      2.54%     53.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              348     44.16%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      2.41%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           788                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   15232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                35167040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               860352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    671.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   52355197062                       # Total gap between requests
system.mem_ctrls.avgGap                      93005.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         6656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      8785600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         6656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      8777088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      8783424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         6656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      8779072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       856640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 127131.269029236981                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 167807163.038351029158                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 127131.269029236981                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 167644581.703919410706                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 127131.269029236981                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 167765600.892706841230                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 127131.269029236981                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 167682476.601418495178                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 16362038.807272469625                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       137334                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       137201                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       137305                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       137229                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        13443                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      4475888                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   5257436457                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4650118                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5250723054                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4590515                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   5266403509                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      3985541                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5246983143                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2612952380768                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     43037.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     38282.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     44712.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     38270.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     44139.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     38355.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     38322.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     38235.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 194372712.99                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      8789376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      8780864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      8787520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      8782656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      35168576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        27136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       860352                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       860352                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       137334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       137201                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       137305                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       137229                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         549509                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13443                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13443                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       127131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    167879286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       127131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    167716704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       127131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    167843836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       127131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    167750932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        671728620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       127131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       127131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       127131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       127131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       518304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     16432939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        16432939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     16432939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       127131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    167879286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       127131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    167716704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       127131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    167843836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       127131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    167750932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       688161559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               549247                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               13385                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        16987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        16857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        16973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        17221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        17253                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        17412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        17407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        17183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        17176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        17265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        17303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        17207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        17192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        17334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        17334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        17446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        17438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        17122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        17123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          236                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11431819701                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1830091004                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        21039248225                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20813.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38305.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              463469                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6976                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.12                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        92183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   390.611544                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   263.739666                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   295.129003                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22087     23.96%     23.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15335     16.64%     40.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7055      7.65%     48.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10444     11.33%     59.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        16187     17.56%     77.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         9548     10.36%     87.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3725      4.04%     91.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1582      1.72%     93.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6220      6.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        92183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              35151808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             856640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              671.408347                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               16.362039                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    287508390.623973                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    382222133.966413                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2310306883.449616                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  50307468.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 18665192771.262138                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 44019009018.535843                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 354994201.497553                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  66069540868.296120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1261.944798                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    161333144                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4715550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  47478440448                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             549489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13443                       # Transaction distribution
system.membus.trans_dist::CleanEvict           466423                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         549489                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1578884                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1578884                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1578884                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     36028928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     36028928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                36028928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            549509                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  549509    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              549509                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           360679959                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          998182115                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       26964544                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     24246010                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       275090                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     11575201                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       11574796                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.996501                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         288685                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       795340                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       795185                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          155                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     31169353                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       275050                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    153193512                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.487622                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.219301                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     73215624     47.79%     47.79% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     20776443     13.56%     61.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      6059694      3.96%     65.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      6475743      4.23%     69.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      7793237      5.09%     74.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2593079      1.69%     76.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2569831      1.68%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       471785      0.31%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     33238076     21.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    153193512                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     381087492                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           75238979                       # Number of memory references committed
system.switch_cpus0.commit.loads             61136860                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          24525974                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         213353596                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          230250642                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       283695                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         1373      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    185480714     48.67%     48.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1964777      0.52%     49.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      3405236      0.89%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      5134732      1.35%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1985865      0.52%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     42233583     11.08%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     12178075      3.20%     66.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2280196      0.60%     66.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     49220558     12.92%     79.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt      1963404      0.52%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10730876      2.82%     83.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3975849      1.04%     84.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     50405984     13.23%     97.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     10126270      2.66%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    381087492                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     33238076                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        10897779                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     91758015                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         32747433                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     21529050                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        275636                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     11546567                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     417285089                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           63909440                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           17191975                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                73200                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       273471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             277110048                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           26964544                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12658666                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            156658775                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         551352                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         31455046                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    157207922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.694340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.375624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        83660865     53.22%     53.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6160489      3.92%     57.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6672028      4.24%     61.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         5656511      3.60%     64.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7436085      4.73%     69.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5224951      3.32%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         2526297      1.61%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2895008      1.84%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        36975688     23.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    157207922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.171505                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.762527                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           31455046                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             495416                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        3784391                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          586                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       3668285                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  52355333592                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        275636                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        18204561                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       57763074                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         46435486                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     34529156                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     415420925                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       233194                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      25423114                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3260419                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents           482                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    436344618                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1086243244                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       344518946                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        429945410                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    401106687                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        35237793                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         93740285                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               532212281                       # The number of ROB reads
system.switch_cpus0.rob.writes              828528263                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          381087492                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       26941146                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     24224972                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       274836                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     11565157                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       11564752                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.996498                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         288413                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       794648                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       794499                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          149                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     31144352                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       274796                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    153196919                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.485373                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.218709                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     73288095     47.84%     47.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     20760272     13.55%     61.39% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      6053854      3.95%     65.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      6470203      4.22%     69.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      7786138      5.08%     74.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2590969      1.69%     76.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2567083      1.68%     78.02% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       471470      0.31%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     33208835     21.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    153196919                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249779869                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     380751454                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           75172274                       # Number of memory references committed
system.switch_cpus1.commit.loads             61082952                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          24504404                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         213165836                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          230047157                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       283429                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    185317089     48.67%     48.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      1963077      0.52%     49.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      3402044      0.89%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      5129920      1.35%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1984003      0.52%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     42196563     11.08%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     12167373      3.20%     66.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2278204      0.60%     66.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     49177830     12.92%     79.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt      1961705      0.52%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10721244      2.82%     83.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3972122      1.04%     84.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     50361708     13.23%     97.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     10117200      2.66%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    380751454                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     33208835                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        10888863                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     91815480                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         32713929                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     21514323                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        275431                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     11536351                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     416920292                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           63853378                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           17176442                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                73109                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       273341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             276870976                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           26941146                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12647664                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            156659223                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         550942                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         31427867                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           61                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    157208035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.692010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.375087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        83724152     53.26%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         6155114      3.92%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6666847      4.24%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5651339      3.59%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7430138      4.73%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5219938      3.32%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2524325      1.61%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         2892873      1.84%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        36943309     23.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    157208035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.171356                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.761006                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31427867                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             494943                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        3781604                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3665145                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  52355333592                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        275431                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        18190534                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       57828998                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         46391040                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     34522023                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     415057092                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       233774                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      25418691                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       3261015                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents          1097                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    435962495                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1085292453                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       344215807                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        429570628                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    400753314                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        35209047                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         93693850                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               531883890                       # The number of ROB reads
system.switch_cpus1.rob.writes              827802884                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249779869                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          380751454                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       26960944                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     24243006                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       275033                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     11573563                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       11573158                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996501                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         288629                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       795151                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       795016                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          135                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     31163338                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       274993                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    153194678                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.487278                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.219209                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     73226855     47.80%     47.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     20774073     13.56%     61.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      6058986      3.96%     65.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6474992      4.23%     69.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      7792236      5.09%     74.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2592634      1.69%     76.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2569429      1.68%     78.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       471705      0.31%     78.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     33233768     21.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    153194678                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249967787                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     381037788                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           75228729                       # Number of memory references committed
system.switch_cpus2.commit.loads             61128885                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          24522847                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         213326226                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          230220067                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       283639                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1373      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    185456429     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1964560      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      3404563      0.89%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      5133720      1.35%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1985473      0.52%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     42228322     11.08%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     12176543      3.20%     66.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      2279923      0.60%     66.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     49214966     12.92%     79.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1963187      0.52%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10729259      2.82%     83.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3975065      1.04%     84.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     50399626     13.23%     97.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     10124779      2.66%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    381037788                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     33233768                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        10896687                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     91766986                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         32742198                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     21526842                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        275579                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     11544957                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     417228582                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           63901050                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           17188867                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                73182                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       273492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             277072677                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           26960944                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12656803                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            156659190                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         551238                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         31450513                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    157208301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.693964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.375536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        83671190     53.22%     53.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         6159611      3.92%     57.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6671144      4.24%     61.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         5655930      3.60%     64.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7435169      4.73%     69.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5224139      3.32%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         2525926      1.61%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2894682      1.84%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        36970510     23.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    157208301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.171482                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.762289                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           31450513                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             495322                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        3783706                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          586                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       3667349                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  52355333592                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        275579                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        18202594                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       57777582                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         46428900                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     34523637                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     415364764                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       233125                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      25420473                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3258754                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents           489                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    436286035                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1086098528                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       344469847                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        429890554                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    401054758                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        35231152                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         93728648                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               532162036                       # The number of ROB reads
system.switch_cpus2.rob.writes              828416033                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249967787                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          381037788                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       26947637                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     24230629                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       274930                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     11567957                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       11567552                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.996499                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         288505                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       794896                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       794742                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          154                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     31155144                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       274890                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    153195868                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.485974                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.218865                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     73268455     47.83%     47.83% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20764791     13.55%     61.38% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      6055280      3.95%     65.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      6471822      4.22%     69.56% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      7787971      5.08%     74.64% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2591734      1.69%     76.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2567633      1.68%     78.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       471617      0.31%     78.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     33216565     21.68%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    153195868                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249838213                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     380841008                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           75190358                       # Number of memory references committed
system.switch_cpus3.commit.loads             61097287                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          24510101                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         213215536                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          230101757                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       283516                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    185360765     48.67%     48.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1963494      0.52%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      3403088      0.89%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      5131506      1.35%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1984612      0.52%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     42206201     11.08%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     12170229      3.20%     66.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      2278732      0.60%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     49188530     12.92%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt      1962121      0.52%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10723973      2.82%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3973340      1.04%     84.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     50373314     13.23%     97.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     10119731      2.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    380841008                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     33216565                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        10891198                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     91799948                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         32722875                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     21518815                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        275525                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     11539142                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     417021595                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           63868720                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           17181072                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                73127                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       273435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             276938795                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           26947637                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12650799                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            156659370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         551130                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         31435740                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    157208370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.692668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.375243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        83706551     53.25%     53.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         6156837      3.92%     57.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6667987      4.24%     61.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5652898      3.60%     65.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7431874      4.73%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5221291      3.32%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         2524719      1.61%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2893473      1.84%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        36952740     23.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    157208370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.171397                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.761437                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31435740                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944258167946                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             495085                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        3782955                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       3666205                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  52355333592                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        275525                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        18194746                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       57804204                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         46402581                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     34531305                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     415158322                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       234060                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      25424882                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       3262475                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          1102                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    436068465                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1085554742                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       344301185                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        429673156                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    400847193                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        35221133                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         93716568                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               531975455                       # The number of ROB reads
system.switch_cpus3.rob.writes              828004971                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249838213                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          380841008                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
