0.6
2017.2
Jun 15 2017
18:52:51
C:/FPGA_EGR680/VENDMACH/VENDMACH.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sim_1/new/state_machine_tb.v,1537451265,verilog,,,,state_machine_tb,,,,,,,,
C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v,1537416055,verilog,,,,state_machine,,,,,,,,
