<!-- KEYWORD_LINKING_METADATA:
{
  "processed_timestamp": "2025-09-24T14:45:53.088200",
  "vocabulary_version": "1.0",
  "selected_keywords": [
    "Federated Learning",
    "RISC-V Architecture",
    "Lightweight Stochastic Gradient Descent",
    "Internet of Things"
  ],
  "rejected_keywords": [],
  "similarity_scores": {
    "Federated Learning": 0.8,
    "RISC-V Architecture": 0.78,
    "Lightweight Stochastic Gradient Descent": 0.75,
    "Internet of Things": 0.7
  },
  "extraction_method": "AI_prompt_based",
  "budget_applied": true,
  "candidates_json": {
    "candidates": [
      {
        "surface": "Federated Learning",
        "canonical": "Federated Learning",
        "aliases": [
          "FL"
        ],
        "category": "specific_connectable",
        "rationale": "Federated Learning is a key concept for decentralized training, linking to privacy and connectivity issues.",
        "novelty_score": 0.55,
        "connectivity_score": 0.88,
        "specificity_score": 0.72,
        "link_intent_score": 0.8
      },
      {
        "surface": "RISC-V",
        "canonical": "RISC-V Architecture",
        "aliases": [
          "RISC-V"
        ],
        "category": "unique_technical",
        "rationale": "RISC-V is an emerging architecture relevant to the paper's focus on low-power edge devices.",
        "novelty_score": 0.7,
        "connectivity_score": 0.65,
        "specificity_score": 0.85,
        "link_intent_score": 0.78
      },
      {
        "surface": "L-SGD",
        "canonical": "Lightweight Stochastic Gradient Descent",
        "aliases": [
          "L-SGD"
        ],
        "category": "unique_technical",
        "rationale": "L-SGD is a specific optimization algorithm variant crucial for the paper's proposed method.",
        "novelty_score": 0.68,
        "connectivity_score": 0.6,
        "specificity_score": 0.8,
        "link_intent_score": 0.75
      },
      {
        "surface": "IoT devices",
        "canonical": "Internet of Things",
        "aliases": [
          "IoT"
        ],
        "category": "broad_technical",
        "rationale": "Internet of Things is central to the context of edge device applications discussed in the paper.",
        "novelty_score": 0.45,
        "connectivity_score": 0.85,
        "specificity_score": 0.6,
        "link_intent_score": 0.7
      }
    ],
    "ban_list_suggestions": [
      "on-device training",
      "cloud-based services",
      "memory usage"
    ]
  },
  "decisions": [
    {
      "candidate_surface": "Federated Learning",
      "resolved_canonical": "Federated Learning",
      "decision": "linked",
      "scores": {
        "novelty": 0.55,
        "connectivity": 0.88,
        "specificity": 0.72,
        "link_intent": 0.8
      }
    },
    {
      "candidate_surface": "RISC-V",
      "resolved_canonical": "RISC-V Architecture",
      "decision": "linked",
      "scores": {
        "novelty": 0.7,
        "connectivity": 0.65,
        "specificity": 0.85,
        "link_intent": 0.78
      }
    },
    {
      "candidate_surface": "L-SGD",
      "resolved_canonical": "Lightweight Stochastic Gradient Descent",
      "decision": "linked",
      "scores": {
        "novelty": 0.68,
        "connectivity": 0.6,
        "specificity": 0.8,
        "link_intent": 0.75
      }
    },
    {
      "candidate_surface": "IoT devices",
      "resolved_canonical": "Internet of Things",
      "decision": "linked",
      "scores": {
        "novelty": 0.45,
        "connectivity": 0.85,
        "specificity": 0.6,
        "link_intent": 0.7
      }
    }
  ]
}
-->

# Decentor-V: Lightweight ML Training on Low-Power RISC-V Edge Devices

## ğŸ“‹ ë©”íƒ€ë°ì´í„°

**Links**: [[daily_digest_20250924|20250924]] [[categories/cs.LG|cs.LG]]
**PDF**: [Download](https://arxiv.org/pdf/2509.18118.pdf)
**Category**: cs.LG
**Published**: 2025-09-24
**ArXiv ID**: [2509.18118](https://arxiv.org/abs/2509.18118)

## ğŸ”— ìœ ì‚¬í•œ ë…¼ë¬¸
- [[2025-09-19/MaRVIn_ A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration_20250919|MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration]] (85.7% similar)
- [[2025-09-19/Evolution of Kernels_ Automated RISC-V Kernel Optimization with Large Language Models_20250919|Evolution of Kernels: Automated RISC-V Kernel Optimization with Large Language Models]] (82.6% similar)
- [[2025-09-24/Chiplet-Based RISC-V SoC with Modular AI Acceleration_20250924|Chiplet-Based RISC-V SoC with Modular AI Acceleration]] (82.5% similar)
- [[2025-09-23/Federated Learning with Ad-hoc Adapter Insertions_ The Case of Soft-Embeddings for Training Classifier-as-Retriever_20250923|Federated Learning with Ad-hoc Adapter Insertions: The Case of Soft-Embeddings for Training Classifier-as-Retriever]] (81.8% similar)
- [[2025-09-23/MobiZO_ Enabling Efficient LLM Fine-Tuning at the Edge via Inference Engines_20250923|MobiZO: Enabling Efficient LLM Fine-Tuning at the Edge via Inference Engines]] (81.6% similar)

## ğŸ·ï¸ ì¹´í…Œê³ ë¦¬í™”ëœ í‚¤ì›Œë“œ
**ğŸ§  Broad Technical**: [[keywords/Internet of Things|Internet of Things]]
**ğŸ”— Specific Connectable**: [[keywords/Federated Learning|Federated Learning]]
**âš¡ Unique Technical**: [[keywords/RISC-V Architecture|RISC-V Architecture]], [[keywords/Lightweight Stochastic Gradient Descent|Lightweight Stochastic Gradient Descent]]

## ğŸ“‹ ì €ì ì •ë³´

**Authors:** 

## ğŸ“„ Abstract (ì›ë¬¸)

arXiv:2509.18118v1 Announce Type: new 
Abstract: Modern IoT devices increasingly rely on machine learning solutions to process data locally. However, the lack of graphics processing units (GPUs) or dedicated accelerators on most platforms makes on-device training largely infeasible, often requiring cloud-based services to perform this task. This procedure often raises privacy-related concerns, and creates dependency on reliable and always-on connectivity. Federated Learning (FL) is a new trend that addresses these issues by enabling decentralized and collaborative training directly on devices, but it requires highly efficient optimization algorithms. L-SGD, a lightweight variant of stochastic gradient descent, has enabled neural network training on Arm Cortex-M Microcontroller Units (MCUs). This work extends L-SGD to RISC-V-based MCUs, an open and emerging architecture that still lacks robust support for on-device training. L-SGD was evaluated on both Arm and RISC-V platforms using 32-bit floating-point arithmetic, highlighting the performance impact of the absence of Floating-Point Units (FPUs) in RISC-V MCUs. To mitigate these limitations, we introduce an 8-bit quantized version of L-SGD for RISC-V, which achieves nearly 4x reduction in memory usage and a 2.2x speedup in training time, with negligible accuracy degradation.

## ğŸ“ ìš”ì•½

ì´ ë…¼ë¬¸ì€ IoT ê¸°ê¸°ì—ì„œì˜ ë°ì´í„° ì²˜ë¦¬ë¥¼ ìœ„í•œ ë¨¸ì‹ ëŸ¬ë‹ ì†”ë£¨ì…˜ì˜ ë¬¸ì œì ì„ í•´ê²°í•˜ê¸° ìœ„í•´ ì—°í•© í•™ìŠµ(Federated Learning, FL)ì„ í™œìš©í•˜ëŠ” ë°©ë²•ì„ ì œì•ˆí•©ë‹ˆë‹¤. ê¸°ì¡´ì˜ Arm Cortex-M ë§ˆì´í¬ë¡œì»¨íŠ¸ë¡¤ëŸ¬ ìœ ë‹›(MCU)ì—ì„œ ì‚¬ìš©ë˜ë˜ L-SGD ì•Œê³ ë¦¬ì¦˜ì„ RISC-V ê¸°ë°˜ MCUì— í™•ì¥í•˜ì—¬ ì ìš©í–ˆìŠµë‹ˆë‹¤. RISC-VëŠ” ì•„ì§ ì˜¨ë””ë°”ì´ìŠ¤ í•™ìŠµ ì§€ì›ì´ ë¶€ì¡±í•œ ê°œë°©í˜• ì•„í‚¤í…ì²˜ì…ë‹ˆë‹¤. ì—°êµ¬ ê²°ê³¼, RISC-V MCUì—ì„œ ë¶€ë™ì†Œìˆ˜ì  ìœ ë‹›(FPU)ì˜ ë¶€ì¬ë¡œ ì¸í•œ ì„±ëŠ¥ ì €í•˜ë¥¼ ê·¹ë³µí•˜ê¸° ìœ„í•´ 8ë¹„íŠ¸ ì–‘ìí™”ëœ L-SGD ë²„ì „ì„ ë„ì…í•˜ì—¬ ë©”ëª¨ë¦¬ ì‚¬ìš©ëŸ‰ì„ ì•½ 4ë°° ì¤„ì´ê³  í•™ìŠµ ì‹œê°„ì„ 2.2ë°° ë‹¨ì¶•í•˜ë©´ì„œë„ ì •í™•ë„ ì €í•˜ë¥¼ ìµœì†Œí™”í–ˆìŠµë‹ˆë‹¤.

## ğŸ¯ ì£¼ìš” í¬ì¸íŠ¸

- 1. í˜„ëŒ€ IoT ê¸°ê¸°ë“¤ì€ ì ì  ë” ê¸°ê³„ í•™ìŠµ ì†”ë£¨ì…˜ì— ì˜ì¡´í•˜ì—¬ ë°ì´í„°ë¥¼ ë¡œì»¬ì—ì„œ ì²˜ë¦¬í•˜ì§€ë§Œ, ëŒ€ë¶€ë¶„ì˜ í”Œë«í¼ì—ì„œ GPUë‚˜ ì „ìš© ê°€ì†ê¸°ê°€ ì—†ì–´ ê¸°ê¸° ë‚´ í›ˆë ¨ì´ ì–´ë µìŠµë‹ˆë‹¤.
- 2. ì—°í•© í•™ìŠµ(Federated Learning)ì€ ê¸°ê¸°ì—ì„œ ì§ì ‘ ë¶„ì‚° ë° í˜‘ì—… í›ˆë ¨ì„ ê°€ëŠ¥í•˜ê²Œ í•˜ì—¬ í”„ë¼ì´ë²„ì‹œ ë¬¸ì œì™€ í•­ìƒ ì—°ê²°ëœ ìƒíƒœì˜ ì˜ì¡´ì„±ì„ í•´ê²°í•©ë‹ˆë‹¤.
- 3. L-SGDëŠ” Arm Cortex-M MCUì—ì„œì˜ ì‹ ê²½ë§ í›ˆë ¨ì„ ê°€ëŠ¥í•˜ê²Œ í•œ ê²½ëŸ‰í™”ëœ í™•ë¥ ì  ê²½ì‚¬ í•˜ê°•ë²•ì˜ ë³€í˜•ì…ë‹ˆë‹¤.
- 4. ë³¸ ì—°êµ¬ëŠ” RISC-V ê¸°ë°˜ MCUë¡œ L-SGDë¥¼ í™•ì¥í•˜ì—¬, RISC-V MCUì—ì„œ ë¶€ë™ ì†Œìˆ˜ì  ìœ ë‹›(FPU)ì˜ ë¶€ì¬ê°€ ì„±ëŠ¥ì— ë¯¸ì¹˜ëŠ” ì˜í–¥ì„ ê°•ì¡°í•©ë‹ˆë‹¤.
- 5. RISC-Vë¥¼ ìœ„í•œ 8ë¹„íŠ¸ ì–‘ìí™”ëœ L-SGD ë²„ì „ì„ ë„ì…í•˜ì—¬ ë©”ëª¨ë¦¬ ì‚¬ìš©ëŸ‰ì„ ì•½ 4ë°° ì¤„ì´ê³  í›ˆë ¨ ì‹œê°„ì„ 2.2ë°° ë‹¨ì¶•í•˜ë©´ì„œ ì •í™•ë„ ì €í•˜ëŠ” ë¯¸ë¯¸í•©ë‹ˆë‹¤.


---

*Generated on 2025-09-24 14:45:53*