#!/bin/bash -x

export LD_LIBRARY_PATH=/cmg/dave/admin/2017.10-20183/linux_x64/lib
export OMP_SCHEDULE=static,1



export KMP_AFFINITY=compact,0





# run cases corresponding to t7.f extended
echo 4101001 01 33 33 00200000 40 16 0256 33 | tcs2m_SSE2_novec_20183.exe > tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_0256_33_c0s1.out 2>&1
cat tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_0256_33_c0s1.out

echo 4101001 01 33 33 00200000 40 16 0256 33 | tcs2m_SSE2_vec_20183.exe > tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_0256_33_c0s1.out 2>&1
cat tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_0256_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 0256 33 | tcs2m_AVX512_novec_20183.exe> tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_0256_33_c0s1.out 2>&1
cat tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_0256_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 0256 33 | tcs2m_AVX512_low_vec_20183.exe> tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_0256_33_c0s1.out 2>&1
cat tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_0256_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 0256 33 | tcs2m_AVX512_high_vec_20183.exe> tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_0256_33_c0s1.out 2>&1
cat tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_0256_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 0256 33 | tcs2m_AVX512_common_vec_20183.exe> tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_0256_33_c0s1.out 2>&1
cat tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_0256_33_c0s1.out






# run cases corresponding to t7.f extended
echo 4101001 01 33 33 00200000 40 16 0512 33 | tcs2m_SSE2_novec_20183.exe > tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_0512_33_c0s1.out 2>&1
cat tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_0512_33_c0s1.out

echo 4101001 01 33 33 00200000 40 16 0512 33 | tcs2m_SSE2_vec_20183.exe > tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_0512_33_c0s1.out 2>&1
cat tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_0512_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 0512 33 | tcs2m_AVX512_novec_20183.exe> tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_0512_33_c0s1.out 2>&1
cat tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_0512_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 0512 33 | tcs2m_AVX512_low_vec_20183.exe> tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_0512_33_c0s1.out 2>&1
cat tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_0512_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 0512 33 | tcs2m_AVX512_high_vec_20183.exe> tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_0512_33_c0s1.out 2>&1
cat tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_0512_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 0512 33 | tcs2m_AVX512_common_vec_20183.exe> tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_0512_33_c0s1.out 2>&1
cat tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_0512_33_c0s1.out







# run cases corresponding to t7.f extended
echo 4101001 01 33 33 00200000 40 16 1024 33 | tcs2m_SSE2_novec_20183.exe > tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_1024_33_c0s1.out 2>&1
cat tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_1024_33_c0s1.out

echo 4101001 01 33 33 00200000 40 16 1024 33 | tcs2m_SSE2_vec_20183.exe > tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_1024_33_c0s1.out 2>&1
cat tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_1024_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 1024 33 | tcs2m_AVX512_novec_20183.exe> tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_1024_33_c0s1.out 2>&1
cat tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_1024_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 1024 33 | tcs2m_AVX512_low_vec_20183.exe> tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_1024_33_c0s1.out 2>&1
cat tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_1024_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 1024 33 | tcs2m_AVX512_high_vec_20183.exe> tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_1024_33_c0s1.out 2>&1
cat tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_1024_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 1024 33 | tcs2m_AVX512_common_vec_20183.exe> tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_1024_33_c0s1.out 2>&1
cat tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_1024_33_c0s1.out






# run cases corresponding to t7.f extended
echo 4101001 01 33 33 00200000 40 16 2048 33 | tcs2m_SSE2_novec_20183.exe > tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_2048_33_c0s1.out 2>&1
cat tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_2048_33_c0s1.out

echo 4101001 01 33 33 00200000 40 16 2048 33 | tcs2m_SSE2_vec_20183.exe > tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_2048_33_c0s1.out 2>&1
cat tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_2048_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 2048 33 | tcs2m_AVX512_novec_20183.exe> tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_2048_33_c0s1.out 2>&1
cat tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_2048_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 2048 33 | tcs2m_AVX512_low_vec_20183.exe> tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_2048_33_c0s1.out 2>&1
cat tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_2048_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 2048 33 | tcs2m_AVX512_high_vec_20183.exe> tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_2048_33_c0s1.out 2>&1
cat tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_2048_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 2048 33 | tcs2m_AVX512_common_vec_20183.exe> tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_2048_33_c0s1.out 2>&1
cat tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_2048_33_c0s1.out






# run cases corresponding to t7.f extended
echo 4101001 01 33 33 00200000 40 16 4096 33 | tcs2m_SSE2_novec_20183.exe > tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_4096_33_c0s1.out 2>&1
cat tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_4096_33_c0s1.out

echo 4101001 01 33 33 00200000 40 16 4096 33 | tcs2m_SSE2_vec_20183.exe > tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_4096_33_c0s1.out 2>&1
cat tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_4096_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 4096 33 | tcs2m_AVX512_novec_20183.exe> tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_4096_33_c0s1.out 2>&1
cat tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_4096_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 4096 33 | tcs2m_AVX512_low_vec_20183.exe> tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_4096_33_c0s1.out 2>&1
cat tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_4096_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 4096 33 | tcs2m_AVX512_high_vec_20183.exe> tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_4096_33_c0s1.out 2>&1
cat tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_4096_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 4096 33 | tcs2m_AVX512_common_vec_20183.exe> tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_4096_33_c0s1.out 2>&1
cat tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_4096_33_c0s1.out






# run cases corresponding to t7.f extended
echo 4101001 01 33 33 00200000 40 16 8192 33 | tcs2m_SSE2_novec_20183.exe > tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_8192_33_c0s1.out 2>&1
cat tcs2m_SSE2_novec_csvl_4101001_01_33_33_00200000_40_16_8192_33_c0s1.out

echo 4101001 01 33 33 00200000 40 16 8192 33 | tcs2m_SSE2_vec_20183.exe > tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_8192_33_c0s1.out 2>&1
cat tcs2m_SSE2_vec_csvl_4101001_01_33_33_00200000_40_16_8192_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 8192 33 | tcs2m_AVX512_novec_20183.exe> tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_8192_33_c0s1.out 2>&1
cat tcs2m_AVX512_novec_csvl_4101001_01_33_33_00200000_40_64_8192_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 8192 33 | tcs2m_AVX512_low_vec_20183.exe> tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_8192_33_c0s1.out 2>&1
cat tcs2m_AVX512_low_vec_csvl_4101001_01_33_33_00200000_40_64_8192_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 8192 33 | tcs2m_AVX512_high_vec_20183.exe> tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_8192_33_c0s1.out 2>&1
cat tcs2m_AVX512_high_vec_csvl_4101001_01_33_33_00200000_40_64_8192_33_c0s1.out

echo 4101001 01 33 33 00200000 40 64 8192 33 | tcs2m_AVX512_common_vec_20183.exe> tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_8192_33_c0s1.out 2>&1
cat tcs2m_AVX512_common_vec_csvl_4101001_01_33_33_00200000_40_64_8192_33_c0s1.out



tcs2n_sse2_big_4101001_kountmax20000_33_nthreads40_iblout33_manualblockingloop_nodebug.exe > tcs2n_sse2_big_4101001_kountmax20000_33_nthreads40_iblout33_manualblockingloop_nodebug.out 2>&1

tcs2n_sse2_big_4101001_kountmax20000_33_nthreads40_iblout33_automatedblockingloop_nodeubg.exe > tcs2n_sse2_big_4101001_kountmax20000_33_nthreads40_iblout33_automatedblockingloop_nodeubg.out 2>&1




