{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508387576711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508387576712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 02:32:56 2017 " "Processing started: Thu Oct 19 02:32:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508387576712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508387576712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise26 -c exercise26 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise26 -c exercise26" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508387576712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508387576827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508387576827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise26.sv 1 1 " "Found 1 design units, including 1 entities, in source file exercise26.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exercise26 " "Found entity 1: exercise26" {  } { { "exercise26.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise26/exercise26.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508387584886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508387584886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercise26 " "Elaborating entity \"exercise26\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508387584925 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exercise26.sv(6) " "Verilog HDL Case Statement warning at exercise26.sv(6): incomplete case statement has no default case item" {  } { { "exercise26.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise26/exercise26.sv" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1508387584926 "|exercise26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDG exercise26.sv(6) " "Verilog HDL Always Construct warning at exercise26.sv(6): inferring latch(es) for variable \"LEDG\", which holds its previous value in one or more paths through the always construct" {  } { { "exercise26.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise26/exercise26.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508387584926 "|exercise26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[6\] exercise26.sv(6) " "Inferred latch for \"LEDG\[6\]\" at exercise26.sv(6)" {  } { { "exercise26.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise26/exercise26.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508387584927 "|exercise26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[7\] exercise26.sv(6) " "Inferred latch for \"LEDG\[7\]\" at exercise26.sv(6)" {  } { { "exercise26.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise26/exercise26.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508387584927 "|exercise26"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[6\]\$latch " "Latch LEDG\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "exercise26.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise26/exercise26.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508387585101 ""}  } { { "exercise26.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise26/exercise26.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508387585101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[7\]\$latch " "Latch LEDG\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "exercise26.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise26/exercise26.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508387585101 ""}  } { { "exercise26.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise26/exercise26.sv" 6 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508387585101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508387585147 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508387585358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508387585358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508387585380 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508387585380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508387585380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508387585380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1000 " "Peak virtual memory: 1000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508387585384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 02:33:05 2017 " "Processing ended: Thu Oct 19 02:33:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508387585384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508387585384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508387585384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508387585384 ""}
