;redcode
;assert 1
	SPL 0, -2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #270, 0
	ADD #270, 0
	SUB -7, <-20
	CMP -807, <-920
	MOV -7, <-20
	SLT -421, 0
	SLT @129, 106
	SLT @129, 106
	SUB @121, 106
	SPL 0, <12
	ADD 100, 9
	MOV -7, <-20
	SUB @127, 106
	ADD #270, 0
	SLT @129, 106
	SUB -7, <-120
	SUB @-127, 100
	MOV -7, -20
	MOV -7, <-20
	SUB @127, 106
	CMP -7, <-120
	SUB -7, <-120
	CMP -7, <-120
	MOV -7, <-20
	SUB -7, <-120
	SUB -7, <-120
	MOV -9, <-21
	SUB 12, @10
	CMP 12, @10
	MOV -7, -20
	SLT @129, 106
	DJN -1, @-20
	SLT 5, -94
	SUB 70, 0
	MOV -7, -20
	SPL 0, -2
	SUB @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, -2
	CMP #12, @200
	MOV -7, <-20
	MOV -1, <-20
