
RoomAutomation-MainControlUnit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002728  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000984  20070000  00082728  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00000188  20070984  000830ac  00020984  2**2
                  ALLOC
  3 .stack        00002004  20070b0c  00083234  00020984  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00020984  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000209ad  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001bd59  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003c22  00000000  00000000  0003c75f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000078fe  00000000  00000000  00040381  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000c40  00000000  00000000  00047c7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000c90  00000000  00000000  000488bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a1f8  00000000  00000000  0004954f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00010ca0  00000000  00000000  00063747  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006a6db  00000000  00000000  000743e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002314  00000000  00000000  000deac4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	10 2b 07 20 3d 11 08 00 39 11 08 00 39 11 08 00     .+. =...9...9...
   80010:	39 11 08 00 39 11 08 00 39 11 08 00 00 00 00 00     9...9...9.......
	...
   8002c:	e5 09 08 00 39 11 08 00 00 00 00 00 1d 0a 08 00     ....9...........
   8003c:	59 0a 08 00 39 11 08 00 39 11 08 00 39 11 08 00     Y...9...9...9...
   8004c:	39 11 08 00 39 11 08 00 39 11 08 00 39 11 08 00     9...9...9...9...
   8005c:	39 11 08 00 39 11 08 00 39 11 08 00 00 00 00 00     9...9...9.......
   8006c:	ad 0f 08 00 c1 0f 08 00 d5 0f 08 00 e9 0f 08 00     ................
	...
   80084:	39 11 08 00 39 11 08 00 39 11 08 00 39 11 08 00     9...9...9...9...
   80094:	39 11 08 00 39 11 08 00 39 11 08 00 39 11 08 00     9...9...9...9...
   800a4:	00 00 00 00 39 11 08 00 39 11 08 00 39 11 08 00     ....9...9...9...
   800b4:	39 11 08 00 39 11 08 00 39 11 08 00 39 11 08 00     9...9...9...9...
   800c4:	39 11 08 00 39 11 08 00 39 11 08 00 39 11 08 00     9...9...9...9...
   800d4:	39 11 08 00 39 11 08 00 39 11 08 00 39 11 08 00     9...9...9...9...
   800e4:	39 11 08 00 39 11 08 00 39 11 08 00 39 11 08 00     9...9...9...9...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070984 	.word	0x20070984
   80110:	00000000 	.word	0x00000000
   80114:	00082728 	.word	0x00082728

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00082728 	.word	0x00082728
   80154:	20070988 	.word	0x20070988
   80158:	00082728 	.word	0x00082728
   8015c:	00000000 	.word	0x00000000

00080160 <ili9341_send_command>:
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80160:	4b0b      	ldr	r3, [pc, #44]	; (80190 <ili9341_send_command+0x30>)
   80162:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80166:	635a      	str	r2, [r3, #52]	; 0x34
   80168:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8016c:	635a      	str	r2, [r3, #52]	; 0x34
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_empty(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8016e:	4a09      	ldr	r2, [pc, #36]	; (80194 <ili9341_send_command+0x34>)
   80170:	6913      	ldr	r3, [r2, #16]
		/* Do nothing */
	}
#  endif
#elif defined(CONF_ILI9341_SPI)
	/* Wait for TX to complete */
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80172:	f413 7f00 	tst.w	r3, #512	; 0x200
   80176:	d0fb      	beq.n	80170 <ili9341_send_command+0x10>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80178:	4b06      	ldr	r3, [pc, #24]	; (80194 <ili9341_send_command+0x34>)
   8017a:	60d8      	str	r0, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8017c:	461a      	mov	r2, r3
   8017e:	6913      	ldr	r3, [r2, #16]
   80180:	f413 7f00 	tst.w	r3, #512	; 0x200
   80184:	d0fb      	beq.n	8017e <ili9341_send_command+0x1e>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80186:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   8018a:	4b01      	ldr	r3, [pc, #4]	; (80190 <ili9341_send_command+0x30>)
   8018c:	631a      	str	r2, [r3, #48]	; 0x30
   8018e:	4770      	bx	lr
   80190:	400e1200 	.word	0x400e1200
   80194:	40008000 	.word	0x40008000

00080198 <ili9341_send_draw_limits>:
 * drawing limits to the display, as set through the various limit functions.
 *
 * \param send_end_limits  True to also send the lower-right drawing limits
 */
static void ili9341_send_draw_limits(const bool send_end_limits)
{
   80198:	b510      	push	{r4, lr}
   8019a:	4604      	mov	r4, r0
	ili9341_send_command(ILI9341_CMD_COLUMN_ADDRESS_SET);
   8019c:	202a      	movs	r0, #42	; 0x2a
   8019e:	4b35      	ldr	r3, [pc, #212]	; (80274 <ili9341_send_draw_limits+0xdc>)
   801a0:	4798      	blx	r3
	ili9341_send_byte(limit_start_x >> 8);
   801a2:	4b35      	ldr	r3, [pc, #212]	; (80278 <ili9341_send_draw_limits+0xe0>)
   801a4:	f9b3 1000 	ldrsh.w	r1, [r3]
   801a8:	f3c1 2007 	ubfx	r0, r1, #8, #8
   801ac:	4a33      	ldr	r2, [pc, #204]	; (8027c <ili9341_send_draw_limits+0xe4>)
   801ae:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   801b0:	f413 7f00 	tst.w	r3, #512	; 0x200
   801b4:	d0fb      	beq.n	801ae <ili9341_send_draw_limits+0x16>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   801b6:	4b31      	ldr	r3, [pc, #196]	; (8027c <ili9341_send_draw_limits+0xe4>)
   801b8:	60d8      	str	r0, [r3, #12]
	ili9341_send_byte(limit_start_x & 0xFF);
   801ba:	b2c9      	uxtb	r1, r1
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   801bc:	461a      	mov	r2, r3
   801be:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   801c0:	f413 7f00 	tst.w	r3, #512	; 0x200
   801c4:	d0fb      	beq.n	801be <ili9341_send_draw_limits+0x26>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   801c6:	4b2d      	ldr	r3, [pc, #180]	; (8027c <ili9341_send_draw_limits+0xe4>)
   801c8:	60d9      	str	r1, [r3, #12]
	if (send_end_limits) {
   801ca:	b19c      	cbz	r4, 801f4 <ili9341_send_draw_limits+0x5c>
		ili9341_send_byte(limit_end_x >> 8);
   801cc:	4b2c      	ldr	r3, [pc, #176]	; (80280 <ili9341_send_draw_limits+0xe8>)
   801ce:	f9b3 1000 	ldrsh.w	r1, [r3]
   801d2:	f3c1 2007 	ubfx	r0, r1, #8, #8
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   801d6:	4a29      	ldr	r2, [pc, #164]	; (8027c <ili9341_send_draw_limits+0xe4>)
   801d8:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   801da:	f413 7f00 	tst.w	r3, #512	; 0x200
   801de:	d0fb      	beq.n	801d8 <ili9341_send_draw_limits+0x40>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   801e0:	4b26      	ldr	r3, [pc, #152]	; (8027c <ili9341_send_draw_limits+0xe4>)
   801e2:	60d8      	str	r0, [r3, #12]
		ili9341_send_byte(limit_end_x & 0xFF);
   801e4:	b2c9      	uxtb	r1, r1
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   801e6:	461a      	mov	r2, r3
   801e8:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   801ea:	f413 7f00 	tst.w	r3, #512	; 0x200
   801ee:	d0fb      	beq.n	801e8 <ili9341_send_draw_limits+0x50>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   801f0:	4b22      	ldr	r3, [pc, #136]	; (8027c <ili9341_send_draw_limits+0xe4>)
   801f2:	60d9      	str	r1, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   801f4:	4a21      	ldr	r2, [pc, #132]	; (8027c <ili9341_send_draw_limits+0xe4>)
   801f6:	6913      	ldr	r3, [r2, #16]
   801f8:	f413 7f00 	tst.w	r3, #512	; 0x200
   801fc:	d0fb      	beq.n	801f6 <ili9341_send_draw_limits+0x5e>
   801fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80202:	4b20      	ldr	r3, [pc, #128]	; (80284 <ili9341_send_draw_limits+0xec>)
   80204:	631a      	str	r2, [r3, #48]	; 0x30
	}
	ili9341_wait_for_send_done();
	ili9341_deselect_chip();

	ili9341_send_command(ILI9341_CMD_PAGE_ADDRESS_SET);
   80206:	202b      	movs	r0, #43	; 0x2b
   80208:	4b1a      	ldr	r3, [pc, #104]	; (80274 <ili9341_send_draw_limits+0xdc>)
   8020a:	4798      	blx	r3
	ili9341_send_byte(limit_start_y >> 8);
   8020c:	4b1e      	ldr	r3, [pc, #120]	; (80288 <ili9341_send_draw_limits+0xf0>)
   8020e:	f9b3 1000 	ldrsh.w	r1, [r3]
   80212:	f3c1 2007 	ubfx	r0, r1, #8, #8
   80216:	4a19      	ldr	r2, [pc, #100]	; (8027c <ili9341_send_draw_limits+0xe4>)
   80218:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   8021a:	f413 7f00 	tst.w	r3, #512	; 0x200
   8021e:	d0fb      	beq.n	80218 <ili9341_send_draw_limits+0x80>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80220:	4b16      	ldr	r3, [pc, #88]	; (8027c <ili9341_send_draw_limits+0xe4>)
   80222:	60d8      	str	r0, [r3, #12]
	ili9341_send_byte(limit_start_y & 0xFF);
   80224:	b2c9      	uxtb	r1, r1
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   80226:	461a      	mov	r2, r3
   80228:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   8022a:	f413 7f00 	tst.w	r3, #512	; 0x200
   8022e:	d0fb      	beq.n	80228 <ili9341_send_draw_limits+0x90>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80230:	4b12      	ldr	r3, [pc, #72]	; (8027c <ili9341_send_draw_limits+0xe4>)
   80232:	60d9      	str	r1, [r3, #12]
	if (send_end_limits) {
   80234:	b19c      	cbz	r4, 8025e <ili9341_send_draw_limits+0xc6>
		ili9341_send_byte(limit_end_y >> 8);
   80236:	4b15      	ldr	r3, [pc, #84]	; (8028c <ili9341_send_draw_limits+0xf4>)
   80238:	f9b3 1000 	ldrsh.w	r1, [r3]
   8023c:	f3c1 2007 	ubfx	r0, r1, #8, #8
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   80240:	4a0e      	ldr	r2, [pc, #56]	; (8027c <ili9341_send_draw_limits+0xe4>)
   80242:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80244:	f413 7f00 	tst.w	r3, #512	; 0x200
   80248:	d0fb      	beq.n	80242 <ili9341_send_draw_limits+0xaa>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   8024a:	4b0c      	ldr	r3, [pc, #48]	; (8027c <ili9341_send_draw_limits+0xe4>)
   8024c:	60d8      	str	r0, [r3, #12]
		ili9341_send_byte(limit_end_y & 0xFF);
   8024e:	b2c9      	uxtb	r1, r1
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   80250:	461a      	mov	r2, r3
   80252:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80254:	f413 7f00 	tst.w	r3, #512	; 0x200
   80258:	d0fb      	beq.n	80252 <ili9341_send_draw_limits+0xba>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   8025a:	4b08      	ldr	r3, [pc, #32]	; (8027c <ili9341_send_draw_limits+0xe4>)
   8025c:	60d9      	str	r1, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8025e:	4a07      	ldr	r2, [pc, #28]	; (8027c <ili9341_send_draw_limits+0xe4>)
   80260:	6913      	ldr	r3, [r2, #16]
   80262:	f413 7f00 	tst.w	r3, #512	; 0x200
   80266:	d0fb      	beq.n	80260 <ili9341_send_draw_limits+0xc8>
   80268:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8026c:	4b05      	ldr	r3, [pc, #20]	; (80284 <ili9341_send_draw_limits+0xec>)
   8026e:	631a      	str	r2, [r3, #48]	; 0x30
   80270:	bd10      	pop	{r4, pc}
   80272:	bf00      	nop
   80274:	00080161 	.word	0x00080161
   80278:	200709a4 	.word	0x200709a4
   8027c:	40008000 	.word	0x40008000
   80280:	200709a0 	.word	0x200709a0
   80284:	400e1200 	.word	0x400e1200
   80288:	200709a6 	.word	0x200709a6
   8028c:	200709a2 	.word	0x200709a2

00080290 <ili9341_set_top_left_limit>:
 *
 * \param x The x coordinate of the top left corner
 * \param y The y coordinate of the top left corner
 */
void ili9341_set_top_left_limit(ili9341_coord_t x, ili9341_coord_t y)
{
   80290:	b508      	push	{r3, lr}
	limit_start_x = x;
   80292:	4b04      	ldr	r3, [pc, #16]	; (802a4 <ili9341_set_top_left_limit+0x14>)
   80294:	8018      	strh	r0, [r3, #0]
	limit_start_y = y;
   80296:	4b04      	ldr	r3, [pc, #16]	; (802a8 <ili9341_set_top_left_limit+0x18>)
   80298:	8019      	strh	r1, [r3, #0]

	ili9341_send_draw_limits(false);
   8029a:	2000      	movs	r0, #0
   8029c:	4b03      	ldr	r3, [pc, #12]	; (802ac <ili9341_set_top_left_limit+0x1c>)
   8029e:	4798      	blx	r3
   802a0:	bd08      	pop	{r3, pc}
   802a2:	bf00      	nop
   802a4:	200709a4 	.word	0x200709a4
   802a8:	200709a6 	.word	0x200709a6
   802ac:	00080199 	.word	0x00080199

000802b0 <ili9341_set_bottom_right_limit>:
 *
 * \param x The x coordinate of the bottom right corner
 * \param y The y coordinate of the bottom right corner
 */
void ili9341_set_bottom_right_limit(ili9341_coord_t x, ili9341_coord_t y)
{
   802b0:	b508      	push	{r3, lr}
	limit_end_x = x;
   802b2:	4b04      	ldr	r3, [pc, #16]	; (802c4 <ili9341_set_bottom_right_limit+0x14>)
   802b4:	8018      	strh	r0, [r3, #0]
	limit_end_y = y;
   802b6:	4b04      	ldr	r3, [pc, #16]	; (802c8 <ili9341_set_bottom_right_limit+0x18>)
   802b8:	8019      	strh	r1, [r3, #0]

	ili9341_send_draw_limits(true);
   802ba:	2001      	movs	r0, #1
   802bc:	4b03      	ldr	r3, [pc, #12]	; (802cc <ili9341_set_bottom_right_limit+0x1c>)
   802be:	4798      	blx	r3
   802c0:	bd08      	pop	{r3, pc}
   802c2:	bf00      	nop
   802c4:	200709a0 	.word	0x200709a0
   802c8:	200709a2 	.word	0x200709a2
   802cc:	00080199 	.word	0x00080199

000802d0 <ili9341_set_limits>:
 * \param end_x The x coordinate of the bottom right corner
 * \param end_y The y coordinate of the bottom right corner
 */
void ili9341_set_limits(ili9341_coord_t start_x, ili9341_coord_t start_y,
		ili9341_coord_t end_x, ili9341_coord_t end_y)
{
   802d0:	b510      	push	{r4, lr}
	limit_start_x = start_x;
   802d2:	4c06      	ldr	r4, [pc, #24]	; (802ec <ili9341_set_limits+0x1c>)
   802d4:	8020      	strh	r0, [r4, #0]
	limit_start_y = start_y;
   802d6:	4806      	ldr	r0, [pc, #24]	; (802f0 <ili9341_set_limits+0x20>)
   802d8:	8001      	strh	r1, [r0, #0]
	limit_end_x = end_x;
   802da:	4906      	ldr	r1, [pc, #24]	; (802f4 <ili9341_set_limits+0x24>)
   802dc:	800a      	strh	r2, [r1, #0]
	limit_end_y = end_y;
   802de:	4a06      	ldr	r2, [pc, #24]	; (802f8 <ili9341_set_limits+0x28>)
   802e0:	8013      	strh	r3, [r2, #0]

	ili9341_send_draw_limits(true);
   802e2:	2001      	movs	r0, #1
   802e4:	4b05      	ldr	r3, [pc, #20]	; (802fc <ili9341_set_limits+0x2c>)
   802e6:	4798      	blx	r3
   802e8:	bd10      	pop	{r4, pc}
   802ea:	bf00      	nop
   802ec:	200709a4 	.word	0x200709a4
   802f0:	200709a6 	.word	0x200709a6
   802f4:	200709a0 	.word	0x200709a0
   802f8:	200709a2 	.word	0x200709a2
   802fc:	00080199 	.word	0x00080199

00080300 <ili9341_duplicate_pixel>:
 *
 * \param color The color to write to the display
 * \param count The number of pixels to write with this color
 */
void ili9341_duplicate_pixel(const ili9341_color_t color, uint32_t count)
{
   80300:	b538      	push	{r3, r4, r5, lr}
   80302:	4604      	mov	r4, r0
   80304:	460d      	mov	r5, r1
	/* Sanity check to make sure that the pixel count is not zero */
	Assert(count > 0);

	ili9341_send_command(ILI9341_CMD_MEMORY_WRITE);
   80306:	202c      	movs	r0, #44	; 0x2c
   80308:	4b0f      	ldr	r3, [pc, #60]	; (80348 <ili9341_duplicate_pixel+0x48>)
   8030a:	4798      	blx	r3
	pdc_disable_transfer(SPI_DMA, PERIPH_PTCR_TXTEN);
#  elif UC3
	pdca_disable(CONF_ILI9341_PDCA_CHANNEL);
#  endif
#else
	while (count--) {
   8030c:	b18d      	cbz	r5, 80332 <ili9341_duplicate_pixel+0x32>
   8030e:	1e69      	subs	r1, r5, #1
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80310:	0a25      	lsrs	r5, r4, #8
		ili9341_send_byte(color);
   80312:	b2e4      	uxtb	r4, r4
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   80314:	4b0d      	ldr	r3, [pc, #52]	; (8034c <ili9341_duplicate_pixel+0x4c>)
   80316:	691a      	ldr	r2, [r3, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80318:	f412 7f00 	tst.w	r2, #512	; 0x200
   8031c:	d0fb      	beq.n	80316 <ili9341_duplicate_pixel+0x16>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   8031e:	60dc      	str	r4, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   80320:	691a      	ldr	r2, [r3, #16]
   80322:	f412 7f00 	tst.w	r2, #512	; 0x200
   80326:	d0fb      	beq.n	80320 <ili9341_duplicate_pixel+0x20>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80328:	60dd      	str	r5, [r3, #12]
	while (count--) {
   8032a:	3901      	subs	r1, #1
   8032c:	f1b1 3fff 	cmp.w	r1, #4294967295
   80330:	d1f1      	bne.n	80316 <ili9341_duplicate_pixel+0x16>
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   80332:	4a06      	ldr	r2, [pc, #24]	; (8034c <ili9341_duplicate_pixel+0x4c>)
   80334:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80336:	f413 7f00 	tst.w	r3, #512	; 0x200
   8033a:	d0fb      	beq.n	80334 <ili9341_duplicate_pixel+0x34>
   8033c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80340:	4b03      	ldr	r3, [pc, #12]	; (80350 <ili9341_duplicate_pixel+0x50>)
   80342:	631a      	str	r2, [r3, #48]	; 0x30
   80344:	bd38      	pop	{r3, r4, r5, pc}
   80346:	bf00      	nop
   80348:	00080161 	.word	0x00080161
   8034c:	40008000 	.word	0x40008000
   80350:	400e1200 	.word	0x400e1200

00080354 <ili9341_set_orientation>:
 *
 * \param flags Orientation flags to use, see \ref ILI9341_FLIP_X, \ref ILI9341_FLIP_Y
 *        and \ref ILI9341_SWITCH_XY.
 */
void ili9341_set_orientation(uint8_t flags)
{
   80354:	b510      	push	{r4, lr}
	uint8_t madctl = 0x48;

	/* Pretend the display is in landscape mode by default to match other display drivers */
	flags ^= ILI9341_SWITCH_XY | ILI9341_FLIP_X;
   80356:	f080 0005 	eor.w	r0, r0, #5

	if (flags & ILI9341_FLIP_X) {
   8035a:	f000 0301 	and.w	r3, r0, #1
		madctl &= ~(1 << 6);
   8035e:	2b00      	cmp	r3, #0
   80360:	bf0c      	ite	eq
   80362:	2448      	moveq	r4, #72	; 0x48
   80364:	2408      	movne	r4, #8
	}

	if (flags & ILI9341_FLIP_Y) {
   80366:	f010 0f02 	tst.w	r0, #2
		madctl |= 1 << 7;
   8036a:	bf18      	it	ne
   8036c:	f044 0480 	orrne.w	r4, r4, #128	; 0x80
	}

	if (flags & ILI9341_SWITCH_XY) {
   80370:	f010 0f04 	tst.w	r0, #4
		madctl |= 1 << 5;
   80374:	bf18      	it	ne
   80376:	f044 0420 	orrne.w	r4, r4, #32
	}

	ili9341_send_command(ILI9341_CMD_MEMORY_ACCESS_CONTROL);
   8037a:	2036      	movs	r0, #54	; 0x36
   8037c:	4b09      	ldr	r3, [pc, #36]	; (803a4 <ili9341_set_orientation+0x50>)
   8037e:	4798      	blx	r3
   80380:	4a09      	ldr	r2, [pc, #36]	; (803a8 <ili9341_set_orientation+0x54>)
   80382:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80384:	f413 7f00 	tst.w	r3, #512	; 0x200
   80388:	d0fb      	beq.n	80382 <ili9341_set_orientation+0x2e>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   8038a:	4b07      	ldr	r3, [pc, #28]	; (803a8 <ili9341_set_orientation+0x54>)
   8038c:	60dc      	str	r4, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8038e:	461a      	mov	r2, r3
   80390:	6913      	ldr	r3, [r2, #16]
   80392:	f413 7f00 	tst.w	r3, #512	; 0x200
   80396:	d0fb      	beq.n	80390 <ili9341_set_orientation+0x3c>
   80398:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8039c:	4b03      	ldr	r3, [pc, #12]	; (803ac <ili9341_set_orientation+0x58>)
   8039e:	631a      	str	r2, [r3, #48]	; 0x30
   803a0:	bd10      	pop	{r4, pc}
   803a2:	bf00      	nop
   803a4:	00080161 	.word	0x00080161
   803a8:	40008000 	.word	0x40008000
   803ac:	400e1200 	.word	0x400e1200

000803b0 <ili9341_init>:
{
   803b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   803b4:	b084      	sub	sp, #16
	struct spi_device device = {
   803b6:	2500      	movs	r5, #0
   803b8:	ae04      	add	r6, sp, #16
   803ba:	f846 5d04 	str.w	r5, [r6, #-4]!
	spi_master_init(CONF_ILI9341_SPI);
   803be:	4ca6      	ldr	r4, [pc, #664]	; (80658 <ili9341_init+0x2a8>)
   803c0:	4620      	mov	r0, r4
   803c2:	4ba6      	ldr	r3, [pc, #664]	; (8065c <ili9341_init+0x2ac>)
   803c4:	4798      	blx	r3
	spi_master_setup_device(CONF_ILI9341_SPI, &device, spi_flags,
   803c6:	9500      	str	r5, [sp, #0]
   803c8:	4ba5      	ldr	r3, [pc, #660]	; (80660 <ili9341_init+0x2b0>)
   803ca:	462a      	mov	r2, r5
   803cc:	4631      	mov	r1, r6
   803ce:	4620      	mov	r0, r4
   803d0:	4ea4      	ldr	r6, [pc, #656]	; (80664 <ili9341_init+0x2b4>)
   803d2:	47b0      	blx	r6
	p_spi->SPI_CR = SPI_CR_SPIEN;
   803d4:	2301      	movs	r3, #1
   803d6:	6023      	str	r3, [r4, #0]
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   803d8:	60e5      	str	r5, [r4, #12]
   803da:	f504 2459 	add.w	r4, r4, #888832	; 0xd9000
   803de:	f504 7400 	add.w	r4, r4, #512	; 0x200
   803e2:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
   803e6:	6326      	str	r6, [r4, #48]	; 0x30
	delay_ms(10);
   803e8:	f64e 2060 	movw	r0, #60000	; 0xea60
   803ec:	4d9e      	ldr	r5, [pc, #632]	; (80668 <ili9341_init+0x2b8>)
   803ee:	47a8      	blx	r5
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   803f0:	6366      	str	r6, [r4, #52]	; 0x34
	delay_ms(10);
   803f2:	f64e 2060 	movw	r0, #60000	; 0xea60
   803f6:	47a8      	blx	r5
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   803f8:	6326      	str	r6, [r4, #48]	; 0x30
	delay_ms(150);
   803fa:	f8df 827c 	ldr.w	r8, [pc, #636]	; 80678 <ili9341_init+0x2c8>
   803fe:	4640      	mov	r0, r8
   80400:	47a8      	blx	r5
	ili9341_send_command(ILI9341_CMD_SLEEP_OUT);
   80402:	2011      	movs	r0, #17
   80404:	4e99      	ldr	r6, [pc, #612]	; (8066c <ili9341_init+0x2bc>)
   80406:	47b0      	blx	r6
   80408:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
   8040c:	6327      	str	r7, [r4, #48]	; 0x30
	delay_ms(150);
   8040e:	4640      	mov	r0, r8
   80410:	47a8      	blx	r5
	ili9341_send_command(ILI9341_CMD_DISPLAY_ON);
   80412:	2029      	movs	r0, #41	; 0x29
   80414:	47b0      	blx	r6
   80416:	6327      	str	r7, [r4, #48]	; 0x30
	ili9341_send_command(ILI9341_CMD_POWER_CONTROL_A);
   80418:	20cd      	movs	r0, #205	; 0xcd
   8041a:	47b0      	blx	r6
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8041c:	4a8e      	ldr	r2, [pc, #568]	; (80658 <ili9341_init+0x2a8>)
   8041e:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80420:	f413 7f00 	tst.w	r3, #512	; 0x200
   80424:	d0fb      	beq.n	8041e <ili9341_init+0x6e>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80426:	2239      	movs	r2, #57	; 0x39
   80428:	4b8b      	ldr	r3, [pc, #556]	; (80658 <ili9341_init+0x2a8>)
   8042a:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8042c:	461a      	mov	r2, r3
   8042e:	6913      	ldr	r3, [r2, #16]
   80430:	f413 7f00 	tst.w	r3, #512	; 0x200
   80434:	d0fb      	beq.n	8042e <ili9341_init+0x7e>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80436:	222c      	movs	r2, #44	; 0x2c
   80438:	4b87      	ldr	r3, [pc, #540]	; (80658 <ili9341_init+0x2a8>)
   8043a:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8043c:	461a      	mov	r2, r3
   8043e:	6913      	ldr	r3, [r2, #16]
   80440:	f413 7f00 	tst.w	r3, #512	; 0x200
   80444:	d0fb      	beq.n	8043e <ili9341_init+0x8e>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80446:	2200      	movs	r2, #0
   80448:	4b83      	ldr	r3, [pc, #524]	; (80658 <ili9341_init+0x2a8>)
   8044a:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8044c:	461a      	mov	r2, r3
   8044e:	6913      	ldr	r3, [r2, #16]
   80450:	f413 7f00 	tst.w	r3, #512	; 0x200
   80454:	d0fb      	beq.n	8044e <ili9341_init+0x9e>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80456:	2234      	movs	r2, #52	; 0x34
   80458:	4b7f      	ldr	r3, [pc, #508]	; (80658 <ili9341_init+0x2a8>)
   8045a:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8045c:	461a      	mov	r2, r3
   8045e:	6913      	ldr	r3, [r2, #16]
   80460:	f413 7f00 	tst.w	r3, #512	; 0x200
   80464:	d0fb      	beq.n	8045e <ili9341_init+0xae>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80466:	2202      	movs	r2, #2
   80468:	4b7b      	ldr	r3, [pc, #492]	; (80658 <ili9341_init+0x2a8>)
   8046a:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8046c:	461a      	mov	r2, r3
   8046e:	6913      	ldr	r3, [r2, #16]
   80470:	f413 7f00 	tst.w	r3, #512	; 0x200
   80474:	d0fb      	beq.n	8046e <ili9341_init+0xbe>
   80476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8047a:	4b7d      	ldr	r3, [pc, #500]	; (80670 <ili9341_init+0x2c0>)
   8047c:	631a      	str	r2, [r3, #48]	; 0x30
	ili9341_send_command(ILI9341_CMD_POWER_CONTROL_B);
   8047e:	20cf      	movs	r0, #207	; 0xcf
   80480:	4b7a      	ldr	r3, [pc, #488]	; (8066c <ili9341_init+0x2bc>)
   80482:	4798      	blx	r3
   80484:	4a74      	ldr	r2, [pc, #464]	; (80658 <ili9341_init+0x2a8>)
   80486:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80488:	f413 7f00 	tst.w	r3, #512	; 0x200
   8048c:	d0fb      	beq.n	80486 <ili9341_init+0xd6>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   8048e:	2200      	movs	r2, #0
   80490:	4b71      	ldr	r3, [pc, #452]	; (80658 <ili9341_init+0x2a8>)
   80492:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   80494:	461a      	mov	r2, r3
   80496:	6913      	ldr	r3, [r2, #16]
   80498:	f413 7f00 	tst.w	r3, #512	; 0x200
   8049c:	d0fb      	beq.n	80496 <ili9341_init+0xe6>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   8049e:	22aa      	movs	r2, #170	; 0xaa
   804a0:	4b6d      	ldr	r3, [pc, #436]	; (80658 <ili9341_init+0x2a8>)
   804a2:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   804a4:	461a      	mov	r2, r3
   804a6:	6913      	ldr	r3, [r2, #16]
   804a8:	f413 7f00 	tst.w	r3, #512	; 0x200
   804ac:	d0fb      	beq.n	804a6 <ili9341_init+0xf6>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   804ae:	22b0      	movs	r2, #176	; 0xb0
   804b0:	4b69      	ldr	r3, [pc, #420]	; (80658 <ili9341_init+0x2a8>)
   804b2:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   804b4:	461a      	mov	r2, r3
   804b6:	6913      	ldr	r3, [r2, #16]
   804b8:	f413 7f00 	tst.w	r3, #512	; 0x200
   804bc:	d0fb      	beq.n	804b6 <ili9341_init+0x106>
   804be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   804c2:	4b6b      	ldr	r3, [pc, #428]	; (80670 <ili9341_init+0x2c0>)
   804c4:	631a      	str	r2, [r3, #48]	; 0x30
	ili9341_send_command(ILI9341_CMD_PUMP_RATIO_CONTROL);
   804c6:	20f7      	movs	r0, #247	; 0xf7
   804c8:	4b68      	ldr	r3, [pc, #416]	; (8066c <ili9341_init+0x2bc>)
   804ca:	4798      	blx	r3
   804cc:	4a62      	ldr	r2, [pc, #392]	; (80658 <ili9341_init+0x2a8>)
   804ce:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   804d0:	f413 7f00 	tst.w	r3, #512	; 0x200
   804d4:	d0fb      	beq.n	804ce <ili9341_init+0x11e>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   804d6:	2230      	movs	r2, #48	; 0x30
   804d8:	4b5f      	ldr	r3, [pc, #380]	; (80658 <ili9341_init+0x2a8>)
   804da:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   804dc:	461a      	mov	r2, r3
   804de:	6913      	ldr	r3, [r2, #16]
   804e0:	f413 7f00 	tst.w	r3, #512	; 0x200
   804e4:	d0fb      	beq.n	804de <ili9341_init+0x12e>
   804e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   804ea:	4b61      	ldr	r3, [pc, #388]	; (80670 <ili9341_init+0x2c0>)
   804ec:	631a      	str	r2, [r3, #48]	; 0x30
	ili9341_send_command(ILI9341_CMD_POWER_CONTROL_1);
   804ee:	20c0      	movs	r0, #192	; 0xc0
   804f0:	4b5e      	ldr	r3, [pc, #376]	; (8066c <ili9341_init+0x2bc>)
   804f2:	4798      	blx	r3
   804f4:	4a58      	ldr	r2, [pc, #352]	; (80658 <ili9341_init+0x2a8>)
   804f6:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   804f8:	f413 7f00 	tst.w	r3, #512	; 0x200
   804fc:	d0fb      	beq.n	804f6 <ili9341_init+0x146>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   804fe:	2225      	movs	r2, #37	; 0x25
   80500:	4b55      	ldr	r3, [pc, #340]	; (80658 <ili9341_init+0x2a8>)
   80502:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   80504:	461a      	mov	r2, r3
   80506:	6913      	ldr	r3, [r2, #16]
   80508:	f413 7f00 	tst.w	r3, #512	; 0x200
   8050c:	d0fb      	beq.n	80506 <ili9341_init+0x156>
   8050e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80512:	4b57      	ldr	r3, [pc, #348]	; (80670 <ili9341_init+0x2c0>)
   80514:	631a      	str	r2, [r3, #48]	; 0x30
	ili9341_send_command(ILI9341_CMD_POWER_CONTROL_2);
   80516:	20c1      	movs	r0, #193	; 0xc1
   80518:	4b54      	ldr	r3, [pc, #336]	; (8066c <ili9341_init+0x2bc>)
   8051a:	4798      	blx	r3
   8051c:	4a4e      	ldr	r2, [pc, #312]	; (80658 <ili9341_init+0x2a8>)
   8051e:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80520:	f413 7f00 	tst.w	r3, #512	; 0x200
   80524:	d0fb      	beq.n	8051e <ili9341_init+0x16e>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80526:	2211      	movs	r2, #17
   80528:	4b4b      	ldr	r3, [pc, #300]	; (80658 <ili9341_init+0x2a8>)
   8052a:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8052c:	461a      	mov	r2, r3
   8052e:	6913      	ldr	r3, [r2, #16]
   80530:	f413 7f00 	tst.w	r3, #512	; 0x200
   80534:	d0fb      	beq.n	8052e <ili9341_init+0x17e>
   80536:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8053a:	4b4d      	ldr	r3, [pc, #308]	; (80670 <ili9341_init+0x2c0>)
   8053c:	631a      	str	r2, [r3, #48]	; 0x30
	ili9341_send_command(ILI9341_CMD_VCOM_CONTROL_1);
   8053e:	20c5      	movs	r0, #197	; 0xc5
   80540:	4b4a      	ldr	r3, [pc, #296]	; (8066c <ili9341_init+0x2bc>)
   80542:	4798      	blx	r3
   80544:	4a44      	ldr	r2, [pc, #272]	; (80658 <ili9341_init+0x2a8>)
   80546:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80548:	f413 7f00 	tst.w	r3, #512	; 0x200
   8054c:	d0fb      	beq.n	80546 <ili9341_init+0x196>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   8054e:	225c      	movs	r2, #92	; 0x5c
   80550:	4b41      	ldr	r3, [pc, #260]	; (80658 <ili9341_init+0x2a8>)
   80552:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   80554:	461a      	mov	r2, r3
   80556:	6913      	ldr	r3, [r2, #16]
   80558:	f413 7f00 	tst.w	r3, #512	; 0x200
   8055c:	d0fb      	beq.n	80556 <ili9341_init+0x1a6>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   8055e:	224c      	movs	r2, #76	; 0x4c
   80560:	4b3d      	ldr	r3, [pc, #244]	; (80658 <ili9341_init+0x2a8>)
   80562:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   80564:	461a      	mov	r2, r3
   80566:	6913      	ldr	r3, [r2, #16]
   80568:	f413 7f00 	tst.w	r3, #512	; 0x200
   8056c:	d0fb      	beq.n	80566 <ili9341_init+0x1b6>
   8056e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80572:	4b3f      	ldr	r3, [pc, #252]	; (80670 <ili9341_init+0x2c0>)
   80574:	631a      	str	r2, [r3, #48]	; 0x30
	ili9341_send_command(ILI9341_CMD_VCOM_CONTROL_2);
   80576:	20c7      	movs	r0, #199	; 0xc7
   80578:	4b3c      	ldr	r3, [pc, #240]	; (8066c <ili9341_init+0x2bc>)
   8057a:	4798      	blx	r3
   8057c:	4a36      	ldr	r2, [pc, #216]	; (80658 <ili9341_init+0x2a8>)
   8057e:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80580:	f413 7f00 	tst.w	r3, #512	; 0x200
   80584:	d0fb      	beq.n	8057e <ili9341_init+0x1ce>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80586:	2294      	movs	r2, #148	; 0x94
   80588:	4b33      	ldr	r3, [pc, #204]	; (80658 <ili9341_init+0x2a8>)
   8058a:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8058c:	461a      	mov	r2, r3
   8058e:	6913      	ldr	r3, [r2, #16]
   80590:	f413 7f00 	tst.w	r3, #512	; 0x200
   80594:	d0fb      	beq.n	8058e <ili9341_init+0x1de>
   80596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8059a:	4b35      	ldr	r3, [pc, #212]	; (80670 <ili9341_init+0x2c0>)
   8059c:	631a      	str	r2, [r3, #48]	; 0x30
	ili9341_send_command(ILI9341_CMD_DRIVER_TIMING_CONTROL_A);
   8059e:	20e8      	movs	r0, #232	; 0xe8
   805a0:	4b32      	ldr	r3, [pc, #200]	; (8066c <ili9341_init+0x2bc>)
   805a2:	4798      	blx	r3
   805a4:	4a2c      	ldr	r2, [pc, #176]	; (80658 <ili9341_init+0x2a8>)
   805a6:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   805a8:	f413 7f00 	tst.w	r3, #512	; 0x200
   805ac:	d0fb      	beq.n	805a6 <ili9341_init+0x1f6>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   805ae:	2285      	movs	r2, #133	; 0x85
   805b0:	4b29      	ldr	r3, [pc, #164]	; (80658 <ili9341_init+0x2a8>)
   805b2:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   805b4:	461a      	mov	r2, r3
   805b6:	6913      	ldr	r3, [r2, #16]
   805b8:	f413 7f00 	tst.w	r3, #512	; 0x200
   805bc:	d0fb      	beq.n	805b6 <ili9341_init+0x206>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   805be:	2201      	movs	r2, #1
   805c0:	4b25      	ldr	r3, [pc, #148]	; (80658 <ili9341_init+0x2a8>)
   805c2:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   805c4:	461a      	mov	r2, r3
   805c6:	6913      	ldr	r3, [r2, #16]
   805c8:	f413 7f00 	tst.w	r3, #512	; 0x200
   805cc:	d0fb      	beq.n	805c6 <ili9341_init+0x216>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   805ce:	2278      	movs	r2, #120	; 0x78
   805d0:	4b21      	ldr	r3, [pc, #132]	; (80658 <ili9341_init+0x2a8>)
   805d2:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   805d4:	461a      	mov	r2, r3
   805d6:	6913      	ldr	r3, [r2, #16]
   805d8:	f413 7f00 	tst.w	r3, #512	; 0x200
   805dc:	d0fb      	beq.n	805d6 <ili9341_init+0x226>
   805de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   805e2:	4b23      	ldr	r3, [pc, #140]	; (80670 <ili9341_init+0x2c0>)
   805e4:	631a      	str	r2, [r3, #48]	; 0x30
	ili9341_send_command(ILI9341_CMD_DRIVER_TIMING_CONTROL_B);
   805e6:	20ea      	movs	r0, #234	; 0xea
   805e8:	4b20      	ldr	r3, [pc, #128]	; (8066c <ili9341_init+0x2bc>)
   805ea:	4798      	blx	r3
   805ec:	4a1a      	ldr	r2, [pc, #104]	; (80658 <ili9341_init+0x2a8>)
   805ee:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   805f0:	f413 7f00 	tst.w	r3, #512	; 0x200
   805f4:	d0fb      	beq.n	805ee <ili9341_init+0x23e>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   805f6:	2200      	movs	r2, #0
   805f8:	4b17      	ldr	r3, [pc, #92]	; (80658 <ili9341_init+0x2a8>)
   805fa:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   805fc:	461a      	mov	r2, r3
   805fe:	6913      	ldr	r3, [r2, #16]
   80600:	f413 7f00 	tst.w	r3, #512	; 0x200
   80604:	d0fb      	beq.n	805fe <ili9341_init+0x24e>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   80606:	2200      	movs	r2, #0
   80608:	4b13      	ldr	r3, [pc, #76]	; (80658 <ili9341_init+0x2a8>)
   8060a:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   8060c:	461a      	mov	r2, r3
   8060e:	6913      	ldr	r3, [r2, #16]
   80610:	f413 7f00 	tst.w	r3, #512	; 0x200
   80614:	d0fb      	beq.n	8060e <ili9341_init+0x25e>
   80616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8061a:	4b15      	ldr	r3, [pc, #84]	; (80670 <ili9341_init+0x2c0>)
   8061c:	631a      	str	r2, [r3, #48]	; 0x30
	ili9341_send_command(ILI9341_CMD_COLMOD_PIXEL_FORMAT_SET);
   8061e:	203a      	movs	r0, #58	; 0x3a
   80620:	4b12      	ldr	r3, [pc, #72]	; (8066c <ili9341_init+0x2bc>)
   80622:	4798      	blx	r3
   80624:	4a0c      	ldr	r2, [pc, #48]	; (80658 <ili9341_init+0x2a8>)
   80626:	6913      	ldr	r3, [r2, #16]
	while (!spi_is_tx_empty(CONF_ILI9341_SPI)) {
   80628:	f413 7f00 	tst.w	r3, #512	; 0x200
   8062c:	d0fb      	beq.n	80626 <ili9341_init+0x276>
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   8062e:	2205      	movs	r2, #5
   80630:	4b09      	ldr	r3, [pc, #36]	; (80658 <ili9341_init+0x2a8>)
   80632:	60da      	str	r2, [r3, #12]
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
   80634:	461a      	mov	r2, r3
   80636:	6913      	ldr	r3, [r2, #16]
   80638:	f413 7f00 	tst.w	r3, #512	; 0x200
   8063c:	d0fb      	beq.n	80636 <ili9341_init+0x286>
   8063e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80642:	4b0b      	ldr	r3, [pc, #44]	; (80670 <ili9341_init+0x2c0>)
   80644:	631a      	str	r2, [r3, #48]	; 0x30
	ili9341_set_orientation(0);
   80646:	2000      	movs	r0, #0
   80648:	4b0a      	ldr	r3, [pc, #40]	; (80674 <ili9341_init+0x2c4>)
   8064a:	4798      	blx	r3
	ili9341_set_limits(0, 0, ILI9341_DEFAULT_WIDTH,
   8064c:	23f0      	movs	r3, #240	; 0xf0
   8064e:	f44f 72a0 	mov.w	r2, #320	; 0x140
   80652:	2100      	movs	r1, #0
   80654:	4608      	mov	r0, r1
   80656:	e011      	b.n	8067c <ili9341_init+0x2cc>
   80658:	40008000 	.word	0x40008000
   8065c:	0008068d 	.word	0x0008068d
   80660:	007a1200 	.word	0x007a1200
   80664:	000806e1 	.word	0x000806e1
   80668:	20070001 	.word	0x20070001
   8066c:	00080161 	.word	0x00080161
   80670:	400e1200 	.word	0x400e1200
   80674:	00080355 	.word	0x00080355
   80678:	000dbba0 	.word	0x000dbba0
   8067c:	4c02      	ldr	r4, [pc, #8]	; (80688 <ili9341_init+0x2d8>)
   8067e:	47a0      	blx	r4
}
   80680:	b004      	add	sp, #16
   80682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80686:	bf00      	nop
   80688:	000802d1 	.word	0x000802d1

0008068c <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
   8068c:	b510      	push	{r4, lr}
   8068e:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
   80690:	4b10      	ldr	r3, [pc, #64]	; (806d4 <spi_master_init+0x48>)
   80692:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SWRST;
   80694:	2380      	movs	r3, #128	; 0x80
   80696:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR |= SPI_MR_MSTR;
   80698:	6863      	ldr	r3, [r4, #4]
   8069a:	f043 0301 	orr.w	r3, r3, #1
   8069e:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
   806a0:	6863      	ldr	r3, [r4, #4]
   806a2:	f043 0310 	orr.w	r3, r3, #16
   806a6:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
   806a8:	6863      	ldr	r3, [r4, #4]
   806aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   806ae:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
   806b0:	2100      	movs	r1, #0
   806b2:	4620      	mov	r0, r4
   806b4:	4b08      	ldr	r3, [pc, #32]	; (806d8 <spi_master_init+0x4c>)
   806b6:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
   806b8:	6863      	ldr	r3, [r4, #4]
   806ba:	f023 0302 	bic.w	r3, r3, #2
   806be:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
   806c0:	6863      	ldr	r3, [r4, #4]
   806c2:	f023 0304 	bic.w	r3, r3, #4
   806c6:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
   806c8:	2100      	movs	r1, #0
   806ca:	4620      	mov	r0, r4
   806cc:	4b03      	ldr	r3, [pc, #12]	; (806dc <spi_master_init+0x50>)
   806ce:	4798      	blx	r3
   806d0:	bd10      	pop	{r4, pc}
   806d2:	bf00      	nop
   806d4:	000807ed 	.word	0x000807ed
   806d8:	00080809 	.word	0x00080809
   806dc:	0008081f 	.word	0x0008081f

000806e0 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
   806e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   806e4:	4604      	mov	r4, r0
   806e6:	460d      	mov	r5, r1
   806e8:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
   806ea:	4915      	ldr	r1, [pc, #84]	; (80740 <spi_master_setup_device+0x60>)
   806ec:	4618      	mov	r0, r3
   806ee:	4b15      	ldr	r3, [pc, #84]	; (80744 <spi_master_setup_device+0x64>)
   806f0:	4798      	blx	r3
   806f2:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
   806f4:	2300      	movs	r3, #0
   806f6:	461a      	mov	r2, r3
   806f8:	6829      	ldr	r1, [r5, #0]
   806fa:	4620      	mov	r0, r4
   806fc:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8075c <spi_master_setup_device+0x7c>
   80700:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
   80702:	2208      	movs	r2, #8
   80704:	6829      	ldr	r1, [r5, #0]
   80706:	4620      	mov	r0, r4
   80708:	4b0f      	ldr	r3, [pc, #60]	; (80748 <spi_master_setup_device+0x68>)
   8070a:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
   8070c:	b2fa      	uxtb	r2, r7
   8070e:	6829      	ldr	r1, [r5, #0]
   80710:	4620      	mov	r0, r4
   80712:	4b0e      	ldr	r3, [pc, #56]	; (8074c <spi_master_setup_device+0x6c>)
   80714:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
   80716:	2208      	movs	r2, #8
   80718:	6829      	ldr	r1, [r5, #0]
   8071a:	4620      	mov	r0, r4
   8071c:	4b0c      	ldr	r3, [pc, #48]	; (80750 <spi_master_setup_device+0x70>)
   8071e:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
   80720:	0872      	lsrs	r2, r6, #1
   80722:	6829      	ldr	r1, [r5, #0]
   80724:	4620      	mov	r0, r4
   80726:	4b0b      	ldr	r3, [pc, #44]	; (80754 <spi_master_setup_device+0x74>)
   80728:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
   8072a:	f086 0201 	eor.w	r2, r6, #1
   8072e:	f002 0201 	and.w	r2, r2, #1
   80732:	6829      	ldr	r1, [r5, #0]
   80734:	4620      	mov	r0, r4
   80736:	4b08      	ldr	r3, [pc, #32]	; (80758 <spi_master_setup_device+0x78>)
   80738:	4798      	blx	r3
   8073a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8073e:	bf00      	nop
   80740:	0501bd00 	.word	0x0501bd00
   80744:	000808c7 	.word	0x000808c7
   80748:	000808b3 	.word	0x000808b3
   8074c:	000808dd 	.word	0x000808dd
   80750:	0008086d 	.word	0x0008086d
   80754:	00080831 	.word	0x00080831
   80758:	0008084f 	.word	0x0008084f
   8075c:	00080903 	.word	0x00080903

00080760 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   80764:	b980      	cbnz	r0, 80788 <_read+0x28>
   80766:	460c      	mov	r4, r1
   80768:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   8076a:	2a00      	cmp	r2, #0
   8076c:	dd0f      	ble.n	8078e <_read+0x2e>
   8076e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80770:	4e08      	ldr	r6, [pc, #32]	; (80794 <_read+0x34>)
   80772:	4d09      	ldr	r5, [pc, #36]	; (80798 <_read+0x38>)
   80774:	6830      	ldr	r0, [r6, #0]
   80776:	4621      	mov	r1, r4
   80778:	682b      	ldr	r3, [r5, #0]
   8077a:	4798      	blx	r3
		ptr++;
   8077c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   8077e:	42bc      	cmp	r4, r7
   80780:	d1f8      	bne.n	80774 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   80782:	4640      	mov	r0, r8
   80784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80788:	f04f 38ff 	mov.w	r8, #4294967295
   8078c:	e7f9      	b.n	80782 <_read+0x22>
	for (; len > 0; --len) {
   8078e:	4680      	mov	r8, r0
   80790:	e7f7      	b.n	80782 <_read+0x22>
   80792:	bf00      	nop
   80794:	20070ae0 	.word	0x20070ae0
   80798:	20070ad8 	.word	0x20070ad8

0008079c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   8079c:	3801      	subs	r0, #1
   8079e:	2802      	cmp	r0, #2
   807a0:	d815      	bhi.n	807ce <_write+0x32>
{
   807a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   807a6:	460e      	mov	r6, r1
   807a8:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   807aa:	b19a      	cbz	r2, 807d4 <_write+0x38>
   807ac:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   807ae:	f8df 8038 	ldr.w	r8, [pc, #56]	; 807e8 <_write+0x4c>
   807b2:	4f0c      	ldr	r7, [pc, #48]	; (807e4 <_write+0x48>)
   807b4:	f8d8 0000 	ldr.w	r0, [r8]
   807b8:	f815 1b01 	ldrb.w	r1, [r5], #1
   807bc:	683b      	ldr	r3, [r7, #0]
   807be:	4798      	blx	r3
   807c0:	2800      	cmp	r0, #0
   807c2:	db0a      	blt.n	807da <_write+0x3e>
   807c4:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   807c6:	3c01      	subs	r4, #1
   807c8:	d1f4      	bne.n	807b4 <_write+0x18>
   807ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   807ce:	f04f 30ff 	mov.w	r0, #4294967295
   807d2:	4770      	bx	lr
	for (; len != 0; --len) {
   807d4:	4610      	mov	r0, r2
   807d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   807da:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   807de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   807e2:	bf00      	nop
   807e4:	20070adc 	.word	0x20070adc
   807e8:	20070ae0 	.word	0x20070ae0

000807ec <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
   807ec:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
   807ee:	4b04      	ldr	r3, [pc, #16]	; (80800 <spi_enable_clock+0x14>)
   807f0:	4298      	cmp	r0, r3
   807f2:	d000      	beq.n	807f6 <spi_enable_clock+0xa>
   807f4:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   807f6:	2018      	movs	r0, #24
   807f8:	4b02      	ldr	r3, [pc, #8]	; (80804 <spi_enable_clock+0x18>)
   807fa:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
   807fc:	e7fa      	b.n	807f4 <spi_enable_clock+0x8>
   807fe:	bf00      	nop
   80800:	40008000 	.word	0x40008000
   80804:	000810e5 	.word	0x000810e5

00080808 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
   80808:	6843      	ldr	r3, [r0, #4]
   8080a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
   8080e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
   80810:	6843      	ldr	r3, [r0, #4]
   80812:	0409      	lsls	r1, r1, #16
   80814:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
   80818:	4319      	orrs	r1, r3
   8081a:	6041      	str	r1, [r0, #4]
   8081c:	4770      	bx	lr

0008081e <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
   8081e:	6843      	ldr	r3, [r0, #4]
   80820:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   80824:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
   80826:	6843      	ldr	r3, [r0, #4]
   80828:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
   8082c:	6041      	str	r1, [r0, #4]
   8082e:	4770      	bx	lr

00080830 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
   80830:	b932      	cbnz	r2, 80840 <spi_set_clock_polarity+0x10>
   80832:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
   80836:	6b03      	ldr	r3, [r0, #48]	; 0x30
   80838:	f023 0301 	bic.w	r3, r3, #1
   8083c:	6303      	str	r3, [r0, #48]	; 0x30
   8083e:	4770      	bx	lr
   80840:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
   80844:	6b03      	ldr	r3, [r0, #48]	; 0x30
   80846:	f043 0301 	orr.w	r3, r3, #1
   8084a:	6303      	str	r3, [r0, #48]	; 0x30
   8084c:	4770      	bx	lr

0008084e <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
   8084e:	b932      	cbnz	r2, 8085e <spi_set_clock_phase+0x10>
   80850:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
   80854:	6b03      	ldr	r3, [r0, #48]	; 0x30
   80856:	f023 0302 	bic.w	r3, r3, #2
   8085a:	6303      	str	r3, [r0, #48]	; 0x30
   8085c:	4770      	bx	lr
   8085e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
   80862:	6b03      	ldr	r3, [r0, #48]	; 0x30
   80864:	f043 0302 	orr.w	r3, r3, #2
   80868:	6303      	str	r3, [r0, #48]	; 0x30
   8086a:	4770      	bx	lr

0008086c <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
   8086c:	2a04      	cmp	r2, #4
   8086e:	d003      	beq.n	80878 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
   80870:	b16a      	cbz	r2, 8088e <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
   80872:	2a08      	cmp	r2, #8
   80874:	d016      	beq.n	808a4 <spi_configure_cs_behavior+0x38>
   80876:	4770      	bx	lr
   80878:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
   8087c:	6b03      	ldr	r3, [r0, #48]	; 0x30
   8087e:	f023 0308 	bic.w	r3, r3, #8
   80882:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
   80884:	6b03      	ldr	r3, [r0, #48]	; 0x30
   80886:	f043 0304 	orr.w	r3, r3, #4
   8088a:	6303      	str	r3, [r0, #48]	; 0x30
   8088c:	4770      	bx	lr
   8088e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
   80892:	6b03      	ldr	r3, [r0, #48]	; 0x30
   80894:	f023 0308 	bic.w	r3, r3, #8
   80898:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
   8089a:	6b03      	ldr	r3, [r0, #48]	; 0x30
   8089c:	f023 0304 	bic.w	r3, r3, #4
   808a0:	6303      	str	r3, [r0, #48]	; 0x30
   808a2:	4770      	bx	lr
   808a4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
   808a8:	6b03      	ldr	r3, [r0, #48]	; 0x30
   808aa:	f043 0308 	orr.w	r3, r3, #8
   808ae:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
   808b0:	e7e1      	b.n	80876 <spi_configure_cs_behavior+0xa>

000808b2 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
   808b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
   808b6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   808b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
   808bc:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
   808be:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   808c0:	431a      	orrs	r2, r3
   808c2:	630a      	str	r2, [r1, #48]	; 0x30
   808c4:	4770      	bx	lr

000808c6 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
   808c6:	1e43      	subs	r3, r0, #1
   808c8:	4419      	add	r1, r3
   808ca:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
   808ce:	1e43      	subs	r3, r0, #1
   808d0:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
   808d2:	bf94      	ite	ls
   808d4:	b200      	sxthls	r0, r0
		return -1;
   808d6:	f04f 30ff 	movhi.w	r0, #4294967295
}
   808da:	4770      	bx	lr

000808dc <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
   808dc:	b172      	cbz	r2, 808fc <spi_set_baudrate_div+0x20>
{
   808de:	b410      	push	{r4}
   808e0:	4614      	mov	r4, r2
   808e2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
   808e6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   808e8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
   808ec:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
   808ee:	6b0a      	ldr	r2, [r1, #48]	; 0x30
   808f0:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
   808f4:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
   808f6:	2000      	movs	r0, #0
}
   808f8:	bc10      	pop	{r4}
   808fa:	4770      	bx	lr
        return -1;
   808fc:	f04f 30ff 	mov.w	r0, #4294967295
   80900:	4770      	bx	lr

00080902 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
   80902:	b410      	push	{r4}
   80904:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
   80908:	6b08      	ldr	r0, [r1, #48]	; 0x30
   8090a:	b280      	uxth	r0, r0
   8090c:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
   8090e:	6b0c      	ldr	r4, [r1, #48]	; 0x30
   80910:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
   80914:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   80918:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
   8091a:	bc10      	pop	{r4}
   8091c:	4770      	bx	lr

0008091e <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   8091e:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80920:	23ac      	movs	r3, #172	; 0xac
   80922:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80924:	680b      	ldr	r3, [r1, #0]
   80926:	684a      	ldr	r2, [r1, #4]
   80928:	fbb3 f3f2 	udiv	r3, r3, r2
   8092c:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   8092e:	1e5c      	subs	r4, r3, #1
   80930:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80934:	4294      	cmp	r4, r2
   80936:	d80b      	bhi.n	80950 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   80938:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   8093a:	688b      	ldr	r3, [r1, #8]
   8093c:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   8093e:	f240 2302 	movw	r3, #514	; 0x202
   80942:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80946:	2350      	movs	r3, #80	; 0x50
   80948:	6003      	str	r3, [r0, #0]

	return 0;
   8094a:	2000      	movs	r0, #0
}
   8094c:	bc10      	pop	{r4}
   8094e:	4770      	bx	lr
		return 1;
   80950:	2001      	movs	r0, #1
   80952:	e7fb      	b.n	8094c <uart_init+0x2e>

00080954 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80954:	6943      	ldr	r3, [r0, #20]
   80956:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   8095a:	bf1a      	itte	ne
   8095c:	61c1      	strne	r1, [r0, #28]
	return 0;
   8095e:	2000      	movne	r0, #0
		return 1;
   80960:	2001      	moveq	r0, #1
}
   80962:	4770      	bx	lr

00080964 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80964:	6943      	ldr	r3, [r0, #20]
   80966:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   8096a:	bf1d      	ittte	ne
   8096c:	6983      	ldrne	r3, [r0, #24]
   8096e:	700b      	strbne	r3, [r1, #0]
	return 0;
   80970:	2000      	movne	r0, #0
		return 1;
   80972:	2001      	moveq	r0, #1
}
   80974:	4770      	bx	lr

00080976 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80976:	6943      	ldr	r3, [r0, #20]
   80978:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   8097c:	bf1d      	ittte	ne
   8097e:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80982:	61c1      	strne	r1, [r0, #28]
	return 0;
   80984:	2000      	movne	r0, #0
		return 1;
   80986:	2001      	moveq	r0, #1
}
   80988:	4770      	bx	lr

0008098a <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   8098a:	6943      	ldr	r3, [r0, #20]
   8098c:	f013 0f01 	tst.w	r3, #1
   80990:	d005      	beq.n	8099e <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80992:	6983      	ldr	r3, [r0, #24]
   80994:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80998:	600b      	str	r3, [r1, #0]

	return 0;
   8099a:	2000      	movs	r0, #0
   8099c:	4770      	bx	lr
		return 1;
   8099e:	2001      	movs	r0, #1
}
   809a0:	4770      	bx	lr

000809a2 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   809a2:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   809a4:	685a      	ldr	r2, [r3, #4]
   809a6:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   809a8:	6842      	ldr	r2, [r0, #4]
   809aa:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   809ac:	685a      	ldr	r2, [r3, #4]
   809ae:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   809b0:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   809b2:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   809b4:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   809b6:	6803      	ldr	r3, [r0, #0]
   809b8:	3301      	adds	r3, #1
   809ba:	6003      	str	r3, [r0, #0]
   809bc:	4770      	bx	lr

000809be <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   809be:	6843      	ldr	r3, [r0, #4]
   809c0:	6882      	ldr	r2, [r0, #8]
   809c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   809c4:	6883      	ldr	r3, [r0, #8]
   809c6:	6842      	ldr	r2, [r0, #4]
   809c8:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   809ca:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   809cc:	685a      	ldr	r2, [r3, #4]
   809ce:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   809d0:	bf04      	itt	eq
   809d2:	6882      	ldreq	r2, [r0, #8]
   809d4:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   809d6:	2200      	movs	r2, #0
   809d8:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   809da:	681a      	ldr	r2, [r3, #0]
   809dc:	3a01      	subs	r2, #1
   809de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   809e0:	6818      	ldr	r0, [r3, #0]
}
   809e2:	4770      	bx	lr

000809e4 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   809e4:	4b06      	ldr	r3, [pc, #24]	; (80a00 <pxCurrentTCBConst2>)
   809e6:	6819      	ldr	r1, [r3, #0]
   809e8:	6808      	ldr	r0, [r1, #0]
   809ea:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   809ee:	f380 8809 	msr	PSP, r0
   809f2:	f04f 0000 	mov.w	r0, #0
   809f6:	f380 8811 	msr	BASEPRI, r0
   809fa:	f04e 0e0d 	orr.w	lr, lr, #13
   809fe:	4770      	bx	lr

00080a00 <pxCurrentTCBConst2>:
   80a00:	200709a8 	.word	0x200709a8

00080a04 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80a04:	f3ef 8011 	mrs	r0, BASEPRI
   80a08:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80a0c:	f381 8811 	msr	BASEPRI, r1
   80a10:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80a12:	2000      	movs	r0, #0

00080a14 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80a14:	f380 8811 	msr	BASEPRI, r0
   80a18:	4770      	bx	lr
	...

00080a1c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80a1c:	f3ef 8009 	mrs	r0, PSP
   80a20:	4b0c      	ldr	r3, [pc, #48]	; (80a54 <pxCurrentTCBConst>)
   80a22:	681a      	ldr	r2, [r3, #0]
   80a24:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a28:	6010      	str	r0, [r2, #0]
   80a2a:	e92d 4008 	stmdb	sp!, {r3, lr}
   80a2e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80a32:	f380 8811 	msr	BASEPRI, r0
   80a36:	f000 f8b9 	bl	80bac <vTaskSwitchContext>
   80a3a:	f04f 0000 	mov.w	r0, #0
   80a3e:	f380 8811 	msr	BASEPRI, r0
   80a42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80a46:	6819      	ldr	r1, [r3, #0]
   80a48:	6808      	ldr	r0, [r1, #0]
   80a4a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a4e:	f380 8809 	msr	PSP, r0
   80a52:	4770      	bx	lr

00080a54 <pxCurrentTCBConst>:
   80a54:	200709a8 	.word	0x200709a8

00080a58 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80a58:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80a5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80a5e:	4b05      	ldr	r3, [pc, #20]	; (80a74 <SysTick_Handler+0x1c>)
   80a60:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80a62:	4b05      	ldr	r3, [pc, #20]	; (80a78 <SysTick_Handler+0x20>)
   80a64:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80a66:	4b05      	ldr	r3, [pc, #20]	; (80a7c <SysTick_Handler+0x24>)
   80a68:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80a6a:	2000      	movs	r0, #0
   80a6c:	4b04      	ldr	r3, [pc, #16]	; (80a80 <SysTick_Handler+0x28>)
   80a6e:	4798      	blx	r3
   80a70:	bd08      	pop	{r3, pc}
   80a72:	bf00      	nop
   80a74:	e000ed04 	.word	0xe000ed04
   80a78:	00080a05 	.word	0x00080a05
   80a7c:	00080a85 	.word	0x00080a85
   80a80:	00080a15 	.word	0x00080a15

00080a84 <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80a84:	4b3d      	ldr	r3, [pc, #244]	; (80b7c <vTaskIncrementTick+0xf8>)
   80a86:	681b      	ldr	r3, [r3, #0]
   80a88:	2b00      	cmp	r3, #0
   80a8a:	d16f      	bne.n	80b6c <vTaskIncrementTick+0xe8>
{
   80a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	{
		++xTickCount;
   80a90:	4b3b      	ldr	r3, [pc, #236]	; (80b80 <vTaskIncrementTick+0xfc>)
   80a92:	681a      	ldr	r2, [r3, #0]
   80a94:	3201      	adds	r2, #1
   80a96:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80a98:	681b      	ldr	r3, [r3, #0]
   80a9a:	b9ab      	cbnz	r3, 80ac8 <vTaskIncrementTick+0x44>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80a9c:	4b39      	ldr	r3, [pc, #228]	; (80b84 <vTaskIncrementTick+0x100>)
   80a9e:	681b      	ldr	r3, [r3, #0]
   80aa0:	681b      	ldr	r3, [r3, #0]
   80aa2:	2b00      	cmp	r3, #0
   80aa4:	d128      	bne.n	80af8 <vTaskIncrementTick+0x74>

			pxTemp = pxDelayedTaskList;
   80aa6:	4b37      	ldr	r3, [pc, #220]	; (80b84 <vTaskIncrementTick+0x100>)
   80aa8:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80aaa:	4a37      	ldr	r2, [pc, #220]	; (80b88 <vTaskIncrementTick+0x104>)
   80aac:	6810      	ldr	r0, [r2, #0]
   80aae:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80ab0:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80ab2:	4936      	ldr	r1, [pc, #216]	; (80b8c <vTaskIncrementTick+0x108>)
   80ab4:	680a      	ldr	r2, [r1, #0]
   80ab6:	3201      	adds	r2, #1
   80ab8:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80aba:	681b      	ldr	r3, [r3, #0]
   80abc:	681b      	ldr	r3, [r3, #0]
   80abe:	b9fb      	cbnz	r3, 80b00 <vTaskIncrementTick+0x7c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80ac0:	f04f 32ff 	mov.w	r2, #4294967295
   80ac4:	4b32      	ldr	r3, [pc, #200]	; (80b90 <vTaskIncrementTick+0x10c>)
   80ac6:	601a      	str	r2, [r3, #0]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80ac8:	4b2d      	ldr	r3, [pc, #180]	; (80b80 <vTaskIncrementTick+0xfc>)
   80aca:	681a      	ldr	r2, [r3, #0]
   80acc:	4b30      	ldr	r3, [pc, #192]	; (80b90 <vTaskIncrementTick+0x10c>)
   80ace:	681b      	ldr	r3, [r3, #0]
   80ad0:	429a      	cmp	r2, r3
   80ad2:	d350      	bcc.n	80b76 <vTaskIncrementTick+0xf2>
   80ad4:	4b2b      	ldr	r3, [pc, #172]	; (80b84 <vTaskIncrementTick+0x100>)
   80ad6:	681b      	ldr	r3, [r3, #0]
   80ad8:	681b      	ldr	r3, [r3, #0]
   80ada:	b1cb      	cbz	r3, 80b10 <vTaskIncrementTick+0x8c>
   80adc:	4b29      	ldr	r3, [pc, #164]	; (80b84 <vTaskIncrementTick+0x100>)
   80ade:	681b      	ldr	r3, [r3, #0]
   80ae0:	68db      	ldr	r3, [r3, #12]
   80ae2:	68dc      	ldr	r4, [r3, #12]
   80ae4:	6863      	ldr	r3, [r4, #4]
   80ae6:	4a26      	ldr	r2, [pc, #152]	; (80b80 <vTaskIncrementTick+0xfc>)
   80ae8:	6812      	ldr	r2, [r2, #0]
   80aea:	4293      	cmp	r3, r2
   80aec:	d816      	bhi.n	80b1c <vTaskIncrementTick+0x98>
   80aee:	4e29      	ldr	r6, [pc, #164]	; (80b94 <vTaskIncrementTick+0x110>)
   80af0:	4f29      	ldr	r7, [pc, #164]	; (80b98 <vTaskIncrementTick+0x114>)
   80af2:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80ba8 <vTaskIncrementTick+0x124>
   80af6:	e02f      	b.n	80b58 <vTaskIncrementTick+0xd4>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80af8:	4b28      	ldr	r3, [pc, #160]	; (80b9c <vTaskIncrementTick+0x118>)
   80afa:	4798      	blx	r3
   80afc:	bf00      	nop
   80afe:	e7fd      	b.n	80afc <vTaskIncrementTick+0x78>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80b00:	4b20      	ldr	r3, [pc, #128]	; (80b84 <vTaskIncrementTick+0x100>)
   80b02:	681b      	ldr	r3, [r3, #0]
   80b04:	68db      	ldr	r3, [r3, #12]
   80b06:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80b08:	685a      	ldr	r2, [r3, #4]
   80b0a:	4b21      	ldr	r3, [pc, #132]	; (80b90 <vTaskIncrementTick+0x10c>)
   80b0c:	601a      	str	r2, [r3, #0]
   80b0e:	e7db      	b.n	80ac8 <vTaskIncrementTick+0x44>
		prvCheckDelayedTasks();
   80b10:	f04f 32ff 	mov.w	r2, #4294967295
   80b14:	4b1e      	ldr	r3, [pc, #120]	; (80b90 <vTaskIncrementTick+0x10c>)
   80b16:	601a      	str	r2, [r3, #0]
   80b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b1c:	4a1c      	ldr	r2, [pc, #112]	; (80b90 <vTaskIncrementTick+0x10c>)
   80b1e:	6013      	str	r3, [r2, #0]
   80b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b24:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   80b26:	683b      	ldr	r3, [r7, #0]
   80b28:	4298      	cmp	r0, r3
   80b2a:	bf88      	it	hi
   80b2c:	6038      	strhi	r0, [r7, #0]
   80b2e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80b32:	4629      	mov	r1, r5
   80b34:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80b38:	4b19      	ldr	r3, [pc, #100]	; (80ba0 <vTaskIncrementTick+0x11c>)
   80b3a:	4798      	blx	r3
   80b3c:	4b11      	ldr	r3, [pc, #68]	; (80b84 <vTaskIncrementTick+0x100>)
   80b3e:	681b      	ldr	r3, [r3, #0]
   80b40:	681b      	ldr	r3, [r3, #0]
   80b42:	2b00      	cmp	r3, #0
   80b44:	d0e4      	beq.n	80b10 <vTaskIncrementTick+0x8c>
   80b46:	4b0f      	ldr	r3, [pc, #60]	; (80b84 <vTaskIncrementTick+0x100>)
   80b48:	681b      	ldr	r3, [r3, #0]
   80b4a:	68db      	ldr	r3, [r3, #12]
   80b4c:	68dc      	ldr	r4, [r3, #12]
   80b4e:	6863      	ldr	r3, [r4, #4]
   80b50:	4a0b      	ldr	r2, [pc, #44]	; (80b80 <vTaskIncrementTick+0xfc>)
   80b52:	6812      	ldr	r2, [r2, #0]
   80b54:	4293      	cmp	r3, r2
   80b56:	d8e1      	bhi.n	80b1c <vTaskIncrementTick+0x98>
   80b58:	1d25      	adds	r5, r4, #4
   80b5a:	4628      	mov	r0, r5
   80b5c:	47b0      	blx	r6
   80b5e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80b60:	2b00      	cmp	r3, #0
   80b62:	d0df      	beq.n	80b24 <vTaskIncrementTick+0xa0>
   80b64:	f104 0018 	add.w	r0, r4, #24
   80b68:	47b0      	blx	r6
   80b6a:	e7db      	b.n	80b24 <vTaskIncrementTick+0xa0>
	}
	else
	{
		++uxMissedTicks;
   80b6c:	4a0d      	ldr	r2, [pc, #52]	; (80ba4 <vTaskIncrementTick+0x120>)
   80b6e:	6813      	ldr	r3, [r2, #0]
   80b70:	3301      	adds	r3, #1
   80b72:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
   80b74:	4770      	bx	lr
   80b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b7a:	bf00      	nop
   80b7c:	20070a1c 	.word	0x20070a1c
   80b80:	20070a2c 	.word	0x20070a2c
   80b84:	200709ac 	.word	0x200709ac
   80b88:	200709b0 	.word	0x200709b0
   80b8c:	20070a28 	.word	0x20070a28
   80b90:	20070138 	.word	0x20070138
   80b94:	000809bf 	.word	0x000809bf
   80b98:	20070a20 	.word	0x20070a20
   80b9c:	00080a05 	.word	0x00080a05
   80ba0:	000809a3 	.word	0x000809a3
   80ba4:	20070a18 	.word	0x20070a18
   80ba8:	200709b4 	.word	0x200709b4

00080bac <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80bac:	4b21      	ldr	r3, [pc, #132]	; (80c34 <vTaskSwitchContext+0x88>)
   80bae:	681b      	ldr	r3, [r3, #0]
   80bb0:	b9eb      	cbnz	r3, 80bee <vTaskSwitchContext+0x42>
{
   80bb2:	b510      	push	{r4, lr}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80bb4:	4b20      	ldr	r3, [pc, #128]	; (80c38 <vTaskSwitchContext+0x8c>)
   80bb6:	681b      	ldr	r3, [r3, #0]
   80bb8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80bbc:	009b      	lsls	r3, r3, #2
   80bbe:	4a1f      	ldr	r2, [pc, #124]	; (80c3c <vTaskSwitchContext+0x90>)
   80bc0:	58d3      	ldr	r3, [r2, r3]
   80bc2:	b9c3      	cbnz	r3, 80bf6 <vTaskSwitchContext+0x4a>
   80bc4:	4b1c      	ldr	r3, [pc, #112]	; (80c38 <vTaskSwitchContext+0x8c>)
   80bc6:	681b      	ldr	r3, [r3, #0]
   80bc8:	b16b      	cbz	r3, 80be6 <vTaskSwitchContext+0x3a>
   80bca:	4a1b      	ldr	r2, [pc, #108]	; (80c38 <vTaskSwitchContext+0x8c>)
   80bcc:	491b      	ldr	r1, [pc, #108]	; (80c3c <vTaskSwitchContext+0x90>)
   80bce:	6813      	ldr	r3, [r2, #0]
   80bd0:	3b01      	subs	r3, #1
   80bd2:	6013      	str	r3, [r2, #0]
   80bd4:	6813      	ldr	r3, [r2, #0]
   80bd6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80bda:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   80bde:	b953      	cbnz	r3, 80bf6 <vTaskSwitchContext+0x4a>
   80be0:	6813      	ldr	r3, [r2, #0]
   80be2:	2b00      	cmp	r3, #0
   80be4:	d1f3      	bne.n	80bce <vTaskSwitchContext+0x22>
   80be6:	4b16      	ldr	r3, [pc, #88]	; (80c40 <vTaskSwitchContext+0x94>)
   80be8:	4798      	blx	r3
   80bea:	bf00      	nop
   80bec:	e7fd      	b.n	80bea <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
   80bee:	2201      	movs	r2, #1
   80bf0:	4b14      	ldr	r3, [pc, #80]	; (80c44 <vTaskSwitchContext+0x98>)
   80bf2:	601a      	str	r2, [r3, #0]
   80bf4:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
   80bf6:	4b10      	ldr	r3, [pc, #64]	; (80c38 <vTaskSwitchContext+0x8c>)
   80bf8:	681b      	ldr	r3, [r3, #0]
   80bfa:	4a10      	ldr	r2, [pc, #64]	; (80c3c <vTaskSwitchContext+0x90>)
   80bfc:	0099      	lsls	r1, r3, #2
   80bfe:	18c8      	adds	r0, r1, r3
   80c00:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   80c04:	6844      	ldr	r4, [r0, #4]
   80c06:	6864      	ldr	r4, [r4, #4]
   80c08:	6044      	str	r4, [r0, #4]
   80c0a:	4419      	add	r1, r3
   80c0c:	4602      	mov	r2, r0
   80c0e:	3208      	adds	r2, #8
   80c10:	4294      	cmp	r4, r2
   80c12:	d009      	beq.n	80c28 <vTaskSwitchContext+0x7c>
   80c14:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80c18:	4a08      	ldr	r2, [pc, #32]	; (80c3c <vTaskSwitchContext+0x90>)
   80c1a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80c1e:	685b      	ldr	r3, [r3, #4]
   80c20:	68da      	ldr	r2, [r3, #12]
   80c22:	4b09      	ldr	r3, [pc, #36]	; (80c48 <vTaskSwitchContext+0x9c>)
   80c24:	601a      	str	r2, [r3, #0]
   80c26:	bd10      	pop	{r4, pc}
   80c28:	6860      	ldr	r0, [r4, #4]
   80c2a:	4a04      	ldr	r2, [pc, #16]	; (80c3c <vTaskSwitchContext+0x90>)
   80c2c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   80c30:	6050      	str	r0, [r2, #4]
   80c32:	e7ef      	b.n	80c14 <vTaskSwitchContext+0x68>
   80c34:	20070a1c 	.word	0x20070a1c
   80c38:	20070a20 	.word	0x20070a20
   80c3c:	200709b4 	.word	0x200709b4
   80c40:	00080a05 	.word	0x00080a05
   80c44:	20070a24 	.word	0x20070a24
   80c48:	200709a8 	.word	0x200709a8

00080c4c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80c4c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80c4e:	480e      	ldr	r0, [pc, #56]	; (80c88 <sysclk_init+0x3c>)
   80c50:	4b0e      	ldr	r3, [pc, #56]	; (80c8c <sysclk_init+0x40>)
   80c52:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80c54:	213e      	movs	r1, #62	; 0x3e
   80c56:	2000      	movs	r0, #0
   80c58:	4b0d      	ldr	r3, [pc, #52]	; (80c90 <sysclk_init+0x44>)
   80c5a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80c5c:	4c0d      	ldr	r4, [pc, #52]	; (80c94 <sysclk_init+0x48>)
   80c5e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80c60:	2800      	cmp	r0, #0
   80c62:	d0fc      	beq.n	80c5e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80c64:	4b0c      	ldr	r3, [pc, #48]	; (80c98 <sysclk_init+0x4c>)
   80c66:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80c68:	4a0c      	ldr	r2, [pc, #48]	; (80c9c <sysclk_init+0x50>)
   80c6a:	4b0d      	ldr	r3, [pc, #52]	; (80ca0 <sysclk_init+0x54>)
   80c6c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80c6e:	4c0d      	ldr	r4, [pc, #52]	; (80ca4 <sysclk_init+0x58>)
   80c70:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80c72:	2800      	cmp	r0, #0
   80c74:	d0fc      	beq.n	80c70 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80c76:	2010      	movs	r0, #16
   80c78:	4b0b      	ldr	r3, [pc, #44]	; (80ca8 <sysclk_init+0x5c>)
   80c7a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80c7c:	4b0b      	ldr	r3, [pc, #44]	; (80cac <sysclk_init+0x60>)
   80c7e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80c80:	4801      	ldr	r0, [pc, #4]	; (80c88 <sysclk_init+0x3c>)
   80c82:	4b02      	ldr	r3, [pc, #8]	; (80c8c <sysclk_init+0x40>)
   80c84:	4798      	blx	r3
   80c86:	bd10      	pop	{r4, pc}
   80c88:	0501bd00 	.word	0x0501bd00
   80c8c:	200700b1 	.word	0x200700b1
   80c90:	00081061 	.word	0x00081061
   80c94:	000810b5 	.word	0x000810b5
   80c98:	000810c5 	.word	0x000810c5
   80c9c:	200d3f01 	.word	0x200d3f01
   80ca0:	400e0600 	.word	0x400e0600
   80ca4:	000810d5 	.word	0x000810d5
   80ca8:	00080ffd 	.word	0x00080ffd
   80cac:	000811d5 	.word	0x000811d5

00080cb0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80cb0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80cb2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80cb6:	4b1e      	ldr	r3, [pc, #120]	; (80d30 <board_init+0x80>)
   80cb8:	605a      	str	r2, [r3, #4]
   80cba:	200b      	movs	r0, #11
   80cbc:	4c1d      	ldr	r4, [pc, #116]	; (80d34 <board_init+0x84>)
   80cbe:	47a0      	blx	r4
   80cc0:	200c      	movs	r0, #12
   80cc2:	47a0      	blx	r4
   80cc4:	200d      	movs	r0, #13
   80cc6:	47a0      	blx	r4
   80cc8:	200e      	movs	r0, #14
   80cca:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80ccc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80cd0:	203b      	movs	r0, #59	; 0x3b
   80cd2:	4c19      	ldr	r4, [pc, #100]	; (80d38 <board_init+0x88>)
   80cd4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80cd6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80cda:	2055      	movs	r0, #85	; 0x55
   80cdc:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80cde:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80ce2:	2056      	movs	r0, #86	; 0x56
   80ce4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80ce6:	4915      	ldr	r1, [pc, #84]	; (80d3c <board_init+0x8c>)
   80ce8:	2068      	movs	r0, #104	; 0x68
   80cea:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80cec:	4914      	ldr	r1, [pc, #80]	; (80d40 <board_init+0x90>)
   80cee:	205c      	movs	r0, #92	; 0x5c
   80cf0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80cf2:	4a14      	ldr	r2, [pc, #80]	; (80d44 <board_init+0x94>)
   80cf4:	f44f 7140 	mov.w	r1, #768	; 0x300
   80cf8:	4813      	ldr	r0, [pc, #76]	; (80d48 <board_init+0x98>)
   80cfa:	4b14      	ldr	r3, [pc, #80]	; (80d4c <board_init+0x9c>)
   80cfc:	4798      	blx	r3
	gpio_configure_pin(PIN_PWM_LED2_GPIO, PIN_PWM_LED2_FLAGS);
#endif

	/* Configure SPI0 pins */
#ifdef CONF_BOARD_SPI0
	gpio_configure_pin(SPI0_MISO_GPIO, SPI0_MISO_FLAGS);
   80cfe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d02:	2019      	movs	r0, #25
   80d04:	47a0      	blx	r4
	gpio_configure_pin(SPI0_MOSI_GPIO, SPI0_MOSI_FLAGS);
   80d06:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d0a:	201a      	movs	r0, #26
   80d0c:	47a0      	blx	r4
	gpio_configure_pin(SPI0_SPCK_GPIO, SPI0_SPCK_FLAGS);
   80d0e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d12:	201b      	movs	r0, #27
   80d14:	47a0      	blx	r4
	 * CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#   ifdef CONF_BOARD_SPI0_NPCS0
		gpio_configure_pin(SPI0_NPCS0_GPIO, SPI0_NPCS0_FLAGS);
   80d16:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d1a:	201c      	movs	r0, #28
   80d1c:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80d1e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d22:	202b      	movs	r0, #43	; 0x2b
   80d24:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80d26:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d2a:	202a      	movs	r0, #42	; 0x2a
   80d2c:	47a0      	blx	r4
   80d2e:	bd10      	pop	{r4, pc}
   80d30:	400e1a50 	.word	0x400e1a50
   80d34:	000810e5 	.word	0x000810e5
   80d38:	00080df1 	.word	0x00080df1
   80d3c:	28000079 	.word	0x28000079
   80d40:	28000001 	.word	0x28000001
   80d44:	08000001 	.word	0x08000001
   80d48:	400e0e00 	.word	0x400e0e00
   80d4c:	00080ec1 	.word	0x00080ec1

00080d50 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80d50:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80d52:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80d56:	d016      	beq.n	80d86 <pio_set_peripheral+0x36>
   80d58:	d80b      	bhi.n	80d72 <pio_set_peripheral+0x22>
   80d5a:	b149      	cbz	r1, 80d70 <pio_set_peripheral+0x20>
   80d5c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80d60:	d105      	bne.n	80d6e <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80d62:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80d64:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80d66:	400b      	ands	r3, r1
   80d68:	ea23 0302 	bic.w	r3, r3, r2
   80d6c:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80d6e:	6042      	str	r2, [r0, #4]
   80d70:	4770      	bx	lr
	switch (ul_type) {
   80d72:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80d76:	d0fb      	beq.n	80d70 <pio_set_peripheral+0x20>
   80d78:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80d7c:	d0f8      	beq.n	80d70 <pio_set_peripheral+0x20>
   80d7e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80d82:	d1f4      	bne.n	80d6e <pio_set_peripheral+0x1e>
   80d84:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   80d86:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80d88:	4313      	orrs	r3, r2
   80d8a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80d8c:	e7ef      	b.n	80d6e <pio_set_peripheral+0x1e>

00080d8e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80d8e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80d90:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80d94:	bf14      	ite	ne
   80d96:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80d98:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80d9a:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80d9e:	bf14      	ite	ne
   80da0:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   80da2:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   80da4:	f012 0f02 	tst.w	r2, #2
   80da8:	d107      	bne.n	80dba <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   80daa:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80dae:	bf18      	it	ne
   80db0:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   80db4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80db6:	6001      	str	r1, [r0, #0]
   80db8:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   80dba:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80dbe:	e7f9      	b.n	80db4 <pio_set_input+0x26>

00080dc0 <pio_set_output>:
{
   80dc0:	b410      	push	{r4}
   80dc2:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   80dc4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80dc6:	b944      	cbnz	r4, 80dda <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   80dc8:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   80dca:	b143      	cbz	r3, 80dde <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   80dcc:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   80dce:	b942      	cbnz	r2, 80de2 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   80dd0:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   80dd2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80dd4:	6001      	str	r1, [r0, #0]
}
   80dd6:	bc10      	pop	{r4}
   80dd8:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   80dda:	6641      	str	r1, [r0, #100]	; 0x64
   80ddc:	e7f5      	b.n	80dca <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   80dde:	6541      	str	r1, [r0, #84]	; 0x54
   80de0:	e7f5      	b.n	80dce <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   80de2:	6301      	str	r1, [r0, #48]	; 0x30
   80de4:	e7f5      	b.n	80dd2 <pio_set_output+0x12>

00080de6 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80de6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80de8:	4770      	bx	lr

00080dea <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80dea:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80dec:	4770      	bx	lr
	...

00080df0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80df0:	b570      	push	{r4, r5, r6, lr}
   80df2:	b082      	sub	sp, #8
   80df4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80df6:	0943      	lsrs	r3, r0, #5
   80df8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80dfc:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80e00:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   80e02:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   80e06:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80e0a:	d031      	beq.n	80e70 <pio_configure_pin+0x80>
   80e0c:	d816      	bhi.n	80e3c <pio_configure_pin+0x4c>
   80e0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80e12:	d01b      	beq.n	80e4c <pio_configure_pin+0x5c>
   80e14:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80e18:	d116      	bne.n	80e48 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80e1a:	f000 001f 	and.w	r0, r0, #31
   80e1e:	2601      	movs	r6, #1
   80e20:	4086      	lsls	r6, r0
   80e22:	4632      	mov	r2, r6
   80e24:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80e28:	4620      	mov	r0, r4
   80e2a:	4b22      	ldr	r3, [pc, #136]	; (80eb4 <pio_configure_pin+0xc4>)
   80e2c:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80e2e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80e32:	bf14      	ite	ne
   80e34:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80e36:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80e38:	2001      	movs	r0, #1
   80e3a:	e017      	b.n	80e6c <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   80e3c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80e40:	d021      	beq.n	80e86 <pio_configure_pin+0x96>
   80e42:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80e46:	d01e      	beq.n	80e86 <pio_configure_pin+0x96>
		return 0;
   80e48:	2000      	movs	r0, #0
   80e4a:	e00f      	b.n	80e6c <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80e4c:	f000 001f 	and.w	r0, r0, #31
   80e50:	2601      	movs	r6, #1
   80e52:	4086      	lsls	r6, r0
   80e54:	4632      	mov	r2, r6
   80e56:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80e5a:	4620      	mov	r0, r4
   80e5c:	4b15      	ldr	r3, [pc, #84]	; (80eb4 <pio_configure_pin+0xc4>)
   80e5e:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80e60:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80e64:	bf14      	ite	ne
   80e66:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80e68:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80e6a:	2001      	movs	r0, #1
}
   80e6c:	b002      	add	sp, #8
   80e6e:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80e70:	f000 011f 	and.w	r1, r0, #31
   80e74:	2601      	movs	r6, #1
   80e76:	462a      	mov	r2, r5
   80e78:	fa06 f101 	lsl.w	r1, r6, r1
   80e7c:	4620      	mov	r0, r4
   80e7e:	4b0e      	ldr	r3, [pc, #56]	; (80eb8 <pio_configure_pin+0xc8>)
   80e80:	4798      	blx	r3
	return 1;
   80e82:	4630      	mov	r0, r6
		break;
   80e84:	e7f2      	b.n	80e6c <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80e86:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80e8a:	f000 011f 	and.w	r1, r0, #31
   80e8e:	2601      	movs	r6, #1
   80e90:	ea05 0306 	and.w	r3, r5, r6
   80e94:	9300      	str	r3, [sp, #0]
   80e96:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80e9a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80e9e:	bf14      	ite	ne
   80ea0:	2200      	movne	r2, #0
   80ea2:	2201      	moveq	r2, #1
   80ea4:	fa06 f101 	lsl.w	r1, r6, r1
   80ea8:	4620      	mov	r0, r4
   80eaa:	4c04      	ldr	r4, [pc, #16]	; (80ebc <pio_configure_pin+0xcc>)
   80eac:	47a0      	blx	r4
	return 1;
   80eae:	4630      	mov	r0, r6
		break;
   80eb0:	e7dc      	b.n	80e6c <pio_configure_pin+0x7c>
   80eb2:	bf00      	nop
   80eb4:	00080d51 	.word	0x00080d51
   80eb8:	00080d8f 	.word	0x00080d8f
   80ebc:	00080dc1 	.word	0x00080dc1

00080ec0 <pio_configure_pin_group>:
{
   80ec0:	b570      	push	{r4, r5, r6, lr}
   80ec2:	b082      	sub	sp, #8
   80ec4:	4605      	mov	r5, r0
   80ec6:	460e      	mov	r6, r1
   80ec8:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   80eca:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80ece:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80ed2:	d027      	beq.n	80f24 <pio_configure_pin_group+0x64>
   80ed4:	d811      	bhi.n	80efa <pio_configure_pin_group+0x3a>
   80ed6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80eda:	d016      	beq.n	80f0a <pio_configure_pin_group+0x4a>
   80edc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80ee0:	d111      	bne.n	80f06 <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80ee2:	460a      	mov	r2, r1
   80ee4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80ee8:	4b19      	ldr	r3, [pc, #100]	; (80f50 <pio_configure_pin_group+0x90>)
   80eea:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80eec:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80ef0:	bf14      	ite	ne
   80ef2:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80ef4:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80ef6:	2001      	movs	r0, #1
   80ef8:	e012      	b.n	80f20 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   80efa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80efe:	d015      	beq.n	80f2c <pio_configure_pin_group+0x6c>
   80f00:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80f04:	d012      	beq.n	80f2c <pio_configure_pin_group+0x6c>
		return 0;
   80f06:	2000      	movs	r0, #0
   80f08:	e00a      	b.n	80f20 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80f0a:	460a      	mov	r2, r1
   80f0c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80f10:	4b0f      	ldr	r3, [pc, #60]	; (80f50 <pio_configure_pin_group+0x90>)
   80f12:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80f14:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80f18:	bf14      	ite	ne
   80f1a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80f1c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80f1e:	2001      	movs	r0, #1
}
   80f20:	b002      	add	sp, #8
   80f22:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   80f24:	4b0b      	ldr	r3, [pc, #44]	; (80f54 <pio_configure_pin_group+0x94>)
   80f26:	4798      	blx	r3
	return 1;
   80f28:	2001      	movs	r0, #1
		break;
   80f2a:	e7f9      	b.n	80f20 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80f2c:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   80f30:	f004 0301 	and.w	r3, r4, #1
   80f34:	9300      	str	r3, [sp, #0]
   80f36:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80f3a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80f3e:	bf14      	ite	ne
   80f40:	2200      	movne	r2, #0
   80f42:	2201      	moveq	r2, #1
   80f44:	4631      	mov	r1, r6
   80f46:	4628      	mov	r0, r5
   80f48:	4c03      	ldr	r4, [pc, #12]	; (80f58 <pio_configure_pin_group+0x98>)
   80f4a:	47a0      	blx	r4
	return 1;
   80f4c:	2001      	movs	r0, #1
		break;
   80f4e:	e7e7      	b.n	80f20 <pio_configure_pin_group+0x60>
   80f50:	00080d51 	.word	0x00080d51
   80f54:	00080d8f 	.word	0x00080d8f
   80f58:	00080dc1 	.word	0x00080dc1

00080f5c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80f60:	4604      	mov	r4, r0
   80f62:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80f64:	4b0e      	ldr	r3, [pc, #56]	; (80fa0 <pio_handler_process+0x44>)
   80f66:	4798      	blx	r3
   80f68:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80f6a:	4620      	mov	r0, r4
   80f6c:	4b0d      	ldr	r3, [pc, #52]	; (80fa4 <pio_handler_process+0x48>)
   80f6e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80f70:	4005      	ands	r5, r0
   80f72:	d013      	beq.n	80f9c <pio_handler_process+0x40>
   80f74:	4c0c      	ldr	r4, [pc, #48]	; (80fa8 <pio_handler_process+0x4c>)
   80f76:	f104 0660 	add.w	r6, r4, #96	; 0x60
   80f7a:	e003      	b.n	80f84 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80f7c:	42b4      	cmp	r4, r6
   80f7e:	d00d      	beq.n	80f9c <pio_handler_process+0x40>
   80f80:	3410      	adds	r4, #16
		while (status != 0) {
   80f82:	b15d      	cbz	r5, 80f9c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   80f84:	6820      	ldr	r0, [r4, #0]
   80f86:	4540      	cmp	r0, r8
   80f88:	d1f8      	bne.n	80f7c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80f8a:	6861      	ldr	r1, [r4, #4]
   80f8c:	4229      	tst	r1, r5
   80f8e:	d0f5      	beq.n	80f7c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80f90:	68e3      	ldr	r3, [r4, #12]
   80f92:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   80f94:	6863      	ldr	r3, [r4, #4]
   80f96:	ea25 0503 	bic.w	r5, r5, r3
   80f9a:	e7ef      	b.n	80f7c <pio_handler_process+0x20>
   80f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80fa0:	00080de7 	.word	0x00080de7
   80fa4:	00080deb 	.word	0x00080deb
   80fa8:	20070a30 	.word	0x20070a30

00080fac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80fac:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80fae:	210b      	movs	r1, #11
   80fb0:	4801      	ldr	r0, [pc, #4]	; (80fb8 <PIOA_Handler+0xc>)
   80fb2:	4b02      	ldr	r3, [pc, #8]	; (80fbc <PIOA_Handler+0x10>)
   80fb4:	4798      	blx	r3
   80fb6:	bd08      	pop	{r3, pc}
   80fb8:	400e0e00 	.word	0x400e0e00
   80fbc:	00080f5d 	.word	0x00080f5d

00080fc0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80fc0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80fc2:	210c      	movs	r1, #12
   80fc4:	4801      	ldr	r0, [pc, #4]	; (80fcc <PIOB_Handler+0xc>)
   80fc6:	4b02      	ldr	r3, [pc, #8]	; (80fd0 <PIOB_Handler+0x10>)
   80fc8:	4798      	blx	r3
   80fca:	bd08      	pop	{r3, pc}
   80fcc:	400e1000 	.word	0x400e1000
   80fd0:	00080f5d 	.word	0x00080f5d

00080fd4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80fd4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80fd6:	210d      	movs	r1, #13
   80fd8:	4801      	ldr	r0, [pc, #4]	; (80fe0 <PIOC_Handler+0xc>)
   80fda:	4b02      	ldr	r3, [pc, #8]	; (80fe4 <PIOC_Handler+0x10>)
   80fdc:	4798      	blx	r3
   80fde:	bd08      	pop	{r3, pc}
   80fe0:	400e1200 	.word	0x400e1200
   80fe4:	00080f5d 	.word	0x00080f5d

00080fe8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80fe8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80fea:	210e      	movs	r1, #14
   80fec:	4801      	ldr	r0, [pc, #4]	; (80ff4 <PIOD_Handler+0xc>)
   80fee:	4b02      	ldr	r3, [pc, #8]	; (80ff8 <PIOD_Handler+0x10>)
   80ff0:	4798      	blx	r3
   80ff2:	bd08      	pop	{r3, pc}
   80ff4:	400e1400 	.word	0x400e1400
   80ff8:	00080f5d 	.word	0x00080f5d

00080ffc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80ffc:	4a17      	ldr	r2, [pc, #92]	; (8105c <pmc_switch_mck_to_pllack+0x60>)
   80ffe:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81000:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   81004:	4318      	orrs	r0, r3
   81006:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81008:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8100a:	f013 0f08 	tst.w	r3, #8
   8100e:	d10a      	bne.n	81026 <pmc_switch_mck_to_pllack+0x2a>
   81010:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81014:	4911      	ldr	r1, [pc, #68]	; (8105c <pmc_switch_mck_to_pllack+0x60>)
   81016:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81018:	f012 0f08 	tst.w	r2, #8
   8101c:	d103      	bne.n	81026 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8101e:	3b01      	subs	r3, #1
   81020:	d1f9      	bne.n	81016 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   81022:	2001      	movs	r0, #1
   81024:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81026:	4a0d      	ldr	r2, [pc, #52]	; (8105c <pmc_switch_mck_to_pllack+0x60>)
   81028:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8102a:	f023 0303 	bic.w	r3, r3, #3
   8102e:	f043 0302 	orr.w	r3, r3, #2
   81032:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81034:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81036:	f013 0f08 	tst.w	r3, #8
   8103a:	d10a      	bne.n	81052 <pmc_switch_mck_to_pllack+0x56>
   8103c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81040:	4906      	ldr	r1, [pc, #24]	; (8105c <pmc_switch_mck_to_pllack+0x60>)
   81042:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81044:	f012 0f08 	tst.w	r2, #8
   81048:	d105      	bne.n	81056 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8104a:	3b01      	subs	r3, #1
   8104c:	d1f9      	bne.n	81042 <pmc_switch_mck_to_pllack+0x46>
			return 1;
   8104e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   81050:	4770      	bx	lr
	return 0;
   81052:	2000      	movs	r0, #0
   81054:	4770      	bx	lr
   81056:	2000      	movs	r0, #0
   81058:	4770      	bx	lr
   8105a:	bf00      	nop
   8105c:	400e0600 	.word	0x400e0600

00081060 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81060:	b9c8      	cbnz	r0, 81096 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81062:	4a11      	ldr	r2, [pc, #68]	; (810a8 <pmc_switch_mainck_to_xtal+0x48>)
   81064:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   81066:	0209      	lsls	r1, r1, #8
   81068:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8106a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8106e:	f023 0303 	bic.w	r3, r3, #3
   81072:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81076:	f043 0301 	orr.w	r3, r3, #1
   8107a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8107c:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8107e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81080:	f013 0f01 	tst.w	r3, #1
   81084:	d0fb      	beq.n	8107e <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   81086:	4a08      	ldr	r2, [pc, #32]	; (810a8 <pmc_switch_mainck_to_xtal+0x48>)
   81088:	6a13      	ldr	r3, [r2, #32]
   8108a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8108e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81092:	6213      	str	r3, [r2, #32]
   81094:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81096:	4904      	ldr	r1, [pc, #16]	; (810a8 <pmc_switch_mainck_to_xtal+0x48>)
   81098:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8109a:	4a04      	ldr	r2, [pc, #16]	; (810ac <pmc_switch_mainck_to_xtal+0x4c>)
   8109c:	401a      	ands	r2, r3
   8109e:	4b04      	ldr	r3, [pc, #16]	; (810b0 <pmc_switch_mainck_to_xtal+0x50>)
   810a0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   810a2:	620b      	str	r3, [r1, #32]
   810a4:	4770      	bx	lr
   810a6:	bf00      	nop
   810a8:	400e0600 	.word	0x400e0600
   810ac:	fec8fffc 	.word	0xfec8fffc
   810b0:	01370002 	.word	0x01370002

000810b4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   810b4:	4b02      	ldr	r3, [pc, #8]	; (810c0 <pmc_osc_is_ready_mainck+0xc>)
   810b6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   810b8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   810bc:	4770      	bx	lr
   810be:	bf00      	nop
   810c0:	400e0600 	.word	0x400e0600

000810c4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   810c4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   810c8:	4b01      	ldr	r3, [pc, #4]	; (810d0 <pmc_disable_pllack+0xc>)
   810ca:	629a      	str	r2, [r3, #40]	; 0x28
   810cc:	4770      	bx	lr
   810ce:	bf00      	nop
   810d0:	400e0600 	.word	0x400e0600

000810d4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   810d4:	4b02      	ldr	r3, [pc, #8]	; (810e0 <pmc_is_locked_pllack+0xc>)
   810d6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   810d8:	f000 0002 	and.w	r0, r0, #2
   810dc:	4770      	bx	lr
   810de:	bf00      	nop
   810e0:	400e0600 	.word	0x400e0600

000810e4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   810e4:	282c      	cmp	r0, #44	; 0x2c
   810e6:	d81e      	bhi.n	81126 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   810e8:	281f      	cmp	r0, #31
   810ea:	d80c      	bhi.n	81106 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   810ec:	4b11      	ldr	r3, [pc, #68]	; (81134 <pmc_enable_periph_clk+0x50>)
   810ee:	699a      	ldr	r2, [r3, #24]
   810f0:	2301      	movs	r3, #1
   810f2:	4083      	lsls	r3, r0
   810f4:	4393      	bics	r3, r2
   810f6:	d018      	beq.n	8112a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   810f8:	2301      	movs	r3, #1
   810fa:	fa03 f000 	lsl.w	r0, r3, r0
   810fe:	4b0d      	ldr	r3, [pc, #52]	; (81134 <pmc_enable_periph_clk+0x50>)
   81100:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81102:	2000      	movs	r0, #0
   81104:	4770      	bx	lr
		ul_id -= 32;
   81106:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81108:	4b0a      	ldr	r3, [pc, #40]	; (81134 <pmc_enable_periph_clk+0x50>)
   8110a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   8110e:	2301      	movs	r3, #1
   81110:	4083      	lsls	r3, r0
   81112:	4393      	bics	r3, r2
   81114:	d00b      	beq.n	8112e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   81116:	2301      	movs	r3, #1
   81118:	fa03 f000 	lsl.w	r0, r3, r0
   8111c:	4b05      	ldr	r3, [pc, #20]	; (81134 <pmc_enable_periph_clk+0x50>)
   8111e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   81122:	2000      	movs	r0, #0
   81124:	4770      	bx	lr
		return 1;
   81126:	2001      	movs	r0, #1
   81128:	4770      	bx	lr
	return 0;
   8112a:	2000      	movs	r0, #0
   8112c:	4770      	bx	lr
   8112e:	2000      	movs	r0, #0
}
   81130:	4770      	bx	lr
   81132:	bf00      	nop
   81134:	400e0600 	.word	0x400e0600

00081138 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81138:	e7fe      	b.n	81138 <Dummy_Handler>
	...

0008113c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   8113c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8113e:	4b1c      	ldr	r3, [pc, #112]	; (811b0 <Reset_Handler+0x74>)
   81140:	4a1c      	ldr	r2, [pc, #112]	; (811b4 <Reset_Handler+0x78>)
   81142:	429a      	cmp	r2, r3
   81144:	d010      	beq.n	81168 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   81146:	4b1c      	ldr	r3, [pc, #112]	; (811b8 <Reset_Handler+0x7c>)
   81148:	4a19      	ldr	r2, [pc, #100]	; (811b0 <Reset_Handler+0x74>)
   8114a:	429a      	cmp	r2, r3
   8114c:	d20c      	bcs.n	81168 <Reset_Handler+0x2c>
   8114e:	3b01      	subs	r3, #1
   81150:	1a9b      	subs	r3, r3, r2
   81152:	f023 0303 	bic.w	r3, r3, #3
   81156:	3304      	adds	r3, #4
   81158:	4413      	add	r3, r2
   8115a:	4916      	ldr	r1, [pc, #88]	; (811b4 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   8115c:	f851 0b04 	ldr.w	r0, [r1], #4
   81160:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   81164:	429a      	cmp	r2, r3
   81166:	d1f9      	bne.n	8115c <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81168:	4b14      	ldr	r3, [pc, #80]	; (811bc <Reset_Handler+0x80>)
   8116a:	4a15      	ldr	r2, [pc, #84]	; (811c0 <Reset_Handler+0x84>)
   8116c:	429a      	cmp	r2, r3
   8116e:	d20a      	bcs.n	81186 <Reset_Handler+0x4a>
   81170:	3b01      	subs	r3, #1
   81172:	1a9b      	subs	r3, r3, r2
   81174:	f023 0303 	bic.w	r3, r3, #3
   81178:	3304      	adds	r3, #4
   8117a:	4413      	add	r3, r2
		*pDest++ = 0;
   8117c:	2100      	movs	r1, #0
   8117e:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   81182:	4293      	cmp	r3, r2
   81184:	d1fb      	bne.n	8117e <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81186:	4b0f      	ldr	r3, [pc, #60]	; (811c4 <Reset_Handler+0x88>)
   81188:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   8118c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   81190:	490d      	ldr	r1, [pc, #52]	; (811c8 <Reset_Handler+0x8c>)
   81192:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81194:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   81198:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   8119c:	d203      	bcs.n	811a6 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8119e:	688b      	ldr	r3, [r1, #8]
   811a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   811a4:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   811a6:	4b09      	ldr	r3, [pc, #36]	; (811cc <Reset_Handler+0x90>)
   811a8:	4798      	blx	r3

	/* Branch to main function */
	main();
   811aa:	4b09      	ldr	r3, [pc, #36]	; (811d0 <Reset_Handler+0x94>)
   811ac:	4798      	blx	r3
   811ae:	e7fe      	b.n	811ae <Reset_Handler+0x72>
   811b0:	20070000 	.word	0x20070000
   811b4:	00082728 	.word	0x00082728
   811b8:	20070984 	.word	0x20070984
   811bc:	20070b0c 	.word	0x20070b0c
   811c0:	20070984 	.word	0x20070984
   811c4:	00080000 	.word	0x00080000
   811c8:	e000ed00 	.word	0xe000ed00
   811cc:	00081629 	.word	0x00081629
   811d0:	000814fd 	.word	0x000814fd

000811d4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   811d4:	4b3d      	ldr	r3, [pc, #244]	; (812cc <SystemCoreClockUpdate+0xf8>)
   811d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   811d8:	f003 0303 	and.w	r3, r3, #3
   811dc:	2b03      	cmp	r3, #3
   811de:	d80e      	bhi.n	811fe <SystemCoreClockUpdate+0x2a>
   811e0:	e8df f003 	tbb	[pc, r3]
   811e4:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   811e8:	4b39      	ldr	r3, [pc, #228]	; (812d0 <SystemCoreClockUpdate+0xfc>)
   811ea:	695b      	ldr	r3, [r3, #20]
   811ec:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   811f0:	bf14      	ite	ne
   811f2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   811f6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   811fa:	4b36      	ldr	r3, [pc, #216]	; (812d4 <SystemCoreClockUpdate+0x100>)
   811fc:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   811fe:	4b33      	ldr	r3, [pc, #204]	; (812cc <SystemCoreClockUpdate+0xf8>)
   81200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81202:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81206:	2b70      	cmp	r3, #112	; 0x70
   81208:	d057      	beq.n	812ba <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   8120a:	4b30      	ldr	r3, [pc, #192]	; (812cc <SystemCoreClockUpdate+0xf8>)
   8120c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8120e:	4931      	ldr	r1, [pc, #196]	; (812d4 <SystemCoreClockUpdate+0x100>)
   81210:	f3c2 1202 	ubfx	r2, r2, #4, #3
   81214:	680b      	ldr	r3, [r1, #0]
   81216:	40d3      	lsrs	r3, r2
   81218:	600b      	str	r3, [r1, #0]
   8121a:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8121c:	4b2b      	ldr	r3, [pc, #172]	; (812cc <SystemCoreClockUpdate+0xf8>)
   8121e:	6a1b      	ldr	r3, [r3, #32]
   81220:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81224:	d003      	beq.n	8122e <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81226:	4a2c      	ldr	r2, [pc, #176]	; (812d8 <SystemCoreClockUpdate+0x104>)
   81228:	4b2a      	ldr	r3, [pc, #168]	; (812d4 <SystemCoreClockUpdate+0x100>)
   8122a:	601a      	str	r2, [r3, #0]
   8122c:	e7e7      	b.n	811fe <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8122e:	4a2b      	ldr	r2, [pc, #172]	; (812dc <SystemCoreClockUpdate+0x108>)
   81230:	4b28      	ldr	r3, [pc, #160]	; (812d4 <SystemCoreClockUpdate+0x100>)
   81232:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81234:	4b25      	ldr	r3, [pc, #148]	; (812cc <SystemCoreClockUpdate+0xf8>)
   81236:	6a1b      	ldr	r3, [r3, #32]
   81238:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8123c:	2b10      	cmp	r3, #16
   8123e:	d005      	beq.n	8124c <SystemCoreClockUpdate+0x78>
   81240:	2b20      	cmp	r3, #32
   81242:	d1dc      	bne.n	811fe <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   81244:	4a24      	ldr	r2, [pc, #144]	; (812d8 <SystemCoreClockUpdate+0x104>)
   81246:	4b23      	ldr	r3, [pc, #140]	; (812d4 <SystemCoreClockUpdate+0x100>)
   81248:	601a      	str	r2, [r3, #0]
				break;
   8124a:	e7d8      	b.n	811fe <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   8124c:	4a24      	ldr	r2, [pc, #144]	; (812e0 <SystemCoreClockUpdate+0x10c>)
   8124e:	4b21      	ldr	r3, [pc, #132]	; (812d4 <SystemCoreClockUpdate+0x100>)
   81250:	601a      	str	r2, [r3, #0]
				break;
   81252:	e7d4      	b.n	811fe <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81254:	4b1d      	ldr	r3, [pc, #116]	; (812cc <SystemCoreClockUpdate+0xf8>)
   81256:	6a1b      	ldr	r3, [r3, #32]
   81258:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8125c:	d00c      	beq.n	81278 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8125e:	4a1e      	ldr	r2, [pc, #120]	; (812d8 <SystemCoreClockUpdate+0x104>)
   81260:	4b1c      	ldr	r3, [pc, #112]	; (812d4 <SystemCoreClockUpdate+0x100>)
   81262:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81264:	4b19      	ldr	r3, [pc, #100]	; (812cc <SystemCoreClockUpdate+0xf8>)
   81266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81268:	f003 0303 	and.w	r3, r3, #3
   8126c:	2b02      	cmp	r3, #2
   8126e:	d016      	beq.n	8129e <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81270:	4a1c      	ldr	r2, [pc, #112]	; (812e4 <SystemCoreClockUpdate+0x110>)
   81272:	4b18      	ldr	r3, [pc, #96]	; (812d4 <SystemCoreClockUpdate+0x100>)
   81274:	601a      	str	r2, [r3, #0]
   81276:	e7c2      	b.n	811fe <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81278:	4a18      	ldr	r2, [pc, #96]	; (812dc <SystemCoreClockUpdate+0x108>)
   8127a:	4b16      	ldr	r3, [pc, #88]	; (812d4 <SystemCoreClockUpdate+0x100>)
   8127c:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8127e:	4b13      	ldr	r3, [pc, #76]	; (812cc <SystemCoreClockUpdate+0xf8>)
   81280:	6a1b      	ldr	r3, [r3, #32]
   81282:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81286:	2b10      	cmp	r3, #16
   81288:	d005      	beq.n	81296 <SystemCoreClockUpdate+0xc2>
   8128a:	2b20      	cmp	r3, #32
   8128c:	d1ea      	bne.n	81264 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   8128e:	4a12      	ldr	r2, [pc, #72]	; (812d8 <SystemCoreClockUpdate+0x104>)
   81290:	4b10      	ldr	r3, [pc, #64]	; (812d4 <SystemCoreClockUpdate+0x100>)
   81292:	601a      	str	r2, [r3, #0]
				break;
   81294:	e7e6      	b.n	81264 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   81296:	4a12      	ldr	r2, [pc, #72]	; (812e0 <SystemCoreClockUpdate+0x10c>)
   81298:	4b0e      	ldr	r3, [pc, #56]	; (812d4 <SystemCoreClockUpdate+0x100>)
   8129a:	601a      	str	r2, [r3, #0]
				break;
   8129c:	e7e2      	b.n	81264 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8129e:	4a0b      	ldr	r2, [pc, #44]	; (812cc <SystemCoreClockUpdate+0xf8>)
   812a0:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   812a2:	6a92      	ldr	r2, [r2, #40]	; 0x28
   812a4:	480b      	ldr	r0, [pc, #44]	; (812d4 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   812a6:	f3c1 410a 	ubfx	r1, r1, #16, #11
   812aa:	6803      	ldr	r3, [r0, #0]
   812ac:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   812b0:	b2d2      	uxtb	r2, r2
   812b2:	fbb3 f3f2 	udiv	r3, r3, r2
   812b6:	6003      	str	r3, [r0, #0]
   812b8:	e7a1      	b.n	811fe <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   812ba:	4a06      	ldr	r2, [pc, #24]	; (812d4 <SystemCoreClockUpdate+0x100>)
   812bc:	6813      	ldr	r3, [r2, #0]
   812be:	490a      	ldr	r1, [pc, #40]	; (812e8 <SystemCoreClockUpdate+0x114>)
   812c0:	fba1 1303 	umull	r1, r3, r1, r3
   812c4:	085b      	lsrs	r3, r3, #1
   812c6:	6013      	str	r3, [r2, #0]
   812c8:	4770      	bx	lr
   812ca:	bf00      	nop
   812cc:	400e0600 	.word	0x400e0600
   812d0:	400e1a10 	.word	0x400e1a10
   812d4:	2007013c 	.word	0x2007013c
   812d8:	00b71b00 	.word	0x00b71b00
   812dc:	003d0900 	.word	0x003d0900
   812e0:	007a1200 	.word	0x007a1200
   812e4:	0e4e1c00 	.word	0x0e4e1c00
   812e8:	aaaaaaab 	.word	0xaaaaaaab

000812ec <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   812ec:	4b0a      	ldr	r3, [pc, #40]	; (81318 <_sbrk+0x2c>)
   812ee:	681b      	ldr	r3, [r3, #0]
   812f0:	b153      	cbz	r3, 81308 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   812f2:	4b09      	ldr	r3, [pc, #36]	; (81318 <_sbrk+0x2c>)
   812f4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   812f6:	181a      	adds	r2, r3, r0
   812f8:	4908      	ldr	r1, [pc, #32]	; (8131c <_sbrk+0x30>)
   812fa:	4291      	cmp	r1, r2
   812fc:	db08      	blt.n	81310 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   812fe:	4610      	mov	r0, r2
   81300:	4a05      	ldr	r2, [pc, #20]	; (81318 <_sbrk+0x2c>)
   81302:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81304:	4618      	mov	r0, r3
   81306:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   81308:	4a05      	ldr	r2, [pc, #20]	; (81320 <_sbrk+0x34>)
   8130a:	4b03      	ldr	r3, [pc, #12]	; (81318 <_sbrk+0x2c>)
   8130c:	601a      	str	r2, [r3, #0]
   8130e:	e7f0      	b.n	812f2 <_sbrk+0x6>
		return (caddr_t) -1;	
   81310:	f04f 30ff 	mov.w	r0, #4294967295
}
   81314:	4770      	bx	lr
   81316:	bf00      	nop
   81318:	20070aa0 	.word	0x20070aa0
   8131c:	20087ffc 	.word	0x20087ffc
   81320:	20072b10 	.word	0x20072b10

00081324 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81324:	f04f 30ff 	mov.w	r0, #4294967295
   81328:	4770      	bx	lr

0008132a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   8132a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8132e:	604b      	str	r3, [r1, #4]

	return 0;
}
   81330:	2000      	movs	r0, #0
   81332:	4770      	bx	lr

00081334 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81334:	2000      	movs	r0, #0
   81336:	4770      	bx	lr

00081338 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   81338:	b5f0      	push	{r4, r5, r6, r7, lr}
   8133a:	b083      	sub	sp, #12
   8133c:	4604      	mov	r4, r0
   8133e:	460d      	mov	r5, r1
	uint32_t val = 0;
   81340:	2300      	movs	r3, #0
   81342:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   81344:	4b20      	ldr	r3, [pc, #128]	; (813c8 <usart_serial_getchar+0x90>)
   81346:	4298      	cmp	r0, r3
   81348:	d00d      	beq.n	81366 <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8134a:	4b20      	ldr	r3, [pc, #128]	; (813cc <usart_serial_getchar+0x94>)
   8134c:	4298      	cmp	r0, r3
   8134e:	d012      	beq.n	81376 <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81350:	4b1f      	ldr	r3, [pc, #124]	; (813d0 <usart_serial_getchar+0x98>)
   81352:	4298      	cmp	r0, r3
   81354:	d019      	beq.n	8138a <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81356:	4b1f      	ldr	r3, [pc, #124]	; (813d4 <usart_serial_getchar+0x9c>)
   81358:	429c      	cmp	r4, r3
   8135a:	d020      	beq.n	8139e <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8135c:	4b1e      	ldr	r3, [pc, #120]	; (813d8 <usart_serial_getchar+0xa0>)
   8135e:	429c      	cmp	r4, r3
   81360:	d027      	beq.n	813b2 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   81362:	b003      	add	sp, #12
   81364:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   81366:	461f      	mov	r7, r3
   81368:	4e1c      	ldr	r6, [pc, #112]	; (813dc <usart_serial_getchar+0xa4>)
   8136a:	4629      	mov	r1, r5
   8136c:	4638      	mov	r0, r7
   8136e:	47b0      	blx	r6
   81370:	2800      	cmp	r0, #0
   81372:	d1fa      	bne.n	8136a <usart_serial_getchar+0x32>
   81374:	e7ef      	b.n	81356 <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   81376:	461f      	mov	r7, r3
   81378:	4e19      	ldr	r6, [pc, #100]	; (813e0 <usart_serial_getchar+0xa8>)
   8137a:	a901      	add	r1, sp, #4
   8137c:	4638      	mov	r0, r7
   8137e:	47b0      	blx	r6
   81380:	2800      	cmp	r0, #0
   81382:	d1fa      	bne.n	8137a <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   81384:	9b01      	ldr	r3, [sp, #4]
   81386:	702b      	strb	r3, [r5, #0]
   81388:	e7e8      	b.n	8135c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   8138a:	461e      	mov	r6, r3
   8138c:	4c14      	ldr	r4, [pc, #80]	; (813e0 <usart_serial_getchar+0xa8>)
   8138e:	a901      	add	r1, sp, #4
   81390:	4630      	mov	r0, r6
   81392:	47a0      	blx	r4
   81394:	2800      	cmp	r0, #0
   81396:	d1fa      	bne.n	8138e <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   81398:	9b01      	ldr	r3, [sp, #4]
   8139a:	702b      	strb	r3, [r5, #0]
   8139c:	e7e1      	b.n	81362 <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   8139e:	461e      	mov	r6, r3
   813a0:	4c0f      	ldr	r4, [pc, #60]	; (813e0 <usart_serial_getchar+0xa8>)
   813a2:	a901      	add	r1, sp, #4
   813a4:	4630      	mov	r0, r6
   813a6:	47a0      	blx	r4
   813a8:	2800      	cmp	r0, #0
   813aa:	d1fa      	bne.n	813a2 <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   813ac:	9b01      	ldr	r3, [sp, #4]
   813ae:	702b      	strb	r3, [r5, #0]
   813b0:	e7d7      	b.n	81362 <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   813b2:	461e      	mov	r6, r3
   813b4:	4c0a      	ldr	r4, [pc, #40]	; (813e0 <usart_serial_getchar+0xa8>)
   813b6:	a901      	add	r1, sp, #4
   813b8:	4630      	mov	r0, r6
   813ba:	47a0      	blx	r4
   813bc:	2800      	cmp	r0, #0
   813be:	d1fa      	bne.n	813b6 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   813c0:	9b01      	ldr	r3, [sp, #4]
   813c2:	702b      	strb	r3, [r5, #0]
}
   813c4:	e7cd      	b.n	81362 <usart_serial_getchar+0x2a>
   813c6:	bf00      	nop
   813c8:	400e0800 	.word	0x400e0800
   813cc:	40098000 	.word	0x40098000
   813d0:	4009c000 	.word	0x4009c000
   813d4:	400a0000 	.word	0x400a0000
   813d8:	400a4000 	.word	0x400a4000
   813dc:	00080965 	.word	0x00080965
   813e0:	0008098b 	.word	0x0008098b

000813e4 <usart_serial_putchar>:
{
   813e4:	b570      	push	{r4, r5, r6, lr}
   813e6:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   813e8:	4b1e      	ldr	r3, [pc, #120]	; (81464 <usart_serial_putchar+0x80>)
   813ea:	4298      	cmp	r0, r3
   813ec:	d00d      	beq.n	8140a <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   813ee:	4b1e      	ldr	r3, [pc, #120]	; (81468 <usart_serial_putchar+0x84>)
   813f0:	4298      	cmp	r0, r3
   813f2:	d013      	beq.n	8141c <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   813f4:	4b1d      	ldr	r3, [pc, #116]	; (8146c <usart_serial_putchar+0x88>)
   813f6:	4298      	cmp	r0, r3
   813f8:	d019      	beq.n	8142e <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   813fa:	4b1d      	ldr	r3, [pc, #116]	; (81470 <usart_serial_putchar+0x8c>)
   813fc:	4298      	cmp	r0, r3
   813fe:	d01f      	beq.n	81440 <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   81400:	4b1c      	ldr	r3, [pc, #112]	; (81474 <usart_serial_putchar+0x90>)
   81402:	4298      	cmp	r0, r3
   81404:	d025      	beq.n	81452 <usart_serial_putchar+0x6e>
	return 0;
   81406:	2000      	movs	r0, #0
}
   81408:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   8140a:	461e      	mov	r6, r3
   8140c:	4d1a      	ldr	r5, [pc, #104]	; (81478 <usart_serial_putchar+0x94>)
   8140e:	4621      	mov	r1, r4
   81410:	4630      	mov	r0, r6
   81412:	47a8      	blx	r5
   81414:	2800      	cmp	r0, #0
   81416:	d1fa      	bne.n	8140e <usart_serial_putchar+0x2a>
		return 1;
   81418:	2001      	movs	r0, #1
   8141a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   8141c:	461e      	mov	r6, r3
   8141e:	4d17      	ldr	r5, [pc, #92]	; (8147c <usart_serial_putchar+0x98>)
   81420:	4621      	mov	r1, r4
   81422:	4630      	mov	r0, r6
   81424:	47a8      	blx	r5
   81426:	2800      	cmp	r0, #0
   81428:	d1fa      	bne.n	81420 <usart_serial_putchar+0x3c>
		return 1;
   8142a:	2001      	movs	r0, #1
   8142c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   8142e:	461e      	mov	r6, r3
   81430:	4d12      	ldr	r5, [pc, #72]	; (8147c <usart_serial_putchar+0x98>)
   81432:	4621      	mov	r1, r4
   81434:	4630      	mov	r0, r6
   81436:	47a8      	blx	r5
   81438:	2800      	cmp	r0, #0
   8143a:	d1fa      	bne.n	81432 <usart_serial_putchar+0x4e>
		return 1;
   8143c:	2001      	movs	r0, #1
   8143e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   81440:	461e      	mov	r6, r3
   81442:	4d0e      	ldr	r5, [pc, #56]	; (8147c <usart_serial_putchar+0x98>)
   81444:	4621      	mov	r1, r4
   81446:	4630      	mov	r0, r6
   81448:	47a8      	blx	r5
   8144a:	2800      	cmp	r0, #0
   8144c:	d1fa      	bne.n	81444 <usart_serial_putchar+0x60>
		return 1;
   8144e:	2001      	movs	r0, #1
   81450:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   81452:	461e      	mov	r6, r3
   81454:	4d09      	ldr	r5, [pc, #36]	; (8147c <usart_serial_putchar+0x98>)
   81456:	4621      	mov	r1, r4
   81458:	4630      	mov	r0, r6
   8145a:	47a8      	blx	r5
   8145c:	2800      	cmp	r0, #0
   8145e:	d1fa      	bne.n	81456 <usart_serial_putchar+0x72>
		return 1;
   81460:	2001      	movs	r0, #1
   81462:	bd70      	pop	{r4, r5, r6, pc}
   81464:	400e0800 	.word	0x400e0800
   81468:	40098000 	.word	0x40098000
   8146c:	4009c000 	.word	0x4009c000
   81470:	400a0000 	.word	0x400a0000
   81474:	400a4000 	.word	0x400a4000
   81478:	00080955 	.word	0x00080955
   8147c:	00080977 	.word	0x00080977

00081480 <config_console_uart>:




void config_console_uart(void)
{
   81480:	b530      	push	{r4, r5, lr}
   81482:	b085      	sub	sp, #20
   81484:	2008      	movs	r0, #8
   81486:	4d12      	ldr	r5, [pc, #72]	; (814d0 <config_console_uart+0x50>)
   81488:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8148a:	4c12      	ldr	r4, [pc, #72]	; (814d4 <config_console_uart+0x54>)
   8148c:	4b12      	ldr	r3, [pc, #72]	; (814d8 <config_console_uart+0x58>)
   8148e:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   81490:	4a12      	ldr	r2, [pc, #72]	; (814dc <config_console_uart+0x5c>)
   81492:	4b13      	ldr	r3, [pc, #76]	; (814e0 <config_console_uart+0x60>)
   81494:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   81496:	4a13      	ldr	r2, [pc, #76]	; (814e4 <config_console_uart+0x64>)
   81498:	4b13      	ldr	r3, [pc, #76]	; (814e8 <config_console_uart+0x68>)
   8149a:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   8149c:	4b13      	ldr	r3, [pc, #76]	; (814ec <config_console_uart+0x6c>)
   8149e:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   814a0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   814a4:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   814a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
   814aa:	9303      	str	r3, [sp, #12]
   814ac:	2008      	movs	r0, #8
   814ae:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   814b0:	a901      	add	r1, sp, #4
   814b2:	4620      	mov	r0, r4
   814b4:	4b0e      	ldr	r3, [pc, #56]	; (814f0 <config_console_uart+0x70>)
   814b6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   814b8:	4d0e      	ldr	r5, [pc, #56]	; (814f4 <config_console_uart+0x74>)
   814ba:	682b      	ldr	r3, [r5, #0]
   814bc:	2100      	movs	r1, #0
   814be:	6898      	ldr	r0, [r3, #8]
   814c0:	4c0d      	ldr	r4, [pc, #52]	; (814f8 <config_console_uart+0x78>)
   814c2:	47a0      	blx	r4
	setbuf(stdin, NULL);
   814c4:	682b      	ldr	r3, [r5, #0]
   814c6:	2100      	movs	r1, #0
   814c8:	6858      	ldr	r0, [r3, #4]
   814ca:	47a0      	blx	r4
	};
	
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONSOLE_UART, &uart_serial_options);
	
}
   814cc:	b005      	add	sp, #20
   814ce:	bd30      	pop	{r4, r5, pc}
   814d0:	000810e5 	.word	0x000810e5
   814d4:	400e0800 	.word	0x400e0800
   814d8:	20070ae0 	.word	0x20070ae0
   814dc:	000813e5 	.word	0x000813e5
   814e0:	20070adc 	.word	0x20070adc
   814e4:	00081339 	.word	0x00081339
   814e8:	20070ad8 	.word	0x20070ad8
   814ec:	0501bd00 	.word	0x0501bd00
   814f0:	0008091f 	.word	0x0008091f
   814f4:	20070140 	.word	0x20070140
   814f8:	00081715 	.word	0x00081715

000814fc <main>:

//--------------------------------------------------------------------//


int main (void)
{
   814fc:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	/* Insert system clock initialization code here (sysclk_init()). */
	
	sysclk_init();
   81500:	4b38      	ldr	r3, [pc, #224]	; (815e4 <main+0xe8>)
   81502:	4798      	blx	r3

	board_init();
   81504:	4b38      	ldr	r3, [pc, #224]	; (815e8 <main+0xec>)
   81506:	4798      	blx	r3
	
	config_console_uart();
   81508:	4b38      	ldr	r3, [pc, #224]	; (815ec <main+0xf0>)
   8150a:	4798      	blx	r3
	
	//printf("This is Arduino Console UART Application.\n");
	
	
		//GPIOS INITIALIZATION AS OUTPUT FOR DC/RESET/LED <- Will go into the function to init my connections
		pmc_enable_periph_clk(ID_PIOC);
   8150c:	200d      	movs	r0, #13
   8150e:	4e38      	ldr	r6, [pc, #224]	; (815f0 <main+0xf4>)
   81510:	47b0      	blx	r6
		pmc_enable_periph_clk(ID_PIOA);
   81512:	200b      	movs	r0, #11
   81514:	47b0      	blx	r6
		
		gpio_configure_pin(PIO_PC23_IDX,PIO_TYPE_PIO_OUTPUT_1 | PIO_DEFAULT);
   81516:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8151a:	2057      	movs	r0, #87	; 0x57
   8151c:	4c35      	ldr	r4, [pc, #212]	; (815f4 <main+0xf8>)
   8151e:	47a0      	blx	r4
		gpio_configure_pin(PIO_PC24_IDX,PIO_TYPE_PIO_OUTPUT_1 | PIO_DEFAULT);
   81520:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81524:	2058      	movs	r0, #88	; 0x58
   81526:	47a0      	blx	r4
		gpio_configure_pin(PIO_PC25_IDX,PIO_TYPE_PIO_OUTPUT_1 | PIO_DEFAULT);
   81528:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8152c:	2059      	movs	r0, #89	; 0x59
   8152e:	47a0      	blx	r4
		gpio_configure_pin(PIO_PC28_IDX,PIO_TYPE_PIO_OUTPUT_1 | PIO_DEFAULT);
   81530:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81534:	205c      	movs	r0, #92	; 0x5c
   81536:	47a0      	blx	r4
		
		pio_set_peripheral(PIOA,PIO_PERIPH_A, PIO_PA25A_SPI0_MISO);
   81538:	4d2f      	ldr	r5, [pc, #188]	; (815f8 <main+0xfc>)
   8153a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   8153e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81542:	4628      	mov	r0, r5
   81544:	4c2d      	ldr	r4, [pc, #180]	; (815fc <main+0x100>)
   81546:	47a0      	blx	r4
		pio_set_peripheral(PIOA,PIO_PERIPH_A, PIO_PA26A_SPI0_MOSI);
   81548:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8154c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81550:	4628      	mov	r0, r5
   81552:	47a0      	blx	r4
		pio_set_peripheral(PIOA,PIO_PERIPH_A, PIO_PA27A_SPI0_SPCK);
   81554:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   81558:	4611      	mov	r1, r2
   8155a:	4628      	mov	r0, r5
   8155c:	47a0      	blx	r4
		pio_set_peripheral(PIOA,PIO_PERIPH_A, PIO_PA28A_SPI0_NPCS0);
   8155e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81562:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81566:	4628      	mov	r0, r5
   81568:	47a0      	blx	r4
		
		pmc_enable_periph_clk(ID_SPI0);
   8156a:	2018      	movs	r0, #24
   8156c:	47b0      	blx	r6
		
		
		spi_master_init(SPI0);
   8156e:	4c24      	ldr	r4, [pc, #144]	; (81600 <main+0x104>)
   81570:	4620      	mov	r0, r4
   81572:	4b24      	ldr	r3, [pc, #144]	; (81604 <main+0x108>)
   81574:	4798      	blx	r3
		
		//gpio_configure_pin(SPI0_NPCS0_GPIO ,SPI0_NPCS0_FLAGS);
	

	ili9341_init();
   81576:	4b24      	ldr	r3, [pc, #144]	; (81608 <main+0x10c>)
   81578:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
   8157a:	2301      	movs	r3, #1
   8157c:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8157e:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 81620 <main+0x124>
   81582:	f04f 7a80 	mov.w	sl, #16777216	; 0x1000000
   81586:	46d3      	mov	fp, sl
   81588:	f8c9 b034 	str.w	fp, [r9, #52]	; 0x34
	spi_enable(SPI0);
	
	while (1)
	{
		ili9341_backlight_off();
		delay_ms(500);
   8158c:	4d1f      	ldr	r5, [pc, #124]	; (8160c <main+0x110>)
   8158e:	4628      	mov	r0, r5
   81590:	4c1f      	ldr	r4, [pc, #124]	; (81610 <main+0x114>)
   81592:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81594:	f8c9 a030 	str.w	sl, [r9, #48]	; 0x30
		ili9341_backlight_on();
		delay_ms(500);
   81598:	4628      	mov	r0, r5
   8159a:	47a0      	blx	r4
		
		ili9341_set_top_left_limit(0, 0);
   8159c:	2100      	movs	r1, #0
   8159e:	4608      	mov	r0, r1
   815a0:	f8df 8080 	ldr.w	r8, [pc, #128]	; 81624 <main+0x128>
   815a4:	47c0      	blx	r8
		ili9341_set_bottom_right_limit(360, 240);
   815a6:	21f0      	movs	r1, #240	; 0xf0
   815a8:	f44f 70b4 	mov.w	r0, #360	; 0x168
   815ac:	4f19      	ldr	r7, [pc, #100]	; (81614 <main+0x118>)
   815ae:	47b8      	blx	r7

		ili9341_duplicate_pixel(ILI9341_COLOR(255, 0, 0), 240UL * 320UL);
   815b0:	f44f 3196 	mov.w	r1, #76800	; 0x12c00
   815b4:	20f8      	movs	r0, #248	; 0xf8
   815b6:	4e18      	ldr	r6, [pc, #96]	; (81618 <main+0x11c>)
   815b8:	47b0      	blx	r6
		
		
		ili9341_set_top_left_limit(0, 0);
   815ba:	2100      	movs	r1, #0
   815bc:	4608      	mov	r0, r1
   815be:	47c0      	blx	r8
		ili9341_set_bottom_right_limit(240, 320);
   815c0:	f44f 71a0 	mov.w	r1, #320	; 0x140
   815c4:	20f0      	movs	r0, #240	; 0xf0
   815c6:	47b8      	blx	r7
		ili9341_duplicate_pixel(ILI9341_COLOR(0, 255, 0), 240UL * 320UL);
   815c8:	f44f 3196 	mov.w	r1, #76800	; 0x12c00
   815cc:	f24e 0007 	movw	r0, #57351	; 0xe007
   815d0:	47b0      	blx	r6
		
		delay_ms(100);
   815d2:	4812      	ldr	r0, [pc, #72]	; (8161c <main+0x120>)
   815d4:	47a0      	blx	r4
	p_spi->SPI_TDR = SPI_TDR_TD(data);
   815d6:	2222      	movs	r2, #34	; 0x22
   815d8:	4b09      	ldr	r3, [pc, #36]	; (81600 <main+0x104>)
   815da:	60da      	str	r2, [r3, #12]
		spi_write_single(CONF_ILI9341_SPI, 34); 
	    delay_ms(500);
   815dc:	4628      	mov	r0, r5
   815de:	47a0      	blx	r4
   815e0:	e7d2      	b.n	81588 <main+0x8c>
   815e2:	bf00      	nop
   815e4:	00080c4d 	.word	0x00080c4d
   815e8:	00080cb1 	.word	0x00080cb1
   815ec:	00081481 	.word	0x00081481
   815f0:	000810e5 	.word	0x000810e5
   815f4:	00080df1 	.word	0x00080df1
   815f8:	400e0e00 	.word	0x400e0e00
   815fc:	00080d51 	.word	0x00080d51
   81600:	40008000 	.word	0x40008000
   81604:	0008068d 	.word	0x0008068d
   81608:	000803b1 	.word	0x000803b1
   8160c:	002dc6c0 	.word	0x002dc6c0
   81610:	20070001 	.word	0x20070001
   81614:	000802b1 	.word	0x000802b1
   81618:	00080301 	.word	0x00080301
   8161c:	000927c0 	.word	0x000927c0
   81620:	400e1200 	.word	0x400e1200
   81624:	00080291 	.word	0x00080291

00081628 <__libc_init_array>:
   81628:	b570      	push	{r4, r5, r6, lr}
   8162a:	4e0f      	ldr	r6, [pc, #60]	; (81668 <__libc_init_array+0x40>)
   8162c:	4d0f      	ldr	r5, [pc, #60]	; (8166c <__libc_init_array+0x44>)
   8162e:	1b76      	subs	r6, r6, r5
   81630:	10b6      	asrs	r6, r6, #2
   81632:	bf18      	it	ne
   81634:	2400      	movne	r4, #0
   81636:	d005      	beq.n	81644 <__libc_init_array+0x1c>
   81638:	3401      	adds	r4, #1
   8163a:	f855 3b04 	ldr.w	r3, [r5], #4
   8163e:	4798      	blx	r3
   81640:	42a6      	cmp	r6, r4
   81642:	d1f9      	bne.n	81638 <__libc_init_array+0x10>
   81644:	4e0a      	ldr	r6, [pc, #40]	; (81670 <__libc_init_array+0x48>)
   81646:	4d0b      	ldr	r5, [pc, #44]	; (81674 <__libc_init_array+0x4c>)
   81648:	f001 f85c 	bl	82704 <_init>
   8164c:	1b76      	subs	r6, r6, r5
   8164e:	10b6      	asrs	r6, r6, #2
   81650:	bf18      	it	ne
   81652:	2400      	movne	r4, #0
   81654:	d006      	beq.n	81664 <__libc_init_array+0x3c>
   81656:	3401      	adds	r4, #1
   81658:	f855 3b04 	ldr.w	r3, [r5], #4
   8165c:	4798      	blx	r3
   8165e:	42a6      	cmp	r6, r4
   81660:	d1f9      	bne.n	81656 <__libc_init_array+0x2e>
   81662:	bd70      	pop	{r4, r5, r6, pc}
   81664:	bd70      	pop	{r4, r5, r6, pc}
   81666:	bf00      	nop
   81668:	00082710 	.word	0x00082710
   8166c:	00082710 	.word	0x00082710
   81670:	00082718 	.word	0x00082718
   81674:	00082710 	.word	0x00082710

00081678 <memset>:
   81678:	b470      	push	{r4, r5, r6}
   8167a:	0786      	lsls	r6, r0, #30
   8167c:	d046      	beq.n	8170c <memset+0x94>
   8167e:	1e54      	subs	r4, r2, #1
   81680:	2a00      	cmp	r2, #0
   81682:	d041      	beq.n	81708 <memset+0x90>
   81684:	b2ca      	uxtb	r2, r1
   81686:	4603      	mov	r3, r0
   81688:	e002      	b.n	81690 <memset+0x18>
   8168a:	f114 34ff 	adds.w	r4, r4, #4294967295
   8168e:	d33b      	bcc.n	81708 <memset+0x90>
   81690:	f803 2b01 	strb.w	r2, [r3], #1
   81694:	079d      	lsls	r5, r3, #30
   81696:	d1f8      	bne.n	8168a <memset+0x12>
   81698:	2c03      	cmp	r4, #3
   8169a:	d92e      	bls.n	816fa <memset+0x82>
   8169c:	b2cd      	uxtb	r5, r1
   8169e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   816a2:	2c0f      	cmp	r4, #15
   816a4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   816a8:	d919      	bls.n	816de <memset+0x66>
   816aa:	4626      	mov	r6, r4
   816ac:	f103 0210 	add.w	r2, r3, #16
   816b0:	3e10      	subs	r6, #16
   816b2:	2e0f      	cmp	r6, #15
   816b4:	f842 5c10 	str.w	r5, [r2, #-16]
   816b8:	f842 5c0c 	str.w	r5, [r2, #-12]
   816bc:	f842 5c08 	str.w	r5, [r2, #-8]
   816c0:	f842 5c04 	str.w	r5, [r2, #-4]
   816c4:	f102 0210 	add.w	r2, r2, #16
   816c8:	d8f2      	bhi.n	816b0 <memset+0x38>
   816ca:	f1a4 0210 	sub.w	r2, r4, #16
   816ce:	f022 020f 	bic.w	r2, r2, #15
   816d2:	f004 040f 	and.w	r4, r4, #15
   816d6:	3210      	adds	r2, #16
   816d8:	2c03      	cmp	r4, #3
   816da:	4413      	add	r3, r2
   816dc:	d90d      	bls.n	816fa <memset+0x82>
   816de:	461e      	mov	r6, r3
   816e0:	4622      	mov	r2, r4
   816e2:	3a04      	subs	r2, #4
   816e4:	2a03      	cmp	r2, #3
   816e6:	f846 5b04 	str.w	r5, [r6], #4
   816ea:	d8fa      	bhi.n	816e2 <memset+0x6a>
   816ec:	1f22      	subs	r2, r4, #4
   816ee:	f022 0203 	bic.w	r2, r2, #3
   816f2:	3204      	adds	r2, #4
   816f4:	4413      	add	r3, r2
   816f6:	f004 0403 	and.w	r4, r4, #3
   816fa:	b12c      	cbz	r4, 81708 <memset+0x90>
   816fc:	b2c9      	uxtb	r1, r1
   816fe:	441c      	add	r4, r3
   81700:	f803 1b01 	strb.w	r1, [r3], #1
   81704:	429c      	cmp	r4, r3
   81706:	d1fb      	bne.n	81700 <memset+0x88>
   81708:	bc70      	pop	{r4, r5, r6}
   8170a:	4770      	bx	lr
   8170c:	4614      	mov	r4, r2
   8170e:	4603      	mov	r3, r0
   81710:	e7c2      	b.n	81698 <memset+0x20>
   81712:	bf00      	nop

00081714 <setbuf>:
   81714:	2900      	cmp	r1, #0
   81716:	bf0c      	ite	eq
   81718:	2202      	moveq	r2, #2
   8171a:	2200      	movne	r2, #0
   8171c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81720:	f000 b800 	b.w	81724 <setvbuf>

00081724 <setvbuf>:
   81724:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81728:	4d61      	ldr	r5, [pc, #388]	; (818b0 <setvbuf+0x18c>)
   8172a:	b083      	sub	sp, #12
   8172c:	682d      	ldr	r5, [r5, #0]
   8172e:	4604      	mov	r4, r0
   81730:	460f      	mov	r7, r1
   81732:	4690      	mov	r8, r2
   81734:	461e      	mov	r6, r3
   81736:	b115      	cbz	r5, 8173e <setvbuf+0x1a>
   81738:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8173a:	2b00      	cmp	r3, #0
   8173c:	d064      	beq.n	81808 <setvbuf+0xe4>
   8173e:	f1b8 0f02 	cmp.w	r8, #2
   81742:	d006      	beq.n	81752 <setvbuf+0x2e>
   81744:	f1b8 0f01 	cmp.w	r8, #1
   81748:	f200 809f 	bhi.w	8188a <setvbuf+0x166>
   8174c:	2e00      	cmp	r6, #0
   8174e:	f2c0 809c 	blt.w	8188a <setvbuf+0x166>
   81752:	6e63      	ldr	r3, [r4, #100]	; 0x64
   81754:	07d8      	lsls	r0, r3, #31
   81756:	d534      	bpl.n	817c2 <setvbuf+0x9e>
   81758:	4621      	mov	r1, r4
   8175a:	4628      	mov	r0, r5
   8175c:	f000 f956 	bl	81a0c <_fflush_r>
   81760:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81762:	b141      	cbz	r1, 81776 <setvbuf+0x52>
   81764:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81768:	4299      	cmp	r1, r3
   8176a:	d002      	beq.n	81772 <setvbuf+0x4e>
   8176c:	4628      	mov	r0, r5
   8176e:	f000 fa4b 	bl	81c08 <_free_r>
   81772:	2300      	movs	r3, #0
   81774:	6323      	str	r3, [r4, #48]	; 0x30
   81776:	2200      	movs	r2, #0
   81778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8177c:	61a2      	str	r2, [r4, #24]
   8177e:	6062      	str	r2, [r4, #4]
   81780:	061a      	lsls	r2, r3, #24
   81782:	d43a      	bmi.n	817fa <setvbuf+0xd6>
   81784:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   81788:	f023 0303 	bic.w	r3, r3, #3
   8178c:	f1b8 0f02 	cmp.w	r8, #2
   81790:	81a3      	strh	r3, [r4, #12]
   81792:	d01d      	beq.n	817d0 <setvbuf+0xac>
   81794:	ab01      	add	r3, sp, #4
   81796:	466a      	mov	r2, sp
   81798:	4621      	mov	r1, r4
   8179a:	4628      	mov	r0, r5
   8179c:	f000 fb4a 	bl	81e34 <__swhatbuf_r>
   817a0:	89a3      	ldrh	r3, [r4, #12]
   817a2:	4318      	orrs	r0, r3
   817a4:	81a0      	strh	r0, [r4, #12]
   817a6:	2e00      	cmp	r6, #0
   817a8:	d132      	bne.n	81810 <setvbuf+0xec>
   817aa:	9e00      	ldr	r6, [sp, #0]
   817ac:	4630      	mov	r0, r6
   817ae:	f000 fb6f 	bl	81e90 <malloc>
   817b2:	4607      	mov	r7, r0
   817b4:	2800      	cmp	r0, #0
   817b6:	d06b      	beq.n	81890 <setvbuf+0x16c>
   817b8:	89a3      	ldrh	r3, [r4, #12]
   817ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   817be:	81a3      	strh	r3, [r4, #12]
   817c0:	e028      	b.n	81814 <setvbuf+0xf0>
   817c2:	89a3      	ldrh	r3, [r4, #12]
   817c4:	0599      	lsls	r1, r3, #22
   817c6:	d4c7      	bmi.n	81758 <setvbuf+0x34>
   817c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   817ca:	f000 fb2f 	bl	81e2c <__retarget_lock_acquire_recursive>
   817ce:	e7c3      	b.n	81758 <setvbuf+0x34>
   817d0:	2500      	movs	r5, #0
   817d2:	2600      	movs	r6, #0
   817d4:	2001      	movs	r0, #1
   817d6:	6e61      	ldr	r1, [r4, #100]	; 0x64
   817d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
   817dc:	f043 0302 	orr.w	r3, r3, #2
   817e0:	60a6      	str	r6, [r4, #8]
   817e2:	07ce      	lsls	r6, r1, #31
   817e4:	81a3      	strh	r3, [r4, #12]
   817e6:	6160      	str	r0, [r4, #20]
   817e8:	6022      	str	r2, [r4, #0]
   817ea:	6122      	str	r2, [r4, #16]
   817ec:	d401      	bmi.n	817f2 <setvbuf+0xce>
   817ee:	0598      	lsls	r0, r3, #22
   817f0:	d53e      	bpl.n	81870 <setvbuf+0x14c>
   817f2:	4628      	mov	r0, r5
   817f4:	b003      	add	sp, #12
   817f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   817fa:	6921      	ldr	r1, [r4, #16]
   817fc:	4628      	mov	r0, r5
   817fe:	f000 fa03 	bl	81c08 <_free_r>
   81802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81806:	e7bd      	b.n	81784 <setvbuf+0x60>
   81808:	4628      	mov	r0, r5
   8180a:	f000 f957 	bl	81abc <__sinit>
   8180e:	e796      	b.n	8173e <setvbuf+0x1a>
   81810:	2f00      	cmp	r7, #0
   81812:	d0cb      	beq.n	817ac <setvbuf+0x88>
   81814:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81816:	2b00      	cmp	r3, #0
   81818:	d033      	beq.n	81882 <setvbuf+0x15e>
   8181a:	9b00      	ldr	r3, [sp, #0]
   8181c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   81820:	429e      	cmp	r6, r3
   81822:	bf1c      	itt	ne
   81824:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   81828:	81a2      	strhne	r2, [r4, #12]
   8182a:	f1b8 0f01 	cmp.w	r8, #1
   8182e:	bf04      	itt	eq
   81830:	f042 0201 	orreq.w	r2, r2, #1
   81834:	81a2      	strheq	r2, [r4, #12]
   81836:	b292      	uxth	r2, r2
   81838:	f012 0308 	ands.w	r3, r2, #8
   8183c:	6027      	str	r7, [r4, #0]
   8183e:	6127      	str	r7, [r4, #16]
   81840:	6166      	str	r6, [r4, #20]
   81842:	d00e      	beq.n	81862 <setvbuf+0x13e>
   81844:	07d1      	lsls	r1, r2, #31
   81846:	d51a      	bpl.n	8187e <setvbuf+0x15a>
   81848:	2300      	movs	r3, #0
   8184a:	6e65      	ldr	r5, [r4, #100]	; 0x64
   8184c:	4276      	negs	r6, r6
   8184e:	f015 0501 	ands.w	r5, r5, #1
   81852:	61a6      	str	r6, [r4, #24]
   81854:	60a3      	str	r3, [r4, #8]
   81856:	d009      	beq.n	8186c <setvbuf+0x148>
   81858:	2500      	movs	r5, #0
   8185a:	4628      	mov	r0, r5
   8185c:	b003      	add	sp, #12
   8185e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81862:	60a3      	str	r3, [r4, #8]
   81864:	6e65      	ldr	r5, [r4, #100]	; 0x64
   81866:	f015 0501 	ands.w	r5, r5, #1
   8186a:	d1f5      	bne.n	81858 <setvbuf+0x134>
   8186c:	0593      	lsls	r3, r2, #22
   8186e:	d4c0      	bmi.n	817f2 <setvbuf+0xce>
   81870:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81872:	f000 fadd 	bl	81e30 <__retarget_lock_release_recursive>
   81876:	4628      	mov	r0, r5
   81878:	b003      	add	sp, #12
   8187a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8187e:	60a6      	str	r6, [r4, #8]
   81880:	e7f0      	b.n	81864 <setvbuf+0x140>
   81882:	4628      	mov	r0, r5
   81884:	f000 f91a 	bl	81abc <__sinit>
   81888:	e7c7      	b.n	8181a <setvbuf+0xf6>
   8188a:	f04f 35ff 	mov.w	r5, #4294967295
   8188e:	e7b0      	b.n	817f2 <setvbuf+0xce>
   81890:	f8dd 9000 	ldr.w	r9, [sp]
   81894:	45b1      	cmp	r9, r6
   81896:	d004      	beq.n	818a2 <setvbuf+0x17e>
   81898:	4648      	mov	r0, r9
   8189a:	f000 faf9 	bl	81e90 <malloc>
   8189e:	4607      	mov	r7, r0
   818a0:	b920      	cbnz	r0, 818ac <setvbuf+0x188>
   818a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   818a6:	f04f 35ff 	mov.w	r5, #4294967295
   818aa:	e792      	b.n	817d2 <setvbuf+0xae>
   818ac:	464e      	mov	r6, r9
   818ae:	e783      	b.n	817b8 <setvbuf+0x94>
   818b0:	20070140 	.word	0x20070140

000818b4 <register_fini>:
   818b4:	4b02      	ldr	r3, [pc, #8]	; (818c0 <register_fini+0xc>)
   818b6:	b113      	cbz	r3, 818be <register_fini+0xa>
   818b8:	4802      	ldr	r0, [pc, #8]	; (818c4 <register_fini+0x10>)
   818ba:	f000 b805 	b.w	818c8 <atexit>
   818be:	4770      	bx	lr
   818c0:	00000000 	.word	0x00000000
   818c4:	00081b35 	.word	0x00081b35

000818c8 <atexit>:
   818c8:	2300      	movs	r3, #0
   818ca:	4601      	mov	r1, r0
   818cc:	461a      	mov	r2, r3
   818ce:	4618      	mov	r0, r3
   818d0:	f000 be00 	b.w	824d4 <__register_exitproc>

000818d4 <__sflush_r>:
   818d4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   818d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   818dc:	b29a      	uxth	r2, r3
   818de:	460d      	mov	r5, r1
   818e0:	0711      	lsls	r1, r2, #28
   818e2:	4680      	mov	r8, r0
   818e4:	d43a      	bmi.n	8195c <__sflush_r+0x88>
   818e6:	686a      	ldr	r2, [r5, #4]
   818e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   818ec:	2a00      	cmp	r2, #0
   818ee:	81ab      	strh	r3, [r5, #12]
   818f0:	dd70      	ble.n	819d4 <__sflush_r+0x100>
   818f2:	6aac      	ldr	r4, [r5, #40]	; 0x28
   818f4:	2c00      	cmp	r4, #0
   818f6:	d04a      	beq.n	8198e <__sflush_r+0xba>
   818f8:	2200      	movs	r2, #0
   818fa:	b29b      	uxth	r3, r3
   818fc:	f8d8 6000 	ldr.w	r6, [r8]
   81900:	f8c8 2000 	str.w	r2, [r8]
   81904:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   81908:	d068      	beq.n	819dc <__sflush_r+0x108>
   8190a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   8190c:	075f      	lsls	r7, r3, #29
   8190e:	d505      	bpl.n	8191c <__sflush_r+0x48>
   81910:	6869      	ldr	r1, [r5, #4]
   81912:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   81914:	1a52      	subs	r2, r2, r1
   81916:	b10b      	cbz	r3, 8191c <__sflush_r+0x48>
   81918:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8191a:	1ad2      	subs	r2, r2, r3
   8191c:	2300      	movs	r3, #0
   8191e:	69e9      	ldr	r1, [r5, #28]
   81920:	4640      	mov	r0, r8
   81922:	47a0      	blx	r4
   81924:	1c44      	adds	r4, r0, #1
   81926:	d03d      	beq.n	819a4 <__sflush_r+0xd0>
   81928:	2100      	movs	r1, #0
   8192a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   8192e:	692a      	ldr	r2, [r5, #16]
   81930:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   81934:	81ab      	strh	r3, [r5, #12]
   81936:	04db      	lsls	r3, r3, #19
   81938:	6069      	str	r1, [r5, #4]
   8193a:	602a      	str	r2, [r5, #0]
   8193c:	d448      	bmi.n	819d0 <__sflush_r+0xfc>
   8193e:	6b29      	ldr	r1, [r5, #48]	; 0x30
   81940:	f8c8 6000 	str.w	r6, [r8]
   81944:	b319      	cbz	r1, 8198e <__sflush_r+0xba>
   81946:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8194a:	4299      	cmp	r1, r3
   8194c:	d002      	beq.n	81954 <__sflush_r+0x80>
   8194e:	4640      	mov	r0, r8
   81950:	f000 f95a 	bl	81c08 <_free_r>
   81954:	2000      	movs	r0, #0
   81956:	6328      	str	r0, [r5, #48]	; 0x30
   81958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8195c:	692e      	ldr	r6, [r5, #16]
   8195e:	b1b6      	cbz	r6, 8198e <__sflush_r+0xba>
   81960:	0791      	lsls	r1, r2, #30
   81962:	bf18      	it	ne
   81964:	2300      	movne	r3, #0
   81966:	682c      	ldr	r4, [r5, #0]
   81968:	bf08      	it	eq
   8196a:	696b      	ldreq	r3, [r5, #20]
   8196c:	602e      	str	r6, [r5, #0]
   8196e:	1ba4      	subs	r4, r4, r6
   81970:	60ab      	str	r3, [r5, #8]
   81972:	e00a      	b.n	8198a <__sflush_r+0xb6>
   81974:	4623      	mov	r3, r4
   81976:	4632      	mov	r2, r6
   81978:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   8197a:	69e9      	ldr	r1, [r5, #28]
   8197c:	4640      	mov	r0, r8
   8197e:	47b8      	blx	r7
   81980:	2800      	cmp	r0, #0
   81982:	eba4 0400 	sub.w	r4, r4, r0
   81986:	4406      	add	r6, r0
   81988:	dd04      	ble.n	81994 <__sflush_r+0xc0>
   8198a:	2c00      	cmp	r4, #0
   8198c:	dcf2      	bgt.n	81974 <__sflush_r+0xa0>
   8198e:	2000      	movs	r0, #0
   81990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81994:	89ab      	ldrh	r3, [r5, #12]
   81996:	f04f 30ff 	mov.w	r0, #4294967295
   8199a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8199e:	81ab      	strh	r3, [r5, #12]
   819a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   819a4:	f8d8 4000 	ldr.w	r4, [r8]
   819a8:	2c1d      	cmp	r4, #29
   819aa:	d8f3      	bhi.n	81994 <__sflush_r+0xc0>
   819ac:	4b16      	ldr	r3, [pc, #88]	; (81a08 <__sflush_r+0x134>)
   819ae:	40e3      	lsrs	r3, r4
   819b0:	43db      	mvns	r3, r3
   819b2:	f013 0301 	ands.w	r3, r3, #1
   819b6:	d1ed      	bne.n	81994 <__sflush_r+0xc0>
   819b8:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   819bc:	6929      	ldr	r1, [r5, #16]
   819be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   819c2:	81aa      	strh	r2, [r5, #12]
   819c4:	04d2      	lsls	r2, r2, #19
   819c6:	606b      	str	r3, [r5, #4]
   819c8:	6029      	str	r1, [r5, #0]
   819ca:	d5b8      	bpl.n	8193e <__sflush_r+0x6a>
   819cc:	2c00      	cmp	r4, #0
   819ce:	d1b6      	bne.n	8193e <__sflush_r+0x6a>
   819d0:	6528      	str	r0, [r5, #80]	; 0x50
   819d2:	e7b4      	b.n	8193e <__sflush_r+0x6a>
   819d4:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   819d6:	2a00      	cmp	r2, #0
   819d8:	dc8b      	bgt.n	818f2 <__sflush_r+0x1e>
   819da:	e7d8      	b.n	8198e <__sflush_r+0xba>
   819dc:	2301      	movs	r3, #1
   819de:	69e9      	ldr	r1, [r5, #28]
   819e0:	4640      	mov	r0, r8
   819e2:	47a0      	blx	r4
   819e4:	1c43      	adds	r3, r0, #1
   819e6:	4602      	mov	r2, r0
   819e8:	d002      	beq.n	819f0 <__sflush_r+0x11c>
   819ea:	89ab      	ldrh	r3, [r5, #12]
   819ec:	6aac      	ldr	r4, [r5, #40]	; 0x28
   819ee:	e78d      	b.n	8190c <__sflush_r+0x38>
   819f0:	f8d8 3000 	ldr.w	r3, [r8]
   819f4:	2b00      	cmp	r3, #0
   819f6:	d0f8      	beq.n	819ea <__sflush_r+0x116>
   819f8:	2b1d      	cmp	r3, #29
   819fa:	d001      	beq.n	81a00 <__sflush_r+0x12c>
   819fc:	2b16      	cmp	r3, #22
   819fe:	d1c9      	bne.n	81994 <__sflush_r+0xc0>
   81a00:	f8c8 6000 	str.w	r6, [r8]
   81a04:	e7c3      	b.n	8198e <__sflush_r+0xba>
   81a06:	bf00      	nop
   81a08:	20400001 	.word	0x20400001

00081a0c <_fflush_r>:
   81a0c:	b538      	push	{r3, r4, r5, lr}
   81a0e:	460d      	mov	r5, r1
   81a10:	4604      	mov	r4, r0
   81a12:	b108      	cbz	r0, 81a18 <_fflush_r+0xc>
   81a14:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81a16:	b1bb      	cbz	r3, 81a48 <_fflush_r+0x3c>
   81a18:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   81a1c:	b188      	cbz	r0, 81a42 <_fflush_r+0x36>
   81a1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   81a20:	07db      	lsls	r3, r3, #31
   81a22:	d401      	bmi.n	81a28 <_fflush_r+0x1c>
   81a24:	0581      	lsls	r1, r0, #22
   81a26:	d517      	bpl.n	81a58 <_fflush_r+0x4c>
   81a28:	4620      	mov	r0, r4
   81a2a:	4629      	mov	r1, r5
   81a2c:	f7ff ff52 	bl	818d4 <__sflush_r>
   81a30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   81a32:	4604      	mov	r4, r0
   81a34:	07da      	lsls	r2, r3, #31
   81a36:	d402      	bmi.n	81a3e <_fflush_r+0x32>
   81a38:	89ab      	ldrh	r3, [r5, #12]
   81a3a:	059b      	lsls	r3, r3, #22
   81a3c:	d507      	bpl.n	81a4e <_fflush_r+0x42>
   81a3e:	4620      	mov	r0, r4
   81a40:	bd38      	pop	{r3, r4, r5, pc}
   81a42:	4604      	mov	r4, r0
   81a44:	4620      	mov	r0, r4
   81a46:	bd38      	pop	{r3, r4, r5, pc}
   81a48:	f000 f838 	bl	81abc <__sinit>
   81a4c:	e7e4      	b.n	81a18 <_fflush_r+0xc>
   81a4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
   81a50:	f000 f9ee 	bl	81e30 <__retarget_lock_release_recursive>
   81a54:	4620      	mov	r0, r4
   81a56:	bd38      	pop	{r3, r4, r5, pc}
   81a58:	6da8      	ldr	r0, [r5, #88]	; 0x58
   81a5a:	f000 f9e7 	bl	81e2c <__retarget_lock_acquire_recursive>
   81a5e:	e7e3      	b.n	81a28 <_fflush_r+0x1c>

00081a60 <_cleanup_r>:
   81a60:	4901      	ldr	r1, [pc, #4]	; (81a68 <_cleanup_r+0x8>)
   81a62:	f000 b9b7 	b.w	81dd4 <_fwalk_reent>
   81a66:	bf00      	nop
   81a68:	000825bd 	.word	0x000825bd

00081a6c <std.isra.0>:
   81a6c:	2300      	movs	r3, #0
   81a6e:	b510      	push	{r4, lr}
   81a70:	4604      	mov	r4, r0
   81a72:	8181      	strh	r1, [r0, #12]
   81a74:	81c2      	strh	r2, [r0, #14]
   81a76:	6003      	str	r3, [r0, #0]
   81a78:	6043      	str	r3, [r0, #4]
   81a7a:	6083      	str	r3, [r0, #8]
   81a7c:	6643      	str	r3, [r0, #100]	; 0x64
   81a7e:	6103      	str	r3, [r0, #16]
   81a80:	6143      	str	r3, [r0, #20]
   81a82:	6183      	str	r3, [r0, #24]
   81a84:	4619      	mov	r1, r3
   81a86:	2208      	movs	r2, #8
   81a88:	305c      	adds	r0, #92	; 0x5c
   81a8a:	f7ff fdf5 	bl	81678 <memset>
   81a8e:	4807      	ldr	r0, [pc, #28]	; (81aac <std.isra.0+0x40>)
   81a90:	4907      	ldr	r1, [pc, #28]	; (81ab0 <std.isra.0+0x44>)
   81a92:	4a08      	ldr	r2, [pc, #32]	; (81ab4 <std.isra.0+0x48>)
   81a94:	4b08      	ldr	r3, [pc, #32]	; (81ab8 <std.isra.0+0x4c>)
   81a96:	6220      	str	r0, [r4, #32]
   81a98:	61e4      	str	r4, [r4, #28]
   81a9a:	6261      	str	r1, [r4, #36]	; 0x24
   81a9c:	62a2      	str	r2, [r4, #40]	; 0x28
   81a9e:	62e3      	str	r3, [r4, #44]	; 0x2c
   81aa0:	f104 0058 	add.w	r0, r4, #88	; 0x58
   81aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81aa8:	f000 b9bc 	b.w	81e24 <__retarget_lock_init_recursive>
   81aac:	00082421 	.word	0x00082421
   81ab0:	00082445 	.word	0x00082445
   81ab4:	00082481 	.word	0x00082481
   81ab8:	000824a1 	.word	0x000824a1

00081abc <__sinit>:
   81abc:	b510      	push	{r4, lr}
   81abe:	4604      	mov	r4, r0
   81ac0:	4814      	ldr	r0, [pc, #80]	; (81b14 <__sinit+0x58>)
   81ac2:	f000 f9b3 	bl	81e2c <__retarget_lock_acquire_recursive>
   81ac6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81ac8:	b9fa      	cbnz	r2, 81b0a <__sinit+0x4e>
   81aca:	2003      	movs	r0, #3
   81acc:	4912      	ldr	r1, [pc, #72]	; (81b18 <__sinit+0x5c>)
   81ace:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   81ad2:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   81ad6:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   81ada:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   81ade:	63e1      	str	r1, [r4, #60]	; 0x3c
   81ae0:	6860      	ldr	r0, [r4, #4]
   81ae2:	2104      	movs	r1, #4
   81ae4:	f7ff ffc2 	bl	81a6c <std.isra.0>
   81ae8:	68a0      	ldr	r0, [r4, #8]
   81aea:	2201      	movs	r2, #1
   81aec:	2109      	movs	r1, #9
   81aee:	f7ff ffbd 	bl	81a6c <std.isra.0>
   81af2:	68e0      	ldr	r0, [r4, #12]
   81af4:	2202      	movs	r2, #2
   81af6:	2112      	movs	r1, #18
   81af8:	f7ff ffb8 	bl	81a6c <std.isra.0>
   81afc:	2301      	movs	r3, #1
   81afe:	4805      	ldr	r0, [pc, #20]	; (81b14 <__sinit+0x58>)
   81b00:	63a3      	str	r3, [r4, #56]	; 0x38
   81b02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81b06:	f000 b993 	b.w	81e30 <__retarget_lock_release_recursive>
   81b0a:	4802      	ldr	r0, [pc, #8]	; (81b14 <__sinit+0x58>)
   81b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81b10:	f000 b98e 	b.w	81e30 <__retarget_lock_release_recursive>
   81b14:	20070af0 	.word	0x20070af0
   81b18:	00081a61 	.word	0x00081a61

00081b1c <__sfp_lock_acquire>:
   81b1c:	4801      	ldr	r0, [pc, #4]	; (81b24 <__sfp_lock_acquire+0x8>)
   81b1e:	f000 b985 	b.w	81e2c <__retarget_lock_acquire_recursive>
   81b22:	bf00      	nop
   81b24:	20070b04 	.word	0x20070b04

00081b28 <__sfp_lock_release>:
   81b28:	4801      	ldr	r0, [pc, #4]	; (81b30 <__sfp_lock_release+0x8>)
   81b2a:	f000 b981 	b.w	81e30 <__retarget_lock_release_recursive>
   81b2e:	bf00      	nop
   81b30:	20070b04 	.word	0x20070b04

00081b34 <__libc_fini_array>:
   81b34:	b538      	push	{r3, r4, r5, lr}
   81b36:	4c0a      	ldr	r4, [pc, #40]	; (81b60 <__libc_fini_array+0x2c>)
   81b38:	4d0a      	ldr	r5, [pc, #40]	; (81b64 <__libc_fini_array+0x30>)
   81b3a:	1b64      	subs	r4, r4, r5
   81b3c:	10a4      	asrs	r4, r4, #2
   81b3e:	d00a      	beq.n	81b56 <__libc_fini_array+0x22>
   81b40:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   81b44:	3b01      	subs	r3, #1
   81b46:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   81b4a:	3c01      	subs	r4, #1
   81b4c:	f855 3904 	ldr.w	r3, [r5], #-4
   81b50:	4798      	blx	r3
   81b52:	2c00      	cmp	r4, #0
   81b54:	d1f9      	bne.n	81b4a <__libc_fini_array+0x16>
   81b56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81b5a:	f000 bddd 	b.w	82718 <_fini>
   81b5e:	bf00      	nop
   81b60:	00082728 	.word	0x00082728
   81b64:	00082724 	.word	0x00082724

00081b68 <_malloc_trim_r>:
   81b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81b6a:	460c      	mov	r4, r1
   81b6c:	4f23      	ldr	r7, [pc, #140]	; (81bfc <_malloc_trim_r+0x94>)
   81b6e:	4606      	mov	r6, r0
   81b70:	f000 fc38 	bl	823e4 <__malloc_lock>
   81b74:	68bb      	ldr	r3, [r7, #8]
   81b76:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   81b7a:	685d      	ldr	r5, [r3, #4]
   81b7c:	310f      	adds	r1, #15
   81b7e:	f025 0503 	bic.w	r5, r5, #3
   81b82:	4429      	add	r1, r5
   81b84:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   81b88:	f021 010f 	bic.w	r1, r1, #15
   81b8c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   81b90:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   81b94:	db07      	blt.n	81ba6 <_malloc_trim_r+0x3e>
   81b96:	2100      	movs	r1, #0
   81b98:	4630      	mov	r0, r6
   81b9a:	f000 fc2f 	bl	823fc <_sbrk_r>
   81b9e:	68bb      	ldr	r3, [r7, #8]
   81ba0:	442b      	add	r3, r5
   81ba2:	4298      	cmp	r0, r3
   81ba4:	d004      	beq.n	81bb0 <_malloc_trim_r+0x48>
   81ba6:	4630      	mov	r0, r6
   81ba8:	f000 fc22 	bl	823f0 <__malloc_unlock>
   81bac:	2000      	movs	r0, #0
   81bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81bb0:	4261      	negs	r1, r4
   81bb2:	4630      	mov	r0, r6
   81bb4:	f000 fc22 	bl	823fc <_sbrk_r>
   81bb8:	3001      	adds	r0, #1
   81bba:	d00d      	beq.n	81bd8 <_malloc_trim_r+0x70>
   81bbc:	4b10      	ldr	r3, [pc, #64]	; (81c00 <_malloc_trim_r+0x98>)
   81bbe:	68ba      	ldr	r2, [r7, #8]
   81bc0:	6819      	ldr	r1, [r3, #0]
   81bc2:	1b2d      	subs	r5, r5, r4
   81bc4:	f045 0501 	orr.w	r5, r5, #1
   81bc8:	4630      	mov	r0, r6
   81bca:	1b09      	subs	r1, r1, r4
   81bcc:	6055      	str	r5, [r2, #4]
   81bce:	6019      	str	r1, [r3, #0]
   81bd0:	f000 fc0e 	bl	823f0 <__malloc_unlock>
   81bd4:	2001      	movs	r0, #1
   81bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81bd8:	2100      	movs	r1, #0
   81bda:	4630      	mov	r0, r6
   81bdc:	f000 fc0e 	bl	823fc <_sbrk_r>
   81be0:	68ba      	ldr	r2, [r7, #8]
   81be2:	1a83      	subs	r3, r0, r2
   81be4:	2b0f      	cmp	r3, #15
   81be6:	ddde      	ble.n	81ba6 <_malloc_trim_r+0x3e>
   81be8:	4c06      	ldr	r4, [pc, #24]	; (81c04 <_malloc_trim_r+0x9c>)
   81bea:	4905      	ldr	r1, [pc, #20]	; (81c00 <_malloc_trim_r+0x98>)
   81bec:	6824      	ldr	r4, [r4, #0]
   81bee:	f043 0301 	orr.w	r3, r3, #1
   81bf2:	1b00      	subs	r0, r0, r4
   81bf4:	6053      	str	r3, [r2, #4]
   81bf6:	6008      	str	r0, [r1, #0]
   81bf8:	e7d5      	b.n	81ba6 <_malloc_trim_r+0x3e>
   81bfa:	bf00      	nop
   81bfc:	20070574 	.word	0x20070574
   81c00:	20070aa4 	.word	0x20070aa4
   81c04:	2007097c 	.word	0x2007097c

00081c08 <_free_r>:
   81c08:	2900      	cmp	r1, #0
   81c0a:	d044      	beq.n	81c96 <_free_r+0x8e>
   81c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81c10:	460d      	mov	r5, r1
   81c12:	4680      	mov	r8, r0
   81c14:	f000 fbe6 	bl	823e4 <__malloc_lock>
   81c18:	f855 7c04 	ldr.w	r7, [r5, #-4]
   81c1c:	4969      	ldr	r1, [pc, #420]	; (81dc4 <_free_r+0x1bc>)
   81c1e:	f1a5 0408 	sub.w	r4, r5, #8
   81c22:	f027 0301 	bic.w	r3, r7, #1
   81c26:	18e2      	adds	r2, r4, r3
   81c28:	688e      	ldr	r6, [r1, #8]
   81c2a:	6850      	ldr	r0, [r2, #4]
   81c2c:	42b2      	cmp	r2, r6
   81c2e:	f020 0003 	bic.w	r0, r0, #3
   81c32:	d05e      	beq.n	81cf2 <_free_r+0xea>
   81c34:	07fe      	lsls	r6, r7, #31
   81c36:	6050      	str	r0, [r2, #4]
   81c38:	d40b      	bmi.n	81c52 <_free_r+0x4a>
   81c3a:	f855 7c08 	ldr.w	r7, [r5, #-8]
   81c3e:	f101 0e08 	add.w	lr, r1, #8
   81c42:	1be4      	subs	r4, r4, r7
   81c44:	68a5      	ldr	r5, [r4, #8]
   81c46:	443b      	add	r3, r7
   81c48:	4575      	cmp	r5, lr
   81c4a:	d06d      	beq.n	81d28 <_free_r+0x120>
   81c4c:	68e7      	ldr	r7, [r4, #12]
   81c4e:	60ef      	str	r7, [r5, #12]
   81c50:	60bd      	str	r5, [r7, #8]
   81c52:	1815      	adds	r5, r2, r0
   81c54:	686d      	ldr	r5, [r5, #4]
   81c56:	07ed      	lsls	r5, r5, #31
   81c58:	d53e      	bpl.n	81cd8 <_free_r+0xd0>
   81c5a:	f043 0201 	orr.w	r2, r3, #1
   81c5e:	6062      	str	r2, [r4, #4]
   81c60:	50e3      	str	r3, [r4, r3]
   81c62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   81c66:	d217      	bcs.n	81c98 <_free_r+0x90>
   81c68:	2201      	movs	r2, #1
   81c6a:	08db      	lsrs	r3, r3, #3
   81c6c:	1098      	asrs	r0, r3, #2
   81c6e:	684d      	ldr	r5, [r1, #4]
   81c70:	4413      	add	r3, r2
   81c72:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   81c76:	4082      	lsls	r2, r0
   81c78:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   81c7c:	432a      	orrs	r2, r5
   81c7e:	3808      	subs	r0, #8
   81c80:	60e0      	str	r0, [r4, #12]
   81c82:	60a7      	str	r7, [r4, #8]
   81c84:	604a      	str	r2, [r1, #4]
   81c86:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   81c8a:	60fc      	str	r4, [r7, #12]
   81c8c:	4640      	mov	r0, r8
   81c8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   81c92:	f000 bbad 	b.w	823f0 <__malloc_unlock>
   81c96:	4770      	bx	lr
   81c98:	0a5a      	lsrs	r2, r3, #9
   81c9a:	2a04      	cmp	r2, #4
   81c9c:	d852      	bhi.n	81d44 <_free_r+0x13c>
   81c9e:	099a      	lsrs	r2, r3, #6
   81ca0:	f102 0739 	add.w	r7, r2, #57	; 0x39
   81ca4:	00ff      	lsls	r7, r7, #3
   81ca6:	f102 0538 	add.w	r5, r2, #56	; 0x38
   81caa:	19c8      	adds	r0, r1, r7
   81cac:	59ca      	ldr	r2, [r1, r7]
   81cae:	3808      	subs	r0, #8
   81cb0:	4290      	cmp	r0, r2
   81cb2:	d04f      	beq.n	81d54 <_free_r+0x14c>
   81cb4:	6851      	ldr	r1, [r2, #4]
   81cb6:	f021 0103 	bic.w	r1, r1, #3
   81cba:	428b      	cmp	r3, r1
   81cbc:	d232      	bcs.n	81d24 <_free_r+0x11c>
   81cbe:	6892      	ldr	r2, [r2, #8]
   81cc0:	4290      	cmp	r0, r2
   81cc2:	d1f7      	bne.n	81cb4 <_free_r+0xac>
   81cc4:	68c3      	ldr	r3, [r0, #12]
   81cc6:	60a0      	str	r0, [r4, #8]
   81cc8:	60e3      	str	r3, [r4, #12]
   81cca:	609c      	str	r4, [r3, #8]
   81ccc:	60c4      	str	r4, [r0, #12]
   81cce:	4640      	mov	r0, r8
   81cd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   81cd4:	f000 bb8c 	b.w	823f0 <__malloc_unlock>
   81cd8:	6895      	ldr	r5, [r2, #8]
   81cda:	4f3b      	ldr	r7, [pc, #236]	; (81dc8 <_free_r+0x1c0>)
   81cdc:	4403      	add	r3, r0
   81cde:	42bd      	cmp	r5, r7
   81ce0:	d040      	beq.n	81d64 <_free_r+0x15c>
   81ce2:	68d0      	ldr	r0, [r2, #12]
   81ce4:	f043 0201 	orr.w	r2, r3, #1
   81ce8:	60e8      	str	r0, [r5, #12]
   81cea:	6085      	str	r5, [r0, #8]
   81cec:	6062      	str	r2, [r4, #4]
   81cee:	50e3      	str	r3, [r4, r3]
   81cf0:	e7b7      	b.n	81c62 <_free_r+0x5a>
   81cf2:	07ff      	lsls	r7, r7, #31
   81cf4:	4403      	add	r3, r0
   81cf6:	d407      	bmi.n	81d08 <_free_r+0x100>
   81cf8:	f855 5c08 	ldr.w	r5, [r5, #-8]
   81cfc:	1b64      	subs	r4, r4, r5
   81cfe:	68e2      	ldr	r2, [r4, #12]
   81d00:	68a0      	ldr	r0, [r4, #8]
   81d02:	442b      	add	r3, r5
   81d04:	60c2      	str	r2, [r0, #12]
   81d06:	6090      	str	r0, [r2, #8]
   81d08:	4a30      	ldr	r2, [pc, #192]	; (81dcc <_free_r+0x1c4>)
   81d0a:	f043 0001 	orr.w	r0, r3, #1
   81d0e:	6812      	ldr	r2, [r2, #0]
   81d10:	6060      	str	r0, [r4, #4]
   81d12:	4293      	cmp	r3, r2
   81d14:	608c      	str	r4, [r1, #8]
   81d16:	d3b9      	bcc.n	81c8c <_free_r+0x84>
   81d18:	4b2d      	ldr	r3, [pc, #180]	; (81dd0 <_free_r+0x1c8>)
   81d1a:	4640      	mov	r0, r8
   81d1c:	6819      	ldr	r1, [r3, #0]
   81d1e:	f7ff ff23 	bl	81b68 <_malloc_trim_r>
   81d22:	e7b3      	b.n	81c8c <_free_r+0x84>
   81d24:	4610      	mov	r0, r2
   81d26:	e7cd      	b.n	81cc4 <_free_r+0xbc>
   81d28:	1811      	adds	r1, r2, r0
   81d2a:	6849      	ldr	r1, [r1, #4]
   81d2c:	07c9      	lsls	r1, r1, #31
   81d2e:	d444      	bmi.n	81dba <_free_r+0x1b2>
   81d30:	6891      	ldr	r1, [r2, #8]
   81d32:	4403      	add	r3, r0
   81d34:	68d2      	ldr	r2, [r2, #12]
   81d36:	f043 0001 	orr.w	r0, r3, #1
   81d3a:	60ca      	str	r2, [r1, #12]
   81d3c:	6091      	str	r1, [r2, #8]
   81d3e:	6060      	str	r0, [r4, #4]
   81d40:	50e3      	str	r3, [r4, r3]
   81d42:	e7a3      	b.n	81c8c <_free_r+0x84>
   81d44:	2a14      	cmp	r2, #20
   81d46:	d816      	bhi.n	81d76 <_free_r+0x16e>
   81d48:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   81d4c:	00ff      	lsls	r7, r7, #3
   81d4e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   81d52:	e7aa      	b.n	81caa <_free_r+0xa2>
   81d54:	2301      	movs	r3, #1
   81d56:	10aa      	asrs	r2, r5, #2
   81d58:	684d      	ldr	r5, [r1, #4]
   81d5a:	4093      	lsls	r3, r2
   81d5c:	432b      	orrs	r3, r5
   81d5e:	604b      	str	r3, [r1, #4]
   81d60:	4603      	mov	r3, r0
   81d62:	e7b0      	b.n	81cc6 <_free_r+0xbe>
   81d64:	f043 0201 	orr.w	r2, r3, #1
   81d68:	614c      	str	r4, [r1, #20]
   81d6a:	610c      	str	r4, [r1, #16]
   81d6c:	60e5      	str	r5, [r4, #12]
   81d6e:	60a5      	str	r5, [r4, #8]
   81d70:	6062      	str	r2, [r4, #4]
   81d72:	50e3      	str	r3, [r4, r3]
   81d74:	e78a      	b.n	81c8c <_free_r+0x84>
   81d76:	2a54      	cmp	r2, #84	; 0x54
   81d78:	d806      	bhi.n	81d88 <_free_r+0x180>
   81d7a:	0b1a      	lsrs	r2, r3, #12
   81d7c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   81d80:	00ff      	lsls	r7, r7, #3
   81d82:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   81d86:	e790      	b.n	81caa <_free_r+0xa2>
   81d88:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   81d8c:	d806      	bhi.n	81d9c <_free_r+0x194>
   81d8e:	0bda      	lsrs	r2, r3, #15
   81d90:	f102 0778 	add.w	r7, r2, #120	; 0x78
   81d94:	00ff      	lsls	r7, r7, #3
   81d96:	f102 0577 	add.w	r5, r2, #119	; 0x77
   81d9a:	e786      	b.n	81caa <_free_r+0xa2>
   81d9c:	f240 5054 	movw	r0, #1364	; 0x554
   81da0:	4282      	cmp	r2, r0
   81da2:	d806      	bhi.n	81db2 <_free_r+0x1aa>
   81da4:	0c9a      	lsrs	r2, r3, #18
   81da6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   81daa:	00ff      	lsls	r7, r7, #3
   81dac:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   81db0:	e77b      	b.n	81caa <_free_r+0xa2>
   81db2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   81db6:	257e      	movs	r5, #126	; 0x7e
   81db8:	e777      	b.n	81caa <_free_r+0xa2>
   81dba:	f043 0101 	orr.w	r1, r3, #1
   81dbe:	6061      	str	r1, [r4, #4]
   81dc0:	6013      	str	r3, [r2, #0]
   81dc2:	e763      	b.n	81c8c <_free_r+0x84>
   81dc4:	20070574 	.word	0x20070574
   81dc8:	2007057c 	.word	0x2007057c
   81dcc:	20070980 	.word	0x20070980
   81dd0:	20070ad4 	.word	0x20070ad4

00081dd4 <_fwalk_reent>:
   81dd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81dd8:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   81ddc:	d01e      	beq.n	81e1c <_fwalk_reent+0x48>
   81dde:	4688      	mov	r8, r1
   81de0:	4607      	mov	r7, r0
   81de2:	f04f 0900 	mov.w	r9, #0
   81de6:	6875      	ldr	r5, [r6, #4]
   81de8:	68b4      	ldr	r4, [r6, #8]
   81dea:	3d01      	subs	r5, #1
   81dec:	d410      	bmi.n	81e10 <_fwalk_reent+0x3c>
   81dee:	89a3      	ldrh	r3, [r4, #12]
   81df0:	3d01      	subs	r5, #1
   81df2:	2b01      	cmp	r3, #1
   81df4:	d908      	bls.n	81e08 <_fwalk_reent+0x34>
   81df6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   81dfa:	3301      	adds	r3, #1
   81dfc:	d004      	beq.n	81e08 <_fwalk_reent+0x34>
   81dfe:	4621      	mov	r1, r4
   81e00:	4638      	mov	r0, r7
   81e02:	47c0      	blx	r8
   81e04:	ea49 0900 	orr.w	r9, r9, r0
   81e08:	1c6b      	adds	r3, r5, #1
   81e0a:	f104 0468 	add.w	r4, r4, #104	; 0x68
   81e0e:	d1ee      	bne.n	81dee <_fwalk_reent+0x1a>
   81e10:	6836      	ldr	r6, [r6, #0]
   81e12:	2e00      	cmp	r6, #0
   81e14:	d1e7      	bne.n	81de6 <_fwalk_reent+0x12>
   81e16:	4648      	mov	r0, r9
   81e18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81e1c:	46b1      	mov	r9, r6
   81e1e:	4648      	mov	r0, r9
   81e20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00081e24 <__retarget_lock_init_recursive>:
   81e24:	4770      	bx	lr
   81e26:	bf00      	nop

00081e28 <__retarget_lock_close_recursive>:
   81e28:	4770      	bx	lr
   81e2a:	bf00      	nop

00081e2c <__retarget_lock_acquire_recursive>:
   81e2c:	4770      	bx	lr
   81e2e:	bf00      	nop

00081e30 <__retarget_lock_release_recursive>:
   81e30:	4770      	bx	lr
   81e32:	bf00      	nop

00081e34 <__swhatbuf_r>:
   81e34:	b570      	push	{r4, r5, r6, lr}
   81e36:	460c      	mov	r4, r1
   81e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   81e3c:	b090      	sub	sp, #64	; 0x40
   81e3e:	2900      	cmp	r1, #0
   81e40:	4615      	mov	r5, r2
   81e42:	461e      	mov	r6, r3
   81e44:	db14      	blt.n	81e70 <__swhatbuf_r+0x3c>
   81e46:	aa01      	add	r2, sp, #4
   81e48:	f000 fc1a 	bl	82680 <_fstat_r>
   81e4c:	2800      	cmp	r0, #0
   81e4e:	db0f      	blt.n	81e70 <__swhatbuf_r+0x3c>
   81e50:	9a02      	ldr	r2, [sp, #8]
   81e52:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81e56:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   81e5a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   81e5e:	fab2 f282 	clz	r2, r2
   81e62:	f44f 6000 	mov.w	r0, #2048	; 0x800
   81e66:	0952      	lsrs	r2, r2, #5
   81e68:	6032      	str	r2, [r6, #0]
   81e6a:	602b      	str	r3, [r5, #0]
   81e6c:	b010      	add	sp, #64	; 0x40
   81e6e:	bd70      	pop	{r4, r5, r6, pc}
   81e70:	2300      	movs	r3, #0
   81e72:	89a2      	ldrh	r2, [r4, #12]
   81e74:	6033      	str	r3, [r6, #0]
   81e76:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   81e7a:	d004      	beq.n	81e86 <__swhatbuf_r+0x52>
   81e7c:	2240      	movs	r2, #64	; 0x40
   81e7e:	4618      	mov	r0, r3
   81e80:	602a      	str	r2, [r5, #0]
   81e82:	b010      	add	sp, #64	; 0x40
   81e84:	bd70      	pop	{r4, r5, r6, pc}
   81e86:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81e8a:	602b      	str	r3, [r5, #0]
   81e8c:	b010      	add	sp, #64	; 0x40
   81e8e:	bd70      	pop	{r4, r5, r6, pc}

00081e90 <malloc>:
   81e90:	4b02      	ldr	r3, [pc, #8]	; (81e9c <malloc+0xc>)
   81e92:	4601      	mov	r1, r0
   81e94:	6818      	ldr	r0, [r3, #0]
   81e96:	f000 b803 	b.w	81ea0 <_malloc_r>
   81e9a:	bf00      	nop
   81e9c:	20070140 	.word	0x20070140

00081ea0 <_malloc_r>:
   81ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81ea4:	f101 060b 	add.w	r6, r1, #11
   81ea8:	2e16      	cmp	r6, #22
   81eaa:	b083      	sub	sp, #12
   81eac:	4605      	mov	r5, r0
   81eae:	f240 809e 	bls.w	81fee <_malloc_r+0x14e>
   81eb2:	f036 0607 	bics.w	r6, r6, #7
   81eb6:	f100 80bd 	bmi.w	82034 <_malloc_r+0x194>
   81eba:	42b1      	cmp	r1, r6
   81ebc:	f200 80ba 	bhi.w	82034 <_malloc_r+0x194>
   81ec0:	f000 fa90 	bl	823e4 <__malloc_lock>
   81ec4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   81ec8:	f0c0 8285 	bcc.w	823d6 <_malloc_r+0x536>
   81ecc:	0a73      	lsrs	r3, r6, #9
   81ece:	f000 80b8 	beq.w	82042 <_malloc_r+0x1a2>
   81ed2:	2b04      	cmp	r3, #4
   81ed4:	f200 816c 	bhi.w	821b0 <_malloc_r+0x310>
   81ed8:	09b3      	lsrs	r3, r6, #6
   81eda:	f103 0039 	add.w	r0, r3, #57	; 0x39
   81ede:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   81ee2:	00c1      	lsls	r1, r0, #3
   81ee4:	4fb8      	ldr	r7, [pc, #736]	; (821c8 <_malloc_r+0x328>)
   81ee6:	4439      	add	r1, r7
   81ee8:	684c      	ldr	r4, [r1, #4]
   81eea:	3908      	subs	r1, #8
   81eec:	42a1      	cmp	r1, r4
   81eee:	d106      	bne.n	81efe <_malloc_r+0x5e>
   81ef0:	e00c      	b.n	81f0c <_malloc_r+0x6c>
   81ef2:	2a00      	cmp	r2, #0
   81ef4:	f280 80ab 	bge.w	8204e <_malloc_r+0x1ae>
   81ef8:	68e4      	ldr	r4, [r4, #12]
   81efa:	42a1      	cmp	r1, r4
   81efc:	d006      	beq.n	81f0c <_malloc_r+0x6c>
   81efe:	6863      	ldr	r3, [r4, #4]
   81f00:	f023 0303 	bic.w	r3, r3, #3
   81f04:	1b9a      	subs	r2, r3, r6
   81f06:	2a0f      	cmp	r2, #15
   81f08:	ddf3      	ble.n	81ef2 <_malloc_r+0x52>
   81f0a:	4670      	mov	r0, lr
   81f0c:	693c      	ldr	r4, [r7, #16]
   81f0e:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 821dc <_malloc_r+0x33c>
   81f12:	4574      	cmp	r4, lr
   81f14:	f000 819e 	beq.w	82254 <_malloc_r+0x3b4>
   81f18:	6863      	ldr	r3, [r4, #4]
   81f1a:	f023 0303 	bic.w	r3, r3, #3
   81f1e:	1b9a      	subs	r2, r3, r6
   81f20:	2a0f      	cmp	r2, #15
   81f22:	f300 8183 	bgt.w	8222c <_malloc_r+0x38c>
   81f26:	2a00      	cmp	r2, #0
   81f28:	f8c7 e014 	str.w	lr, [r7, #20]
   81f2c:	f8c7 e010 	str.w	lr, [r7, #16]
   81f30:	f280 8091 	bge.w	82056 <_malloc_r+0x1b6>
   81f34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   81f38:	f080 8154 	bcs.w	821e4 <_malloc_r+0x344>
   81f3c:	2201      	movs	r2, #1
   81f3e:	08db      	lsrs	r3, r3, #3
   81f40:	6879      	ldr	r1, [r7, #4]
   81f42:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   81f46:	4413      	add	r3, r2
   81f48:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   81f4c:	fa02 f20c 	lsl.w	r2, r2, ip
   81f50:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   81f54:	430a      	orrs	r2, r1
   81f56:	f1ac 0108 	sub.w	r1, ip, #8
   81f5a:	60e1      	str	r1, [r4, #12]
   81f5c:	f8c4 8008 	str.w	r8, [r4, #8]
   81f60:	607a      	str	r2, [r7, #4]
   81f62:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   81f66:	f8c8 400c 	str.w	r4, [r8, #12]
   81f6a:	2401      	movs	r4, #1
   81f6c:	1083      	asrs	r3, r0, #2
   81f6e:	409c      	lsls	r4, r3
   81f70:	4294      	cmp	r4, r2
   81f72:	d87d      	bhi.n	82070 <_malloc_r+0x1d0>
   81f74:	4214      	tst	r4, r2
   81f76:	d106      	bne.n	81f86 <_malloc_r+0xe6>
   81f78:	f020 0003 	bic.w	r0, r0, #3
   81f7c:	0064      	lsls	r4, r4, #1
   81f7e:	4214      	tst	r4, r2
   81f80:	f100 0004 	add.w	r0, r0, #4
   81f84:	d0fa      	beq.n	81f7c <_malloc_r+0xdc>
   81f86:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   81f8a:	46cc      	mov	ip, r9
   81f8c:	4680      	mov	r8, r0
   81f8e:	f8dc 300c 	ldr.w	r3, [ip, #12]
   81f92:	459c      	cmp	ip, r3
   81f94:	d107      	bne.n	81fa6 <_malloc_r+0x106>
   81f96:	e15f      	b.n	82258 <_malloc_r+0x3b8>
   81f98:	2a00      	cmp	r2, #0
   81f9a:	f280 816d 	bge.w	82278 <_malloc_r+0x3d8>
   81f9e:	68db      	ldr	r3, [r3, #12]
   81fa0:	459c      	cmp	ip, r3
   81fa2:	f000 8159 	beq.w	82258 <_malloc_r+0x3b8>
   81fa6:	6859      	ldr	r1, [r3, #4]
   81fa8:	f021 0103 	bic.w	r1, r1, #3
   81fac:	1b8a      	subs	r2, r1, r6
   81fae:	2a0f      	cmp	r2, #15
   81fb0:	ddf2      	ble.n	81f98 <_malloc_r+0xf8>
   81fb2:	68dc      	ldr	r4, [r3, #12]
   81fb4:	f8d3 c008 	ldr.w	ip, [r3, #8]
   81fb8:	f046 0801 	orr.w	r8, r6, #1
   81fbc:	4628      	mov	r0, r5
   81fbe:	441e      	add	r6, r3
   81fc0:	f042 0501 	orr.w	r5, r2, #1
   81fc4:	f8c3 8004 	str.w	r8, [r3, #4]
   81fc8:	f8cc 400c 	str.w	r4, [ip, #12]
   81fcc:	f8c4 c008 	str.w	ip, [r4, #8]
   81fd0:	617e      	str	r6, [r7, #20]
   81fd2:	613e      	str	r6, [r7, #16]
   81fd4:	f8c6 e00c 	str.w	lr, [r6, #12]
   81fd8:	f8c6 e008 	str.w	lr, [r6, #8]
   81fdc:	6075      	str	r5, [r6, #4]
   81fde:	505a      	str	r2, [r3, r1]
   81fe0:	9300      	str	r3, [sp, #0]
   81fe2:	f000 fa05 	bl	823f0 <__malloc_unlock>
   81fe6:	9b00      	ldr	r3, [sp, #0]
   81fe8:	f103 0408 	add.w	r4, r3, #8
   81fec:	e01e      	b.n	8202c <_malloc_r+0x18c>
   81fee:	2910      	cmp	r1, #16
   81ff0:	d820      	bhi.n	82034 <_malloc_r+0x194>
   81ff2:	f000 f9f7 	bl	823e4 <__malloc_lock>
   81ff6:	2610      	movs	r6, #16
   81ff8:	2318      	movs	r3, #24
   81ffa:	2002      	movs	r0, #2
   81ffc:	4f72      	ldr	r7, [pc, #456]	; (821c8 <_malloc_r+0x328>)
   81ffe:	443b      	add	r3, r7
   82000:	685c      	ldr	r4, [r3, #4]
   82002:	f1a3 0208 	sub.w	r2, r3, #8
   82006:	4294      	cmp	r4, r2
   82008:	f000 812f 	beq.w	8226a <_malloc_r+0x3ca>
   8200c:	6863      	ldr	r3, [r4, #4]
   8200e:	68e1      	ldr	r1, [r4, #12]
   82010:	f023 0303 	bic.w	r3, r3, #3
   82014:	4423      	add	r3, r4
   82016:	685a      	ldr	r2, [r3, #4]
   82018:	68a6      	ldr	r6, [r4, #8]
   8201a:	f042 0201 	orr.w	r2, r2, #1
   8201e:	60f1      	str	r1, [r6, #12]
   82020:	4628      	mov	r0, r5
   82022:	608e      	str	r6, [r1, #8]
   82024:	605a      	str	r2, [r3, #4]
   82026:	f000 f9e3 	bl	823f0 <__malloc_unlock>
   8202a:	3408      	adds	r4, #8
   8202c:	4620      	mov	r0, r4
   8202e:	b003      	add	sp, #12
   82030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82034:	2400      	movs	r4, #0
   82036:	230c      	movs	r3, #12
   82038:	4620      	mov	r0, r4
   8203a:	602b      	str	r3, [r5, #0]
   8203c:	b003      	add	sp, #12
   8203e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82042:	2040      	movs	r0, #64	; 0x40
   82044:	f44f 7100 	mov.w	r1, #512	; 0x200
   82048:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   8204c:	e74a      	b.n	81ee4 <_malloc_r+0x44>
   8204e:	4423      	add	r3, r4
   82050:	685a      	ldr	r2, [r3, #4]
   82052:	68e1      	ldr	r1, [r4, #12]
   82054:	e7e0      	b.n	82018 <_malloc_r+0x178>
   82056:	4423      	add	r3, r4
   82058:	685a      	ldr	r2, [r3, #4]
   8205a:	4628      	mov	r0, r5
   8205c:	f042 0201 	orr.w	r2, r2, #1
   82060:	605a      	str	r2, [r3, #4]
   82062:	3408      	adds	r4, #8
   82064:	f000 f9c4 	bl	823f0 <__malloc_unlock>
   82068:	4620      	mov	r0, r4
   8206a:	b003      	add	sp, #12
   8206c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82070:	68bc      	ldr	r4, [r7, #8]
   82072:	6863      	ldr	r3, [r4, #4]
   82074:	f023 0803 	bic.w	r8, r3, #3
   82078:	45b0      	cmp	r8, r6
   8207a:	d304      	bcc.n	82086 <_malloc_r+0x1e6>
   8207c:	eba8 0306 	sub.w	r3, r8, r6
   82080:	2b0f      	cmp	r3, #15
   82082:	f300 8085 	bgt.w	82190 <_malloc_r+0x2f0>
   82086:	f8df 9158 	ldr.w	r9, [pc, #344]	; 821e0 <_malloc_r+0x340>
   8208a:	4b50      	ldr	r3, [pc, #320]	; (821cc <_malloc_r+0x32c>)
   8208c:	f8d9 2000 	ldr.w	r2, [r9]
   82090:	681b      	ldr	r3, [r3, #0]
   82092:	3201      	adds	r2, #1
   82094:	4433      	add	r3, r6
   82096:	eb04 0a08 	add.w	sl, r4, r8
   8209a:	f000 8154 	beq.w	82346 <_malloc_r+0x4a6>
   8209e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   820a2:	330f      	adds	r3, #15
   820a4:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   820a8:	f02b 0b0f 	bic.w	fp, fp, #15
   820ac:	4659      	mov	r1, fp
   820ae:	4628      	mov	r0, r5
   820b0:	f000 f9a4 	bl	823fc <_sbrk_r>
   820b4:	1c41      	adds	r1, r0, #1
   820b6:	4602      	mov	r2, r0
   820b8:	f000 80fb 	beq.w	822b2 <_malloc_r+0x412>
   820bc:	4582      	cmp	sl, r0
   820be:	f200 80f6 	bhi.w	822ae <_malloc_r+0x40e>
   820c2:	4b43      	ldr	r3, [pc, #268]	; (821d0 <_malloc_r+0x330>)
   820c4:	6819      	ldr	r1, [r3, #0]
   820c6:	4459      	add	r1, fp
   820c8:	6019      	str	r1, [r3, #0]
   820ca:	f000 814c 	beq.w	82366 <_malloc_r+0x4c6>
   820ce:	f8d9 0000 	ldr.w	r0, [r9]
   820d2:	3001      	adds	r0, #1
   820d4:	bf1b      	ittet	ne
   820d6:	eba2 0a0a 	subne.w	sl, r2, sl
   820da:	4451      	addne	r1, sl
   820dc:	f8c9 2000 	streq.w	r2, [r9]
   820e0:	6019      	strne	r1, [r3, #0]
   820e2:	f012 0107 	ands.w	r1, r2, #7
   820e6:	f000 8114 	beq.w	82312 <_malloc_r+0x472>
   820ea:	f1c1 0008 	rsb	r0, r1, #8
   820ee:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   820f2:	4402      	add	r2, r0
   820f4:	3108      	adds	r1, #8
   820f6:	eb02 090b 	add.w	r9, r2, fp
   820fa:	f3c9 090b 	ubfx	r9, r9, #0, #12
   820fe:	eba1 0909 	sub.w	r9, r1, r9
   82102:	4649      	mov	r1, r9
   82104:	4628      	mov	r0, r5
   82106:	9301      	str	r3, [sp, #4]
   82108:	9200      	str	r2, [sp, #0]
   8210a:	f000 f977 	bl	823fc <_sbrk_r>
   8210e:	1c43      	adds	r3, r0, #1
   82110:	e89d 000c 	ldmia.w	sp, {r2, r3}
   82114:	f000 8142 	beq.w	8239c <_malloc_r+0x4fc>
   82118:	1a80      	subs	r0, r0, r2
   8211a:	4448      	add	r0, r9
   8211c:	f040 0001 	orr.w	r0, r0, #1
   82120:	6819      	ldr	r1, [r3, #0]
   82122:	42bc      	cmp	r4, r7
   82124:	4449      	add	r1, r9
   82126:	60ba      	str	r2, [r7, #8]
   82128:	6019      	str	r1, [r3, #0]
   8212a:	6050      	str	r0, [r2, #4]
   8212c:	d017      	beq.n	8215e <_malloc_r+0x2be>
   8212e:	f1b8 0f0f 	cmp.w	r8, #15
   82132:	f240 80fa 	bls.w	8232a <_malloc_r+0x48a>
   82136:	f04f 0c05 	mov.w	ip, #5
   8213a:	6862      	ldr	r2, [r4, #4]
   8213c:	f1a8 000c 	sub.w	r0, r8, #12
   82140:	f020 0007 	bic.w	r0, r0, #7
   82144:	f002 0201 	and.w	r2, r2, #1
   82148:	eb04 0e00 	add.w	lr, r4, r0
   8214c:	4302      	orrs	r2, r0
   8214e:	280f      	cmp	r0, #15
   82150:	6062      	str	r2, [r4, #4]
   82152:	f8ce c004 	str.w	ip, [lr, #4]
   82156:	f8ce c008 	str.w	ip, [lr, #8]
   8215a:	f200 8116 	bhi.w	8238a <_malloc_r+0x4ea>
   8215e:	4b1d      	ldr	r3, [pc, #116]	; (821d4 <_malloc_r+0x334>)
   82160:	68bc      	ldr	r4, [r7, #8]
   82162:	681a      	ldr	r2, [r3, #0]
   82164:	4291      	cmp	r1, r2
   82166:	bf88      	it	hi
   82168:	6019      	strhi	r1, [r3, #0]
   8216a:	4b1b      	ldr	r3, [pc, #108]	; (821d8 <_malloc_r+0x338>)
   8216c:	681a      	ldr	r2, [r3, #0]
   8216e:	4291      	cmp	r1, r2
   82170:	6862      	ldr	r2, [r4, #4]
   82172:	bf88      	it	hi
   82174:	6019      	strhi	r1, [r3, #0]
   82176:	f022 0203 	bic.w	r2, r2, #3
   8217a:	4296      	cmp	r6, r2
   8217c:	eba2 0306 	sub.w	r3, r2, r6
   82180:	d801      	bhi.n	82186 <_malloc_r+0x2e6>
   82182:	2b0f      	cmp	r3, #15
   82184:	dc04      	bgt.n	82190 <_malloc_r+0x2f0>
   82186:	4628      	mov	r0, r5
   82188:	f000 f932 	bl	823f0 <__malloc_unlock>
   8218c:	2400      	movs	r4, #0
   8218e:	e74d      	b.n	8202c <_malloc_r+0x18c>
   82190:	f046 0201 	orr.w	r2, r6, #1
   82194:	f043 0301 	orr.w	r3, r3, #1
   82198:	4426      	add	r6, r4
   8219a:	6062      	str	r2, [r4, #4]
   8219c:	4628      	mov	r0, r5
   8219e:	60be      	str	r6, [r7, #8]
   821a0:	3408      	adds	r4, #8
   821a2:	6073      	str	r3, [r6, #4]
   821a4:	f000 f924 	bl	823f0 <__malloc_unlock>
   821a8:	4620      	mov	r0, r4
   821aa:	b003      	add	sp, #12
   821ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   821b0:	2b14      	cmp	r3, #20
   821b2:	d970      	bls.n	82296 <_malloc_r+0x3f6>
   821b4:	2b54      	cmp	r3, #84	; 0x54
   821b6:	f200 80a2 	bhi.w	822fe <_malloc_r+0x45e>
   821ba:	0b33      	lsrs	r3, r6, #12
   821bc:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   821c0:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   821c4:	00c1      	lsls	r1, r0, #3
   821c6:	e68d      	b.n	81ee4 <_malloc_r+0x44>
   821c8:	20070574 	.word	0x20070574
   821cc:	20070ad4 	.word	0x20070ad4
   821d0:	20070aa4 	.word	0x20070aa4
   821d4:	20070acc 	.word	0x20070acc
   821d8:	20070ad0 	.word	0x20070ad0
   821dc:	2007057c 	.word	0x2007057c
   821e0:	2007097c 	.word	0x2007097c
   821e4:	0a5a      	lsrs	r2, r3, #9
   821e6:	2a04      	cmp	r2, #4
   821e8:	d95b      	bls.n	822a2 <_malloc_r+0x402>
   821ea:	2a14      	cmp	r2, #20
   821ec:	f200 80ae 	bhi.w	8234c <_malloc_r+0x4ac>
   821f0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   821f4:	00c9      	lsls	r1, r1, #3
   821f6:	325b      	adds	r2, #91	; 0x5b
   821f8:	eb07 0c01 	add.w	ip, r7, r1
   821fc:	5879      	ldr	r1, [r7, r1]
   821fe:	f1ac 0c08 	sub.w	ip, ip, #8
   82202:	458c      	cmp	ip, r1
   82204:	f000 8088 	beq.w	82318 <_malloc_r+0x478>
   82208:	684a      	ldr	r2, [r1, #4]
   8220a:	f022 0203 	bic.w	r2, r2, #3
   8220e:	4293      	cmp	r3, r2
   82210:	d273      	bcs.n	822fa <_malloc_r+0x45a>
   82212:	6889      	ldr	r1, [r1, #8]
   82214:	458c      	cmp	ip, r1
   82216:	d1f7      	bne.n	82208 <_malloc_r+0x368>
   82218:	f8dc 300c 	ldr.w	r3, [ip, #12]
   8221c:	687a      	ldr	r2, [r7, #4]
   8221e:	60e3      	str	r3, [r4, #12]
   82220:	f8c4 c008 	str.w	ip, [r4, #8]
   82224:	609c      	str	r4, [r3, #8]
   82226:	f8cc 400c 	str.w	r4, [ip, #12]
   8222a:	e69e      	b.n	81f6a <_malloc_r+0xca>
   8222c:	f046 0c01 	orr.w	ip, r6, #1
   82230:	f042 0101 	orr.w	r1, r2, #1
   82234:	4426      	add	r6, r4
   82236:	f8c4 c004 	str.w	ip, [r4, #4]
   8223a:	4628      	mov	r0, r5
   8223c:	617e      	str	r6, [r7, #20]
   8223e:	613e      	str	r6, [r7, #16]
   82240:	f8c6 e00c 	str.w	lr, [r6, #12]
   82244:	f8c6 e008 	str.w	lr, [r6, #8]
   82248:	6071      	str	r1, [r6, #4]
   8224a:	50e2      	str	r2, [r4, r3]
   8224c:	f000 f8d0 	bl	823f0 <__malloc_unlock>
   82250:	3408      	adds	r4, #8
   82252:	e6eb      	b.n	8202c <_malloc_r+0x18c>
   82254:	687a      	ldr	r2, [r7, #4]
   82256:	e688      	b.n	81f6a <_malloc_r+0xca>
   82258:	f108 0801 	add.w	r8, r8, #1
   8225c:	f018 0f03 	tst.w	r8, #3
   82260:	f10c 0c08 	add.w	ip, ip, #8
   82264:	f47f ae93 	bne.w	81f8e <_malloc_r+0xee>
   82268:	e02d      	b.n	822c6 <_malloc_r+0x426>
   8226a:	68dc      	ldr	r4, [r3, #12]
   8226c:	42a3      	cmp	r3, r4
   8226e:	bf08      	it	eq
   82270:	3002      	addeq	r0, #2
   82272:	f43f ae4b 	beq.w	81f0c <_malloc_r+0x6c>
   82276:	e6c9      	b.n	8200c <_malloc_r+0x16c>
   82278:	461c      	mov	r4, r3
   8227a:	4419      	add	r1, r3
   8227c:	684a      	ldr	r2, [r1, #4]
   8227e:	68db      	ldr	r3, [r3, #12]
   82280:	f854 6f08 	ldr.w	r6, [r4, #8]!
   82284:	f042 0201 	orr.w	r2, r2, #1
   82288:	604a      	str	r2, [r1, #4]
   8228a:	4628      	mov	r0, r5
   8228c:	60f3      	str	r3, [r6, #12]
   8228e:	609e      	str	r6, [r3, #8]
   82290:	f000 f8ae 	bl	823f0 <__malloc_unlock>
   82294:	e6ca      	b.n	8202c <_malloc_r+0x18c>
   82296:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   8229a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   8229e:	00c1      	lsls	r1, r0, #3
   822a0:	e620      	b.n	81ee4 <_malloc_r+0x44>
   822a2:	099a      	lsrs	r2, r3, #6
   822a4:	f102 0139 	add.w	r1, r2, #57	; 0x39
   822a8:	00c9      	lsls	r1, r1, #3
   822aa:	3238      	adds	r2, #56	; 0x38
   822ac:	e7a4      	b.n	821f8 <_malloc_r+0x358>
   822ae:	42bc      	cmp	r4, r7
   822b0:	d054      	beq.n	8235c <_malloc_r+0x4bc>
   822b2:	68bc      	ldr	r4, [r7, #8]
   822b4:	6862      	ldr	r2, [r4, #4]
   822b6:	f022 0203 	bic.w	r2, r2, #3
   822ba:	e75e      	b.n	8217a <_malloc_r+0x2da>
   822bc:	f859 3908 	ldr.w	r3, [r9], #-8
   822c0:	4599      	cmp	r9, r3
   822c2:	f040 8086 	bne.w	823d2 <_malloc_r+0x532>
   822c6:	f010 0f03 	tst.w	r0, #3
   822ca:	f100 30ff 	add.w	r0, r0, #4294967295
   822ce:	d1f5      	bne.n	822bc <_malloc_r+0x41c>
   822d0:	687b      	ldr	r3, [r7, #4]
   822d2:	ea23 0304 	bic.w	r3, r3, r4
   822d6:	607b      	str	r3, [r7, #4]
   822d8:	0064      	lsls	r4, r4, #1
   822da:	429c      	cmp	r4, r3
   822dc:	f63f aec8 	bhi.w	82070 <_malloc_r+0x1d0>
   822e0:	2c00      	cmp	r4, #0
   822e2:	f43f aec5 	beq.w	82070 <_malloc_r+0x1d0>
   822e6:	421c      	tst	r4, r3
   822e8:	4640      	mov	r0, r8
   822ea:	f47f ae4c 	bne.w	81f86 <_malloc_r+0xe6>
   822ee:	0064      	lsls	r4, r4, #1
   822f0:	421c      	tst	r4, r3
   822f2:	f100 0004 	add.w	r0, r0, #4
   822f6:	d0fa      	beq.n	822ee <_malloc_r+0x44e>
   822f8:	e645      	b.n	81f86 <_malloc_r+0xe6>
   822fa:	468c      	mov	ip, r1
   822fc:	e78c      	b.n	82218 <_malloc_r+0x378>
   822fe:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82302:	d815      	bhi.n	82330 <_malloc_r+0x490>
   82304:	0bf3      	lsrs	r3, r6, #15
   82306:	f103 0078 	add.w	r0, r3, #120	; 0x78
   8230a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   8230e:	00c1      	lsls	r1, r0, #3
   82310:	e5e8      	b.n	81ee4 <_malloc_r+0x44>
   82312:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   82316:	e6ee      	b.n	820f6 <_malloc_r+0x256>
   82318:	2101      	movs	r1, #1
   8231a:	687b      	ldr	r3, [r7, #4]
   8231c:	1092      	asrs	r2, r2, #2
   8231e:	fa01 f202 	lsl.w	r2, r1, r2
   82322:	431a      	orrs	r2, r3
   82324:	607a      	str	r2, [r7, #4]
   82326:	4663      	mov	r3, ip
   82328:	e779      	b.n	8221e <_malloc_r+0x37e>
   8232a:	2301      	movs	r3, #1
   8232c:	6053      	str	r3, [r2, #4]
   8232e:	e72a      	b.n	82186 <_malloc_r+0x2e6>
   82330:	f240 5254 	movw	r2, #1364	; 0x554
   82334:	4293      	cmp	r3, r2
   82336:	d822      	bhi.n	8237e <_malloc_r+0x4de>
   82338:	0cb3      	lsrs	r3, r6, #18
   8233a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   8233e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   82342:	00c1      	lsls	r1, r0, #3
   82344:	e5ce      	b.n	81ee4 <_malloc_r+0x44>
   82346:	f103 0b10 	add.w	fp, r3, #16
   8234a:	e6af      	b.n	820ac <_malloc_r+0x20c>
   8234c:	2a54      	cmp	r2, #84	; 0x54
   8234e:	d829      	bhi.n	823a4 <_malloc_r+0x504>
   82350:	0b1a      	lsrs	r2, r3, #12
   82352:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   82356:	00c9      	lsls	r1, r1, #3
   82358:	326e      	adds	r2, #110	; 0x6e
   8235a:	e74d      	b.n	821f8 <_malloc_r+0x358>
   8235c:	4b20      	ldr	r3, [pc, #128]	; (823e0 <_malloc_r+0x540>)
   8235e:	6819      	ldr	r1, [r3, #0]
   82360:	4459      	add	r1, fp
   82362:	6019      	str	r1, [r3, #0]
   82364:	e6b3      	b.n	820ce <_malloc_r+0x22e>
   82366:	f3ca 000b 	ubfx	r0, sl, #0, #12
   8236a:	2800      	cmp	r0, #0
   8236c:	f47f aeaf 	bne.w	820ce <_malloc_r+0x22e>
   82370:	eb08 030b 	add.w	r3, r8, fp
   82374:	68ba      	ldr	r2, [r7, #8]
   82376:	f043 0301 	orr.w	r3, r3, #1
   8237a:	6053      	str	r3, [r2, #4]
   8237c:	e6ef      	b.n	8215e <_malloc_r+0x2be>
   8237e:	207f      	movs	r0, #127	; 0x7f
   82380:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   82384:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   82388:	e5ac      	b.n	81ee4 <_malloc_r+0x44>
   8238a:	f104 0108 	add.w	r1, r4, #8
   8238e:	4628      	mov	r0, r5
   82390:	9300      	str	r3, [sp, #0]
   82392:	f7ff fc39 	bl	81c08 <_free_r>
   82396:	9b00      	ldr	r3, [sp, #0]
   82398:	6819      	ldr	r1, [r3, #0]
   8239a:	e6e0      	b.n	8215e <_malloc_r+0x2be>
   8239c:	2001      	movs	r0, #1
   8239e:	f04f 0900 	mov.w	r9, #0
   823a2:	e6bd      	b.n	82120 <_malloc_r+0x280>
   823a4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   823a8:	d805      	bhi.n	823b6 <_malloc_r+0x516>
   823aa:	0bda      	lsrs	r2, r3, #15
   823ac:	f102 0178 	add.w	r1, r2, #120	; 0x78
   823b0:	00c9      	lsls	r1, r1, #3
   823b2:	3277      	adds	r2, #119	; 0x77
   823b4:	e720      	b.n	821f8 <_malloc_r+0x358>
   823b6:	f240 5154 	movw	r1, #1364	; 0x554
   823ba:	428a      	cmp	r2, r1
   823bc:	d805      	bhi.n	823ca <_malloc_r+0x52a>
   823be:	0c9a      	lsrs	r2, r3, #18
   823c0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   823c4:	00c9      	lsls	r1, r1, #3
   823c6:	327c      	adds	r2, #124	; 0x7c
   823c8:	e716      	b.n	821f8 <_malloc_r+0x358>
   823ca:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   823ce:	227e      	movs	r2, #126	; 0x7e
   823d0:	e712      	b.n	821f8 <_malloc_r+0x358>
   823d2:	687b      	ldr	r3, [r7, #4]
   823d4:	e780      	b.n	822d8 <_malloc_r+0x438>
   823d6:	08f0      	lsrs	r0, r6, #3
   823d8:	f106 0308 	add.w	r3, r6, #8
   823dc:	e60e      	b.n	81ffc <_malloc_r+0x15c>
   823de:	bf00      	nop
   823e0:	20070aa4 	.word	0x20070aa4

000823e4 <__malloc_lock>:
   823e4:	4801      	ldr	r0, [pc, #4]	; (823ec <__malloc_lock+0x8>)
   823e6:	f7ff bd21 	b.w	81e2c <__retarget_lock_acquire_recursive>
   823ea:	bf00      	nop
   823ec:	20070af4 	.word	0x20070af4

000823f0 <__malloc_unlock>:
   823f0:	4801      	ldr	r0, [pc, #4]	; (823f8 <__malloc_unlock+0x8>)
   823f2:	f7ff bd1d 	b.w	81e30 <__retarget_lock_release_recursive>
   823f6:	bf00      	nop
   823f8:	20070af4 	.word	0x20070af4

000823fc <_sbrk_r>:
   823fc:	b538      	push	{r3, r4, r5, lr}
   823fe:	2300      	movs	r3, #0
   82400:	4c06      	ldr	r4, [pc, #24]	; (8241c <_sbrk_r+0x20>)
   82402:	4605      	mov	r5, r0
   82404:	4608      	mov	r0, r1
   82406:	6023      	str	r3, [r4, #0]
   82408:	f7fe ff70 	bl	812ec <_sbrk>
   8240c:	1c43      	adds	r3, r0, #1
   8240e:	d000      	beq.n	82412 <_sbrk_r+0x16>
   82410:	bd38      	pop	{r3, r4, r5, pc}
   82412:	6823      	ldr	r3, [r4, #0]
   82414:	2b00      	cmp	r3, #0
   82416:	d0fb      	beq.n	82410 <_sbrk_r+0x14>
   82418:	602b      	str	r3, [r5, #0]
   8241a:	bd38      	pop	{r3, r4, r5, pc}
   8241c:	20070b08 	.word	0x20070b08

00082420 <__sread>:
   82420:	b510      	push	{r4, lr}
   82422:	460c      	mov	r4, r1
   82424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82428:	f000 f954 	bl	826d4 <_read_r>
   8242c:	2800      	cmp	r0, #0
   8242e:	db03      	blt.n	82438 <__sread+0x18>
   82430:	6d23      	ldr	r3, [r4, #80]	; 0x50
   82432:	4403      	add	r3, r0
   82434:	6523      	str	r3, [r4, #80]	; 0x50
   82436:	bd10      	pop	{r4, pc}
   82438:	89a3      	ldrh	r3, [r4, #12]
   8243a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8243e:	81a3      	strh	r3, [r4, #12]
   82440:	bd10      	pop	{r4, pc}
   82442:	bf00      	nop

00082444 <__swrite>:
   82444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82448:	460c      	mov	r4, r1
   8244a:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   8244e:	461f      	mov	r7, r3
   82450:	05cb      	lsls	r3, r1, #23
   82452:	4616      	mov	r6, r2
   82454:	4605      	mov	r5, r0
   82456:	d507      	bpl.n	82468 <__swrite+0x24>
   82458:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8245c:	2302      	movs	r3, #2
   8245e:	2200      	movs	r2, #0
   82460:	f000 f922 	bl	826a8 <_lseek_r>
   82464:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   82468:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   8246c:	81a1      	strh	r1, [r4, #12]
   8246e:	463b      	mov	r3, r7
   82470:	4632      	mov	r2, r6
   82472:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82476:	4628      	mov	r0, r5
   82478:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8247c:	f000 b814 	b.w	824a8 <_write_r>

00082480 <__sseek>:
   82480:	b510      	push	{r4, lr}
   82482:	460c      	mov	r4, r1
   82484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82488:	f000 f90e 	bl	826a8 <_lseek_r>
   8248c:	89a3      	ldrh	r3, [r4, #12]
   8248e:	1c42      	adds	r2, r0, #1
   82490:	bf0e      	itee	eq
   82492:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   82496:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8249a:	6520      	strne	r0, [r4, #80]	; 0x50
   8249c:	81a3      	strh	r3, [r4, #12]
   8249e:	bd10      	pop	{r4, pc}

000824a0 <__sclose>:
   824a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   824a4:	f000 b878 	b.w	82598 <_close_r>

000824a8 <_write_r>:
   824a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   824aa:	460e      	mov	r6, r1
   824ac:	2500      	movs	r5, #0
   824ae:	4c08      	ldr	r4, [pc, #32]	; (824d0 <_write_r+0x28>)
   824b0:	4611      	mov	r1, r2
   824b2:	4607      	mov	r7, r0
   824b4:	461a      	mov	r2, r3
   824b6:	4630      	mov	r0, r6
   824b8:	6025      	str	r5, [r4, #0]
   824ba:	f7fe f96f 	bl	8079c <_write>
   824be:	1c43      	adds	r3, r0, #1
   824c0:	d000      	beq.n	824c4 <_write_r+0x1c>
   824c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   824c4:	6823      	ldr	r3, [r4, #0]
   824c6:	2b00      	cmp	r3, #0
   824c8:	d0fb      	beq.n	824c2 <_write_r+0x1a>
   824ca:	603b      	str	r3, [r7, #0]
   824cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   824ce:	bf00      	nop
   824d0:	20070b08 	.word	0x20070b08

000824d4 <__register_exitproc>:
   824d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   824d8:	4d2c      	ldr	r5, [pc, #176]	; (8258c <__register_exitproc+0xb8>)
   824da:	4606      	mov	r6, r0
   824dc:	6828      	ldr	r0, [r5, #0]
   824de:	4698      	mov	r8, r3
   824e0:	460f      	mov	r7, r1
   824e2:	4691      	mov	r9, r2
   824e4:	f7ff fca2 	bl	81e2c <__retarget_lock_acquire_recursive>
   824e8:	4b29      	ldr	r3, [pc, #164]	; (82590 <__register_exitproc+0xbc>)
   824ea:	681c      	ldr	r4, [r3, #0]
   824ec:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   824f0:	2b00      	cmp	r3, #0
   824f2:	d03e      	beq.n	82572 <__register_exitproc+0x9e>
   824f4:	685a      	ldr	r2, [r3, #4]
   824f6:	2a1f      	cmp	r2, #31
   824f8:	dc1c      	bgt.n	82534 <__register_exitproc+0x60>
   824fa:	f102 0e01 	add.w	lr, r2, #1
   824fe:	b176      	cbz	r6, 8251e <__register_exitproc+0x4a>
   82500:	2101      	movs	r1, #1
   82502:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   82506:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   8250a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8250e:	4091      	lsls	r1, r2
   82510:	4308      	orrs	r0, r1
   82512:	2e02      	cmp	r6, #2
   82514:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   82518:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   8251c:	d023      	beq.n	82566 <__register_exitproc+0x92>
   8251e:	3202      	adds	r2, #2
   82520:	f8c3 e004 	str.w	lr, [r3, #4]
   82524:	6828      	ldr	r0, [r5, #0]
   82526:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   8252a:	f7ff fc81 	bl	81e30 <__retarget_lock_release_recursive>
   8252e:	2000      	movs	r0, #0
   82530:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82534:	4b17      	ldr	r3, [pc, #92]	; (82594 <__register_exitproc+0xc0>)
   82536:	b30b      	cbz	r3, 8257c <__register_exitproc+0xa8>
   82538:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8253c:	f7ff fca8 	bl	81e90 <malloc>
   82540:	4603      	mov	r3, r0
   82542:	b1d8      	cbz	r0, 8257c <__register_exitproc+0xa8>
   82544:	2000      	movs	r0, #0
   82546:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   8254a:	f04f 0e01 	mov.w	lr, #1
   8254e:	6058      	str	r0, [r3, #4]
   82550:	6019      	str	r1, [r3, #0]
   82552:	4602      	mov	r2, r0
   82554:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   82558:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8255c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   82560:	2e00      	cmp	r6, #0
   82562:	d0dc      	beq.n	8251e <__register_exitproc+0x4a>
   82564:	e7cc      	b.n	82500 <__register_exitproc+0x2c>
   82566:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   8256a:	4301      	orrs	r1, r0
   8256c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   82570:	e7d5      	b.n	8251e <__register_exitproc+0x4a>
   82572:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   82576:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8257a:	e7bb      	b.n	824f4 <__register_exitproc+0x20>
   8257c:	6828      	ldr	r0, [r5, #0]
   8257e:	f7ff fc57 	bl	81e30 <__retarget_lock_release_recursive>
   82582:	f04f 30ff 	mov.w	r0, #4294967295
   82586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8258a:	bf00      	nop
   8258c:	20070570 	.word	0x20070570
   82590:	00082700 	.word	0x00082700
   82594:	00081e91 	.word	0x00081e91

00082598 <_close_r>:
   82598:	b538      	push	{r3, r4, r5, lr}
   8259a:	2300      	movs	r3, #0
   8259c:	4c06      	ldr	r4, [pc, #24]	; (825b8 <_close_r+0x20>)
   8259e:	4605      	mov	r5, r0
   825a0:	4608      	mov	r0, r1
   825a2:	6023      	str	r3, [r4, #0]
   825a4:	f7fe febe 	bl	81324 <_close>
   825a8:	1c43      	adds	r3, r0, #1
   825aa:	d000      	beq.n	825ae <_close_r+0x16>
   825ac:	bd38      	pop	{r3, r4, r5, pc}
   825ae:	6823      	ldr	r3, [r4, #0]
   825b0:	2b00      	cmp	r3, #0
   825b2:	d0fb      	beq.n	825ac <_close_r+0x14>
   825b4:	602b      	str	r3, [r5, #0]
   825b6:	bd38      	pop	{r3, r4, r5, pc}
   825b8:	20070b08 	.word	0x20070b08

000825bc <_fclose_r>:
   825bc:	b570      	push	{r4, r5, r6, lr}
   825be:	b159      	cbz	r1, 825d8 <_fclose_r+0x1c>
   825c0:	4605      	mov	r5, r0
   825c2:	460c      	mov	r4, r1
   825c4:	b110      	cbz	r0, 825cc <_fclose_r+0x10>
   825c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   825c8:	2b00      	cmp	r3, #0
   825ca:	d03c      	beq.n	82646 <_fclose_r+0x8a>
   825cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
   825ce:	07d8      	lsls	r0, r3, #31
   825d0:	d505      	bpl.n	825de <_fclose_r+0x22>
   825d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   825d6:	b92b      	cbnz	r3, 825e4 <_fclose_r+0x28>
   825d8:	2600      	movs	r6, #0
   825da:	4630      	mov	r0, r6
   825dc:	bd70      	pop	{r4, r5, r6, pc}
   825de:	89a3      	ldrh	r3, [r4, #12]
   825e0:	0599      	lsls	r1, r3, #22
   825e2:	d53c      	bpl.n	8265e <_fclose_r+0xa2>
   825e4:	4621      	mov	r1, r4
   825e6:	4628      	mov	r0, r5
   825e8:	f7ff f974 	bl	818d4 <__sflush_r>
   825ec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   825ee:	4606      	mov	r6, r0
   825f0:	b133      	cbz	r3, 82600 <_fclose_r+0x44>
   825f2:	69e1      	ldr	r1, [r4, #28]
   825f4:	4628      	mov	r0, r5
   825f6:	4798      	blx	r3
   825f8:	2800      	cmp	r0, #0
   825fa:	bfb8      	it	lt
   825fc:	f04f 36ff 	movlt.w	r6, #4294967295
   82600:	89a3      	ldrh	r3, [r4, #12]
   82602:	061a      	lsls	r2, r3, #24
   82604:	d422      	bmi.n	8264c <_fclose_r+0x90>
   82606:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82608:	b141      	cbz	r1, 8261c <_fclose_r+0x60>
   8260a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8260e:	4299      	cmp	r1, r3
   82610:	d002      	beq.n	82618 <_fclose_r+0x5c>
   82612:	4628      	mov	r0, r5
   82614:	f7ff faf8 	bl	81c08 <_free_r>
   82618:	2300      	movs	r3, #0
   8261a:	6323      	str	r3, [r4, #48]	; 0x30
   8261c:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8261e:	b121      	cbz	r1, 8262a <_fclose_r+0x6e>
   82620:	4628      	mov	r0, r5
   82622:	f7ff faf1 	bl	81c08 <_free_r>
   82626:	2300      	movs	r3, #0
   82628:	6463      	str	r3, [r4, #68]	; 0x44
   8262a:	f7ff fa77 	bl	81b1c <__sfp_lock_acquire>
   8262e:	2200      	movs	r2, #0
   82630:	6e63      	ldr	r3, [r4, #100]	; 0x64
   82632:	81a2      	strh	r2, [r4, #12]
   82634:	07db      	lsls	r3, r3, #31
   82636:	d50e      	bpl.n	82656 <_fclose_r+0x9a>
   82638:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8263a:	f7ff fbf5 	bl	81e28 <__retarget_lock_close_recursive>
   8263e:	f7ff fa73 	bl	81b28 <__sfp_lock_release>
   82642:	4630      	mov	r0, r6
   82644:	bd70      	pop	{r4, r5, r6, pc}
   82646:	f7ff fa39 	bl	81abc <__sinit>
   8264a:	e7bf      	b.n	825cc <_fclose_r+0x10>
   8264c:	6921      	ldr	r1, [r4, #16]
   8264e:	4628      	mov	r0, r5
   82650:	f7ff fada 	bl	81c08 <_free_r>
   82654:	e7d7      	b.n	82606 <_fclose_r+0x4a>
   82656:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82658:	f7ff fbea 	bl	81e30 <__retarget_lock_release_recursive>
   8265c:	e7ec      	b.n	82638 <_fclose_r+0x7c>
   8265e:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82660:	f7ff fbe4 	bl	81e2c <__retarget_lock_acquire_recursive>
   82664:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82668:	2b00      	cmp	r3, #0
   8266a:	d1bb      	bne.n	825e4 <_fclose_r+0x28>
   8266c:	6e66      	ldr	r6, [r4, #100]	; 0x64
   8266e:	f016 0601 	ands.w	r6, r6, #1
   82672:	d1b1      	bne.n	825d8 <_fclose_r+0x1c>
   82674:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82676:	f7ff fbdb 	bl	81e30 <__retarget_lock_release_recursive>
   8267a:	4630      	mov	r0, r6
   8267c:	bd70      	pop	{r4, r5, r6, pc}
   8267e:	bf00      	nop

00082680 <_fstat_r>:
   82680:	b570      	push	{r4, r5, r6, lr}
   82682:	460d      	mov	r5, r1
   82684:	2300      	movs	r3, #0
   82686:	4c07      	ldr	r4, [pc, #28]	; (826a4 <_fstat_r+0x24>)
   82688:	4606      	mov	r6, r0
   8268a:	4611      	mov	r1, r2
   8268c:	4628      	mov	r0, r5
   8268e:	6023      	str	r3, [r4, #0]
   82690:	f7fe fe4b 	bl	8132a <_fstat>
   82694:	1c43      	adds	r3, r0, #1
   82696:	d000      	beq.n	8269a <_fstat_r+0x1a>
   82698:	bd70      	pop	{r4, r5, r6, pc}
   8269a:	6823      	ldr	r3, [r4, #0]
   8269c:	2b00      	cmp	r3, #0
   8269e:	d0fb      	beq.n	82698 <_fstat_r+0x18>
   826a0:	6033      	str	r3, [r6, #0]
   826a2:	bd70      	pop	{r4, r5, r6, pc}
   826a4:	20070b08 	.word	0x20070b08

000826a8 <_lseek_r>:
   826a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   826aa:	460e      	mov	r6, r1
   826ac:	2500      	movs	r5, #0
   826ae:	4c08      	ldr	r4, [pc, #32]	; (826d0 <_lseek_r+0x28>)
   826b0:	4611      	mov	r1, r2
   826b2:	4607      	mov	r7, r0
   826b4:	461a      	mov	r2, r3
   826b6:	4630      	mov	r0, r6
   826b8:	6025      	str	r5, [r4, #0]
   826ba:	f7fe fe3b 	bl	81334 <_lseek>
   826be:	1c43      	adds	r3, r0, #1
   826c0:	d000      	beq.n	826c4 <_lseek_r+0x1c>
   826c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   826c4:	6823      	ldr	r3, [r4, #0]
   826c6:	2b00      	cmp	r3, #0
   826c8:	d0fb      	beq.n	826c2 <_lseek_r+0x1a>
   826ca:	603b      	str	r3, [r7, #0]
   826cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   826ce:	bf00      	nop
   826d0:	20070b08 	.word	0x20070b08

000826d4 <_read_r>:
   826d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   826d6:	460e      	mov	r6, r1
   826d8:	2500      	movs	r5, #0
   826da:	4c08      	ldr	r4, [pc, #32]	; (826fc <_read_r+0x28>)
   826dc:	4611      	mov	r1, r2
   826de:	4607      	mov	r7, r0
   826e0:	461a      	mov	r2, r3
   826e2:	4630      	mov	r0, r6
   826e4:	6025      	str	r5, [r4, #0]
   826e6:	f7fe f83b 	bl	80760 <_read>
   826ea:	1c43      	adds	r3, r0, #1
   826ec:	d000      	beq.n	826f0 <_read_r+0x1c>
   826ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   826f0:	6823      	ldr	r3, [r4, #0]
   826f2:	2b00      	cmp	r3, #0
   826f4:	d0fb      	beq.n	826ee <_read_r+0x1a>
   826f6:	603b      	str	r3, [r7, #0]
   826f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   826fa:	bf00      	nop
   826fc:	20070b08 	.word	0x20070b08

00082700 <_global_impure_ptr>:
   82700:	20070148                                H.. 

00082704 <_init>:
   82704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82706:	bf00      	nop
   82708:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8270a:	bc08      	pop	{r3}
   8270c:	469e      	mov	lr, r3
   8270e:	4770      	bx	lr

00082710 <__init_array_start>:
   82710:	000818b5 	.word	0x000818b5

00082714 <__frame_dummy_init_array_entry>:
   82714:	00080119                                ....

00082718 <_fini>:
   82718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8271a:	bf00      	nop
   8271c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8271e:	bc08      	pop	{r3}
   82720:	469e      	mov	lr, r3
   82722:	4770      	bx	lr

00082724 <__fini_array_start>:
   82724:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
	...

2007000c <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4a14      	ldr	r2, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b13      	ldr	r3, [r2, #48]	; 0x30
20070048:	f023 0303 	bic.w	r3, r3, #3
2007004c:	f043 0301 	orr.w	r3, r3, #1
20070050:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070054:	f013 0f08 	tst.w	r3, #8
20070058:	d0fb      	beq.n	20070052 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005a:	4a12      	ldr	r2, [pc, #72]	; (200700a4 <SystemInit+0x98>)
2007005c:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
2007005e:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070060:	461a      	mov	r2, r3
20070062:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070064:	f013 0f02 	tst.w	r3, #2
20070068:	d0fb      	beq.n	20070062 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006a:	2211      	movs	r2, #17
2007006c:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
2007006e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070070:	461a      	mov	r2, r3
20070072:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070074:	f013 0f08 	tst.w	r3, #8
20070078:	d0fb      	beq.n	20070072 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007a:	2212      	movs	r2, #18
2007007c:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	461a      	mov	r2, r3
20070082:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070084:	f013 0f08 	tst.w	r3, #8
20070088:	d0fb      	beq.n	20070082 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008a:	4a07      	ldr	r2, [pc, #28]	; (200700a8 <SystemInit+0x9c>)
2007008c:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
2007008e:	601a      	str	r2, [r3, #0]
20070090:	4770      	bx	lr
20070092:	bf00      	nop
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	2007013c 	.word	0x2007013c

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d915      	bls.n	200700e2 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b6:	4b1b      	ldr	r3, [pc, #108]	; (20070124 <system_init_flash+0x74>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d919      	bls.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700bc:	4b1a      	ldr	r3, [pc, #104]	; (20070128 <system_init_flash+0x78>)
200700be:	4298      	cmp	r0, r3
200700c0:	d91e      	bls.n	20070100 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700c2:	4b1a      	ldr	r3, [pc, #104]	; (2007012c <system_init_flash+0x7c>)
200700c4:	4298      	cmp	r0, r3
200700c6:	d923      	bls.n	20070110 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700c8:	4b19      	ldr	r3, [pc, #100]	; (20070130 <system_init_flash+0x80>)
200700ca:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700cc:	bf94      	ite	ls
200700ce:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700d2:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700d6:	4a17      	ldr	r2, [pc, #92]	; (20070134 <system_init_flash+0x84>)
200700d8:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700da:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700de:	6013      	str	r3, [r2, #0]
200700e0:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e2:	2300      	movs	r3, #0
200700e4:	4a13      	ldr	r2, [pc, #76]	; (20070134 <system_init_flash+0x84>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f0:	f44f 7380 	mov.w	r3, #256	; 0x100
200700f4:	4a0f      	ldr	r2, [pc, #60]	; (20070134 <system_init_flash+0x84>)
200700f6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700f8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700fc:	6013      	str	r3, [r2, #0]
200700fe:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070100:	f44f 7300 	mov.w	r3, #512	; 0x200
20070104:	4a0b      	ldr	r2, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070106:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070108:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007010c:	6013      	str	r3, [r2, #0]
2007010e:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070110:	f44f 7340 	mov.w	r3, #768	; 0x300
20070114:	4a07      	ldr	r2, [pc, #28]	; (20070134 <system_init_flash+0x84>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	02faf07f 	.word	0x02faf07f
20070128:	03d08fff 	.word	0x03d08fff
2007012c:	04c4b3ff 	.word	0x04c4b3ff
20070130:	055d4a7f 	.word	0x055d4a7f
20070134:	400e0a00 	.word	0x400e0a00

20070138 <xNextTaskUnblockTime>:
20070138:	ffffffff                                ....

2007013c <SystemCoreClock>:
2007013c:	003d0900                                ..=.

20070140 <_impure_ptr>:
20070140:	20070148 00000000                       H.. ....

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <__atexit_recursive_mutex>:
20070570:	20070ae4                                ... 

20070574 <__malloc_av_>:
	...
2007057c:	20070574 20070574 2007057c 2007057c     t.. t.. |.. |.. 
2007058c:	20070584 20070584 2007058c 2007058c     ... ... ... ... 
2007059c:	20070594 20070594 2007059c 2007059c     ... ... ... ... 
200705ac:	200705a4 200705a4 200705ac 200705ac     ... ... ... ... 
200705bc:	200705b4 200705b4 200705bc 200705bc     ... ... ... ... 
200705cc:	200705c4 200705c4 200705cc 200705cc     ... ... ... ... 
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 

2007097c <__malloc_sbrk_base>:
2007097c:	ffffffff                                ....

20070980 <__malloc_trim_threshold>:
20070980:	00020000                                ....
