

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_3'
================================================================
* Date:           Tue Feb 11 01:11:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.294 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.29>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %idx"   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weights_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_15_val"   --->   Operation 4 'read' 'weights_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_14_val"   --->   Operation 5 'read' 'weights_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_13_val"   --->   Operation 6 'read' 'weights_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_12_val"   --->   Operation 7 'read' 'weights_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_15_val"   --->   Operation 8 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_14_val"   --->   Operation 9 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_13_val"   --->   Operation 10 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_12_val"   --->   Operation 11 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.41ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.3i13.i13.i3, i3 4, i13 %data_12_val_read, i3 5, i13 %data_13_val_read, i3 6, i13 %data_14_val_read, i13 0, i3 %idx_read"   --->   Operation 12 'sparsemux' 'a' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i13 %weights_12_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_855, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_856" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%xor_ln42 = xor i1 %tmp_858, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1 = and i1 %tmp_857, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'and' 'and_ln42_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.57ns)   --->   "%icmp_ln42_1 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%icmp_ln42_2 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'icmp' 'icmp_ln42_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%icmp_ln42_3 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'icmp' 'icmp_ln42_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%select_ln42 = select i1 %and_ln42_1, i1 %icmp_ln42_2, i1 %icmp_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%xor_ln42_16 = xor i1 %tmp_859, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'xor' 'xor_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%and_ln42_2 = and i1 %icmp_ln42_1, i1 %xor_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'and' 'and_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%select_ln42_1 = select i1 %and_ln42_1, i1 %and_ln42_2, i1 %icmp_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln42_3 = and i1 %and_ln42_1, i1 %icmp_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'and' 'and_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%xor_ln42_1 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'xor' 'xor_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%or_ln42_1 = or i1 %tmp_858, i1 %xor_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'or' 'or_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%xor_ln42_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'xor' 'xor_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_4 = and i1 %or_ln42_1, i1 %xor_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'and' 'and_ln42_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_5 = and i1 %tmp_858, i1 %select_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'and' 'and_ln42_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%or_ln42_12 = or i1 %and_ln42_3, i1 %and_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'or' 'or_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%xor_ln42_3 = xor i1 %or_ln42_12, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'xor' 'xor_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln42_6 = and i1 %tmp, i1 %xor_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'and' 'and_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_2 = or i1 %and_ln42_4, i1 %and_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'or' 'or_ln42_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i13 %weights_13_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.89ns)   --->   "%mul_ln73_1 = mul i26 %sext_ln73, i26 %sext_ln73_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%trunc_ln42_1 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_1, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = trunc i26 %mul_ln73_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'trunc' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%icmp_ln42_4 = icmp_ne  i8 %trunc_ln42_4, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'icmp' 'icmp_ln42_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_8)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%or_ln42_3 = or i1 %tmp_861, i1 %icmp_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'or' 'or_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%and_ln42_7 = and i1 %or_ln42_3, i1 %tmp_862" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'and' 'and_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%zext_ln42_1 = zext i1 %and_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_1 = add i13 %trunc_ln42_1, i13 %zext_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_8)   --->   "%xor_ln42_4 = xor i1 %tmp_864, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'xor' 'xor_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_8 = and i1 %tmp_863, i1 %xor_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'and' 'and_ln42_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_1, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.57ns)   --->   "%icmp_ln42_5 = icmp_eq  i3 %tmp_325, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'icmp' 'icmp_ln42_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_1, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.70ns)   --->   "%icmp_ln42_6 = icmp_eq  i4 %tmp_326, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'icmp' 'icmp_ln42_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.70ns)   --->   "%icmp_ln42_7 = icmp_eq  i4 %tmp_326, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'icmp' 'icmp_ln42_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%select_ln42_4 = select i1 %and_ln42_8, i1 %icmp_ln42_6, i1 %icmp_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'select' 'select_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%xor_ln42_17 = xor i1 %tmp_865, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'xor' 'xor_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%and_ln42_9 = and i1 %icmp_ln42_5, i1 %xor_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'and' 'and_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%select_ln42_5 = select i1 %and_ln42_8, i1 %and_ln42_9, i1 %icmp_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'select' 'select_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%and_ln42_10 = and i1 %and_ln42_8, i1 %icmp_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'and' 'and_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%xor_ln42_5 = xor i1 %select_ln42_4, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'xor' 'xor_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%or_ln42_4 = or i1 %tmp_864, i1 %xor_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'or' 'or_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%xor_ln42_6 = xor i1 %tmp_860, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'xor' 'xor_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_11 = and i1 %or_ln42_4, i1 %xor_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'and' 'and_ln42_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_12 = and i1 %tmp_864, i1 %select_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'and' 'and_ln42_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%or_ln42_13 = or i1 %and_ln42_10, i1 %and_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'or' 'or_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%xor_ln42_7 = xor i1 %or_ln42_13, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'xor' 'xor_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%and_ln42_13 = and i1 %tmp_860, i1 %xor_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'and' 'and_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_5 = or i1 %and_ln42_11, i1 %and_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'or' 'or_ln42_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.41ns)   --->   "%a_1 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.3i13.i13.i3, i3 4, i13 %data_13_val_read, i3 5, i13 %data_14_val_read, i3 6, i13 %data_15_val_read, i13 0, i3 %idx_read"   --->   Operation 86 'sparsemux' 'a_1' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i13 %a_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'sext' 'sext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i13 %weights_14_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'sext' 'sext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.89ns)   --->   "%mul_ln73_2 = mul i26 %sext_ln73_3, i26 %sext_ln73_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%trunc_ln42_2 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_2, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = trunc i26 %mul_ln73_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'trunc' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln42_8 = icmp_ne  i8 %trunc_ln42_5, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_15)   --->   "%tmp_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%or_ln42_6 = or i1 %tmp_867, i1 %icmp_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'or' 'or_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%and_ln42_14 = and i1 %or_ln42_6, i1 %tmp_868" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'and' 'and_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%zext_ln42_2 = zext i1 %and_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_2 = add i13 %trunc_ln42_2, i13 %zext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_2, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_15)   --->   "%xor_ln42_8 = xor i1 %tmp_870, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'xor' 'xor_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_15 = and i1 %tmp_869, i1 %xor_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'and' 'and_ln42_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_2, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.57ns)   --->   "%icmp_ln42_9 = icmp_eq  i3 %tmp_327, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'icmp' 'icmp_ln42_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_2, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.70ns)   --->   "%icmp_ln42_10 = icmp_eq  i4 %tmp_328, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'icmp' 'icmp_ln42_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln42_11 = icmp_eq  i4 %tmp_328, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'icmp' 'icmp_ln42_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%select_ln42_8 = select i1 %and_ln42_15, i1 %icmp_ln42_10, i1 %icmp_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'select' 'select_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%xor_ln42_18 = xor i1 %tmp_871, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'xor' 'xor_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%and_ln42_16 = and i1 %icmp_ln42_9, i1 %xor_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'and' 'and_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%select_ln42_9 = select i1 %and_ln42_15, i1 %and_ln42_16, i1 %icmp_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'select' 'select_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%and_ln42_17 = and i1 %and_ln42_15, i1 %icmp_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'and' 'and_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%xor_ln42_9 = xor i1 %select_ln42_8, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'xor' 'xor_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%or_ln42_7 = or i1 %tmp_870, i1 %xor_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'or' 'or_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%xor_ln42_10 = xor i1 %tmp_866, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'xor' 'xor_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_18 = and i1 %or_ln42_7, i1 %xor_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'and' 'and_ln42_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_19 = and i1 %tmp_870, i1 %select_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'and' 'and_ln42_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%or_ln42_14 = or i1 %and_ln42_17, i1 %and_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'or' 'or_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%xor_ln42_11 = xor i1 %or_ln42_14, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'xor' 'xor_ln42_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%and_ln42_20 = and i1 %tmp_866, i1 %xor_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'and' 'and_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_8 = or i1 %and_ln42_18, i1 %and_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'or' 'or_ln42_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i13 %weights_15_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'sext' 'sext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.89ns)   --->   "%mul_ln73_3 = mul i26 %sext_ln73_3, i26 %sext_ln73_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%trunc_ln42_3 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_3, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = trunc i26 %mul_ln73_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'trunc' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.70ns)   --->   "%icmp_ln42_12 = icmp_ne  i8 %trunc_ln42_6, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'icmp' 'icmp_ln42_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_22)   --->   "%tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%or_ln42_9 = or i1 %tmp_873, i1 %icmp_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'or' 'or_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%and_ln42_21 = and i1 %or_ln42_9, i1 %tmp_874" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'and' 'and_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%zext_ln42_3 = zext i1 %and_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_3 = add i13 %trunc_ln42_3, i13 %zext_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'bitselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_22)   --->   "%xor_ln42_12 = xor i1 %tmp_876, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'xor' 'xor_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_22 = and i1 %tmp_875, i1 %xor_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'and' 'and_ln42_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_3, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.57ns)   --->   "%icmp_ln42_13 = icmp_eq  i3 %tmp_329, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'icmp' 'icmp_ln42_13' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_3, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln42_14 = icmp_eq  i4 %tmp_330, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'icmp' 'icmp_ln42_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.70ns)   --->   "%icmp_ln42_15 = icmp_eq  i4 %tmp_330, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'icmp' 'icmp_ln42_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%select_ln42_12 = select i1 %and_ln42_22, i1 %icmp_ln42_14, i1 %icmp_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'select' 'select_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%xor_ln42_19 = xor i1 %tmp_877, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'xor' 'xor_ln42_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%and_ln42_23 = and i1 %icmp_ln42_13, i1 %xor_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'and' 'and_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%select_ln42_13 = select i1 %and_ln42_22, i1 %and_ln42_23, i1 %icmp_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'select' 'select_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%and_ln42_24 = and i1 %and_ln42_22, i1 %icmp_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'and' 'and_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%xor_ln42_13 = xor i1 %select_ln42_12, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'xor' 'xor_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%or_ln42_10 = or i1 %tmp_876, i1 %xor_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'or' 'or_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%xor_ln42_14 = xor i1 %tmp_872, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'xor' 'xor_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_25 = and i1 %or_ln42_10, i1 %xor_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'and' 'and_ln42_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_26 = and i1 %tmp_876, i1 %select_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'and' 'and_ln42_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%or_ln42_15 = or i1 %and_ln42_24, i1 %and_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'or' 'or_ln42_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%xor_ln42_15 = xor i1 %or_ln42_15, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'xor' 'xor_ln42_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%and_ln42_27 = and i1 %tmp_872, i1 %xor_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'and' 'and_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_11 = or i1 %and_ln42_25, i1 %and_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'or' 'or_ln42_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 160 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 161 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_3)   --->   "%select_ln42_2 = select i1 %and_ln42_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'select' 'select_ln42_2' <Predicate = (or_ln42_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_3 = select i1 %or_ln42_2, i13 %select_ln42_2, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'select' 'select_ln42_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_7)   --->   "%select_ln42_6 = select i1 %and_ln42_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'select' 'select_ln42_6' <Predicate = (or_ln42_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_7 = select i1 %or_ln42_5, i13 %select_ln42_6, i13 %add_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'select' 'select_ln42_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_11)   --->   "%select_ln42_10 = select i1 %and_ln42_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'select' 'select_ln42_10' <Predicate = (or_ln42_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_11 = select i1 %or_ln42_8, i13 %select_ln42_10, i13 %add_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'select' 'select_ln42_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_15)   --->   "%select_ln42_14 = select i1 %and_ln42_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'select' 'select_ln42_14' <Predicate = (or_ln42_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_15 = select i1 %or_ln42_11, i13 %select_ln42_14, i13 %add_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'select' 'select_ln42_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 170 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i13 %select_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 171 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.75ns)   --->   "%add_ln58_2 = add i13 %select_ln42_11, i13 %select_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 172 'add' 'add_ln58_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_1, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 173 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 174 'bitselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_2, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 175 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%xor_ln58 = xor i1 %tmp_878, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 176 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%and_ln58 = and i1 %tmp_879, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 177 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%xor_ln58_1 = xor i1 %tmp_879, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 178 'xor' 'xor_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%and_ln58_1 = and i1 %tmp_878, i1 %xor_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 179 'and' 'and_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.12ns)   --->   "%xor_ln58_2 = xor i1 %tmp_878, i1 %tmp_879" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 180 'xor' 'xor_ln58_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%xor_ln58_3 = xor i1 %xor_ln58_2, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 181 'xor' 'xor_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 182 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%select_ln58 = select i1 %xor_ln58_2, i13 4095, i13 %add_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 183 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_1 = select i1 %and_ln58_1, i13 4096, i13 %add_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 184 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_2 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 185 'select' 'select_ln58_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i13 %select_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 186 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i13 %select_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 187 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.75ns)   --->   "%add_ln58_3 = add i13 %select_ln42_15, i13 %select_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 188 'add' 'add_ln58_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.75ns)   --->   "%add_ln58_1 = add i14 %sext_ln58_3, i14 %sext_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 189 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 190 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 191 'bitselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_4 = xor i1 %tmp_880, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 192 'xor' 'xor_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%and_ln58_2 = and i1 %tmp_881, i1 %xor_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 193 'and' 'and_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4)   --->   "%xor_ln58_5 = xor i1 %tmp_881, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 194 'xor' 'xor_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4)   --->   "%and_ln58_3 = and i1 %tmp_880, i1 %xor_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 195 'and' 'and_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.12ns)   --->   "%xor_ln58_6 = xor i1 %tmp_880, i1 %tmp_881" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 196 'xor' 'xor_ln58_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_7 = xor i1 %xor_ln58_6, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 197 'xor' 'xor_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%or_ln58_1 = or i1 %and_ln58_2, i1 %xor_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 198 'or' 'or_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%select_ln58_3 = select i1 %xor_ln58_6, i13 4095, i13 %add_ln58_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 199 'select' 'select_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_4 = select i1 %and_ln58_3, i13 4096, i13 %add_ln58_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 200 'select' 'select_ln58_4' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_5 = select i1 %or_ln58_1, i13 %select_ln58_3, i13 %select_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 201 'select' 'select_ln58_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%mrv = insertvalue i26 <undef>, i13 %select_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 202 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 203 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i26 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 204 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.294ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [12]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [21]  (0.420 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [24]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [30]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [32]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [33]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [35]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [37]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_1', firmware/nnet_utils/nnet_dense_latency.h:42) [38]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_1', firmware/nnet_utils/nnet_dense_latency.h:42) [48]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_5', firmware/nnet_utils/nnet_dense_latency.h:42) [54]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_12', firmware/nnet_utils/nnet_dense_latency.h:42) [55]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_3', firmware/nnet_utils/nnet_dense_latency.h:42) [56]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_6', firmware/nnet_utils/nnet_dense_latency.h:42) [57]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_2', firmware/nnet_utils/nnet_dense_latency.h:42) [59]  (0.122 ns)

 <State 2>: 1.716ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln42_2', firmware/nnet_utils/nnet_dense_latency.h:42) [58]  (0.000 ns)
	'select' operation 13 bit ('select_ln42_3', firmware/nnet_utils/nnet_dense_latency.h:42) [60]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_2', firmware/nnet_utils/nnet_dense_latency.h:58) [179]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_1', firmware/nnet_utils/nnet_dense_latency.h:58) [191]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_2', firmware/nnet_utils/nnet_dense_latency.h:58) [192]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
