#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 19 07:59:37 2024
# Process ID: 908
# Current directory: C:/Development/SixteenShadesOfCpu/vivado/Integration
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4860 C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.xpr
# Log file: C:/Development/SixteenShadesOfCpu/vivado/Integration/vivado.log
# Journal file: C:/Development/SixteenShadesOfCpu/vivado/Integration\vivado.jou
# Running On        :BOOK-69BD3QPCMV
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) Ultra 5 125H
# CPU Frequency     :2995 MHz
# CPU Physical cores:14
# CPU Logical cores :18
# Host memory       :16739 MB
# Swap memory       :6442 MB
# Total Virtual     :23182 MB
# Available Virtual :13891 MB
#-----------------------------------------------------------
start_gui
open_project C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1566.352 ; gain = 429.363
update_compile_order -fileset sources_1
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
Reading block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>...
Adding component instance block -- xilinx.com:module_ref:Pipelining_Controller:1.0 - Pipelining_Controller_0
Adding component instance block -- xilinx.com:module_ref:ProgramCounter:1.0 - ProgramCounter_0
Adding component instance block -- xilinx.com:module_ref:CU_Decoder:1.0 - CU_Decoder_0
Adding component instance block -- xilinx.com:module_ref:Decoder:1.0 - Decoder_0
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_Forwarder:1.0 - Pipelining_Forwarder_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_ExecutionStage:1.0 - Pipelining_Execution_0
Adding component instance block -- xilinx.com:module_ref:CU_RAMAddressController:1.0 - CU_RAMAddressControl_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:CU_ImmediateManipulator:1.0 - CU_ImmediateManipula_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpDestinationSelector:1.0 - CU_JumpDestinationSe_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpController:1.0 - CU_JumpController_0
Adding component instance block -- xilinx.com:module_ref:CU_WriteSelector:1.0 - CU_WriteSelector_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_WriteBackStage:1.0 - Pipelining_WriteBack_0
Adding component instance block -- xilinx.com:module_ref:IROM:1.0 - IROM_0
Adding component instance block -- xilinx.com:module_ref:RAM_Placeholder:1.0 - RAM_Placeholder_0
Adding component instance block -- xilinx.com:module_ref:ALU_FLAG_PACKER:1.0 - ALU_FLAG_PACKER_0
Adding component instance block -- xilinx.com:module_ref:RX_UART:1.0 - RX_UART_0
Adding component instance block -- xilinx.com:module_ref:TX_UART:1.0 - TX_UART_0
Adding component instance block -- xilinx.com:module_ref:Debugger:1.0 - Debugger_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:ClockDisabler:1.0 - ClockDisabler_0
Successfully read diagram <main> from block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>
update_module_reference main_Debugger_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sync_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sync_clk': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sys_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sync_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sync_clk': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sys_clk': FREQ_HZ bus parameter is missing for output clock interface.
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_Debugger_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wlb_in'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'alu_din1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'alu_din2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'alu_flags'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'alu_op'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'alu_out'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'iram_current_instruction'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mmu_debug_addr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mmu_debug_bank'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mmu_debug_din'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mmu_debug_dout'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mmu_debug_en'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mmu_debug_override_en'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mmu_debug_sync_clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mmu_debug_sys_clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mmu_debug_we'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pc_din'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pc_dout'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pipeline_current_instruction'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pipeline_instruction_forwarding_config'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pipeline_jmp'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pipeline_memory_addr_reg'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pipeline_operand_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pipeline_operand_2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pipeline_stalled'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'regfile_addr_reg1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'regfile_addr_reg2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'regfile_addr_write_reg'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'regfile_bankid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'regfile_overwrite_flag'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'regfile_reg1_data'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'regfile_reg2_data'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'regfile_regma_data'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'regfile_write_data'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'regfile_write_enable'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'main_Debugger_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'wlb_in' is not found on the upgraded version of the cell '/Debugger_0'. Its connection to the net 'Pipelining_Execution_0_WLB_out' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'main_Debugger_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
connect_bd_net [get_bd_pins Debugger_0/iram_current_instruction] [get_bd_pins IROM_0/Data]
connect_bd_net [get_bd_pins Debugger_0/pipeline_stalled] [get_bd_pins Pipelining_Controller_0/Stalled]
connect_bd_net [get_bd_pins Debugger_0/pipeline_instruction_forwarding_config] [get_bd_pins Pipelining_Controller_0/InstructionForwardConfiguration]
connect_bd_net [get_bd_pins Debugger_0/pipeline_current_instruction] [get_bd_pins Pipelining_Controller_0/InstructionToExecute]
connect_bd_net [get_bd_pins Debugger_0/pipeline_operand_1] [get_bd_pins Pipelining_Forwarder_0/ForwardedOperand1]
connect_bd_net [get_bd_pins Debugger_0/pipeline_operand_2] [get_bd_pins Pipelining_Forwarder_0/ForwardedOperand2]
connect_bd_net [get_bd_pins Debugger_0/pipeline_jmp] [get_bd_pins CU_Decoder_0/JMP]
delete_bd_objs [get_bd_nets CU_Decoder_0_JMP]
connect_bd_net [get_bd_pins CU_Decoder_0/JMP] [get_bd_pins Pipelining_Execution_0/JMP]
connect_bd_net [get_bd_pins Debugger_0/pipeline_jmp] [get_bd_pins Pipelining_Execution_0/JMP_out]
connect_bd_net [get_bd_pins Debugger_0/pipeline_memory_addr_reg] [get_bd_pins Pipelining_Forwarder_0/ForwardedMA]
connect_bd_net [get_bd_pins Debugger_0/pc_din] [get_bd_pins CU_JumpController_0/PC_Next]
startgroup
connect_bd_net [get_bd_pins Debugger_0/pc_dout] [get_bd_pins ProgramCounter_0/Dout]
endgroup
connect_bd_net [get_bd_pins Debugger_0/alu_din1] [get_bd_pins Pipelining_Execution_0/Operand1_out]
connect_bd_net [get_bd_pins Debugger_0/alu_din2] [get_bd_pins Pipelining_Execution_0/Operand2_out]
connect_bd_net [get_bd_pins Debugger_0/alu_out] [get_bd_pins ALU_0/ALU_OUT]
connect_bd_net [get_bd_pins Debugger_0/alu_flags] [get_bd_pins ALU_FLAG_PACKER_0/ALU_FLAGS]
connect_bd_net [get_bd_pins Debugger_0/alu_op] [get_bd_pins Pipelining_Execution_0/Immediate_out]
connect_bd_net [get_bd_pins Debugger_0/regfile_addr_reg1] [get_bd_pins Decoder_0/Register1]
update_module_reference main_Debugger_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sync_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sync_clk': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sys_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sync_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sync_clk': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sys_clk': FREQ_HZ bus parameter is missing for output clock interface.
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_Debugger_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'regfile_addr_reg1' width 4 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'regfile_addr_reg2' width 4 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'regfile_addr_write_reg' width 4 differs from original width 16
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'main_Debugger_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'main_Debugger_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
connect_bd_net [get_bd_pins Debugger_0/regfile_addr_reg2] [get_bd_pins Decoder_0/Register2]
connect_bd_net [get_bd_pins Debugger_0/regfile_addr_write_reg] [get_bd_pins Pipelining_WriteBack_0/WriteAddress_out]
connect_bd_net [get_bd_pins Debugger_0/regfile_write_enable] [get_bd_pins Pipelining_WriteBack_0/RF_WE_out]
connect_bd_net [get_bd_pins Debugger_0/regfile_overwrite_flag] [get_bd_pins Pipelining_WriteBack_0/Is_ALU_OP_out]
connect_bd_net [get_bd_pins Debugger_0/regfile_write_data] [get_bd_pins Pipelining_WriteBack_0/WriteData_out]
connect_bd_net [get_bd_pins Debugger_0/regfile_reg1_data] [get_bd_pins RegFile_0/Reg1_data]
connect_bd_net [get_bd_pins Debugger_0/regfile_reg2_data] [get_bd_pins RegFile_0/Reg2_data]
connect_bd_net [get_bd_pins Debugger_0/regfile_regma_data] [get_bd_pins RegFile_0/RegMA_data]
connect_bd_net [get_bd_pins Debugger_0/regfile_bankid] [get_bd_pins RegFile_0/BankID]
set_property location {2 336 -1071} [get_bd_cells Debugger_0]
set_property location {6 2304 -879} [get_bd_cells Debugger_0]
set_property location {7 3135 -768} [get_bd_cells Debugger_0]
set_property location {9 4238 -698} [get_bd_cells Debugger_0]
set_property location {10 4768 -965} [get_bd_cells Debugger_0]
set_property location {9 4113 -776} [get_bd_cells Debugger_0]
set_property location {8 3365 -876} [get_bd_cells Debugger_0]
set_property location {7 2808 -725} [get_bd_cells Debugger_0]
set_property location {6 2102 -775} [get_bd_cells Debugger_0]
set_property location {7 2725 -859} [get_bd_cells Debugger_0]
set_property location {8 3391 -860} [get_bd_cells TX_UART_0]
set_property location {6 1933 -707} [get_bd_cells RX_UART_0]
set_property location {7 2784 -1273} [get_bd_cells ClockDisabler_0]
set_property location {1 -387 -976} [get_bd_cells clk_wiz_0]
set_property location {7 2795 -719} [get_bd_cells Debugger_0]
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Pipelining_Execution_0/Reset
/Debugger_0/mmu_debug_dout

Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1962.332 ; gain = 253.859
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
launch_runs synth_1 -jobs 18
[Tue Nov 19 10:50:50 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
update_module_reference main_Debugger_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sync_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sync_clk': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sys_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sync_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sync_clk': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sys_clk': FREQ_HZ bus parameter is missing for output clock interface.
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_Debugger_0_0 to use current project options
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Pipelining_Execution_0/Reset
/Debugger_0/mmu_debug_dout

Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1986.941 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 18
[Tue Nov 19 10:53:09 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
launch_runs impl_1 -jobs 18
[Tue Nov 19 10:55:25 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2126.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2808.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2819.203 ; gain = 832.262
close_design
close_bd_design [get_bd_designs main]
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2849.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2849.059 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2859.531 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2859.531 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2859.531 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.531 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2859.531 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 2859.531 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 2859.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2859.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.688 ; gain = 42.629
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4202.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4202.418 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4202.418 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4202.418 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 4202.418 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4202.418 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4202.418 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 4202.418 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 4202.418 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4202.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 4202.418 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4202.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4202.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

close_design
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4202.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4202.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 4202.418 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4202.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4202.418 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4202.418 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4202.418 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 4202.418 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4202.418 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4202.418 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 4202.418 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 4202.418 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4202.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 5105.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 5105.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 5105.676 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property report_strategy {Timing Closure Reports} [get_runs impl_1]
close_design
reset_run impl_1
launch_runs impl_1 -jobs 18
[Tue Nov 19 13:23:45 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 5105.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 5105.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 5105.676 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property strategy Performance_NetDelay_low [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
set_property report_strategy {Vivado Implementation Default Reports} [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 18
[Tue Nov 19 13:27:43 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 5105.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 5105.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 5105.676 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property strategy Flow_RuntimeOptimized [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
close_design
reset_run impl_1
launch_runs impl_1 -jobs 18
[Tue Nov 19 14:07:33 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 5105.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 5105.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 5105.676 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property strategy Performance_BalanceSLLs [get_runs impl_1]
set_property strategy Flow_AlternateRoutability [get_runs synth_1]
reset_run impl_1
set_property strategy Performance_NetDelay_low [get_runs impl_1]
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
launch_runs synth_1 -jobs 18
[Tue Nov 19 14:20:36 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
launch_runs impl_1 -jobs 18
[Tue Nov 19 14:21:47 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 5105.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 5105.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5105.676 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

close_design
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5105.676 ; gain = 0.000
set_property strategy Performance_ExtraTimingOpt [get_runs impl_1]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
launch_runs impl_1 -jobs 18
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov 19 14:35:42 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
[Tue Nov 19 14:35:43 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 14:47:29 2024
| Host         : BOOK-69BD3QPCMV running 64-bit major release  (build 9200)
| Command      : report_timing_summary
| Design       : main_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (635)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (635)
--------------------------------
 There are 635 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.609      -86.397                     21                 1589        0.060        0.000                      0                 1589        3.000        0.000                       0                   645  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                 ------------       ----------      --------------
CLK100MHZ                             {0.000 5.000}      10.000          100.000         
  Debug_CLK100MHZ_main_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  InstrExec_CLK_main_clk_wiz_0_0      {0.000 5.000}      10.000          100.000         
  InstrLoad_CLK_main_clk_wiz_0_0      {5.000 10.000}     10.000          100.000         
  clkfbout_main_clk_wiz_0_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                           {0.000 5.000}      10.000          100.000         
  Debug_CLK100MHZ_main_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
  InstrExec_CLK_main_clk_wiz_0_0_1    {0.000 5.000}      10.000          100.000         
  InstrLoad_CLK_main_clk_wiz_0_0_1    {5.000 10.000}     10.000          100.000         
  clkfbout_main_clk_wiz_0_0_1         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                               3.000        0.000                       0                     1  
  Debug_CLK100MHZ_main_clk_wiz_0_0          5.338        0.000                      0                  236        0.134        0.000                      0                  236        4.500        0.000                       0                   122  
  InstrExec_CLK_main_clk_wiz_0_0            5.621        0.000                      0                   48        0.150        0.000                      0                   48        3.750        0.000                       0                   349  
  InstrLoad_CLK_main_clk_wiz_0_0            1.027        0.000                      0                  152        0.144        0.000                      0                  152        4.500        0.000                       0                   170  
  clkfbout_main_clk_wiz_0_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                             3.000        0.000                       0                     1  
  Debug_CLK100MHZ_main_clk_wiz_0_0_1        5.338        0.000                      0                  236        0.134        0.000                      0                  236        4.500        0.000                       0                   122  
  InstrExec_CLK_main_clk_wiz_0_0_1          5.621        0.000                      0                   48        0.150        0.000                      0                   48        3.750        0.000                       0                   349  
  InstrLoad_CLK_main_clk_wiz_0_0_1          1.027        0.000                      0                  152        0.144        0.000                      0                  152        4.500        0.000                       0                   170  
  clkfbout_main_clk_wiz_0_0_1                                                                                                                                                           7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
InstrExec_CLK_main_clk_wiz_0_0      Debug_CLK100MHZ_main_clk_wiz_0_0          3.377        0.000                      0                   16        0.502        0.000                      0                   16  
InstrLoad_CLK_main_clk_wiz_0_0      Debug_CLK100MHZ_main_clk_wiz_0_0         -6.609      -85.635                     16                   16        5.533        0.000                      0                   16  
Debug_CLK100MHZ_main_clk_wiz_0_0_1  Debug_CLK100MHZ_main_clk_wiz_0_0          5.338        0.000                      0                  236        0.060        0.000                      0                  236  
InstrExec_CLK_main_clk_wiz_0_0_1    Debug_CLK100MHZ_main_clk_wiz_0_0          3.377        0.000                      0                   16        0.502        0.000                      0                   16  
InstrLoad_CLK_main_clk_wiz_0_0_1    Debug_CLK100MHZ_main_clk_wiz_0_0         -6.609      -85.635                     16                   16        5.533        0.000                      0                   16  
InstrLoad_CLK_main_clk_wiz_0_0      InstrExec_CLK_main_clk_wiz_0_0           -0.327       -0.762                      5                 1170        4.736        0.000                      0                 1170  
InstrExec_CLK_main_clk_wiz_0_0_1    InstrExec_CLK_main_clk_wiz_0_0            5.621        0.000                      0                   48        0.075        0.000                      0                   48  
InstrLoad_CLK_main_clk_wiz_0_0_1    InstrExec_CLK_main_clk_wiz_0_0           -0.327       -0.762                      5                 1170        4.736        0.000                      0                 1170  
InstrExec_CLK_main_clk_wiz_0_0      InstrLoad_CLK_main_clk_wiz_0_0            0.679        0.000                      0                   72        4.836        0.000                      0                   72  
InstrExec_CLK_main_clk_wiz_0_0_1    InstrLoad_CLK_main_clk_wiz_0_0            0.679        0.000                      0                   72        4.836        0.000                      0                   72  
InstrLoad_CLK_main_clk_wiz_0_0_1    InstrLoad_CLK_main_clk_wiz_0_0            1.027        0.000                      0                  152        0.069        0.000                      0                  152  
Debug_CLK100MHZ_main_clk_wiz_0_0    Debug_CLK100MHZ_main_clk_wiz_0_0_1        5.338        0.000                      0                  236        0.060        0.000                      0                  236  
InstrExec_CLK_main_clk_wiz_0_0      Debug_CLK100MHZ_main_clk_wiz_0_0_1        3.377        0.000                      0                   16        0.502        0.000                      0                   16  
InstrLoad_CLK_main_clk_wiz_0_0      Debug_CLK100MHZ_main_clk_wiz_0_0_1       -6.609      -85.635                     16                   16        5.533        0.000                      0                   16  
InstrExec_CLK_main_clk_wiz_0_0_1    Debug_CLK100MHZ_main_clk_wiz_0_0_1        3.377        0.000                      0                   16        0.503        0.000                      0                   16  
InstrLoad_CLK_main_clk_wiz_0_0_1    Debug_CLK100MHZ_main_clk_wiz_0_0_1       -6.609      -85.622                     16                   16        5.534        0.000                      0                   16  
InstrExec_CLK_main_clk_wiz_0_0      InstrExec_CLK_main_clk_wiz_0_0_1          5.621        0.000                      0                   48        0.075        0.000                      0                   48  
InstrLoad_CLK_main_clk_wiz_0_0      InstrExec_CLK_main_clk_wiz_0_0_1         -0.327       -0.762                      5                 1170        4.736        0.000                      0                 1170  
InstrLoad_CLK_main_clk_wiz_0_0_1    InstrExec_CLK_main_clk_wiz_0_0_1         -0.327       -0.758                      5                 1170        4.737        0.000                      0                 1170  
InstrExec_CLK_main_clk_wiz_0_0      InstrLoad_CLK_main_clk_wiz_0_0_1          0.679        0.000                      0                   72        4.836        0.000                      0                   72  
InstrLoad_CLK_main_clk_wiz_0_0      InstrLoad_CLK_main_clk_wiz_0_0_1          1.027        0.000                      0                  152        0.069        0.000                      0                  152  
InstrExec_CLK_main_clk_wiz_0_0_1    InstrLoad_CLK_main_clk_wiz_0_0_1          0.679        0.000                      0                   72        4.837        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.123ns (25.112%)  route 3.349ns (74.888%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.584    -1.555    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/Q
                         net (fo=9, unplaced)         1.006    -0.093    main_i/Debugger_0/U0/rx_instruction_buffer_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.202 r  main_i/Debugger_0/U0/tx_data_buffer[15]_i_10/O
                         net (fo=68, unplaced)        0.992     1.194    main_i/Debugger_0/U0/tx_data_buffer[15]_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     1.318 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_5/O
                         net (fo=1, unplaced)         0.902     2.220    main_i/Debugger_0/U0/tx_data_buffer[10]_i_5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.344 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_4/O
                         net (fo=1, unplaced)         0.449     2.793    main_i/Debugger_0/U0/tx_data_buffer[10]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     2.917 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_1/O
                         net (fo=1, unplaced)         0.000     2.917    main_i/Debugger_0/U0/tx_data_buffer[10]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.531     8.300    
                         clock uncertainty           -0.074     8.226    
                         FDRE (Setup_fdre_C_D)        0.029     8.255    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  5.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.114    -0.928    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.787 r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/Q
                         net (fo=1, unplaced)         0.131    -0.656    main_i/Debugger_0/U0/tx_instruction_buffer[0]
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.558 r  main_i/Debugger_0/U0/tx_data[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.558    main_i/Debugger_0/U0/tx_data[0]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[0]/C
                         clock pessimism              0.280    -0.783    
                         FDRE (Hold_fdre_C_D)         0.091    -0.692    main_i/Debugger_0/U0/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Debug_CLK100MHZ_main_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                main_i/clk_wiz_0/inst/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360              main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 2.329ns (55.163%)  route 1.893ns (44.837%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496    -0.351 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=25, unplaced)        0.806     0.455    main_i/CU_JumpController_0/U0/PC_Current[1]
                         LUT4 (Prop_lut4_I2_O)        0.295     0.750 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, unplaced)         0.000     0.750    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.300 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     1.309    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.423    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.537 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.866 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, unplaced)         0.618     2.484    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
                         LUT3 (Prop_lut3_I0_O)        0.307     2.791 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=2, unplaced)         0.460     3.251    main_i/ProgramCounter_0/U0/Din[15]
                         LUT5 (Prop_lut5_I0_O)        0.124     3.375 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_2/O
                         net (fo=1, unplaced)         0.000     3.375    main_i/ProgramCounter_0/U0/p_0_in[15]
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.439     7.769    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.100     7.869 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.439     8.308    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.700     9.008    
                         clock uncertainty           -0.074     8.934    
                         FDCE (Setup_fdce_C_D)        0.062     8.996    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.928    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045    -0.883 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114    -0.769    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158    -0.611 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.471    main_i/Pipelining_Controller_0/U0/rf_forward[0]
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -1.063    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.056    -1.007 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.259    -0.748    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                         clock pessimism              0.124    -0.624    
                         FDCE (Hold_fdce_C_D)         0.004    -0.620    main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         InstrExec_CLK_main_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                main_i/clk_wiz_0/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@15.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        8.816ns  (logic 1.783ns (20.225%)  route 7.033ns (79.775%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 13.308 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=67, unplaced)        0.831     5.480    main_i/ALU_0/U0/D2[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.775 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11/O
                         net (fo=54, unplaced)        0.986     6.761    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11/O
                         net (fo=2, unplaced)         1.122     8.007    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.131 r  main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8/O
                         net (fo=2, unplaced)         0.913     9.044    main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.168 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.902    10.070    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    10.643    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.767 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, unplaced)         0.920    11.687    main_i/ALU_0/U0/ALU_OUT[5]
                         LUT4 (Prop_lut4_I1_O)        0.124    11.811 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=3, unplaced)         0.437    12.248    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    12.372 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=4, unplaced)         0.473    12.845    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
                         LUT5 (Prop_lut5_I1_O)        0.124    12.969 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=2, unplaced)         0.000    12.969    main_i/Pipelining_Execution_0/U0/Operand1[1]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    16.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.378    11.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.760    12.239    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091    12.330 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.439    12.769    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.100    12.869 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.439    13.308    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                         clock pessimism              0.700    14.008    
                         clock uncertainty           -0.074    13.934    
                         FDRE (Setup_fdre_C_D)        0.062    13.996    main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                  1.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.256ns (63.907%)  route 0.145ns (36.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     4.389 r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/Q
                         net (fo=6, unplaced)         0.145     4.533    main_i/Decoder_0/U0/Instruction[10]
                         LUT6 (Prop_lut6_I5_O)        0.098     4.631 r  main_i/Decoder_0/U0/Immediate[10]_INST_0/O
                         net (fo=1, unplaced)         0.000     4.631    main_i/Pipelining_Execution_0/U0/Immediate[10]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     5.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.410     3.294 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.355     3.649    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029     3.678 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.259     3.937    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.056     3.993 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.259     4.252    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
                         clock pessimism              0.124     4.376    
                         FDRE (Hold_fdre_C_D)         0.112     4.488    main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           4.631    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         InstrLoad_CLK_main_clk_wiz_0_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I               n/a            2.155         10.000      7.845                main_i/clk_wiz_0/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       10.000      203.360              main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
Low Pulse Width   Slow    FDCE/C               n/a            0.500         5.000       4.500                main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         5.000       4.500                main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk_wiz_0_0
  To Clock:  clkfbout_main_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                main_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.123ns (25.112%)  route 3.349ns (74.888%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.584    -1.555    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/Q
                         net (fo=9, unplaced)         1.006    -0.093    main_i/Debugger_0/U0/rx_instruction_buffer_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.202 r  main_i/Debugger_0/U0/tx_data_buffer[15]_i_10/O
                         net (fo=68, unplaced)        0.992     1.194    main_i/Debugger_0/U0/tx_data_buffer[15]_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     1.318 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_5/O
                         net (fo=1, unplaced)         0.902     2.220    main_i/Debugger_0/U0/tx_data_buffer[10]_i_5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.344 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_4/O
                         net (fo=1, unplaced)         0.449     2.793    main_i/Debugger_0/U0/tx_data_buffer[10]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     2.917 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_1/O
                         net (fo=1, unplaced)         0.000     2.917    main_i/Debugger_0/U0/tx_data_buffer[10]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.531     8.300    
                         clock uncertainty           -0.074     8.226    
                         FDRE (Setup_fdre_C_D)        0.029     8.255    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  5.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.114    -0.928    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.787 r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/Q
                         net (fo=1, unplaced)         0.131    -0.656    main_i/Debugger_0/U0/tx_instruction_buffer[0]
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.558 r  main_i/Debugger_0/U0/tx_data[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.558    main_i/Debugger_0/U0/tx_data[0]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[0]/C
                         clock pessimism              0.280    -0.783    
                         FDRE (Hold_fdre_C_D)         0.091    -0.692    main_i/Debugger_0/U0/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Debug_CLK100MHZ_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                main_i/clk_wiz_0/inst/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360              main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 2.329ns (55.163%)  route 1.893ns (44.837%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496    -0.351 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=25, unplaced)        0.806     0.455    main_i/CU_JumpController_0/U0/PC_Current[1]
                         LUT4 (Prop_lut4_I2_O)        0.295     0.750 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, unplaced)         0.000     0.750    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.300 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     1.309    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.423    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.537 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.866 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, unplaced)         0.618     2.484    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
                         LUT3 (Prop_lut3_I0_O)        0.307     2.791 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=2, unplaced)         0.460     3.251    main_i/ProgramCounter_0/U0/Din[15]
                         LUT5 (Prop_lut5_I0_O)        0.124     3.375 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_2/O
                         net (fo=1, unplaced)         0.000     3.375    main_i/ProgramCounter_0/U0/p_0_in[15]
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.439     7.769    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.100     7.869 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.439     8.308    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.700     9.008    
                         clock uncertainty           -0.074     8.934    
                         FDCE (Setup_fdce_C_D)        0.062     8.996    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.928    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045    -0.883 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114    -0.769    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158    -0.611 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.471    main_i/Pipelining_Controller_0/U0/rf_forward[0]
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -1.063    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.056    -1.007 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.259    -0.748    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                         clock pessimism              0.124    -0.624    
                         FDCE (Hold_fdce_C_D)         0.004    -0.620    main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         InstrExec_CLK_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                main_i/clk_wiz_0/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_0_0/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@15.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        8.816ns  (logic 1.783ns (20.225%)  route 7.033ns (79.775%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 13.308 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=67, unplaced)        0.831     5.480    main_i/ALU_0/U0/D2[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.775 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11/O
                         net (fo=54, unplaced)        0.986     6.761    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11/O
                         net (fo=2, unplaced)         1.122     8.007    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.131 r  main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8/O
                         net (fo=2, unplaced)         0.913     9.044    main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.168 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.902    10.070    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    10.643    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.767 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, unplaced)         0.920    11.687    main_i/ALU_0/U0/ALU_OUT[5]
                         LUT4 (Prop_lut4_I1_O)        0.124    11.811 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=3, unplaced)         0.437    12.248    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    12.372 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=4, unplaced)         0.473    12.845    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
                         LUT5 (Prop_lut5_I1_O)        0.124    12.969 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=2, unplaced)         0.000    12.969    main_i/Pipelining_Execution_0/U0/Operand1[1]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    16.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.378    11.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.760    12.239    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091    12.330 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.439    12.769    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.100    12.869 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.439    13.308    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                         clock pessimism              0.700    14.008    
                         clock uncertainty           -0.074    13.934    
                         FDRE (Setup_fdre_C_D)        0.062    13.996    main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                  1.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.256ns (63.907%)  route 0.145ns (36.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     4.389 r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/Q
                         net (fo=6, unplaced)         0.145     4.533    main_i/Decoder_0/U0/Instruction[10]
                         LUT6 (Prop_lut6_I5_O)        0.098     4.631 r  main_i/Decoder_0/U0/Immediate[10]_INST_0/O
                         net (fo=1, unplaced)         0.000     4.631    main_i/Pipelining_Execution_0/U0/Immediate[10]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     5.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.410     3.294 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.355     3.649    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029     3.678 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.259     3.937    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.056     3.993 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.259     4.252    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
                         clock pessimism              0.124     4.376    
                         FDRE (Hold_fdre_C_D)         0.112     4.488    main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           4.631    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         InstrLoad_CLK_main_clk_wiz_0_0_1
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I               n/a            2.155         10.000      7.845                main_i/clk_wiz_0/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       10.000      203.360              main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
Low Pulse Width   Slow    FDCE/C               n/a            0.500         5.000       4.500                main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         5.000       4.500                main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk_wiz_0_0_1
  To Clock:  clkfbout_main_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                main_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.411ns (25.378%)  route 4.149ns (74.622%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496    -0.351 r  main_i/RegFile_0/U0/RegB_reg[0]/Q
                         net (fo=2, unplaced)         0.976     0.625    main_i/RegFile_0/U0/RegB_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.920 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.902     1.822    main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.946 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0/O
                         net (fo=2, unplaced)         0.913     2.859    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     2.983 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=2, unplaced)         0.460     3.443    main_i/Debugger_0/U0/pipeline_operand_1[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     3.567 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_8/O
                         net (fo=1, unplaced)         0.449     4.016    main_i/Debugger_0/U0/tx_data_buffer[0]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.140 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.589    main_i/Debugger_0/U0/tx_data_buffer[0]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     4.713 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.713    main_i/Debugger_0/U0/tx_data_buffer[0]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.486     8.255    
                         clock uncertainty           -0.194     8.061    
                         FDRE (Setup_fdre_C_D)        0.029     8.090    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.090    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                  3.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.301ns (37.881%)  route 0.494ns (62.119%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.928    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045    -0.883 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114    -0.769    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158    -0.611 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/Q
                         net (fo=17, unplaced)        0.304    -0.307    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[4]
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.209 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_5/O
                         net (fo=1, unplaced)         0.189    -0.020    main_i/Debugger_0/U0/tx_data_buffer[4]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.045     0.025 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.025    main_i/Debugger_0/U0/tx_data_buffer[4]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/C
                         clock pessimism              0.301    -0.763    
                         clock uncertainty            0.194    -0.568    
                         FDRE (Hold_fdre_C_D)         0.091    -0.477    main_i/Debugger_0/U0/tx_data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.502    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -6.609ns,  Total Violation      -85.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.609ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        10.546ns  (logic 2.155ns (20.434%)  route 8.391ns (79.566%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=67, unplaced)        0.831     5.480    main_i/ALU_0/U0/D2[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.775 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11/O
                         net (fo=54, unplaced)        0.986     6.761    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11/O
                         net (fo=2, unplaced)         1.122     8.007    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.131 r  main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8/O
                         net (fo=2, unplaced)         0.913     9.044    main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.168 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.902    10.070    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    10.643    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.767 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, unplaced)         0.920    11.687    main_i/ALU_0/U0/ALU_OUT[5]
                         LUT4 (Prop_lut4_I1_O)        0.124    11.811 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=3, unplaced)         0.437    12.248    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    12.372 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=4, unplaced)         0.473    12.845    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
                         LUT5 (Prop_lut5_I1_O)        0.124    12.969 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=2, unplaced)         0.460    13.429    main_i/Debugger_0/U0/pipeline_operand_1[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    13.553 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.002    main_i/Debugger_0/U0/tx_data_buffer[1]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    14.126 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_3/O
                         net (fo=1, unplaced)         0.449    14.575    main_i/Debugger_0/U0/tx_data_buffer[1]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    14.699 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_1/O
                         net (fo=1, unplaced)         0.000    14.699    main_i/Debugger_0/U0/tx_data_buffer[1]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/C
                         clock pessimism              0.486     8.255    
                         clock uncertainty           -0.194     8.061    
                         FDRE (Setup_fdre_C_D)        0.029     8.090    main_i/Debugger_0/U0/tx_data_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.090    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                 -6.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.533ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.825ns  (logic 0.301ns (36.487%)  route 0.524ns (63.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     4.389 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/Q
                         net (fo=3, unplaced)         0.347     4.736    main_i/Debugger_0/U0/alu_op[10]
                         LUT6 (Prop_lut6_I4_O)        0.098     4.834 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_3/O
                         net (fo=1, unplaced)         0.177     5.011    main_i/Debugger_0/U0/tx_data_buffer[10]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.045     5.056 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.056    main_i/Debugger_0/U0/tx_data_buffer[10]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.301    -0.763    
                         clock uncertainty            0.194    -0.568    
                         FDRE (Hold_fdre_C_D)         0.091    -0.477    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           5.056    
  -------------------------------------------------------------------
                         slack                                  5.533    





---------------------------------------------------------------------------------------------------
From Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.123ns (25.112%)  route 3.349ns (74.888%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.584    -1.555    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/Q
                         net (fo=9, unplaced)         1.006    -0.093    main_i/Debugger_0/U0/rx_instruction_buffer_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.202 r  main_i/Debugger_0/U0/tx_data_buffer[15]_i_10/O
                         net (fo=68, unplaced)        0.992     1.194    main_i/Debugger_0/U0/tx_data_buffer[15]_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     1.318 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_5/O
                         net (fo=1, unplaced)         0.902     2.220    main_i/Debugger_0/U0/tx_data_buffer[10]_i_5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.344 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_4/O
                         net (fo=1, unplaced)         0.449     2.793    main_i/Debugger_0/U0/tx_data_buffer[10]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     2.917 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_1/O
                         net (fo=1, unplaced)         0.000     2.917    main_i/Debugger_0/U0/tx_data_buffer[10]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.531     8.300    
                         clock uncertainty           -0.074     8.226    
                         FDRE (Setup_fdre_C_D)        0.029     8.255    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  5.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.114    -0.928    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.787 r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/Q
                         net (fo=1, unplaced)         0.131    -0.656    main_i/Debugger_0/U0/tx_instruction_buffer[0]
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.558 r  main_i/Debugger_0/U0/tx_data[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.558    main_i/Debugger_0/U0/tx_data[0]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[0]/C
                         clock pessimism              0.280    -0.783    
                         clock uncertainty            0.074    -0.709    
                         FDRE (Hold_fdre_C_D)         0.091    -0.618    main_i/Debugger_0/U0/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.411ns (25.378%)  route 4.149ns (74.622%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496    -0.351 r  main_i/RegFile_0/U0/RegB_reg[0]/Q
                         net (fo=2, unplaced)         0.976     0.625    main_i/RegFile_0/U0/RegB_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.920 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.902     1.822    main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.946 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0/O
                         net (fo=2, unplaced)         0.913     2.859    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     2.983 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=2, unplaced)         0.460     3.443    main_i/Debugger_0/U0/pipeline_operand_1[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     3.567 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_8/O
                         net (fo=1, unplaced)         0.449     4.016    main_i/Debugger_0/U0/tx_data_buffer[0]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.140 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.589    main_i/Debugger_0/U0/tx_data_buffer[0]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     4.713 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.713    main_i/Debugger_0/U0/tx_data_buffer[0]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.486     8.255    
                         clock uncertainty           -0.194     8.061    
                         FDRE (Setup_fdre_C_D)        0.029     8.090    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.090    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                  3.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.301ns (37.881%)  route 0.494ns (62.119%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.928    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045    -0.883 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114    -0.769    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158    -0.611 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/Q
                         net (fo=17, unplaced)        0.304    -0.307    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[4]
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.209 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_5/O
                         net (fo=1, unplaced)         0.189    -0.020    main_i/Debugger_0/U0/tx_data_buffer[4]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.045     0.025 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.025    main_i/Debugger_0/U0/tx_data_buffer[4]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/C
                         clock pessimism              0.301    -0.763    
                         clock uncertainty            0.194    -0.568    
                         FDRE (Hold_fdre_C_D)         0.091    -0.477    main_i/Debugger_0/U0/tx_data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.502    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -6.609ns,  Total Violation      -85.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.609ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        10.546ns  (logic 2.155ns (20.434%)  route 8.391ns (79.566%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=67, unplaced)        0.831     5.480    main_i/ALU_0/U0/D2[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.775 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11/O
                         net (fo=54, unplaced)        0.986     6.761    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11/O
                         net (fo=2, unplaced)         1.122     8.007    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.131 r  main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8/O
                         net (fo=2, unplaced)         0.913     9.044    main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.168 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.902    10.070    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    10.643    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.767 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, unplaced)         0.920    11.687    main_i/ALU_0/U0/ALU_OUT[5]
                         LUT4 (Prop_lut4_I1_O)        0.124    11.811 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=3, unplaced)         0.437    12.248    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    12.372 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=4, unplaced)         0.473    12.845    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
                         LUT5 (Prop_lut5_I1_O)        0.124    12.969 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=2, unplaced)         0.460    13.429    main_i/Debugger_0/U0/pipeline_operand_1[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    13.553 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.002    main_i/Debugger_0/U0/tx_data_buffer[1]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    14.126 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_3/O
                         net (fo=1, unplaced)         0.449    14.575    main_i/Debugger_0/U0/tx_data_buffer[1]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    14.699 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_1/O
                         net (fo=1, unplaced)         0.000    14.699    main_i/Debugger_0/U0/tx_data_buffer[1]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/C
                         clock pessimism              0.486     8.255    
                         clock uncertainty           -0.194     8.061    
                         FDRE (Setup_fdre_C_D)        0.029     8.090    main_i/Debugger_0/U0/tx_data_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.090    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                 -6.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.533ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.825ns  (logic 0.301ns (36.487%)  route 0.524ns (63.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     4.389 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/Q
                         net (fo=3, unplaced)         0.347     4.736    main_i/Debugger_0/U0/alu_op[10]
                         LUT6 (Prop_lut6_I4_O)        0.098     4.834 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_3/O
                         net (fo=1, unplaced)         0.177     5.011    main_i/Debugger_0/U0/tx_data_buffer[10]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.045     5.056 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.056    main_i/Debugger_0/U0/tx_data_buffer[10]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.301    -0.763    
                         clock uncertainty            0.194    -0.568    
                         FDRE (Hold_fdre_C_D)         0.091    -0.477    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           5.056    
  -------------------------------------------------------------------
                         slack                                  5.533    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.327ns,  Total Violation       -0.762ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.736ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.327ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        4.836ns  (logic 2.450ns (50.662%)  route 2.386ns (49.338%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=48, unplaced)        0.822     5.471    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     5.766 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, unplaced)         0.477     6.243    main_i/CU_JumpController_0/U0/JMP_Address[0]
                         LUT2 (Prop_lut2_I1_O)        0.118     6.361 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_4/O
                         net (fo=1, unplaced)         0.000     6.361    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_4_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553     6.914 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     6.923    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.037    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.151    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.480 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, unplaced)         0.618     8.098    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
                         LUT3 (Prop_lut3_I0_O)        0.307     8.405 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=2, unplaced)         0.460     8.865    main_i/ProgramCounter_0/U0/Din[15]
                         LUT5 (Prop_lut5_I0_O)        0.124     8.989 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_2/O
                         net (fo=1, unplaced)         0.000     8.989    main_i/ProgramCounter_0/U0/p_0_in[15]
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.439     7.769    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.100     7.869 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.439     8.308    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.486     8.794    
                         clock uncertainty           -0.194     8.600    
                         FDCE (Setup_fdce_C_D)        0.062     8.662    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                 -0.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.736ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.346ns  (logic 0.158ns (45.609%)  route 0.188ns (54.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     4.389 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/Q
                         net (fo=23, unplaced)        0.188     4.577    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/D
                         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -1.063    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.056    -1.007 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.259    -0.748    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/WCLK
                         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/CLK
                         clock pessimism              0.301    -0.448    
                         clock uncertainty            0.194    -0.253    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094    -0.159    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           4.577    
  -------------------------------------------------------------------
                         slack                                  4.736    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 2.329ns (55.163%)  route 1.893ns (44.837%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496    -0.351 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=25, unplaced)        0.806     0.455    main_i/CU_JumpController_0/U0/PC_Current[1]
                         LUT4 (Prop_lut4_I2_O)        0.295     0.750 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, unplaced)         0.000     0.750    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.300 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     1.309    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.423    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.537 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.866 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, unplaced)         0.618     2.484    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
                         LUT3 (Prop_lut3_I0_O)        0.307     2.791 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=2, unplaced)         0.460     3.251    main_i/ProgramCounter_0/U0/Din[15]
                         LUT5 (Prop_lut5_I0_O)        0.124     3.375 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_2/O
                         net (fo=1, unplaced)         0.000     3.375    main_i/ProgramCounter_0/U0/p_0_in[15]
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.439     7.769    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.100     7.869 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.439     8.308    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.700     9.008    
                         clock uncertainty           -0.074     8.934    
                         FDCE (Setup_fdce_C_D)        0.062     8.996    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.124ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.928    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045    -0.883 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114    -0.769    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158    -0.611 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.471    main_i/Pipelining_Controller_0/U0/rf_forward[0]
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -1.063    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.056    -1.007 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.259    -0.748    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                         clock pessimism              0.124    -0.624    
                         clock uncertainty            0.074    -0.550    
                         FDCE (Hold_fdce_C_D)         0.004    -0.546    main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.327ns,  Total Violation       -0.762ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.736ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.327ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        4.836ns  (logic 2.450ns (50.662%)  route 2.386ns (49.338%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=48, unplaced)        0.822     5.471    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     5.766 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, unplaced)         0.477     6.243    main_i/CU_JumpController_0/U0/JMP_Address[0]
                         LUT2 (Prop_lut2_I1_O)        0.118     6.361 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_4/O
                         net (fo=1, unplaced)         0.000     6.361    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_4_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553     6.914 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     6.923    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.037    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.151    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.480 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, unplaced)         0.618     8.098    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
                         LUT3 (Prop_lut3_I0_O)        0.307     8.405 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=2, unplaced)         0.460     8.865    main_i/ProgramCounter_0/U0/Din[15]
                         LUT5 (Prop_lut5_I0_O)        0.124     8.989 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_2/O
                         net (fo=1, unplaced)         0.000     8.989    main_i/ProgramCounter_0/U0/p_0_in[15]
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.439     7.769    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.100     7.869 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.439     8.308    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.486     8.794    
                         clock uncertainty           -0.194     8.600    
                         FDCE (Setup_fdce_C_D)        0.062     8.662    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                 -0.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.736ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.346ns  (logic 0.158ns (45.609%)  route 0.188ns (54.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     4.389 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/Q
                         net (fo=23, unplaced)        0.188     4.577    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/D
                         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -1.063    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.056    -1.007 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.259    -0.748    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/WCLK
                         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/CLK
                         clock pessimism              0.301    -0.448    
                         clock uncertainty            0.194    -0.253    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094    -0.159    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           4.577    
  -------------------------------------------------------------------
                         slack                                  4.736    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.039ns (27.128%)  route 2.791ns (72.872%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 3.308 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496    -0.351 r  main_i/RegFile_0/U0/RegB_reg[0]/Q
                         net (fo=2, unplaced)         0.976     0.625    main_i/RegFile_0/U0/RegB_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.920 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.902     1.822    main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.946 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0/O
                         net (fo=2, unplaced)         0.913     2.859    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     2.983 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=2, unplaced)         0.000     2.983    main_i/Pipelining_Execution_0/U0/Operand1[0]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.378     1.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.760     2.239    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     2.330 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.439     2.769    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.100     2.869 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.439     3.308    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.486     3.794    
                         clock uncertainty           -0.194     3.600    
                         FDRE (Setup_fdre_C_D)        0.062     3.662    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.662    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  0.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.836ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.256ns (55.145%)  route 0.208ns (44.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114    10.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776     8.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     8.932    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     8.958 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114     9.072    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045     9.117 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114     9.231    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     9.389 r  main_i/RegFile_0/U0/RegA_reg[0]/Q
                         net (fo=4, unplaced)         0.208     9.597    main_i/Pipelining_Forwarder_0/U0/CurrentMA[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     9.695 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[0]_INST_0/O
                         net (fo=2, unplaced)         0.000     9.695    main_i/Pipelining_Execution_0/U0/MA[0]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     5.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.410     3.294 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.355     3.649    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029     3.678 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.259     3.937    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.056     3.993 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.259     4.252    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/C
                         clock pessimism              0.301     4.552    
                         clock uncertainty            0.194     4.747    
                         FDRE (Hold_fdre_C_D)         0.112     4.859    main_i/Pipelining_Execution_0/U0/ma_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.859    
                         arrival time                           9.695    
  -------------------------------------------------------------------
                         slack                                  4.836    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.039ns (27.128%)  route 2.791ns (72.872%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 3.308 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496    -0.351 r  main_i/RegFile_0/U0/RegB_reg[0]/Q
                         net (fo=2, unplaced)         0.976     0.625    main_i/RegFile_0/U0/RegB_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.920 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.902     1.822    main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.946 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0/O
                         net (fo=2, unplaced)         0.913     2.859    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     2.983 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=2, unplaced)         0.000     2.983    main_i/Pipelining_Execution_0/U0/Operand1[0]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.378     1.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.760     2.239    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     2.330 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.439     2.769    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.100     2.869 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.439     3.308    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.486     3.794    
                         clock uncertainty           -0.194     3.600    
                         FDRE (Setup_fdre_C_D)        0.062     3.662    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.662    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  0.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.836ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.256ns (55.145%)  route 0.208ns (44.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114    10.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776     8.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     8.932    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     8.958 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114     9.072    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045     9.117 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114     9.231    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     9.389 r  main_i/RegFile_0/U0/RegA_reg[0]/Q
                         net (fo=4, unplaced)         0.208     9.597    main_i/Pipelining_Forwarder_0/U0/CurrentMA[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     9.695 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[0]_INST_0/O
                         net (fo=2, unplaced)         0.000     9.695    main_i/Pipelining_Execution_0/U0/MA[0]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     5.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.410     3.294 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.355     3.649    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029     3.678 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.259     3.937    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.056     3.993 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.259     4.252    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/C
                         clock pessimism              0.301     4.552    
                         clock uncertainty            0.194     4.747    
                         FDRE (Hold_fdre_C_D)         0.112     4.859    main_i/Pipelining_Execution_0/U0/ma_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.859    
                         arrival time                           9.695    
  -------------------------------------------------------------------
                         slack                                  4.836    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@15.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        8.816ns  (logic 1.783ns (20.225%)  route 7.033ns (79.775%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 13.308 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=67, unplaced)        0.831     5.480    main_i/ALU_0/U0/D2[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.775 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11/O
                         net (fo=54, unplaced)        0.986     6.761    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11/O
                         net (fo=2, unplaced)         1.122     8.007    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.131 r  main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8/O
                         net (fo=2, unplaced)         0.913     9.044    main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.168 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.902    10.070    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    10.643    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.767 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, unplaced)         0.920    11.687    main_i/ALU_0/U0/ALU_OUT[5]
                         LUT4 (Prop_lut4_I1_O)        0.124    11.811 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=3, unplaced)         0.437    12.248    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    12.372 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=4, unplaced)         0.473    12.845    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
                         LUT5 (Prop_lut5_I1_O)        0.124    12.969 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=2, unplaced)         0.000    12.969    main_i/Pipelining_Execution_0/U0/Operand1[1]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    16.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.378    11.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.760    12.239    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091    12.330 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.439    12.769    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.100    12.869 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.439    13.308    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                         clock pessimism              0.700    14.008    
                         clock uncertainty           -0.074    13.934    
                         FDRE (Setup_fdre_C_D)        0.062    13.996    main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                  1.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.256ns (63.907%)  route 0.145ns (36.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.124ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     4.389 r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/Q
                         net (fo=6, unplaced)         0.145     4.533    main_i/Decoder_0/U0/Instruction[10]
                         LUT6 (Prop_lut6_I5_O)        0.098     4.631 r  main_i/Decoder_0/U0/Immediate[10]_INST_0/O
                         net (fo=1, unplaced)         0.000     4.631    main_i/Pipelining_Execution_0/U0/Immediate[10]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     5.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.410     3.294 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.355     3.649    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029     3.678 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.259     3.937    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.056     3.993 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.259     4.252    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
                         clock pessimism              0.124     4.376    
                         clock uncertainty            0.074     4.450    
                         FDRE (Hold_fdre_C_D)         0.112     4.562    main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           4.631    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.123ns (25.112%)  route 3.349ns (74.888%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.584    -1.555    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.099 r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/Q
                         net (fo=9, unplaced)         1.006    -0.093    main_i/Debugger_0/U0/rx_instruction_buffer_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.202 r  main_i/Debugger_0/U0/tx_data_buffer[15]_i_10/O
                         net (fo=68, unplaced)        0.992     1.194    main_i/Debugger_0/U0/tx_data_buffer[15]_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     1.318 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_5/O
                         net (fo=1, unplaced)         0.902     2.220    main_i/Debugger_0/U0/tx_data_buffer[10]_i_5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.344 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_4/O
                         net (fo=1, unplaced)         0.449     2.793    main_i/Debugger_0/U0/tx_data_buffer[10]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     2.917 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_1/O
                         net (fo=1, unplaced)         0.000     2.917    main_i/Debugger_0/U0/tx_data_buffer[10]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.531     8.300    
                         clock uncertainty           -0.074     8.226    
                         FDRE (Setup_fdre_C_D)        0.029     8.255    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  5.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - Debug_CLK100MHZ_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.114    -0.928    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.787 r  main_i/Debugger_0/U0/tx_instruction_buffer_reg[0]/Q
                         net (fo=1, unplaced)         0.131    -0.656    main_i/Debugger_0/U0/tx_instruction_buffer[0]
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.558 r  main_i/Debugger_0/U0/tx_data[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.558    main_i/Debugger_0/U0/tx_data[0]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[0]/C
                         clock pessimism              0.280    -0.783    
                         clock uncertainty            0.074    -0.709    
                         FDRE (Hold_fdre_C_D)         0.091    -0.618    main_i/Debugger_0/U0/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.411ns (25.378%)  route 4.149ns (74.622%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496    -0.351 r  main_i/RegFile_0/U0/RegB_reg[0]/Q
                         net (fo=2, unplaced)         0.976     0.625    main_i/RegFile_0/U0/RegB_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.920 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.902     1.822    main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.946 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0/O
                         net (fo=2, unplaced)         0.913     2.859    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     2.983 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=2, unplaced)         0.460     3.443    main_i/Debugger_0/U0/pipeline_operand_1[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     3.567 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_8/O
                         net (fo=1, unplaced)         0.449     4.016    main_i/Debugger_0/U0/tx_data_buffer[0]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.140 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.589    main_i/Debugger_0/U0/tx_data_buffer[0]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     4.713 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.713    main_i/Debugger_0/U0/tx_data_buffer[0]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.486     8.255    
                         clock uncertainty           -0.194     8.061    
                         FDRE (Setup_fdre_C_D)        0.029     8.090    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.090    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                  3.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.301ns (37.881%)  route 0.494ns (62.119%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.928    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045    -0.883 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114    -0.769    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158    -0.611 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/Q
                         net (fo=17, unplaced)        0.304    -0.307    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[4]
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.209 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_5/O
                         net (fo=1, unplaced)         0.189    -0.020    main_i/Debugger_0/U0/tx_data_buffer[4]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.045     0.025 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.025    main_i/Debugger_0/U0/tx_data_buffer[4]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/C
                         clock pessimism              0.301    -0.763    
                         clock uncertainty            0.194    -0.568    
                         FDRE (Hold_fdre_C_D)         0.091    -0.477    main_i/Debugger_0/U0/tx_data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.502    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :           16  Failing Endpoints,  Worst Slack       -6.609ns,  Total Violation      -85.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.609ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        10.546ns  (logic 2.155ns (20.434%)  route 8.391ns (79.566%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=67, unplaced)        0.831     5.480    main_i/ALU_0/U0/D2[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.775 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11/O
                         net (fo=54, unplaced)        0.986     6.761    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11/O
                         net (fo=2, unplaced)         1.122     8.007    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.131 r  main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8/O
                         net (fo=2, unplaced)         0.913     9.044    main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.168 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.902    10.070    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    10.643    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.767 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, unplaced)         0.920    11.687    main_i/ALU_0/U0/ALU_OUT[5]
                         LUT4 (Prop_lut4_I1_O)        0.124    11.811 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=3, unplaced)         0.437    12.248    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    12.372 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=4, unplaced)         0.473    12.845    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
                         LUT5 (Prop_lut5_I1_O)        0.124    12.969 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=2, unplaced)         0.460    13.429    main_i/Debugger_0/U0/pipeline_operand_1[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    13.553 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.002    main_i/Debugger_0/U0/tx_data_buffer[1]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    14.126 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_3/O
                         net (fo=1, unplaced)         0.449    14.575    main_i/Debugger_0/U0/tx_data_buffer[1]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    14.699 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_1/O
                         net (fo=1, unplaced)         0.000    14.699    main_i/Debugger_0/U0/tx_data_buffer[1]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/C
                         clock pessimism              0.486     8.255    
                         clock uncertainty           -0.194     8.061    
                         FDRE (Setup_fdre_C_D)        0.029     8.090    main_i/Debugger_0/U0/tx_data_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.090    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                 -6.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.533ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.825ns  (logic 0.301ns (36.487%)  route 0.524ns (63.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     4.389 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/Q
                         net (fo=3, unplaced)         0.347     4.736    main_i/Debugger_0/U0/alu_op[10]
                         LUT6 (Prop_lut6_I4_O)        0.098     4.834 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_3/O
                         net (fo=1, unplaced)         0.177     5.011    main_i/Debugger_0/U0/tx_data_buffer[10]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.045     5.056 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.056    main_i/Debugger_0/U0/tx_data_buffer[10]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.301    -0.763    
                         clock uncertainty            0.194    -0.568    
                         FDRE (Hold_fdre_C_D)         0.091    -0.477    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           5.056    
  -------------------------------------------------------------------
                         slack                                  5.533    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.411ns (25.378%)  route 4.149ns (74.622%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496    -0.351 r  main_i/RegFile_0/U0/RegB_reg[0]/Q
                         net (fo=2, unplaced)         0.976     0.625    main_i/RegFile_0/U0/RegB_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.920 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.902     1.822    main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.946 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0/O
                         net (fo=2, unplaced)         0.913     2.859    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     2.983 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=2, unplaced)         0.460     3.443    main_i/Debugger_0/U0/pipeline_operand_1[0]
                         LUT6 (Prop_lut6_I3_O)        0.124     3.567 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_8/O
                         net (fo=1, unplaced)         0.449     4.016    main_i/Debugger_0/U0/tx_data_buffer[0]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.140 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_3/O
                         net (fo=1, unplaced)         0.449     4.589    main_i/Debugger_0/U0/tx_data_buffer[0]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     4.713 r  main_i/Debugger_0/U0/tx_data_buffer[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.713    main_i/Debugger_0/U0/tx_data_buffer[0]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.486     8.255    
                         clock uncertainty           -0.194     8.061    
                         FDRE (Setup_fdre_C_D)        0.029     8.090    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.090    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                  3.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.301ns (37.881%)  route 0.494ns (62.119%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.928    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045    -0.883 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114    -0.769    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158    -0.611 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[4]/Q
                         net (fo=17, unplaced)        0.304    -0.307    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[4]
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.209 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_5/O
                         net (fo=1, unplaced)         0.189    -0.020    main_i/Debugger_0/U0/tx_data_buffer[4]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.045     0.025 r  main_i/Debugger_0/U0/tx_data_buffer[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.025    main_i/Debugger_0/U0/tx_data_buffer[4]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[4]/C
                         clock pessimism              0.301    -0.763    
                         clock uncertainty            0.194    -0.569    
                         FDRE (Hold_fdre_C_D)         0.091    -0.478    main_i/Debugger_0/U0/tx_data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.503    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  Debug_CLK100MHZ_main_clk_wiz_0_0_1

Setup :           16  Failing Endpoints,  Worst Slack       -6.609ns,  Total Violation      -85.622ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.609ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        10.546ns  (logic 2.155ns (20.434%)  route 8.391ns (79.566%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 7.769 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=67, unplaced)        0.831     5.480    main_i/ALU_0/U0/D2[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.775 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11/O
                         net (fo=54, unplaced)        0.986     6.761    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11/O
                         net (fo=2, unplaced)         1.122     8.007    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.131 r  main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8/O
                         net (fo=2, unplaced)         0.913     9.044    main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.168 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.902    10.070    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    10.643    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.767 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, unplaced)         0.920    11.687    main_i/ALU_0/U0/ALU_OUT[5]
                         LUT4 (Prop_lut4_I1_O)        0.124    11.811 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=3, unplaced)         0.437    12.248    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    12.372 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=4, unplaced)         0.473    12.845    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
                         LUT5 (Prop_lut5_I1_O)        0.124    12.969 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=2, unplaced)         0.460    13.429    main_i/Debugger_0/U0/pipeline_operand_1[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    13.553 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.002    main_i/Debugger_0/U0/tx_data_buffer[1]_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    14.126 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_3/O
                         net (fo=1, unplaced)         0.449    14.575    main_i/Debugger_0/U0/tx_data_buffer[1]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    14.699 r  main_i/Debugger_0/U0/tx_data_buffer[1]_i_1/O
                         net (fo=1, unplaced)         0.000    14.699    main_i/Debugger_0/U0/tx_data_buffer[1]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.439     7.769    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[1]/C
                         clock pessimism              0.486     8.255    
                         clock uncertainty           -0.194     8.061    
                         FDRE (Setup_fdre_C_D)        0.029     8.090    main_i/Debugger_0/U0/tx_data_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.090    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                 -6.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Debug_CLK100MHZ_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Debug_CLK100MHZ_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.825ns  (logic 0.301ns (36.487%)  route 0.524ns (63.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     4.389 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/Q
                         net (fo=3, unplaced)         0.347     4.736    main_i/Debugger_0/U0/alu_op[10]
                         LUT6 (Prop_lut6_I4_O)        0.098     4.834 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_3/O
                         net (fo=1, unplaced)         0.177     5.011    main_i/Debugger_0/U0/tx_data_buffer[10]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.045     5.056 r  main_i/Debugger_0/U0/tx_data_buffer[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.056    main_i/Debugger_0/U0/tx_data_buffer[10]_i_1_n_0
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Debug_CLK100MHZ_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/Debug_CLK100MHZ_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=120, unplaced)       0.259    -1.063    main_i/Debugger_0/U0/clk
                         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[10]/C
                         clock pessimism              0.301    -0.763    
                         clock uncertainty            0.194    -0.569    
                         FDRE (Hold_fdre_C_D)         0.091    -0.478    main_i/Debugger_0/U0/tx_data_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           5.056    
  -------------------------------------------------------------------
                         slack                                  5.534    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@10.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 2.329ns (55.163%)  route 1.893ns (44.837%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496    -0.351 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=25, unplaced)        0.806     0.455    main_i/CU_JumpController_0/U0/PC_Current[1]
                         LUT4 (Prop_lut4_I2_O)        0.295     0.750 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7/O
                         net (fo=1, unplaced)         0.000     0.750    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.300 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     1.309    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.423 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.423    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.537 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     1.537    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     1.866 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, unplaced)         0.618     2.484    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
                         LUT3 (Prop_lut3_I0_O)        0.307     2.791 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=2, unplaced)         0.460     3.251    main_i/ProgramCounter_0/U0/Din[15]
                         LUT5 (Prop_lut5_I0_O)        0.124     3.375 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_2/O
                         net (fo=1, unplaced)         0.000     3.375    main_i/ProgramCounter_0/U0/p_0_in[15]
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.439     7.769    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.100     7.869 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.439     8.308    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.700     9.008    
                         clock uncertainty           -0.074     8.934    
                         FDCE (Setup_fdce_C_D)        0.062     8.996    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.124ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.928    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045    -0.883 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114    -0.769    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158    -0.611 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/Q
                         net (fo=1, unplaced)         0.141    -0.471    main_i/Pipelining_Controller_0/U0/rf_forward[0]
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -1.063    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.056    -1.007 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.259    -0.748    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                         clock pessimism              0.124    -0.624    
                         clock uncertainty            0.074    -0.550    
                         FDCE (Hold_fdce_C_D)         0.004    -0.546    main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.327ns,  Total Violation       -0.762ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.736ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.327ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        4.836ns  (logic 2.450ns (50.662%)  route 2.386ns (49.338%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=48, unplaced)        0.822     5.471    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     5.766 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, unplaced)         0.477     6.243    main_i/CU_JumpController_0/U0/JMP_Address[0]
                         LUT2 (Prop_lut2_I1_O)        0.118     6.361 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_4/O
                         net (fo=1, unplaced)         0.000     6.361    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_4_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553     6.914 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     6.923    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.037    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.151    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.480 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, unplaced)         0.618     8.098    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
                         LUT3 (Prop_lut3_I0_O)        0.307     8.405 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=2, unplaced)         0.460     8.865    main_i/ProgramCounter_0/U0/Din[15]
                         LUT5 (Prop_lut5_I0_O)        0.124     8.989 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_2/O
                         net (fo=1, unplaced)         0.000     8.989    main_i/ProgramCounter_0/U0/p_0_in[15]
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.439     7.769    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.100     7.869 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.439     8.308    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.486     8.794    
                         clock uncertainty           -0.194     8.600    
                         FDCE (Setup_fdce_C_D)        0.062     8.662    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                 -0.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.736ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.346ns  (logic 0.158ns (45.609%)  route 0.188ns (54.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     4.389 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/Q
                         net (fo=23, unplaced)        0.188     4.577    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/D
                         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -1.063    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.056    -1.007 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.259    -0.748    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/WCLK
                         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/CLK
                         clock pessimism              0.301    -0.448    
                         clock uncertainty            0.194    -0.253    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094    -0.159    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           4.577    
  -------------------------------------------------------------------
                         slack                                  4.736    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrExec_CLK_main_clk_wiz_0_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.327ns,  Total Violation       -0.758ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.737ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.327ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@10.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        4.836ns  (logic 2.450ns (50.662%)  route 2.386ns (49.338%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 8.308 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/Q
                         net (fo=48, unplaced)        0.822     5.471    main_i/CU_JumpDestinationSe_0/U0/Register1[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     5.766 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[0]_INST_0/O
                         net (fo=5, unplaced)         0.477     6.243    main_i/CU_JumpController_0/U0/JMP_Address[0]
                         LUT2 (Prop_lut2_I1_O)        0.118     6.361 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_4/O
                         net (fo=1, unplaced)         0.000     6.361    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_4_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553     6.914 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     6.923    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.037    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.151    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.480 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[3]
                         net (fo=1, unplaced)         0.618     8.098    main_i/CU_JumpController_0/U0/relative_jump_destination[15]
                         LUT3 (Prop_lut3_I0_O)        0.307     8.405 r  main_i/CU_JumpController_0/U0/PC_Next[15]_INST_0/O
                         net (fo=2, unplaced)         0.460     8.865    main_i/ProgramCounter_0/U0/Din[15]
                         LUT5 (Prop_lut5_I0_O)        0.124     8.989 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_2/O
                         net (fo=1, unplaced)         0.000     8.989    main_i/ProgramCounter_0/U0/p_0_in[15]
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.239    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     7.330 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.439     7.769    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.100     7.869 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.439     8.308    main_i/ProgramCounter_0/U0/InstrExec_CLK
                         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.486     8.794    
                         clock uncertainty           -0.194     8.600    
                         FDCE (Setup_fdce_C_D)        0.062     8.662    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                 -0.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.737ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             InstrExec_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns - InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns)
  Data Path Delay:        0.346ns  (logic 0.158ns (45.609%)  route 0.188ns (54.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     4.389 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[14]/Q
                         net (fo=23, unplaced)        0.188     4.577    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/D
                         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -1.063    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.056    -1.007 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.259    -0.748    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/WCLK
                         RAMS64E                                      r  main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A/CLK
                         clock pessimism              0.301    -0.448    
                         clock uncertainty            0.194    -0.254    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094    -0.160    main_i/RAM_Placeholder_0/U0/s_memContents_reg_0_255_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           4.577    
  -------------------------------------------------------------------
                         slack                                  4.737    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.039ns (27.128%)  route 2.791ns (72.872%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 3.308 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496    -0.351 r  main_i/RegFile_0/U0/RegB_reg[0]/Q
                         net (fo=2, unplaced)         0.976     0.625    main_i/RegFile_0/U0/RegB_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.920 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.902     1.822    main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.946 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0/O
                         net (fo=2, unplaced)         0.913     2.859    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     2.983 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=2, unplaced)         0.000     2.983    main_i/Pipelining_Execution_0/U0/Operand1[0]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.378     1.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.760     2.239    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     2.330 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.439     2.769    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.100     2.869 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.439     3.308    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.486     3.794    
                         clock uncertainty           -0.194     3.600    
                         FDRE (Setup_fdre_C_D)        0.062     3.662    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.662    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  0.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.836ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.256ns (55.145%)  route 0.208ns (44.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114    10.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776     8.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     8.932    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     8.958 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114     9.072    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045     9.117 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114     9.231    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     9.389 r  main_i/RegFile_0/U0/RegA_reg[0]/Q
                         net (fo=4, unplaced)         0.208     9.597    main_i/Pipelining_Forwarder_0/U0/CurrentMA[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     9.695 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[0]_INST_0/O
                         net (fo=2, unplaced)         0.000     9.695    main_i/Pipelining_Execution_0/U0/MA[0]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     5.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.410     3.294 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.355     3.649    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029     3.678 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.259     3.937    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.056     3.993 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.259     4.252    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/C
                         clock pessimism              0.301     4.552    
                         clock uncertainty            0.194     4.747    
                         FDRE (Hold_fdre_C_D)         0.112     4.859    main_i/Pipelining_Execution_0/U0/ma_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.859    
                         arrival time                           9.695    
  -------------------------------------------------------------------
                         slack                                  4.836    





---------------------------------------------------------------------------------------------------
From Clock:  InstrLoad_CLK_main_clk_wiz_0_0
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@15.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        8.816ns  (logic 1.783ns (20.225%)  route 7.033ns (79.775%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 13.308 - 15.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 4.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     7.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.108     1.965 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.800     2.765    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096     2.861 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.584     3.445    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.124     3.569 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.584     4.153    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     4.649 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/Q
                         net (fo=67, unplaced)        0.831     5.480    main_i/ALU_0/U0/D2[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.775 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11/O
                         net (fo=54, unplaced)        0.986     6.761    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11/O
                         net (fo=2, unplaced)         1.122     8.007    main_i/ALU_0/U0/ALU_OUT[8]_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.131 r  main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8/O
                         net (fo=2, unplaced)         0.913     9.044    main_i/ALU_0/U0/ALU_OUT[5]_INST_0_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.168 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.902    10.070    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    10.643    main_i/ALU_0/U0/ALU_OUT[6]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.767 f  main_i/ALU_0/U0/ALU_OUT[6]_INST_0/O
                         net (fo=3, unplaced)         0.920    11.687    main_i/ALU_0/U0/ALU_OUT[5]
                         LUT4 (Prop_lut4_I1_O)        0.124    11.811 f  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=3, unplaced)         0.437    12.248    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    12.372 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0/O
                         net (fo=4, unplaced)         0.473    12.845    main_i/Pipelining_Forwarder_0/U0/ExecutionFlags[1]
                         LUT5 (Prop_lut5_I1_O)        0.124    12.969 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=2, unplaced)         0.000    12.969    main_i/Pipelining_Execution_0/U0/Operand1[1]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    16.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.378    11.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.760    12.239    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091    12.330 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.439    12.769    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.100    12.869 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.439    13.308    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C
                         clock pessimism              0.700    14.008    
                         clock uncertainty           -0.074    13.934    
                         FDRE (Setup_fdre_C_D)        0.062    13.996    main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                  1.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by InstrLoad_CLK_main_clk_wiz_0_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrLoad_CLK_main_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.256ns (63.907%)  route 0.145ns (36.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.769ns = ( 4.231 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.124ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrLoad_CLK_main_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     5.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.776     3.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.337     3.932    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     3.958 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.114     4.072    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.045     4.117 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.114     4.231    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
                         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     4.389 r  main_i/Pipelining_Controller_0/U0/output_buffer_reg[10]/Q
                         net (fo=6, unplaced)         0.145     4.533    main_i/Decoder_0/U0/Instruction[10]
                         LUT6 (Prop_lut6_I5_O)        0.098     4.631 r  main_i/Decoder_0/U0/Immediate[10]_INST_0/O
                         net (fo=1, unplaced)         0.000     4.631    main_i/Pipelining_Execution_0/U0/Immediate[10]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     5.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.410     3.294 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.355     3.649    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029     3.678 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.259     3.937    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.056     3.993 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.259     4.252    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]/C
                         clock pessimism              0.124     4.376    
                         clock uncertainty            0.074     4.450    
                         FDRE (Hold_fdre_C_D)         0.112     4.562    main_i/Pipelining_Execution_0/U0/immediate_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           4.631    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  InstrExec_CLK_main_clk_wiz_0_0_1
  To Clock:  InstrLoad_CLK_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 main_i/RegFile_0/U0/RegB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.039ns (27.128%)  route 2.791ns (72.872%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 3.308 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.124    -1.431 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.584    -0.847    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegB_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496    -0.351 r  main_i/RegFile_0/U0/RegB_reg[0]/Q
                         net (fo=2, unplaced)         0.976     0.625    main_i/RegFile_0/U0/RegB_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.920 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.902     1.822    main_i/RegFile_0/U0/Reg1_data[0]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.946 r  main_i/RegFile_0/U0/Reg1_data[0]_INST_0/O
                         net (fo=2, unplaced)         0.913     2.859    main_i/Pipelining_Forwarder_0/U0/CurrentOperand1[0]
                         LUT5 (Prop_lut5_I0_O)        0.124     2.983 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=2, unplaced)         0.000     2.983    main_i/Pipelining_Execution_0/U0/Operand1[0]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.857    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -5.378     1.480 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.760     2.239    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.091     2.330 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.439     2.769    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.100     2.869 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.439     3.308    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C
                         clock pessimism              0.486     3.794    
                         clock uncertainty           -0.194     3.600    
                         FDRE (Setup_fdre_C_D)        0.062     3.662    main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
  -------------------------------------------------------------------
                         required time                          3.662    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  0.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (arrival time - required time)
  Source:                 main_i/RegFile_0/U0/RegA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by InstrExec_CLK_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by InstrLoad_CLK_main_clk_wiz_0_0_1  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             InstrLoad_CLK_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (InstrLoad_CLK_main_clk_wiz_0_0_1 rise@5.000ns - InstrExec_CLK_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.464ns  (logic 0.256ns (55.145%)  route 0.208ns (44.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock InstrExec_CLK_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114    10.371    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776     8.595 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     8.932    main_i/clk_wiz_0/inst/InstrExec_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.026     8.958 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114     9.072    main_i/ClockDisabler_0/InstrExec_CLK_in
                         LUT2 (Prop_lut2_I0_O)        0.045     9.117 r  main_i/ClockDisabler_0/InstrExec_CLK_out_INST_0/O
                         net (fo=347, unplaced)       0.114     9.231    main_i/RegFile_0/U0/clk
                         FDRE                                         r  main_i/RegFile_0/U0/RegA_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     9.389 r  main_i/RegFile_0/U0/RegA_reg[0]/Q
                         net (fo=4, unplaced)         0.208     9.597    main_i/Pipelining_Forwarder_0/U0/CurrentMA[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     9.695 r  main_i/Pipelining_Forwarder_0/U0/ForwardedMA[0]_INST_0/O
                         net (fo=2, unplaced)         0.000     9.695    main_i/Pipelining_Execution_0/U0/MA[0]
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock InstrLoad_CLK_main_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     5.704    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.410     3.294 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, unplaced)         0.355     3.649    main_i/clk_wiz_0/inst/InstrLoad_CLK_main_clk_wiz_0_0
                         BUFG (Prop_bufg_I_O)         0.029     3.678 r  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, unplaced)         0.259     3.937    main_i/ClockDisabler_0/InstrLoad_CLK_in
                         LUT2 (Prop_lut2_I1_O)        0.056     3.993 r  main_i/ClockDisabler_0/InstrLoad_CLK_out_INST_0/O
                         net (fo=168, unplaced)       0.259     4.252    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
                         FDRE                                         r  main_i/Pipelining_Execution_0/U0/ma_s_reg[0]/C
                         clock pessimism              0.301     4.552    
                         clock uncertainty            0.194     4.746    
                         FDRE (Hold_fdre_C_D)         0.112     4.858    main_i/Pipelining_Execution_0/U0/ma_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.858    
                         arrival time                           9.695    
  -------------------------------------------------------------------
                         slack                                  4.837    





close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5105.676 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 5105.676 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 5105.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 5105.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5105.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5105.676 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
Reading block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>...
Adding component instance block -- xilinx.com:module_ref:Pipelining_Controller:1.0 - Pipelining_Controller_0
Adding component instance block -- xilinx.com:module_ref:ProgramCounter:1.0 - ProgramCounter_0
Adding component instance block -- xilinx.com:module_ref:CU_Decoder:1.0 - CU_Decoder_0
Adding component instance block -- xilinx.com:module_ref:Decoder:1.0 - Decoder_0
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_Forwarder:1.0 - Pipelining_Forwarder_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_ExecutionStage:1.0 - Pipelining_Execution_0
Adding component instance block -- xilinx.com:module_ref:CU_RAMAddressController:1.0 - CU_RAMAddressControl_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:CU_ImmediateManipulator:1.0 - CU_ImmediateManipula_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpDestinationSelector:1.0 - CU_JumpDestinationSe_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpController:1.0 - CU_JumpController_0
Adding component instance block -- xilinx.com:module_ref:CU_WriteSelector:1.0 - CU_WriteSelector_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_WriteBackStage:1.0 - Pipelining_WriteBack_0
Adding component instance block -- xilinx.com:module_ref:IROM:1.0 - IROM_0
Adding component instance block -- xilinx.com:module_ref:RAM_Placeholder:1.0 - RAM_Placeholder_0
Adding component instance block -- xilinx.com:module_ref:ALU_FLAG_PACKER:1.0 - ALU_FLAG_PACKER_0
Adding component instance block -- xilinx.com:module_ref:RX_UART:1.0 - RX_UART_0
Adding component instance block -- xilinx.com:module_ref:TX_UART:1.0 - TX_UART_0
Adding component instance block -- xilinx.com:module_ref:Debugger:1.0 - Debugger_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:ClockDisabler:1.0 - ClockDisabler_0
Successfully read diagram <main> from block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>
update_module_reference main_Debugger_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sync_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sync_clk': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sys_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sync_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sync_clk': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sys_clk': FREQ_HZ bus parameter is missing for output clock interface.
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_Debugger_0_0 to use current project options
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
launch_runs impl_1 -jobs 18
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Pipelining_Execution_0/Reset
/Debugger_0/mmu_debug_dout

Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
[Tue Nov 19 15:11:29 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
[Tue Nov 19 15:11:29 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
close_bd_design [get_bd_designs main]
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5178.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5178.016 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5178.016 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5178.016 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 5178.016 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5178.016 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 5178.016 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 5178.016 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 5178.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5178.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5178.016 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 5178.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5178.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

close_design
close_design
set_property strategy Flow_RunPostRoutePhysOpt [get_runs impl_1]
reset_run impl_1
update_module_reference main_Debugger_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sync_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sync_clk': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sys_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sync_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mmu_debug_sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sync_clk': FREQ_HZ bus parameter is missing for output clock interface.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'mmu_debug_sys_clk': FREQ_HZ bus parameter is missing for output clock interface.
Reading block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>...
Adding component instance block -- xilinx.com:module_ref:Pipelining_Controller:1.0 - Pipelining_Controller_0
Adding component instance block -- xilinx.com:module_ref:ProgramCounter:1.0 - ProgramCounter_0
Adding component instance block -- xilinx.com:module_ref:CU_Decoder:1.0 - CU_Decoder_0
Adding component instance block -- xilinx.com:module_ref:Decoder:1.0 - Decoder_0
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_Forwarder:1.0 - Pipelining_Forwarder_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_ExecutionStage:1.0 - Pipelining_Execution_0
Adding component instance block -- xilinx.com:module_ref:CU_RAMAddressController:1.0 - CU_RAMAddressControl_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:CU_ImmediateManipulator:1.0 - CU_ImmediateManipula_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpDestinationSelector:1.0 - CU_JumpDestinationSe_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpController:1.0 - CU_JumpController_0
Adding component instance block -- xilinx.com:module_ref:CU_WriteSelector:1.0 - CU_WriteSelector_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_WriteBackStage:1.0 - Pipelining_WriteBack_0
Adding component instance block -- xilinx.com:module_ref:IROM:1.0 - IROM_0
Adding component instance block -- xilinx.com:module_ref:RAM_Placeholder:1.0 - RAM_Placeholder_0
Adding component instance block -- xilinx.com:module_ref:ALU_FLAG_PACKER:1.0 - ALU_FLAG_PACKER_0
Adding component instance block -- xilinx.com:module_ref:RX_UART:1.0 - RX_UART_0
Adding component instance block -- xilinx.com:module_ref:TX_UART:1.0 - TX_UART_0
Adding component instance block -- xilinx.com:module_ref:Debugger:1.0 - Debugger_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:ClockDisabler:1.0 - ClockDisabler_0
Successfully read diagram <main> from block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_Debugger_0_0 to use current project options
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
launch_runs impl_1 -jobs 18
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Pipelining_Execution_0/Reset
/Debugger_0/mmu_debug_dout

Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
[Tue Nov 19 15:46:08 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
[Tue Nov 19 15:46:08 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
close_bd_design [get_bd_designs main]
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
Reading block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>...
Adding component instance block -- xilinx.com:module_ref:Pipelining_Controller:1.0 - Pipelining_Controller_0
Adding component instance block -- xilinx.com:module_ref:ProgramCounter:1.0 - ProgramCounter_0
Adding component instance block -- xilinx.com:module_ref:CU_Decoder:1.0 - CU_Decoder_0
Adding component instance block -- xilinx.com:module_ref:Decoder:1.0 - Decoder_0
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_Forwarder:1.0 - Pipelining_Forwarder_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_ExecutionStage:1.0 - Pipelining_Execution_0
Adding component instance block -- xilinx.com:module_ref:CU_RAMAddressController:1.0 - CU_RAMAddressControl_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:CU_ImmediateManipulator:1.0 - CU_ImmediateManipula_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpDestinationSelector:1.0 - CU_JumpDestinationSe_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpController:1.0 - CU_JumpController_0
Adding component instance block -- xilinx.com:module_ref:CU_WriteSelector:1.0 - CU_WriteSelector_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_WriteBackStage:1.0 - Pipelining_WriteBack_0
Adding component instance block -- xilinx.com:module_ref:IROM:1.0 - IROM_0
Adding component instance block -- xilinx.com:module_ref:RAM_Placeholder:1.0 - RAM_Placeholder_0
Adding component instance block -- xilinx.com:module_ref:ALU_FLAG_PACKER:1.0 - ALU_FLAG_PACKER_0
Adding component instance block -- xilinx.com:module_ref:RX_UART:1.0 - RX_UART_0
Adding component instance block -- xilinx.com:module_ref:TX_UART:1.0 - TX_UART_0
Adding component instance block -- xilinx.com:module_ref:Debugger:1.0 - Debugger_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:ClockDisabler:1.0 - ClockDisabler_0
Successfully read diagram <main> from block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>
update_module_reference main_ALU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_ALU_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'ALU_OPP' width 4 differs from original width 16
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CLK'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'main_ALU_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'main_ALU_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
connect_bd_net [get_bd_pins ALU_0/CLK] [get_bd_pins clk_wiz_0/InstrExec_CLK]
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Pipelining_Execution_0/Reset
/Debugger_0/mmu_debug_dout

Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ALU_0/ALU_OPP'(4) to pin '/Pipelining_Execution_0/Immediate_out'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ALU_0/ALU_OPP'(4) to pin '/Pipelining_Execution_0/Immediate_out'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
launch_runs impl_1 -jobs 18
[Tue Nov 19 15:59:15 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
[Tue Nov 19 15:59:15 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
close_bd_design [get_bd_designs main]
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5178.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5178.016 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5178.016 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 5178.016 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5178.016 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5178.016 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5178.016 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 5178.016 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 5178.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5178.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5178.016 ; gain = 0.000
WARNING: [Power 33-325] Unable to locate instance 'main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1' in design.
WARNING: [Power 33-325] Unable to locate instance 'main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_7' in design.
WARNING: [Power 33-325] Unable to locate instance 'main_i/Debugger_0/U0/tx_data_buffer[13]_i_7_comp_3' in design.
WARNING: [Power 33-325] Unable to locate instance 'main_i/ProgramCounter_0/U0/InstrAddr[2]_i_1' in design.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
Reading block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>...
Adding component instance block -- xilinx.com:module_ref:Pipelining_Controller:1.0 - Pipelining_Controller_0
Adding component instance block -- xilinx.com:module_ref:ProgramCounter:1.0 - ProgramCounter_0
Adding component instance block -- xilinx.com:module_ref:CU_Decoder:1.0 - CU_Decoder_0
Adding component instance block -- xilinx.com:module_ref:Decoder:1.0 - Decoder_0
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_Forwarder:1.0 - Pipelining_Forwarder_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_ExecutionStage:1.0 - Pipelining_Execution_0
Adding component instance block -- xilinx.com:module_ref:CU_RAMAddressController:1.0 - CU_RAMAddressControl_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:CU_ImmediateManipulator:1.0 - CU_ImmediateManipula_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpDestinationSelector:1.0 - CU_JumpDestinationSe_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpController:1.0 - CU_JumpController_0
Adding component instance block -- xilinx.com:module_ref:CU_WriteSelector:1.0 - CU_WriteSelector_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_WriteBackStage:1.0 - Pipelining_WriteBack_0
Adding component instance block -- xilinx.com:module_ref:IROM:1.0 - IROM_0
Adding component instance block -- xilinx.com:module_ref:RAM_Placeholder:1.0 - RAM_Placeholder_0
Adding component instance block -- xilinx.com:module_ref:ALU_FLAG_PACKER:1.0 - ALU_FLAG_PACKER_0
Adding component instance block -- xilinx.com:module_ref:RX_UART:1.0 - RX_UART_0
Adding component instance block -- xilinx.com:module_ref:TX_UART:1.0 - TX_UART_0
Adding component instance block -- xilinx.com:module_ref:Debugger:1.0 - Debugger_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:ClockDisabler:1.0 - ClockDisabler_0
Successfully read diagram <main> from block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>
update_module_reference main_ALU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_ALU_0_0 to use current project options
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Pipelining_Execution_0/Reset
/Debugger_0/mmu_debug_dout

Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ALU_0/ALU_OPP'(4) to pin '/Pipelining_Execution_0/Immediate_out'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/ALU_0/ALU_OPP'(4) to pin '/Pipelining_Execution_0/Immediate_out'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
launch_runs impl_1 -jobs 18
[Tue Nov 19 16:18:49 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
[Tue Nov 19 16:18:49 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\ALU_Testing\ALU_Testing.srcs\sources_1\new\ALU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_bd_design [get_bd_designs main]
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 5304.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5304.465 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5304.465 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 5304.465 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5304.465 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5304.465 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 5304.465 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 5304.465 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 5304.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5304.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5304.465 ; gain = 0.000
WARNING: [Power 33-325] Unable to locate instance 'main_i/Debugger_0/U0/tx_data_buffer[3]_i_9' in design.
WARNING: [Power 33-325] Unable to locate instance 'main_i/ProgramCounter_0/U0/InstrAddr[15]_i_1' in design.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
Reading block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>...
Adding component instance block -- xilinx.com:module_ref:Pipelining_Controller:1.0 - Pipelining_Controller_0
Adding component instance block -- xilinx.com:module_ref:ProgramCounter:1.0 - ProgramCounter_0
Adding component instance block -- xilinx.com:module_ref:CU_Decoder:1.0 - CU_Decoder_0
Adding component instance block -- xilinx.com:module_ref:Decoder:1.0 - Decoder_0
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_Forwarder:1.0 - Pipelining_Forwarder_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_ExecutionStage:1.0 - Pipelining_Execution_0
Adding component instance block -- xilinx.com:module_ref:CU_RAMAddressController:1.0 - CU_RAMAddressControl_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:CU_ImmediateManipulator:1.0 - CU_ImmediateManipula_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpDestinationSelector:1.0 - CU_JumpDestinationSe_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpController:1.0 - CU_JumpController_0
Adding component instance block -- xilinx.com:module_ref:CU_WriteSelector:1.0 - CU_WriteSelector_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_WriteBackStage:1.0 - Pipelining_WriteBack_0
Adding component instance block -- xilinx.com:module_ref:IROM:1.0 - IROM_0
Adding component instance block -- xilinx.com:module_ref:RAM_Placeholder:1.0 - RAM_Placeholder_0
Adding component instance block -- xilinx.com:module_ref:ALU_FLAG_PACKER:1.0 - ALU_FLAG_PACKER_0
Adding component instance block -- xilinx.com:module_ref:RX_UART:1.0 - RX_UART_0
Adding component instance block -- xilinx.com:module_ref:TX_UART:1.0 - TX_UART_0
Adding component instance block -- xilinx.com:module_ref:Debugger:1.0 - Debugger_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:ClockDisabler:1.0 - ClockDisabler_0
Successfully read diagram <main> from block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 21:08:13 2024...
