# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../src/EECS151.v" \
"../../../../../src/accelerator/conv2D_opt.v" \
"../../../../../src/accelerator/conv2D_opt_compute.v" \
"../../../../../src/accelerator/conv2D_pe.v" \
"../../../../../src/io_circuits/fifo.v" \
"../../../../../src/accelerator/io_dmem_controller.v" \
"../../../../../sim/conv2D_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
