<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: opt_clean.cc File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d3/da8/opt__clean_8cc.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">opt_clean.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../df/d80/register_8h_source.html">kernel/register.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/d98/sigtools_8h_source.html">kernel/sigtools.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d7f/log_8h_source.html">kernel/log.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/d51/celltypes_8h_source.html">kernel/celltypes.h</a>&quot;</code><br/>
<code>#include &lt;stdlib.h&gt;</code><br/>
<code>#include &lt;stdio.h&gt;</code><br/>
<code>#include &lt;set&gt;</code><br/>
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Include dependency graph for opt_clean.cc:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dc/d32/opt__clean_8cc__incl.png" border="0" usemap="#opt__clean_8cc" alt=""/></div>
<map name="opt__clean_8cc" id="opt__clean_8cc">
<area shape="rect" id="node2" href="../../df/d80/register_8h.html" title="kernel/register.h" alt="" coords="1157,80,1272,107"/><area shape="rect" id="node21" href="../../d7/d7f/log_8h.html" title="kernel/log.h" alt="" coords="1472,229,1560,256"/><area shape="rect" id="node26" href="../../d5/d98/sigtools_8h.html" title="kernel/sigtools.h" alt="" coords="870,80,985,107"/><area shape="rect" id="node27" href="../../d5/d51/celltypes_8h.html" title="kernel/celltypes.h" alt="" coords="1011,80,1133,107"/><area shape="rect" id="node3" href="../../d6/d81/yosys_8h.html" title="kernel/yosys.h" alt="" coords="1001,155,1105,181"/><area shape="rect" id="node25" href="../../d4/d80/rtlil_8h.html" title="kernel/rtlil.h" alt="" coords="1288,229,1376,256"/></map>
</div>
</div>
<p><a href="../../d3/da8/opt__clean_8cc_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d99/structOptCleanPass.html">OptCleanPass</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/dec/structCleanPass.html">CleanPass</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:afca4ef79acfac4a92e8d01c4f6c46911"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#afca4ef79acfac4a92e8d01c4f6c46911">rmunused_module_cells</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, bool verbose)</td></tr>
<tr class="separator:afca4ef79acfac4a92e8d01c4f6c46911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6f0b1d1f51737ab3b28659adc482f7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7">count_nontrivial_wire_attrs</a> (<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w)</td></tr>
<tr class="separator:a9e6f0b1d1f51737ab3b28659adc482f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e0ba657b1799ba05d65bfa2a3a7319"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#a52e0ba657b1799ba05d65bfa2a3a7319">compare_signals</a> (<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &amp;s1, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &amp;s2, <a class="el" href="../../df/d6f/structSigPool.html">SigPool</a> &amp;regs, <a class="el" href="../../df/d6f/structSigPool.html">SigPool</a> &amp;conns, std::set&lt; <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> * &gt; &amp;direct_wires)</td></tr>
<tr class="separator:a52e0ba657b1799ba05d65bfa2a3a7319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c5164c30804956bdd2b58671847188"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188">check_public_name</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d9/daf/test__autotb_8cc.html#a772927c4b8a7a0dc61bda792453be950">id</a>)</td></tr>
<tr class="separator:a26c5164c30804956bdd2b58671847188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e72d2423abd0781566a7f8540f0841"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841">rmunused_module_signals</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, bool purge_mode, bool verbose)</td></tr>
<tr class="separator:a28e72d2423abd0781566a7f8540f0841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a892a9e9b07ea7c9e3c367ad4b4d1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b">rmunused_module</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, bool purge_mode, bool verbose)</td></tr>
<tr class="separator:a47a892a9e9b07ea7c9e3c367ad4b4d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a9ac3e89d46ffd6c937486c622099ee79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a></td></tr>
<tr class="separator:a9ac3e89d46ffd6c937486c622099ee79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dcac52acc6295a20c0a48efdc93d491"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#a2dcac52acc6295a20c0a48efdc93d491">ct_reg</a></td></tr>
<tr class="separator:a2dcac52acc6295a20c0a48efdc93d491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ffe47011b33cc326b40223d6973a33d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#a1ffe47011b33cc326b40223d6973a33d">ct_all</a></td></tr>
<tr class="separator:a1ffe47011b33cc326b40223d6973a33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7fb0f77a67a726e9d95cda0513e6d2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#a3d7fb0f77a67a726e9d95cda0513e6d2">count_rm_cells</a></td></tr>
<tr class="separator:a3d7fb0f77a67a726e9d95cda0513e6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409a15f786dbc5c9b94af1e3f0bf9072"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#a409a15f786dbc5c9b94af1e3f0bf9072">count_rm_wires</a></td></tr>
<tr class="separator:a409a15f786dbc5c9b94af1e3f0bf9072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5528bf760406534cd8d7450ad1c0ca3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d99/structOptCleanPass.html">OptCleanPass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#a5528bf760406534cd8d7450ad1c0ca3d">OptCleanPass</a></td></tr>
<tr class="separator:a5528bf760406534cd8d7450ad1c0ca3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1381b3810f560edd3b0cc47a4266c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/structCleanPass.html">CleanPass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/da8/opt__clean_8cc.html#afe1381b3810f560edd3b0cc47a4266c5">CleanPass</a></td></tr>
<tr class="separator:afe1381b3810f560edd3b0cc47a4266c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a26c5164c30804956bdd2b58671847188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool check_public_name </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/da8/opt__clean_8cc_source.html#l00135">135</a> of file <a class="el" href="../../d3/da8/opt__clean_8cc_source.html">opt_clean.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keyword">const</span> std::string &amp;id_str = <span class="keywordtype">id</span>.str();</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">if</span> (id_str[0] == <span class="charliteral">&#39;$&#39;</span>)</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">if</span> (id_str.substr(0, 2) == <span class="stringliteral">&quot;\\_&quot;</span> &amp;&amp; (id_str[id_str.size()-1] == <span class="charliteral">&#39;_&#39;</span> || id_str.find(<span class="stringliteral">&quot;_[&quot;</span>) != std::string::npos))</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">if</span> (id_str.find(<span class="stringliteral">&quot;.$&quot;</span>) != std::string::npos)</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/da8/opt__clean_8cc_a26c5164c30804956bdd2b58671847188_icgraph.png" border="0" usemap="#d3/da8/opt__clean_8cc_a26c5164c30804956bdd2b58671847188_icgraph" alt=""/></div>
<map name="d3/da8/opt__clean_8cc_a26c5164c30804956bdd2b58671847188_icgraph" id="d3/da8/opt__clean_8cc_a26c5164c30804956bdd2b58671847188_icgraph">
<area shape="rect" id="node2" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841" title="rmunused_module_signals" alt="" coords="192,31,368,57"/><area shape="rect" id="node3" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b" title="rmunused_module" alt="" coords="416,31,544,57"/><area shape="rect" id="node4" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="592,5,749,32"/><area shape="rect" id="node5" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="603,56,739,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a52e0ba657b1799ba05d65bfa2a3a7319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool compare_signals </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &amp;&#160;</td>
          <td class="paramname"><em>s1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &amp;&#160;</td>
          <td class="paramname"><em>s2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/d6f/structSigPool.html">SigPool</a> &amp;&#160;</td>
          <td class="paramname"><em>regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/d6f/structSigPool.html">SigPool</a> &amp;&#160;</td>
          <td class="paramname"><em>conns</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::set&lt; <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>direct_wires</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/da8/opt__clean_8cc_source.html#l00100">100</a> of file <a class="el" href="../../d3/da8/opt__clean_8cc_source.html">opt_clean.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w1 = s1.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w2 = s2.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">if</span> (w1 == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> || w2 == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">return</span> w2 == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">if</span> (w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> != w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a>)</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <span class="keywordflow">return</span> w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">if</span> (w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>[0] == <span class="charliteral">&#39;\\&#39;</span> &amp;&amp; w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>[0] == <span class="charliteral">&#39;\\&#39;</span>) {</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordflow">if</span> (regs.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s1) != regs.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s2))</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            <span class="keywordflow">return</span> regs.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s2);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordflow">if</span> (direct_wires.count(w1) != direct_wires.count(w2))</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <span class="keywordflow">return</span> direct_wires.count(w2) != 0;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <span class="keywordflow">if</span> (conns.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s1) != conns.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s2))</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <span class="keywordflow">return</span> conns.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s2);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    }</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">if</span> (w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a> != w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordflow">return</span> w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">if</span> (w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>[0] != w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>[0])</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordflow">return</span> w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>[0] == <span class="charliteral">&#39;\\&#39;</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordtype">int</span> attrs1 = <a class="code" href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7">count_nontrivial_wire_attrs</a>(w1);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordtype">int</span> attrs2 = <a class="code" href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7">count_nontrivial_wire_attrs</a>(w2);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">if</span> (attrs1 != attrs2)</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keywordflow">return</span> attrs2 &gt; attrs1;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">return</span> w2-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a> &lt; w1-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_ae7b76704347b4d9c70a5f58cd2c8b0f5"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">RTLIL::SigBit::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00907">rtlil.h:907</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a9e6f0b1d1f51737ab3b28659adc482f7"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7">count_nontrivial_wire_attrs</a></div><div class="ttdeci">int count_nontrivial_wire_attrs(RTLIL::Wire *w)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00092">opt_clean.cc:92</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a77eef216a437c42740e17840fa984ba2"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">RTLIL::Wire::port_input</a></div><div class="ttdeci">bool port_input</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_abc6e83a9c737ca0c613cf19879da0e5c"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">RTLIL::Wire::port_output</a></div><div class="ttdeci">bool port_output</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structSigPool_html_ad4eeb477296dc598eddd5ba115d8d1c2"><div class="ttname"><a href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">SigPool::check_any</a></div><div class="ttdeci">bool check_any(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00100">sigtools.h:100</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/da8/opt__clean_8cc_a52e0ba657b1799ba05d65bfa2a3a7319_cgraph.png" border="0" usemap="#d3/da8/opt__clean_8cc_a52e0ba657b1799ba05d65bfa2a3a7319_cgraph" alt=""/></div>
<map name="d3/da8/opt__clean_8cc_a52e0ba657b1799ba05d65bfa2a3a7319_cgraph" id="d3/da8/opt__clean_8cc_a52e0ba657b1799ba05d65bfa2a3a7319_cgraph">
<area shape="rect" id="node2" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2" title="SigPool::check_any" alt="" coords="178,5,313,32"/><area shape="rect" id="node3" href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7" title="count_nontrivial_wire\l_attrs" alt="" coords="173,57,317,98"/></map>
</div>
</p>

<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/da8/opt__clean_8cc_a52e0ba657b1799ba05d65bfa2a3a7319_icgraph.png" border="0" usemap="#d3/da8/opt__clean_8cc_a52e0ba657b1799ba05d65bfa2a3a7319_icgraph" alt=""/></div>
<map name="d3/da8/opt__clean_8cc_a52e0ba657b1799ba05d65bfa2a3a7319_icgraph" id="d3/da8/opt__clean_8cc_a52e0ba657b1799ba05d65bfa2a3a7319_icgraph">
<area shape="rect" id="node2" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841" title="rmunused_module_signals" alt="" coords="173,31,349,57"/><area shape="rect" id="node3" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b" title="rmunused_module" alt="" coords="397,31,525,57"/><area shape="rect" id="node4" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="573,5,731,32"/><area shape="rect" id="node5" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="584,56,720,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9e6f0b1d1f51737ab3b28659adc482f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int count_nontrivial_wire_attrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>w</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/da8/opt__clean_8cc_source.html#l00092">92</a> of file <a class="el" href="../../d3/da8/opt__clean_8cc_source.html">opt_clean.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;{</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordtype">int</span> count = w-&gt;attributes.size();</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    count -= w-&gt;attributes.count(<span class="stringliteral">&quot;\\src&quot;</span>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    count -= w-&gt;attributes.count(<span class="stringliteral">&quot;\\unused_bits&quot;</span>);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span> count;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/da8/opt__clean_8cc_a9e6f0b1d1f51737ab3b28659adc482f7_icgraph.png" border="0" usemap="#d3/da8/opt__clean_8cc_a9e6f0b1d1f51737ab3b28659adc482f7_icgraph" alt=""/></div>
<map name="d3/da8/opt__clean_8cc_a9e6f0b1d1f51737ab3b28659adc482f7_icgraph" id="d3/da8/opt__clean_8cc_a9e6f0b1d1f51737ab3b28659adc482f7_icgraph">
<area shape="rect" id="node2" href="../../d3/da8/opt__clean_8cc.html#a52e0ba657b1799ba05d65bfa2a3a7319" title="compare_signals" alt="" coords="207,31,327,57"/><area shape="rect" id="node7" href="../../df/d0e/structWreduceWorker.html#ae39422d483c0e6b57a4c8e39dc87263c" title="WreduceWorker::run" alt="" coords="197,81,336,108"/><area shape="rect" id="node3" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841" title="rmunused_module_signals" alt="" coords="384,31,560,57"/><area shape="rect" id="node4" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b" title="rmunused_module" alt="" coords="608,31,736,57"/><area shape="rect" id="node5" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="784,5,941,32"/><area shape="rect" id="node6" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="795,56,931,83"/><area shape="rect" id="node8" href="../../d7/d09/structWreducePass.html#a7bf0b412c44a14aa7fb6b21c4c376545" title="WreducePass::execute" alt="" coords="395,81,549,108"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a47a892a9e9b07ea7c9e3c367ad4b4d1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rmunused_module </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>purge_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>verbose</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/da8/opt__clean_8cc_source.html#l00284">284</a> of file <a class="el" href="../../d3/da8/opt__clean_8cc_source.html">opt_clean.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;{</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">if</span> (verbose)</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Finding unused cells or wires in module %s..\n&quot;</span>, module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    std::vector&lt;RTLIL::Cell*&gt; delcells;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a>())</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type.in(<span class="stringliteral">&quot;$pos&quot;</span>, <span class="stringliteral">&quot;$_BUF_&quot;</span>)) {</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            <span class="keywordtype">bool</span> is_signed = cell-&gt;type == <span class="stringliteral">&quot;$pos&quot;</span> &amp;&amp; cell-&gt;getParam(<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>).as_bool();</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> a = cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>);</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> y = cell-&gt;getPort(<span class="stringliteral">&quot;\\Y&quot;</span>);</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa190ef13999edb4d38e01607bf6324a4">extend_u0</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(y), is_signed);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(y, a);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            delcells.push_back(cell);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        }</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : delcells)</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="../../d3/da8/opt__clean_8cc.html#afca4ef79acfac4a92e8d01c4f6c46911">rmunused_module_cells</a>(module, verbose);</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841">rmunused_module_signals</a>(module, purge_mode, verbose);</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a28e72d2423abd0781566a7f8540f0841"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841">rmunused_module_signals</a></div><div class="ttdeci">void rmunused_module_signals(RTLIL::Module *module, bool purge_mode, bool verbose)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00147">opt_clean.cc:147</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_afca4ef79acfac4a92e8d01c4f6c46911"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#afca4ef79acfac4a92e8d01c4f6c46911">rmunused_module_cells</a></div><div class="ttdeci">void rmunused_module_cells(RTLIL::Module *module, bool verbose)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00036">opt_clean.cc:36</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aa190ef13999edb4d38e01607bf6324a4"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa190ef13999edb4d38e01607bf6324a4">RTLIL::SigSpec::extend_u0</a></div><div class="ttdeci">void extend_u0(int width, bool is_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02612">rtlil.cc:2612</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a57b60c312397a5fb92741b2dd63e9a5d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">RTLIL::Module::cells</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Cell * &gt; cells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00641">rtlil.h:641</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/da8/opt__clean_8cc_a47a892a9e9b07ea7c9e3c367ad4b4d1b_cgraph.png" border="0" usemap="#d3/da8/opt__clean_8cc_a47a892a9e9b07ea7c9e3c367ad4b4d1b_cgraph" alt=""/></div>
<map name="d3/da8/opt__clean_8cc_a47a892a9e9b07ea7c9e3c367ad4b4d1b_cgraph" id="d3/da8/opt__clean_8cc_a47a892a9e9b07ea7c9e3c367ad4b4d1b_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="477,376,515,403"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="853,852,921,879"/><area shape="rect" id="node9" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="198,1085,343,1112"/><area shape="rect" id="node10" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d" title="RTLIL::Module::cells" alt="" coords="201,1136,341,1163"/><area shape="rect" id="node11" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa190ef13999edb4d38e01607bf6324a4" title="RTLIL::SigSpec::extend_u0" alt="" coords="181,1187,360,1213"/><area shape="rect" id="node14" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="417,477,575,504"/><area shape="rect" id="node15" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="418,427,574,453"/><area shape="rect" id="node16" href="../../d3/da8/opt__clean_8cc.html#afca4ef79acfac4a92e8d01c4f6c46911" title="rmunused_module_cells" alt="" coords="189,249,352,276"/><area shape="rect" id="node25" href="../../d3/da8/opt__clean_8cc.html#a28e72d2423abd0781566a7f8540f0841" title="rmunused_module_signals" alt="" coords="183,655,359,681"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="686,401,733,428"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="987,408,1053,435"/><area shape="rect" id="node7" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="835,408,938,435"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="857,459,916,485"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1102,408,1146,435"/><area shape="rect" id="node12" href="../../d6/d0b/namespaceMinisat.html#ad45d20f93b53d687dc370b0b06fbdab4" title="Minisat::append" alt="" coords="440,1187,552,1213"/><area shape="rect" id="node13" href="../../d6/d0b/namespaceMinisat.html#ad8714c7d062a4cbf6f2e35a6c1f1d8b2" title="Minisat::copy" alt="" coords="661,1187,758,1213"/><area shape="rect" id="node17" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="415,325,577,352"/><area shape="rect" id="node18" href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3" title="CellTypes::cell_input" alt="" coords="426,5,566,32"/><area shape="rect" id="node19" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="447,123,545,149"/><area shape="rect" id="node20" href="../../d6/db5/structRTLIL_1_1Cell.html#accf6b5dae216d42942e9ca1637f8d652" title="RTLIL::Cell::has_keep_attr" alt="" coords="409,173,583,200"/><area shape="rect" id="node22" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="453,224,539,251"/><area shape="rect" id="node23" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef" title="CellTypes::cell_output" alt="" coords="422,275,570,301"/><area shape="rect" id="node24" href="../../d1/d01/structRTLIL_1_1Design.html#a0e34f954168bd24eab9edc2c9e9bac6c" title="RTLIL::Design::scratchpad\l_set_bool" alt="" coords="409,57,583,98"/><area shape="rect" id="node21" href="../../d1/d01/structRTLIL_1_1Design.html#ac23ab5cd74bb47a74a086b65af5fcb5b" title="RTLIL::Design::module" alt="" coords="633,173,786,200"/><area shape="rect" id="node26" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461" title="CellTypes::cell_known" alt="" coords="421,933,571,960"/><area shape="rect" id="node27" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b" title="SigPool::add" alt="" coords="449,984,543,1011"/><area shape="rect" id="node28" href="../../d3/da8/opt__clean_8cc.html#a52e0ba657b1799ba05d65bfa2a3a7319" title="compare_signals" alt="" coords="436,680,556,707"/><area shape="rect" id="node29" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2" title="SigPool::check_any" alt="" coords="642,719,777,745"/><area shape="rect" id="node31" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118" title="SigMap::add" alt="" coords="449,579,543,605"/><area shape="rect" id="node35" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1" title="SigMap::apply" alt="" coords="445,731,547,757"/><area shape="rect" id="node37" href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af" title="RTLIL::Module::wires" alt="" coords="424,781,568,808"/><area shape="rect" id="node38" href="../../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188" title="check_public_name" alt="" coords="427,832,565,859"/><area shape="rect" id="node39" href="../../df/d6f/structSigPool.html#a7e14a23481e0173fabb6a99405711f5f" title="SigPool::check" alt="" coords="442,883,550,909"/><area shape="rect" id="node30" href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7" title="count_nontrivial_wire\l_attrs" alt="" coords="637,770,781,811"/><area shape="rect" id="node32" href="../../d0/dbf/structSigMap.html#a9ece31598206f65aa071a1830a0ded54" title="SigMap::register_bit" alt="" coords="641,617,777,644"/><area shape="rect" id="node33" href="../../d0/dbf/structSigMap.html#a39e73745516fad540c4d6d125e012e72" title="SigMap::merge_bit" alt="" coords="645,516,774,543"/><area shape="rect" id="node34" href="../../d0/dbf/structSigMap.html#a17dd8c78694a26df35398565146e3bca" title="SigMap::set_bit" alt="" coords="654,567,765,593"/><area shape="rect" id="node36" href="../../d0/dbf/structSigMap.html#a17c1e00474e24e1b6befdfa9570a96bd" title="SigMap::map_bit" alt="" coords="650,836,769,863"/></map>
</div>
</p>

<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/da8/opt__clean_8cc_a47a892a9e9b07ea7c9e3c367ad4b4d1b_icgraph.png" border="0" usemap="#d3/da8/opt__clean_8cc_a47a892a9e9b07ea7c9e3c367ad4b4d1b_icgraph" alt=""/></div>
<map name="d3/da8/opt__clean_8cc_a47a892a9e9b07ea7c9e3c367ad4b4d1b_icgraph" id="d3/da8/opt__clean_8cc_a47a892a9e9b07ea7c9e3c367ad4b4d1b_icgraph">
<area shape="rect" id="node2" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="181,5,339,32"/><area shape="rect" id="node3" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="192,56,328,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="afca4ef79acfac4a92e8d01c4f6c46911"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rmunused_module_cells </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>verbose</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/da8/opt__clean_8cc_source.html#l00036">36</a> of file <a class="el" href="../../d3/da8/opt__clean_8cc_source.html">opt_clean.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;{</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <a class="code" href="../../d0/dbf/structSigMap.html">SigMap</a> sigmap(module);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    std::set&lt;RTLIL::Cell*, RTLIL::sort_by_name_id&lt;RTLIL::Cell&gt;&gt; queue, unused;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <a class="code" href="../../d2/de4/structSigSet.html">SigSet&lt;RTLIL::Cell*&gt;</a> wire2driver;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>()) {</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3">cell_input</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, it2.first))</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                wire2driver.<a class="code" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1">insert</a>(sigmap(it2.second), cell);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        }</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memwr&quot;</span> || cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$assert&quot;</span> || cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#accf6b5dae216d42942e9ca1637f8d652">has_keep_attr</a>())</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;            queue.insert(cell);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        unused.insert(cell);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    }</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>) {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = it.second;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a> || wire-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\keep&quot;</span>)) {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            std::set&lt;RTLIL::Cell*&gt; cell_list;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;            wire2driver.<a class="code" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">find</a>(sigmap(wire), cell_list);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : cell_list)</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                queue.insert(cell);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        }</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    }</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">while</span> (!queue.empty())</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        std::set&lt;RTLIL::Cell*, RTLIL::sort_by_name_id&lt;RTLIL::Cell&gt;&gt; new_queue;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : queue)</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            unused.erase(cell);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : queue) {</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>()) {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                <span class="keywordflow">if</span> (!<a class="code" href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, it.first)) {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                    std::set&lt;RTLIL::Cell*&gt; cell_list;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                    wire2driver.<a class="code" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">find</a>(sigmap(it.second), cell_list);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> c : cell_list) {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                        <span class="keywordflow">if</span> (unused.count(c))</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                            new_queue.insert(c);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                    }</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                }</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            }</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        }</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        queue.swap(new_queue);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    }</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : unused) {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordflow">if</span> (verbose)</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  removing unused `%s&#39; cell `%s&#39;.\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a0e34f954168bd24eab9edc2c9e9bac6c">scratchpad_set_bool</a>(<span class="stringliteral">&quot;opt.did_something&quot;</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <a class="code" href="../../d3/da8/opt__clean_8cc.html#a3d7fb0f77a67a726e9d95cda0513e6d2">count_rm_cells</a>++;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a9ac3e89d46ffd6c937486c622099ee79"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a></div><div class="ttdeci">CellTypes ct</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00033">opt_clean.cc:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_abc6e83a9c737ca0c613cf19879da0e5c"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">RTLIL::Wire::port_output</a></div><div class="ttdeci">bool port_output</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structCellTypes_html_a9d3f029f5b32cfcfe9826f90d99dc7ef"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">CellTypes::cell_output</a></div><div class="ttdeci">bool cell_output(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00193">celltypes.h:193</a></div></div>
<div class="ttc" id="structSigMap_html"><div class="ttname"><a href="../../d0/dbf/structSigMap.html">SigMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00212">sigtools.h:212</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a3d7fb0f77a67a726e9d95cda0513e6d2"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a3d7fb0f77a67a726e9d95cda0513e6d2">count_rm_cells</a></div><div class="ttdeci">int count_rm_cells</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00034">opt_clean.cc:34</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structSigSet_html"><div class="ttname"><a href="../../d2/de4/structSigSet.html">SigSet&lt; RTLIL::Cell * &gt;</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a0e34f954168bd24eab9edc2c9e9bac6c"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a0e34f954168bd24eab9edc2c9e9bac6c">RTLIL::Design::scratchpad_set_bool</a></div><div class="ttdeci">void scratchpad_set_bool(std::string varname, bool value)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00296">rtlil.cc:296</a></div></div>
<div class="ttc" id="structCellTypes_html_ac9f27bc21d222fe95271c25b5295b6c3"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3">CellTypes::cell_input</a></div><div class="ttdeci">bool cell_input(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00199">celltypes.h:199</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a47011b4cf5005e505ef21d1a43115bc0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">RTLIL::Module::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00589">rtlil.h:589</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a6eba6dfa5a38ad99056c945dcd794873"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">RTLIL::Cell::connections</a></div><div class="ttdeci">const std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01814">rtlil.cc:1814</a></div></div>
<div class="ttc" id="structSigSet_html_a0854696d26b940fb3420cacfbfa51b7a"><div class="ttname"><a href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">SigSet::find</a></div><div class="ttdeci">void find(RTLIL::SigSpec sig, std::set&lt; T &gt; &amp;result)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00187">sigtools.h:187</a></div></div>
<div class="ttc" id="structSigSet_html_a37742bc83f86e1e529e02e1552d353e1"><div class="ttname"><a href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1">SigSet::insert</a></div><div class="ttdeci">void insert(RTLIL::SigSpec sig, T data)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00152">sigtools.h:152</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_accf6b5dae216d42942e9ca1637f8d652"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#accf6b5dae216d42942e9ca1637f8d652">RTLIL::Cell::has_keep_attr</a></div><div class="ttdeci">bool has_keep_attr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00875">rtlil.h:875</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/da8/opt__clean_8cc_afca4ef79acfac4a92e8d01c4f6c46911_cgraph.png" border="0" usemap="#d3/da8/opt__clean_8cc_afca4ef79acfac4a92e8d01c4f6c46911_cgraph" alt=""/></div>
<map name="d3/da8/opt__clean_8cc_afca4ef79acfac4a92e8d01c4f6c46911_cgraph" id="d3/da8/opt__clean_8cc_afca4ef79acfac4a92e8d01c4f6c46911_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="223,5,385,32"/><area shape="rect" id="node3" href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3" title="CellTypes::cell_input" alt="" coords="234,56,374,83"/><area shape="rect" id="node4" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="255,107,353,133"/><area shape="rect" id="node5" href="../../d6/db5/structRTLIL_1_1Cell.html#accf6b5dae216d42942e9ca1637f8d652" title="RTLIL::Cell::has_keep_attr" alt="" coords="217,157,391,184"/><area shape="rect" id="node7" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="261,208,347,235"/><area shape="rect" id="node8" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef" title="CellTypes::cell_output" alt="" coords="230,259,378,285"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="285,309,323,336"/><area shape="rect" id="node16" href="../../d1/d01/structRTLIL_1_1Design.html#a0e34f954168bd24eab9edc2c9e9bac6c" title="RTLIL::Design::scratchpad\l_set_bool" alt="" coords="217,361,391,402"/><area shape="rect" id="node17" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="226,427,382,453"/><area shape="rect" id="node6" href="../../d1/d01/structRTLIL_1_1Design.html#ac23ab5cd74bb47a74a086b65af5fcb5b" title="RTLIL::Design::module" alt="" coords="441,157,594,184"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="494,309,541,336"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="795,309,861,336"/><area shape="rect" id="node13" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="661,284,729,311"/><area shape="rect" id="node14" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="643,335,746,361"/><area shape="rect" id="node15" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="665,385,724,412"/><area shape="rect" id="node12" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="910,309,954,336"/></map>
</div>
</p>

<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/da8/opt__clean_8cc_afca4ef79acfac4a92e8d01c4f6c46911_icgraph.png" border="0" usemap="#d3/da8/opt__clean_8cc_afca4ef79acfac4a92e8d01c4f6c46911_icgraph" alt=""/></div>
<map name="d3/da8/opt__clean_8cc_afca4ef79acfac4a92e8d01c4f6c46911_icgraph" id="d3/da8/opt__clean_8cc_afca4ef79acfac4a92e8d01c4f6c46911_icgraph">
<area shape="rect" id="node2" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b" title="rmunused_module" alt="" coords="216,31,344,57"/><area shape="rect" id="node3" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="392,5,549,32"/><area shape="rect" id="node4" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="403,56,539,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a28e72d2423abd0781566a7f8540f0841"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rmunused_module_signals </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>purge_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>verbose</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/da8/opt__clean_8cc_source.html#l00147">147</a> of file <a class="el" href="../../d3/da8/opt__clean_8cc_source.html">opt_clean.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> register_signals;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> connected_signals;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (!purge_mode)</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d3/da8/opt__clean_8cc.html#a2dcac52acc6295a20c0a48efdc93d491">ct_reg</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">cell_known</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>))</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>())</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                    <span class="keywordflow">if</span> (<a class="code" href="../../d3/da8/opt__clean_8cc.html#a2dcac52acc6295a20c0a48efdc93d491">ct_reg</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, it2.first))</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                        register_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(it2.second);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>())</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                connected_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(it2.second);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        }</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="../../d0/dbf/structSigMap.html">SigMap</a> <a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(module);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    std::set&lt;RTLIL::SigSpec&gt; direct_sigs;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    std::set&lt;RTLIL::Wire*&gt; direct_wires;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d3/da8/opt__clean_8cc.html#a1ffe47011b33cc326b40223d6973a33d">ct_all</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">cell_known</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>))</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>())</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../d3/da8/opt__clean_8cc.html#a1ffe47011b33cc326b40223d6973a33d">ct_all</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, it2.first))</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                    direct_sigs.insert(<a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(it2.second));</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    }</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>) {</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="keywordflow">if</span> (direct_sigs.count(<a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(it.second)) || it.second-&gt;port_input)</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            direct_wires.insert(it.second);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    }</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>) {</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = it.second;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>; i++) {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> s1 = <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(wire, i), s2 = <a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(s1);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d3/da8/opt__clean_8cc.html#a52e0ba657b1799ba05d65bfa2a3a7319">compare_signals</a>(s1, s2, register_signals, connected_signals, direct_wires))</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                <a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">add</a>(s1);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">connections_</a>.clear();</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> used_signals;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> used_signals_nodrivers;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">connections_</a>) {</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            <a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(it2.second);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            used_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(it2.second);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, it2.first))</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                used_signals_nodrivers.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(it2.second);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        }</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    }</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>) {</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = it.second;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> &gt; 0) {</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            <a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            used_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(sig);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            <span class="keywordflow">if</span> (!wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a>)</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                used_signals_nodrivers.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(sig);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        }</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordflow">if</span> (wire-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\keep&quot;</span>)) {</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            <a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            used_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(sig);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        }</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    }</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    std::vector&lt;RTLIL::Wire*&gt; maybe_del_wires;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> wire : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af">wires</a>())</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    {</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keywordflow">if</span> ((!purge_mode &amp;&amp; <a class="code" href="../../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188">check_public_name</a>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>)) || wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> != 0 || wire-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\keep&quot;</span>)) {</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> s1 = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire), s2 = s1;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            <a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(s2);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            <span class="keywordflow">if</span> (!used_signals.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(s2) &amp;&amp; wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> == 0 &amp;&amp; !wire-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\keep&quot;</span>)) {</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                maybe_del_wires.push_back(wire);</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(s1) == <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(s2));</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                <a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> new_conn;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(s1); i++)</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                    <span class="keywordflow">if</span> (s1[i] != s2[i]) {</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                        new_conn.first.append_bit(s1[i]);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                        new_conn.second.append_bit(s2[i]);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                    }</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                <span class="keywordflow">if</span> (new_conn.first.size() &gt; 0) {</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                    used_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(new_conn.first);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                    used_signals.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(new_conn.second);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                    module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(new_conn);</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                }</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            }</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;            <span class="keywordflow">if</span> (!used_signals.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire)))</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                maybe_del_wires.push_back(wire);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        }</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = <a class="code" href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire));</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="keywordflow">if</span> (!used_signals_nodrivers.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(sig)) {</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            std::string unused_bits;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig); i++) {</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                <span class="keywordflow">if</span> (sig[i].wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                <span class="keywordflow">if</span> (!used_signals_nodrivers.<a class="code" href="../../df/d6f/structSigPool.html#a7e14a23481e0173fabb6a99405711f5f">check</a>(sig[i])) {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                    <span class="keywordflow">if</span> (!unused_bits.empty())</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                        unused_bits += <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                    unused_bits += <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%d&quot;</span>, i);</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                }</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            }</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            <span class="keywordflow">if</span> (unused_bits.empty() || wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> != 0)</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                wire-&gt;attributes.erase(<span class="stringliteral">&quot;\\unused_bits&quot;</span>);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                wire-&gt;attributes[<span class="stringliteral">&quot;\\unused_bits&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(unused_bits);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            wire-&gt;attributes.erase(<span class="stringliteral">&quot;\\unused_bits&quot;</span>);</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        }</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    }</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    std::set&lt;RTLIL::Wire*&gt; del_wires;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordtype">int</span> del_wires_count = 0;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> wire : maybe_del_wires)</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <span class="keywordflow">if</span> (!used_signals.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire))) {</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188">check_public_name</a>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>) &amp;&amp; verbose) {</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  removing unused non-port wire %s.\n&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                del_wires_count++;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            }</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            del_wires.insert(wire);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        }</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(del_wires);</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="../../d3/da8/opt__clean_8cc.html#a409a15f786dbc5c9b94af1e3f0bf9072">count_rm_wires</a> += del_wires.size();;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">if</span> (del_wires_count &gt; 0)</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  removed %d unused temporary wires.\n&quot;</span>, del_wires_count);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a2dcac52acc6295a20c0a48efdc93d491"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a2dcac52acc6295a20c0a48efdc93d491">ct_reg</a></div><div class="ttdeci">CellTypes ct_reg</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00033">opt_clean.cc:33</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a9ac3e89d46ffd6c937486c622099ee79"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a></div><div class="ttdeci">CellTypes ct</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00033">opt_clean.cc:33</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a1ffe47011b33cc326b40223d6973a33d"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a1ffe47011b33cc326b40223d6973a33d">ct_all</a></div><div class="ttdeci">CellTypes ct_all</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00033">opt_clean.cc:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a52e0ba657b1799ba05d65bfa2a3a7319"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a52e0ba657b1799ba05d65bfa2a3a7319">compare_signals</a></div><div class="ttdeci">bool compare_signals(RTLIL::SigBit &amp;s1, RTLIL::SigBit &amp;s2, SigPool &amp;regs, SigPool &amp;conns, std::set&lt; RTLIL::Wire * &gt; &amp;direct_wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00100">opt_clean.cc:100</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a77eef216a437c42740e17840fa984ba2"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">RTLIL::Wire::port_input</a></div><div class="ttdeci">bool port_input</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ad6ce9c31ae8826c5d72f0aeec6cee8af"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af">RTLIL::Module::wires</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Wire * &gt; wires()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00640">rtlil.h:640</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a8b2cf8236e1887b5eedc625ec46d14eb"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">RTLIL::Wire::port_id</a></div><div class="ttdeci">int port_id</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a150594226ea11f187238223017c2abde"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a150594226ea11f187238223017c2abde">RTLIL::Module::connections_</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00597">rtlil.h:597</a></div></div>
<div class="ttc" id="structSigMap_html_a738d7b0e076b09f842f1bde2275aaba1"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">SigMap::apply</a></div><div class="ttdeci">void apply(RTLIL::SigBit &amp;bit) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00383">sigtools.h:383</a></div></div>
<div class="ttc" id="abc_8cc_html_a94c15f3083f542469f1ca49859b24e82"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a></div><div class="ttdeci">SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00093">abc.cc:93</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a26c5164c30804956bdd2b58671847188"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188">check_public_name</a></div><div class="ttdeci">bool check_public_name(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00135">opt_clean.cc:135</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structCellTypes_html_a7851d81f2149baab5a059d767693d461"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">CellTypes::cell_known</a></div><div class="ttdeci">bool cell_known(RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00188">celltypes.h:188</a></div></div>
<div class="ttc" id="structSigPool_html_ad4eeb477296dc598eddd5ba115d8d1c2"><div class="ttname"><a href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">SigPool::check_any</a></div><div class="ttdeci">bool check_any(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00100">sigtools.h:100</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structCellTypes_html_a9d3f029f5b32cfcfe9826f90d99dc7ef"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">CellTypes::cell_output</a></div><div class="ttdeci">bool cell_output(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00193">celltypes.h:193</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structSigMap_html"><div class="ttname"><a href="../../d0/dbf/structSigMap.html">SigMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00212">sigtools.h:212</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="structSigPool_html_a485789c5ee275d0f3d94fe0100be382b"><div class="ttname"><a href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">SigPool::add</a></div><div class="ttdeci">void add(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00041">sigtools.h:41</a></div></div>
<div class="ttc" id="structSigPool_html_a7e14a23481e0173fabb6a99405711f5f"><div class="ttname"><a href="../../df/d6f/structSigPool.html#a7e14a23481e0173fabb6a99405711f5f">SigPool::check</a></div><div class="ttdeci">bool check(RTLIL::SigBit bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00095">sigtools.h:95</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a409a15f786dbc5c9b94af1e3f0bf9072"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a409a15f786dbc5c9b94af1e3f0bf9072">count_rm_wires</a></div><div class="ttdeci">int count_rm_wires</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00034">opt_clean.cc:34</a></div></div>
<div class="ttc" id="structSigPool_html"><div class="ttname"><a href="../../df/d6f/structSigPool.html">SigPool</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00027">sigtools.h:27</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structSigMap_html_a6ed3611c9fddcbbd9013b7e012368118"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">SigMap::add</a></div><div class="ttdeci">void add(RTLIL::SigSpec from, RTLIL::SigSpec to)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00347">sigtools.h:347</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a1f1c0ef93c752f1acc3fada5df7d05a3"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">RTLIL::Cell::connections_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00855">rtlil.h:855</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a6eba6dfa5a38ad99056c945dcd794873"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">RTLIL::Cell::connections</a></div><div class="ttdeci">const std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01814">rtlil.cc:1814</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/da8/opt__clean_8cc_a28e72d2423abd0781566a7f8540f0841_cgraph.png" border="0" usemap="#d3/da8/opt__clean_8cc_a28e72d2423abd0781566a7f8540f0841_cgraph" alt=""/></div>
<map name="d3/da8/opt__clean_8cc_a28e72d2423abd0781566a7f8540f0841_cgraph" id="d3/da8/opt__clean_8cc_a28e72d2423abd0781566a7f8540f0841_cgraph">
<area shape="rect" id="node2" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461" title="CellTypes::cell_known" alt="" coords="235,5,386,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="229,56,392,83"/><area shape="rect" id="node4" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef" title="CellTypes::cell_output" alt="" coords="237,107,385,133"/><area shape="rect" id="node5" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b" title="SigPool::add" alt="" coords="263,157,358,184"/><area shape="rect" id="node6" href="../../d3/da8/opt__clean_8cc.html#a52e0ba657b1799ba05d65bfa2a3a7319" title="compare_signals" alt="" coords="251,259,371,285"/><area shape="rect" id="node7" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2" title="SigPool::check_any" alt="" coords="445,91,579,117"/><area shape="rect" id="node9" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118" title="SigMap::add" alt="" coords="264,309,357,336"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="650,411,718,437"/><area shape="rect" id="node14" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1" title="SigMap::apply" alt="" coords="259,411,362,437"/><area shape="rect" id="node16" href="../../d7/d6c/structRTLIL_1_1Module.html#ad6ce9c31ae8826c5d72f0aeec6cee8af" title="RTLIL::Module::wires" alt="" coords="239,461,383,488"/><area shape="rect" id="node17" href="../../d3/da8/opt__clean_8cc.html#a26c5164c30804956bdd2b58671847188" title="check_public_name" alt="" coords="242,512,379,539"/><area shape="rect" id="node18" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="231,563,390,589"/><area shape="rect" id="node19" href="../../df/d6f/structSigPool.html#a7e14a23481e0173fabb6a99405711f5f" title="SigPool::check" alt="" coords="257,613,365,640"/><area shape="rect" id="node20" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="655,664,713,691"/><area shape="rect" id="node23" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="291,715,330,741"/><area shape="rect" id="node26" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="233,765,389,792"/><area shape="rect" id="node8" href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7" title="count_nontrivial_wire\l_attrs" alt="" coords="440,142,584,183"/><area shape="rect" id="node11" href="../../d0/dbf/structSigMap.html#a9ece31598206f65aa071a1830a0ded54" title="SigMap::register_bit" alt="" coords="444,360,580,387"/><area shape="rect" id="node12" href="../../d0/dbf/structSigMap.html#a39e73745516fad540c4d6d125e012e72" title="SigMap::merge_bit" alt="" coords="447,208,577,235"/><area shape="rect" id="node13" href="../../d0/dbf/structSigMap.html#a17dd8c78694a26df35398565146e3bca" title="SigMap::set_bit" alt="" coords="457,259,567,285"/><area shape="rect" id="node15" href="../../d0/dbf/structSigMap.html#a17c1e00474e24e1b6befdfa9570a96bd" title="SigMap::map_bit" alt="" coords="453,461,571,488"/><area shape="rect" id="node21" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="785,689,850,716"/><area shape="rect" id="node22" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="899,689,943,716"/><area shape="rect" id="node24" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="489,715,535,741"/><area shape="rect" id="node25" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="633,765,735,792"/></map>
</div>
</p>

<p><div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d3/da8/opt__clean_8cc_a28e72d2423abd0781566a7f8540f0841_icgraph.png" border="0" usemap="#d3/da8/opt__clean_8cc_a28e72d2423abd0781566a7f8540f0841_icgraph" alt=""/></div>
<map name="d3/da8/opt__clean_8cc_a28e72d2423abd0781566a7f8540f0841_icgraph" id="d3/da8/opt__clean_8cc_a28e72d2423abd0781566a7f8540f0841_icgraph">
<area shape="rect" id="node2" href="../../d3/da8/opt__clean_8cc.html#a47a892a9e9b07ea7c9e3c367ad4b4d1b" title="rmunused_module" alt="" coords="229,31,357,57"/><area shape="rect" id="node3" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="405,5,563,32"/><area shape="rect" id="node4" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="416,56,552,83"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="afe1381b3810f560edd3b0cc47a4266c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> <a class="el" href="../../d2/dec/structCleanPass.html">CleanPass</a>  <a class="el" href="../../d2/dec/structCleanPass.html">CleanPass</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d7fb0f77a67a726e9d95cda0513e6d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int count_rm_cells</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/da8/opt__clean_8cc_source.html#l00034">34</a> of file <a class="el" href="../../d3/da8/opt__clean_8cc_source.html">opt_clean.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a409a15f786dbc5c9b94af1e3f0bf9072"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int count_rm_wires</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/da8/opt__clean_8cc_source.html#l00034">34</a> of file <a class="el" href="../../d3/da8/opt__clean_8cc_source.html">opt_clean.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a9ac3e89d46ffd6c937486c622099ee79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a> ct</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/da8/opt__clean_8cc_source.html#l00033">33</a> of file <a class="el" href="../../d3/da8/opt__clean_8cc_source.html">opt_clean.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a1ffe47011b33cc326b40223d6973a33d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a> ct_all</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/da8/opt__clean_8cc_source.html#l00033">33</a> of file <a class="el" href="../../d3/da8/opt__clean_8cc_source.html">opt_clean.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a2dcac52acc6295a20c0a48efdc93d491"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a> ct_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/da8/opt__clean_8cc_source.html#l00033">33</a> of file <a class="el" href="../../d3/da8/opt__clean_8cc_source.html">opt_clean.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a5528bf760406534cd8d7450ad1c0ca3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> <a class="el" href="../../d2/d99/structOptCleanPass.html">OptCleanPass</a>  <a class="el" href="../../d2/d99/structOptCleanPass.html">OptCleanPass</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_909ba3c047acf83b28267ff3e9830e84.html">passes</a></li><li class="navelem"><a class="el" href="../../dir_e3a1b34eaa8db83c00e2a60f8ad14fa1.html">opt</a></li><li class="navelem"><a class="el" href="../../d3/da8/opt__clean_8cc.html">opt_clean.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:16 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
