// Seed: 971466004
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output tri id_2,
    input supply0 id_3,
    output wor id_4,
    output tri id_5,
    output tri id_6,
    output wor module_0,
    input uwire id_8
);
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    output uwire id_2,
    output tri0  id_3
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_7;
  assign module_3._id_1 = 0;
  logic [7:0]
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24;
  assign id_18[1] = -1;
  wire id_25;
endmodule
module module_3 #(
    parameter id_1 = 32'd97
) (
    output tri0 id_0,
    input supply1 _id_1
);
  wand id_3 = -1;
  struct packed {
    logic id_4;
    logic [1 : id_1] id_5;
  } id_6;
  ;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3
  );
endmodule
