<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SF11</h1></br><li>7.11.2.12 SYR_SF11 [E/E] FuSa Implementation - Safe State Activation</br></li><li>7.11.2.12.1 Description</br></li><li>7.11.2.12.1.0-1 Brief description: 

If there has been a violation of the control flow monitoring or the memory protection of FuSa-SW, it means that the freedom-from-interference was violated and the SW execution can’t be trusted anymore.  In this case the safe operation of the FuSa-SW has to be restored, before any safety goal could be violated. The reference architecture in the KLH mentions the following recovery mechanisms:

1. Error handling in the higher-level instance
2. Deactivation of the partition
3. Restart(via FCCU ) by the hardware watchdog
4. Immediate restart of the MCU(Using MCU perfrom reset )

Regarding point 1, Error handling in the higher-level instance: Not applicable for CCU as If the freedom-from-interference was violated, argumentation to keep the SW running safely and reset a single task or partition ins not possible as more then one safety tasks are planned in one OS application to reduce the performace impact.

Regarding point 2, Deactivation of the partition: This is not allowed because the FuSa goals have to be achieved all of the time.

So the only option we have is  a reset of the CCU according to point 3 and 4. A reset should be handled the following way:
1.	If time allows it write down an error storage entry or some other diagnostic information before going in to reset (MCU perfrom reset / via FCCU ).	
2.	Retry: After the reset resume the application SW. If there are several resets in a row (usually 5) the CCU should be locked down.
3.	Reset the CCU. </br></li><li>7.11.2.12.1.0-2 Preconditions: NA
</br></li><li>7.11.2.12.1.0-3 Trigger:Freedom-from-interference was violated and the SW execution can’t be trusted
</br></li><li>7.11.2.12.1.0-4 Input data: NA</br></li><li>7.11.2.12.1.0-5 Description of behaviour: Safe state : Immediate Reset </br></li><li>7.11.2.12.1.0-6 Timing Requirements: 50 ms</br></li><li>7.11.2.12.1.0-7 Output data: NA</br></li><li>7.11.2.12.1.0-8 Postconditions: Immediate Reset </br></li><li>7.11.2.12.1.0-9 Descriptions of exceptions: NA</br></li><li>7.11.2.12.1.0-10 Dependencies and interactions: All the safety TASKs and CDDs</br></li><li>7.11.2.12.2 Differences to CRS</br></li><li>7.11.2.12.2.0-1 xxx</br></li><li>7.11.2.12.3 Questions and Answers</br></li><li>7.11.2.12.3.0-1 xxx</br></li>