# system info soc_system on 2018.05.18.16:35:39
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1526654104
#
#
# Files generated for soc_system on 2018.05.18.16:35:39
files:
filepath,kind,attributes,module,is_top
simulation/soc_system.v,VERILOG,,soc_system,true
simulation/submodules/soc_system_button_pio.v,VERILOG,,soc_system_button_pio,false
simulation/submodules/soc_system_dipsw_pio.v,VERILOG,,soc_system_dipsw_pio,false
simulation/submodules/fir_driver.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,fir_driver,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/dspba_library_package.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/dspba_library.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/auk_dspip_math_pkg_hpfir.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/auk_dspip_roundsat_hpfir.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,soc_system_fir_filter,false
simulation/submodules/soc_system_fir_filter_rtl_core.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/soc_system_fir_filter_ast.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/soc_system_fir_filter.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/soc_system_fir_filter_nativelink.tcl,OTHER,,soc_system_fir_filter,false
simulation/submodules/soc_system_fir_filter_msim.tcl,OTHER,,soc_system_fir_filter,false
simulation/submodules/soc_system_fir_filter_tb.vhd,VHDL,,soc_system_fir_filter,false
simulation/submodules/soc_system_fir_filter_mlab.m,OTHER,,soc_system_fir_filter,false
simulation/submodules/soc_system_fir_filter_model.m,OTHER,,soc_system_fir_filter,false
simulation/submodules/soc_system_fir_filter_coef_int.txt,OTHER,,soc_system_fir_filter,false
simulation/submodules/soc_system_fir_filter_input.txt,OTHER,,soc_system_fir_filter,false
simulation/submodules/soc_system_fir_filter_param.txt,OTHER,,soc_system_fir_filter,false
simulation/submodules/hard_limiter.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,hard_limiter,false
simulation/submodules/altera_avalon_st_splitter.sv,SYSTEM_VERILOG,,altera_avalon_st_splitter,false
simulation/submodules/soc_system_hps_0.v,VERILOG,,soc_system_hps_0,false
simulation/submodules/iteration_ctrl.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,iteration_ctrl,false
simulation/submodules/soc_system_led_pio.v,VERILOG,,soc_system_led_pio,false
simulation/submodules/soc_system_limits_buffer.v,VERILOG,,soc_system_limits_buffer,false
simulation/submodules/limits_buffer_ctrl.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,limits_buffer_ctrl,false
simulation/submodules/mm2st_data_adapter.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,mm2st_data_adapter,false
simulation/submodules/soc_system_onchip_RAM.hex,HEX,,soc_system_onchip_RAM,false
simulation/submodules/soc_system_onchip_RAM.v,VERILOG,,soc_system_onchip_RAM,false
simulation/submodules/output_ctrl.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,output_ctrl,false
simulation/submodules/sample2lvl_converter.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,sample2lvl_converter,false
simulation/submodules/lvl_generator.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,sample2lvl_converter,false
simulation/submodules/sample_dispatcher.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,sample2lvl_converter,false
simulation/submodules/soc_system_sgdma_mm2st.v,VERILOG,,soc_system_sgdma_mm2st,false
simulation/submodules/soc_system_sgdma_st2mm.v,VERILOG,,soc_system_sgdma_st2mm,false
simulation/submodules/soc_system_signal_buffer.v,VERILOG,,soc_system_signal_buffer,false
simulation/submodules/signal_buffer_ctrl.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,signal_buffer_ctrl,false
simulation/submodules/st2mm_data_adapter.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,st2mm_data_adapter,false
simulation/submodules/soc_system_sysid_qsys.v,VERILOG,,soc_system_sysid_qsys,false
simulation/submodules/soc_system_mm_interconnect_0.v,VERILOG,,soc_system_mm_interconnect_0,false
simulation/submodules/soc_system_mm_interconnect_1.v,VERILOG,,soc_system_mm_interconnect_1,false
simulation/submodules/soc_system_mm_interconnect_2.v,VERILOG,,soc_system_mm_interconnect_2,false
simulation/submodules/soc_system_mm_interconnect_3.v,VERILOG,,soc_system_mm_interconnect_3,false
simulation/submodules/soc_system_mm_interconnect_4.v,VERILOG,,soc_system_mm_interconnect_4,false
simulation/submodules/soc_system_mm_interconnect_5.v,VERILOG,,soc_system_mm_interconnect_5,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_hps_0_hps_io.v,VERILOG,,soc_system_hps_0_hps_io,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_axi_slave_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/soc_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router,false
simulation/submodules/soc_system_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_004,false
simulation/submodules/soc_system_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_006,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/soc_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/soc_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/soc_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/soc_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/soc_system_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_1_router,false
simulation/submodules/soc_system_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_1_router_002,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/soc_system_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_1_cmd_demux,false
simulation/submodules/soc_system_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_1_cmd_mux,false
simulation/submodules/soc_system_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_1_rsp_demux,false
simulation/submodules/soc_system_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_1_rsp_mux,false
simulation/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v,VERILOG,,soc_system_mm_interconnect_1_avalon_st_adapter,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/soc_system_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/soc_system_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/soc_system_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
simulation/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system.button_pio,soc_system_button_pio
soc_system.dipsw_pio,soc_system_dipsw_pio
soc_system.fir_driver,fir_driver
soc_system.fir_fifo_in,altera_avalon_sc_fifo
soc_system.fir_fifo_out,altera_avalon_sc_fifo
soc_system.fir_filter,soc_system_fir_filter
soc_system.hard_limiter,hard_limiter
soc_system.hard_limiter_out_splitter,altera_avalon_st_splitter
soc_system.lvl_generator_out_splitter,altera_avalon_st_splitter
soc_system.hps_0,soc_system_hps_0
soc_system.hps_0.fpga_interfaces,soc_system_hps_0_fpga_interfaces
soc_system.hps_0.hps_io,soc_system_hps_0_hps_io
soc_system.hps_0.hps_io.border,soc_system_hps_0_hps_io_border
soc_system.iteration_ctrl,iteration_ctrl
soc_system.led_pio,soc_system_led_pio
soc_system.limits_buffer,soc_system_limits_buffer
soc_system.limits_buffer_ctrl,limits_buffer_ctrl
soc_system.mm2st_data_adapter_0,mm2st_data_adapter
soc_system.onchip_RAM,soc_system_onchip_RAM
soc_system.output_ctrl,output_ctrl
soc_system.sample2lvl_converter_0,sample2lvl_converter
soc_system.sgdma_mm2st,soc_system_sgdma_mm2st
soc_system.sgdma_st2mm,soc_system_sgdma_st2mm
soc_system.signal_buffer,soc_system_signal_buffer
soc_system.signal_buffer_ctrl,signal_buffer_ctrl
soc_system.st2mm_data_adapter_0,st2mm_data_adapter
soc_system.sysid_qsys,soc_system_sysid_qsys
soc_system.mm_interconnect_0,soc_system_mm_interconnect_0
soc_system.mm_interconnect_0.sgdma_mm2st_descriptor_read_translator,altera_merlin_master_translator
soc_system.mm_interconnect_0.sgdma_st2mm_descriptor_read_translator,altera_merlin_master_translator
soc_system.mm_interconnect_0.sgdma_mm2st_descriptor_write_translator,altera_merlin_master_translator
soc_system.mm_interconnect_0.sgdma_st2mm_descriptor_write_translator,altera_merlin_master_translator
soc_system.mm_interconnect_0.sgdma_mm2st_m_read_translator,altera_merlin_master_translator
soc_system.mm_interconnect_0.sgdma_st2mm_m_write_translator,altera_merlin_master_translator
soc_system.mm_interconnect_0.sgdma_mm2st_descriptor_read_agent,altera_merlin_master_agent
soc_system.mm_interconnect_0.sgdma_st2mm_descriptor_read_agent,altera_merlin_master_agent
soc_system.mm_interconnect_0.sgdma_mm2st_descriptor_write_agent,altera_merlin_master_agent
soc_system.mm_interconnect_0.sgdma_st2mm_descriptor_write_agent,altera_merlin_master_agent
soc_system.mm_interconnect_0.sgdma_mm2st_m_read_agent,altera_merlin_master_agent
soc_system.mm_interconnect_0.sgdma_st2mm_m_write_agent,altera_merlin_master_agent
soc_system.mm_interconnect_0.hps_0_f2h_axi_slave_agent,altera_merlin_axi_slave_ni
soc_system.mm_interconnect_0.router,soc_system_mm_interconnect_0_router
soc_system.mm_interconnect_0.router_001,soc_system_mm_interconnect_0_router
soc_system.mm_interconnect_0.router_002,soc_system_mm_interconnect_0_router
soc_system.mm_interconnect_0.router_003,soc_system_mm_interconnect_0_router
soc_system.mm_interconnect_0.router_004,soc_system_mm_interconnect_0_router_004
soc_system.mm_interconnect_0.router_005,soc_system_mm_interconnect_0_router_004
soc_system.mm_interconnect_0.router_006,soc_system_mm_interconnect_0_router_006
soc_system.mm_interconnect_0.router_007,soc_system_mm_interconnect_0_router_006
soc_system.mm_interconnect_0.sgdma_mm2st_descriptor_read_limiter,altera_merlin_traffic_limiter
soc_system.mm_interconnect_0.sgdma_st2mm_descriptor_read_limiter,altera_merlin_traffic_limiter
soc_system.mm_interconnect_0.sgdma_mm2st_m_read_limiter,altera_merlin_traffic_limiter
soc_system.mm_interconnect_0.cmd_demux,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_demux_001,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_demux_002,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_demux_003,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_demux_004,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_demux_005,soc_system_mm_interconnect_0_cmd_demux
soc_system.mm_interconnect_0.cmd_mux,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.cmd_mux_001,soc_system_mm_interconnect_0_cmd_mux
soc_system.mm_interconnect_0.rsp_demux,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_demux_001,soc_system_mm_interconnect_0_rsp_demux
soc_system.mm_interconnect_0.rsp_mux,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.rsp_mux_001,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.rsp_mux_002,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.rsp_mux_003,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.rsp_mux_004,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.rsp_mux_005,soc_system_mm_interconnect_0_rsp_mux
soc_system.mm_interconnect_0.sgdma_mm2st_descriptor_write_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.sgdma_st2mm_descriptor_write_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.sgdma_st2mm_m_write_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.sgdma_mm2st_descriptor_write_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.sgdma_st2mm_descriptor_write_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.sgdma_st2mm_m_write_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.sgdma_mm2st_descriptor_read_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.sgdma_mm2st_descriptor_read_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.sgdma_st2mm_descriptor_read_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.sgdma_st2mm_descriptor_read_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.sgdma_mm2st_m_read_cmd_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_0.sgdma_mm2st_m_read_rsp_width_adapter,altera_merlin_width_adapter
soc_system.mm_interconnect_1,soc_system_mm_interconnect_1
soc_system.mm_interconnect_1.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_1.fir_fifo_out_csr_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_1.fir_fifo_in_csr_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_1.sgdma_st2mm_csr_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_1.sgdma_mm2st_csr_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_1.led_pio_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_1.dipsw_pio_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_1.button_pio_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_1.onchip_RAM_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_1.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
soc_system.mm_interconnect_1.sysid_qsys_control_slave_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_1.fir_fifo_out_csr_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_1.fir_fifo_in_csr_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_1.sgdma_st2mm_csr_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_1.sgdma_mm2st_csr_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_1.led_pio_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_1.dipsw_pio_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_1.button_pio_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_1.onchip_RAM_s1_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_1.sysid_qsys_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.sysid_qsys_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.fir_fifo_out_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.fir_fifo_out_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.fir_fifo_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.fir_fifo_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.sgdma_st2mm_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.sgdma_st2mm_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.sgdma_mm2st_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.sgdma_mm2st_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.led_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.led_pio_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.dipsw_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.dipsw_pio_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.button_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.button_pio_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.onchip_RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.onchip_RAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_1.router,soc_system_mm_interconnect_1_router
soc_system.mm_interconnect_1.router_001,soc_system_mm_interconnect_1_router
soc_system.mm_interconnect_1.router_002,soc_system_mm_interconnect_1_router_002
soc_system.mm_interconnect_1.router_003,soc_system_mm_interconnect_1_router_002
soc_system.mm_interconnect_1.router_004,soc_system_mm_interconnect_1_router_002
soc_system.mm_interconnect_1.router_005,soc_system_mm_interconnect_1_router_002
soc_system.mm_interconnect_1.router_006,soc_system_mm_interconnect_1_router_002
soc_system.mm_interconnect_1.router_007,soc_system_mm_interconnect_1_router_002
soc_system.mm_interconnect_1.router_008,soc_system_mm_interconnect_1_router_002
soc_system.mm_interconnect_1.router_009,soc_system_mm_interconnect_1_router_002
soc_system.mm_interconnect_1.router_010,soc_system_mm_interconnect_1_router_002
soc_system.mm_interconnect_1.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
soc_system.mm_interconnect_1.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
soc_system.mm_interconnect_1.sysid_qsys_control_slave_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_1.fir_fifo_out_csr_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_1.fir_fifo_in_csr_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_1.sgdma_st2mm_csr_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_1.sgdma_mm2st_csr_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_1.led_pio_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_1.dipsw_pio_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_1.button_pio_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_1.onchip_RAM_s1_burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_1.cmd_demux,soc_system_mm_interconnect_1_cmd_demux
soc_system.mm_interconnect_1.cmd_demux_001,soc_system_mm_interconnect_1_cmd_demux
soc_system.mm_interconnect_1.cmd_mux,soc_system_mm_interconnect_1_cmd_mux
soc_system.mm_interconnect_1.cmd_mux_001,soc_system_mm_interconnect_1_cmd_mux
soc_system.mm_interconnect_1.cmd_mux_002,soc_system_mm_interconnect_1_cmd_mux
soc_system.mm_interconnect_1.cmd_mux_003,soc_system_mm_interconnect_1_cmd_mux
soc_system.mm_interconnect_1.cmd_mux_004,soc_system_mm_interconnect_1_cmd_mux
soc_system.mm_interconnect_1.cmd_mux_005,soc_system_mm_interconnect_1_cmd_mux
soc_system.mm_interconnect_1.cmd_mux_006,soc_system_mm_interconnect_1_cmd_mux
soc_system.mm_interconnect_1.cmd_mux_007,soc_system_mm_interconnect_1_cmd_mux
soc_system.mm_interconnect_1.cmd_mux_008,soc_system_mm_interconnect_1_cmd_mux
soc_system.mm_interconnect_1.rsp_demux,soc_system_mm_interconnect_1_rsp_demux
soc_system.mm_interconnect_1.rsp_demux_001,soc_system_mm_interconnect_1_rsp_demux
soc_system.mm_interconnect_1.rsp_demux_002,soc_system_mm_interconnect_1_rsp_demux
soc_system.mm_interconnect_1.rsp_demux_003,soc_system_mm_interconnect_1_rsp_demux
soc_system.mm_interconnect_1.rsp_demux_004,soc_system_mm_interconnect_1_rsp_demux
soc_system.mm_interconnect_1.rsp_demux_005,soc_system_mm_interconnect_1_rsp_demux
soc_system.mm_interconnect_1.rsp_demux_006,soc_system_mm_interconnect_1_rsp_demux
soc_system.mm_interconnect_1.rsp_demux_007,soc_system_mm_interconnect_1_rsp_demux
soc_system.mm_interconnect_1.rsp_demux_008,soc_system_mm_interconnect_1_rsp_demux
soc_system.mm_interconnect_1.rsp_mux,soc_system_mm_interconnect_1_rsp_mux
soc_system.mm_interconnect_1.rsp_mux_001,soc_system_mm_interconnect_1_rsp_mux
soc_system.mm_interconnect_1.avalon_st_adapter,soc_system_mm_interconnect_1_avalon_st_adapter
soc_system.mm_interconnect_1.avalon_st_adapter.error_adapter_0,soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_1.avalon_st_adapter_001,soc_system_mm_interconnect_1_avalon_st_adapter
soc_system.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_1.avalon_st_adapter_002,soc_system_mm_interconnect_1_avalon_st_adapter
soc_system.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_1.avalon_st_adapter_003,soc_system_mm_interconnect_1_avalon_st_adapter
soc_system.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_1.avalon_st_adapter_004,soc_system_mm_interconnect_1_avalon_st_adapter
soc_system.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_1.avalon_st_adapter_005,soc_system_mm_interconnect_1_avalon_st_adapter
soc_system.mm_interconnect_1.avalon_st_adapter_005.error_adapter_0,soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_1.avalon_st_adapter_006,soc_system_mm_interconnect_1_avalon_st_adapter
soc_system.mm_interconnect_1.avalon_st_adapter_006.error_adapter_0,soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_1.avalon_st_adapter_007,soc_system_mm_interconnect_1_avalon_st_adapter
soc_system.mm_interconnect_1.avalon_st_adapter_007.error_adapter_0,soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_1.avalon_st_adapter_008,soc_system_mm_interconnect_1_avalon_st_adapter
soc_system.mm_interconnect_1.avalon_st_adapter_008.error_adapter_0,soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system.mm_interconnect_2,soc_system_mm_interconnect_2
soc_system.mm_interconnect_2.limits_buffer_ctrl_port_a_translator,altera_merlin_master_translator
soc_system.mm_interconnect_2.limits_buffer_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_3,soc_system_mm_interconnect_3
soc_system.mm_interconnect_3.signal_buffer_ctrl_port_a_translator,altera_merlin_master_translator
soc_system.mm_interconnect_3.signal_buffer_s1_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_4,soc_system_mm_interconnect_4
soc_system.mm_interconnect_4.limits_buffer_ctrl_port_b_translator,altera_merlin_master_translator
soc_system.mm_interconnect_4.limits_buffer_s2_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_5,soc_system_mm_interconnect_5
soc_system.mm_interconnect_5.signal_buffer_ctrl_port_b_translator,altera_merlin_master_translator
soc_system.mm_interconnect_5.signal_buffer_s2_translator,altera_merlin_slave_translator
soc_system.rst_controller,altera_reset_controller
soc_system.rst_controller_001,altera_reset_controller
