`define fsubs 0
`define fadds 1
`define fmuls 3
`define floatis 5   //intToFloat
`define fixsi 4      //FloatToInt


module vibrato_t
  #(
    parameter DATA_WIDTH=16,
    parameter ADDR_WIDTH = 13,
    parameter SAMPLERATE = 48000, //Hz
    parameter CLOCK_FREQ = 50, // MHz   parameter MODFREQ = 5, //Hz
    parameter DELAY = 5
    )
   (
    /* smart_ram interface */
    input [DATA_WIDTH-1:0]    sram_data_in,
    input                     sram_read_finish,
    output                    sram_rd,
    output [(ADDR_WIDTH-1):0] sram_offset,
    /* end */
    input                     clk,
    input                     rst,
    input                     cs,
    input [3:0]               modfreq_option, //float

    input                     my_turn,
    output                    done,
    output [(DATA_WIDTH-1):0] data_out
    );

   // Converts offest in miliseconds to actual delay in ram memory
   function reg [ADDR_WIDTH-1:0] delay_to_off(input [31:0] dly); begin //ms;
         delay_to_off = 4 * dly * SAMPLERATE / 1000;
   end
   endfunction

   /*
    states
    */
   localparam PASSIVE = 0, READ_DELAY = 1, DONE = 2;
   /*
    Helper variables
    */
   localparam MAX_DELAY = (2 * DELAY) + 1;
   /*
    variables
    */
   reg [31:0] freq_counters [4:0];
   reg        generated_clock;
   reg        prev_generated_clock;
   reg [31:0] freq_counter;
   reg [3:0]  delay, delay_next;
   reg        started, started_next;
   reg [1:0]  state, state_next;
   integer    counter, counter_next;
   reg [DATA_WIDTH-1:0] result_vibrato;

   initial begin
      state = PASSIVE;
      state_next = PASSIVE;
      prev_generated_clock = 0;
      generated_clock = 0;
      // 48KHz / 5Hz / (MAX_DELAY * 2)
      freq_counters[0] = 960;
      // 48KHz / 7Hz / (MAX_DELAY)
      freq_counters[1] = 685;
      // 48KHz / 9Hz / (MAX_DELAY)
      freq_counters[2] = 533;
      // 48KHz / 11Hz / (MAX_DELAY)
      freq_counters[3] = 436;
      // 48KHz / 13Hz / (MAX_DELAY)
      freq_counters[4] = 369;
   end
   /*
    clock generator
    */
   always @(posedge clk) begin
      counter <= counter + 1;
      prev_generated_clock <= generated_clock;

      if (if counter >= freq_counter) begin
         counter <= 0;
      end

      if (counter == freq_counter) begin
         generated_clock <= ~generated_clock;
      end
   end

   always @(*) begin
      // only on positive newly generated clock edge update delay
      if (prev_generated_clock == 0 && generated_clock == 1) begin
         delay_next <= (delay + 1) % MAX_DELAY;
      end
   end

   always @(posedge clk) begin
      state <= state_next;
      delay <= delay_next;
   end

   always @(posedge clk) begin
      sram_rd_reg <= 0;

      case(state)
        READ_DELAY: begin
           if(started_action == 0) begin
              started_action <= 1;
              sram_rd_reg <= 1;
              // Value of delay goes from 0 to 2 * DELAY, but we want delays
              // from -DELAY to +DELAY
              sram_offset_reg <= delay_to_off(delay - DELAY);
           end

           if (sram_read_finish) begin
              started_action <= 0;
              result_vibrato <= sram_data_in; // critical path
           end
        end // case: READ_DELAY
      endcase
   end

   /*
    comb
    */
   always @(*) begin
      state_next <= state;

      case(state)
        PASSIVE: begin
           if(cs == 1 && my_turn == 1) begin
              state_next <= READ_DELAY;
           end
        end
        READ_DELAY: begin
           if(sram_read_finish == 1) begin
              state_next <= DONE;
           end
        end
        DONE: begin
           state_next <= PASSIVE;
        end
      endcase
   end

   assign freq_counter = freq_counters[modfreq_option];
   assign sram_rd = sram_rd_reg;
   assign sram_offset = sram_offset_reg;
   assign data_out = result_vibrato;
   assign done = state == DONE;
endmodule
