{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696654355049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696654355061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 22:52:33 2023 " "Processing started: Fri Oct 06 22:52:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696654355061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696654355061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Embed -c Embed " "Command: quartus_sta Embed -c Embed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696654355061 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696654355330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696654361006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696654361008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654361094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654361095 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_trace_ts_req_generator " "Entity altera_trace_ts_req_generator" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0 " "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0 " "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1696654364740 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1696654364740 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696654365870 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696654366079 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696654366208 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696654366230 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696654366342 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696654367645 ""}
{ "Info" "ISTA_SDC_FOUND" "Embed/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Embed/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696654368294 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_Default.SDC " "Reading SDC File: 'DE10_LITE_Default.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696654368359 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1696654368396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u3\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u3\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u3\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u3\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u3\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u3\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1696654368396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u3\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -phase -90.00 -duty_cycle 50.00 -name \{u3\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u3\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u3\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -phase -90.00 -duty_cycle 50.00 -name \{u3\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u3\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1696654368396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u3\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u3\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u3\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u3\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u3\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u3\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1696654368396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u3\|altpll_1\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u3\|altpll_1\|sd1\|pll7\|clk\[0\]\} \{u3\|altpll_1\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u3\|altpll_1\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u3\|altpll_1\|sd1\|pll7\|clk\[0\]\} \{u3\|altpll_1\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1696654368396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1696654368396 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696654368396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1696654368397 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696654368579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u3\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u3\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696654368579 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696654368579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696654369087 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696654369096 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 10.000 " "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696654369096 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[2\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] does not match the master clock period requirement: 10.000 " "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[2\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696654369096 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696654369096 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696654369100 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696654369259 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1696654369672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.206 " "Worst-case setup slack is 3.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654369932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654369932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.206               0.000 ADC_CLK_10  " "    3.206               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654369932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.863               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.863               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654369932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.798               0.000 MAX10_CLK1_50  " "   15.798               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654369932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.259               0.000 MAX10_CLK2_50  " "   17.259               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654369932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.945               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   29.945               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654369932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.231               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   40.231               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654369932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.330               0.000 altera_reserved_tck  " "   43.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654369932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654369932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 ADC_CLK_10  " "    0.194               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.204               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.271               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 altera_reserved_tck  " "    0.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 MAX10_CLK1_50  " "    0.310               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.324               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 MAX10_CLK2_50  " "    0.344               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654370225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.500 " "Worst-case recovery slack is 11.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.500               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.168               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   18.168               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.224               0.000 MAX10_CLK1_50  " "   18.224               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.081               0.000 altera_reserved_tck  " "   46.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.751               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   46.751               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.154               0.000 ADC_CLK_10  " "   95.154               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654370336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.472 " "Worst-case removal slack is 0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 MAX10_CLK1_50  " "    0.472               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 altera_reserved_tck  " "    0.864               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 ADC_CLK_10  " "    0.887               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.077               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    2.077               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.170               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    2.170               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.654               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.654               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654370439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.555 " "Worst-case minimum pulse width slack is 9.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.555               0.000 MAX10_CLK1_50  " "    9.555               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 MAX10_CLK2_50  " "    9.587               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.250               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   10.250               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.689               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.689               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.650               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   24.650               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.375               0.000 u3\|altpll_1\|sd1\|pll7\|clk\[0\]  " "   44.375               0.000 u3\|altpll_1\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468               0.000 ADC_CLK_10  " "   49.468               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.566               0.000 altera_reserved_tck  " "   49.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.663               0.000 u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.663               0.000 u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654370460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654370460 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 147 synchronizer chains. " "Report Metastability: Found 147 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654370629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654370629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 147 " "Number of Synchronizer Chains Found: 147" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654370629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654370629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654370629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.462 ns " "Worst Case Available Settling Time: 36.462 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654370629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654370629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654370629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654370629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654370629 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654370629 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696654370629 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696654370651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696654370782 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1696654370782 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696654381859 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696654383139 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u3\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u3\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696654383139 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696654383139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696654383142 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696654383149 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 10.000 " "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696654383149 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[2\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] does not match the master clock period requirement: 10.000 " "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[2\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696654383149 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696654383149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.267 " "Worst-case setup slack is 3.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.267               0.000 ADC_CLK_10  " "    3.267               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.485               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    6.485               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.204               0.000 MAX10_CLK1_50  " "   16.204               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.527               0.000 MAX10_CLK2_50  " "   17.527               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.887               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.887               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.159               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   41.159               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.972               0.000 altera_reserved_tck  " "   43.972               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654383675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 ADC_CLK_10  " "    0.185               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.201               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.252               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 altera_reserved_tck  " "    0.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 MAX10_CLK1_50  " "    0.282               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.293               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 MAX10_CLK2_50  " "    0.314               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654383896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654383896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.672 " "Worst-case recovery slack is 12.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.672               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.672               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.380               0.000 MAX10_CLK1_50  " "   18.380               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.869               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   18.869               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.462               0.000 altera_reserved_tck  " "   46.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.064               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   47.064               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.628               0.000 ADC_CLK_10  " "   95.628               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654384019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.440 " "Worst-case removal slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 MAX10_CLK1_50  " "    0.440               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 altera_reserved_tck  " "    0.797               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 ADC_CLK_10  " "    0.824               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.894               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    1.894               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.973               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.973               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.803               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.803               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654384081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.579 " "Worst-case minimum pulse width slack is 9.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.579               0.000 MAX10_CLK1_50  " "    9.579               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.602               0.000 MAX10_CLK2_50  " "    9.602               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.188               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   10.188               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.697               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.697               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.670               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   24.670               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.379               0.000 u3\|altpll_1\|sd1\|pll7\|clk\[0\]  " "   44.379               0.000 u3\|altpll_1\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.479               0.000 ADC_CLK_10  " "   49.479               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.594               0.000 altera_reserved_tck  " "   49.594               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.668               0.000 u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.668               0.000 u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654384102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654384102 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 147 synchronizer chains. " "Report Metastability: Found 147 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654384300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654384300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 147 " "Number of Synchronizer Chains Found: 147" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654384300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654384300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654384300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.751 ns " "Worst Case Available Settling Time: 36.751 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654384300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654384300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654384300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654384300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654384300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654384300 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696654384300 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696654384326 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696654385629 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u3\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u3\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1696654385629 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1696654385629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696654385631 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[0\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696654385634 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 10.000 " "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[1\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[1\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696654385634 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[2\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] does not match the master clock period requirement: 10.000 " "Clock: u3\|altpll_0\|sd1\|pll7\|clk\[2\] with master clock period: 20.000 found on PLL node: u3\|altpll_0\|sd1\|pll7\|clk\[2\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1696654385634 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696654385634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.576 " "Worst-case setup slack is 3.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654385812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654385812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.576               0.000 ADC_CLK_10  " "    3.576               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654385812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.202               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    9.202               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654385812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.934               0.000 MAX10_CLK1_50  " "   17.934               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654385812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.690               0.000 MAX10_CLK2_50  " "   18.690               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654385812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.922               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.922               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654385812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.088               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   45.088               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654385812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.958               0.000 altera_reserved_tck  " "   46.958               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654385812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654385812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.073 " "Worst-case hold slack is 0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 ADC_CLK_10  " "    0.073               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.090               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.118               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 altera_reserved_tck  " "    0.140               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 MAX10_CLK1_50  " "    0.142               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.147               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 MAX10_CLK2_50  " "    0.156               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654386021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.651 " "Worst-case recovery slack is 15.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.651               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.651               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.109               0.000 MAX10_CLK1_50  " "   19.109               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.440               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   21.440               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.210               0.000 altera_reserved_tck  " "   48.210               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.329               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   48.329               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.415               0.000 ADC_CLK_10  " "   97.415               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654386112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.215 " "Worst-case removal slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 MAX10_CLK1_50  " "    0.215               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 altera_reserved_tck  " "    0.398               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 ADC_CLK_10  " "    0.411               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.024               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.024               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    1.109               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.152               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.152               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654386206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.301 " "Worst-case minimum pulse width slack is 9.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.301               0.000 MAX10_CLK1_50  " "    9.301               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.331               0.000 MAX10_CLK2_50  " "    9.331               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.443               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   10.443               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.722               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.722               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.713               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   24.713               0.000 u3\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 u3\|altpll_1\|sd1\|pll7\|clk\[0\]  " "   44.903               0.000 u3\|altpll_1\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.269               0.000 ADC_CLK_10  " "   49.269               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.686               0.000 u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.686               0.000 u3\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696654386229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696654386229 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 147 synchronizer chains. " "Report Metastability: Found 147 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654386382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654386382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 147 " "Number of Synchronizer Chains Found: 147" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654386382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654386382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654386382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.326 ns " "Worst Case Available Settling Time: 38.326 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654386382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654386382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654386382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654386382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654386382 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696654386382 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696654386382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696654390184 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696654390201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4979 " "Peak virtual memory: 4979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696654390616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 06 22:53:10 2023 " "Processing ended: Fri Oct 06 22:53:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696654390616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696654390616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696654390616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696654390616 ""}
