// Seed: 2368134006
module module_0 ();
  wand id_1 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    output wire id_3,
    input wand id_4,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input wire id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input tri1 id_12
);
  assign id_6 = id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_14;
  assign id_6 = id_7 != id_9;
  assign id_14[-1] = -1;
  id_15 :
  assert property (@(posedge {id_4{-1}}) -1'b0)
  else $clog2(94);
  ;
endmodule
