/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [12:0] _06_;
  wire [6:0] _07_;
  wire [22:0] _08_;
  reg [10:0] _09_;
  wire [17:0] _10_;
  wire [2:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_98z;
  wire celloutsig_0_99z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [23:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [35:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(_02_ ? celloutsig_0_5z : celloutsig_0_1z);
  assign celloutsig_1_7z = !(celloutsig_1_5z[15] ? celloutsig_1_4z[2] : celloutsig_1_3z);
  assign celloutsig_0_1z = !(in_data[68] ? in_data[12] : celloutsig_0_0z[1]);
  assign celloutsig_0_11z = ~(celloutsig_0_8z | celloutsig_0_1z);
  assign celloutsig_0_7z = ~((_04_ | celloutsig_0_0z[2]) & _05_);
  assign celloutsig_0_26z = { celloutsig_0_12z[10:9], celloutsig_0_5z } + celloutsig_0_25z[2:0];
  reg [6:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _17_ <= 7'h00;
    else _17_ <= celloutsig_0_21z[9:3];
  assign { _07_[6:2], _03_, _07_[0] } = _17_;
  reg [22:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 23'h000000;
    else _18_ <= { celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_12z };
  assign { _08_[22:8], _00_, _08_[6:0] } = _18_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _09_ <= 11'h000;
    else _09_ <= { celloutsig_1_4z[1:0], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z };
  reg [17:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _20_ <= 18'h00000;
    else _20_ <= { in_data[87:84], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z };
  assign { _10_[17:13], _01_, _10_[11:0] } = _20_;
  reg [12:0] _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 13'h0000;
    else _21_ <= in_data[27:15];
  assign { _06_[12], _05_, _06_[10:3], _02_, _04_, _06_[0] } = _21_;
  assign celloutsig_0_0z = in_data[50:48] / { 1'h1, in_data[88:87] };
  assign celloutsig_0_34z = celloutsig_0_27z[2:0] / { 1'h1, celloutsig_0_3z[1:0] };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, _06_[3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_4z = in_data[131:129] / { 1'h1, in_data[143:142] };
  assign celloutsig_1_6z = in_data[181:177] / { 1'h1, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_15z = in_data[177:171] / { 1'h1, in_data[167:163], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_5z[19:15], celloutsig_1_10z, _09_, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_16z } / { 1'h1, _09_[5:2], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[124:117] / { 1'h1, in_data[106:101], celloutsig_1_0z };
  assign celloutsig_0_98z = { celloutsig_0_76z, celloutsig_0_34z } == celloutsig_0_39z[4:1];
  assign celloutsig_1_12z = { celloutsig_1_6z[2:1], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z } == _09_;
  assign celloutsig_0_52z = celloutsig_0_22z[3:1] && _08_[20:18];
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z } && celloutsig_0_3z[3:1];
  assign celloutsig_0_17z = ! { celloutsig_0_10z[1], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_5z = celloutsig_0_4z[4:1] || { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_18z = { _05_, _06_[10:3], _02_, _04_, _06_[0], celloutsig_0_15z, celloutsig_0_11z } || { celloutsig_0_16z[7:1], celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_29z = { celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_6z } || { celloutsig_0_12z[6:5], celloutsig_0_24z };
  assign celloutsig_0_9z = celloutsig_0_0z[0] & ~(celloutsig_0_5z);
  assign celloutsig_0_27z = celloutsig_0_7z ? celloutsig_0_4z[4:1] : { celloutsig_0_26z, celloutsig_0_24z };
  assign celloutsig_1_8z = { celloutsig_1_5z[30:22], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } != { in_data[115:101], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_15z = { celloutsig_0_4z[4:2], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_5z } !== in_data[93:83];
  assign celloutsig_0_24z = in_data[73:67] !== { celloutsig_0_4z[1], celloutsig_0_13z };
  assign celloutsig_0_4z = { celloutsig_0_0z[1], celloutsig_0_1z, celloutsig_0_0z } | in_data[55:51];
  assign celloutsig_0_76z = & { celloutsig_0_52z, celloutsig_0_33z, celloutsig_0_24z, in_data[43:31] };
  assign celloutsig_1_0z = & in_data[163:156];
  assign celloutsig_0_30z = & in_data[43:31];
  assign celloutsig_0_31z = | { _10_[17:15], celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_99z = _07_[5] & celloutsig_0_31z;
  assign celloutsig_1_13z = celloutsig_1_2z[2] & celloutsig_1_7z;
  assign celloutsig_1_3z = | in_data[148:136];
  assign celloutsig_1_10z = | in_data[145:134];
  assign celloutsig_1_16z = | { celloutsig_1_15z, celloutsig_1_12z, _09_[10:7], celloutsig_1_8z };
  assign celloutsig_0_33z = ^ { celloutsig_0_25z[1:0], celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_1_19z = ^ { in_data[123:117], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[73:69], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z } >> { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_3z[4:2], celloutsig_0_11z } >> { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[5:0] <<< in_data[165:160];
  assign celloutsig_1_5z = { in_data[178:172], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } <<< in_data[174:139];
  assign celloutsig_0_25z = { celloutsig_0_16z[3:0], celloutsig_0_17z } <<< { celloutsig_0_4z[3:0], celloutsig_0_7z };
  assign celloutsig_0_39z = { _06_[7:4], celloutsig_0_30z } - { celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_1_9z = celloutsig_1_6z[4:1] ~^ celloutsig_1_1z[3:0];
  assign celloutsig_0_10z = celloutsig_0_4z ~^ { celloutsig_0_4z[2:1], celloutsig_0_0z };
  assign celloutsig_0_13z = _06_[10:5] ~^ { celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_13z[5:1], celloutsig_0_13z } ~^ { in_data[8:7], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_21z = { celloutsig_0_13z[0], celloutsig_0_12z, celloutsig_0_5z } ~^ { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_19z = ~((celloutsig_0_9z & celloutsig_0_4z[1]) | celloutsig_0_18z);
  assign { _06_[11], _06_[2:1] } = { _05_, _02_, _04_ };
  assign _07_[1] = _03_;
  assign _08_[7] = _00_;
  assign _10_[12] = _01_;
  assign { out_data[151:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
