Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 16 13:55:37 2024
| Host         : Mario running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    40          
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/debounce/O0_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.578        0.000                      0                   25        0.092        0.000                      0                   25        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.578        0.000                      0                   25        0.092        0.000                      0                   25        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.578ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.692ns (73.173%)  route 0.620ns (26.827%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  sevenSeg/clkdiv_reg[5]/Q
                         net (fo=1, routed)           0.620     6.404    sevenSeg/clkdiv_reg_n_0_[5]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.079    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.641 r  sevenSeg/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.641    sevenSeg/clkdiv_reg[16]_i_1_n_6
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    sevenSeg/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  7.578    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 1.671ns (72.928%)  route 0.620ns (27.072%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  sevenSeg/clkdiv_reg[5]/Q
                         net (fo=1, routed)           0.620     6.404    sevenSeg/clkdiv_reg_n_0_[5]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.079    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.620 r  sevenSeg/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.620    sevenSeg/clkdiv_reg[16]_i_1_n_4
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    sevenSeg/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.704ns (29.706%)  route 1.666ns (70.294%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=16, routed)          1.099     6.867    sevenSeg/s[0]
    SLICE_X2Y101         LUT5 (Prop_lut5_I1_O)        0.124     6.991 r  sevenSeg/digit[1]_i_2/O
                         net (fo=1, routed)           0.567     7.558    sevenSeg/digit[1]_i_2_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  sevenSeg/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     7.682    sevenSeg/digit_0[1]
    SLICE_X0Y101         FDRE                                         r  sevenSeg/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X0Y101         FDRE                                         r  sevenSeg/digit_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.032    15.284    sevenSeg/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.673ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 1.597ns (72.024%)  route 0.620ns (27.976%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  sevenSeg/clkdiv_reg[5]/Q
                         net (fo=1, routed)           0.620     6.404    sevenSeg/clkdiv_reg_n_0_[5]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.079    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.546 r  sevenSeg/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.546    sevenSeg/clkdiv_reg[16]_i_1_n_5
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    sevenSeg/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  7.673    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.581ns (71.821%)  route 0.620ns (28.179%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  sevenSeg/clkdiv_reg[5]/Q
                         net (fo=1, routed)           0.620     6.404    sevenSeg/clkdiv_reg_n_0_[5]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.079    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.530 r  sevenSeg/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.530    sevenSeg/clkdiv_reg[16]_i_1_n_7
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[16]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    sevenSeg/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 1.578ns (71.782%)  route 0.620ns (28.218%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  sevenSeg/clkdiv_reg[5]/Q
                         net (fo=1, routed)           0.620     6.404    sevenSeg/clkdiv_reg_n_0_[5]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.079    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.527 r  sevenSeg/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.527    sevenSeg/clkdiv_reg[12]_i_1_n_6
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[13]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    sevenSeg/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 1.557ns (71.510%)  route 0.620ns (28.490%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  sevenSeg/clkdiv_reg[5]/Q
                         net (fo=1, routed)           0.620     6.404    sevenSeg/clkdiv_reg_n_0_[5]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.079    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.506 r  sevenSeg/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.506    sevenSeg/clkdiv_reg[12]_i_1_n_4
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[15]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    sevenSeg/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.787ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 1.483ns (70.508%)  route 0.620ns (29.492%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  sevenSeg/clkdiv_reg[5]/Q
                         net (fo=1, routed)           0.620     6.404    sevenSeg/clkdiv_reg_n_0_[5]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.079    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.432 r  sevenSeg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.432    sevenSeg/clkdiv_reg[12]_i_1_n_5
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[14]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    sevenSeg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.787    

Slack (MET) :             7.803ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.467ns (70.282%)  route 0.620ns (29.718%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  sevenSeg/clkdiv_reg[5]/Q
                         net (fo=1, routed)           0.620     6.404    sevenSeg/clkdiv_reg_n_0_[5]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.079    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.416 r  sevenSeg/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.416    sevenSeg/clkdiv_reg[12]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[12]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    sevenSeg/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  7.803    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 1.464ns (70.239%)  route 0.620ns (29.761%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  sevenSeg/clkdiv_reg[5]/Q
                         net (fo=1, routed)           0.620     6.404    sevenSeg/clkdiv_reg_n_0_[5]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.078 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.079    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.413 r  sevenSeg/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.413    sevenSeg/clkdiv_reg[8]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  sevenSeg/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X1Y100         FDRE                                         r  sevenSeg/clkdiv_reg[9]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    sevenSeg/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  7.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  sevenSeg/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    sevenSeg/clkdiv_reg[8]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  sevenSeg/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X1Y100         FDRE                                         r  sevenSeg/clkdiv_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    sevenSeg/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  sevenSeg/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    sevenSeg/clkdiv_reg[8]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  sevenSeg/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X1Y100         FDRE                                         r  sevenSeg/clkdiv_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    sevenSeg/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  sevenSeg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    sevenSeg/clkdiv_reg[8]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  sevenSeg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X1Y100         FDRE                                         r  sevenSeg/clkdiv_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    sevenSeg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  sevenSeg/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.024    sevenSeg/clkdiv_reg[8]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  sevenSeg/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X1Y100         FDRE                                         r  sevenSeg/clkdiv_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    sevenSeg/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  sevenSeg/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    sevenSeg/clkdiv_reg[12]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    sevenSeg/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  sevenSeg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    sevenSeg/clkdiv_reg[12]_i_1_n_5
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    sevenSeg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  sevenSeg/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    sevenSeg/clkdiv_reg[12]_i_1_n_6
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    sevenSeg/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.063 r  sevenSeg/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    sevenSeg/clkdiv_reg[12]_i_1_n_4
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X1Y101         FDRE                                         r  sevenSeg/clkdiv_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    sevenSeg/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.066 r  sevenSeg/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.066    sevenSeg/clkdiv_reg[16]_i_1_n_7
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    sevenSeg/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X1Y99          FDRE                                         r  sevenSeg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sevenSeg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    sevenSeg/clkdiv_reg_n_0_[7]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.077 r  sevenSeg/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.077    sevenSeg/clkdiv_reg[16]_i_1_n_5
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    sevenSeg/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y98     sevenSeg/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    sevenSeg/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y100    sevenSeg/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    sevenSeg/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    sevenSeg/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    sevenSeg/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    sevenSeg/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    sevenSeg/clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     sevenSeg/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     sevenSeg/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    sevenSeg/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    sevenSeg/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    sevenSeg/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    sevenSeg/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    sevenSeg/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    sevenSeg/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     sevenSeg/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     sevenSeg/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    sevenSeg/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    sevenSeg/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    sevenSeg/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y100    sevenSeg/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    sevenSeg/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    sevenSeg/clkdiv_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.714ns  (logic 1.609ns (23.963%)  route 5.105ns (76.037%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.510     6.003    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X6Y103         LUT2 (Prop_lut2_I0_O)        0.116     6.119 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.595     6.714    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  keyboard/debounce/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.714ns  (logic 1.609ns (23.963%)  route 5.105ns (76.037%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.510     6.003    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X6Y103         LUT2 (Prop_lut2_I0_O)        0.116     6.119 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.595     6.714    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  keyboard/debounce/cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.714ns  (logic 1.609ns (23.963%)  route 5.105ns (76.037%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.510     6.003    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X6Y103         LUT2 (Prop_lut2_I0_O)        0.116     6.119 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.595     6.714    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  keyboard/debounce/cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.714ns  (logic 1.609ns (23.963%)  route 5.105ns (76.037%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.510     6.003    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X6Y103         LUT2 (Prop_lut2_I0_O)        0.116     6.119 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.595     6.714    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  keyboard/debounce/cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/O1_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.599ns  (logic 1.617ns (24.502%)  route 4.982ns (75.498%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.510     6.003    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.124     6.127 r  keyboard/debounce/O1_i_1/O
                         net (fo=1, routed)           0.472     6.599    keyboard/debounce/O10_out
    SLICE_X6Y104         FDRE                                         r  keyboard/debounce/O1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 1.609ns (24.845%)  route 4.867ns (75.155%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.510     6.003    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X6Y103         LUT2 (Prop_lut2_I0_O)        0.116     6.119 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.357     6.476    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X7Y104         FDSE                                         r  keyboard/debounce/cnt1_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/Iv1_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.327ns  (logic 1.609ns (25.428%)  route 4.719ns (74.572%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.510     6.003    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X6Y103         LUT2 (Prop_lut2_I0_O)        0.116     6.119 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.209     6.327    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  keyboard/debounce/Iv1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            keyboard/debounce/O0_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.278ns  (logic 1.622ns (25.832%)  route 4.656ns (74.168%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IBUF_inst/O
                         net (fo=6, routed)           4.085     5.556    keyboard/debounce/PS2_CLK_IBUF
    SLICE_X4Y112         LUT4 (Prop_lut4_I2_O)        0.150     5.706 r  keyboard/debounce/O0_i_1/O
                         net (fo=1, routed)           0.572     6.278    keyboard/debounce/O01_out
    SLICE_X5Y112         FDRE                                         r  keyboard/debounce/O0_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            keyboard/debounce/Iv0_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.200ns  (logic 1.596ns (25.739%)  route 4.604ns (74.261%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IBUF_inst/O
                         net (fo=6, routed)           4.085     5.556    keyboard/debounce/PS2_CLK_IBUF
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.124     5.680 r  keyboard/debounce/Iv0_i_1/O
                         net (fo=1, routed)           0.519     6.200    keyboard/debounce/clear
    SLICE_X4Y112         FDRE                                         r  keyboard/debounce/Iv0_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/O1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 1.493ns (25.185%)  route 4.435ns (74.815%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.435     5.928    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X6Y104         FDRE                                         r  keyboard/debounce/O1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.191ns (66.240%)  route 0.097ns (33.760%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE                         0.000     0.000 r  keyboard/cnt_reg[2]/C
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/cnt_reg[2]/Q
                         net (fo=13, routed)          0.097     0.243    keyboard/cnt_reg[2]
    SLICE_X6Y101         LUT5 (Prop_lut5_I0_O)        0.045     0.288 r  keyboard/flag_i_1/O
                         net (fo=1, routed)           0.000     0.288    keyboard/flag_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  keyboard/flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.146ns (50.498%)  route 0.143ns (49.502%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE                         0.000     0.000 r  keyboard/datacur_reg[5]/C
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[5]/Q
                         net (fo=4, routed)           0.143     0.289    keyboard/p_1_in[5]
    SLICE_X5Y102         FDRE                                         r  keyboard/keycode_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.191ns (65.784%)  route 0.099ns (34.216%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE                         0.000     0.000 r  keyboard/cnt_reg[2]/C
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/cnt_reg[2]/Q
                         net (fo=13, routed)          0.099     0.245    keyboard/cnt_reg[2]
    SLICE_X6Y101         LUT6 (Prop_lut6_I3_O)        0.045     0.290 r  keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.290    keyboard/datacur[3]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.146ns (48.808%)  route 0.153ns (51.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE                         0.000     0.000 r  keyboard/datacur_reg[4]/C
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[4]/Q
                         net (fo=4, routed)           0.153     0.299    keyboard/p_1_in[4]
    SLICE_X5Y102         FDRE                                         r  keyboard/keycode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/dataprev_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.146ns (42.885%)  route 0.194ns (57.115%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE                         0.000     0.000 r  keyboard/datacur_reg[6]/C
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[6]/Q
                         net (fo=4, routed)           0.194     0.340    keyboard/p_1_in[6]
    SLICE_X3Y102         FDRE                                         r  keyboard/dataprev_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/dataprev_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.167ns (48.964%)  route 0.174ns (51.036%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE                         0.000     0.000 r  keyboard/datacur_reg[3]/C
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  keyboard/datacur_reg[3]/Q
                         net (fo=4, routed)           0.174     0.341    keyboard/p_1_in[3]
    SLICE_X5Y102         FDRE                                         r  keyboard/dataprev_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.191ns (55.099%)  route 0.156ns (44.901%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE                         0.000     0.000 r  keyboard/cnt_reg[0]/C
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/cnt_reg[0]/Q
                         net (fo=15, routed)          0.156     0.302    keyboard/cnt_reg[0]
    SLICE_X6Y101         LUT6 (Prop_lut6_I3_O)        0.045     0.347 r  keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.347    keyboard/datacur[1]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/dataprev_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.146ns (42.114%)  route 0.201ns (57.886%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE                         0.000     0.000 r  keyboard/datacur_reg[0]/C
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[0]/Q
                         net (fo=4, routed)           0.201     0.347    keyboard/p_1_in[0]
    SLICE_X5Y101         FDRE                                         r  keyboard/dataprev_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/dataprev_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.167ns (47.972%)  route 0.181ns (52.028%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE                         0.000     0.000 r  keyboard/datacur_reg[2]/C
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  keyboard/datacur_reg[2]/Q
                         net (fo=4, routed)           0.181     0.348    keyboard/p_1_in[2]
    SLICE_X5Y102         FDRE                                         r  keyboard/dataprev_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.146ns (41.834%)  route 0.203ns (58.166%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE                         0.000     0.000 r  keyboard/datacur_reg[6]/C
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[6]/Q
                         net (fo=4, routed)           0.203     0.349    keyboard/p_1_in[6]
    SLICE_X3Y102         FDRE                                         r  keyboard/keycode_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.750ns  (logic 4.334ns (44.446%)  route 5.417ns (55.554%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=16, routed)          1.080     6.848    sevenSeg/s[0]
    SLICE_X2Y101         LUT3 (Prop_lut3_I1_O)        0.153     7.001 r  sevenSeg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.337    11.338    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.725    15.062 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.062    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 4.427ns (50.649%)  route 4.314ns (49.351%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X2Y101         FDRE                                         r  sevenSeg/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  sevenSeg/digit_reg[0]/Q
                         net (fo=7, routed)           0.831     6.661    sevenSeg/digit[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.152     6.813 r  sevenSeg/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.483    10.296    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    14.054 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.054    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 4.385ns (50.225%)  route 4.346ns (49.775%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=16, routed)          1.011     6.779    sevenSeg/s[0]
    SLICE_X2Y100         LUT3 (Prop_lut3_I0_O)        0.152     6.931 r  sevenSeg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.335    10.266    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.777    14.044 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.044    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.717ns  (logic 4.154ns (47.656%)  route 4.563ns (52.344%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=16, routed)          1.080     6.848    sevenSeg/s[0]
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.124     6.972 r  sevenSeg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.483    10.455    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.030 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.030    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.552ns  (logic 4.219ns (49.336%)  route 4.333ns (50.664%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X2Y101         FDRE                                         r  sevenSeg/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  sevenSeg/digit_reg[0]/Q
                         net (fo=7, routed)           0.831     6.661    sevenSeg/digit[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.124     6.785 r  sevenSeg/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.502    10.287    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.864 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.864    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.141ns  (logic 4.436ns (54.487%)  route 3.705ns (45.513%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X2Y101         FDRE                                         r  sevenSeg/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  sevenSeg/digit_reg[0]/Q
                         net (fo=7, routed)           0.845     6.675    sevenSeg/digit[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.154     6.829 r  sevenSeg/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.860     9.689    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    13.453 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.453    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.945ns  (logic 4.358ns (54.851%)  route 3.587ns (45.149%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=16, routed)          1.019     6.787    sevenSeg/s[0]
    SLICE_X2Y100         LUT3 (Prop_lut3_I0_O)        0.146     6.933 r  sevenSeg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.568     9.501    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.756    13.257 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.257    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 4.176ns (54.493%)  route 3.487ns (45.507%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X2Y101         FDRE                                         r  sevenSeg/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  sevenSeg/digit_reg[0]/Q
                         net (fo=7, routed)           0.845     6.675    sevenSeg/digit[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.124     6.799 r  sevenSeg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.642     9.441    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.975 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.975    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 4.428ns (59.962%)  route 2.957ns (40.038%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X2Y101         FDRE                                         r  sevenSeg/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  sevenSeg/digit_reg[0]/Q
                         net (fo=7, routed)           0.834     6.664    sevenSeg/digit[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.152     6.816 r  sevenSeg/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.123     8.939    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    12.697 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.697    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.130ns (56.341%)  route 3.200ns (43.659%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=16, routed)          0.896     6.664    sevenSeg/s[1]
    SLICE_X0Y102         LUT3 (Prop_lut3_I1_O)        0.124     6.788 r  sevenSeg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.304     9.093    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    12.643 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.643    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/s_abajo_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_ABAJO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.377ns (80.427%)  route 0.335ns (19.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X0Y102         FDCE                                         r  sevenSeg/s_abajo_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  sevenSeg/s_abajo_reg_lopt_replica/Q
                         net (fo=1, routed)           0.335     1.995    lopt
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.231 r  SALIDA_ABAJO_OBUF_inst/O
                         net (fo=0)                   0.000     3.231    SALIDA_ABAJO
    K15                                                               r  SALIDA_ABAJO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/s_arriba_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_ARRIBA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.362ns (73.339%)  route 0.495ns (26.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X0Y103         FDCE                                         r  sevenSeg/s_arriba_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  sevenSeg/s_arriba_reg_lopt_replica/Q
                         net (fo=1, routed)           0.495     2.154    lopt_1
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.375 r  SALIDA_ARRIBA_OBUF_inst/O
                         net (fo=0)                   0.000     3.375    SALIDA_ARRIBA
    H17                                                               r  SALIDA_ARRIBA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/s_izquierda_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_IZQUIERDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.394ns (73.876%)  route 0.493ns (26.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X3Y103         FDCE                                         r  sevenSeg/s_izquierda_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  sevenSeg/s_izquierda_reg_lopt_replica/Q
                         net (fo=1, routed)           0.493     2.151    lopt_3
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.405 r  SALIDA_IZQUIERDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.405    SALIDA_IZQUIERDA
    J13                                                               r  SALIDA_IZQUIERDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.380ns (70.114%)  route 0.588ns (29.886%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X0Y101         FDRE                                         r  sevenSeg/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sevenSeg/digit_reg[3]/Q
                         net (fo=7, routed)           0.237     1.896    sevenSeg/digit[3]
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.045     1.941 r  sevenSeg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.293    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.487 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.487    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/s_derecha_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_DERECHA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.432ns (71.012%)  route 0.585ns (28.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X3Y101         FDCE                                         r  sevenSeg/s_derecha_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.128     1.646 r  sevenSeg/s_derecha_reg_lopt_replica/Q
                         net (fo=1, routed)           0.585     2.231    lopt_2
    N14                  OBUF (Prop_obuf_I_O)         1.304     3.535 r  SALIDA_DERECHA_OBUF_inst/O
                         net (fo=0)                   0.000     3.535    SALIDA_DERECHA
    N14                                                               r  SALIDA_DERECHA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.489ns (73.182%)  route 0.546ns (26.818%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=16, routed)          0.160     1.819    sevenSeg/s[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I1_O)        0.045     1.864 r  sevenSeg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.250    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.554 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.554    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.424ns (69.480%)  route 0.626ns (30.520%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X0Y101         FDRE                                         r  sevenSeg/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sevenSeg/digit_reg[3]/Q
                         net (fo=7, routed)           0.140     1.800    sevenSeg/digit[3]
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.045     1.845 r  sevenSeg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.485     2.330    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.568 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.568    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.422ns (67.492%)  route 0.685ns (32.508%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=16, routed)          0.290     1.949    sevenSeg/s[1]
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.045     1.994 r  sevenSeg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.390    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.626 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.626    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.437ns (65.363%)  route 0.761ns (34.637%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=16, routed)          0.160     1.819    sevenSeg/s[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.045     1.864 r  sevenSeg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.601     2.466    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.716 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.716    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.439ns (64.277%)  route 0.800ns (35.723%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X1Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=16, routed)          0.289     1.948    sevenSeg/s[1]
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.045     1.993 r  sevenSeg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.504    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.757 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.757    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.444ns  (logic 0.868ns (25.206%)  route 2.576ns (74.794%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  keyboard/keycode_reg[4]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  keyboard/keycode_reg[4]/Q
                         net (fo=13, routed)          1.107     1.526    keyboard/keycode_reg_n_0_[4]
    SLICE_X2Y102         LUT6 (Prop_lut6_I4_O)        0.297     1.823 r  keyboard/display_data[16]_i_3/O
                         net (fo=2, routed)           0.807     2.630    keyboard/display_data[16]_i_3_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I2_O)        0.152     2.782 r  keyboard/display_data[15]_i_1/O
                         net (fo=2, routed)           0.662     3.444    sevenSeg/p_1_out[4]
    SLICE_X0Y102         FDPE                                         r  sevenSeg/display_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590     5.012    sevenSeg/CLK
    SLICE_X0Y102         FDPE                                         r  sevenSeg/display_data_reg[15]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.386ns  (logic 0.840ns (24.810%)  route 2.546ns (75.190%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  keyboard/keycode_reg[4]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  keyboard/keycode_reg[4]/Q
                         net (fo=13, routed)          1.260     1.679    keyboard/keycode_reg_n_0_[4]
    SLICE_X2Y103         LUT6 (Prop_lut6_I1_O)        0.297     1.976 r  keyboard/display_data[27]_i_3/O
                         net (fo=1, routed)           0.466     2.442    keyboard/display_data[27]_i_3_n_0
    SLICE_X2Y103         LUT4 (Prop_lut4_I2_O)        0.124     2.566 r  keyboard/display_data[27]_i_1/O
                         net (fo=2, routed)           0.820     3.386    sevenSeg/p_1_out[8]
    SLICE_X2Y102         FDCE                                         r  sevenSeg/display_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590     5.012    sevenSeg/CLK
    SLICE_X2Y102         FDCE                                         r  sevenSeg/display_data_reg[17]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 0.840ns (25.084%)  route 2.509ns (74.916%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  keyboard/keycode_reg[4]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  keyboard/keycode_reg[4]/Q
                         net (fo=13, routed)          1.257     1.676    keyboard/keycode_reg_n_0_[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.297     1.973 r  keyboard/display_data[25]_i_2/O
                         net (fo=2, routed)           0.672     2.645    keyboard/display_data[25]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.124     2.769 r  keyboard/display_data[25]_i_1/O
                         net (fo=2, routed)           0.580     3.349    sevenSeg/p_1_out[1]
    SLICE_X3Y101         FDPE                                         r  sevenSeg/display_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590     5.012    sevenSeg/CLK
    SLICE_X3Y101         FDPE                                         r  sevenSeg/display_data_reg[7]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 0.840ns (25.154%)  route 2.499ns (74.846%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  keyboard/keycode_reg[4]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  keyboard/keycode_reg[4]/Q
                         net (fo=13, routed)          1.107     1.526    keyboard/keycode_reg_n_0_[4]
    SLICE_X2Y102         LUT6 (Prop_lut6_I4_O)        0.297     1.823 r  keyboard/display_data[16]_i_3/O
                         net (fo=2, routed)           0.807     2.630    keyboard/display_data[16]_i_3_n_0
    SLICE_X0Y102         LUT4 (Prop_lut4_I2_O)        0.124     2.754 r  keyboard/display_data[16]_i_1/O
                         net (fo=1, routed)           0.585     3.339    sevenSeg/p_1_out[5]
    SLICE_X2Y102         FDCE                                         r  sevenSeg/display_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590     5.012    sevenSeg/CLK
    SLICE_X2Y102         FDCE                                         r  sevenSeg/display_data_reg[16]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.840ns (25.378%)  route 2.470ns (74.622%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  keyboard/keycode_reg[4]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  keyboard/keycode_reg[4]/Q
                         net (fo=13, routed)          1.257     1.676    keyboard/keycode_reg_n_0_[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.297     1.973 r  keyboard/display_data[25]_i_2/O
                         net (fo=2, routed)           0.672     2.645    keyboard/display_data[25]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I0_O)        0.124     2.769 r  keyboard/display_data[25]_i_1/O
                         net (fo=2, routed)           0.541     3.310    sevenSeg/p_1_out[1]
    SLICE_X3Y101         FDCE                                         r  sevenSeg/display_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590     5.012    sevenSeg/CLK
    SLICE_X3Y101         FDCE                                         r  sevenSeg/display_data_reg[25]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.285ns  (logic 0.866ns (26.359%)  route 2.419ns (73.641%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  keyboard/keycode_reg[4]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  keyboard/keycode_reg[4]/Q
                         net (fo=13, routed)          1.257     1.676    keyboard/keycode_reg_n_0_[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.297     1.973 r  keyboard/display_data[25]_i_2/O
                         net (fo=2, routed)           0.444     2.417    keyboard/display_data[25]_i_2_n_0
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.150     2.567 r  keyboard/display_data[19]_i_1/O
                         net (fo=3, routed)           0.719     3.285    sevenSeg/p_1_out[6]
    SLICE_X3Y101         FDPE                                         r  sevenSeg/display_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590     5.012    sevenSeg/CLK
    SLICE_X3Y101         FDPE                                         r  sevenSeg/display_data_reg[19]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/s_derecha_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.222ns  (logic 0.866ns (26.882%)  route 2.356ns (73.118%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  keyboard/keycode_reg[4]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  keyboard/keycode_reg[4]/Q
                         net (fo=13, routed)          1.257     1.676    keyboard/keycode_reg_n_0_[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.297     1.973 r  keyboard/display_data[25]_i_2/O
                         net (fo=2, routed)           0.444     2.417    keyboard/display_data[25]_i_2_n_0
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.150     2.567 r  keyboard/display_data[19]_i_1/O
                         net (fo=3, routed)           0.655     3.222    sevenSeg/p_1_out[6]
    SLICE_X0Y102         FDCE                                         r  sevenSeg/s_derecha_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590     5.012    sevenSeg/CLK
    SLICE_X0Y102         FDCE                                         r  sevenSeg/s_derecha_reg/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.175ns  (logic 0.934ns (29.415%)  route 2.241ns (70.585%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  keyboard/keycode_reg[2]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  keyboard/keycode_reg[2]/Q
                         net (fo=13, routed)          1.173     1.629    keyboard/keycode_reg_n_0_[2]
    SLICE_X4Y103         LUT4 (Prop_lut4_I2_O)        0.152     1.781 r  keyboard/display_data[3]_i_2/O
                         net (fo=1, routed)           0.306     2.087    keyboard/display_data[3]_i_2_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I1_O)        0.326     2.413 r  keyboard/display_data[3]_i_1/O
                         net (fo=3, routed)           0.762     3.175    sevenSeg/p_1_out[0]
    SLICE_X3Y101         FDPE                                         r  sevenSeg/display_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590     5.012    sevenSeg/CLK
    SLICE_X3Y101         FDPE                                         r  sevenSeg/display_data_reg[3]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/s_izquierda_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.175ns  (logic 0.934ns (29.415%)  route 2.241ns (70.585%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  keyboard/keycode_reg[2]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  keyboard/keycode_reg[2]/Q
                         net (fo=13, routed)          1.173     1.629    keyboard/keycode_reg_n_0_[2]
    SLICE_X4Y103         LUT4 (Prop_lut4_I2_O)        0.152     1.781 r  keyboard/display_data[3]_i_2/O
                         net (fo=1, routed)           0.306     2.087    keyboard/display_data[3]_i_2_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I1_O)        0.326     2.413 r  keyboard/display_data[3]_i_1/O
                         net (fo=3, routed)           0.762     3.175    sevenSeg/p_1_out[0]
    SLICE_X3Y101         FDCE                                         r  sevenSeg/s_izquierda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590     5.012    sevenSeg/CLK
    SLICE_X3Y101         FDCE                                         r  sevenSeg/s_izquierda_reg/C

Slack:                    inf
  Source:                 RESET_TECLADO
                            (input port)
  Destination:            sevenSeg/s_arriba_reg_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.151ns  (logic 1.478ns (46.886%)  route 1.674ns (53.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET_TECLADO (IN)
                         net (fo=0)                   0.000     0.000    RESET_TECLADO
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_TECLADO_IBUF_inst/O
                         net (fo=20, routed)          1.674     3.151    sevenSeg/AS[0]
    SLICE_X0Y103         FDCE                                         f  sevenSeg/s_arriba_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.589     5.011    sevenSeg/CLK
    SLICE_X0Y103         FDCE                                         r  sevenSeg/s_arriba_reg_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.189ns (44.401%)  route 0.237ns (55.599%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  keyboard/keycode_reg[3]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[3]/Q
                         net (fo=11, routed)          0.237     0.378    keyboard/keycode_reg_n_0_[3]
    SLICE_X0Y102         LUT4 (Prop_lut4_I1_O)        0.048     0.426 r  keyboard/display_data[15]_i_1/O
                         net (fo=2, routed)           0.000     0.426    sevenSeg/p_1_out[4]
    SLICE_X0Y102         FDCE                                         r  sevenSeg/display_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X0Y102         FDCE                                         r  sevenSeg/display_data_reg[14]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.506%)  route 0.252ns (57.494%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  keyboard/keycode_reg[7]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  keyboard/keycode_reg[7]/Q
                         net (fo=11, routed)          0.252     0.393    keyboard/keycode[7]
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.045     0.438 r  keyboard/display_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.438    sevenSeg/p_1_out[2]
    SLICE_X3Y101         FDCE                                         r  sevenSeg/display_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X3Y101         FDCE                                         r  sevenSeg/display_data_reg[8]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/s_abajo_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.634%)  route 0.272ns (59.366%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  keyboard/keycode_reg[6]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[6]/Q
                         net (fo=13, routed)          0.162     0.303    keyboard/keycode_reg_n_0_[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045     0.348 r  keyboard/s_abajo_i_1/O
                         net (fo=2, routed)           0.110     0.458    sevenSeg/p_1_out[10]
    SLICE_X0Y102         FDCE                                         r  sevenSeg/s_abajo_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X0Y102         FDCE                                         r  sevenSeg/s_abajo_reg_lopt_replica/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/s_arriba_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.002%)  route 0.279ns (59.998%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  keyboard/keycode_reg[3]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[3]/Q
                         net (fo=11, routed)          0.152     0.293    keyboard/keycode_reg_n_0_[3]
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.045     0.338 r  keyboard/s_arriba_i_1/O
                         net (fo=2, routed)           0.127     0.465    sevenSeg/p_1_out[3]
    SLICE_X2Y102         FDCE                                         r  sevenSeg/s_arriba_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X2Y102         FDCE                                         r  sevenSeg/s_arriba_reg/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/s_arriba_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.032%)  route 0.330ns (63.968%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  keyboard/keycode_reg[3]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[3]/Q
                         net (fo=11, routed)          0.152     0.293    keyboard/keycode_reg_n_0_[3]
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.045     0.338 r  keyboard/s_arriba_i_1/O
                         net (fo=2, routed)           0.178     0.516    sevenSeg/p_1_out[3]
    SLICE_X0Y103         FDCE                                         r  sevenSeg/s_arriba_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X0Y103         FDCE                                         r  sevenSeg/s_arriba_reg_lopt_replica/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.510%)  route 0.353ns (65.490%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  keyboard/keycode_reg[7]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  keyboard/keycode_reg[7]/Q
                         net (fo=11, routed)          0.353     0.494    keyboard/keycode[7]
    SLICE_X3Y103         LUT5 (Prop_lut5_I4_O)        0.045     0.539 r  keyboard/display_data[20]_i_1/O
                         net (fo=1, routed)           0.000     0.539    sevenSeg/p_1_out[7]
    SLICE_X3Y103         FDCE                                         r  sevenSeg/display_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X3Y103         FDCE                                         r  sevenSeg/display_data_reg[20]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/s_abajo_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.244%)  route 0.373ns (66.756%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  keyboard/keycode_reg[6]/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[6]/Q
                         net (fo=13, routed)          0.162     0.303    keyboard/keycode_reg_n_0_[6]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045     0.348 r  keyboard/s_abajo_i_1/O
                         net (fo=2, routed)           0.212     0.559    sevenSeg/p_1_out[10]
    SLICE_X2Y102         FDCE                                         r  sevenSeg/s_abajo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X2Y102         FDCE                                         r  sevenSeg/s_abajo_reg/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.880%)  route 0.380ns (67.120%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  keyboard/keycode_reg[7]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  keyboard/keycode_reg[7]/Q
                         net (fo=11, routed)          0.271     0.412    keyboard/keycode[7]
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.045     0.457 r  keyboard/display_data[28]_i_1/O
                         net (fo=1, routed)           0.109     0.566    sevenSeg/p_1_out[9]
    SLICE_X2Y102         FDCE                                         r  sevenSeg/display_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X2Y102         FDCE                                         r  sevenSeg/display_data_reg[28]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.647%)  route 0.384ns (67.353%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  keyboard/keycode_reg[7]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  keyboard/keycode_reg[7]/Q
                         net (fo=11, routed)          0.202     0.343    keyboard/keycode[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.045     0.388 r  keyboard/display_data[25]_i_1/O
                         net (fo=2, routed)           0.182     0.570    sevenSeg/p_1_out[1]
    SLICE_X3Y101         FDCE                                         r  sevenSeg/display_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X3Y101         FDCE                                         r  sevenSeg/display_data_reg[25]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/display_data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.318%)  route 0.390ns (67.682%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  keyboard/keycode_reg[7]/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  keyboard/keycode_reg[7]/Q
                         net (fo=11, routed)          0.202     0.343    keyboard/keycode[7]
    SLICE_X2Y102         LUT4 (Prop_lut4_I3_O)        0.045     0.388 r  keyboard/display_data[25]_i_1/O
                         net (fo=2, routed)           0.188     0.576    sevenSeg/p_1_out[1]
    SLICE_X3Y101         FDPE                                         r  sevenSeg/display_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X3Y101         FDPE                                         r  sevenSeg/display_data_reg[7]/C





