+++
title = "ðŸ“• è©³è§£ Rustã‚¢ãƒˆãƒŸãƒƒã‚¯æ“ä½œã¨ãƒ­ãƒƒã‚¯ã‚’èª­ã‚“ã æ„Ÿæƒ³"
slug = "rust-atomics-and-locks-ja"
description = "std::sync::atomic::{Ordering,fence}ãŒã‚ã‹ã‚‹æœ¬"
date = "2023-11-25"
draft = true
[taxonomies]
tags = ["rust","book"]
[extra]
image = "images/emoji/closed_book.png"
+++

## èª­ã‚“ã æœ¬

{{ figure(images=["images/raal-ja-book.jpeg"]) }}

[è©³è§£ Rustã‚¢ãƒˆãƒŸãƒƒã‚¯æ“ä½œã¨ãƒ­ãƒƒã‚¯](https://www.oreilly.co.jp/books/9784814400515/)  

è‘—è€…: [Mara Bos](https://m-ou.se/)  
è¨³è€…: [ä¸­ç”°ç§€åŸº](https://twitter.com/hidemotoNakada)

ã‚ã®ã€[Rust Atomics and Locks](https://marabos.nl/atomics/)ã®æ—¥æœ¬èªžç¿»è¨³ãŒã¤ã„ã«è²©å£²ã•ã‚Œã¾ã—ãŸã€‚  
ã“ã¡ã‚‰ã«ã¤ã„ã¦ã¯åŽ»å¹´ã€[èª­ã‚“ã æ„Ÿæƒ³](https://blog.ymgyt.io/entry/rust_atomics_and_locks/)ã‚’æ›¸ãã¾ã—ãŸã€‚  

ã‚ã‚‰ãŸã‚ã¦æ—¥æœ¬èªžè¨³ã‚’èª­ã‚“ã æ„Ÿæƒ³ã‚’æ›¸ãã¾ã™ã€‚  

## Rust Atomics and Locksã‚’èª­ã‚“ã§ã‹ã‚‰

Rust Atomics and Locksã‚’èª­ã‚€å‰ã¯ã€CPUã¯ãƒ¡ãƒ¢ãƒªã‹ã‚‰å‘½ä»¤ã‚’fetchã—ãŸå¾Œã€å®Ÿè¡Œã—ã¦çµæžœã‚’registerãªã„ã—ãƒ¡ãƒ¢ãƒªã«æ›¸ãã‚‚ã©ã™ã¨ã„ã†ã®ãŒè‡ªåˆ†ã®ãƒ¡ãƒ³ã‚¿ãƒ«ãƒ¢ãƒ‡ãƒ«ã§ã—ãŸã€‚  
CPUã¨ãƒ¡ãƒ¢ãƒªã®é–“ã«ã¯cacheãŒã‚ã‚‹ã‚‚ã®ã®ã€performanceã‚’è€ƒæ…®ã—ãªã‘ã‚Œã°ãƒ—ãƒ­ã‚°ãƒ©ãƒžãƒ¼ã«ã¯é€éŽçš„ã§æ„è­˜ã—ãªãã¦ã‚ˆã„ã‚‚ã®ã¨æ€ã£ã¦ã„ã¾ã—ãŸã€‚  
ã—ã‹ã—ã€ã“ã®ãƒ¡ãƒ³ã‚¿ãƒ«ãƒ¢ãƒ‡ãƒ«ã¯èª¤ã£ã¦ã„ã‚‹ã“ã¨ãŒã‚ã‹ã‚Šã¾ã—ãŸã€‚  å®Ÿéš›ã«ã¯CPUã‚³ã‚¢ã”ã¨ã«ç‹¬ç«‹ã—ãŸcacheãŒå­˜åœ¨ã—ã¦ã„ã‚‹ã€‚CPUã‚³ã‚¢ã”ã¨ã®cacheã®æ•´åˆæ€§(cache coherence)ã‚’ä¿ã¤ãŸã‚ã«CPUã‚³ã‚¢ã¯ãªã‚“ã‚‰ã‹ã®protocolã§cacheã®å•ã„åˆã‚ã›ã‚„ç„¡åŠ¹ã‚’è¡Œã£ã¦ã„ã‚‹ã€‚cacheã®æ›´æ–°è‡ªä½“ã‚‚queueã§ã†ã‘ã‚‰ã‚Œã¦éžåŒæœŸã€‚ã—ãŸãŒã£ã¦ã€CPUã‚³ã‚¢Aã«ã‚ˆã‚‹å¤‰æ•°A,Bã¸ã®æ›¸ãè¾¼ã¿ãŒãªã•ã‚Œã¦ã‚‚ã€CPUã‚³ã‚¢Bã«ã¯å¤‰æ•°Bã®å¤‰æ›´ã—ã‹è¦³æ¸¬ã•ã‚Œãªã„ã¨ã„ã†å ´åˆãŒã‚ã‚Šãˆã‚‹ã€‚   
ã¨è€ƒãˆã‚‹ã‚ˆã†ã«ãªã‚Šã¾ã—ãŸã€‚ã®ã§ã€atomicã«ã¤ã„ã¦çŸ¥ã‚‹ã«ã¯ã‚‚ã†ã™ã“ã—CPUã®ã“ã¨ãŒã‚ã‹ã‚ŠãŸã„ã¨æ€ã†ã‚ˆã†ã«ãªã‚Šã€ä»¥ä¸‹ã®æœ¬ã‚’èª­ã¿ã¾ã—ãŸã€‚  

* [ã‚‚ã£ã¨CPUã®æ°—æŒã¡ãŒã—ã‚ŠãŸã„ã§ã™ã‹?](https://blog.ymgyt.io/entry/cpu_no_kimochi/) 
* [ãƒ—ãƒ­ã‚°ãƒ©ãƒžãƒ¼ã®ãŸã‚ã®CPUå…¥é–€](https://blog.ymgyt.io/entry/what-a-programmer-should-know-about-the-cpu/)
* [ãƒ—ãƒ­ã‚»ãƒƒã‚µã‚’æ”¯ãˆã‚‹æŠ€è¡“](https://gihyo.jp/book/2011/978-4-7741-4521-1) 
* [RISC-VåŽŸå…¸ ã‚ªãƒ¼ãƒ—ãƒ³ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®ã‚¹ã‚¹ãƒ¡](https://riscv.or.jp/risc-v-publication/)

ã“ã‚Œã‚‰ã®æœ¬ã‚’èª­ã‚“ã§ã€ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã§ã¯å¤‰æ•°A,Bã¨å¤‰æ›´ã—ã¦ã‚‚ãã‚ŒãŒthreadé–“ã§ã©ã†è¦‹ãˆã‚‹ã‹ã¯

* Compilerã«ã‚ˆã‚‹reorder
* CPUã®out of orderå®Ÿè¡Œ
* CPUã‚³ã‚¢ã®cache coherence 

ã®å½±éŸ¿ã‚’ã†ã‘ã‚‹ã¨è€ƒãˆã‚‹ã‚ˆã†ã«ãªã‚Šã¾ã—ãŸã€‚  
ã¤ã¾ã‚Šã€ã‚½ãƒ¼ã‚¹ã‹ã‚‰ã¯åˆ¤æ–­ã§ããªã„ã€‚  
ãã“ã§ãƒ—ãƒ­ã‚°ãƒ©ãƒžãƒ¼ãŒã€å¤‰æ•°Aã¨BãŒã€ä¾‹ãˆã°ã€BãŒReadyã‚’è¡¨ã—ã€Bã®Readyã‚’ç¢ºèªã—ã¦ã¯ã˜ã‚ã¦Aã‚’èª­ã‚“ã§ã‚ˆã„ã¨ã„ã†ã‚ˆã†ãªå¤‰æ•°é–“ã®ä¾å­˜é–¢ä¿‚ã‚’è¡¨ç¾ã§ãã‚‹ã‚ˆã†ã«RustãŒã€Platformã«ä¾å­˜ã—ãªã„æœ€å¤§å…¬ç´„æ•°çš„ãªä¿è¨¼ãŒè¡Œãˆã‚‹ç¯„å›²ã§APIã‚’å…¬é–‹ã—ã¦ãã‚Œã¦ã„ã‚‹ã€‚ãã‚ŒãŒstd::sync::atomicã«ç¾ã‚Œã¦ã„ã‚‹ã€‚ã¨ã„ã†ç†è§£ã«è‡³ã‚Šã¾ã—ãŸã€‚ 
ã‚ã£ã¦ã„ã‚‹ã‹ã‚ã‹ã‚Šã¾ã›ã‚“ãŒã€ã“ã®ã‚ˆã†ãªä»®èª¬ã‚’ã‚‚ã£ã¦æœ¬æ›¸ã‚’èª­ã¿ã¾ã—ãŸã€‚
 
## ã¾ã¨ã‚


## 7ç«  ãƒ—ãƒ­ã‚»ãƒƒã‚µã‚’ç†è§£ã™ã‚‹

æœ¬ç« ã§ã¯ã“ã‚Œã¾ã§æ‰±ã£ã¦ããŸatomicæ“ä½œãŒã©ã®ã‚ˆã†ãªæ©Ÿæ¢°èªžã«compileã•ã‚Œã‚‹ã‹ã‚’æ‰±ã„ã¾ã™ã€‚  
æœ¬æ›¸ã§ã¯x86-64ã¨ARM64ã‚’targetã¨ã—ã¦è§£èª¬ãŒã‚ã‚Šã¾ã™ã€‚  
è‡ªåˆ†ã¯[Compiler Explorer](https://godbolt.org/)ã§ã€Target architectureã¨ã—ã¦`riscv64gc-unknown-linux-gnu`ã‚’åˆ©ç”¨ã—ã¾ã—ãŸã€‚  


```rust
pub fn a(x: &mut i32) {
    *x = 0;
}
```
ã¾ãšä¸Šè¨˜ã®ã‚ˆã†ã«å¼•æ•°ã®pointerã«0ã‚’ä»£å…¥ã™ã‚‹é–¢æ•°ã¯ä»¥ä¸‹ã®ã‚ˆã†ã«compileã•ã‚Œã¾ã—ãŸã€‚

```
example::a:
        sw      zero, 0(a0)
        ret  
```

`sw rs2 offset(rs1)`ã¯store wordå‘½ä»¤ã§ã€rs1+offsetã®ãƒ¡ãƒ¢ãƒªã‚¢ãƒ‰ãƒ¬ã‚¹ã«rs2ã®å†…å®¹ã‚’æ›¸ãè¾¼ã‚€å‘½ä»¤ã§ã™ã€‚  
`a0` registerã¯é–¢æ•°ã®ç¬¬ä¸€å¼•æ•°ãŒæ ¼ç´ã•ã‚Œã‚‹registerã§ã™ã€‚  
`zero`ã¯å¸¸ã«0ã¨ã—ã¦æ‰±ã‚ã‚Œã‚‹ç‰¹åˆ¥ãªregisterã§ã™ã€‚

```rust
pub fn a(x: &AtomicI32) {
    x.store(0,Relaxed);
}
```

```
example::a:
        sw      zero, 0(a0)
        ret
```

```rust
pub fn a(x: &i32) -> i32 {
    *x
}

pub fn b(x: &AtomicI32) -> i32 {
    x.load(Relaxed)
}
```

```
example::a:
        lw      a0, 0(a0)
        ret

example::b:
        lw      a0, 0(a0)
        ret
```

```rust
pub fn a(x: &mut i32) {
    *x += 10;
}
```

```
example::a:
        lw      a1, 0(a0)
        addiw   a1, a1, 10
        sw      a1, 0(a0)
        ret  
```

```rust
pub fn a(x: &AtomicI32) {
    x.fetch_add(10, Relaxed);
}
```

```
example::a:
        li      a1, 10
        amoadd.w        a0, a1, (a0)
        ret
```


```rust
pub fn a(x: &AtomicI32) -> i32 {
    x.fetch_or(10, Relaxed)
}
```

```
example::a:
        li      a1, 10
        amoor.w a0, a1, (a0)
        ret  
```

```rust
pub fn a(x: &AtomicI32) -> i32 {
    let mut current = x.load(Relaxed);
    loop {
        let new = current | 10;
        match x.compare_exchange(current,new,Relaxed,Relaxed) {
            Ok(v) => return v,
            Err(v) => current = v,
        }
    }
}
```

```
example::a:
        lw      a1, 0(a0)
.LBB0_1:
        ori     a2, a1, 10
        sext.w  a3, a1
.LBB0_3:
        lr.w    a1, (a0)
        bne     a1, a3, .LBB0_1
        sc.w    a4, a2, (a0)
        bnez    a4, .LBB0_3
        mv      a0, a1
        ret
  
```


### instructions and registers

* zero
* a0

* sw
* lw
* ori
* sext.w
* addiw
* amoadd.w
* amoor.w
* ret
