-- generated by newgenasym Tue Apr 19 17:18:56 2016

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity idt8v44n003i is
    port (    
	LOCK:      INOUT  STD_LOGIC;    
	N_REF:     INOUT  STD_LOGIC;    
	N_REF_OUT: INOUT  STD_LOGIC;    
	NQ:        INOUT  STD_LOGIC;    
	P_REF:     INOUT  STD_LOGIC;    
	P_REF_OUT: INOUT  STD_LOGIC;    
	PQ:        INOUT  STD_LOGIC;    
	RESERV:    INOUT  STD_LOGIC;    
	SCLK:      INOUT  STD_LOGIC;    
	SDATA:     INOUT  STD_LOGIC;    
	VPP:       INOUT  STD_LOGIC);
end idt8v44n003i;
