( ( nil
  version "2.1"
  mapType "incremental"
  blockName "DC_BIAS_NMOS"
  repList "spectre veriloga ahdl cmos_sch schematic"
  stopList "spectre veriloga ahdl"
  globalList "gnd!"
  hierDelim "."
  netlistDir "/home/saul/projects/test_xfab1/Sim/CHARACTERIZATION/DC_BIAS_NMOS/adexl/results/data/Ocean.3/6/CHARACTERIZATION:DC_BIAS_NMOS:1/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "CHARACTERIZATION/DC_BIAS_NMOS/schematic" "DC_BIAS_NMOS" )
 )
( "DC_BIAS_NMOS" "ihnl/cds0/map" )
 )
