$date
	Fri Mar 15 12:26:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_mem_tb $end
$var wire 18 ! mem_data [17:0] $end
$var reg 8 " address [7:0] $end
$var reg 1 # clk $end
$scope module dut $end
$var wire 8 $ address [7:0] $end
$var wire 1 # clk $end
$var wire 18 % mem_data [17:0] $end
$var parameter 32 & MEM_SIZE $end
$var reg 18 ' data_out [17:0] $end
$var integer 32 ( k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 &
$end
#0
$dumpvars
b11 (
bx '
bx %
b0 $
0#
b0 "
bx !
$end
#2
b1 !
b1 %
b1 '
b1 "
b1 $
1#
#4
0#
#6
b10 !
b10 %
b10 '
b10 "
b10 $
1#
#8
