{"Peter R. Nuth": [["The Named-State Register File: Implementation and Performance", ["Peter R. Nuth", "William J. Dally"], "https://doi.org/10.1109/HPCA.1995.386560", "hpca", 1995]], "William J. Dally": [["The Named-State Register File: Implementation and Performance", ["Peter R. Nuth", "William J. Dally"], "https://doi.org/10.1109/HPCA.1995.386560", "hpca", 1995], ["Thread Prioritization: A Thread Scheduling Mechanism for Multiple-Context Parallel Processors", ["Stuart Fiske", "William J. Dally"], "https://doi.org/10.1109/HPCA.1995.386541", "hpca", 1995]], "Shlomo Weiss": [["Implementing Register Interlocks in Parallel-Pipeline Multiple Instruction Queue, Superscalar Processors", ["Shlomo Weiss"], "https://doi.org/10.1109/HPCA.1995.386559", "hpca", 1995]], "Josep Llosa": [["Non-Consistent Dual Register Files to Reduce Register Pressure", ["Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/HPCA.1995.386558", "hpca", 1995]], "Mateo Valero": [["Non-Consistent Dual Register Files to Reduce Register Pressure", ["Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/HPCA.1995.386558", "hpca", 1995]], "Eduard Ayguade": [["Non-Consistent Dual Register Files to Reduce Register Pressure", ["Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/HPCA.1995.386558", "hpca", 1995]], "Chunming Qiao": [["Reducing Communication Latency with Path Multiplexing in Optically Interconnected Multiprocessor Systems", ["Chunming Qiao", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.1995.386557", "hpca", 1995]], "Rami G. Melhem": [["Reducing Communication Latency with Path Multiplexing in Optically Interconnected Multiprocessor Systems", ["Chunming Qiao", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.1995.386557", "hpca", 1995]], "Franck Cappello": [["Toward High Communication Performance through Compiled Communications on a Circuit Switched Interconnection Network", ["Franck Cappello", "Cecile Germain"], "https://doi.org/10.1109/HPCA.1995.386556", "hpca", 1995]], "Cecile Germain": [["Toward High Communication Performance through Compiled Communications on a Circuit Switched Interconnection Network", ["Franck Cappello", "Cecile Germain"], "https://doi.org/10.1109/HPCA.1995.386556", "hpca", 1995]], "Anand Sivasubramaniam": [["Abstracting Network Characteristics and Locality Properties of Parallel Systems", ["Anand Sivasubramaniam", "Aman Singla", "Umakishore Ramachandran", "H. Venkateswaran"], "https://doi.org/10.1109/HPCA.1995.386555", "hpca", 1995]], "Aman Singla": [["Abstracting Network Characteristics and Locality Properties of Parallel Systems", ["Anand Sivasubramaniam", "Aman Singla", "Umakishore Ramachandran", "H. Venkateswaran"], "https://doi.org/10.1109/HPCA.1995.386555", "hpca", 1995]], "Umakishore Ramachandran": [["Abstracting Network Characteristics and Locality Properties of Parallel Systems", ["Anand Sivasubramaniam", "Aman Singla", "Umakishore Ramachandran", "H. Venkateswaran"], "https://doi.org/10.1109/HPCA.1995.386555", "hpca", 1995]], "H. Venkateswaran": [["Abstracting Network Characteristics and Locality Properties of Parallel Systems", ["Anand Sivasubramaniam", "Aman Singla", "Umakishore Ramachandran", "H. Venkateswaran"], "https://doi.org/10.1109/HPCA.1995.386555", "hpca", 1995]], "Fredrik Dahlgren": [["Effectiveness of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors", ["Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.1995.386554", "hpca", 1995]], "Per Stenstrom": [["Effectiveness of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors", ["Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.1995.386554", "hpca", 1995]], "Keith I. Farkas": [["How Useful Are Non-Blocking Loads, Stream Buffers and Speculative Execution in Multiple Issue Processors?", ["Keith I. Farkas", "Norman P. Jouppi", "Paul Chow"], "https://doi.org/10.1109/HPCA.1995.386553", "hpca", 1995]], "Norman P. Jouppi": [["How Useful Are Non-Blocking Loads, Stream Buffers and Speculative Execution in Multiple Issue Processors?", ["Keith I. Farkas", "Norman P. Jouppi", "Paul Chow"], "https://doi.org/10.1109/HPCA.1995.386553", "hpca", 1995]], "Paul Chow": [["How Useful Are Non-Blocking Loads, Stream Buffers and Speculative Execution in Multiple Issue Processors?", ["Keith I. Farkas", "Norman P. Jouppi", "Paul Chow"], "https://doi.org/10.1109/HPCA.1995.386553", "hpca", 1995]], "Daniel Citron": [["Creating a Wider Bus Using Caching Techniques", ["Daniel Citron", "Larry Rudolph"], "https://doi.org/10.1109/HPCA.1995.386552", "hpca", 1995]], "Larry Rudolph": [["Creating a Wider Bus Using Caching Techniques", ["Daniel Citron", "Larry Rudolph"], "https://doi.org/10.1109/HPCA.1995.386552", "hpca", 1995]], "Ran Libeskind-Hadas": [["Origin-Based Fault-Tolerant routing in the Mesh", ["Ran Libeskind-Hadas", "Eli Brandt"], "https://doi.org/10.1109/HPCA.1995.386551", "hpca", 1995]], "Eli Brandt": [["Origin-Based Fault-Tolerant routing in the Mesh", ["Ran Libeskind-Hadas", "Eli Brandt"], "https://doi.org/10.1109/HPCA.1995.386551", "hpca", 1995]], "Jatin Upadhyay": [["Efficient and Balanced Adaptive Routing in Two-Dimensional Meshes", ["Jatin Upadhyay", "Vara Varavithya", "Prasant Mohapatra"], "https://doi.org/10.1109/HPCA.1995.386550", "hpca", 1995]], "Vara Varavithya": [["Efficient and Balanced Adaptive Routing in Two-Dimensional Meshes", ["Jatin Upadhyay", "Vara Varavithya", "Prasant Mohapatra"], "https://doi.org/10.1109/HPCA.1995.386550", "hpca", 1995]], "Prasant Mohapatra": [["Efficient and Balanced Adaptive Routing in Two-Dimensional Meshes", ["Jatin Upadhyay", "Vara Varavithya", "Prasant Mohapatra"], "https://doi.org/10.1109/HPCA.1995.386550", "hpca", 1995]], "Chris M. Cunningham": [["Fault-Tolerant Adaptive Routing for Two-Dimensional Meshes", ["Chris M. Cunningham", "Dimiter R. Avresky"], "https://doi.org/10.1109/HPCA.1995.386549", "hpca", 1995]], "Dimiter R. Avresky": [["Fault-Tolerant Adaptive Routing for Two-Dimensional Meshes", ["Chris M. Cunningham", "Dimiter R. Avresky"], "https://doi.org/10.1109/HPCA.1995.386549", "hpca", 1995]], "Andre Seznec": [["DASC Cache", ["Andre Seznec"], "https://doi.org/10.1109/HPCA.1995.386548", "hpca", 1995]], "Kevin B. Theobald": [["A Design Frame for Hybrid Access Caches", ["Kevin B. Theobald", "Herbert H. J. Hum", "Guang R. Gao"], "https://doi.org/10.1109/HPCA.1995.386547", "hpca", 1995]], "Herbert H. J. Hum": [["A Design Frame for Hybrid Access Caches", ["Kevin B. Theobald", "Herbert H. J. Hum", "Guang R. Gao"], "https://doi.org/10.1109/HPCA.1995.386547", "hpca", 1995]], "Guang R. Gao": [["A Design Frame for Hybrid Access Caches", ["Kevin B. Theobald", "Herbert H. J. Hum", "Guang R. Gao"], "https://doi.org/10.1109/HPCA.1995.386547", "hpca", 1995]], "Olivier Temam": [["Software Assistance for Data Caches", ["Olivier Temam", "Nathalie Drach"], "https://doi.org/10.1109/HPCA.1995.386546", "hpca", 1995]], "Nathalie Drach": [["Software Assistance for Data Caches", ["Olivier Temam", "Nathalie Drach"], "https://doi.org/10.1109/HPCA.1995.386546", "hpca", 1995]], "Younes M. Boura": [["Modeling Virtual Channel Flow Control in Hypercubes", ["Younes M. Boura", "Chita R. Das"], "https://doi.org/10.1109/HPCA.1995.386545", "hpca", 1995]], "Chita R. Das": [["Modeling Virtual Channel Flow Control in Hypercubes", ["Younes M. Boura", "Chita R. Das"], "https://doi.org/10.1109/HPCA.1995.386545", "hpca", 1995]], "Thomas L. Sterling": [["An Initial Evaluation of the Convex SPP-1000 for Earth and Space Science Application", ["Thomas L. Sterling", "Daniel Savarese", "Phillip Merkey", "Jeffrey P. Gardner"], "https://doi.org/10.1109/HPCA.1995.386544", "hpca", 1995]], "Daniel Savarese": [["An Initial Evaluation of the Convex SPP-1000 for Earth and Space Science Application", ["Thomas L. Sterling", "Daniel Savarese", "Phillip Merkey", "Jeffrey P. Gardner"], "https://doi.org/10.1109/HPCA.1995.386544", "hpca", 1995]], "Phillip Merkey": [["An Initial Evaluation of the Convex SPP-1000 for Earth and Space Science Application", ["Thomas L. Sterling", "Daniel Savarese", "Phillip Merkey", "Jeffrey P. Gardner"], "https://doi.org/10.1109/HPCA.1995.386544", "hpca", 1995]], "Jeffrey P. Gardner": [["An Initial Evaluation of the Convex SPP-1000 for Earth and Space Science Application", ["Thomas L. Sterling", "Daniel Savarese", "Phillip Merkey", "Jeffrey P. Gardner"], "https://doi.org/10.1109/HPCA.1995.386544", "hpca", 1995]], "Kent Treiber": [["Simulation Study of Cached RAID5 Designs", ["Kent Treiber", "Jai Menon"], "https://doi.org/10.1109/HPCA.1995.386543", "hpca", 1995]], "Jai Menon": [["Simulation Study of Cached RAID5 Designs", ["Kent Treiber", "Jai Menon"], "https://doi.org/10.1109/HPCA.1995.386543", "hpca", 1995]], "Dhabaleswar K. Panda": [["Fast Barrier Synchronization in Wormhole k-ary n-cube Networks with Multidestination Worms", ["Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.1995.386542", "hpca", 1995]], "Stuart Fiske": [["Thread Prioritization: A Thread Scheduling Mechanism for Multiple-Context Parallel Processors", ["Stuart Fiske", "William J. Dally"], "https://doi.org/10.1109/HPCA.1995.386541", "hpca", 1995]], "Maged M. Michael": [["Implementation of Atomic Primitives on Distributed Shared Memory Multiprocessors", ["Maged M. Michael", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.1995.386540", "hpca", 1995]], "Michael L. Scott": [["Implementation of Atomic Primitives on Distributed Shared Memory Multiprocessors", ["Maged M. Michael", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.1995.386540", "hpca", 1995], ["Software Cache Coherence for Large Scale Multiprocessors", ["Leonidas I. Kontothanassis", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.1995.386534", "hpca", 1995]], "Karl Westerholz": [["Improving Performance by Cache Driven Memory Management", ["Karl Westerholz", "Stephen Honal", "Josef Plankl", "Christian Hafer"], "https://doi.org/10.1109/HPCA.1995.386539", "hpca", 1995]], "Stephen Honal": [["Improving Performance by Cache Driven Memory Management", ["Karl Westerholz", "Stephen Honal", "Josef Plankl", "Christian Hafer"], "https://doi.org/10.1109/HPCA.1995.386539", "hpca", 1995]], "Josef Plankl": [["Improving Performance by Cache Driven Memory Management", ["Karl Westerholz", "Stephen Honal", "Josef Plankl", "Christian Hafer"], "https://doi.org/10.1109/HPCA.1995.386539", "hpca", 1995]], "Christian Hafer": [["Improving Performance by Cache Driven Memory Management", ["Karl Westerholz", "Stephen Honal", "Josef Plankl", "Christian Hafer"], "https://doi.org/10.1109/HPCA.1995.386539", "hpca", 1995]], "Sally A. McKee": [["Access Ordering and Memory-Conscious Cache Utilization", ["Sally A. McKee", "William A. Wulf"], "https://doi.org/10.1109/HPCA.1995.386537", "hpca", 1995]], "William A. Wulf": [["Access Ordering and Memory-Conscious Cache Utilization", ["Sally A. McKee", "William A. Wulf"], "https://doi.org/10.1109/HPCA.1995.386537", "hpca", 1995]], "Craig Anderson": [["Two Techniques for Improving Performance on Bus-Based Multiprocessors", ["Craig Anderson", "Jean-Loup Baer"], "https://doi.org/10.1109/HPCA.1995.386536", "hpca", 1995]], "Jean-Loup Baer": [["Two Techniques for Improving Performance on Bus-Based Multiprocessors", ["Craig Anderson", "Jean-Loup Baer"], "https://doi.org/10.1109/HPCA.1995.386536", "hpca", 1995]], "Ashley Saulsbury": [["An Argument for Simple COMA", ["Ashley Saulsbury", "Tim Wilkinson", "John B. Carter", "Anders Landin"], "https://doi.org/10.1109/HPCA.1995.386535", "hpca", 1995]], "Tim Wilkinson": [["An Argument for Simple COMA", ["Ashley Saulsbury", "Tim Wilkinson", "John B. Carter", "Anders Landin"], "https://doi.org/10.1109/HPCA.1995.386535", "hpca", 1995]], "John B. Carter": [["An Argument for Simple COMA", ["Ashley Saulsbury", "Tim Wilkinson", "John B. Carter", "Anders Landin"], "https://doi.org/10.1109/HPCA.1995.386535", "hpca", 1995]], "Anders Landin": [["An Argument for Simple COMA", ["Ashley Saulsbury", "Tim Wilkinson", "John B. Carter", "Anders Landin"], "https://doi.org/10.1109/HPCA.1995.386535", "hpca", 1995]], "Leonidas I. Kontothanassis": [["Software Cache Coherence for Large Scale Multiprocessors", ["Leonidas I. Kontothanassis", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.1995.386534", "hpca", 1995]], "Ramaswamy Govindarajan": [["Design and Performance Evaluation of a Multithreaded Architecture", ["Ramaswamy Govindarajan", "Shashank S. Nemawarkar", "Philip LeNir"], "https://doi.org/10.1109/HPCA.1995.386533", "hpca", 1995]], "Shashank S. Nemawarkar": [["Design and Performance Evaluation of a Multithreaded Architecture", ["Ramaswamy Govindarajan", "Shashank S. Nemawarkar", "Philip LeNir"], "https://doi.org/10.1109/HPCA.1995.386533", "hpca", 1995]], "Philip LeNir": [["Design and Performance Evaluation of a Multithreaded Architecture", ["Ramaswamy Govindarajan", "Shashank S. Nemawarkar", "Philip LeNir"], "https://doi.org/10.1109/HPCA.1995.386533", "hpca", 1995]], "Tetsuo Kawano": [["Fine-Grain Multi-Thread Processor Architecture for Massively Parallel Processing", ["Tetsuo Kawano", "Shigeru Kusakabe", "Rin-ichiro Taniguchi", "Makoto Amamiya"], "https://doi.org/10.1109/HPCA.1995.386532", "hpca", 1995]], "Shigeru Kusakabe": [["Fine-Grain Multi-Thread Processor Architecture for Massively Parallel Processing", ["Tetsuo Kawano", "Shigeru Kusakabe", "Rin-ichiro Taniguchi", "Makoto Amamiya"], "https://doi.org/10.1109/HPCA.1995.386532", "hpca", 1995]], "Rin-ichiro Taniguchi": [["Fine-Grain Multi-Thread Processor Architecture for Massively Parallel Processing", ["Tetsuo Kawano", "Shigeru Kusakabe", "Rin-ichiro Taniguchi", "Makoto Amamiya"], "https://doi.org/10.1109/HPCA.1995.386532", "hpca", 1995]], "Makoto Amamiya": [["Fine-Grain Multi-Thread Processor Architecture for Massively Parallel Processing", ["Tetsuo Kawano", "Shigeru Kusakabe", "Rin-ichiro Taniguchi", "Makoto Amamiya"], "https://doi.org/10.1109/HPCA.1995.386532", "hpca", 1995]], "Yamin Li": [["The Effects of STEF in Finely Parallel Multithreaded Processors", ["Yamin Li", "Wanming Chu"], "https://doi.org/10.1109/HPCA.1995.386531", "hpca", 1995]], "Wanming Chu": [["The Effects of STEF in Finely Parallel Multithreaded Processors", ["Yamin Li", "Wanming Chu"], "https://doi.org/10.1109/HPCA.1995.386531", "hpca", 1995]], "Raghu Sastry": [["A VLSI Architecture for Computer the Tree-to-Tree Distance", ["Raghu Sastry", "N. Ranganathan"], "https://doi.org/10.1109/HPCA.1995.386530", "hpca", 1995]], "N. Ranganathan": [["A VLSI Architecture for Computer the Tree-to-Tree Distance", ["Raghu Sastry", "N. Ranganathan"], "https://doi.org/10.1109/HPCA.1995.386530", "hpca", 1995]], "Stephen A. Szygenda": [["Massively Parallel Array Processor for Logic, Fault, and Design Error Simulation", ["Youngmin Hur", "Stephen A. Szygenda", "E. Scott Fehr", "Granville E. Ott", "Sungho Kang"], "https://doi.org/10.1109/HPCA.1995.386529", "hpca", 1995]], "E. Scott Fehr": [["Massively Parallel Array Processor for Logic, Fault, and Design Error Simulation", ["Youngmin Hur", "Stephen A. Szygenda", "E. Scott Fehr", "Granville E. Ott", "Sungho Kang"], "https://doi.org/10.1109/HPCA.1995.386529", "hpca", 1995]], "Granville E. Ott": [["Massively Parallel Array Processor for Logic, Fault, and Design Error Simulation", ["Youngmin Hur", "Stephen A. Szygenda", "E. Scott Fehr", "Granville E. Ott", "Sungho Kang"], "https://doi.org/10.1109/HPCA.1995.386529", "hpca", 1995]], "Vivek Garg": [["Architectural Support for Inter-Stream Communication in a MSIMD System", ["Vivek Garg", "David E. Schimmel"], "https://doi.org/10.1109/HPCA.1995.386528", "hpca", 1995]], "David E. Schimmel": [["Architectural Support for Inter-Stream Communication in a MSIMD System", ["Vivek Garg", "David E. Schimmel"], "https://doi.org/10.1109/HPCA.1995.386528", "hpca", 1995]], "Josep Torrellas": [["Optimizing Instruction Cache Performance for Operating System Intensive Workloads", ["Josep Torrellas", "Chun Xia", "Russell L. Daigle"], "https://doi.org/10.1109/HPCA.1995.386527", "hpca", 1995]], "Chun Xia": [["Optimizing Instruction Cache Performance for Operating System Intensive Workloads", ["Josep Torrellas", "Chun Xia", "Russell L. Daigle"], "https://doi.org/10.1109/HPCA.1995.386527", "hpca", 1995]], "Russell L. Daigle": [["Optimizing Instruction Cache Performance for Operating System Intensive Workloads", ["Josep Torrellas", "Chun Xia", "Russell L. Daigle"], "https://doi.org/10.1109/HPCA.1995.386527", "hpca", 1995]], "Lizy Kurian John": [["Program Balance and Its Impact on High Performance RISC Architectures", ["Lizy Kurian John", "Vinod Reddy", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1109/HPCA.1995.386526", "hpca", 1995]], "Vinod Reddy": [["Program Balance and Its Impact on High Performance RISC Architectures", ["Lizy Kurian John", "Vinod Reddy", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1109/HPCA.1995.386526", "hpca", 1995]], "Paul T. Hulina": [["Program Balance and Its Impact on High Performance RISC Architectures", ["Lizy Kurian John", "Vinod Reddy", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1109/HPCA.1995.386526", "hpca", 1995]], "Lee D. Coraor": [["Program Balance and Its Impact on High Performance RISC Architectures", ["Lizy Kurian John", "Vinod Reddy", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1109/HPCA.1995.386526", "hpca", 1995]], "De-Lei Lee": [["Memory Access Reordering in Vector Processors", ["De-Lei Lee"], "https://doi.org/10.1109/HPCA.1995.386525", "hpca", 1995]]}