Running: C:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/Users/012877915/Lab5/CPU_EU_Test_isim_beh.exe -prj C:/Users/012877915/Lab5/CPU_EU_Test_beh.prj work.CPU_EU_Test work.glbl 
ISim M.63c (signature 0xb869381d)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/012877915/Lab5/Mux_2to1_by5.v\" into library work
Analyzing Verilog file \"C:/Users/012877915/Lab5/Mux_2to1_by32.v\" into library work
Analyzing Verilog file \"C:/Users/012877915/Lab5/../Desktop/SignExtend_16to32.v\" into library work
Analyzing Verilog file \"C:/Users/012877915/Lab5/../Desktop/Lab4/RegFile32.v\" into library work
Analyzing Verilog file \"C:/Users/012877915/Lab5/../Desktop/Lab2/ALU.v\" into library work
Analyzing Verilog file \"C:/Users/012877915/Lab5/../Desktop/Lab2.3/Lab2.3/ALU_Control.v\" into library work
Analyzing Verilog file \"C:/Users/012877915/Lab5/../Desktop/CPU_EU.v\" into library work
Analyzing Verilog file \"C:/Users/012877915/Lab5/CPU_EU_Test.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/012877915/Lab5/../Desktop/CPU_EU.v" Line 62: Size mismatch in connection of port <IN0>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/012877915/Lab5/../Desktop/CPU_EU.v" Line 63: Size mismatch in connection of port <IN1>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/012877915/Lab5/../Desktop/CPU_EU.v" Line 65: Size mismatch in connection of port <Output>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/012877915/Lab5/../Desktop/CPU_EU.v" Line 55: Size mismatch in connection of port <ALU_Ctl>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/012877915/Lab5/../Desktop/CPU_EU.v" Line 57: Size mismatch in connection of port <IN0>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/012877915/Lab5/../Desktop/CPU_EU.v" Line 58: Size mismatch in connection of port <IN1>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/012877915/Lab5/../Desktop/CPU_EU.v" Line 60: Size mismatch in connection of port <Output>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/012877915/Lab5/../Desktop/CPU_EU.v" Line 67: Size mismatch in connection of port <A>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/012877915/Lab5/../Desktop/CPU_EU.v" Line 68: Size mismatch in connection of port <aluctl>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/012877915/Lab5/../Desktop/CPU_EU.v" Line 69: Size mismatch in connection of port <B>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 98024 KB
Fuse CPU Usage: 186 ms
Compiling module Mux_2to1_by5
Compiling module RegFile32
Compiling module SignExtend_16to32
Compiling module ALU_Control
Compiling module Mux_2to1_by32
Compiling module ALU
Compiling module CPU_EU
Compiling module CPU_EU_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/012877915/Lab5/CPU_EU_Test_isim_beh.exe
Fuse Memory Usage: 102616 KB
Fuse CPU Usage: 265 ms
