Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun 30 17:44:10 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rp_adder_timing_summary_routed.rpt -pb rp_adder_timing_summary_routed.pb -rpx rp_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_adder
| Device       : 7a50t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.398ns  (logic 3.590ns (56.113%)  route 2.808ns (43.887%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    R10                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  a0_IBUF_inst/O
                         net (fo=3, routed)           1.185     2.000    a0_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.101     2.101 r  s2_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.321     2.422    cin2
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.247     2.669 r  carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.302     3.971    carry_OBUF
    V12                  OBUF (Prop_obuf_I_O)         2.428     6.398 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000     6.398    carry
    V12                                                               r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            s2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.238ns  (logic 3.408ns (54.633%)  route 2.830ns (45.367%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    R10                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  a0_IBUF_inst/O
                         net (fo=3, routed)           1.185     2.000    a0_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.101     2.101 r  s2_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.315     2.416    cin2
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.239     2.655 r  s2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.330     3.985    s2_OBUF
    T11                  OBUF (Prop_obuf_I_O)         2.253     6.238 r  s2_OBUF_inst/O
                         net (fo=0)                   0.000     6.238    s2
    T11                                                               r  s2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            s3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.155ns  (logic 3.406ns (55.345%)  route 2.749ns (44.655%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    R10                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  a0_IBUF_inst/O
                         net (fo=3, routed)           1.185     2.000    a0_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.101     2.101 r  s2_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.321     2.422    cin2
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.239     2.661 r  s3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.243     3.903    s3_OBUF
    V17                  OBUF (Prop_obuf_I_O)         2.252     6.155 r  s3_OBUF_inst/O
                         net (fo=0)                   0.000     6.155    s3
    V17                                                               r  s3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            s1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.575ns  (logic 3.162ns (56.728%)  route 2.412ns (43.272%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    R10                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  a0_IBUF_inst/O
                         net (fo=3, routed)           1.185     2.000    a0_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.097     2.097 r  s1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.227     3.324    s1_OBUF
    U11                  OBUF (Prop_obuf_I_O)         2.250     5.575 r  s1_OBUF_inst/O
                         net (fo=0)                   0.000     5.575    s1
    U11                                                               r  s1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            s0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.487ns  (logic 3.193ns (58.184%)  route 2.295ns (41.816%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    T13                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  b0_IBUF_inst/O
                         net (fo=3, routed)           1.055     1.870    b0_IBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.097     1.967 r  s0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.239     3.207    s0_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.281     5.487 r  s0_OBUF_inst/O
                         net (fo=0)                   0.000     5.487    s0
    U12                                                               r  s0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            s1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.387ns (65.369%)  route 0.735ns (34.631%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    T10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  a1_IBUF_inst/O
                         net (fo=2, routed)           0.397     0.595    a1_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I3_O)        0.045     0.640 r  s1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.338     0.978    s1_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.144     2.122 r  s1_OBUF_inst/O
                         net (fo=0)                   0.000     2.122    s1
    U11                                                               r  s1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3
                            (input port)
  Destination:            s3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.397ns (64.687%)  route 0.762ns (35.313%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  b3 (IN)
                         net (fo=0)                   0.000     0.000    b3
    V11                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  b3_IBUF_inst/O
                         net (fo=2, routed)           0.412     0.618    b3_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.663 r  s3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.351     1.014    s3_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.145     2.159 r  s3_OBUF_inst/O
                         net (fo=0)                   0.000     2.159    s3
    V17                                                               r  s3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            s0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.427ns (65.188%)  route 0.762ns (34.812%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V10                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  cin_IBUF_inst/O
                         net (fo=3, routed)           0.423     0.631    cin_IBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.045     0.676 r  s0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.339     1.015    s0_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.174     2.189 r  s0_OBUF_inst/O
                         net (fo=0)                   0.000     2.189    s0
    U12                                                               r  s0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3
                            (input port)
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.489ns (65.687%)  route 0.778ns (34.313%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  b3 (IN)
                         net (fo=0)                   0.000     0.000    b3
    V11                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  b3_IBUF_inst/O
                         net (fo=2, routed)           0.412     0.618    b3_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I3_O)        0.045     0.663 r  carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.366     1.030    carry_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.238     2.267 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000     2.267    carry
    V12                                                               r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2
                            (input port)
  Destination:            s2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.385ns (60.989%)  route 0.886ns (39.011%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  b2 (IN)
                         net (fo=0)                   0.000     0.000    b2
    U14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  b2_IBUF_inst/O
                         net (fo=3, routed)           0.493     0.687    b2_IBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.045     0.732 r  s2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.393     1.125    s2_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.146     2.271 r  s2_OBUF_inst/O
                         net (fo=0)                   0.000     2.271    s2
    T11                                                               r  s2 (OUT)
  -------------------------------------------------------------------    -------------------





