RISCV ISA2+fence.rw.rw+addr+fence.rw.rw
"Fence.rw.rwdWW Rfe DpAddrdW Rfe Fence.rw.rwdRR Fre"
Cycle=Rfe Fence.rw.rwdRR Fre Fence.rw.rwdWW Rfe DpAddrdW
Relax=
Safe=Rfe Fre Fence.rw.rwdWW Fence.rw.rwdRR DpAddrdW
Generator=diy7 (version 7.55)
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Rf Rf Fr
Orig=Fence.rw.rwdWW Rfe DpAddrdW Rfe Fence.rw.rwdRR Fre
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 2:x7; uint64_t 2:x5; uint64_t 1:x5;

0:x5=1; 0:x6=x; 0:x7=y;
1:x6=y; 1:x8=1; 1:x9=z;
2:x6=z; 2:x8=x;
}
 P0          | P1            | P2          ;
 sd x5,0(x6) | ld x5,0(x6)   | ld x5,0(x6) ;
 fence rw,rw | xor x7,x5,x5  | fence rw,rw ;
 sd x5,0(x7) | add x10,x9,x7 | ld x7,0(x8) ;
             | sd x8,0(x10)  |             ;
exists (1:x5=1 /\ 2:x5=1 /\ 2:x7=0)
