Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 21:57:03 2024
| Host         : Nitro5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: A/u1/newclock_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: A/u2/newclock_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: A/u3/newclock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: S/u1/newclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 508 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.267        0.000                      0                  325        0.217        0.000                      0                  325        4.500        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.267        0.000                      0                  325        0.217        0.000                      0                  325        4.500        0.000                       0                   167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 clk7hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk7hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.472ns (36.077%)  route 2.608ns (63.923%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.554     5.075    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk7hz/count_reg[3]/Q
                         net (fo=3, routed)           1.304     6.835    clk7hz/count_reg[3]
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  clk7hz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.959    clk7hz/count0_carry_i_3_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  clk7hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk7hz/count0_carry_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clk7hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.632    clk7hz/count0_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.860 r  clk7hz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.295     9.155    clk7hz/clear
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.436    14.777    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[0]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X28Y19         FDRE (Setup_fdre_C_R)       -0.618    14.422    clk7hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 clk7hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk7hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.472ns (36.077%)  route 2.608ns (63.923%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.554     5.075    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk7hz/count_reg[3]/Q
                         net (fo=3, routed)           1.304     6.835    clk7hz/count_reg[3]
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  clk7hz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.959    clk7hz/count0_carry_i_3_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  clk7hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk7hz/count0_carry_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clk7hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.632    clk7hz/count0_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.860 r  clk7hz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.295     9.155    clk7hz/clear
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.436    14.777    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[1]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X28Y19         FDRE (Setup_fdre_C_R)       -0.618    14.422    clk7hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 clk7hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk7hz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.472ns (36.077%)  route 2.608ns (63.923%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.554     5.075    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk7hz/count_reg[3]/Q
                         net (fo=3, routed)           1.304     6.835    clk7hz/count_reg[3]
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  clk7hz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.959    clk7hz/count0_carry_i_3_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  clk7hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk7hz/count0_carry_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clk7hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.632    clk7hz/count0_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.860 r  clk7hz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.295     9.155    clk7hz/clear
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.436    14.777    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[2]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X28Y19         FDRE (Setup_fdre_C_R)       -0.618    14.422    clk7hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 clk7hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk7hz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.472ns (36.077%)  route 2.608ns (63.923%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.554     5.075    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk7hz/count_reg[3]/Q
                         net (fo=3, routed)           1.304     6.835    clk7hz/count_reg[3]
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  clk7hz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.959    clk7hz/count0_carry_i_3_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  clk7hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk7hz/count0_carry_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clk7hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.632    clk7hz/count0_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.860 r  clk7hz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.295     9.155    clk7hz/clear
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.436    14.777    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X28Y19         FDRE (Setup_fdre_C_R)       -0.618    14.422    clk7hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 clk7hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk7hz/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 1.472ns (37.368%)  route 2.467ns (62.632%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.554     5.075    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk7hz/count_reg[3]/Q
                         net (fo=3, routed)           1.304     6.835    clk7hz/count_reg[3]
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  clk7hz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.959    clk7hz/count0_carry_i_3_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  clk7hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk7hz/count0_carry_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clk7hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.632    clk7hz/count0_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.860 r  clk7hz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.154     9.015    clk7hz/clear
    SLICE_X28Y20         FDRE                                         r  clk7hz/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.436    14.777    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clk7hz/count_reg[4]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y20         FDRE (Setup_fdre_C_R)       -0.618    14.398    clk7hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 clk7hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk7hz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 1.472ns (37.368%)  route 2.467ns (62.632%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.554     5.075    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk7hz/count_reg[3]/Q
                         net (fo=3, routed)           1.304     6.835    clk7hz/count_reg[3]
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  clk7hz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.959    clk7hz/count0_carry_i_3_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  clk7hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk7hz/count0_carry_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clk7hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.632    clk7hz/count0_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.860 r  clk7hz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.154     9.015    clk7hz/clear
    SLICE_X28Y20         FDRE                                         r  clk7hz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.436    14.777    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clk7hz/count_reg[5]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y20         FDRE (Setup_fdre_C_R)       -0.618    14.398    clk7hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 clk7hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk7hz/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 1.472ns (37.368%)  route 2.467ns (62.632%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.554     5.075    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk7hz/count_reg[3]/Q
                         net (fo=3, routed)           1.304     6.835    clk7hz/count_reg[3]
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  clk7hz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.959    clk7hz/count0_carry_i_3_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  clk7hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk7hz/count0_carry_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clk7hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.632    clk7hz/count0_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.860 r  clk7hz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.154     9.015    clk7hz/clear
    SLICE_X28Y20         FDRE                                         r  clk7hz/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.436    14.777    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clk7hz/count_reg[6]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y20         FDRE (Setup_fdre_C_R)       -0.618    14.398    clk7hz/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 clk7hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk7hz/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 1.472ns (37.368%)  route 2.467ns (62.632%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.554     5.075    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk7hz/count_reg[3]/Q
                         net (fo=3, routed)           1.304     6.835    clk7hz/count_reg[3]
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  clk7hz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.959    clk7hz/count0_carry_i_3_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  clk7hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk7hz/count0_carry_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clk7hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.632    clk7hz/count0_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.860 r  clk7hz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.154     9.015    clk7hz/clear
    SLICE_X28Y20         FDRE                                         r  clk7hz/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.436    14.777    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  clk7hz/count_reg[7]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y20         FDRE (Setup_fdre_C_R)       -0.618    14.398    clk7hz/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 clk7hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk7hz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 1.472ns (38.855%)  route 2.316ns (61.145%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.554     5.075    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk7hz/count_reg[3]/Q
                         net (fo=3, routed)           1.304     6.835    clk7hz/count_reg[3]
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  clk7hz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.959    clk7hz/count0_carry_i_3_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  clk7hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk7hz/count0_carry_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clk7hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.632    clk7hz/count0_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.860 r  clk7hz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.004     8.864    clk7hz/clear
    SLICE_X28Y21         FDRE                                         r  clk7hz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.435    14.776    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  clk7hz/count_reg[10]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X28Y21         FDRE (Setup_fdre_C_R)       -0.618    14.397    clk7hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 clk7hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk7hz/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 1.472ns (38.855%)  route 2.316ns (61.145%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.554     5.075    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  clk7hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk7hz/count_reg[3]/Q
                         net (fo=3, routed)           1.304     6.835    clk7hz/count_reg[3]
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  clk7hz/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.959    clk7hz/count0_carry_i_3_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.509 r  clk7hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk7hz/count0_carry_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  clk7hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.632    clk7hz/count0_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.860 r  clk7hz/count0_carry__1/CO[2]
                         net (fo=32, routed)          1.004     8.864    clk7hz/clear
    SLICE_X28Y21         FDRE                                         r  clk7hz/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         1.435    14.776    clk7hz/CLOCK_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  clk7hz/count_reg[11]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X28Y21         FDRE (Setup_fdre_C_R)       -0.618    14.397    clk7hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 A/u1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u1/newclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.582%)  route 0.168ns (47.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.561     1.444    A/u1/CLOCK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  A/u1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  A/u1/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.753    A/u1/count_reg[0]
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  A/u1/newclock_i_1__1/O
                         net (fo=1, routed)           0.000     1.798    A/u1/newclock_i_1__1_n_0
    SLICE_X34Y44         FDRE                                         r  A/u1/newclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.831     1.958    A/u1/CLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  A/u1/newclock_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.120     1.581    A/u1/newclock_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 A/u2/newclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/newclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.941%)  route 0.130ns (41.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.560     1.443    A/u2/CLOCK_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  A/u2/newclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  A/u2/newclock_reg/Q
                         net (fo=6, routed)           0.130     1.714    A/u2/CLK
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  A/u2/newclock_i_1__2/O
                         net (fo=1, routed)           0.000     1.759    A/u2/newclock_i_1__2_n_0
    SLICE_X15Y32         FDRE                                         r  A/u2/newclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.828     1.955    A/u2/CLOCK_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  A/u2/newclock_reg/C
                         clock pessimism             -0.512     1.443    
    SLICE_X15Y32         FDRE (Hold_fdre_C_D)         0.091     1.534    A/u2/newclock_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 S/u1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S/u1/newclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.762%)  route 0.180ns (49.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.562     1.445    S/u1/CLOCK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  S/u1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  S/u1/count_reg[0]/Q
                         net (fo=3, routed)           0.180     1.767    S/u1/count_reg[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  S/u1/newclock_i_1__0/O
                         net (fo=1, routed)           0.000     1.812    S/u1/newclock_i_1__0_n_0
    SLICE_X32Y44         FDRE                                         r  S/u1/newclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.832     1.959    S/u1/CLOCK_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  S/u1/newclock_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.091     1.553    S/u1/newclock_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.562     1.445    A/u1/CLOCK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  A/u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  A/u1/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.703    A/u1/count_reg[11]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  A/u1/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.811    A/u1/count_reg[8]_i_1__1_n_4
    SLICE_X35Y44         FDRE                                         r  A/u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.831     1.958    A/u1/CLOCK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  A/u1/count_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    A/u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.562     1.445    A/u1/CLOCK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  A/u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  A/u1/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.703    A/u1/count_reg[19]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  A/u1/count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.811    A/u1/count_reg[16]_i_1__1_n_4
    SLICE_X35Y46         FDRE                                         r  A/u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.831     1.958    A/u1/CLOCK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  A/u1/count_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    A/u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.563     1.446    A/u1/CLOCK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  A/u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  A/u1/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    A/u1/count_reg[23]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  A/u1/count_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    A/u1/count_reg[20]_i_1__1_n_4
    SLICE_X35Y47         FDRE                                         r  A/u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.832     1.959    A/u1/CLOCK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  A/u1/count_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    A/u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u3/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u3/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.563     1.446    A/u3/CLOCK_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  A/u3/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  A/u3/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    A/u3/count_reg[23]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  A/u3/count_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.812    A/u3/count_reg[20]_i_1__3_n_4
    SLICE_X13Y37         FDRE                                         r  A/u3/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.832     1.959    A/u3/CLOCK_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  A/u3/count_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.105     1.551    A/u3/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u3/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u3/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.564     1.447    A/u3/CLOCK_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  A/u3/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  A/u3/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.705    A/u3/count_reg[31]
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  A/u3/count_reg[28]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.813    A/u3/count_reg[28]_i_1__3_n_4
    SLICE_X13Y39         FDRE                                         r  A/u3/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.834     1.961    A/u3/CLOCK_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  A/u3/count_reg[31]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.105     1.552    A/u3/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 S/u1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S/u1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.563     1.446    S/u1/CLOCK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  S/u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  S/u1/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.704    S/u1/count_reg[11]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  S/u1/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    S/u1/count_reg[8]_i_1__0_n_4
    SLICE_X33Y44         FDRE                                         r  S/u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.832     1.959    S/u1/CLOCK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  S/u1/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    S/u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 S/u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S/u1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.563     1.446    S/u1/CLOCK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  S/u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  S/u1/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    S/u1/count_reg[19]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  S/u1/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    S/u1/count_reg[16]_i_1__0_n_4
    SLICE_X33Y46         FDRE                                         r  S/u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=166, routed)         0.832     1.959    S/u1/CLOCK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  S/u1/count_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    S/u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   A/u1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   A/u1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   A/u1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   A/u1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   A/u1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   A/u1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   A/u1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   A/u1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   A/u1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   A/u2/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   A/u2/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   A/u2/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   A/u2/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   A/u2/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   A/u2/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   A/u2/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36   A/u2/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   A/u2/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   A/u2/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y31   A/u2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y33   A/u2/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y33   A/u2/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y31   A/u2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y31   A/u2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y31   A/u2/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y33   A/u2/count_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y33   A/u2/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y33   A/u3/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y33   A/u3/count_reg[5]/C



