# do DataPath.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:32 on Jun 25,2025
# vlog -work work DataPath.vo 
# -- Compiling module data_path
# -- Compiling module hard_block
# 
# Top level modules:
# 	data_path
# End time: 17:36:32 on Jun 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:32 on Jun 25,2025
# vlog -work work LDAI.vwf.vt 
# -- Compiling module data_path_vlg_vec_tst
# 
# Top level modules:
# 	data_path_vlg_vec_tst
# End time: 17:36:32 on Jun 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.data_path_vlg_vec_tst 
# Start time: 17:36:32 on Jun 25,2025
# Loading work.data_path_vlg_vec_tst
# Loading work.data_path
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from DataPath_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from DataPath_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /data_path_vlg_vec_tst File: LDAI.vwf.vt
# after#26
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2700 ps, d:2706 ps, 222 ps );
#    Time: 2706 ps  Iteration: 1  Instance: /data_path_vlg_vec_tst/i1/\datamemory|M_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2700 ps, d:2718 ps, 222 ps );
#    Time: 2718 ps  Iteration: 0  Instance: /data_path_vlg_vec_tst/i1/\datamemory|M_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2700 ps, d:2743 ps, 222 ps );
#    Time: 2743 ps  Iteration: 0  Instance: /data_path_vlg_vec_tst/i1/\datamemory|M_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2700 ps, d:2806 ps, 222 ps );
#    Time: 2806 ps  Iteration: 0  Instance: /data_path_vlg_vec_tst/i1/\datamemory|M_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2700 ps, d:2843 ps, 222 ps );
#    Time: 2843 ps  Iteration: 0  Instance: /data_path_vlg_vec_tst/i1/\datamemory|M_rtl_0|auto_generated|ram_block1a0 /datain_a_register
# ** Note: $stop    : LDAI.vwf.vt(110)
#    Time: 1 us  Iteration: 0  Instance: /data_path_vlg_vec_tst
# Break in Module data_path_vlg_vec_tst at LDAI.vwf.vt line 110
# Stopped at LDAI.vwf.vt line 110
# End time: 17:36:33 on Jun 25,2025, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
