Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May  6 10:19:02 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5508 |         1433 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              86 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------+-----------------------+------------------+----------------+--------------+
|        Clock Signal       |             Enable Signal            |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+--------------------------------------+-----------------------+------------------+----------------+--------------+
|  segment1/XLXI_47/clk_div |                                      |                       |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG      | XLXI_7/drdy_out                      | led[13]_i_1_n_0       |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG      | vga_sync_unit/h_count_reg[9]_i_1_n_0 |                       |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG      | vga_sync_unit/v_count_reg0           |                       |                4 |             10 |         2.50 |
|  CLK100MHZ_IBUF_BUFG      | XLXI_7/drdy_out                      |                       |                6 |             11 |         1.83 |
|  CLK100MHZ_IBUF_BUFG      | m_b2d/div[6]_i_1_n_0                 |                       |                5 |             11 |         2.20 |
|  CLK100MHZ_IBUF_BUFG      | m_b2d/byte_count[1]_i_1_n_0          |                       |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG      | sseg_data[15]_i_2_n_0                | sseg_data[15]_i_1_n_0 |                3 |             15 |         5.00 |
|  CLK100MHZ_IBUF_BUFG      | b2d_din[15]_i_1_n_0                  |                       |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG      | m_b2d/dout[15]_i_1_n_0               |                       |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG      | count[0]_i_2_n_0                     | count[0]_i_1_n_0      |                9 |             33 |         3.67 |
|  CLK100MHZ_IBUF_BUFG      |                                      |                       |               25 |             65 |         2.60 |
|  refresh_bit_BUFG         |                                      |                       |             1407 |           5440 |         3.87 |
+---------------------------+--------------------------------------+-----------------------+------------------+----------------+--------------+


