
---------- Begin Simulation Statistics ----------
final_tick                               172979657000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 437196                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664200                       # Number of bytes of host memory used
host_op_rate                                   437212                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.73                       # Real time elapsed on the host
host_tick_rate                              756259277                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003793                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.172980                       # Number of seconds simulated
sim_ticks                                172979657000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003793                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.729797                       # CPI: cycles per instruction
system.cpu.discardedOps                         21457                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        58814617                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.578103                       # IPC: instructions per cycle
system.cpu.numCycles                        172979657                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995768     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892130     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115786     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003793                       # Class of committed instruction
system.cpu.tickCycles                       114165040                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       363772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        735944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        46535                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       552325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1104985                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            208                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  607202                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604927                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               861                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602719                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601506                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.798745                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     613                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             412                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                170                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              242                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47786447                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47786447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47786500                       # number of overall hits
system.cpu.dcache.overall_hits::total        47786500                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1008514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1008514                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1008526                       # number of overall misses
system.cpu.dcache.overall_misses::total       1008526                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 103942037000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 103942037000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 103942037000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 103942037000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48794961                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48794961                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795026                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795026                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020668                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020668                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020669                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 103064.545460                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 103064.545460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 103063.319141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 103063.319141                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       505546                       # number of writebacks
system.cpu.dcache.writebacks::total            505546                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       456147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       456147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       456147                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       456147                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       552367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       552367                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       552372                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       552372                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  54183412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54183412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  54183899000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54183899000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011320                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011320                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011320                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011320                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98093.137353                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98093.137353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98093.131078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98093.131078                       # average overall mshr miss latency
system.cpu.dcache.replacements                 552244                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35609207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35609207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        93326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         93326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4248150000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4248150000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45519.469387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45519.469387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        93312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        93312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4060620000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4060620000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43516.589506                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43516.589506                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12177240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12177240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       915188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       915188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  99693887000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  99693887000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.069902                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.069902                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 108932.685962                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108932.685962                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       456133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       456133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       459055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       459055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  50122792000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  50122792000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 109186.899173                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109186.899173                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.184615                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.184615                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       487000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       487000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        97400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        97400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.957754                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48338900                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            552372                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.511496                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.957754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49347426                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49347426                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49675452                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37096930                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161203                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      3052438                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3052438                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3052438                       # number of overall hits
system.cpu.icache.overall_hits::total         3052438                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          289                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            289                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          289                       # number of overall misses
system.cpu.icache.overall_misses::total           289                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29301000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29301000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29301000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29301000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3052727                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3052727                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3052727                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3052727                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000095                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000095                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000095                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000095                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101387.543253                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101387.543253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101387.543253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101387.543253                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           80                       # number of writebacks
system.cpu.icache.writebacks::total                80                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          289                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          289                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          289                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28723000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28723000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28723000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28723000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99387.543253                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99387.543253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99387.543253                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99387.543253                       # average overall mshr miss latency
system.cpu.icache.replacements                     80                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3052438                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3052438                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          289                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           289                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29301000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29301000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3052727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3052727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101387.543253                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101387.543253                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          289                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          289                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28723000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28723000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99387.543253                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99387.543253                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           208.968553                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3052727                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               289                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10563.069204                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   208.968553                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.408142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.408142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.408203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3053016                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3053016                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 172979657000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003793                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   56                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               180430                       # number of demand (read+write) hits
system.l2.demand_hits::total                   180486                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  56                       # number of overall hits
system.l2.overall_hits::.cpu.data              180430                       # number of overall hits
system.l2.overall_hits::total                  180486                       # number of overall hits
system.l2.demand_misses::.cpu.inst                233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             371942                       # number of demand (read+write) misses
system.l2.demand_misses::total                 372175                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               233                       # number of overall misses
system.l2.overall_misses::.cpu.data            371942                       # number of overall misses
system.l2.overall_misses::total                372175                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26542000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44045624000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44072166000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26542000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44045624000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44072166000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              289                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           552372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               552661                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             289                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          552372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              552661                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.806228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.673354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.673424                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.806228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.673354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.673424                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 113914.163090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118420.678493                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118417.857191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 113914.163090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118420.678493                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118417.857191                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              363702                       # number of writebacks
system.l2.writebacks::total                    363702                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        371940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            372172                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       371940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           372172                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21803000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  36606625000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36628428000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21803000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  36606625000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36628428000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.802768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.673351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.673418                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.802768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.673351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.673418                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 93978.448276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98420.780233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98418.011027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 93978.448276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98420.780233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98418.011027                       # average overall mshr miss latency
system.l2.replacements                         363980                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       505546                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           505546                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       505546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       505546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           76                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               76                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           76                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           76                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             87173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87173                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          371882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              371882                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  44038519000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44038519000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        459055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            459055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.810103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.810103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118420.679140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118420.679140                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       371882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         371882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  36600879000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36600879000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.810103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.810103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98420.679140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98420.679140                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26542000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26542000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.806228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.806228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 113914.163090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113914.163090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21803000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21803000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.802768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.802768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 93978.448276                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93978.448276                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         93257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             93257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7105000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7105000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        93317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         93317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118416.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118416.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5746000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5746000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99068.965517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99068.965517                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8106.023818                       # Cycle average of tags in use
system.l2.tags.total_refs                     1058447                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372172                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.843973                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         5.349275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8100.674542                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989505                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2489072                       # Number of tag accesses
system.l2.tags.data_accesses                  2489072                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1454808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001401620250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        73207                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        73207                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2263354                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1385055                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     363702                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488688                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1454808                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.55                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488688                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1454808                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  372141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  372146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  70870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  70870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  73207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  71396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  71265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        73207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.335268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.862366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.714641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        73206    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         73207                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        73207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.872266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.864425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.534836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              396      0.54%      0.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              131      0.18%      0.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3622      4.95%      5.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              131      0.18%      5.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            68926     94.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         73207                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95276032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93107712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    550.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    538.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  172979354000                       # Total gap between requests
system.mem_ctrls.avgGap                     235066.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        59392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95216640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93106496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 343346.732384837582                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 550449929.496622800827                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 538251130.882979989052                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487760                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1454808                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     31701750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  58813284000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4036495949750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34161.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39531.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2774590.15                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        59392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95216640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95276032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        59392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        59392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93107712                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93107712                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          232                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       371940                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         372172                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       363702                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        363702                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       343347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    550449929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        550793276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       343347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       343347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    538258161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       538258161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    538258161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       343347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    550449929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1089051437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488688                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1454789                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        90960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        90912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        90904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        90892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        90948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        90981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        90888                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             30932085750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7443440000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        58844985750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20778.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39528.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1340415                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1307841                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       295221                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   638.106801                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   516.540591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   364.129984                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2702      0.92%      0.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6470      2.19%      3.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       117487     39.80%     42.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2674      0.91%     43.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        18576      6.29%     50.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2007      0.68%     50.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        15697      5.32%     56.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4702      1.59%     57.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       124906     42.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       295221                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95276032                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93106496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              550.793276                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              538.251131                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1054299540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       560373495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5315387280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3798280800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13654842240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  38155240260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  34293459840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   96831883455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   559.787695                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  87775120750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5776160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  79428376250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1053578400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       559990200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5313845040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3795717780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13654842240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  38143836270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  34303063200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   96824873130                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   559.747168                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  87800722500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5776160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  79402774500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                290                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       363702                       # Transaction distribution
system.membus.trans_dist::CleanEvict               70                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371882                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371882                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           290                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1108116                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1108116                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188383744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188383744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372172                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372172                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          6555176000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6471823250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             93606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       869248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           80                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           46976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           459055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          459055                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           289                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        93317                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          658                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1656988                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1657646                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        94464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    270827008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              270921472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          363980                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93107712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           916641                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050995                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.219987                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 869897     94.90%     94.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46744      5.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             916641                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 172979657000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         5149993000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2601999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4971349998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
