<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 839, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 892, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 732, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 699, user inline pragmas are applied</column>
            <column name="">(4) simplification, 699, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 698, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 698, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 698, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 698, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 775, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 703, loop and instruction simplification</column>
            <column name="">(2) parallelization, 698, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) simplification, 698, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 704, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 797, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="sha_stream" col1="sha.c:196" col2="839" col3="699" col4="775" col5="698" col6="797">
                    <row id="2" col0="sha_init" col1="sha.c:143" col2="8" col3="" col4="" col5="" col6=""/>
                    <row id="6" col0="sha_update" col1="sha.c:154" col2="298" col3="260" col4="291" col5="265" col6="292">
                        <row id="3" col0="local_memcpy" col1="sha.c:72" col2="72" col2_disp=" 72 (2 calls)" col3="66" col3_disp=" 66 (2 calls)" col4="74" col4_disp=" 74 (2 calls)" col5="72" col5_disp=" 72 (2 calls)" col6="78" col6_disp=" 78 (2 calls)"/>
                        <row id="5" col0="sha_transform" col1="sha.c:92" col2="195" col3="156" col4="180" col5="156" col6="175"/>
                    </row>
                    <row id="1" col0="sha_final" col1="sha.c:173" col2="475" col3="" col4="" col5="" col6="">
                        <row id="4" col0="local_memset" col1="sha.c:55" col2="63" col2_disp=" 63 (3 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="5" col0="sha_transform" col1="sha.c:92" col2="390" col2_disp="390 (2 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="4" col0="local_memset" col1="sha.c:55" col2="" col3="66" col3_disp=" 66 (3 calls)" col4="63" col4_disp=" 63 (3 calls)" col5="60" col5_disp=" 60 (3 calls)" col6="72" col6_disp=" 72 (3 calls)"/>
                    <row id="5" col0="sha_transform" col1="sha.c:92" col2="" col3="312" col3_disp="312 (2 calls)" col4="360" col4_disp="360 (2 calls)" col5="312" col5_disp="312 (2 calls)" col6="350" col6_disp="350 (2 calls)"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

