{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635876679958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635876679959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 20:11:19 2021 " "Processing started: Tue Nov 02 20:11:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635876679959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635876679959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sadder -c sadder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sadder -c sadder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635876679959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1635876680220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1635876680220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA-arc_rca " "Found design unit 1: CSA-arc_rca" {  } { { "CSA.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635876685324 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635876685324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635876685324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_adder-arc_rca " "Found design unit 1: CSA_adder-arc_rca" {  } { { "CSA_adder.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635876685326 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_adder " "Found entity 1: CSA_adder" {  } { { "CSA_adder.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635876685326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635876685326 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement add16_tb.vhd(44) " "VHDL syntax error at add16_tb.vhd(44) near text \";\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "add16_tb.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/add16_tb.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1635876685328 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"loop\" add16_tb.vhd(49) " "VHDL syntax error at add16_tb.vhd(49) near text \"process\";  expecting \"loop\"" {  } { { "add16_tb.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/add16_tb.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1635876685328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file add16_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635876685328 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635876685377 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 02 20:11:25 2021 " "Processing ended: Tue Nov 02 20:11:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635876685377 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635876685377 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635876685377 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635876685377 ""}
