
AVRASM ver. 2.1.30  C:\Users\farkoo\Documents\codevision\az7\2\Debug\List\2.asm Tue May 11 09:36:22 2021

C:\Users\farkoo\Documents\codevision\az7\2\Debug\List\2.asm(1088): warning: Register r5 already defined by the .DEF directive
C:\Users\farkoo\Documents\codevision\az7\2\Debug\List\2.asm(1089): warning: Register r4 already defined by the .DEF directive
C:\Users\farkoo\Documents\codevision\az7\2\Debug\List\2.asm(1090): warning: Register r7 already defined by the .DEF directive
C:\Users\farkoo\Documents\codevision\az7\2\Debug\List\2.asm(1091): warning: Register r6 already defined by the .DEF directive
C:\Users\farkoo\Documents\codevision\az7\2\Debug\List\2.asm(1092): warning: Register r9 already defined by the .DEF directive
C:\Users\farkoo\Documents\codevision\az7\2\Debug\List\2.asm(1093): warning: Register r8 already defined by the .DEF directive
C:\Users\farkoo\Documents\codevision\az7\2\Debug\List\2.asm(1094): warning: Register r11 already defined by the .DEF directive
C:\Users\farkoo\Documents\codevision\az7\2\Debug\List\2.asm(1095): warning: Register r10 already defined by the .DEF directive
C:\Users\farkoo\Documents\codevision\az7\2\Debug\List\2.asm(1096): warning: Register r13 already defined by the .DEF directive
C:\Users\farkoo\Documents\codevision\az7\2\Debug\List\2.asm(1097): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _a=R5
                 	.DEF _rx_wr_index=R4
                 	.DEF _rx_rd_index=R7
                 	.DEF _rx_counter=R6
                 	.DEF _tx_wr_index=R9
                 	.DEF _tx_rd_index=R8
                 	.DEF _tx_counter=R11
                 	.DEF __lcd_x=R10
                 	.DEF __lcd_y=R13
                 	.DEF __lcd_maxx=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0075 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 00a2 	JMP  _usart_rx_isr
000018 940c 0000 	JMP  0x00
00001a 940c 00c1 	JMP  _usart_tx_isr
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000033 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000034 0000
000035 0000      	.DB  0x0,0x0,0x0,0x0
000036 0000
000037 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x3B:
000038 0000
000039 0000
00003a 0000
00003b 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00003c 0000
00003d 0000
00003e 0000
00003f 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000040 0000
000041 0000
000042 0000
000043 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000044 0000
000045 0000
000046 0000
000047 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000048 0000
000049 0000
00004a 0000
00004b 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00004c 0000
00004d 0000
00004e 0000
00004f 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000050 0000
000051 0000
000052 0000
000053 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000054 0000
000055 0000
000056 0000
000057 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000058 0000
000059 0000
00005a 0000
00005b 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
00005c 0000
00005d 0000
00005e 0000
00005f 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000060 0000
000061 0000
000062 0000
000063 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000064 0000
000065 0000
000066 0000
000067 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0
000068 0000
000069 0000      	.DB  0x0,0x0,0x0,0x0
                 _0x2000003:
00006a c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00006b 0001      	.DW  0x01
00006c 0002      	.DW  0x02
00006d 0066      	.DW  __REG_BIT_VARS*2
                 
00006e 0008      	.DW  0x08
00006f 0004      	.DW  0x04
000070 0068      	.DW  __REG_VARS*2
                 
000071 0002      	.DW  0x02
000072 0170      	.DW  __base_y_G100
000073 00d4      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000074 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000075 94f8      	CLI
000076 27ee      	CLR  R30
000077 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000078 e0f1      	LDI  R31,1
000079 bffb      	OUT  GICR,R31
00007a bfeb      	OUT  GICR,R30
00007b bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00007c e08d      	LDI  R24,(14-2)+1
00007d e0a2      	LDI  R26,2
00007e 27bb      	CLR  R27
                 __CLEAR_REG:
00007f 93ed      	ST   X+,R30
000080 958a      	DEC  R24
000081 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000082 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000083 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000084 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000085 93ed      	ST   X+,R30
000086 9701      	SBIW R24,1
000087 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000088 ede6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000089 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00008a 9185      	LPM  R24,Z+
00008b 9195      	LPM  R25,Z+
00008c 9700      	SBIW R24,0
00008d f061      	BREQ __GLOBAL_INI_END
00008e 91a5      	LPM  R26,Z+
00008f 91b5      	LPM  R27,Z+
000090 9005      	LPM  R0,Z+
000091 9015      	LPM  R1,Z+
000092 01bf      	MOVW R22,R30
000093 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000094 9005      	LPM  R0,Z+
000095 920d      	ST   X+,R0
000096 9701      	SBIW R24,1
000097 f7e1      	BRNE __GLOBAL_INI_LOOP
000098 01fb      	MOVW R30,R22
000099 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00009a e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00009b bfed      	OUT  SPL,R30
00009c e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00009d bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00009e e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00009f e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000a0 940c 00d8 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 5/11/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;// Declare your global variables here
                 ;char a;
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 8
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 003A {
                 
                 	.CSEG
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
0000a2 93ea      	ST   -Y,R30
0000a3 93fa      	ST   -Y,R31
0000a4 b7ef      	IN   R30,SREG
0000a5 93ea      	ST   -Y,R30
                 ; 0000 003B char status,data;
                 ; 0000 003C status=UCSRA;
0000a6 931a      	ST   -Y,R17
0000a7 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
0000a8 b11b      	IN   R17,11
                 ; 0000 003D data=UDR;
0000a9 b10c      	IN   R16,12
                 ; 0000 003E if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
0000aa 2fe1      	MOV  R30,R17
0000ab 71ec      	ANDI R30,LOW(0x1C)
0000ac f489      	BRNE _0x3
                 ; 0000 003F    {
                 ; 0000 0040    rx_buffer[rx_wr_index++]=data;
0000ad 2de4      	MOV  R30,R4
0000ae 9443      	INC  R4
0000af e0f0      	LDI  R31,0
0000b0 5ae0      	SUBI R30,LOW(-_rx_buffer)
0000b1 4ffe      	SBCI R31,HIGH(-_rx_buffer)
0000b2 8300      	ST   Z,R16
                 ; 0000 0041 #if RX_BUFFER_SIZE == 256
                 ; 0000 0042    // special case for receiver buffer size=256
                 ; 0000 0043    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 0044 #else
                 ; 0000 0045    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
0000b3 e0e8      	LDI  R30,LOW(8)
0000b4 15e4      	CP   R30,R4
0000b5 f409      	BRNE _0x4
0000b6 2444      	CLR  R4
                 ; 0000 0046    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
0000b7 9463      	INC  R6
0000b8 e0e8      	LDI  R30,LOW(8)
0000b9 15e6      	CP   R30,R6
0000ba f419      	BRNE _0x5
                 ; 0000 0047       {
                 ; 0000 0048       rx_counter=0;
0000bb 2466      	CLR  R6
                 ; 0000 0049       rx_buffer_overflow=1;
0000bc 9468      	SET
0000bd f820      	BLD  R2,0
                 ; 0000 004A       }
                 ; 0000 004B #endif
                 ; 0000 004C    }
                 _0x5:
                 ; 0000 004D }
                 _0x3:
0000be 9109      	LD   R16,Y+
0000bf 9119      	LD   R17,Y+
0000c0 c012      	RJMP _0x40
                 ; .FEND
                 ;/*
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+   */
                 ;char getchar_(void)
                 ; 0000 0054 {
                 ; 0000 0055 char data;
                 ; 0000 0056 while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 0057 data=rx_buffer[rx_rd_index++];
                 ; 0000 0058 #if RX_BUFFER_SIZE != 256
                 ; 0000 0059 if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 005A #endif
                 ; 0000 005B #asm("cli")
                 ; 0000 005C --rx_counter;
                 ; 0000 005D #asm("sei")
                 ; 0000 005E return data;
                 ; 0000 005F }
                 ;/*
                 ;#pragma used-
                 ;#endif */
                 ;
                 ;// USART Transmitter buffer
                 ;#define TX_BUFFER_SIZE 8
                 ;char tx_buffer[TX_BUFFER_SIZE];
                 ;
                 ;#if TX_BUFFER_SIZE <= 256
                 ;unsigned char tx_wr_index=0,tx_rd_index=0;
                 ;#else
                 ;unsigned int tx_wr_index=0,tx_rd_index=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE < 256
                 ;unsigned char tx_counter=0;
                 ;#else
                 ;unsigned int tx_counter=0;
                 ;#endif
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 0076 {
                 _usart_tx_isr:
                 ; .FSTART _usart_tx_isr
0000c1 93ea      	ST   -Y,R30
0000c2 93fa      	ST   -Y,R31
0000c3 b7ef      	IN   R30,SREG
0000c4 93ea      	ST   -Y,R30
                 ; 0000 0077 if (tx_counter)
0000c5 20bb      	TST  R11
0000c6 f061      	BREQ _0xA
                 ; 0000 0078    {
                 ; 0000 0079    --tx_counter;
0000c7 94ba      	DEC  R11
                 ; 0000 007A    UDR=tx_buffer[tx_rd_index++];
0000c8 2de8      	MOV  R30,R8
0000c9 9483      	INC  R8
0000ca e0f0      	LDI  R31,0
0000cb 59e8      	SUBI R30,LOW(-_tx_buffer)
0000cc 4ffe      	SBCI R31,HIGH(-_tx_buffer)
0000cd 81e0      	LD   R30,Z
0000ce b9ec      	OUT  0xC,R30
                 ; 0000 007B #if TX_BUFFER_SIZE != 256
                 ; 0000 007C    if (tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
0000cf e0e8      	LDI  R30,LOW(8)
0000d0 15e8      	CP   R30,R8
0000d1 f409      	BRNE _0xB
0000d2 2488      	CLR  R8
                 ; 0000 007D #endif
                 ; 0000 007E    }
                 _0xB:
                 ; 0000 007F }
                 _0xA:
                 _0x40:
0000d3 91e9      	LD   R30,Y+
0000d4 bfef      	OUT  SREG,R30
0000d5 91f9      	LD   R31,Y+
0000d6 91e9      	LD   R30,Y+
0000d7 9518      	RETI
                 ; .FEND
                 ;/*
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+    */
                 ;void putchar_(char c)
                 ; 0000 0086 {
                 ; 0000 0087 while (tx_counter == TX_BUFFER_SIZE);
                 ;	c -> Y+0
                 ; 0000 0088 #asm("cli")
                 ; 0000 0089 if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
                 ; 0000 008A    {
                 ; 0000 008B    tx_buffer[tx_wr_index++]=c;
                 ; 0000 008C #if TX_BUFFER_SIZE != 256
                 ; 0000 008D    if (tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
                 ; 0000 008E #endif
                 ; 0000 008F    ++tx_counter;
                 ; 0000 0090    }
                 ; 0000 0091 else
                 ; 0000 0092    UDR=c;
                 ; 0000 0093 #asm("sei")
                 ; 0000 0094 }
                 ;/*
                 ;#pragma used-
                 ;#endif       */
                 ;
                 ;// Question1
                 ;void routin1(int BAUD, int transmitter_status, int reciever_status);
                 ;
                 ;// Question2
                 ;void routin2(void);
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;void main(void)
                 ; 0000 00A3 {
                 _main:
                 ; .FSTART _main
                 ; 0000 00A4 // Declare your local variables here
                 ; 0000 00A5 
                 ; 0000 00A6 // Input/Output Ports initialization
                 ; 0000 00A7 // Port A initialization
                 ; 0000 00A8 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00A9 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000d8 e0e0      	LDI  R30,LOW(0)
0000d9 bbea      	OUT  0x1A,R30
                 ; 0000 00AA // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00AB PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000da bbeb      	OUT  0x1B,R30
                 ; 0000 00AC 
                 ; 0000 00AD // Port B initialization
                 ; 0000 00AE // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00AF DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000db bbe7      	OUT  0x17,R30
                 ; 0000 00B0 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00B1 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000dc bbe8      	OUT  0x18,R30
                 ; 0000 00B2 
                 ; 0000 00B3 // Port C initialization
                 ; 0000 00B4 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 00B5 DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0000dd efef      	LDI  R30,LOW(255)
0000de bbe4      	OUT  0x14,R30
                 ; 0000 00B6 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 00B7 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000df e0e0      	LDI  R30,LOW(0)
0000e0 bbe5      	OUT  0x15,R30
                 ; 0000 00B8 
                 ; 0000 00B9 // Port D initialization
                 ; 0000 00BA // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00BB DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000e1 bbe1      	OUT  0x11,R30
                 ; 0000 00BC // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00BD PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000e2 bbe2      	OUT  0x12,R30
                 ; 0000 00BE 
                 ; 0000 00BF // Timer/Counter 0 initialization
                 ; 0000 00C0 // Clock source: System Clock
                 ; 0000 00C1 // Clock value: Timer 0 Stopped
                 ; 0000 00C2 // Mode: Normal top=0xFF
                 ; 0000 00C3 // OC0 output: Disconnected
                 ; 0000 00C4 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000e3 bfe3      	OUT  0x33,R30
                 ; 0000 00C5 TCNT0=0x00;
0000e4 bfe2      	OUT  0x32,R30
                 ; 0000 00C6 OCR0=0x00;
0000e5 bfec      	OUT  0x3C,R30
                 ; 0000 00C7 
                 ; 0000 00C8 // Timer/Counter 1 initialization
                 ; 0000 00C9 // Clock source: System Clock
                 ; 0000 00CA // Clock value: Timer1 Stopped
                 ; 0000 00CB // Mode: Normal top=0xFFFF
                 ; 0000 00CC // OC1A output: Disconnected
                 ; 0000 00CD // OC1B output: Disconnected
                 ; 0000 00CE // Noise Canceler: Off
                 ; 0000 00CF // Input Capture on Falling Edge
                 ; 0000 00D0 // Timer1 Overflow Interrupt: Off
                 ; 0000 00D1 // Input Capture Interrupt: Off
                 ; 0000 00D2 // Compare A Match Interrupt: Off
                 ; 0000 00D3 // Compare B Match Interrupt: Off
                 ; 0000 00D4 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000e6 bdef      	OUT  0x2F,R30
                 ; 0000 00D5 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000e7 bdee      	OUT  0x2E,R30
                 ; 0000 00D6 TCNT1H=0x00;
0000e8 bded      	OUT  0x2D,R30
                 ; 0000 00D7 TCNT1L=0x00;
0000e9 bdec      	OUT  0x2C,R30
                 ; 0000 00D8 ICR1H=0x00;
0000ea bde7      	OUT  0x27,R30
                 ; 0000 00D9 ICR1L=0x00;
0000eb bde6      	OUT  0x26,R30
                 ; 0000 00DA OCR1AH=0x00;
0000ec bdeb      	OUT  0x2B,R30
                 ; 0000 00DB OCR1AL=0x00;
0000ed bdea      	OUT  0x2A,R30
                 ; 0000 00DC OCR1BH=0x00;
0000ee bde9      	OUT  0x29,R30
                 ; 0000 00DD OCR1BL=0x00;
0000ef bde8      	OUT  0x28,R30
                 ; 0000 00DE 
                 ; 0000 00DF // Timer/Counter 2 initialization
                 ; 0000 00E0 // Clock source: System Clock
                 ; 0000 00E1 // Clock value: Timer2 Stopped
                 ; 0000 00E2 // Mode: Normal top=0xFF
                 ; 0000 00E3 // OC2 output: Disconnected
                 ; 0000 00E4 ASSR=0<<AS2;
0000f0 bde2      	OUT  0x22,R30
                 ; 0000 00E5 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000f1 bde5      	OUT  0x25,R30
                 ; 0000 00E6 TCNT2=0x00;
0000f2 bde4      	OUT  0x24,R30
                 ; 0000 00E7 OCR2=0x00;
0000f3 bde3      	OUT  0x23,R30
                 ; 0000 00E8 
                 ; 0000 00E9 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00EA TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000f4 bfe9      	OUT  0x39,R30
                 ; 0000 00EB 
                 ; 0000 00EC // External Interrupt(s) initialization
                 ; 0000 00ED // INT0: Off
                 ; 0000 00EE // INT1: Off
                 ; 0000 00EF // INT2: Off
                 ; 0000 00F0 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000f5 bfe5      	OUT  0x35,R30
                 ; 0000 00F1 MCUCSR=(0<<ISC2);
0000f6 bfe4      	OUT  0x34,R30
                 ; 0000 00F2 
                 ; 0000 00F3 // USART initialization
                 ; 0000 00F4 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00F5 // USART Receiver: On
                 ; 0000 00F6 // USART Transmitter: On
                 ; 0000 00F7 // USART Mode: Asynchronous
                 ; 0000 00F8 // USART Baud Rate: 9600
                 ; 0000 00F9 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000f7 b9eb      	OUT  0xB,R30
                 ; 0000 00FA //UCSRB=(1<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
                 ; 0000 00FB UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
0000f8 e8e6      	LDI  R30,LOW(134)
0000f9 bde0      	OUT  0x20,R30
                 ; 0000 00FC UBRRH=0x00;
0000fa e0e0      	LDI  R30,LOW(0)
0000fb bde0      	OUT  0x20,R30
                 ; 0000 00FD UBRRL=0x33;
0000fc e3e3      	LDI  R30,LOW(51)
0000fd b9e9      	OUT  0x9,R30
                 ; 0000 00FE 
                 ; 0000 00FF // Analog Comparator initialization
                 ; 0000 0100 // Analog Comparator: Off
                 ; 0000 0101 // The Analog Comparator's positive input is
                 ; 0000 0102 // connected to the AIN0 pin
                 ; 0000 0103 // The Analog Comparator's negative input is
                 ; 0000 0104 // connected to the AIN1 pin
                 ; 0000 0105 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000fe e8e0      	LDI  R30,LOW(128)
0000ff b9e8      	OUT  0x8,R30
                 ; 0000 0106 SFIOR=(0<<ACME);
000100 e0e0      	LDI  R30,LOW(0)
000101 bfe0      	OUT  0x30,R30
                 ; 0000 0107 
                 ; 0000 0108 // ADC initialization
                 ; 0000 0109 // ADC disabled
                 ; 0000 010A ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000102 b9e6      	OUT  0x6,R30
                 ; 0000 010B 
                 ; 0000 010C // SPI initialization
                 ; 0000 010D // SPI disabled
                 ; 0000 010E SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000103 b9ed      	OUT  0xD,R30
                 ; 0000 010F 
                 ; 0000 0110 // TWI initialization
                 ; 0000 0111 // TWI disabled
                 ; 0000 0112 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000104 bfe6      	OUT  0x36,R30
                 ; 0000 0113 
                 ; 0000 0114 // Alphanumeric LCD initialization
                 ; 0000 0115 // Connections are specified in the
                 ; 0000 0116 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0117 // RS - PORTC Bit 0
                 ; 0000 0118 // RD - PORTC Bit 1
                 ; 0000 0119 // EN - PORTC Bit 2
                 ; 0000 011A // D4 - PORTC Bit 4
                 ; 0000 011B // D5 - PORTC Bit 5
                 ; 0000 011C // D6 - PORTC Bit 6
                 ; 0000 011D // D7 - PORTC Bit 7
                 ; 0000 011E // Characters/line: 16
                 ; 0000 011F lcd_init(16);
000105 e1a0      	LDI  R26,LOW(16)
000106 d0f4      	RCALL _lcd_init
                 ; 0000 0120 
                 ; 0000 0121 // Global enable interrupts
                 ; 0000 0122 #asm("sei")
000107 9478      	sei
                 ; 0000 0123     routin1(9600,1,1);
000108 e8e0      	LDI  R30,LOW(9600)
000109 e2f5      	LDI  R31,HIGH(9600)
00010a 93fa      	ST   -Y,R31
00010b 93ea      	ST   -Y,R30
00010c e0e1      	LDI  R30,LOW(1)
00010d e0f0      	LDI  R31,HIGH(1)
00010e 93fa      	ST   -Y,R31
00010f 93ea      	ST   -Y,R30
000110 e0a1      	LDI  R26,LOW(1)
000111 e0b0      	LDI  R27,0
000112 d003      	RCALL _routin1
                 ; 0000 0124 
                 ; 0000 0125     while(1)
                 _0x14:
                 ; 0000 0126     {
                 ; 0000 0127          routin2();
000113 d089      	RCALL _routin2
                 ; 0000 0128     }
000114 cffe      	RJMP _0x14
                 ; 0000 0129 }
                 _0x17:
000115 cfff      	RJMP _0x17
                 ; .FEND
                 ;
                 ;void routin1(int BAUD, int transmitter_status, int reciever_status){
                 ; 0000 012B void routin1(int BAUD, int transmitter_status, int reciever_status){
                 _routin1:
                 ; .FSTART _routin1
                 ; 0000 012C     int temp = (1000000/(2*BAUD))-1;
                 ; 0000 012D     int q,r;
                 ; 0000 012E     q = temp/256;
000116 93ba      	ST   -Y,R27
000117 93aa      	ST   -Y,R26
000118 940e 02d9 	CALL __SAVELOCR6
                 ;	BAUD -> Y+10
                 ;	transmitter_status -> Y+8
                 ;	reciever_status -> Y+6
                 ;	temp -> R16,R17
                 ;	q -> R18,R19
                 ;	r -> R20,R21
00011a 85ea      	LDD  R30,Y+10
00011b 85fb      	LDD  R31,Y+10+1
00011c 0fee      	LSL  R30
00011d 1fff      	ROL  R31
00011e 940e 0271 	CALL __CWD1
                +
000120 e4a0     +LDI R26 , LOW ( 0xF4240 )
000121 e4b2     +LDI R27 , HIGH ( 0xF4240 )
000122 e08f     +LDI R24 , BYTE3 ( 0xF4240 )
000123 e090     +LDI R25 , BYTE4 ( 0xF4240 )
                 	__GETD2N 0xF4240
000124 940e 02b3 	CALL __DIVD21
000126 9731      	SBIW R30,1
000127 018f      	MOVW R16,R30
000128 01d8      	MOVW R26,R16
000129 e0e0      	LDI  R30,LOW(256)
00012a e0f1      	LDI  R31,HIGH(256)
00012b 940e 0289 	CALL __DIVW21
00012d 019f      	MOVW R18,R30
                 ; 0000 012F     r = temp - (q*256);
00012e 2fb2      	MOV  R27,R18
00012f e0a0      	LDI  R26,LOW(0)
000130 01f8      	MOVW R30,R16
000131 1bea      	SUB  R30,R26
000132 0bfb      	SBC  R31,R27
000133 01af      	MOVW R20,R30
                 ; 0000 0130 
                 ; 0000 0131     if(transmitter_status == 0 && reciever_status == 0){
000134 85a8      	LDD  R26,Y+8
000135 85b9      	LDD  R27,Y+8+1
000136 9710      	SBIW R26,0
000137 f421      	BRNE _0x19
000138 81ae      	LDD  R26,Y+6
000139 81bf      	LDD  R27,Y+6+1
00013a 9710      	SBIW R26,0
00013b f009      	BREQ _0x1A
                 _0x19:
00013c c002      	RJMP _0x18
                 _0x1A:
                 ; 0000 0132         UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00013d e0e0      	LDI  R30,LOW(0)
00013e c057      	RJMP _0x3F
                 ; 0000 0133     } // tx: off     rx: off
                 ; 0000 0134     else if(transmitter_status == 1 && reciever_status == 0){
                 _0x18:
00013f 85a8      	LDD  R26,Y+8
000140 85b9      	LDD  R27,Y+8+1
000141 9711      	SBIW R26,1
000142 f421      	BRNE _0x1D
000143 81ae      	LDD  R26,Y+6
000144 81bf      	LDD  R27,Y+6+1
000145 9710      	SBIW R26,0
000146 f009      	BREQ _0x1E
                 _0x1D:
000147 c002      	RJMP _0x1C
                 _0x1E:
                 ; 0000 0135         UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000148 e0e8      	LDI  R30,LOW(8)
000149 c04c      	RJMP _0x3F
                 ; 0000 0136     } // tx: enable_noneinterrupt       rx: off
                 ; 0000 0137     else if(transmitter_status == 2 && reciever_status == 0){
                 _0x1C:
00014a 85a8      	LDD  R26,Y+8
00014b 85b9      	LDD  R27,Y+8+1
00014c 9712      	SBIW R26,2
00014d f421      	BRNE _0x21
00014e 81ae      	LDD  R26,Y+6
00014f 81bf      	LDD  R27,Y+6+1
000150 9710      	SBIW R26,0
000151 f009      	BREQ _0x22
                 _0x21:
000152 c002      	RJMP _0x20
                 _0x22:
                 ; 0000 0138         UCSRB=(0<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000153 e4e8      	LDI  R30,LOW(72)
000154 c041      	RJMP _0x3F
                 ; 0000 0139     } // tx: enable_interrupt       rx: off
                 ; 0000 013A     else if(transmitter_status == 0 && reciever_status == 1){
                 _0x20:
000155 85a8      	LDD  R26,Y+8
000156 85b9      	LDD  R27,Y+8+1
000157 9710      	SBIW R26,0
000158 f421      	BRNE _0x25
000159 81ae      	LDD  R26,Y+6
00015a 81bf      	LDD  R27,Y+6+1
00015b 9711      	SBIW R26,1
00015c f009      	BREQ _0x26
                 _0x25:
00015d c002      	RJMP _0x24
                 _0x26:
                 ; 0000 013B         UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00015e e1e0      	LDI  R30,LOW(16)
00015f c036      	RJMP _0x3F
                 ; 0000 013C     } // tx: off     rx:  enable_noneinterrupt
                 ; 0000 013D     else if(transmitter_status == 1 && reciever_status == 1){
                 _0x24:
000160 85a8      	LDD  R26,Y+8
000161 85b9      	LDD  R27,Y+8+1
000162 9711      	SBIW R26,1
000163 f421      	BRNE _0x29
000164 81ae      	LDD  R26,Y+6
000165 81bf      	LDD  R27,Y+6+1
000166 9711      	SBIW R26,1
000167 f009      	BREQ _0x2A
                 _0x29:
000168 c002      	RJMP _0x28
                 _0x2A:
                 ; 0000 013E         UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000169 e1e8      	LDI  R30,LOW(24)
00016a c02b      	RJMP _0x3F
                 ; 0000 013F     } // tx: enable_noneinterrupt       rx:  enable_noneinterrupt
                 ; 0000 0140     else if(transmitter_status == 2 && reciever_status == 1){
                 _0x28:
00016b 85a8      	LDD  R26,Y+8
00016c 85b9      	LDD  R27,Y+8+1
00016d 9712      	SBIW R26,2
00016e f421      	BRNE _0x2D
00016f 81ae      	LDD  R26,Y+6
000170 81bf      	LDD  R27,Y+6+1
000171 9711      	SBIW R26,1
000172 f009      	BREQ _0x2E
                 _0x2D:
000173 c002      	RJMP _0x2C
                 _0x2E:
                 ; 0000 0141         UCSRB=(0<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000174 e5e8      	LDI  R30,LOW(88)
000175 c020      	RJMP _0x3F
                 ; 0000 0142     } // tx: enable_interrupt       rx:  enable_noneinterrupt
                 ; 0000 0143     else if(transmitter_status == 0 && reciever_status == 2){
                 _0x2C:
000176 85a8      	LDD  R26,Y+8
000177 85b9      	LDD  R27,Y+8+1
000178 9710      	SBIW R26,0
000179 f421      	BRNE _0x31
00017a 81ae      	LDD  R26,Y+6
00017b 81bf      	LDD  R27,Y+6+1
00017c 9712      	SBIW R26,2
00017d f009      	BREQ _0x32
                 _0x31:
00017e c002      	RJMP _0x30
                 _0x32:
                 ; 0000 0144         UCSRB=(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00017f e9e0      	LDI  R30,LOW(144)
000180 c015      	RJMP _0x3F
                 ; 0000 0145     } // tx: off     rx:  enable_interrupt
                 ; 0000 0146     else if(transmitter_status == 1 && reciever_status == 2){
                 _0x30:
000181 85a8      	LDD  R26,Y+8
000182 85b9      	LDD  R27,Y+8+1
000183 9711      	SBIW R26,1
000184 f421      	BRNE _0x35
000185 81ae      	LDD  R26,Y+6
000186 81bf      	LDD  R27,Y+6+1
000187 9712      	SBIW R26,2
000188 f009      	BREQ _0x36
                 _0x35:
000189 c002      	RJMP _0x34
                 _0x36:
                 ; 0000 0147         UCSRB=(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00018a e9e8      	LDI  R30,LOW(152)
00018b c00a      	RJMP _0x3F
                 ; 0000 0148     } // tx: enable_noneinterrupt       rx:  enable_interrupt
                 ; 0000 0149     else if(transmitter_status == 2 && reciever_status == 2){
                 _0x34:
00018c 85a8      	LDD  R26,Y+8
00018d 85b9      	LDD  R27,Y+8+1
00018e 9712      	SBIW R26,2
00018f f421      	BRNE _0x39
000190 81ae      	LDD  R26,Y+6
000191 81bf      	LDD  R27,Y+6+1
000192 9712      	SBIW R26,2
000193 f009      	BREQ _0x3A
                 _0x39:
000194 c002      	RJMP _0x38
                 _0x3A:
                 ; 0000 014A         UCSRB=(1<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000195 ede8      	LDI  R30,LOW(216)
                 _0x3F:
000196 b9ea      	OUT  0xA,R30
                 ; 0000 014B     } // tx: enable_interrupt       rx:  enable_interrupt
                 ; 0000 014C     UBRRH = q;
                 _0x38:
000197 bd20      	OUT  0x20,R18
                 ; 0000 014D     UBRRL = r;
000198 b949      	OUT  0x9,R20
                 ; 0000 014E }
000199 940e 02e0 	CALL __LOADLOCR6
00019b 962c      	ADIW R28,12
00019c 9508      	RET
                 ; .FEND
                 ;
                 ;void routin2(){
                 ; 0000 0150 void routin2(){
                 _routin2:
                 ; .FSTART _routin2
                 ; 0000 0151     char str2[100] = "";
                 ; 0000 0152     char temp = '';
                 ; 0000 0153     int n = 0;
                 ; 0000 0154     temp = getchar();
00019d 97ef      	SBIW R28,63
00019e 97a5      	SBIW R28,37
00019f e684      	LDI  R24,100
0001a0 e0a0      	LDI  R26,LOW(0)
0001a1 e0b0      	LDI  R27,HIGH(0)
0001a2 e7e0      	LDI  R30,LOW(_0x3B*2)
0001a3 e0f0      	LDI  R31,HIGH(_0x3B*2)
0001a4 940e 02e7 	CALL __INITLOCB
0001a6 940e 02db 	CALL __SAVELOCR4
                 ;	str2 -> Y+4
                 ;	temp -> R17
                 ;	n -> R18,R19
0001a8 e010      	LDI  R17,0
                +
0001a9 e020     +LDI R18 , LOW ( 0 )
0001aa e030     +LDI R19 , HIGH ( 0 )
                 	__GETWRN 18,19,0
0001ab 940e 0247 	CALL SUBOPT_0x0
                 ; 0000 0155     putchar(temp);
                 ; 0000 0156     str2[0] = '(';
0001ad e2e8      	LDI  R30,LOW(40)
0001ae 83ec      	STD  Y+4,R30
                 ; 0000 0157     n++;
                +
0001af 5f2f     +SUBI R18 , LOW ( - 1 )
0001b0 4f3f     +SBCI R19 , HIGH ( - 1 )
                 	__ADDWRN 18,19,1
                 ; 0000 0158     while(temp != '\r'){
                 _0x3C:
0001b1 301d      	CPI  R17,13
0001b2 f059      	BREQ _0x3E
                 ; 0000 0159         str2[n] = temp;
0001b3 01f9      	MOVW R30,R18
0001b4 01de      	MOVW R26,R28
0001b5 9614      	ADIW R26,4
0001b6 0fea      	ADD  R30,R26
0001b7 1ffb      	ADC  R31,R27
0001b8 8310      	ST   Z,R17
                 ; 0000 015A         temp = getchar();
0001b9 940e 0247 	CALL SUBOPT_0x0
                 ; 0000 015B         putchar(temp);
                 ; 0000 015C         n++;
                +
0001bb 5f2f     +SUBI R18 , LOW ( - 1 )
0001bc 4f3f     +SBCI R19 , HIGH ( - 1 )
                 	__ADDWRN 18,19,1
                 ; 0000 015D     }
0001bd cff3      	RJMP _0x3C
                 _0x3E:
                 ; 0000 015E     str2[n] = ')';
0001be 01de      	MOVW R26,R28
0001bf 9614      	ADIW R26,4
0001c0 0fa2      	ADD  R26,R18
0001c1 1fb3      	ADC  R27,R19
0001c2 e2e9      	LDI  R30,LOW(41)
0001c3 93ec      	ST   X,R30
                 ; 0000 015F     puts(str2);
0001c4 01de      	MOVW R26,R28
0001c5 9614      	ADIW R26,4
0001c6 940e 0234 	CALL _puts
                 ; 0000 0160 
                 ; 0000 0161 }
0001c8 940e 02e2 	CALL __LOADLOCR4
0001ca 96ef      	ADIW R28,63
0001cb 96a9      	ADIW R28,41
0001cc 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0001cd 93aa      	ST   -Y,R26
0001ce b3e5      	IN   R30,0x15
0001cf 70ef      	ANDI R30,LOW(0xF)
0001d0 2fae      	MOV  R26,R30
0001d1 81e8      	LD   R30,Y
0001d2 7fe0      	ANDI R30,LOW(0xF0)
0001d3 2bea      	OR   R30,R26
0001d4 bbe5      	OUT  0x15,R30
                +
0001d5 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0001d6 958a     +DEC R24
0001d7 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0001d8 9aaa      	SBI  0x15,2
                +
0001d9 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0001da 958a     +DEC R24
0001db f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0001dc 98aa      	CBI  0x15,2
                +
0001dd e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0001de 958a     +DEC R24
0001df f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0001e0 940c 0232 	JMP  _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0001e2 93aa      	ST   -Y,R26
0001e3 81a8      	LD   R26,Y
0001e4 dfe8      	RCALL __lcd_write_nibble_G100
0001e5 81e8          ld    r30,y
0001e6 95e2          swap  r30
0001e7 83e8          st    y,r30
0001e8 81a8      	LD   R26,Y
0001e9 dfe3      	RCALL __lcd_write_nibble_G100
                +
0001ea e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0001eb 958a     +DEC R24
0001ec f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0001ed 940c 0232 	JMP  _0x2080001
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0001ef e0a2      	LDI  R26,LOW(2)
0001f0 940e 024d 	CALL SUBOPT_0x1
0001f2 e0ac      	LDI  R26,LOW(12)
0001f3 dfee      	RCALL __lcd_write_data
0001f4 e0a1      	LDI  R26,LOW(1)
0001f5 940e 024d 	CALL SUBOPT_0x1
0001f7 e0e0      	LDI  R30,LOW(0)
0001f8 2ede      	MOV  R13,R30
0001f9 2eae      	MOV  R10,R30
0001fa 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0001fb 93aa      	ST   -Y,R26
0001fc b3e4      	IN   R30,0x14
0001fd 6fe0      	ORI  R30,LOW(0xF0)
0001fe bbe4      	OUT  0x14,R30
0001ff 9aa2      	SBI  0x14,2
000200 9aa0      	SBI  0x14,0
000201 9aa1      	SBI  0x14,1
000202 98aa      	CBI  0x15,2
000203 98a8      	CBI  0x15,0
000204 98a9      	CBI  0x15,1
000205 80c8      	LDD  R12,Y+0
000206 81e8      	LD   R30,Y
000207 58e0      	SUBI R30,-LOW(128)
                +
000208 93e0 0172+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
00020a 81e8      	LD   R30,Y
00020b 54e0      	SUBI R30,-LOW(192)
                +
00020c 93e0 0173+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
00020e e1a4      	LDI  R26,LOW(20)
00020f e0b0      	LDI  R27,0
000210 940e 025b 	CALL _delay_ms
000212 940e 0253 	CALL SUBOPT_0x2
000214 940e 0253 	CALL SUBOPT_0x2
000216 940e 0253 	CALL SUBOPT_0x2
000218 e2a0      	LDI  R26,LOW(32)
000219 dfb3      	RCALL __lcd_write_nibble_G100
                +
00021a ec88     +LDI R24 , LOW ( 200 )
00021b e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00021c 9701     +SBIW R24 , 1
00021d f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00021e e2a8      	LDI  R26,LOW(40)
00021f dfc2      	RCALL __lcd_write_data
000220 e0a4      	LDI  R26,LOW(4)
000221 dfc0      	RCALL __lcd_write_data
000222 e8a5      	LDI  R26,LOW(133)
000223 dfbe      	RCALL __lcd_write_data
000224 e0a6      	LDI  R26,LOW(6)
000225 dfbc      	RCALL __lcd_write_data
000226 dfc8      	RCALL _lcd_clear
000227 940c 0232 	JMP  _0x2080001
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _getchar:
                 ; .FSTART _getchar
                 getchar0:
000229 9b5f           sbis usr,rxc
00022a cffe           rjmp getchar0
00022b b1ec           in   r30,udr
00022c 9508      	RET
                 ; .FEND
                 _putchar:
                 ; .FSTART _putchar
00022d 93aa      	ST   -Y,R26
                 putchar0:
00022e 9b5d           sbis usr,udre
00022f cffe           rjmp putchar0
000230 81e8           ld   r30,y
000231 b9ec           out  udr,r30
                 _0x2080001:
000232 9621      	ADIW R28,1
000233 9508      	RET
                 ; .FEND
                 _puts:
                 ; .FSTART _puts
000234 93ba      	ST   -Y,R27
000235 93aa      	ST   -Y,R26
000236 931a      	ST   -Y,R17
                 _0x2020003:
000237 81a9      	LDD  R26,Y+1
000238 81ba      	LDD  R27,Y+1+1
000239 91ed      	LD   R30,X+
00023a 83a9      	STD  Y+1,R26
00023b 83ba      	STD  Y+1+1,R27
00023c 2f1e      	MOV  R17,R30
00023d 30e0      	CPI  R30,0
00023e f019      	BREQ _0x2020005
00023f 2fa1      	MOV  R26,R17
000240 dfec      	RCALL _putchar
000241 cff5      	RJMP _0x2020003
                 _0x2020005:
000242 e0aa      	LDI  R26,LOW(10)
000243 dfe9      	RCALL _putchar
000244 8118      	LDD  R17,Y+0
000245 9623      	ADIW R28,3
000246 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer:
000160           	.BYTE 0x8
                 _tx_buffer:
000168           	.BYTE 0x8
                 __base_y_G100:
000170           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000247 940e 0229 	CALL _getchar
000249 2f1e      	MOV  R17,R30
00024a 2fa1      	MOV  R26,R17
00024b 940c 022d 	JMP  _putchar
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
00024d 940e 01e2 	CALL __lcd_write_data
00024f e0a3      	LDI  R26,LOW(3)
000250 e0b0      	LDI  R27,0
000251 940c 025b 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x2:
000253 e3a0      	LDI  R26,LOW(48)
000254 940e 01cd 	CALL __lcd_write_nibble_G100
                +
000256 ec88     +LDI R24 , LOW ( 200 )
000257 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000258 9701     +SBIW R24 , 1
000259 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00025a 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00025b 9610      	adiw r26,0
00025c f039      	breq __delay_ms1
                 __delay_ms0:
                +
00025d ed80     +LDI R24 , LOW ( 0x7D0 )
00025e e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00025f 9701     +SBIW R24 , 1
000260 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000261 95a8      	wdr
000262 9711      	sbiw r26,1
000263 f7c9      	brne __delay_ms0
                 __delay_ms1:
000264 9508      	ret
                 
                 __ANEGW1:
000265 95f1      	NEG  R31
000266 95e1      	NEG  R30
000267 40f0      	SBCI R31,0
000268 9508      	RET
                 
                 __ANEGD1:
000269 95f0      	COM  R31
00026a 9560      	COM  R22
00026b 9570      	COM  R23
00026c 95e1      	NEG  R30
00026d 4fff      	SBCI R31,-1
00026e 4f6f      	SBCI R22,-1
00026f 4f7f      	SBCI R23,-1
000270 9508      	RET
                 
                 __CWD1:
000271 2f6f      	MOV  R22,R31
000272 0f66      	ADD  R22,R22
000273 0b66      	SBC  R22,R22
000274 2f76      	MOV  R23,R22
000275 9508      	RET
                 
                 __DIVW21U:
000276 2400      	CLR  R0
000277 2411      	CLR  R1
000278 e190      	LDI  R25,16
                 __DIVW21U1:
000279 0faa      	LSL  R26
00027a 1fbb      	ROL  R27
00027b 1c00      	ROL  R0
00027c 1c11      	ROL  R1
00027d 1a0e      	SUB  R0,R30
00027e 0a1f      	SBC  R1,R31
00027f f418      	BRCC __DIVW21U2
000280 0e0e      	ADD  R0,R30
000281 1e1f      	ADC  R1,R31
000282 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000283 60a1      	SBR  R26,1
                 __DIVW21U3:
000284 959a      	DEC  R25
000285 f799      	BRNE __DIVW21U1
000286 01fd      	MOVW R30,R26
000287 01d0      	MOVW R26,R0
000288 9508      	RET
                 
                 __DIVW21:
000289 d02e      	RCALL __CHKSIGNW
00028a dfeb      	RCALL __DIVW21U
00028b f40e      	BRTC __DIVW211
00028c dfd8      	RCALL __ANEGW1
                 __DIVW211:
00028d 9508      	RET
                 
                 __DIVD21U:
00028e 933f      	PUSH R19
00028f 934f      	PUSH R20
000290 935f      	PUSH R21
000291 2400      	CLR  R0
000292 2411      	CLR  R1
000293 2744      	CLR  R20
000294 2755      	CLR  R21
000295 e230      	LDI  R19,32
                 __DIVD21U1:
000296 0faa      	LSL  R26
000297 1fbb      	ROL  R27
000298 1f88      	ROL  R24
000299 1f99      	ROL  R25
00029a 1c00      	ROL  R0
00029b 1c11      	ROL  R1
00029c 1f44      	ROL  R20
00029d 1f55      	ROL  R21
00029e 1a0e      	SUB  R0,R30
00029f 0a1f      	SBC  R1,R31
0002a0 0b46      	SBC  R20,R22
0002a1 0b57      	SBC  R21,R23
0002a2 f428      	BRCC __DIVD21U2
0002a3 0e0e      	ADD  R0,R30
0002a4 1e1f      	ADC  R1,R31
0002a5 1f46      	ADC  R20,R22
0002a6 1f57      	ADC  R21,R23
0002a7 c001      	RJMP __DIVD21U3
                 __DIVD21U2:
0002a8 60a1      	SBR  R26,1
                 __DIVD21U3:
0002a9 953a      	DEC  R19
0002aa f759      	BRNE __DIVD21U1
0002ab 01fd      	MOVW R30,R26
0002ac 01bc      	MOVW R22,R24
0002ad 01d0      	MOVW R26,R0
0002ae 01ca      	MOVW R24,R20
0002af 915f      	POP  R21
0002b0 914f      	POP  R20
0002b1 913f      	POP  R19
0002b2 9508      	RET
                 
                 __DIVD21:
0002b3 d012      	RCALL __CHKSIGND
0002b4 dfd9      	RCALL __DIVD21U
0002b5 f40e      	BRTC __DIVD211
0002b6 dfb2      	RCALL __ANEGD1
                 __DIVD211:
0002b7 9508      	RET
                 
                 __CHKSIGNW:
0002b8 94e8      	CLT
0002b9 fff7      	SBRS R31,7
0002ba c002      	RJMP __CHKSW1
0002bb dfa9      	RCALL __ANEGW1
0002bc 9468      	SET
                 __CHKSW1:
0002bd ffb7      	SBRS R27,7
0002be c006      	RJMP __CHKSW2
0002bf 95a0      	COM  R26
0002c0 95b0      	COM  R27
0002c1 9611      	ADIW R26,1
0002c2 f800      	BLD  R0,0
0002c3 9403      	INC  R0
0002c4 fa00      	BST  R0,0
                 __CHKSW2:
0002c5 9508      	RET
                 
                 __CHKSIGND:
0002c6 94e8      	CLT
0002c7 ff77      	SBRS R23,7
0002c8 c002      	RJMP __CHKSD1
0002c9 df9f      	RCALL __ANEGD1
0002ca 9468      	SET
                 __CHKSD1:
0002cb ff97      	SBRS R25,7
0002cc c00b      	RJMP __CHKSD2
0002cd 2400      	CLR  R0
0002ce 95a0      	COM  R26
0002cf 95b0      	COM  R27
0002d0 9580      	COM  R24
0002d1 9590      	COM  R25
0002d2 9611      	ADIW R26,1
0002d3 1d80      	ADC  R24,R0
0002d4 1d90      	ADC  R25,R0
0002d5 f800      	BLD  R0,0
0002d6 9403      	INC  R0
0002d7 fa00      	BST  R0,0
                 __CHKSD2:
0002d8 9508      	RET
                 
                 __SAVELOCR6:
0002d9 935a      	ST   -Y,R21
                 __SAVELOCR5:
0002da 934a      	ST   -Y,R20
                 __SAVELOCR4:
0002db 933a      	ST   -Y,R19
                 __SAVELOCR3:
0002dc 932a      	ST   -Y,R18
                 __SAVELOCR2:
0002dd 931a      	ST   -Y,R17
0002de 930a      	ST   -Y,R16
0002df 9508      	RET
                 
                 __LOADLOCR6:
0002e0 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0002e1 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0002e2 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0002e3 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0002e4 8119      	LDD  R17,Y+1
0002e5 8108      	LD   R16,Y
0002e6 9508      	RET
                 
                 __INITLOCB:
                 __INITLOCW:
0002e7 0fac      	ADD  R26,R28
0002e8 1fbd      	ADC  R27,R29
                 __INITLOC0:
0002e9 9005      	LPM  R0,Z+
0002ea 920d      	ST   X+,R0
0002eb 958a      	DEC  R24
0002ec f7e1      	BRNE __INITLOC0
0002ed 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  25 r1 :   9 r2 :   1 r3 :   0 r4 :   4 r5 :   0 r6 :   3 r7 :   0 
r8 :   4 r9 :   0 r10:   1 r11:   2 r12:   1 r13:   1 r14:   0 r15:   0 
r16:   9 r17:  15 r18:  10 r19:  10 r20:  11 r21:   8 r22:  13 r23:   6 
r24:  29 r25:  12 r26:  95 r27:  39 r28:  12 r29:   2 r30: 149 r31:  30 
x  :   6 y  :  91 z  :  11 
Registers used: 29 out of 35 (82.9%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   9 add   :   6 
adiw  :  11 and   :   0 andi  :   3 asr   :   0 bclr  :   0 bld   :   3 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :  14 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  27 brpl  :   0 brsh  :   0 brtc  :   2 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   2 call  :  20 
cbi   :   4 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  12 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   9 
cp    :   3 cpc   :   0 cpi   :   2 cpse  :   0 dec   :   9 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   7 inc   :   5 jmp   :  27 ld    :  15 ldd   :  47 ldi   :  85 
lds   :   0 lpm   :   8 lsl   :   3 lsr   :   0 mov   :  13 movw  :  18 
mul   :   0 muls  :   0 mulsu :   0 neg   :   3 nop   :   0 or    :   1 
ori   :   1 out   :  51 pop   :   3 push  :   3 rcall :  22 ret   :  20 
reti  :   1 rjmp  :  31 rol   :  11 ror   :   0 sbc   :   6 sbci  :   8 
sbi   :   4 sbic  :   0 sbis  :   2 sbiw  :  28 sbr   :   2 sbrc  :   0 
sbrs  :   4 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   3 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  35 std   :   3 sts   :   2 sub   :   3 subi  :   6 swap  :   1 
tst   :   1 wdr   :   1 
Instructions used: 57 out of 116 (49.1%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0005dc   1350    150   1500   16384   9.2%
[.dseg] 0x000060 0x000174      0     20     20    1024   2.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 10 warnings
