# do {anchor_top_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.anchor_top_tb xil_defaultlib.glbl 
# Start time: 15:53:51 on Dec 21,2018
# Loading xil_defaultlib.anchor_top_tb
# Loading xil_defaultlib.anchor_top
# Loading xil_defaultlib.anchor_clk_gen
# Loading unisims_ver.PLLE2_BASE
# Loading unisims_ver.PLLE2_ADV
# Loading unisims_ver.BUFGCE
# Loading xil_defaultlib.anchor_ext_sync
# Loading sv_std.std
# Loading xpm.xpm_cdc_single
# Loading xil_defaultlib.ad9361_dual
# Loading xil_defaultlib.ad9361_cmos_if
# Loading xil_defaultlib.ad9361_dual_spi
# Loading xil_defaultlib.ad9361_dual_axis
# Loading xil_defaultlib.axis_clk_conv_fifo
# Loading xpm.xpm_fifo_async
# Loading xil_defaultlib.axis_distrib
# Loading xil_defaultlib.axis_fan_in
# Loading xil_defaultlib.oh_to_bin
# Loading xil_defaultlib.tag_data_buff
# Loading xpm.xpm_fifo_sync
# Loading xpm.xpm_fifo_base
# Loading xpm.xpm_fifo_rst
# Loading xpm.xpm_fifo_reg_bit
# Loading xpm.xpm_counter_updn
# Loading xil_defaultlib.glbl
# Loading unisims_ver.IDDR
# Loading xil_defaultlib.ad9361_samp_filt
# Loading xpm.xpm_memory_base
# Loading xil_defaultlib.axis_bit_corr
# Loading xil_defaultlib.counter
# Loading xil_defaultlib.axis_cabs_serial
# Loading xil_defaultlib.math_cabs_32
# Loading xil_defaultlib.math_mult_35
# Loading xil_defaultlib.shift_reg
# Loading unisims_ver.DSP48E1
# Loading xil_defaultlib.math_add_96
# Loading xil_defaultlib.math_log2_64
# Loading xil_defaultlib.math_pow2_12
# Loading xil_defaultlib.axis_peak_detn
# Loading xil_defaultlib.axis_to_mem
# Loading xpm.xpm_memory_sdpram
# Loading xil_defaultlib.filt_boxcar
# Loading xpm.xpm_reg_pipe_bit
# Loading xpm.xpm_cdc_sync_rst
# Loading xpm.xpm_cdc_gray
# Loading xpm.xpm_fifo_reg_vec
# Loading xpm.xpm_memory_dpdistram
# Loading unisims_ver.SRL16E
# Loading unisims_ver.SRLC32E
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: Design size of 12689 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.axis_clk_conv_fifo.axis_sample_fifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.axis_clk_conv_fifo.axis_sample_fifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[7].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[7].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[7].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[7].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[8].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[8].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[8].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[8].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[9].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[9].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[9].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[9].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[10].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[10].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[10].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[10].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[11].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[11].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[11].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[11].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[12].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[12].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[12].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[12].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[13].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[13].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[13].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[13].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[14].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[14].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[14].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[14].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[15].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[15].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[15].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[15].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[16].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[16].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[16].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[16].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[17].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[17].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[17].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[17].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[18].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[18].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[18].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[18].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[19].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[19].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[19].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[19].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[20].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[20].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[20].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[20].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[21].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[21].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[21].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[21].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[22].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[22].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[22].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[22].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[23].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[23].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[23].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[23].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[24].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[24].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[24].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[24].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[25].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[25].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[25].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[25].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[26].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[26].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[26].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[26].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[27].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[27].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[27].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[27].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[28].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[28].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[28].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[28].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[29].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[29].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[29].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[29].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[30].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[30].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[30].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[30].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[31].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[31].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[31].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[31].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[32].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[32].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[32].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[32].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[33].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[33].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[33].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[33].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[34].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[34].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[34].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[34].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[35].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[35].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[35].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[35].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[36].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[36].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[36].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[36].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[37].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[37].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[37].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[37].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[38].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[38].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[38].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[38].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[39].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[39].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[39].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[39].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[40].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[40].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[40].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[40].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[41].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[41].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[41].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[41].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[42].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[42].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[42].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[42].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[43].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[43].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[43].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[43].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[44].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[44].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[44].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[44].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[45].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[45].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[45].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[45].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[46].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[46].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[46].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[46].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[47].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[47].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[47].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[47].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[48].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[48].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[48].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[48].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[49].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[49].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[49].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[49].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[50].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[50].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[50].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[50].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[51].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[51].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[51].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[51].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[52].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[52].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[52].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[52].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[53].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[53].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[53].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[53].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[54].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[54].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[54].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[54].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[55].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[55].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[55].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[55].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[56].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[56].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[56].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[56].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[57].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[57].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[57].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[57].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[58].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[58].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[58].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[58].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[59].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[59].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[59].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[59].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[60].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[60].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[60].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[60].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[61].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[61].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[61].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[61].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[62].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[62].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[62].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[62].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[63].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[63].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[63].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[63].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[64].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[64].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[64].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[64].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[65].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[65].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[65].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[65].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[66].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[66].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[66].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[66].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[67].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[67].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[67].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[67].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[68].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[68].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[68].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[68].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[69].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[69].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[69].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[69].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[70].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[70].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[70].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[70].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[71].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[71].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[71].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[71].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[72].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[72].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[72].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[72].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[73].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[73].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[73].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[73].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[74].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[74].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[74].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[74].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[75].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[75].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[75].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[75].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[76].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[76].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[76].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[76].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[77].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[77].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[77].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[77].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[78].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[78].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[78].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[78].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[79].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[79].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[79].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[79].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[80].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[80].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[80].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[80].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[81].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[81].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[81].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[81].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[82].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[82].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[82].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[82].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[83].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[83].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[83].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[83].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[84].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[84].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[84].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[84].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[85].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[85].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[85].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[85].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[86].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[86].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[86].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[86].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[87].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[87].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[87].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[87].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[88].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[88].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[88].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[88].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[89].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[89].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[89].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[89].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[90].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[90].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[90].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[90].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[91].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[91].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[91].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[91].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[92].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[92].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[92].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[92].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[93].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[93].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[93].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[93].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[94].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[94].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[94].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[94].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[95].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[95].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[95].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[95].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[96].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[96].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[96].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[96].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[97].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[97].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[97].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[97].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[98].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[98].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[98].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[98].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[99].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[99].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[99].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[99].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[100].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[100].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[100].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[100].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[101].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[101].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[101].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[101].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[102].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[102].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[102].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[102].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[103].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[103].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[103].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[103].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[104].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[104].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[104].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[104].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[105].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[105].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[105].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[105].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[106].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[106].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[106].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[106].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[107].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[107].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[107].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[107].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[108].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[108].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[108].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[108].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[109].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[109].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[109].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[109].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[110].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[110].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[110].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[110].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[111].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[111].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[111].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[111].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[112].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[112].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[112].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[112].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[113].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[113].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[113].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[113].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[114].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[114].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[114].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[114].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[115].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[115].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[115].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[115].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[116].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[116].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[116].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[116].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[117].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[117].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[117].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[117].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[118].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[118].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[118].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[118].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[119].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[119].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[119].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[119].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[120].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[120].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[120].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[120].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[121].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[121].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[121].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[121].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[122].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[122].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[122].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[122].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[123].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[123].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[123].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[123].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[124].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[124].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[124].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[124].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[125].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[125].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[125].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[125].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[126].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[126].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[126].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[126].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[127].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[127].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[127].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[127].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[128].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[128].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[128].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[128].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[129].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[129].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[129].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[129].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[130].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[130].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[130].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[130].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[131].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[131].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[131].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[131].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[132].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[132].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[132].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[132].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[133].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[133].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[133].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[133].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[134].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[134].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[134].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[134].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[135].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[135].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[135].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[135].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[136].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[136].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[136].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[136].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[137].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[137].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[137].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[137].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[138].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[138].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[138].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[138].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[139].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[139].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[139].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[139].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[140].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[140].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[140].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[140].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[141].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[141].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[141].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[141].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[142].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[142].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[142].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[142].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[143].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[143].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[143].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[143].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[144].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[144].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[144].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[144].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[145].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[145].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[145].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[145].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[146].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[146].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[146].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[146].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[147].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[147].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[147].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[147].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[148].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[148].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[148].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[148].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[149].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[149].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[149].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[149].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[150].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[150].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[150].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[150].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[151].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[151].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[151].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[151].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[152].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[152].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[152].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[152].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[153].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[153].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[153].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[153].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[154].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[154].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[154].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[154].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[155].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[155].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[155].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[155].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[156].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[156].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[156].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[156].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[157].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[157].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[157].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[157].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[158].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[158].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[158].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[158].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[159].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[159].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[159].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[159].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[160].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[160].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[160].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[160].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[161].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[161].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[161].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[161].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[162].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[162].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[162].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[162].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[163].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[163].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[163].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[163].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[164].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[164].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[164].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[164].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[165].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[165].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[165].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[165].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[166].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[166].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[166].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[166].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[167].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[167].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[167].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[167].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[168].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[168].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[168].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[168].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[169].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[169].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[169].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[169].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[170].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[170].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[170].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[170].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[171].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[171].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[171].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[171].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[172].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[172].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[172].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[172].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[173].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[173].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[173].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[173].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[174].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[174].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[174].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[174].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[175].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[175].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[175].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[175].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[176].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[176].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[176].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[176].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[177].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[177].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[177].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[177].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[178].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[178].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[178].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[178].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[179].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[179].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[179].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[179].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[180].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[180].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[180].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[180].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[181].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[181].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[181].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[181].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[182].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[182].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[182].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[182].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[183].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[183].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[183].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[183].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[184].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[184].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[184].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[184].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[185].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[185].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[185].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[185].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[186].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[186].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[186].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[186].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[187].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[187].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[187].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[187].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[188].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[188].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[188].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[188].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[189].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[189].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[189].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[189].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[190].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[190].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[190].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[190].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[191].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[191].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[191].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[191].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[192].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[192].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[192].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[192].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[193].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[193].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[193].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[193].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[194].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[194].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[194].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[194].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[195].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[195].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[195].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[195].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[196].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[196].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[196].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[196].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[197].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[197].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[197].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[197].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[198].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[198].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[198].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[198].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[199].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[199].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[199].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[199].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[200].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[200].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[200].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[200].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[201].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[201].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[201].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[201].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[202].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[202].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[202].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[202].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[203].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[203].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[203].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[203].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[204].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[204].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[204].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[204].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[205].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[205].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[205].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[205].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[206].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[206].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[206].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[206].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[207].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[207].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[207].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[207].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[208].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[208].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[208].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[208].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[209].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[209].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[209].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[209].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[210].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[210].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[210].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[210].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[211].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[211].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[211].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[211].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[212].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[212].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[212].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[212].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[213].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[213].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[213].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[213].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[214].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[214].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[214].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[214].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[215].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[215].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[215].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[215].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[216].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[216].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[216].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[216].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[217].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[217].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[217].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[217].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[218].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[218].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[218].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[218].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[219].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[219].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[219].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[219].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[220].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[220].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[220].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[220].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[221].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[221].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[221].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[221].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[222].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[222].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[222].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[222].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[223].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[223].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[223].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[223].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[224].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[224].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[224].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[224].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[225].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[225].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[225].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[225].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[226].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[226].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[226].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[226].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[227].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[227].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[227].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[227].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[228].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[228].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[228].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[228].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[229].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[229].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[229].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[229].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[230].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[230].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[230].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[230].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[231].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[231].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[231].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[231].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[232].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[232].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[232].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[232].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[233].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[233].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[233].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[233].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[234].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[234].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[234].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[234].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[235].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[235].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[235].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[235].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[236].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[236].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[236].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[236].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[237].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[237].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[237].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[237].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[238].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[238].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[238].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[238].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[239].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[239].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[239].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[239].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[240].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[240].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[240].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[240].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[241].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[241].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[241].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[241].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[242].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[242].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[242].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[242].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[243].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[243].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[243].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[243].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[244].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[244].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[244].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[244].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[245].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[245].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[245].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[245].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[246].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[246].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[246].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[246].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[247].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[247].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[247].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[247].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[248].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[248].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[248].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[248].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[249].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[249].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[249].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[249].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[250].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[250].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[250].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[250].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[251].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[251].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[251].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[251].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[252].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[252].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[252].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[252].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[253].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[253].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[253].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[253].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[254].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[254].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[254].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[254].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[255].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[255].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[255].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[255].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[256].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[256].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[256].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[256].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[257].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[257].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[257].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[257].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[258].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[258].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[258].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[258].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[259].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[259].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[259].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[259].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[260].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[260].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[260].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[260].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[261].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[261].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[261].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[261].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[262].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[262].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[262].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[262].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[263].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[263].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[263].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[263].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[264].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[264].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[264].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[264].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[265].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[265].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[265].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[265].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[266].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[266].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[266].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[266].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[267].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[267].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[267].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[267].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[268].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[268].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[268].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[268].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[269].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[269].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[269].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[269].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[270].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[270].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[270].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[270].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[271].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[271].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[271].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[271].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[272].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[272].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[272].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[272].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[273].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[273].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[273].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[273].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[274].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[274].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[274].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[274].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[275].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[275].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[275].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[275].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[276].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[276].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[276].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[276].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[277].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[277].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[277].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[277].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[278].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[278].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[278].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[278].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[279].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[279].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[279].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[279].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[280].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[280].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[280].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[280].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[281].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[281].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[281].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[281].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[282].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[282].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[282].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[282].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[283].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[283].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[283].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[283].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[284].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[284].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[284].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[284].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[285].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[285].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[285].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[285].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[286].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[286].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[286].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[286].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[287].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[287].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[287].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[287].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[288].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[288].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[288].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[288].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[289].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[289].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[289].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[289].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[290].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[290].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[290].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[290].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[291].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[291].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[291].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[291].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[292].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[292].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[292].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[292].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[293].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[293].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[293].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[293].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[294].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[294].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[294].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[294].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[295].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[295].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[295].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[295].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[296].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[296].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[296].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[296].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[297].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[297].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[297].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[297].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[298].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[298].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[298].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[298].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[299].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[299].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[299].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[299].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[300].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[300].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[300].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[300].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[301].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[301].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[301].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[301].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[302].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[302].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[302].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[302].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[303].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[303].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[303].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[303].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[304].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[304].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[304].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[304].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[305].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[305].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[305].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[305].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[306].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[306].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[306].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[306].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[307].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[307].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[307].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[307].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[308].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[308].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[308].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[308].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[309].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[309].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[309].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[309].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[310].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[310].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[310].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[310].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[311].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[311].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[311].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[311].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[312].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[312].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[312].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[312].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[313].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[313].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[313].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[313].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[314].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[314].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[314].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[314].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[315].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[315].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[315].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[315].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[316].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[316].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[316].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[316].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[317].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[317].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[317].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[317].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[318].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[318].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[318].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[318].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[319].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[319].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[319].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[319].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[320].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[320].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[320].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[320].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[321].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[321].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[321].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[321].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[322].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[322].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[322].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[322].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[323].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[323].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[323].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[323].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[324].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[324].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[324].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[324].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[325].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[325].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[325].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[325].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[326].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[326].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[326].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[326].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[327].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[327].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[327].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[327].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[328].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[328].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[328].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[328].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[329].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[329].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[329].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[329].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[330].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[330].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[330].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[330].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[331].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[331].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[331].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[331].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[332].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[332].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[332].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[332].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[333].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[333].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[333].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[333].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[334].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[334].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[334].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[334].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[335].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[335].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[335].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[335].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[336].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[336].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[336].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[336].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[337].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[337].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[337].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[337].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[338].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[338].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[338].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[338].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[339].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[339].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[339].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[339].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[340].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[340].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[340].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[340].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[341].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[341].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[341].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[341].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[342].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[342].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[342].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[342].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[343].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[343].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[343].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[343].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[344].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[344].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[344].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[344].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[345].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[345].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[345].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[345].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[346].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[346].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[346].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[346].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[347].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[347].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[347].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[347].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[348].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[348].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[348].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[348].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[349].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[349].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[349].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[349].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[350].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[350].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[350].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[350].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[351].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[351].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[351].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[351].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[352].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[352].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[352].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[352].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[353].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[353].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[353].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[353].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[354].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[354].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[354].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[354].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[355].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[355].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[355].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[355].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[356].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[356].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[356].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[356].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[357].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[357].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[357].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[357].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[358].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[358].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[358].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[358].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[359].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[359].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[359].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[359].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[360].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[360].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[360].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[360].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[361].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[361].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[361].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[361].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[362].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[362].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[362].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[362].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[363].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[363].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[363].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[363].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[364].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[364].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[364].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[364].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[365].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[365].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[365].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[365].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[366].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[366].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[366].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[366].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[367].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[367].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[367].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[367].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[368].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[368].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[368].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[368].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[369].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[369].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[369].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[369].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[370].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[370].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[370].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[370].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[371].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[371].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[371].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[371].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[372].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[372].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[372].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[372].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[373].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[373].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[373].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[373].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[374].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[374].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[374].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[374].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[375].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[375].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[375].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[375].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[376].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[376].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[376].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[376].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[377].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[377].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[377].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[377].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[378].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[378].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[378].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[378].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[379].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[379].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[379].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[379].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[380].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[380].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[380].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[380].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[381].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[381].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[381].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[381].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[382].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[382].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[382].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[382].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[383].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[383].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[383].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[383].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[384].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[384].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[384].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[384].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[385].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[385].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[385].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[385].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[386].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[386].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[386].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[386].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[387].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[387].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[387].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[387].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[388].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[388].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[388].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[388].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[389].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[389].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[389].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[389].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[390].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[390].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[390].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[390].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[391].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[391].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[391].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[391].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[392].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[392].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[392].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[392].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[393].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[393].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[393].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[393].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[394].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[394].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[394].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[394].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[395].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[395].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[395].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[395].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[396].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[396].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[396].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[396].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[397].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[397].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[397].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[397].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[398].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[398].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[398].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[398].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[399].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[399].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[399].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[399].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[400].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[400].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[400].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[400].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[401].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[401].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[401].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[401].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[402].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[402].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[402].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[402].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[403].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[403].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[403].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[403].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[404].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[404].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[404].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[404].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[405].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[405].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[405].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[405].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[406].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[406].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[406].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[406].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[407].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[407].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[407].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[407].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[408].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[408].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[408].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[408].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[409].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[409].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[409].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[409].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[410].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[410].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[410].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[410].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[411].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[411].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[411].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[411].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[412].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[412].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[412].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[412].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[413].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[413].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[413].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[413].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[414].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[414].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[414].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[414].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[415].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[415].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[415].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[415].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[416].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[416].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[416].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[416].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[417].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[417].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[417].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[417].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[418].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[418].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[418].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[418].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[419].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[419].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[419].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[419].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[420].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[420].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[420].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[420].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[421].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[421].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[421].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[421].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[422].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[422].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[422].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[422].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[423].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[423].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[423].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[423].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[424].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[424].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[424].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[424].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[425].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[425].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[425].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[425].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[426].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[426].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[426].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[426].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[427].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[427].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[427].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[427].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[428].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[428].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[428].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[428].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[429].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[429].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[429].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[429].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[430].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[430].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[430].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[430].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[431].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[431].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[431].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[431].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[432].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[432].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[432].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[432].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[433].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[433].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[433].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[433].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[434].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[434].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[434].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[434].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[435].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[435].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[435].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[435].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[436].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[436].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[436].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[436].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[437].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[437].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[437].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[437].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[438].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[438].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[438].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[438].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[439].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[439].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[439].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[439].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[440].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[440].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[440].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[440].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[441].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[441].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[441].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[441].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[442].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[442].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[442].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[442].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[443].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[443].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[443].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[443].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[444].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[444].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[444].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[444].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[445].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[445].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[445].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[445].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[446].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[446].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[446].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[446].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[447].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[447].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[447].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[447].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[448].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[448].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[448].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[448].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[449].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[449].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[449].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[449].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[450].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[450].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[450].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[450].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[451].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[451].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[451].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[451].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[452].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[452].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[452].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[452].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[453].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[453].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[453].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[453].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[454].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[454].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[454].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[454].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[455].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[455].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[455].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[455].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[456].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[456].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[456].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[456].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[457].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[457].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[457].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[457].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[458].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[458].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[458].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[458].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[459].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[459].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[459].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[459].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[460].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[460].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[460].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[460].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[461].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[461].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[461].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[461].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[462].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[462].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[462].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[462].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[463].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[463].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[463].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[463].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[464].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[464].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[464].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[464].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[465].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[465].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[465].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[465].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[466].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[466].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[466].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[466].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[467].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[467].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[467].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[467].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[468].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[468].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[468].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[468].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[469].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[469].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[469].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[469].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[470].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[470].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[470].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[470].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[471].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[471].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[471].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[471].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[472].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[472].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[472].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[472].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[473].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[473].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[473].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[473].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[474].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[474].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[474].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[474].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[475].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[475].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[475].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[475].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[476].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[476].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[476].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[476].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[477].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[477].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[477].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[477].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[478].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[478].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[478].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[478].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[479].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[479].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[479].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[479].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[480].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[480].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[480].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[480].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[481].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[481].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[481].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[481].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[482].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[482].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[482].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[482].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[483].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[483].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[483].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[483].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[484].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[484].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[484].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[484].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[485].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[485].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[485].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[485].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[486].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[486].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[486].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[486].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[487].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[487].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[487].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[487].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[488].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[488].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[488].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[488].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[489].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[489].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[489].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[489].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[490].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[490].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[490].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[490].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[491].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[491].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[491].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[491].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[492].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[492].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[492].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[492].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[493].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[493].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[493].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[493].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[494].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[494].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[494].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[494].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[495].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[495].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[495].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[495].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[496].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[496].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[496].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[496].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[497].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[497].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[497].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[497].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[498].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[498].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[498].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[498].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[499].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[499].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[499].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[499].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[500].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[500].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[500].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[500].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[501].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[501].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[501].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[501].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[502].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[502].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[502].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[502].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[503].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[503].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[503].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[503].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[504].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[504].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[504].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[504].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[505].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[505].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[505].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[505].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[506].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[506].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[506].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[506].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[507].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[507].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[507].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[507].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[508].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[508].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[508].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[508].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[509].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[509].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[509].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[509].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[510].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[510].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[510].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[510].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.tag_data_buff.xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.tag_data_buff.xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
add wave -position end  sim:/anchor_top_tb/anchor_top/genblk1[0]/axis_bit_corr/adder_out
add wave -position end  sim:/anchor_top_tb/anchor_top/genblk1[0]/axis_cabs_serial/m_axis_tdata_unpack
add wave -position end  sim:/anchor_top_tb/anchor_top/genblk1[0]/axis_cabs_serial/m_axis_tdata_unpack_abs
add wave -position end  sim:/anchor_top_tb/anchor_top/genblk1[0]/axis_peak_detn/m_axis_tdata_unpack
restart
run
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.axis_clk_conv_fifo.axis_sample_fifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.axis_clk_conv_fifo.axis_sample_fifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[1].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[2].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[3].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[4].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[5].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[6].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[7].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[7].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[7].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[7].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[8].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[8].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[8].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[8].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[9].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[9].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[9].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[9].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[10].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[10].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[10].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[10].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[11].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[11].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[11].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[11].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[12].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[12].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[12].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[12].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[13].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[13].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[13].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[13].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[14].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[14].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[14].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[14].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[15].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[15].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[15].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[15].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[16].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[16].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[16].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[16].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[17].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[17].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[17].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[17].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[18].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[18].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[18].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[18].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[19].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[19].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[19].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[19].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[20].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[20].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[20].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[20].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[21].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[21].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[21].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[21].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[22].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[22].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[22].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[22].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[23].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[23].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[23].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[23].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[24].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[24].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[24].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[24].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[25].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[25].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[25].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[25].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[26].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[26].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[26].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[26].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[27].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[27].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[27].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[27].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[28].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[28].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[28].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[28].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[29].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[29].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[29].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[29].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[30].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[30].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[30].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[30].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[31].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[31].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[31].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[31].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[32].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[32].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[32].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[32].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[33].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[33].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[33].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[33].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[34].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[34].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[34].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[34].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[35].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[35].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[35].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[35].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[36].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[36].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[36].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[36].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[37].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[37].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[37].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[37].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[38].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[38].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[38].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[38].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[39].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[39].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[39].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[39].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[40].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[40].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[40].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[40].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[41].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[41].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[41].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[41].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[42].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[42].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[42].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[42].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[43].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[43].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[43].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[43].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[44].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[44].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[44].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[44].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[45].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[45].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[45].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[45].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[46].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[46].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[46].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[46].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[47].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[47].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[47].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[47].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[48].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[48].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[48].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[48].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[49].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[49].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[49].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[49].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[50].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[50].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[50].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[50].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[51].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[51].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[51].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[51].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[52].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[52].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[52].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[52].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[53].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[53].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[53].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[53].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[54].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[54].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[54].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[54].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[55].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[55].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[55].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[55].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[56].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[56].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[56].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[56].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[57].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[57].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[57].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[57].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[58].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[58].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[58].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[58].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[59].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[59].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[59].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[59].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[60].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[60].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[60].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[60].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[61].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[61].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[61].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[61].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[62].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[62].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[62].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[62].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[63].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[63].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[63].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[63].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[64].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[64].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[64].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[64].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[65].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[65].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[65].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[65].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[66].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[66].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[66].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[66].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[67].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[67].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[67].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[67].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[68].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[68].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[68].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[68].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[69].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[69].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[69].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[69].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[70].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[70].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[70].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[70].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[71].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[71].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[71].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[71].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[72].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[72].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[72].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[72].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[73].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[73].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[73].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[73].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[74].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[74].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[74].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[74].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[75].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[75].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[75].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[75].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[76].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[76].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[76].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[76].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[77].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[77].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[77].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[77].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[78].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[78].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[78].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[78].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[79].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[79].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[79].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[79].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[80].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[80].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[80].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[80].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[81].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[81].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[81].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[81].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[82].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[82].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[82].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[82].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[83].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[83].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[83].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[83].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[84].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[84].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[84].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[84].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[85].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[85].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[85].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[85].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[86].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[86].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[86].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[86].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[87].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[87].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[87].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[87].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[88].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[88].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[88].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[88].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[89].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[89].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[89].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[89].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[90].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[90].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[90].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[90].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[91].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[91].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[91].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[91].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[92].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[92].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[92].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[92].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[93].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[93].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[93].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[93].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[94].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[94].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[94].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[94].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[95].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[95].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[95].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[95].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[96].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[96].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[96].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[96].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[97].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[97].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[97].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[97].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[98].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[98].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[98].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[98].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[99].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[99].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[99].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[99].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[100].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[100].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[100].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[100].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[101].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[101].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[101].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[101].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[102].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[102].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[102].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[102].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[103].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[103].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[103].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[103].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[104].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[104].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[104].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[104].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[105].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[105].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[105].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[105].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[106].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[106].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[106].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[106].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[107].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[107].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[107].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[107].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[108].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[108].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[108].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[108].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[109].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[109].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[109].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[109].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[110].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[110].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[110].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[110].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[111].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[111].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[111].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[111].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[112].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[112].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[112].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[112].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[113].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[113].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[113].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[113].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[114].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[114].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[114].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[114].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[115].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[115].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[115].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[115].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[116].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[116].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[116].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[116].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[117].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[117].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[117].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[117].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[118].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[118].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[118].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[118].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[119].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[119].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[119].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[119].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[120].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[120].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[120].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[120].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[121].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[121].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[121].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[121].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[122].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[122].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[122].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[122].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[123].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[123].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[123].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[123].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[124].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[124].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[124].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[124].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[125].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[125].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[125].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[125].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[126].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[126].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[126].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[126].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[127].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[127].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[127].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[127].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[128].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[128].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[128].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[128].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[129].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[129].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[129].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[129].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[130].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[130].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[130].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[130].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[131].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[131].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[131].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[131].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[132].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[132].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[132].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[132].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[133].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[133].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[133].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[133].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[134].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[134].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[134].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[134].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[135].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[135].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[135].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[135].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[136].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[136].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[136].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[136].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[137].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[137].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[137].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[137].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[138].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[138].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[138].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[138].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[139].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[139].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[139].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[139].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[140].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[140].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[140].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[140].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[141].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[141].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[141].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[141].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[142].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[142].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[142].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[142].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[143].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[143].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[143].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[143].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[144].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[144].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[144].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[144].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[145].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[145].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[145].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[145].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[146].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[146].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[146].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[146].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[147].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[147].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[147].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[147].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[148].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[148].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[148].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[148].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[149].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[149].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[149].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[149].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[150].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[150].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[150].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[150].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[151].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[151].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[151].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[151].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[152].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[152].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[152].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[152].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[153].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[153].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[153].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[153].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[154].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[154].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[154].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[154].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[155].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[155].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[155].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[155].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[156].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[156].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[156].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[156].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[157].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[157].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[157].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[157].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[158].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[158].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[158].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[158].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[159].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[159].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[159].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[159].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[160].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[160].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[160].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[160].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[161].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[161].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[161].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[161].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[162].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[162].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[162].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[162].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[163].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[163].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[163].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[163].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[164].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[164].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[164].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[164].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[165].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[165].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[165].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[165].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[166].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[166].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[166].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[166].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[167].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[167].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[167].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[167].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[168].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[168].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[168].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[168].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[169].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[169].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[169].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[169].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[170].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[170].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[170].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[170].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[171].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[171].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[171].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[171].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[172].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[172].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[172].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[172].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[173].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[173].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[173].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[173].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[174].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[174].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[174].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[174].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[175].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[175].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[175].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[175].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[176].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[176].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[176].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[176].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[177].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[177].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[177].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[177].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[178].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[178].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[178].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[178].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[179].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[179].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[179].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[179].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[180].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[180].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[180].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[180].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[181].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[181].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[181].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[181].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[182].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[182].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[182].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[182].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[183].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[183].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[183].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[183].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[184].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[184].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[184].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[184].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[185].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[185].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[185].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[185].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[186].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[186].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[186].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[186].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[187].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[187].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[187].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[187].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[188].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[188].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[188].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[188].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[189].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[189].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[189].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[189].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[190].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[190].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[190].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[190].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[191].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[191].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[191].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[191].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[192].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[192].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[192].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[192].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[193].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[193].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[193].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[193].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[194].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[194].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[194].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[194].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[195].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[195].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[195].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[195].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[196].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[196].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[196].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[196].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[197].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[197].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[197].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[197].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[198].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[198].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[198].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[198].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[199].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[199].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[199].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[199].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[200].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[200].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[200].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[200].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[201].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[201].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[201].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[201].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[202].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[202].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[202].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[202].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[203].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[203].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[203].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[203].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[204].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[204].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[204].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[204].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[205].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[205].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[205].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[205].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[206].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[206].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[206].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[206].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[207].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[207].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[207].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[207].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[208].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[208].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[208].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[208].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[209].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[209].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[209].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[209].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[210].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[210].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[210].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[210].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[211].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[211].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[211].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[211].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[212].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[212].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[212].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[212].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[213].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[213].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[213].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[213].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[214].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[214].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[214].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[214].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[215].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[215].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[215].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[215].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[216].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[216].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[216].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[216].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[217].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[217].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[217].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[217].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[218].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[218].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[218].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[218].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[219].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[219].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[219].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[219].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[220].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[220].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[220].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[220].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[221].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[221].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[221].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[221].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[222].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[222].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[222].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[222].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[223].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[223].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[223].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[223].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[224].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[224].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[224].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[224].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[225].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[225].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[225].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[225].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[226].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[226].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[226].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[226].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[227].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[227].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[227].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[227].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[228].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[228].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[228].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[228].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[229].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[229].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[229].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[229].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[230].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[230].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[230].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[230].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[231].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[231].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[231].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[231].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[232].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[232].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[232].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[232].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[233].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[233].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[233].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[233].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[234].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[234].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[234].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[234].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[235].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[235].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[235].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[235].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[236].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[236].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[236].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[236].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[237].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[237].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[237].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[237].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[238].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[238].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[238].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[238].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[239].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[239].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[239].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[239].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[240].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[240].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[240].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[240].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[241].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[241].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[241].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[241].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[242].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[242].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[242].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[242].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[243].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[243].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[243].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[243].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[244].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[244].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[244].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[244].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[245].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[245].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[245].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[245].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[246].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[246].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[246].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[246].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[247].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[247].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[247].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[247].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[248].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[248].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[248].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[248].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[249].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[249].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[249].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[249].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[250].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[250].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[250].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[250].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[251].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[251].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[251].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[251].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[252].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[252].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[252].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[252].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[253].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[253].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[253].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[253].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[254].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[254].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[254].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[254].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[255].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[255].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[255].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[255].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[256].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[256].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[256].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[256].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[257].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[257].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[257].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[257].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[258].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[258].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[258].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[258].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[259].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[259].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[259].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[259].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[260].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[260].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[260].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[260].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[261].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[261].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[261].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[261].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[262].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[262].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[262].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[262].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[263].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[263].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[263].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[263].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[264].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[264].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[264].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[264].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[265].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[265].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[265].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[265].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[266].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[266].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[266].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[266].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[267].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[267].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[267].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[267].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[268].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[268].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[268].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[268].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[269].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[269].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[269].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[269].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[270].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[270].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[270].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[270].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[271].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[271].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[271].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[271].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[272].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[272].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[272].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[272].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[273].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[273].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[273].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[273].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[274].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[274].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[274].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[274].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[275].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[275].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[275].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[275].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[276].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[276].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[276].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[276].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[277].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[277].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[277].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[277].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[278].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[278].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[278].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[278].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[279].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[279].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[279].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[279].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[280].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[280].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[280].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[280].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[281].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[281].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[281].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[281].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[282].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[282].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[282].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[282].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[283].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[283].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[283].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[283].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[284].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[284].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[284].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[284].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[285].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[285].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[285].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[285].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[286].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[286].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[286].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[286].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[287].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[287].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[287].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[287].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[288].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[288].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[288].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[288].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[289].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[289].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[289].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[289].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[290].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[290].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[290].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[290].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[291].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[291].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[291].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[291].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[292].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[292].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[292].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[292].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[293].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[293].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[293].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[293].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[294].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[294].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[294].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[294].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[295].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[295].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[295].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[295].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[296].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[296].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[296].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[296].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[297].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[297].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[297].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[297].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[298].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[298].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[298].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[298].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[299].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[299].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[299].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[299].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[300].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[300].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[300].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[300].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[301].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[301].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[301].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[301].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[302].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[302].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[302].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[302].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[303].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[303].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[303].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[303].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[304].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[304].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[304].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[304].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[305].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[305].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[305].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[305].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[306].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[306].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[306].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[306].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[307].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[307].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[307].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[307].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[308].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[308].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[308].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[308].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[309].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[309].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[309].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[309].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[310].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[310].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[310].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[310].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[311].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[311].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[311].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[311].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[312].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[312].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[312].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[312].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[313].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[313].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[313].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[313].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[314].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[314].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[314].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[314].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[315].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[315].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[315].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[315].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[316].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[316].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[316].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[316].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[317].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[317].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[317].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[317].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[318].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[318].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[318].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[318].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[319].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[319].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[319].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[319].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[320].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[320].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[320].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[320].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[321].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[321].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[321].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[321].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[322].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[322].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[322].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[322].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[323].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[323].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[323].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[323].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[324].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[324].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[324].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[324].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[325].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[325].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[325].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[325].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[326].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[326].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[326].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[326].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[327].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[327].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[327].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[327].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[328].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[328].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[328].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[328].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[329].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[329].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[329].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[329].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[330].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[330].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[330].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[330].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[331].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[331].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[331].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[331].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[332].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[332].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[332].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[332].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[333].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[333].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[333].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[333].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[334].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[334].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[334].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[334].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[335].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[335].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[335].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[335].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[336].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[336].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[336].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[336].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[337].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[337].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[337].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[337].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[338].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[338].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[338].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[338].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[339].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[339].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[339].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[339].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[340].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[340].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[340].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[340].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[341].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[341].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[341].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[341].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[342].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[342].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[342].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[342].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[343].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[343].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[343].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[343].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[344].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[344].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[344].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[344].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[345].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[345].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[345].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[345].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[346].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[346].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[346].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[346].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[347].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[347].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[347].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[347].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[348].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[348].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[348].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[348].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[349].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[349].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[349].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[349].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[350].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[350].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[350].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[350].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[351].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[351].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[351].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[351].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[352].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[352].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[352].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[352].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[353].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[353].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[353].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[353].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[354].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[354].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[354].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[354].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[355].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[355].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[355].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[355].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[356].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[356].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[356].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[356].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[357].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[357].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[357].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[357].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[358].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[358].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[358].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[358].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[359].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[359].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[359].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[359].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[360].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[360].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[360].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[360].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[361].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[361].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[361].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[361].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[362].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[362].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[362].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[362].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[363].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[363].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[363].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[363].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[364].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[364].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[364].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[364].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[365].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[365].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[365].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[365].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[366].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[366].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[366].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[366].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[367].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[367].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[367].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[367].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[368].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[368].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[368].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[368].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[369].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[369].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[369].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[369].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[370].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[370].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[370].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[370].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[371].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[371].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[371].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[371].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[372].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[372].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[372].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[372].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[373].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[373].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[373].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[373].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[374].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[374].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[374].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[374].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[375].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[375].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[375].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[375].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[376].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[376].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[376].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[376].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[377].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[377].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[377].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[377].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[378].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[378].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[378].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[378].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[379].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[379].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[379].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[379].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[380].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[380].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[380].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[380].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[381].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[381].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[381].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[381].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[382].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[382].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[382].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[382].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[383].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[383].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[383].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[383].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[384].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[384].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[384].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[384].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[385].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[385].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[385].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[385].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[386].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[386].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[386].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[386].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[387].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[387].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[387].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[387].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[388].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[388].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[388].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[388].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[389].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[389].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[389].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[389].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[390].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[390].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[390].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[390].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[391].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[391].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[391].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[391].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[392].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[392].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[392].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[392].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[393].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[393].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[393].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[393].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[394].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[394].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[394].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[394].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[395].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[395].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[395].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[395].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[396].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[396].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[396].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[396].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[397].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[397].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[397].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[397].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[398].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[398].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[398].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[398].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[399].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[399].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[399].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[399].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[400].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[400].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[400].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[400].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[401].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[401].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[401].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[401].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[402].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[402].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[402].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[402].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[403].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[403].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[403].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[403].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[404].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[404].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[404].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[404].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[405].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[405].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[405].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[405].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[406].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[406].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[406].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[406].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[407].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[407].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[407].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[407].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[408].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[408].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[408].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[408].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[409].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[409].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[409].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[409].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[410].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[410].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[410].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[410].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[411].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[411].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[411].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[411].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[412].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[412].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[412].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[412].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[413].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[413].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[413].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[413].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[414].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[414].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[414].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[414].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[415].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[415].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[415].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[415].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[416].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[416].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[416].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[416].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[417].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[417].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[417].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[417].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[418].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[418].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[418].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[418].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[419].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[419].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[419].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[419].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[420].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[420].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[420].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[420].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[421].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[421].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[421].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[421].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[422].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[422].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[422].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[422].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[423].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[423].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[423].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[423].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[424].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[424].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[424].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[424].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[425].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[425].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[425].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[425].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[426].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[426].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[426].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[426].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[427].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[427].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[427].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[427].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[428].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[428].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[428].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[428].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[429].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[429].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[429].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[429].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[430].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[430].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[430].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[430].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[431].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[431].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[431].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[431].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[432].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[432].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[432].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[432].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[433].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[433].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[433].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[433].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[434].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[434].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[434].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[434].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[435].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[435].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[435].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[435].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[436].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[436].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[436].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[436].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[437].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[437].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[437].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[437].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[438].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[438].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[438].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[438].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[439].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[439].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[439].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[439].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[440].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[440].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[440].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[440].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[441].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[441].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[441].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[441].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[442].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[442].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[442].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[442].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[443].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[443].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[443].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[443].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[444].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[444].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[444].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[444].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[445].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[445].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[445].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[445].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[446].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[446].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[446].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[446].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[447].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[447].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[447].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[447].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[448].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[448].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[448].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[448].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[449].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[449].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[449].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[449].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[450].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[450].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[450].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[450].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[451].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[451].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[451].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[451].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[452].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[452].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[452].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[452].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[453].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[453].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[453].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[453].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[454].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[454].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[454].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[454].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[455].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[455].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[455].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[455].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[456].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[456].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[456].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[456].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[457].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[457].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[457].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[457].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[458].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[458].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[458].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[458].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[459].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[459].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[459].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[459].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[460].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[460].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[460].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[460].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[461].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[461].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[461].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[461].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[462].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[462].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[462].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[462].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[463].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[463].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[463].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[463].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[464].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[464].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[464].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[464].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[465].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[465].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[465].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[465].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[466].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[466].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[466].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[466].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[467].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[467].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[467].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[467].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[468].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[468].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[468].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[468].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[469].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[469].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[469].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[469].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[470].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[470].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[470].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[470].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[471].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[471].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[471].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[471].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[472].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[472].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[472].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[472].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[473].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[473].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[473].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[473].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[474].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[474].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[474].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[474].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[475].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[475].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[475].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[475].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[476].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[476].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[476].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[476].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[477].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[477].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[477].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[477].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[478].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[478].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[478].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[478].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[479].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[479].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[479].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[479].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[480].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[480].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[480].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[480].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[481].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[481].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[481].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[481].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[482].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[482].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[482].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[482].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[483].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[483].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[483].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[483].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[484].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[484].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[484].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[484].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[485].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[485].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[485].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[485].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[486].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[486].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[486].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[486].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[487].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[487].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[487].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[487].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[488].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[488].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[488].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[488].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[489].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[489].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[489].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[489].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[490].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[490].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[490].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[490].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[491].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[491].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[491].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[491].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[492].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[492].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[492].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[492].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[493].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[493].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[493].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[493].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[494].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[494].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[494].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[494].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[495].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[495].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[495].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[495].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[496].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[496].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[496].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[496].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[497].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[497].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[497].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[497].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[498].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[498].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[498].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[498].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[499].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[499].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[499].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[499].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[500].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[500].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[500].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[500].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[501].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[501].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[501].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[501].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[502].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[502].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[502].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[502].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[503].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[503].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[503].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[503].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[504].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[504].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[504].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[504].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[505].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[505].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[505].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[505].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[506].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[506].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[506].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[506].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[507].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[507].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[507].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[507].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[508].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[508].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[508].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[508].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[509].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[509].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[509].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[509].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[510].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc 48
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[510].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[510].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_bit_corr.genblk3[510].xpm_memory_dpdistram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.genblk1[0].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.genblk1[0].axis_peak_detn.axis_to_mem.xpm_memory_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
# ** Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. anchor_top_tb.anchor_top.tag_data_buff.xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
#    Time: 1 ps  Scope: anchor_top_tb.anchor_top.tag_data_buff.xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 458
run
# End time: 16:21:00 on Dec 21,2018, Elapsed time: 0:27:09
# Errors: 0, Warnings: 510
