#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020d58f2a620 .scope module, "testbed" "testbed" 2 59;
 .timescale -9 -12;
P_0000020d58f2a7b0 .param/l "DATA_W" 0 2 64, +C4<000000000000000000000000000010000>;
P_0000020d58f2a7e8 .param/l "FRAC_W" 0 2 62, +C4<00000000000000000000000000001010>;
P_0000020d58f2a820 .param/l "INST_W" 0 2 63, +C4<00000000000000000000000000000100>;
P_0000020d58f2a858 .param/l "INT_W" 0 2 61, +C4<00000000000000000000000000000110>;
v0000020d591a9600_0 .var/i "correct", 31 0;
v0000020d591a96a0_0 .var/i "error", 31 0;
v0000020d591a9740_0 .var/i "i", 31 0;
v0000020d591a97e0_0 .var "i_clk", 0 0;
v0000020d591a9880_0 .var/s "i_data_a", 15 0;
v0000020d591a9920_0 .var/s "i_data_b", 15 0;
v0000020d591a99c0_0 .var "i_inst", 3 0;
v0000020d59221a80_0 .var "i_rst_n", 0 0;
v0000020d592211c0 .array "inst_idata", 39 0, 35 0;
v0000020d59221260 .array "inst_odata", 39 0, 16 0;
v0000020d59221120_0 .var/i "j", 31 0;
o0000020d591ce0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020d592218a0_0 .net "o_busy", 0 0, o0000020d591ce0c8;  0 drivers
o0000020d591ce0f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000020d59221300_0 .net/s "o_data", 15 0, o0000020d591ce0f8;  0 drivers
o0000020d591ce128 .functor BUFZ 1, C4<z>; HiZ drive
v0000020d59221bc0_0 .net "o_valid", 0 0, o0000020d591ce128;  0 drivers
v0000020d59221b20_0 .var/i "over", 31 0;
v0000020d592213a0_0 .var/s "test_inA", 15 0;
v0000020d59220fe0_0 .var/s "test_inB", 15 0;
v0000020d59220cc0_0 .var "test_inst", 3 0;
v0000020d59220f40_0 .var/s "test_outD", 15 0;
E_0000020d591a6cc0 .event anyedge, v0000020d59221b20_0;
E_0000020d591a6dc0 .event negedge, v0000020d591cdf30_0;
S_0000020d59182a50 .scope task, "reset" "reset" 2 198, 2 198 0, S_0000020d58f2a620;
 .timescale -9 -12;
TD_testbed.reset ;
    %delay 2500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d59221a80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d59221a80_0, 0, 1;
    %end;
S_0000020d59182be0 .scope module, "u_alu" "alu" 2 99, 3 1 0, S_0000020d58f2a620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 16 "i_data_a";
    .port_info 3 /INPUT 16 "i_data_b";
    .port_info 4 /INPUT 4 "i_inst";
    .port_info 5 /OUTPUT 1 "o_valid";
    .port_info 6 /OUTPUT 1 "o_busy";
    .port_info 7 /OUTPUT 16 "o_data";
P_0000020d58f2aef0 .param/l "DATA_W" 0 3 5, +C4<000000000000000000000000000010000>;
P_0000020d58f2af28 .param/l "FRAC_W" 0 3 3, +C4<00000000000000000000000000001010>;
P_0000020d58f2af60 .param/l "INST_W" 0 3 4, +C4<00000000000000000000000000000100>;
P_0000020d58f2af98 .param/l "INT_W" 0 3 2, +C4<00000000000000000000000000000110>;
v0000020d591cdf30_0 .net "i_clk", 0 0, v0000020d591a97e0_0;  1 drivers
v0000020d59183180_0 .net/s "i_data_a", 15 0, v0000020d591a9880_0;  1 drivers
v0000020d591b6c30_0 .net/s "i_data_b", 15 0, v0000020d591a9920_0;  1 drivers
v0000020d59182d70_0 .net "i_inst", 3 0, v0000020d591a99c0_0;  1 drivers
v0000020d59182e10_0 .net "i_rst_n", 0 0, v0000020d59221a80_0;  1 drivers
v0000020d591a9420_0 .net "o_busy", 0 0, o0000020d591ce0c8;  alias, 0 drivers
v0000020d591a94c0_0 .net "o_data", 15 0, o0000020d591ce0f8;  alias, 0 drivers
v0000020d591a9560_0 .net "o_valid", 0 0, o0000020d591ce128;  alias, 0 drivers
    .scope S_0000020d58f2a620;
T_1 ;
    %vpi_call 2 94 "$readmemb", "../00_TESTBED/pattern/INST0_I.dat", v0000020d592211c0 {0 0 0};
    %vpi_call 2 95 "$readmemb", "../00_TESTBED/pattern/INST0_O.dat", v0000020d59221260 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000020d58f2a620;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d591a97e0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000020d58f2a620;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000020d591a97e0_0;
    %inv;
    %store/vec4 v0000020d591a97e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020d58f2a620;
T_4 ;
    %vpi_call 2 114 "$fsdbDumpfile", "alu.fsdb" {0 0 0};
    %vpi_call 2 115 "$fsdbDumpvars", 32'sb00000000000000000000000000000000, S_0000020d58f2a620, "+mda" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000020d58f2a620;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d591a9740_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d59221a80_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020d591a9880_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020d591a9920_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020d591a99c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d59221120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d591a96a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d591a9600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d59221b20_0, 0, 32;
    %fork TD_testbed.reset, S_0000020d59182a50;
    %join;
T_5.0 ;
    %load/vec4 v0000020d591a9740_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000020d592218a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %wait E_0000020d591a6dc0;
    %ix/getv/s 4, v0000020d591a9740_0;
    %load/vec4a v0000020d592211c0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020d591a9920_0, 0, 16;
    %ix/getv/s 4, v0000020d591a9740_0;
    %load/vec4a v0000020d592211c0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0000020d591a9880_0, 0, 16;
    %ix/getv/s 4, v0000020d591a9740_0;
    %load/vec4a v0000020d592211c0, 4;
    %parti/s 4, 32, 7;
    %store/vec4 v0000020d591a99c0_0, 0, 4;
    %load/vec4 v0000020d591a9740_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d591a9740_0, 0, 32;
T_5.2 ;
    %wait E_0000020d591a6dc0;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020d58f2a620;
T_6 ;
    %wait E_0000020d591a6dc0;
    %load/vec4 v0000020d59221bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %ix/getv/s 4, v0000020d59221120_0;
    %load/vec4a v0000020d592211c0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020d59220fe0_0, 0, 16;
    %ix/getv/s 4, v0000020d59221120_0;
    %load/vec4a v0000020d592211c0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0000020d592213a0_0, 0, 16;
    %ix/getv/s 4, v0000020d59221120_0;
    %load/vec4a v0000020d592211c0, 4;
    %parti/s 4, 32, 7;
    %store/vec4 v0000020d59220cc0_0, 0, 4;
    %ix/getv/s 4, v0000020d59221120_0;
    %load/vec4a v0000020d59221260, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0000020d59220f40_0, 0, 16;
    %load/vec4 v0000020d59220f40_0;
    %load/vec4 v0000020d59221300_0;
    %cmp/ne;
    %jmp/0xz  T_6.2, 6;
    %vpi_call 2 160 "$display", "Test[%d]: Error! Inst=%b, A=%b, B=%b, Golden=%b, Yours=%b", v0000020d59221120_0, v0000020d59220cc0_0, v0000020d592213a0_0, v0000020d59220fe0_0, v0000020d59220f40_0, v0000020d59221300_0 {0 0 0};
    %load/vec4 v0000020d591a96a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d591a96a0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000020d59220f40_0;
    %load/vec4 v0000020d59221300_0;
    %cmp/e;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0000020d591a9600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d591a9600_0, 0, 32;
T_6.4 ;
T_6.3 ;
    %load/vec4 v0000020d59221120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d59221120_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000020d59221120_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz  T_6.6, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d59221b20_0, 0, 32;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020d59221b20_0, 0, 32;
T_6.7 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020d58f2a620;
T_7 ;
T_7.0 ;
    %load/vec4 v0000020d59221b20_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_0000020d591a6cc0;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000020d591a96a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000020d591a9600_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call 2 178 "$display", "----------------------------------------------" {0 0 0};
    %vpi_call 2 179 "$display", "-                 ALL PASS!                  -" {0 0 0};
    %vpi_call 2 180 "$display", "----------------------------------------------" {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 2 182 "$display", "----------------------------------------------" {0 0 0};
    %vpi_call 2 183 "$display", "  Wrong! Total error: %d                      ", v0000020d591a96a0_0 {0 0 0};
    %vpi_call 2 184 "$display", "----------------------------------------------" {0 0 0};
T_7.3 ;
    %delay 20000, 0;
    %vpi_call 2 187 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000020d58f2a620;
T_8 ;
    %delay 1000000000, 0;
    %vpi_call 2 192 "$display", "----------------------------------------------" {0 0 0};
    %vpi_call 2 193 "$display", "Latency of your design is over 100000 cycles!!" {0 0 0};
    %vpi_call 2 194 "$display", "----------------------------------------------" {0 0 0};
    %vpi_call 2 195 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "./../01_RTL/alu.v";
