/*
 * Copyright (C) 2014-2015 Sanitas EG
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Device Configuration Data (DCD)
 *
 */

//=============================================================================			
// Mx6D DDR3
//=============================================================================			
			
//=============================================================================			
// IOMUX			
//=============================================================================			
//DDR IO TYPE:			
DATA 4,	0x020e0798, 0x000C0000	// IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE 
DATA 4,	0x020e0758, 0x00000000	// IOMUXC_SW_PAD_CTL_GRP_DDRPKE 
			
//CLOCK:			
DATA 4,	0x020e0588, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0
DATA 4,	0x020e0594, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1
			
//ADDRESS:			
DATA 4,	0x020e056c, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
DATA 4,	0x020e0578, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
DATA 4,	0x020e074c, 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_ADDDS 
			
//Control:			
DATA 4,	0x020e057c, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET

DATA 4,	0x020e058c, 0x00000000	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS
DATA 4,	0x020e059c, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
DATA 4,	0x020e05a0, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
DATA 4,	0x020e078c, 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_CTLDS 
			
//Data Strobes:			
DATA 4,	0x020e0750, 0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL 

DATA 4,	0x020e05a8, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 
DATA 4,	0x020e05b0, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 
DATA 4,	0x020e0524, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2 
DATA 4,	0x020e051c, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3 
DATA 4,	0x020e0518, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4 
DATA 4,	0x020e050c, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5 
DATA 4,	0x020e05b8, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6 
DATA 4,	0x020e05c0, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7 
			
//Data:			
DATA 4,	0x020e0774, 0x00020000	// IOMUXC_SW_PAD_CTL_GRP_DDRMODE

DATA 4,	0x020e0784, 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B0DS 
DATA 4,	0x020e0788, 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B1DS 
DATA 4,	0x020e0794, 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B2DS 
DATA 4,	0x020e079c, 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B3DS 
DATA 4,	0x020e07a0, 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B4DS 
DATA 4,	0x020e07a4, 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B5DS 
DATA 4,	0x020e07a8, 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B6DS 
DATA 4,	0x020e0748, 0x00000030	// IOMUXC_SW_PAD_CTL_GRP_B7DS 
			
DATA 4,	0x020e05ac, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
DATA 4,	0x020e05b4, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
DATA 4,	0x020e0528, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
DATA 4,	0x020e0520, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
DATA 4,	0x020e0514, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
DATA 4,	0x020e0510, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
DATA 4,	0x020e05bc, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
DATA 4,	0x020e05c4, 0x00000030	// IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7
		
//=============================================================================			
// DDR Controller Registers			
//=============================================================================			
// Manufacturer:	Micron		
// Device Part Number:	MT41K128M16JT-187E		
// Clock Freq.: 	528MHz		
// Density per CS in Gb: 	8		
// Chip Selects used:	1		
// Number of Banks:	8		
// Row address:    	14		
// Column address: 	10		
// Data bus width	64		
//=============================================================================			
//DATA 4,	0x021b001c, 0x00008000	MMDC0_MDSCR, set the Configuration request bit during MMDC set up // Commented in SabreSD
			
//=============================================================================			
// Calibration setup.			
//=============================================================================			
DATA 4,	0x021b0800, 0xA1390003	// DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
			
// For target board, may need to run write leveling calibration to fine tune these settings.			
DATA 4,	0x021b080c, 0x00000000	
DATA 4,	0x021b0810, 0x00000000	
DATA 4,	0x021b480c, 0x00000000	
DATA 4,	0x021b4810, 0x00000000	
			
////Read DQS Gating calibration			
DATA 4,	0x021b083c, 0x034C035C	// MPDGCTRL0 PHY0
DATA 4,	0x021b0840, 0x03480348	// MPDGCTRL1 PHY0
DATA 4,	0x021b483c, 0x0344034C	// MPDGCTRL0 PHY1
DATA 4,	0x021b4840, 0x03500324	// MPDGCTRL1 PHY1
			
//Read calibration			
DATA 4,	0x021b0848, 0x4038343A	// MPRDDLCTL PHY0
DATA 4,	0x021b4848, 0x342A2E40	// MPRDDLCTL PHY1
			
//Write calibration                     			
DATA 4,	0x021b0850, 0x3836423E	// MPWRDLCTL PHY0
DATA 4,	0x021b4850, 0x44364A3E	// MPWRDLCTL PHY1
			
//read data bit delay: (3 is the reccommended default value, although out of reset value is 0)			
DATA 4,	0x021b081c, 0x33333333	// DDR_PHY_P0_MPREDQBY0DL3
DATA 4,	0x021b0820, 0x33333333	// DDR_PHY_P0_MPREDQBY1DL3
DATA 4,	0x021b0824, 0x33333333	// DDR_PHY_P0_MPREDQBY2DL3
DATA 4,	0x021b0828, 0x33333333	// DDR_PHY_P0_MPREDQBY3DL3
DATA 4,	0x021b481c, 0x33333333	// DDR_PHY_P1_MPREDQBY0DL3
DATA 4,	0x021b4820, 0x33333333	// DDR_PHY_P1_MPREDQBY1DL3
DATA 4,	0x021b4824, 0x33333333	// DDR_PHY_P1_MPREDQBY2DL3
DATA 4,	0x021b4828, 0x33333333	// DDR_PHY_P1_MPREDQBY3DL3
			
//For i.mx6qd parts of versions A & B (v1.0, v1.1), uncomment the following lines. For version C (v1.2), keep commented			
//DATA 4,	0x021b08c0, 0x24911492	// fine tune SDCLK duty cyc to low - seen to improve measured duty cycle of i.mx6
//DATA 4,	0x021b48c0, 0x24911492	
			
// Complete calibration by forced measurement:                  			
DATA 4,	0x021b08b8, 0x00000800	// DDR_PHY_P0_MPMUR0, frc_msr
DATA 4,	0x021b48b8,	0x00000800	// DDR_PHY_P0_MPMUR0, frc_msr
			
//MMDC init:

DATA 4,	0x021b0004, 0x00020036	// MMDC0_MDPDC 
DATA 4,	0x021b0008, 0x09444040	// MMDC0_MDOTC
DATA 4,	0x021b000c, 0x555A7975	// MMDC0_MDCFG0
DATA 4,	0x021b0010, 0xFF538F64	// MMDC0_MDCFG1
DATA 4,	0x021b0014, 0x01FF00DB	// MMDC0_MDCFG2
 			
//MDMISC: RALAT kept to the high level of 5. 			
//MDMISC: consider reducing RALAT if your 528MHz board design allow that. Lower RALAT benefits: 			
//a. better operation at low frequency, for LPDDR2 freq < 100MHz, change RALAT to 3			
//b. Small performence improvment 			
DATA 4,	0x021b0018, 0x00011740	// MMDC0_MDMISC
DATA 4,	0x021b001c, 0x00008000	// MMDC0_MDSCR, set the Configuration request bit during MMDC set up

DATA 4,	0x021b002c, 0x000026D2	// MMDC0_MDRWD
DATA 4,	0x021b0030, 0x005A1023	// MMDC0_MDOR 0x00591023
DATA 4,	0x021b0040, 0x00000027	// CS0_END 

DATA 4,	0x021b0000, 0x831A0000	// MMDC0_MDCTL
			
//Mode register writes                 			
DATA 4,	0x021b001c, 0x04088032	// MMDC0_MDSCR, MR2 write, CS0
DATA 4,	0x021b001c, 0x00008033	// MMDC0_MDSCR, MR3 write, CS0
DATA 4,	0x021b001c, 0x00048031	// MMDC0_MDSCR, MR1 write, CS0
DATA 4,	0x021b001c, 0x09408030	// MMDC0_MDSCR, MR0 write, CS0
DATA 4,	0x021b001c, 0x04008040	// MMDC0_MDSCR, ZQ calibration command sent to device on CS0
			
			
DATA 4,	0x021b0020, 0x00005800	// MMDC0_MDREF 0x00007800
			
DATA 4,	0x021b0818, 0x00011117	// DDR_PHY_P0_MPODTCTRL
DATA 4,	0x021b4818, 0x00011117	// DDR_PHY_P1_MPODTCTRL
			
DATA 4,	0x021b0004, 0x00025576	// MMDC0_MDPDC now SDCTL power down enabled
			
DATA 4,	0x021b0404, 0x00011006	// MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached.
			
DATA 4,	0x021b001c, 0x00000000	// MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete)
