{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746307984513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  3 17:33:04 2025 " "Processing started: Sat May  3 17:33:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746307984520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1746307984520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --64bit system -c system " "Command: quartus_sta --64bit system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1746307984520 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1746307984785 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1746307985170 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1746307985219 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1746307985219 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746307986063 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746307986063 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1746307986063 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1746307986063 ""}
{ "Info" "ISTA_SDC_FOUND" "system.sdc " "Reading SDC File: 'system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1746307986098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system.sdc 2 CLOCK_50 port " "Ignored filter at system.sdc(2): CLOCK_50 could not be matched with a port" {  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1746307986098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at system.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_50 \[get_ports \{CLOCK_50\}\] -period 100MHz " "create_clock -name CLK_50 \[get_ports \{CLOCK_50\}\] -period 100MHz" {  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746307986099 ""}  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746307986099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system.sdc 4 system:SYS\|CPUCLK\|q pin " "Ignored filter at system.sdc(4): system:SYS\|CPUCLK\|q could not be matched with a pin" {  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1746307986100 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system.sdc 4 Argument <targets> is an empty collection " "Ignored create_generated_clock at system.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 2 -source \[get_ports CLOCK_50\] -name CPUCLK \[get_pins system:SYS\|CPUCLK\|q\] " "create_generated_clock -divide_by 2 -source \[get_ports CLOCK_50\] -name CPUCLK \[get_pins system:SYS\|CPUCLK\|q\]" {  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746307986100 ""}  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 4 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746307986100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system.sdc 4 Argument -source is an empty collection " "Ignored create_generated_clock at system.sdc(4): Argument -source is an empty collection" {  } { { "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" "" { Text "/home/ecegridfs/a/437mg031/ece437/processors/._system/system.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746307986100 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307986154 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307986154 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307986154 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Rise) setup and hold " "From CPUCLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307986154 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CLK (Rise) setup and hold " "From CPUCLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307986154 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CPUCLK (Rise) setup and hold " "From CLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307986154 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Rise) setup and hold " "From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307986154 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CPUCLK (Rise) setup and hold " "From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307986154 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Fall) setup and hold " "From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307986154 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1746307986154 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1746307986155 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1746307986187 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1746307986405 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1746307986405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.845 " "Worst-case setup slack is -6.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.845           -1119.090 CLK  " "   -6.845           -1119.090 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.965               0.000 CPUCLK  " "    1.965               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.398               0.000 altera_reserved_tck  " "   44.398               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307986413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.424 " "Worst-case hold slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 CLK  " "    0.424               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 altera_reserved_tck  " "    0.443               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 CPUCLK  " "    0.444               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307986466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.204 " "Worst-case recovery slack is 97.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.204               0.000 altera_reserved_tck  " "   97.204               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307986477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.411 " "Worst-case removal slack is 1.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.411               0.000 altera_reserved_tck  " "    1.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307986491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.699 " "Worst-case minimum pulse width slack is 4.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.699               0.000 CLK  " "    4.699               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.680               0.000 CPUCLK  " "    9.680               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.502               0.000 altera_reserved_tck  " "   49.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307986501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307986501 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307986858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307986858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307986858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307986858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.306 ns " "Worst Case Available Settling Time: 343.306 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307986858 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307986858 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986858 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.845 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.845" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986889 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -6.845 (VIOLATED) " "Path #1: Setup slack is -6.845 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2 " "From Node    : pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0 " "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK " "Launch Clock : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  R        clock network delay " "     7.000      7.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.261      0.261     uTco  pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2 " "     7.261      0.261     uTco  pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.261      0.000 RR  CELL  CPU\|CM\|DCACHE\|state.D_STORE2\|q " "     7.261      0.000 RR  CELL  CPU\|CM\|DCACHE\|state.D_STORE2\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.060      1.799 RR    IC  CPU\|CM\|DCACHE\|Selector37~1\|datab " "     9.060      1.799 RR    IC  CPU\|CM\|DCACHE\|Selector37~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.514      0.454 RR  CELL  CPU\|CM\|DCACHE\|Selector37~1\|combout " "     9.514      0.454 RR  CELL  CPU\|CM\|DCACHE\|Selector37~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.309      1.795 RR    IC  CPU\|CM\|DCACHE\|Selector64~4\|datac " "    11.309      1.795 RR    IC  CPU\|CM\|DCACHE\|Selector64~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.636      0.327 RR  CELL  CPU\|CM\|DCACHE\|Selector64~4\|combout " "    11.636      0.327 RR  CELL  CPU\|CM\|DCACHE\|Selector64~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.077      0.441 RR    IC  CPU\|CM\|DCACHE\|Selector64~5\|datad " "    12.077      0.441 RR    IC  CPU\|CM\|DCACHE\|Selector64~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.254      0.177 RR  CELL  CPU\|CM\|DCACHE\|Selector64~5\|combout " "    12.254      0.177 RR  CELL  CPU\|CM\|DCACHE\|Selector64~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.443      1.189 RR    IC  CPU\|CM\|DCACHE\|Selector64~6\|datac " "    13.443      1.189 RR    IC  CPU\|CM\|DCACHE\|Selector64~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.770      0.327 RR  CELL  CPU\|CM\|DCACHE\|Selector64~6\|combout " "    13.770      0.327 RR  CELL  CPU\|CM\|DCACHE\|Selector64~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.039      2.269 RR    IC  CPU\|CM\|DCACHE\|Selector64~9\|datac " "    16.039      2.269 RR    IC  CPU\|CM\|DCACHE\|Selector64~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.366      0.327 RR  CELL  CPU\|CM\|DCACHE\|Selector64~9\|combout " "    16.366      0.327 RR  CELL  CPU\|CM\|DCACHE\|Selector64~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.602      0.236 RR    IC  ramstore~1\|datac " "    16.602      0.236 RR    IC  ramstore~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.929      0.327 RR  CELL  ramstore~1\|combout " "    16.929      0.327 RR  CELL  ramstore~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.534      1.605 RR    IC  ramstore~2\|datac " "    18.534      1.605 RR    IC  ramstore~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.861      0.327 RR  CELL  ramstore~2\|combout " "    18.861      0.327 RR  CELL  ramstore~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.097      0.236 RR    IC  ramstore~3\|datad " "    19.097      0.236 RR    IC  ramstore~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.274      0.177 RR  CELL  ramstore~3\|combout " "    19.274      0.177 RR  CELL  ramstore~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.484      1.210 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\|portadatain\[0\] " "    20.484      1.210 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.566      0.082 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0 " "    20.566      0.082 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.644      3.644  R        clock network delay " "    13.644      3.644  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.653      0.009           clock pessimism removed " "    13.653      0.009           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.721      0.068     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0 " "    13.721      0.068     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.566 " "Data Arrival Time  :    20.566" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.721 " "Data Required Time :    13.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -6.845 (VIOLATED) " "Slack              :    -6.845 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986890 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986890 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.965 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.965" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986932 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.965  " "Path #1: Setup slack is 1.965 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|addr\[1\] " "From Node    : ram:RAM\|addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\] " "To Node      : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.888      3.888  R        clock network delay " "    13.888      3.888  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.149      0.261     uTco  ram:RAM\|addr\[1\] " "    14.149      0.261     uTco  ram:RAM\|addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.149      0.000 FF  CELL  RAM\|addr\[1\]\|q " "    14.149      0.000 FF  CELL  RAM\|addr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.556      0.407 FF    IC  RAM\|always0~13\|datab " "    14.556      0.407 FF    IC  RAM\|always0~13\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.029      0.473 FR  CELL  RAM\|always0~13\|combout " "    15.029      0.473 FR  CELL  RAM\|always0~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.800      0.771 RR    IC  RAM\|always0~14\|dataa " "    15.800      0.771 RR    IC  RAM\|always0~14\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.271      0.471 RR  CELL  RAM\|always0~14\|combout " "    16.271      0.471 RR  CELL  RAM\|always0~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.745      0.474 RR    IC  RAM\|always0~15\|dataa " "    16.745      0.474 RR    IC  RAM\|always0~15\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.129      0.384 RR  CELL  RAM\|always0~15\|combout " "    17.129      0.384 RR  CELL  RAM\|always0~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.413      0.284 RR    IC  RAM\|always0~21\|datab " "    17.413      0.284 RR    IC  RAM\|always0~21\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.802      0.389 RR  CELL  RAM\|always0~21\|combout " "    17.802      0.389 RR  CELL  RAM\|always0~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.066      0.264 RR    IC  RAM\|always1~0\|datad " "    18.066      0.264 RR    IC  RAM\|always1~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.243      0.177 RR  CELL  RAM\|always1~0\|combout " "    18.243      0.177 RR  CELL  RAM\|always1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.934      1.691 RR    IC  RAM\|ramif.ramload\[26\]~26\|dataa " "    19.934      1.691 RR    IC  RAM\|ramif.ramload\[26\]~26\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.366      0.432 RR  CELL  RAM\|ramif.ramload\[26\]~26\|combout " "    20.366      0.432 RR  CELL  RAM\|ramif.ramload\[26\]~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.052      1.686 RR    IC  CPU\|CM\|DCACHE\|Selector1120~0\|datac " "    22.052      1.686 RR    IC  CPU\|CM\|DCACHE\|Selector1120~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.379      0.327 RR  CELL  CPU\|CM\|DCACHE\|Selector1120~0\|combout " "    22.379      0.327 RR  CELL  CPU\|CM\|DCACHE\|Selector1120~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.330      1.951 RR    IC  CPU\|CM\|DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\]\|asdata " "    24.330      1.951 RR    IC  CPU\|CM\|DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.795      0.465 RR  CELL  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\] " "    24.795      0.465 RR  CELL  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.704      6.704  R        clock network delay " "    26.704      6.704  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.739      0.035           clock pessimism removed " "    26.739      0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.760      0.021     uTsu  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\] " "    26.760      0.021     uTsu  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.795 " "Data Arrival Time  :    24.795" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.760 " "Data Required Time :    26.760" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.965  " "Slack              :     1.965 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986932 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986932 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.398 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.398" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986938 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 44.398  " "Path #1: Setup slack is 44.398 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.739      4.739  R        clock network delay " "     4.739      4.739  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.261     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "     5.000      0.261     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      0.000 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q " "     5.000      0.000 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.170      2.170 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|datab " "     7.170      2.170 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.642      0.472 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|combout " "     7.642      0.472 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.428      0.786 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|datad " "     8.428      0.786 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.605      0.177 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|combout " "     8.605      0.177 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.757      1.152 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datad " "     9.757      1.152 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.934      0.177 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     9.934      0.177 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.172      0.238 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datad " "    10.172      0.238 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.349      0.177 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout " "    10.349      0.177 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.349      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "    10.349      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.448      0.099 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    10.448      0.099 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.759      4.759  F        clock network delay " "    54.759      4.759  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.825      0.066           clock pessimism removed " "    54.825      0.066           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.846      0.021     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    54.846      0.021     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.448 " "Data Arrival Time  :    10.448" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    54.846 " "Data Required Time :    54.846" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    44.398  " "Slack              :    44.398 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986938 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986938 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.424 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.424" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986947 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.424  " "Path #1: Hold slack is 0.424 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|count\[0\] " "From Node    : ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|count\[0\] " "To Node      : ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      3.750  R        clock network delay " "     3.750      3.750  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.011      0.261     uTco  ram:RAM\|count\[0\] " "     4.011      0.261     uTco  ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.011      0.000 FF  CELL  RAM\|count\[0\]\|q " "     4.011      0.000 FF  CELL  RAM\|count\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.011      0.000 FF    IC  RAM\|count\[0\]~3\|datac " "     4.011      0.000 FF    IC  RAM\|count\[0\]~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.413      0.402 FF  CELL  RAM\|count\[0\]~3\|combout " "     4.413      0.402 FF  CELL  RAM\|count\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.413      0.000 FF    IC  RAM\|count\[0\]\|d " "     4.413      0.000 FF    IC  RAM\|count\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.496      0.083 FF  CELL  ram:RAM\|count\[0\] " "     4.496      0.083 FF  CELL  ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.895      3.895  R        clock network delay " "     3.895      3.895  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.860     -0.035           clock pessimism removed " "     3.860     -0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.072      0.212      uTh  ram:RAM\|count\[0\] " "     4.072      0.212      uTh  ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.496 " "Data Arrival Time  :     4.496" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.072 " "Data Required Time :     4.072" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.424  " "Slack              :     0.424 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986947 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986947 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.443 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.443" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.443  " "Path #1: Hold slack is 0.443 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.561      4.561  R        clock network delay " "     4.561      4.561  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.822      0.261     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] " "     4.822      0.261     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.822      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\|q " "     4.822      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.822      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt~0\|datac " "     4.822      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.224      0.402 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt~0\|combout " "     5.224      0.402 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.224      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\|d " "     5.224      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.307      0.083 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] " "     5.307      0.083 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.744      4.744  R        clock network delay " "     4.744      4.744  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.652     -0.092           clock pessimism removed " "     4.652     -0.092           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.864      0.212      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] " "     4.864      0.212      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.307 " "Data Arrival Time  :     5.307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.864 " "Data Required Time :     4.864" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.443  " "Slack              :     0.443 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986951 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.444 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.444" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986989 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.444  " "Path #1: Hold slack is 0.444 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[1\].dirty " "From Node    : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[1\].dirty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[1\].dirty " "To Node      : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[1\].dirty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK " "Launch Clock : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.743      6.743  R        clock network delay " "     6.743      6.743  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.004      0.261     uTco  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[1\].dirty " "     7.004      0.261     uTco  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[1\].dirty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.004      0.000 FF  CELL  CPU\|CM\|DCACHE\|dcache\[6\]\[1\].dirty\|q " "     7.004      0.000 FF  CELL  CPU\|CM\|DCACHE\|dcache\[6\]\[1\].dirty\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.004      0.000 FF    IC  CPU\|CM\|DCACHE\|Selector237~5\|datac " "     7.004      0.000 FF    IC  CPU\|CM\|DCACHE\|Selector237~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.406      0.402 FF  CELL  CPU\|CM\|DCACHE\|Selector237~5\|combout " "     7.406      0.402 FF  CELL  CPU\|CM\|DCACHE\|Selector237~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.406      0.000 FF    IC  CPU\|CM\|DCACHE\|dcache\[6\]\[1\].dirty\|d " "     7.406      0.000 FF    IC  CPU\|CM\|DCACHE\|dcache\[6\]\[1\].dirty\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.489      0.083 FF  CELL  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[1\].dirty " "     7.489      0.083 FF  CELL  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[1\].dirty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.026      7.026  R        clock network delay " "     7.026      7.026  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.833     -0.193           clock pessimism removed " "     6.833     -0.193           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.045      0.212      uTh  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[1\].dirty " "     7.045      0.212      uTh  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[1\].dirty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.489 " "Data Arrival Time  :     7.489" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.045 " "Data Required Time :     7.045" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.444  " "Slack              :     0.444 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986989 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986989 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 97.204 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 97.204" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 97.204  " "Path #1: Recovery slack is 97.204 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.731      4.731  R        clock network delay " "     4.731      4.731  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.992      0.261     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\] " "     4.992      0.261     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.992      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\|q " "     4.992      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.600      1.608 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\|clrn " "     6.600      1.608 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.449      0.849 RF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "     7.449      0.849 RF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.540      4.540  R        clock network delay " "   104.540      4.540  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.632      0.092           clock pessimism removed " "   104.632      0.092           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.653      0.021     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "   104.653      0.021     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.449 " "Data Arrival Time  :     7.449" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   104.653 " "Data Required Time :   104.653" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    97.204  " "Slack              :    97.204 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.411 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.411" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986994 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.411  " "Path #1: Removal slack is 1.411 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.543      4.543  R        clock network delay " "     4.543      4.543  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.804      0.261     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     4.804      0.261     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.804      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     4.804      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.396      0.592 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|clrn " "     5.396      0.592 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.258      0.862 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     6.258      0.862 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.727      4.727  R        clock network delay " "     4.727      4.727  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.635     -0.092           clock pessimism removed " "     4.635     -0.092           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.847      0.212      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     4.847      0.212      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.258 " "Data Arrival Time  :     6.258" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.847 " "Data Required Time :     4.847" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.411  " "Slack              :     1.411 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307986994 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307986994 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1746307986996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1746307987034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1746307988123 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307988497 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307988497 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307988497 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Rise) setup and hold " "From CPUCLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307988497 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CLK (Rise) setup and hold " "From CPUCLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307988497 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CPUCLK (Rise) setup and hold " "From CLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307988497 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Rise) setup and hold " "From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307988497 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CPUCLK (Rise) setup and hold " "From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307988497 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Fall) setup and hold " "From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307988497 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1746307988497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1746307988600 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1746307988600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.009 " "Worst-case setup slack is -6.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.009            -926.288 CLK  " "   -6.009            -926.288 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.241               0.000 CPUCLK  " "    2.241               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.715               0.000 altera_reserved_tck  " "   44.715               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307988610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.374 " "Worst-case hold slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 CLK  " "    0.374               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 CPUCLK  " "    0.393               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 altera_reserved_tck  " "    0.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307988659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.397 " "Worst-case recovery slack is 97.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.397               0.000 altera_reserved_tck  " "   97.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307988670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.266 " "Worst-case removal slack is 1.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.266               0.000 altera_reserved_tck  " "    1.266               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307988681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.683 " "Worst-case minimum pulse width slack is 4.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.683               0.000 CLK  " "    4.683               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 CPUCLK  " "    9.646               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.360               0.000 altera_reserved_tck  " "   49.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307988693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307988693 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307988970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307988970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307988970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307988970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.915 ns " "Worst Case Available Settling Time: 343.915 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307988970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307988970 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307988970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.009 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.009" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307988997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -6.009 (VIOLATED) " "Path #1: Setup slack is -6.009 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2 " "From Node    : pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0 " "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK " "Launch Clock : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.368      6.368  R        clock network delay " "     6.368      6.368  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.608      0.240     uTco  pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2 " "     6.608      0.240     uTco  pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.608      0.000 RR  CELL  CPU\|CM\|DCACHE\|state.D_STORE2\|q " "     6.608      0.000 RR  CELL  CPU\|CM\|DCACHE\|state.D_STORE2\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.325      1.717 RR    IC  CPU\|CM\|DCACHE\|Selector37~1\|datab " "     8.325      1.717 RR    IC  CPU\|CM\|DCACHE\|Selector37~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.740      0.415 RR  CELL  CPU\|CM\|DCACHE\|Selector37~1\|combout " "     8.740      0.415 RR  CELL  CPU\|CM\|DCACHE\|Selector37~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.470      1.730 RR    IC  CPU\|CM\|DCACHE\|Selector64~4\|datac " "    10.470      1.730 RR    IC  CPU\|CM\|DCACHE\|Selector64~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.775      0.305 RR  CELL  CPU\|CM\|DCACHE\|Selector64~4\|combout " "    10.775      0.305 RR  CELL  CPU\|CM\|DCACHE\|Selector64~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.210      0.435 RR    IC  CPU\|CM\|DCACHE\|Selector64~5\|datad " "    11.210      0.435 RR    IC  CPU\|CM\|DCACHE\|Selector64~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.377      0.167 RR  CELL  CPU\|CM\|DCACHE\|Selector64~5\|combout " "    11.377      0.167 RR  CELL  CPU\|CM\|DCACHE\|Selector64~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.528      1.151 RR    IC  CPU\|CM\|DCACHE\|Selector64~6\|datac " "    12.528      1.151 RR    IC  CPU\|CM\|DCACHE\|Selector64~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.833      0.305 RR  CELL  CPU\|CM\|DCACHE\|Selector64~6\|combout " "    12.833      0.305 RR  CELL  CPU\|CM\|DCACHE\|Selector64~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.031      2.198 RR    IC  CPU\|CM\|DCACHE\|Selector64~9\|datac " "    15.031      2.198 RR    IC  CPU\|CM\|DCACHE\|Selector64~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.336      0.305 RR  CELL  CPU\|CM\|DCACHE\|Selector64~9\|combout " "    15.336      0.305 RR  CELL  CPU\|CM\|DCACHE\|Selector64~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.561      0.225 RR    IC  ramstore~1\|datac " "    15.561      0.225 RR    IC  ramstore~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.866      0.305 RR  CELL  ramstore~1\|combout " "    15.866      0.305 RR  CELL  ramstore~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.428      1.562 RR    IC  ramstore~2\|datac " "    17.428      1.562 RR    IC  ramstore~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.733      0.305 RR  CELL  ramstore~2\|combout " "    17.733      0.305 RR  CELL  ramstore~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.958      0.225 RR    IC  ramstore~3\|datad " "    17.958      0.225 RR    IC  ramstore~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.125      0.167 RR  CELL  ramstore~3\|combout " "    18.125      0.167 RR  CELL  ramstore~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.296      1.171 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\|portadatain\[0\] " "    19.296      1.171 RR    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.380      0.084 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0 " "    19.380      0.084 RR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.304      3.304  R        clock network delay " "    13.304      3.304  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.312      0.008           clock pessimism removed " "    13.312      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.371      0.059     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0 " "    13.371      0.059     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.380 " "Data Arrival Time  :    19.380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.371 " "Data Required Time :    13.371" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -6.009 (VIOLATED) " "Slack              :    -6.009 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307988997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307988997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.241 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.241" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989035 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.241  " "Path #1: Setup slack is 2.241 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|addr\[1\] " "From Node    : ram:RAM\|addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\] " "To Node      : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.555      3.555  R        clock network delay " "    13.555      3.555  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.795      0.240     uTco  ram:RAM\|addr\[1\] " "    13.795      0.240     uTco  ram:RAM\|addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.795      0.000 FF  CELL  RAM\|addr\[1\]\|q " "    13.795      0.000 FF  CELL  RAM\|addr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.164      0.369 FF    IC  RAM\|always0~13\|datab " "    14.164      0.369 FF    IC  RAM\|always0~13\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.587      0.423 FR  CELL  RAM\|always0~13\|combout " "    14.587      0.423 FR  CELL  RAM\|always0~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.339      0.752 RR    IC  RAM\|always0~14\|dataa " "    15.339      0.752 RR    IC  RAM\|always0~14\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.774      0.435 RR  CELL  RAM\|always0~14\|combout " "    15.774      0.435 RR  CELL  RAM\|always0~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.244      0.470 RR    IC  RAM\|always0~15\|dataa " "    16.244      0.470 RR    IC  RAM\|always0~15\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.595      0.351 RR  CELL  RAM\|always0~15\|combout " "    16.595      0.351 RR  CELL  RAM\|always0~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.870      0.275 RR    IC  RAM\|always0~21\|datab " "    16.870      0.275 RR    IC  RAM\|always0~21\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.227      0.357 RR  CELL  RAM\|always0~21\|combout " "    17.227      0.357 RR  CELL  RAM\|always0~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.476      0.249 RR    IC  RAM\|always1~0\|datad " "    17.476      0.249 RR    IC  RAM\|always1~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.643      0.167 RR  CELL  RAM\|always1~0\|combout " "    17.643      0.167 RR  CELL  RAM\|always1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.281      1.638 RR    IC  RAM\|ramif.ramload\[26\]~26\|dataa " "    19.281      1.638 RR    IC  RAM\|ramif.ramload\[26\]~26\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.675      0.394 RR  CELL  RAM\|ramif.ramload\[26\]~26\|combout " "    19.675      0.394 RR  CELL  RAM\|ramif.ramload\[26\]~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.294      1.619 RR    IC  CPU\|CM\|DCACHE\|Selector1120~0\|datac " "    21.294      1.619 RR    IC  CPU\|CM\|DCACHE\|Selector1120~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.599      0.305 RR  CELL  CPU\|CM\|DCACHE\|Selector1120~0\|combout " "    21.599      0.305 RR  CELL  CPU\|CM\|DCACHE\|Selector1120~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.485      1.886 RR    IC  CPU\|CM\|DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\]\|asdata " "    23.485      1.886 RR    IC  CPU\|CM\|DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.909      0.424 RR  CELL  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\] " "    23.909      0.424 RR  CELL  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.098      6.098  R        clock network delay " "    26.098      6.098  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.128      0.030           clock pessimism removed " "    26.128      0.030           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.150      0.022     uTsu  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\] " "    26.150      0.022     uTsu  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[6\]\[0\].data\[0\]\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.909 " "Data Arrival Time  :    23.909" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.150 " "Data Required Time :    26.150" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.241  " "Slack              :     2.241 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989035 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989035 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.715 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.715" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989039 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989039 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989039 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 44.715  " "Path #1: Setup slack is 44.715 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.277      4.277  R        clock network delay " "     4.277      4.277  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.517      0.240     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "     4.517      0.240     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.517      0.000 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q " "     4.517      0.000 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.636      2.119 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|datab " "     6.636      2.119 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.073      0.437 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|combout " "     7.073      0.437 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.855      0.782 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|datad " "     7.855      0.782 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.022      0.167 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|combout " "     8.022      0.167 RR  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.151      1.129 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datad " "     9.151      1.129 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.318      0.167 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     9.318      0.167 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.546      0.228 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datad " "     9.546      0.228 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.713      0.167 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout " "     9.713      0.167 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.713      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     9.713      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.803      0.090 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     9.803      0.090 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.437      4.437  F        clock network delay " "    54.437      4.437  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.496      0.059           clock pessimism removed " "    54.496      0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.518      0.022     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    54.518      0.022     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.803 " "Data Arrival Time  :     9.803" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    54.518 " "Data Required Time :    54.518" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    44.715  " "Slack              :    44.715 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989040 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989040 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.374 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.374" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989049 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989049 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.374  " "Path #1: Hold slack is 0.374 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|count\[0\] " "From Node    : ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|count\[0\] " "To Node      : ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.433      3.433  R        clock network delay " "     3.433      3.433  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673      0.240     uTco  ram:RAM\|count\[0\] " "     3.673      0.240     uTco  ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673      0.000 FF  CELL  RAM\|count\[0\]\|q " "     3.673      0.000 FF  CELL  RAM\|count\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673      0.000 FF    IC  RAM\|count\[0\]~3\|datac " "     3.673      0.000 FF    IC  RAM\|count\[0\]~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.030      0.357 FF  CELL  RAM\|count\[0\]~3\|combout " "     4.030      0.357 FF  CELL  RAM\|count\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.030      0.000 FF    IC  RAM\|count\[0\]\|d " "     4.030      0.000 FF    IC  RAM\|count\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.102      0.072 FF  CELL  ram:RAM\|count\[0\] " "     4.102      0.072 FF  CELL  ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.563      3.563  R        clock network delay " "     3.563      3.563  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.533     -0.030           clock pessimism removed " "     3.533     -0.030           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.728      0.195      uTh  ram:RAM\|count\[0\] " "     3.728      0.195      uTh  ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.102 " "Data Arrival Time  :     4.102" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.728 " "Data Required Time :     3.728" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.374  " "Slack              :     0.374 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989050 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989050 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.393 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989081 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.393  " "Path #1: Hold slack is 0.393 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[7\]\[0\].dirty " "From Node    : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[7\]\[0\].dirty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[7\]\[0\].dirty " "To Node      : pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[7\]\[0\].dirty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK " "Launch Clock : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.143      6.143  R        clock network delay " "     6.143      6.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.383      0.240     uTco  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[7\]\[0\].dirty " "     6.383      0.240     uTco  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[7\]\[0\].dirty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.383      0.000 FF  CELL  CPU\|CM\|DCACHE\|dcache\[7\]\[0\].dirty\|q " "     6.383      0.000 FF  CELL  CPU\|CM\|DCACHE\|dcache\[7\]\[0\].dirty\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.383      0.000 FF    IC  CPU\|CM\|DCACHE\|Selector172~4\|datac " "     6.383      0.000 FF    IC  CPU\|CM\|DCACHE\|Selector172~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.740      0.357 FF  CELL  CPU\|CM\|DCACHE\|Selector172~4\|combout " "     6.740      0.357 FF  CELL  CPU\|CM\|DCACHE\|Selector172~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.740      0.000 FF    IC  CPU\|CM\|DCACHE\|dcache\[7\]\[0\].dirty\|d " "     6.740      0.000 FF    IC  CPU\|CM\|DCACHE\|dcache\[7\]\[0\].dirty\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.812      0.072 FF  CELL  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[7\]\[0\].dirty " "     6.812      0.072 FF  CELL  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[7\]\[0\].dirty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.397      6.397  R        clock network delay " "     6.397      6.397  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.224     -0.173           clock pessimism removed " "     6.224     -0.173           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.419      0.195      uTh  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[7\]\[0\].dirty " "     6.419      0.195      uTh  pipeline:CPU\|caches:CM\|dcache:DCACHE\|dcache\[7\]\[0\].dirty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.812 " "Data Arrival Time  :     6.812" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.419 " "Data Required Time :     6.419" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.393  " "Slack              :     0.393 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989081 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989081 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.394 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.394" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989085 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989085 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.394  " "Path #1: Hold slack is 0.394 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.101      4.101  R        clock network delay " "     4.101      4.101  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.341      0.240     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\] " "     4.341      0.240     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.341      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]\|q " "     4.341      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.341      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]~3\|datac " "     4.341      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.698      0.357 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]~3\|combout " "     4.698      0.357 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.698      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]\|d " "     4.698      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.770      0.072 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\] " "     4.770      0.072 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.263      4.263  R        clock network delay " "     4.263      4.263  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.181     -0.082           clock pessimism removed " "     4.181     -0.082           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.376      0.195      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\] " "     4.376      0.195      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.770 " "Data Arrival Time  :     4.770" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.376 " "Data Required Time :     4.376" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.394  " "Slack              :     0.394 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989086 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989086 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 97.397 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 97.397" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989088 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 97.397  " "Path #1: Recovery slack is 97.397 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out " "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.266      4.266  R        clock network delay " "     4.266      4.266  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.506      0.240     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     4.506      0.240     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.506      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     4.506      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.046      1.540 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\|clrn " "     6.046      1.540 RR    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.813      0.767 RF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out " "     6.813      0.767 RF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.106      4.106  R        clock network delay " "   104.106      4.106  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.188      0.082           clock pessimism removed " "   104.188      0.082           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.210      0.022     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out " "   104.210      0.022     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|bypass_reg_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.813 " "Data Arrival Time  :     6.813" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   104.210 " "Data Required Time :   104.210" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    97.397  " "Slack              :    97.397 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989088 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989088 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.266 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.266" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989090 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.266  " "Path #1: Removal slack is 1.266 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.103      4.103  R        clock network delay " "     4.103      4.103  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.343      0.240     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     4.343      0.240     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.343      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     4.343      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.898      0.555 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|clrn " "     4.898      0.555 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.646      0.748 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     5.646      0.748 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.267      4.267  R        clock network delay " "     4.267      4.267  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.185     -0.082           clock pessimism removed " "     4.185     -0.082           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.380      0.195      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     4.380      0.195      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.646 " "Data Arrival Time  :     5.646" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.380 " "Data Required Time :     4.380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.266  " "Slack              :     1.266 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989090 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989090 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1746307989091 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307989392 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307989392 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307989392 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CLK (Rise) setup and hold " "From CPUCLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307989392 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CLK (Rise) setup and hold " "From CPUCLK (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307989392 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CPUCLK (Rise) setup and hold " "From CLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307989392 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Rise) setup and hold " "From CPUCLK (Rise) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307989392 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Fall) CPUCLK (Rise) setup and hold " "From CPUCLK (Fall) to CPUCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307989392 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPUCLK (Rise) CPUCLK (Fall) setup and hold " "From CPUCLK (Rise) to CPUCLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1746307989392 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1746307989392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.319 " "Worst-case setup slack is 2.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.319               0.000 CLK  " "    2.319               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.551               0.000 CPUCLK  " "    6.551               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.678               0.000 altera_reserved_tck  " "   47.678               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307989451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 CLK  " "    0.174               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 CPUCLK  " "    0.183               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307989500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.716 " "Worst-case recovery slack is 98.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.716               0.000 altera_reserved_tck  " "   98.716               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307989512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.572 " "Worst-case removal slack is 0.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 altera_reserved_tck  " "    0.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307989525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.373 " "Worst-case minimum pulse width slack is 4.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.373               0.000 CLK  " "    4.373               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.732               0.000 CPUCLK  " "    9.732               0.000 CPUCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746307989539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746307989539 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307989857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307989857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307989857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307989857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.385 ns " "Worst Case Available Settling Time: 347.385 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307989857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746307989857 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989857 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.319 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.319" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989883 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989883 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.319  " "Path #1: Setup slack is 2.319 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2 " "From Node    : pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0 " "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK " "Launch Clock : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.270      3.270  R        clock network delay " "     3.270      3.270  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.375      0.105     uTco  pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2 " "     3.375      0.105     uTco  pipeline:CPU\|caches:CM\|dcache:DCACHE\|state.D_STORE2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.375      0.000 FF  CELL  CPU\|CM\|DCACHE\|state.D_STORE2\|q " "     3.375      0.000 FF  CELL  CPU\|CM\|DCACHE\|state.D_STORE2\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.208      0.833 FF    IC  CPU\|CM\|DCACHE\|Selector37~1\|datab " "     4.208      0.833 FF    IC  CPU\|CM\|DCACHE\|Selector37~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.415      0.207 FF  CELL  CPU\|CM\|DCACHE\|Selector37~1\|combout " "     4.415      0.207 FF  CELL  CPU\|CM\|DCACHE\|Selector37~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.285      0.870 FF    IC  CPU\|CM\|DCACHE\|Selector64~4\|datac " "     5.285      0.870 FF    IC  CPU\|CM\|DCACHE\|Selector64~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.418      0.133 FF  CELL  CPU\|CM\|DCACHE\|Selector64~4\|combout " "     5.418      0.133 FF  CELL  CPU\|CM\|DCACHE\|Selector64~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.608      0.190 FF    IC  CPU\|CM\|DCACHE\|Selector64~5\|datad " "     5.608      0.190 FF    IC  CPU\|CM\|DCACHE\|Selector64~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.671      0.063 FF  CELL  CPU\|CM\|DCACHE\|Selector64~5\|combout " "     5.671      0.063 FF  CELL  CPU\|CM\|DCACHE\|Selector64~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.234      0.563 FF    IC  CPU\|CM\|DCACHE\|Selector64~6\|datac " "     6.234      0.563 FF    IC  CPU\|CM\|DCACHE\|Selector64~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.367      0.133 FF  CELL  CPU\|CM\|DCACHE\|Selector64~6\|combout " "     6.367      0.133 FF  CELL  CPU\|CM\|DCACHE\|Selector64~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.392      1.025 FF    IC  CPU\|CM\|DCACHE\|Selector64~9\|datac " "     7.392      1.025 FF    IC  CPU\|CM\|DCACHE\|Selector64~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.525      0.133 FF  CELL  CPU\|CM\|DCACHE\|Selector64~9\|combout " "     7.525      0.133 FF  CELL  CPU\|CM\|DCACHE\|Selector64~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.637      0.112 FF    IC  ramstore~1\|datac " "     7.637      0.112 FF    IC  ramstore~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.770      0.133 FF  CELL  ramstore~1\|combout " "     7.770      0.133 FF  CELL  ramstore~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.527      0.757 FF    IC  ramstore~2\|datac " "     8.527      0.757 FF    IC  ramstore~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.660      0.133 FF  CELL  ramstore~2\|combout " "     8.660      0.133 FF  CELL  ramstore~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.767      0.107 FF    IC  ramstore~3\|datad " "     8.767      0.107 FF    IC  ramstore~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.830      0.063 FF  CELL  ramstore~3\|combout " "     8.830      0.063 FF  CELL  ramstore~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.384      0.554 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\|portadatain\[0\] " "     9.384      0.554 FF    IC  RAM\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.434      0.050 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0 " "     9.434      0.050 FF  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.719      1.719  R        clock network delay " "    11.719      1.719  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.724      0.005           clock pessimism removed " "    11.724      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.753      0.029     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0 " "    11.753      0.029     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|altsyncram_fta2:altsyncram1\|ram_block3a32~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.434 " "Data Arrival Time  :     9.434" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.753 " "Data Required Time :    11.753" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.319  " "Slack              :     2.319 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989884 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989884 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.551 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.551" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.551  " "Path #1: Setup slack is 6.551 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|datapath:DP\|register_file:reg_file\|reg_file\[4\]\[8\] " "From Node    : pipeline:CPU\|datapath:DP\|register_file:reg_file\|reg_file\[4\]\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|datapath:DP\|id_exe:latch2\|idex.rdat1_exe\[8\] " "To Node      : pipeline:CPU\|datapath:DP\|id_exe:latch2\|idex.rdat1_exe\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK (INVERTED) " "Launch Clock : CPUCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.356      3.356  F        clock network delay " "    13.356      3.356  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.461      0.105     uTco  pipeline:CPU\|datapath:DP\|register_file:reg_file\|reg_file\[4\]\[8\] " "    13.461      0.105     uTco  pipeline:CPU\|datapath:DP\|register_file:reg_file\|reg_file\[4\]\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.461      0.000 FF  CELL  CPU\|DP\|reg_file\|reg_file\[4\]\[8\]\|q " "    13.461      0.000 FF  CELL  CPU\|DP\|reg_file\|reg_file\[4\]\[8\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.644      0.183 FF    IC  CPU\|DP\|reg_file\|Mux23~12\|dataa " "    13.644      0.183 FF    IC  CPU\|DP\|reg_file\|Mux23~12\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.837      0.193 FF  CELL  CPU\|DP\|reg_file\|Mux23~12\|combout " "    13.837      0.193 FF  CELL  CPU\|DP\|reg_file\|Mux23~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.404      0.567 FF    IC  CPU\|DP\|reg_file\|Mux23~13\|datab " "    14.404      0.567 FF    IC  CPU\|DP\|reg_file\|Mux23~13\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.596      0.192 FF  CELL  CPU\|DP\|reg_file\|Mux23~13\|combout " "    14.596      0.192 FF  CELL  CPU\|DP\|reg_file\|Mux23~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.098      0.502 FF    IC  CPU\|DP\|reg_file\|Mux23~16\|dataa " "    15.098      0.502 FF    IC  CPU\|DP\|reg_file\|Mux23~16\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.302      0.204 FF  CELL  CPU\|DP\|reg_file\|Mux23~16\|combout " "    15.302      0.204 FF  CELL  CPU\|DP\|reg_file\|Mux23~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.433      0.131 FF    IC  CPU\|DP\|reg_file\|Mux23~19\|datab " "    15.433      0.131 FF    IC  CPU\|DP\|reg_file\|Mux23~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.640      0.207 FF  CELL  CPU\|DP\|reg_file\|Mux23~19\|combout " "    15.640      0.207 FF  CELL  CPU\|DP\|reg_file\|Mux23~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.507      0.867 FF    IC  CPU\|DP\|latch2\|rdat1_exe~23\|datac " "    16.507      0.867 FF    IC  CPU\|DP\|latch2\|rdat1_exe~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.640      0.133 FF  CELL  CPU\|DP\|latch2\|rdat1_exe~23\|combout " "    16.640      0.133 FF  CELL  CPU\|DP\|latch2\|rdat1_exe~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.640      0.000 FF    IC  CPU\|DP\|latch2\|idex.rdat1_exe\[8\]\|d " "    16.640      0.000 FF    IC  CPU\|DP\|latch2\|idex.rdat1_exe\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.690      0.050 FF  CELL  pipeline:CPU\|datapath:DP\|id_exe:latch2\|idex.rdat1_exe\[8\] " "    16.690      0.050 FF  CELL  pipeline:CPU\|datapath:DP\|id_exe:latch2\|idex.rdat1_exe\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.157      3.157  R        clock network delay " "    23.157      3.157  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.234      0.077           clock pessimism removed " "    23.234      0.077           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.241      0.007     uTsu  pipeline:CPU\|datapath:DP\|id_exe:latch2\|idex.rdat1_exe\[8\] " "    23.241      0.007     uTsu  pipeline:CPU\|datapath:DP\|id_exe:latch2\|idex.rdat1_exe\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.690 " "Data Arrival Time  :    16.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.241 " "Data Required Time :    23.241" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.551  " "Slack              :     6.551 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989913 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989913 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.678 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.678" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989917 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 47.678  " "Path #1: Setup slack is 47.678 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "From Node    : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.262      2.262  R        clock network delay " "     2.262      2.262  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.367      0.105     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "     2.367      0.105     uTco  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.367      0.000 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q " "     2.367      0.000 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.456      1.089 FF    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|datab " "     3.456      1.089 FF    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.648      0.192 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|combout " "     3.648      0.192 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.973      0.325 FF    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|datad " "     3.973      0.325 FF    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.036      0.063 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|combout " "     4.036      0.063 FF  CELL  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.548      0.512 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datad " "     4.548      0.512 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.611      0.063 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     4.611      0.063 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.720      0.109 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datad " "     4.720      0.109 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.783      0.063 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout " "     4.783      0.063 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.783      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     4.783      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.833      0.050 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     4.833      0.050 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.474      2.474  F        clock network delay " "    52.474      2.474  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.504      0.030           clock pessimism removed " "    52.504      0.030           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.511      0.007     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    52.511      0.007     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.833 " "Data Arrival Time  :     4.833" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.511 " "Data Required Time :    52.511" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.678  " "Slack              :    47.678 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989917 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989917 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989924 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989924 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.174  " "Path #1: Hold slack is 0.174 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ram:RAM\|count\[0\] " "From Node    : ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|count\[0\] " "To Node      : ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.754      1.754  R        clock network delay " "     1.754      1.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.859      0.105     uTco  ram:RAM\|count\[0\] " "     1.859      0.105     uTco  ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.859      0.000 RR  CELL  RAM\|count\[0\]\|q " "     1.859      0.000 RR  CELL  RAM\|count\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.859      0.000 RR    IC  RAM\|count\[0\]~3\|datac " "     1.859      0.000 RR    IC  RAM\|count\[0\]~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.030      0.171 RR  CELL  RAM\|count\[0\]~3\|combout " "     2.030      0.171 RR  CELL  RAM\|count\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.030      0.000 RR    IC  RAM\|count\[0\]\|d " "     2.030      0.000 RR    IC  RAM\|count\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.061      0.031 RR  CELL  ram:RAM\|count\[0\] " "     2.061      0.031 RR  CELL  ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.823      1.823  R        clock network delay " "     1.823      1.823  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.803     -0.020           clock pessimism removed " "     1.803     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.887      0.084      uTh  ram:RAM\|count\[0\] " "     1.887      0.084      uTh  ram:RAM\|count\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.061 " "Data Arrival Time  :     2.061" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.887 " "Data Required Time :     1.887" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.174  " "Slack              :     0.174 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989925 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989925 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.180  " "Path #1: Hold slack is 0.180 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.178      2.178  R        clock network delay " "     2.178      2.178  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.283      0.105     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] " "     2.283      0.105     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.283      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\|q " "     2.283      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.283      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt~0\|datac " "     2.283      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.454      0.171 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt~0\|combout " "     2.454      0.171 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.454      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\|d " "     2.454      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.485      0.031 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] " "     2.485      0.031 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.268      2.268  R        clock network delay " "     2.268      2.268  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.221     -0.047           clock pessimism removed " "     2.221     -0.047           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.305      0.084      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] " "     2.305      0.084      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.485 " "Data Arrival Time  :     2.485" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.305 " "Data Required Time :     2.305" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.180  " "Slack              :     0.180 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989928 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CPUCLK\}\] " "-to_clock \[get_clocks \{CPUCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989957 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.183  " "Path #1: Hold slack is 0.183 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pipeline:CPU\|caches:CM\|icache:ICACHE\|state " "From Node    : pipeline:CPU\|caches:CM\|icache:ICACHE\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pipeline:CPU\|caches:CM\|icache:ICACHE\|state " "To Node      : pipeline:CPU\|caches:CM\|icache:ICACHE\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPUCLK " "Launch Clock : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPUCLK " "Latch Clock  : CPUCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.159      3.159  R        clock network delay " "     3.159      3.159  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.264      0.105     uTco  pipeline:CPU\|caches:CM\|icache:ICACHE\|state " "     3.264      0.105     uTco  pipeline:CPU\|caches:CM\|icache:ICACHE\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.264      0.000 RR  CELL  CPU\|CM\|ICACHE\|state\|q " "     3.264      0.000 RR  CELL  CPU\|CM\|ICACHE\|state\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.264      0.000 RR    IC  CPU\|CM\|ICACHE\|state~0\|datac " "     3.264      0.000 RR    IC  CPU\|CM\|ICACHE\|state~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.435      0.171 RR  CELL  CPU\|CM\|ICACHE\|state~0\|combout " "     3.435      0.171 RR  CELL  CPU\|CM\|ICACHE\|state~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.435      0.000 RR    IC  CPU\|CM\|ICACHE\|state\|d " "     3.435      0.000 RR    IC  CPU\|CM\|ICACHE\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.466      0.031 RR  CELL  pipeline:CPU\|caches:CM\|icache:ICACHE\|state " "     3.466      0.031 RR  CELL  pipeline:CPU\|caches:CM\|icache:ICACHE\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.291      3.291  R        clock network delay " "     3.291      3.291  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199     -0.092           clock pessimism removed " "     3.199     -0.092           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.283      0.084      uTh  pipeline:CPU\|caches:CM\|icache:ICACHE\|state " "     3.283      0.084      uTh  pipeline:CPU\|caches:CM\|icache:ICACHE\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.466 " "Data Arrival Time  :     3.466" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.283 " "Data Required Time :     3.283" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.183  " "Slack              :     0.183 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989957 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989957 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 98.716 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 98.716" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989959 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 98.716  " "Path #1: Recovery slack is 98.716 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "To Node      : ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.248      2.248  R        clock network delay " "     2.248      2.248  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.353      0.105     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\] " "     2.353      0.105     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.353      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\|q " "     2.353      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.108      0.755 FF    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\|clrn " "     3.108      0.755 FF    IC  RAM\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.499      0.391 FR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "     3.499      0.391 FR  CELL  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.161      2.161  R        clock network delay " "   102.161      2.161  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.208      0.047           clock pessimism removed " "   102.208      0.047           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.215      0.007     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "   102.215      0.007     uTsu  ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.499 " "Data Arrival Time  :     3.499" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.215 " "Data Required Time :   102.215" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    98.716  " "Slack              :    98.716 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989959 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989959 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.572 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.572" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989961 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.572  " "Path #1: Removal slack is 0.572 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.161      2.161  R        clock network delay " "     2.161      2.161  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.266      0.105     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     2.266      0.105     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.266      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     2.266      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.487      0.221 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|clrn " "     2.487      0.221 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.861      0.374 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     2.861      0.374 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.252      2.252  R        clock network delay " "     2.252      2.252  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.205     -0.047           clock pessimism removed " "     2.205     -0.047           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.289      0.084      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     2.289      0.084      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.861 " "Data Arrival Time  :     2.861" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.289 " "Data Required Time :     2.289" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.572  " "Slack              :     0.572 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1746307989961 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746307989961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1746307990459 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1746307990593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746307990791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  3 17:33:10 2025 " "Processing ended: Sat May  3 17:33:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746307990791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746307990791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746307990791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1746307990791 ""}
