# counter-corev

## Intro

This is a SystemVerilog module for a 4-bit synchronous up/down counter with enable, asynchronous reset, and synchronous load, and a testbench to verify the counter module.

## Simulation result

![Screenshot 2024-02-23 170826](https://github.com/noobyco/counter-corev/assets/59837486/1f7438b2-7bde-4bc2-b0d8-a63f573912ab)

