// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _apply_rotary_pos_emb_HH_
#define _apply_rotary_pos_emb_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "rotate_half.h"
#include "apply_rotary_pos_zec.h"

namespace ap_rtl {

struct apply_rotary_pos_emb : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > v151_V_address0;
    sc_out< sc_logic > v151_V_ce0;
    sc_in< sc_lv<32> > v151_V_q0;
    sc_out< sc_lv<10> > v152_V_address0;
    sc_out< sc_logic > v152_V_ce0;
    sc_in< sc_lv<32> > v152_V_q0;
    sc_out< sc_lv<11> > v153_0_V_address0;
    sc_out< sc_logic > v153_0_V_ce0;
    sc_out< sc_logic > v153_0_V_we0;
    sc_out< sc_lv<32> > v153_0_V_d0;
    sc_out< sc_lv<11> > v154_0_V_address0;
    sc_out< sc_logic > v154_0_V_ce0;
    sc_out< sc_logic > v154_0_V_we0;
    sc_out< sc_lv<32> > v154_0_V_d0;
    sc_out< sc_lv<11> > q_proj_V_0_address0;
    sc_out< sc_logic > q_proj_V_0_ce0;
    sc_in< sc_lv<32> > q_proj_V_0_q0;
    sc_out< sc_lv<11> > q_proj_V_0_address1;
    sc_out< sc_logic > q_proj_V_0_ce1;
    sc_in< sc_lv<32> > q_proj_V_0_q1;
    sc_out< sc_lv<11> > k_proj_V_0_address0;
    sc_out< sc_logic > k_proj_V_0_ce0;
    sc_in< sc_lv<32> > k_proj_V_0_q0;
    sc_out< sc_lv<11> > k_proj_V_0_address1;
    sc_out< sc_logic > k_proj_V_0_ce1;
    sc_in< sc_lv<32> > k_proj_V_0_q1;


    // Module declarations
    apply_rotary_pos_emb(sc_module_name name);
    SC_HAS_PROCESS(apply_rotary_pos_emb);

    ~apply_rotary_pos_emb();

    sc_trace_file* mVcdFile;

    apply_rotary_pos_zec* rotated_q_0_V_U;
    apply_rotary_pos_zec* rotated_k_0_V_U;
    rotate_half* grp_rotate_half_fu_254;
    rotate_half* grp_rotate_half_fu_261;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > v157_fu_274_p2;
    sc_signal< sc_lv<5> > v157_reg_574;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<12> > sub_ln203_fu_300_p2;
    sc_signal< sc_lv<12> > sub_ln203_reg_579;
    sc_signal< sc_lv<1> > icmp_ln252_fu_268_p2;
    sc_signal< sc_lv<7> > add_ln254_fu_312_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > v161_fu_338_p2;
    sc_signal< sc_lv<5> > v161_reg_595;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<12> > sub_ln203_11_fu_364_p2;
    sc_signal< sc_lv<12> > sub_ln203_11_reg_600;
    sc_signal< sc_lv<1> > icmp_ln260_fu_332_p2;
    sc_signal< sc_lv<7> > add_ln262_fu_376_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<5> > h2_fu_402_p2;
    sc_signal< sc_lv<5> > h2_reg_616;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<12> > sub_ln280_fu_428_p2;
    sc_signal< sc_lv<12> > sub_ln280_reg_621;
    sc_signal< sc_lv<1> > icmp_ln269_fu_396_p2;
    sc_signal< sc_lv<7> > add_ln271_fu_440_p2;
    sc_signal< sc_lv<7> > add_ln271_reg_629;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > sext_ln280_fu_459_p1;
    sc_signal< sc_lv<64> > sext_ln280_reg_634;
    sc_signal< sc_lv<1> > icmp_ln271_fu_434_p2;
    sc_signal< sc_lv<32> > q_proj_V_0_load_reg_670;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > v151_V_load_reg_675;
    sc_signal< sc_lv<32> > rotated_q_0_V_q0;
    sc_signal< sc_lv<32> > rotated_q_0_V_load_reg_680;
    sc_signal< sc_lv<32> > v152_V_load_reg_685;
    sc_signal< sc_lv<32> > k_proj_V_0_load_reg_690;
    sc_signal< sc_lv<32> > rotated_k_0_V_q0;
    sc_signal< sc_lv<32> > rotated_k_0_V_load_reg_695;
    sc_signal< sc_lv<32> > trunc_ln_reg_700;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > trunc_ln708_s_reg_705;
    sc_signal< sc_lv<32> > trunc_ln708_1_reg_710;
    sc_signal< sc_lv<32> > trunc_ln708_2_reg_715;
    sc_signal< sc_lv<11> > rotated_q_0_V_address0;
    sc_signal< sc_logic > rotated_q_0_V_ce0;
    sc_signal< sc_logic > rotated_q_0_V_we0;
    sc_signal< sc_lv<32> > rotated_q_0_V_d0;
    sc_signal< sc_lv<11> > rotated_k_0_V_address0;
    sc_signal< sc_logic > rotated_k_0_V_ce0;
    sc_signal< sc_logic > rotated_k_0_V_we0;
    sc_signal< sc_lv<32> > rotated_k_0_V_d0;
    sc_signal< sc_logic > grp_rotate_half_fu_254_ap_start;
    sc_signal< sc_logic > grp_rotate_half_fu_254_ap_done;
    sc_signal< sc_logic > grp_rotate_half_fu_254_ap_idle;
    sc_signal< sc_logic > grp_rotate_half_fu_254_ap_ready;
    sc_signal< sc_lv<11> > grp_rotate_half_fu_254_v141_0_V_address0;
    sc_signal< sc_logic > grp_rotate_half_fu_254_v141_0_V_ce0;
    sc_signal< sc_lv<11> > grp_rotate_half_fu_254_v141_0_V_address1;
    sc_signal< sc_logic > grp_rotate_half_fu_254_v141_0_V_ce1;
    sc_signal< sc_lv<11> > grp_rotate_half_fu_254_v142_0_V_address0;
    sc_signal< sc_logic > grp_rotate_half_fu_254_v142_0_V_ce0;
    sc_signal< sc_logic > grp_rotate_half_fu_254_v142_0_V_we0;
    sc_signal< sc_lv<32> > grp_rotate_half_fu_254_v142_0_V_d0;
    sc_signal< sc_logic > grp_rotate_half_fu_261_ap_start;
    sc_signal< sc_logic > grp_rotate_half_fu_261_ap_done;
    sc_signal< sc_logic > grp_rotate_half_fu_261_ap_idle;
    sc_signal< sc_logic > grp_rotate_half_fu_261_ap_ready;
    sc_signal< sc_lv<11> > grp_rotate_half_fu_261_v141_0_V_address0;
    sc_signal< sc_logic > grp_rotate_half_fu_261_v141_0_V_ce0;
    sc_signal< sc_lv<11> > grp_rotate_half_fu_261_v141_0_V_address1;
    sc_signal< sc_logic > grp_rotate_half_fu_261_v141_0_V_ce1;
    sc_signal< sc_lv<11> > grp_rotate_half_fu_261_v142_0_V_address0;
    sc_signal< sc_logic > grp_rotate_half_fu_261_v142_0_V_ce0;
    sc_signal< sc_logic > grp_rotate_half_fu_261_v142_0_V_we0;
    sc_signal< sc_lv<32> > grp_rotate_half_fu_261_v142_0_V_d0;
    sc_signal< sc_lv<5> > v157_0_reg_188;
    sc_signal< sc_lv<1> > icmp_ln254_fu_306_p2;
    sc_signal< sc_lv<7> > v159_0_0_reg_199;
    sc_signal< sc_lv<5> > v161_0_reg_210;
    sc_signal< sc_lv<1> > icmp_ln262_fu_370_p2;
    sc_signal< sc_lv<7> > v163_0_0_reg_221;
    sc_signal< sc_lv<5> > h2_0_reg_232;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< bool > ap_block_state6_on_subcall_done;
    sc_signal< sc_lv<7> > d2_0_0_reg_243;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > grp_rotate_half_fu_254_ap_start_reg;
    sc_signal< sc_logic > grp_rotate_half_fu_261_ap_start_reg;
    sc_signal< sc_lv<64> > sext_ln203_fu_327_p1;
    sc_signal< sc_lv<64> > sext_ln203_8_fu_391_p1;
    sc_signal< sc_lv<64> > zext_ln273_fu_473_p1;
    sc_signal< sc_lv<10> > tmp_136_fu_288_p3;
    sc_signal< sc_lv<12> > tmp_s_fu_280_p3;
    sc_signal< sc_lv<12> > zext_ln203_fu_296_p1;
    sc_signal< sc_lv<12> > zext_ln203_27_fu_318_p1;
    sc_signal< sc_lv<12> > add_ln203_fu_322_p2;
    sc_signal< sc_lv<10> > tmp_138_fu_352_p3;
    sc_signal< sc_lv<12> > tmp_137_fu_344_p3;
    sc_signal< sc_lv<12> > zext_ln203_26_fu_360_p1;
    sc_signal< sc_lv<12> > zext_ln203_28_fu_382_p1;
    sc_signal< sc_lv<12> > add_ln203_14_fu_386_p2;
    sc_signal< sc_lv<10> > tmp_140_fu_416_p3;
    sc_signal< sc_lv<12> > tmp_139_fu_408_p3;
    sc_signal< sc_lv<12> > zext_ln280_fu_424_p1;
    sc_signal< sc_lv<12> > zext_ln280_2_fu_450_p1;
    sc_signal< sc_lv<12> > add_ln280_fu_454_p2;
    sc_signal< sc_lv<10> > zext_ln280_1_fu_446_p1;
    sc_signal< sc_lv<10> > add_ln273_fu_467_p2;
    sc_signal< sc_lv<32> > mul_ln1118_fu_485_p0;
    sc_signal< sc_lv<44> > sext_ln1118_4_fu_482_p1;
    sc_signal< sc_lv<32> > mul_ln1118_fu_485_p1;
    sc_signal< sc_lv<44> > mul_ln1118_fu_485_p2;
    sc_signal< sc_lv<32> > mul_ln1118_3_fu_507_p0;
    sc_signal< sc_lv<44> > sext_ln1118_6_fu_504_p1;
    sc_signal< sc_lv<32> > mul_ln1118_3_fu_507_p1;
    sc_signal< sc_lv<44> > mul_ln1118_3_fu_507_p2;
    sc_signal< sc_lv<32> > mul_ln1118_4_fu_526_p0;
    sc_signal< sc_lv<32> > mul_ln1118_4_fu_526_p1;
    sc_signal< sc_lv<44> > mul_ln1118_4_fu_526_p2;
    sc_signal< sc_lv<32> > mul_ln1118_5_fu_545_p0;
    sc_signal< sc_lv<32> > mul_ln1118_5_fu_545_p1;
    sc_signal< sc_lv<44> > mul_ln1118_5_fu_545_p2;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<10> ap_const_lv10_1E0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_2B;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln203_14_fu_386_p2();
    void thread_add_ln203_fu_322_p2();
    void thread_add_ln254_fu_312_p2();
    void thread_add_ln262_fu_376_p2();
    void thread_add_ln271_fu_440_p2();
    void thread_add_ln273_fu_467_p2();
    void thread_add_ln280_fu_454_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state6_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_rotate_half_fu_254_ap_start();
    void thread_grp_rotate_half_fu_261_ap_start();
    void thread_h2_fu_402_p2();
    void thread_icmp_ln252_fu_268_p2();
    void thread_icmp_ln254_fu_306_p2();
    void thread_icmp_ln260_fu_332_p2();
    void thread_icmp_ln262_fu_370_p2();
    void thread_icmp_ln269_fu_396_p2();
    void thread_icmp_ln271_fu_434_p2();
    void thread_k_proj_V_0_address0();
    void thread_k_proj_V_0_address1();
    void thread_k_proj_V_0_ce0();
    void thread_k_proj_V_0_ce1();
    void thread_mul_ln1118_3_fu_507_p0();
    void thread_mul_ln1118_3_fu_507_p1();
    void thread_mul_ln1118_3_fu_507_p2();
    void thread_mul_ln1118_4_fu_526_p0();
    void thread_mul_ln1118_4_fu_526_p1();
    void thread_mul_ln1118_4_fu_526_p2();
    void thread_mul_ln1118_5_fu_545_p0();
    void thread_mul_ln1118_5_fu_545_p1();
    void thread_mul_ln1118_5_fu_545_p2();
    void thread_mul_ln1118_fu_485_p0();
    void thread_mul_ln1118_fu_485_p1();
    void thread_mul_ln1118_fu_485_p2();
    void thread_q_proj_V_0_address0();
    void thread_q_proj_V_0_address1();
    void thread_q_proj_V_0_ce0();
    void thread_q_proj_V_0_ce1();
    void thread_rotated_k_0_V_address0();
    void thread_rotated_k_0_V_ce0();
    void thread_rotated_k_0_V_d0();
    void thread_rotated_k_0_V_we0();
    void thread_rotated_q_0_V_address0();
    void thread_rotated_q_0_V_ce0();
    void thread_rotated_q_0_V_d0();
    void thread_rotated_q_0_V_we0();
    void thread_sext_ln1118_4_fu_482_p1();
    void thread_sext_ln1118_6_fu_504_p1();
    void thread_sext_ln203_8_fu_391_p1();
    void thread_sext_ln203_fu_327_p1();
    void thread_sext_ln280_fu_459_p1();
    void thread_sub_ln203_11_fu_364_p2();
    void thread_sub_ln203_fu_300_p2();
    void thread_sub_ln280_fu_428_p2();
    void thread_tmp_136_fu_288_p3();
    void thread_tmp_137_fu_344_p3();
    void thread_tmp_138_fu_352_p3();
    void thread_tmp_139_fu_408_p3();
    void thread_tmp_140_fu_416_p3();
    void thread_tmp_s_fu_280_p3();
    void thread_v151_V_address0();
    void thread_v151_V_ce0();
    void thread_v152_V_address0();
    void thread_v152_V_ce0();
    void thread_v153_0_V_address0();
    void thread_v153_0_V_ce0();
    void thread_v153_0_V_d0();
    void thread_v153_0_V_we0();
    void thread_v154_0_V_address0();
    void thread_v154_0_V_ce0();
    void thread_v154_0_V_d0();
    void thread_v154_0_V_we0();
    void thread_v157_fu_274_p2();
    void thread_v161_fu_338_p2();
    void thread_zext_ln203_26_fu_360_p1();
    void thread_zext_ln203_27_fu_318_p1();
    void thread_zext_ln203_28_fu_382_p1();
    void thread_zext_ln203_fu_296_p1();
    void thread_zext_ln273_fu_473_p1();
    void thread_zext_ln280_1_fu_446_p1();
    void thread_zext_ln280_2_fu_450_p1();
    void thread_zext_ln280_fu_424_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
