Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "core.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "core"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\User\Documents\GitHub\ECE-3710\IR_repositioning\reg_manager.v" into library work
Parsing module <reg_manager>.
Analyzing Verilog file "C:\Users\User\Documents\GitHub\ECE-3710\IR_repositioning\core.v" into library work
Parsing module <core>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <core>.

Elaborating module <reg_manager>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <core>.
    Related source file is "C:\Users\User\Documents\GitHub\ECE-3710\IR_repositioning\core.v".
    Found 1-bit register for signal <current_instruction<23>>.
    Found 1-bit register for signal <current_instruction<22>>.
    Found 1-bit register for signal <current_instruction<21>>.
    Found 1-bit register for signal <current_instruction<20>>.
    Found 1-bit register for signal <current_instruction<19>>.
    Found 1-bit register for signal <current_instruction<18>>.
    Found 1-bit register for signal <current_instruction<17>>.
    Found 1-bit register for signal <current_instruction<16>>.
    Found 1-bit register for signal <current_instruction<15>>.
    Found 1-bit register for signal <current_instruction<14>>.
    Found 1-bit register for signal <current_instruction<13>>.
    Found 1-bit register for signal <current_instruction<12>>.
    Found 1-bit register for signal <current_instruction<11>>.
    Found 1-bit register for signal <current_instruction<10>>.
    Found 1-bit register for signal <current_instruction<9>>.
    Found 1-bit register for signal <current_instruction<8>>.
    Found 1-bit register for signal <current_instruction<7>>.
    Found 1-bit register for signal <current_instruction<6>>.
    Found 1-bit register for signal <current_instruction<5>>.
    Found 1-bit register for signal <current_instruction<4>>.
    Found 1-bit register for signal <current_instruction<3>>.
    Found 1-bit register for signal <current_instruction<2>>.
    Found 1-bit register for signal <current_instruction<1>>.
    Found 1-bit register for signal <current_instruction<0>>.
    Found 24-bit register for signal <pc>.
    Found 6-bit register for signal <current_op_code>.
    Found 5-bit register for signal <reg_ndx_1>.
    Found 5-bit register for signal <reg_ndx_2>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <reg_right_data[15]_reg_left_data[15]_sub_41_OUT> created at line 216.
    Found 24-bit adder for signal <pc[23]_GND_1_o_add_2_OUT> created at line 84.
    Found 24-bit adder for signal <n0112> created at line 126.
    Found 16-bit adder for signal <reg_right_data[15]_reg_left_data[15]_add_38_OUT> created at line 210.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <core> synthesized.

Synthesizing Unit <reg_manager>.
    Related source file is "C:\Users\User\Documents\GitHub\ECE-3710\IR_repositioning\reg_manager.v".
    Found 16-bit register for signal <r30>.
    Found 16-bit register for signal <r29>.
    Found 16-bit register for signal <r28>.
    Found 16-bit register for signal <r27>.
    Found 16-bit register for signal <r26>.
    Found 16-bit register for signal <r25>.
    Found 16-bit register for signal <r24>.
    Found 16-bit register for signal <r23>.
    Found 16-bit register for signal <r22>.
    Found 16-bit register for signal <r21>.
    Found 16-bit register for signal <r20>.
    Found 16-bit register for signal <r19>.
    Found 16-bit register for signal <r18>.
    Found 16-bit register for signal <r17>.
    Found 16-bit register for signal <r16>.
    Found 16-bit register for signal <r15>.
    Found 16-bit register for signal <r14>.
    Found 16-bit register for signal <r13>.
    Found 16-bit register for signal <r12>.
    Found 16-bit register for signal <r11>.
    Found 16-bit register for signal <r10>.
    Found 16-bit register for signal <r9>.
    Found 16-bit register for signal <r8>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r31>.
    Found 16-bit 32-to-1 multiplexer for signal <read_reg_data1> created at line 74.
    Found 16-bit 32-to-1 multiplexer for signal <read_reg_data2> created at line 114.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <reg_manager> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 24-bit adder                                          : 1
# Registers                                            : 60
 1-bit register                                        : 24
 16-bit register                                       : 32
 24-bit register                                       : 1
 5-bit register                                        : 2
 6-bit register                                        : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 20
 16-bit 2-to-1 multiplexer                             : 9
 16-bit 32-to-1 multiplexer                            : 2
 24-bit 2-to-1 multiplexer                             : 5
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 24-bit adder                                          : 1
# Registers                                            : 576
 Flip-Flops                                            : 576
# Multiplexers                                         : 90
 1-bit 2-to-1 multiplexer                              : 44
 1-bit 32-to-1 multiplexer                             : 32
 16-bit 2-to-1 multiplexer                             : 9
 24-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 011   | 011
 001   | 001
 100   | 100
 111   | 111
 101   | 101
 110   | 110
-------------------

Optimizing unit <core> ...

Optimizing unit <reg_manager> ...
WARNING:Xst:1293 - FF/Latch <rm/r29_0> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_1> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_2> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_3> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_4> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_5> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_6> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_7> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_8> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_9> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_10> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_11> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_12> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_13> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_14> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r29_15> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_0> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_1> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_2> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_3> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_4> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_5> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_6> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_7> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_8> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_9> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_10> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_11> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_12> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_13> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_14> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r23_15> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_0> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_1> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_2> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_3> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_4> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_5> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_6> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_7> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_8> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_9> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_10> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_11> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_12> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_13> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_14> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r28_15> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_0> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_1> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_2> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_3> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_4> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_5> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_6> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_7> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_8> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_9> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_10> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_11> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_12> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_13> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_14> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r30_15> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_1> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_2> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_3> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_4> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_5> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_6> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_7> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_8> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_9> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_10> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_11> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_12> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_13> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_14> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_15> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_0> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_1> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_2> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_3> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_4> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_5> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_6> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_7> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_8> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_9> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_10> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_11> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_12> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_13> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_14> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r31_15> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_ndx_1_1> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_0> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_1> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_2> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_3> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_4> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_5> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_6> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_7> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_8> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_9> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_10> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_11> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_12> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_13> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_14> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r22_15> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r20_0> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_15> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_14> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_13> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_12> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_11> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_10> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_9> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_8> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_7> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_6> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_5> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_4> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_3> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_2> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_1> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rm/r21_0> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block core, actual ratio is 8.
FlipFlop current_op_code_0 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop current_op_code_0 connected to a primary input has been replicated
FlipFlop current_op_code_2 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop current_op_code_2 connected to a primary input has been replicated
FlipFlop reg_ndx_1_0 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop reg_ndx_1_0 connected to a primary input has been replicated
FlipFlop reg_ndx_1_2 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop reg_ndx_1_2 connected to a primary input has been replicated
FlipFlop reg_ndx_1_3 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop reg_ndx_1_3 connected to a primary input has been replicated
FlipFlop reg_ndx_2_0 has been replicated 4 time(s)
FlipFlop reg_ndx_2_1 has been replicated 4 time(s)
FlipFlop reg_ndx_2_2 has been replicated 1 time(s)
FlipFlop reg_ndx_2_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 467
 Flip-Flops                                            : 467

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 786
#      GND                         : 1
#      LUT2                        : 19
#      LUT3                        : 264
#      LUT4                        : 50
#      LUT5                        : 148
#      LUT6                        : 193
#      MUXCY                       : 38
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 467
#      FD                          : 3
#      FDE                         : 464
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 57
#      IBUF                        : 16
#      OBUF                        : 41

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             467  out of  18224     2%  
 Number of Slice LUTs:                  674  out of   9112     7%  
    Number used as Logic:               674  out of   9112     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    809
   Number with an unused Flip Flop:     342  out of    809    42%  
   Number with an unused LUT:           135  out of    809    16%  
   Number of fully used LUT-FF pairs:   332  out of    809    41%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  58  out of    232    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 467   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.865ns (Maximum Frequency: 145.670MHz)
   Minimum input arrival time before clock: 4.866ns
   Maximum output required time after clock: 7.990ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.865ns (frequency: 145.670MHz)
  Total number of paths / destination ports: 400347 / 891
-------------------------------------------------------------------------
Delay:               6.865ns (Levels of Logic = 11)
  Source:            reg_ndx_2_0 (FF)
  Destination:       rm/r12_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reg_ndx_2_0 to rm/r12_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             97   0.447   1.962  reg_ndx_2_0 (reg_ndx_2_0)
     LUT6:I4->O            1   0.203   0.580  rm/mux28_81 (rm/mux28_81)
     LUT4:I3->O            1   0.205   0.000  rm/mux28_31 (rm/mux28_3)
     MUXF7:I1->O           3   0.140   0.651  rm/mux28_2_f7 (reg_right_data<6>)
     LUT4:I3->O            1   0.205   0.000  Mmux_GND_1_o_reg_right_data[15]_mux_42_OUT_rs_lut<6> (Mmux_GND_1_o_reg_right_data[15]_mux_42_OUT_rs_lut<6>)
     MUXCY:S->O            1   0.172   0.000  Mmux_GND_1_o_reg_right_data[15]_mux_42_OUT_rs_cy<6> (Mmux_GND_1_o_reg_right_data[15]_mux_42_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_1_o_reg_right_data[15]_mux_42_OUT_rs_cy<7> (Mmux_GND_1_o_reg_right_data[15]_mux_42_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_1_o_reg_right_data[15]_mux_42_OUT_rs_cy<8> (Mmux_GND_1_o_reg_right_data[15]_mux_42_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_1_o_reg_right_data[15]_mux_42_OUT_rs_cy<9> (Mmux_GND_1_o_reg_right_data[15]_mux_42_OUT_rs_cy<9>)
     XORCY:CI->O           2   0.180   0.617  Mmux_GND_1_o_reg_right_data[15]_mux_42_OUT_rs_xor<10> (GND_1_o_reg_right_data[15]_mux_42_OUT<10>)
     LUT5:I4->O           13   0.205   0.933  Mmux_w_data21 (w_data<10>)
     LUT3:I2->O            1   0.205   0.000  rm/r11_10_dpot (rm/r11_10_dpot)
     FDE:D                     0.102          rm/r11_10
    ----------------------------------------
    Total                      6.865ns (2.121ns logic, 4.744ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 680 / 466
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 3)
  Source:            data_from_mem<2> (PAD)
  Destination:       reg_ndx_1_0 (FF)
  Destination Clock: clk rising

  Data Path: data_from_mem<2> to reg_ndx_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.934  data_from_mem_2_IBUF (data_from_mem_2_IBUF)
     LUT2:I0->O            1   0.203   0.808  _n0361_inv_SW0 (N01)
     LUT6:I3->O           24   0.205   1.172  _n0361_inv (_n0361_inv)
     FDE:CE                    0.322          reg_ndx_1_0
    ----------------------------------------
    Total                      4.866ns (1.952ns logic, 2.914ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 827 / 41
-------------------------------------------------------------------------
Offset:              7.990ns (Levels of Logic = 5)
  Source:            reg_ndx_2_0 (FF)
  Destination:       data_from_core_to_mem<15> (PAD)
  Source Clock:      clk rising

  Data Path: reg_ndx_2_0 to data_from_core_to_mem<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             97   0.447   1.962  reg_ndx_2_0 (reg_ndx_2_0)
     LUT6:I4->O            1   0.203   0.827  rm/mux22_92 (rm/mux22_92)
     LUT6:I2->O            1   0.203   0.000  rm/mux22_4 (rm/mux22_4)
     MUXF7:I0->O           2   0.131   0.864  rm/mux22_2_f7 (reg_right_data<15>)
     LUT4:I0->O            1   0.203   0.579  Mmux_data_from_core_to_mem71 (data_from_core_to_mem_15_OBUF)
     OBUF:I->O                 2.571          data_from_core_to_mem_15_OBUF (data_from_core_to_mem<15>)
    ----------------------------------------
    Total                      7.990ns (3.758ns logic, 4.232ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.865|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.74 secs
 
--> 

Total memory usage is 298992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  129 (   0 filtered)
Number of infos    :    6 (   0 filtered)

