# RTL_Training
This repository has been designeted to upload to share my learning related to RTL Design and Verification related codes using verilog and systemverilog . 
