# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name to_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_to_V \
    op interface \
    ports { to_V_din { O 64 vector } to_V_full_n { I 1 bit } to_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name from \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_from \
    op interface \
    ports { m_axi_from_AWVALID { O 1 bit } m_axi_from_AWREADY { I 1 bit } m_axi_from_AWADDR { O 64 vector } m_axi_from_AWID { O 1 vector } m_axi_from_AWLEN { O 32 vector } m_axi_from_AWSIZE { O 3 vector } m_axi_from_AWBURST { O 2 vector } m_axi_from_AWLOCK { O 2 vector } m_axi_from_AWCACHE { O 4 vector } m_axi_from_AWPROT { O 3 vector } m_axi_from_AWQOS { O 4 vector } m_axi_from_AWREGION { O 4 vector } m_axi_from_AWUSER { O 1 vector } m_axi_from_WVALID { O 1 bit } m_axi_from_WREADY { I 1 bit } m_axi_from_WDATA { O 64 vector } m_axi_from_WSTRB { O 8 vector } m_axi_from_WLAST { O 1 bit } m_axi_from_WID { O 1 vector } m_axi_from_WUSER { O 1 vector } m_axi_from_ARVALID { O 1 bit } m_axi_from_ARREADY { I 1 bit } m_axi_from_ARADDR { O 64 vector } m_axi_from_ARID { O 1 vector } m_axi_from_ARLEN { O 32 vector } m_axi_from_ARSIZE { O 3 vector } m_axi_from_ARBURST { O 2 vector } m_axi_from_ARLOCK { O 2 vector } m_axi_from_ARCACHE { O 4 vector } m_axi_from_ARPROT { O 3 vector } m_axi_from_ARQOS { O 4 vector } m_axi_from_ARREGION { O 4 vector } m_axi_from_ARUSER { O 1 vector } m_axi_from_RVALID { I 1 bit } m_axi_from_RREADY { O 1 bit } m_axi_from_RDATA { I 64 vector } m_axi_from_RLAST { I 1 bit } m_axi_from_RID { I 1 vector } m_axi_from_RUSER { I 1 vector } m_axi_from_RRESP { I 2 vector } m_axi_from_BVALID { I 1 bit } m_axi_from_BREADY { O 1 bit } m_axi_from_BRESP { I 2 vector } m_axi_from_BID { I 1 vector } m_axi_from_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name from_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_from_offset \
    op interface \
    ports { from_offset { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name data_count \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_count \
    op interface \
    ports { data_count { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name data_count_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_data_count_out \
    op interface \
    ports { data_count_out_din { O 32 vector } data_count_out_full_n { I 1 bit } data_count_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name output_ddr0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_ddr0 \
    op interface \
    ports { output_ddr0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name output_ddr0_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_ddr0_out \
    op interface \
    ports { output_ddr0_out_din { O 64 vector } output_ddr0_out_full_n { I 1 bit } output_ddr0_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


