[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PartSelect3/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 88
LIB: work
FILE: ${SURELOG_DIR}/tests/PartSelect3/dut.sv
n<> u<87> t<Top_level_rule> c<1> l<1:1> el<5:1>
  n<> u<1> t<Null_rule> p<87> s<86> l<1:1>
  n<> u<86> t<Source_text> p<87> c<85> l<1:1> el<4:10>
    n<> u<85> t<Description> p<86> c<84> l<1:1> el<4:10>
      n<> u<84> t<Module_declaration> p<85> c<5> l<1:1> el<4:10>
        n<> u<5> t<Module_nonansi_header> p<84> c<2> s<48> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<t> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:9>
          n<> u<4> t<List_of_ports> p<5> l<1:9> el<1:11>
        n<> u<48> t<Module_item> p<84> c<47> s<82> l<2:1> el<2:31>
          n<> u<47> t<Non_port_module_item> p<48> c<46> l<2:1> el<2:31>
            n<> u<46> t<Module_or_generate_item> p<47> c<45> l<2:1> el<2:31>
              n<> u<45> t<Module_common_item> p<46> c<44> l<2:1> el<2:31>
                n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<2:1> el<2:31>
                  n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<2:1> el<2:31>
                    n<> u<42> t<Data_declaration> p<43> c<41> l<2:1> el<2:31>
                      n<> u<41> t<Variable_declaration> p<42> c<37> l<2:1> el<2:31>
                        n<> u<37> t<Data_type> p<41> c<6> s<40> l<2:1> el<2:22>
                          n<> u<6> t<IntVec_TypeLogic> p<37> s<16> l<2:1> el<2:6>
                          n<> u<16> t<Packed_dimension> p<37> c<15> s<26> l<2:7> el<2:12>
                            n<> u<15> t<Constant_range> p<16> c<10> l<2:8> el<2:11>
                              n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:8> el<2:9>
                                n<> u<9> t<Constant_primary> p<10> c<8> l<2:8> el<2:9>
                                  n<> u<8> t<Primary_literal> p<9> c<7> l<2:8> el<2:9>
                                    n<3> u<7> t<INT_CONST> p<8> l<2:8> el<2:9>
                              n<> u<14> t<Constant_expression> p<15> c<13> l<2:10> el<2:11>
                                n<> u<13> t<Constant_primary> p<14> c<12> l<2:10> el<2:11>
                                  n<> u<12> t<Primary_literal> p<13> c<11> l<2:10> el<2:11>
                                    n<0> u<11> t<INT_CONST> p<12> l<2:10> el<2:11>
                          n<> u<26> t<Packed_dimension> p<37> c<25> s<36> l<2:12> el<2:17>
                            n<> u<25> t<Constant_range> p<26> c<20> l<2:13> el<2:16>
                              n<> u<20> t<Constant_expression> p<25> c<19> s<24> l<2:13> el<2:14>
                                n<> u<19> t<Constant_primary> p<20> c<18> l<2:13> el<2:14>
                                  n<> u<18> t<Primary_literal> p<19> c<17> l<2:13> el<2:14>
                                    n<3> u<17> t<INT_CONST> p<18> l<2:13> el<2:14>
                              n<> u<24> t<Constant_expression> p<25> c<23> l<2:15> el<2:16>
                                n<> u<23> t<Constant_primary> p<24> c<22> l<2:15> el<2:16>
                                  n<> u<22> t<Primary_literal> p<23> c<21> l<2:15> el<2:16>
                                    n<0> u<21> t<INT_CONST> p<22> l<2:15> el<2:16>
                          n<> u<36> t<Packed_dimension> p<37> c<35> l<2:17> el<2:22>
                            n<> u<35> t<Constant_range> p<36> c<30> l<2:18> el<2:21>
                              n<> u<30> t<Constant_expression> p<35> c<29> s<34> l<2:18> el<2:19>
                                n<> u<29> t<Constant_primary> p<30> c<28> l<2:18> el<2:19>
                                  n<> u<28> t<Primary_literal> p<29> c<27> l<2:18> el<2:19>
                                    n<7> u<27> t<INT_CONST> p<28> l<2:18> el<2:19>
                              n<> u<34> t<Constant_expression> p<35> c<33> l<2:20> el<2:21>
                                n<> u<33> t<Constant_primary> p<34> c<32> l<2:20> el<2:21>
                                  n<> u<32> t<Primary_literal> p<33> c<31> l<2:20> el<2:21>
                                    n<0> u<31> t<INT_CONST> p<32> l<2:20> el<2:21>
                        n<> u<40> t<List_of_variable_decl_assignments> p<41> c<39> l<2:23> el<2:30>
                          n<> u<39> t<Variable_decl_assignment> p<40> c<38> l<2:23> el<2:30>
                            n<state_d> u<38> t<STRING_CONST> p<39> l<2:23> el<2:30>
        n<> u<82> t<Module_item> p<84> c<81> s<83> l<3:1> el<3:41>
          n<> u<81> t<Non_port_module_item> p<82> c<80> l<3:1> el<3:41>
            n<> u<80> t<Module_or_generate_item> p<81> c<79> l<3:1> el<3:41>
              n<> u<79> t<Module_common_item> p<80> c<78> l<3:1> el<3:41>
                n<> u<78> t<Continuous_assign> p<79> c<77> l<3:1> el<3:41>
                  n<> u<77> t<List_of_net_assignments> p<78> c<76> l<3:8> el<3:40>
                    n<> u<76> t<Net_assignment> p<77> c<71> l<3:8> el<3:40>
                      n<> u<71> t<Net_lvalue> p<76> c<50> s<75> l<3:8> el<3:26>
                        n<> u<50> t<Ps_or_hierarchical_identifier> p<71> c<49> s<70> l<3:8> el<3:15>
                          n<state_d> u<49> t<STRING_CONST> p<50> l<3:8> el<3:15>
                        n<> u<70> t<Constant_select> p<71> c<59> l<3:15> el<3:26>
                          n<> u<59> t<Constant_bit_select> p<70> c<54> s<69> l<3:15> el<3:21>
                            n<> u<54> t<Constant_expression> p<59> c<53> s<58> l<3:16> el<3:17>
                              n<> u<53> t<Constant_primary> p<54> c<52> l<3:16> el<3:17>
                                n<> u<52> t<Primary_literal> p<53> c<51> l<3:16> el<3:17>
                                  n<2> u<51> t<INT_CONST> p<52> l<3:16> el<3:17>
                            n<> u<58> t<Constant_expression> p<59> c<57> l<3:19> el<3:20>
                              n<> u<57> t<Constant_primary> p<58> c<56> l<3:19> el<3:20>
                                n<> u<56> t<Primary_literal> p<57> c<55> l<3:19> el<3:20>
                                  n<3> u<55> t<INT_CONST> p<56> l<3:19> el<3:20>
                          n<> u<69> t<Constant_part_select_range> p<70> c<68> l<3:22> el<3:25>
                            n<> u<68> t<Constant_range> p<69> c<63> l<3:22> el<3:25>
                              n<> u<63> t<Constant_expression> p<68> c<62> s<67> l<3:22> el<3:23>
                                n<> u<62> t<Constant_primary> p<63> c<61> l<3:22> el<3:23>
                                  n<> u<61> t<Primary_literal> p<62> c<60> l<3:22> el<3:23>
                                    n<7> u<60> t<INT_CONST> p<61> l<3:22> el<3:23>
                              n<> u<67> t<Constant_expression> p<68> c<66> l<3:24> el<3:25>
                                n<> u<66> t<Constant_primary> p<67> c<65> l<3:24> el<3:25>
                                  n<> u<65> t<Primary_literal> p<66> c<64> l<3:24> el<3:25>
                                    n<0> u<64> t<INT_CONST> p<65> l<3:24> el<3:25>
                      n<> u<75> t<Expression> p<76> c<74> l<3:29> el<3:40>
                        n<> u<74> t<Primary> p<75> c<73> l<3:29> el<3:40>
                          n<> u<73> t<Primary_literal> p<74> c<72> l<3:29> el<3:40>
                            n<8'b10101010> u<72> t<INT_CONST> p<73> l<3:29> el<3:40>
        n<> u<83> t<ENDMODULE> p<84> l<4:1> el<4:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect3/dut.sv:1:1: No timescale set for "t".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect3/dut.sv:1:1: Compile module "work@t".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              17
ContAssign                                             1
Design                                                 1
LogicTypespec                                          1
LogicVar                                               1
Module                                                 1
PartSelect                                             1
Range                                                  6
RefTypespec                                            1
VarSelect                                              1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelect3/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@t (work@t), file:${SURELOG_DIR}/tests/PartSelect3/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@t
  |vpiVariables:
  \_LogicVar: (work@t.state_d), line:2:23, endln:2:30
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/PartSelect3/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@t.state_d), line:2:1, endln:2:22
      |vpiParent:
      \_LogicVar: (work@t.state_d), line:2:23, endln:2:30
      |vpiFullName:work@t.state_d
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:22
    |vpiName:state_d
    |vpiFullName:work@t.state_d
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@t.state_d), line:2:23, endln:2:30
  |vpiTypedef:
  \_LogicTypespec: , line:2:1, endln:2:22
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/PartSelect3/dut.sv, line:1:1, endln:4:10
    |vpiRange:
    \_Range: , line:2:7, endln:2:12
      |vpiParent:
      \_LogicTypespec: , line:2:1, endln:2:22
      |vpiLeftRange:
      \_Constant: , line:2:8, endln:2:9
        |vpiParent:
        \_Range: , line:2:7, endln:2:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:10, endln:2:11
        |vpiParent:
        \_Range: , line:2:7, endln:2:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:2:12, endln:2:17
      |vpiParent:
      \_LogicTypespec: , line:2:1, endln:2:22
      |vpiLeftRange:
      \_Constant: , line:2:13, endln:2:14
        |vpiParent:
        \_Range: , line:2:12, endln:2:17
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:15, endln:2:16
        |vpiParent:
        \_Range: , line:2:12, endln:2:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:2:17, endln:2:22
      |vpiParent:
      \_LogicTypespec: , line:2:1, endln:2:22
      |vpiLeftRange:
      \_Constant: , line:2:18, endln:2:19
        |vpiParent:
        \_Range: , line:2:17, endln:2:22
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:20, endln:2:21
        |vpiParent:
        \_Range: , line:2:17, endln:2:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:1, endln:2:22
  |vpiImportTypespec:
  \_LogicVar: (work@t.state_d), line:2:23, endln:2:30
  |vpiDefName:work@t
  |vpiContAssign:
  \_ContAssign: , line:3:8, endln:3:40
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/PartSelect3/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Constant: , line:3:29, endln:3:40
      |vpiParent:
      \_ContAssign: , line:3:8, endln:3:40
      |vpiDecompile:8'b10101010
      |vpiSize:8
      |BIN:10101010
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@t.state_d), line:3:8, endln:3:26
      |vpiParent:
      \_ContAssign: , line:3:8, endln:3:40
      |vpiName:state_d
      |vpiFullName:work@t.state_d
      |vpiActual:
      \_LogicVar: (work@t.state_d), line:2:23, endln:2:30
      |vpiIndex:
      \_Constant: , line:3:16, endln:3:17
        |vpiParent:
        \_VarSelect: (work@t.state_d), line:3:8, endln:3:26
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:3:19, endln:3:20
        |vpiParent:
        \_VarSelect: (work@t.state_d), line:3:8, endln:3:26
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiIndex:
      \_PartSelect: state_d (work@t.state_d), line:3:22, endln:3:25
        |vpiParent:
        \_ContAssign: , line:3:8, endln:3:40
        |vpiName:state_d
        |vpiFullName:work@t.state_d
        |vpiDefName:state_d
        |vpiActual:
        \_LogicVar: (work@t.state_d), line:2:23, endln:2:30
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:3:22, endln:3:23
          |vpiParent:
          \_PartSelect: state_d (work@t.state_d), line:3:22, endln:3:25
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:3:24, endln:3:25
          |vpiParent:
          \_PartSelect: state_d (work@t.state_d), line:3:22, endln:3:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
