library ieee;
use ieee.std_logic_1164.all;

entity eitbit_par_register is
port( rset : in std_logic;
      en : in std_logic;
		clk : in std_logic;
		data : in std_logic_vector(7 downto 0);
		q : out std_logic_vector(7 downto 0));
		end eitbit_par_register;
		
		architecture behav of eitbit_par_register is
		
	begin 
	
	process(rset, en, clk)
	begin
	if(rset = '1') then
	q <= "00000000";
	elsif(en = '1') then
	if(clk'event and clk = '1') then
	q <= data;
	end if;
	end if;
	
	end process;
	
	end behav;