// Seed: 1682928738
module module_0 (
    input wand id_0,
    input wire id_1,
    input wire id_2,
    output supply0 id_3,
    input tri id_4,
    output tri0 id_5,
    input wire id_6,
    output tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wire id_11,
    input wor id_12,
    input supply1 id_13
    , id_47,
    input tri1 id_14,
    output tri0 id_15,
    input wand id_16,
    input tri1 id_17,
    output supply0 id_18,
    input supply0 id_19,
    output wire id_20,
    output wire id_21,
    input wand id_22,
    input supply1 id_23,
    input supply1 id_24,
    output supply1 id_25,
    input wire id_26,
    output wand id_27,
    input wor id_28
    , id_48,
    input tri id_29,
    input tri module_0,
    input supply1 id_31,
    input supply0 id_32,
    output tri1 id_33,
    output uwire id_34,
    output tri id_35,
    input tri id_36,
    output tri id_37,
    input tri1 id_38,
    input tri0 id_39,
    output uwire id_40,
    input tri1 id_41,
    output tri id_42,
    output tri0 id_43,
    input wor id_44,
    input wor id_45
);
endmodule
module module_0 (
    input wor id_0,
    output wor id_1,
    output wand id_2,
    output tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    input tri1 id_10,
    output tri module_1,
    output wire id_12,
    output supply0 id_13,
    input supply0 id_14,
    output uwire id_15,
    output logic id_16,
    input uwire id_17,
    input supply1 id_18,
    input tri id_19,
    input uwire id_20,
    input wire id_21,
    input wand id_22,
    output logic id_23,
    output tri1 id_24,
    output supply0 id_25,
    input supply1 id_26,
    input wand id_27
    , id_34,
    input supply0 id_28,
    output uwire id_29,
    input tri0 id_30,
    input tri id_31,
    output tri0 id_32
);
  always @(posedge -1'b0) begin : LABEL_0
    $clog2(36);
    ;
    if ((1)) id_16 <= id_0;
    else begin : LABEL_1
      id_23 = -1 - -1;
      SystemTFIdentifier;
    end
  end
  module_0 modCall_1 (
      id_4,
      id_28,
      id_7,
      id_3,
      id_9,
      id_29,
      id_14,
      id_15,
      id_27,
      id_0,
      id_17,
      id_9,
      id_28,
      id_0,
      id_19,
      id_25,
      id_7,
      id_14,
      id_13,
      id_9,
      id_12,
      id_15,
      id_26,
      id_30,
      id_31,
      id_13,
      id_27,
      id_1,
      id_28,
      id_27,
      id_4,
      id_19,
      id_18,
      id_15,
      id_1,
      id_1,
      id_30,
      id_1,
      id_31,
      id_17,
      id_3,
      id_28,
      id_24,
      id_32,
      id_30,
      id_7
  );
endmodule
