#!/usr/bin/env python3
"""
FPGAå®Œå…¨è¨ºæ–­ãƒ„ãƒ¼ãƒ« - ã‚ˆã‚Šè©³ç´°ãªèª¿æŸ»
"""

import serial
import time

def comprehensive_fpga_diagnosis():
    """åŒ…æ‹¬çš„ãªFPGAè¨ºæ–­"""
    print("ğŸ”¬ FPGAå®Œå…¨è¨ºæ–­é–‹å§‹")
    print("=" * 60)
    
    try:
        with serial.Serial('COM3', 115200, timeout=3) as ser:
            print("âœ… COM3æ¥ç¶šæˆåŠŸ")
            
            # 1. ç©ºã®ãƒãƒƒãƒ•ã‚¡ã‚¯ãƒªã‚¢
            print("\nğŸ§¹ ãƒãƒƒãƒ•ã‚¡ã‚¯ãƒªã‚¢")
            ser.reset_input_buffer()
            ser.reset_output_buffer()
            time.sleep(0.5)
            
            # 2. åŸºæœ¬çš„ãªå˜ä¸€ãƒã‚¤ãƒˆé€ä¿¡ãƒ†ã‚¹ãƒˆ
            print("\nğŸ“¡ åŸºæœ¬é€ä¿¡ãƒ†ã‚¹ãƒˆ")
            single_bytes = [0x00, 0xFF, 0xA5, 0x5A, 0xAD]
            
            for test_byte in single_bytes:
                print(f"  é€ä¿¡: 0x{test_byte:02X}")
                ser.write(bytes([test_byte]))
                time.sleep(0.2)
                
                response = ser.read(20)
                if response:
                    response_list = list(response)
                    print(f"  å—ä¿¡: {' '.join(f'0x{b:02X}' for b in response_list)}")
                else:
                    print("  å—ä¿¡: ãªã—")
                
                time.sleep(0.3)
            
            # 3. ãƒ—ãƒ­ãƒˆã‚³ãƒ«ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ†ã‚¹ãƒˆï¼ˆè¤‡æ•°ãƒ‘ã‚¿ãƒ¼ãƒ³ï¼‰
            print(f"\nğŸ“‹ ãƒ—ãƒ­ãƒˆã‚³ãƒ«ãƒ•ãƒ¬ãƒ¼ãƒ è¨ºæ–­")
            
            # ç•°ãªã‚‹ã‚¢ãƒ‰ãƒ¬ã‚¹ãƒ‘ã‚¿ãƒ¼ãƒ³ã§ãƒ†ã‚¹ãƒˆ
            test_cases = [
                {"addr": 0x00000000, "desc": "ã‚¼ãƒ­ã‚¢ãƒ‰ãƒ¬ã‚¹"},
                {"addr": 0x00001000, "desc": "ãƒ™ãƒ¼ã‚¹ã‚¢ãƒ‰ãƒ¬ã‚¹"},
                {"addr": 0x00001004, "desc": "ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ãƒ¬ã‚¸ã‚¹ã‚¿"},
                {"addr": 0xFFFFFFFF, "desc": "æœ€å¤§ã‚¢ãƒ‰ãƒ¬ã‚¹"}
            ]
            
            for case in test_cases:
                addr = case["addr"]
                desc = case["desc"]
                
                print(f"\n  ğŸ“ {desc} (0x{addr:08X})")
                
                # ãƒ•ãƒ¬ãƒ¼ãƒ æ§‹ç¯‰ï¼ˆæ­£ç¢ºãªCRCè¨ˆç®—ï¼‰
                frame_data = [0xA5, 0x00]  # SOF + CMD_READ
                frame_data.extend([(addr >> (8*i)) & 0xFF for i in range(4)])  # ã‚¢ãƒ‰ãƒ¬ã‚¹(ãƒªãƒˆãƒ«ã‚¨ãƒ³ãƒ‡ã‚£ã‚¢ãƒ³)
                
                # CRC-8è¨ˆç®—
                crc = 0x00
                for byte in frame_data:
                    crc ^= byte
                    for _ in range(8):
                        if crc & 0x80:
                            crc = (crc << 1) ^ 0x07
                        else:
                            crc = crc << 1
                        crc &= 0xFF
                
                frame_data.append(crc)
                
                print(f"    é€ä¿¡: {' '.join(f'0x{b:02X}' for b in frame_data)}")
                
                # ãƒãƒƒãƒ•ã‚¡ã‚¯ãƒªã‚¢
                ser.reset_input_buffer()
                
                # é€ä¿¡
                ser.write(bytes(frame_data))
                time.sleep(0.5)  # ååˆ†ãªå¾…æ©Ÿæ™‚é–“
                
                # å¿œç­”å—ä¿¡
                response = ser.read(50)
                
                if response:
                    response_list = list(response)
                    print(f"    å—ä¿¡: {' '.join(f'0x{b:02X}' for b in response_list)}")
                    
                    # è©³ç´°åˆ†æ
                    if len(response_list) >= 2:
                        sof_rx = response_list[0]
                        status_rx = response_list[1]
                        
                        print(f"    åˆ†æ:")
                        print(f"      SOF: 0x{sof_rx:02X} {'âœ…' if sof_rx == 0x5A else 'âŒ'}")
                        print(f"      STATUS: 0x{status_rx:02X} {'âœ…' if status_rx in [0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07] else 'âŒ'}")
                        
                        # ãƒ‘ã‚¿ãƒ¼ãƒ³åˆ†æ
                        if sof_rx == 0xAD and status_rx == 0x82:
                            print(f"      âš ï¸  å›ºå®šãƒ‘ã‚¿ãƒ¼ãƒ³æ¤œå‡º: FPGAæœªå‹•ä½œã®å¯èƒ½æ€§")
                        elif len(response_list) == 4 and response_list == [0xAD, 0x82, 0x40, 0xD5]:
                            print(f"      ğŸš¨ å®Œå…¨ã«åŒä¸€ã®å›ºå®šå¿œç­”: ãƒ—ãƒ­ãƒˆã‚³ãƒ«å‡¦ç†åœæ­¢")
                
                else:
                    print(f"    å—ä¿¡: ãªã— (ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ)")
                
                time.sleep(1.0)
            
            # 4. ãƒãƒƒãƒ•ã‚¡çŠ¶æ…‹ã®æœ€çµ‚ç¢ºèª
            print(f"\nğŸ” æœ€çµ‚ãƒãƒƒãƒ•ã‚¡ç¢ºèª")
            ser.reset_input_buffer()
            time.sleep(0.1)
            remaining = ser.read(100)
            if remaining:
                print(f"ãƒãƒƒãƒ•ã‚¡æ®‹å­˜ãƒ‡ãƒ¼ã‚¿: {' '.join(f'0x{b:02X}' for b in remaining)}")
            else:
                print("ãƒãƒƒãƒ•ã‚¡ã‚¯ãƒªã‚¢")
            
    except Exception as e:
        print(f"âŒ è¨ºæ–­ã‚¨ãƒ©ãƒ¼: {e}")
    
    print("\n" + "=" * 60)
    print("ğŸ”¬ å®Œå…¨è¨ºæ–­çµ‚äº†")

if __name__ == "__main__":
    comprehensive_fpga_diagnosis()