{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652284015328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652284015329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 18:46:55 2022 " "Processing started: Wed May 11 18:46:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652284015329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284015329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284015329 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1652284015804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycle " "Found entity 1: SingleCycle" {  } { { "SingleCycle.bdf" "" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file syncmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncMemory " "Found entity 1: SyncMemory" {  } { { "SyncMemory.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/SyncMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycledecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecycledecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleDecoder " "Found entity 1: SingleCycleDecoder" {  } { { "SingleCycleDecoder.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/SingleCycleDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleController " "Found entity 1: SingleCycleController" {  } { { "SingleCycleController.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/SingleCycleController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_rwe.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_rwe.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_RWE " "Found entity 1: Reg_RWE" {  } { { "Reg_RWE.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/Reg_RWE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Mux4x1.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x2 " "Found entity 1: Mux2x2" {  } { { "Mux2x2.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/Mux2x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/Mux2x1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16x1 " "Found entity 1: Mux16x1" {  } { { "Mux16x1.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/Mux16x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_o.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_o.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_O " "Found entity 1: FullAdder_O" {  } { { "FullAdder_O.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/FullAdder_O.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4x16_cond.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4x16_cond.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder4x16_Cond " "Found entity 1: Decoder4x16_Cond" {  } { { "Decoder4x16_Cond.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/Decoder4x16_Cond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantvaluegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file constantvaluegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConstantValueGenerator " "Found entity 1: ConstantValueGenerator" {  } { { "ConstantValueGenerator.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/ConstantValueGenerator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "BarrelShifter.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/BarrelShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file asyncmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncMemory " "Found entity 1: AsyncMemory" {  } { { "AsyncMemory.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/AsyncMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652284024771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284024771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycle " "Elaborating entity \"SingleCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652284024808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:inst81 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:inst81\"" {  } { { "SingleCycle.bdf" "inst81" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 152 2536 2728 264 "inst81" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleCycleController SingleCycleController:inst78 " "Elaborating entity \"SingleCycleController\" for hierarchy \"SingleCycleController:inst78\"" {  } { { "SingleCycle.bdf" "inst78" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { -160 -392 -160 48 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleCycleDecoder SingleCycleController:inst78\|SingleCycleDecoder:SingleCycleDecoder_inst0 " "Elaborating entity \"SingleCycleDecoder\" for hierarchy \"SingleCycleController:inst78\|SingleCycleDecoder:SingleCycleDecoder_inst0\"" {  } { { "SingleCycleController.v" "SingleCycleDecoder_inst0" { Text "D:/EE/EE446/Lab3/SingleCycle/SingleCycleController.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst90 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst90\"" {  } { { "SingleCycle.bdf" "inst90" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 120 1648 1840 232 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_O ALU:inst90\|FullAdder_O:FullAdder_O_0 " "Elaborating entity \"FullAdder_O\" for hierarchy \"ALU:inst90\|FullAdder_O:FullAdder_O_0\"" {  } { { "ALU.v" "FullAdder_O_0" { Text "D:/EE/EE446/Lab3/SingleCycle/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst97 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst97\"" {  } { { "SingleCycle.bdf" "inst97" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 136 1056 1256 312 "inst97" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder4x16_Cond RegisterFile:inst97\|Decoder4x16_Cond:Decoder4x16_Cond_WE " "Elaborating entity \"Decoder4x16_Cond\" for hierarchy \"RegisterFile:inst97\|Decoder4x16_Cond:Decoder4x16_Cond_WE\"" {  } { { "RegisterFile.v" "Decoder4x16_Cond_WE" { Text "D:/EE/EE446/Lab3/SingleCycle/RegisterFile.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_RWE RegisterFile:inst97\|Reg_RWE:Reg_RWE_1 " "Elaborating entity \"Reg_RWE\" for hierarchy \"RegisterFile:inst97\|Reg_RWE:Reg_RWE_1\"" {  } { { "RegisterFile.v" "Reg_RWE_1" { Text "D:/EE/EE446/Lab3/SingleCycle/RegisterFile.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16x1 RegisterFile:inst97\|Mux16x1:Mux16x1_DO1 " "Elaborating entity \"Mux16x1\" for hierarchy \"RegisterFile:inst97\|Mux16x1:Mux16x1_DO1\"" {  } { { "RegisterFile.v" "Mux16x1_DO1" { Text "D:/EE/EE446/Lab3/SingleCycle/RegisterFile.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 RegisterFile:inst97\|Mux16x1:Mux16x1_DO1\|Mux4x1:Mux4x1_inst1 " "Elaborating entity \"Mux4x1\" for hierarchy \"RegisterFile:inst97\|Mux16x1:Mux16x1_DO1\|Mux4x1:Mux4x1_inst1\"" {  } { { "Mux16x1.v" "Mux4x1_inst1" { Text "D:/EE/EE446/Lab3/SingleCycle/Mux16x1.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:inst91 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:inst91\"" {  } { { "SingleCycle.bdf" "inst91" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 88 792 984 200 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncMemory AsyncMemory:inst98 " "Elaborating entity \"AsyncMemory\" for hierarchy \"AsyncMemory:inst98\"" {  } { { "SingleCycle.bdf" "inst98" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 136 56 400 216 "inst98" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024834 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 AsyncMemory.v(9) " "Net \"rom.data_a\" at AsyncMemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "AsyncMemory.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/AsyncMemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652284024834 "|AsyncMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 AsyncMemory.v(9) " "Net \"rom.waddr_a\" at AsyncMemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "AsyncMemory.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/AsyncMemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652284024834 "|AsyncMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 AsyncMemory.v(9) " "Net \"rom.we_a\" at AsyncMemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "AsyncMemory.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/AsyncMemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652284024834 "|AsyncMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_RWE Reg_RWE:PC " "Elaborating entity \"Reg_RWE\" for hierarchy \"Reg_RWE:PC\"" {  } { { "SingleCycle.bdf" "PC" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 136 -168 24 248 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:inst84 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:inst84\"" {  } { { "SingleCycle.bdf" "inst84" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 136 -416 -224 248 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_O FullAdder_O:inst99 " "Elaborating entity \"FullAdder_O\" for hierarchy \"FullAdder_O:inst99\"" {  } { { "SingleCycle.bdf" "inst99" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 328 152 344 440 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstantValueGenerator ConstantValueGenerator:inst95 " "Elaborating entity \"ConstantValueGenerator\" for hierarchy \"ConstantValueGenerator:inst95\"" {  } { { "SingleCycle.bdf" "inst95" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 344 -40 128 424 "inst95" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ConstantValueGenerator.v(21) " "Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (5)" {  } { { "ConstantValueGenerator.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/ConstantValueGenerator.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652284024838 "|SingleCycle|ConstantValueGenerator:inst95"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstantValueGenerator ConstantValueGenerator:inst94 " "Elaborating entity \"ConstantValueGenerator\" for hierarchy \"ConstantValueGenerator:inst94\"" {  } { { "SingleCycle.bdf" "inst94" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 104 552 720 184 "inst94" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConstantValueGenerator.v(21) " "Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (4)" {  } { { "ConstantValueGenerator.v" "" { Text "D:/EE/EE446/Lab3/SingleCycle/ConstantValueGenerator.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652284024838 "|SingleCycle|ConstantValueGenerator:inst94"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:inst89 " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:inst89\"" {  } { { "SingleCycle.bdf" "inst89" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 272 1648 1904 352 "inst89" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst93 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst93\"" {  } { { "SingleCycle.bdf" "inst93" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 392 1032 1280 472 "inst93" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncMemory SyncMemory:inst96 " "Elaborating entity \"SyncMemory\" for hierarchy \"SyncMemory:inst96\"" {  } { { "SingleCycle.bdf" "inst96" { Schematic "D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf" { { 152 2208 2496 264 "inst96" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284024842 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SyncMemory:inst96\|memory " "RAM logic \"SyncMemory:inst96\|memory\" is uninferred due to asynchronous read logic" {  } { { "SyncMemory.v" "memory" { Text "D:/EE/EE446/Lab3/SingleCycle/SyncMemory.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652284025286 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652284025286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652284027979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "227 " "227 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652284030093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652284030313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652284030313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2641 " "Implemented 2641 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652284030472 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652284030472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2608 " "Implemented 2608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652284030472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652284030472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652284030489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 18:47:10 2022 " "Processing ended: Wed May 11 18:47:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652284030489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652284030489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652284030489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652284030489 ""}
