[Files List]
C:\Aldec\Active-HDL-Student-Edition\vlib\std/src/standard.vhd=S
D:\Github_or_Gitlab\MY_Github\Engineering_Academics\Verilog_HDL_and_FPGA_Workshop/src/FullAdder.v=S
