# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
# File: C:\Users\amorgra\OneDrive - UPV\2-A\FSD\Entregables\FSD_E23\MoraGras_VillenaJimenez_FSD_E2E3.csv
# Generated on: Mon Dec 13 19:41:16 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLK,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
CLK_ENA,Input,PIN_AB28,5,B5_N1,PIN_E17,,,,,,
CUENTA[5],Output,,,,PIN_H21,,,,,,
CUENTA[4],Output,,,,PIN_G16,,,,,,
CUENTA[3],Output,,,,PIN_G22,,,,,,
CUENTA[2],Output,,,,PIN_J19,,,,,,
CUENTA[1],Output,,,,PIN_H19,,,,,,
CUENTA[0],Output,,,,PIN_H17,,,,,,
Gcars,Output,PIN_F17,7,B7_N2,PIN_F17,2.5 V,,,,,
Gpedes,Output,PIN_E21,7,B7_N0,PIN_E21,2.5 V,,,,,
RSTn,Input,PIN_AC28,5,B5_N2,PIN_AC28,2.5 V,,,,,
Rcars,Output,PIN_H15,7,B7_N2,PIN_H15,2.5 V,,,,,
Rpedes,Output,PIN_G19,7,B7_N2,PIN_G19,2.5 V,,,,,
SEM_LOADn,Input,PIN_AC27,5,B5_N2,PIN_AC27,2.5 V,,,,,
SEM_P[5],Input,,,,PIN_J16,,,,,,
SEM_P[4],Input,,,,PIN_G20,,,,,,
SEM_P[3],Input,,,,PIN_G18,,,,,,
SEM_P[2],Input,,,,PIN_G21,,,,,,
SEM_P[1],Input,,,,PIN_B18,,,,,,
SEM_P[0],Input,,,,PIN_A18,,,,,,
TC_CUENTA,Output,,,,PIN_J17,,,,,,
