# Wed Jun  5 19:50:18 2024


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_lanesconnection.vhd":6:7:6:33|Found compile point of type hard on View view:work.Transceiver_LanesConnection(rtl) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\communication\communication.v":9:7:9:19|Found compile point of type hard on View view:work.Communication(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Wed Jun  5 19:50:20 2024
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_lanesconnection.vhd":6:7:6:33|Old database up-to-date, remapping Compile point view:work.Transceiver_LanesConnection(rtl) unnecessary 
Mapping Top as a separate process
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\communication\communication.v":9:7:9:19|Old database up-to-date, remapping Compile point view:work.Communication(verilog) unnecessary 
MCP Status: 1 jobs running

@N: MF106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\top\top.v":9:7:9:9|Mapping Top level view:work.Top(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 236MB peak: 299MB)

@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_c4_corefifo_c4_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_c10_corefifo_c10_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_c10_corefifo_c10_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo.v":1110:3:1110:8|Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":502:12:502:15|ROM decode_vector_16[12:0] (in view: work.Command_Decoder(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":502:12:502:15|Found ROM decode_vector_16[12:0] (in view: work.Command_Decoder(rtl)) with 27 words by 13 bits.
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd":36:8:36:11|ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd":36:8:36:11|ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\sample_ram_block_decoder.vhd":36:8:36:11|Found ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) with 2 words by 16 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 244MB peak: 299MB)

@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[2] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_8[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[3] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[2] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_16[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[3] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[2] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[3] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_12[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_20[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_24[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[3] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_28[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[3] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[1] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\test_generator_for_lanes.vhd":57:8:57:9|Removing instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[4] because it is equivalent to instance Data_Block_0.Test_Generator_for_Lanes_0.Test_Counter.Test_Data_Array_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state_reg[0:5] (in view: work.AnalyzInCirc_Controler_12(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":66:8:66:9|Found counter in view:work.AnalyzInCirc_FIFO_12_8_256_Top(rtl) instance WR_INDEX[7:3] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":66:8:66:9|Found counter in view:work.AnalyzInCirc_FIFO_12_8_256_Top(rtl) instance RD_INDEX[7:0] 
@N: MF135 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|RAM fifo_data_data[11:0] (in view: work.AnalyzInCirc_FIFO_12_8_256_Top(rtl)) is 256 words by 12 bits.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram255_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram255_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram255_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram254_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram254_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram254_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram253_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram253_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram253_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram252_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram252_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram252_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram251_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram251_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram251_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram250_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram250_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram250_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram249_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram249_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram249_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram248_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram248_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram248_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram247_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram247_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram247_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram246_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram246_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram246_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram245_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram245_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram245_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram244_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram244_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram244_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram243_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram243_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram243_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram242_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram242_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram242_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram241_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram241_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram241_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram240_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram240_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram240_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram239_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram239_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram239_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram238_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram238_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram238_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram237_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram237_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram237_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram236_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram236_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram236_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram235_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram235_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram235_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram234_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram234_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram234_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram233_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram233_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram233_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram232_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram232_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram232_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram231_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram231_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram231_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram230_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram230_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram230_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram229_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram229_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram229_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram228_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram228_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram228_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram227_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram227_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram227_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram226_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram226_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram226_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram225_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram225_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram225_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram224_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram224_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram224_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram223_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram223_[10] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram223_[9] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing sequential instance ram222_[11] (in view: work.SYNRAM256X12(decomp)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top\Top.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":66:8:66:9|Found counter in view:work.AnalyzInCirc_FIFO_12_8_256_Top_0(rtl) instance WR_INDEX[7:3] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":66:8:66:9|Found counter in view:work.AnalyzInCirc_FIFO_12_8_256_Top_0(rtl) instance RD_INDEX[7:0] 
@N: MF135 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|RAM fifo_data_data[11:0] (in view: work.AnalyzInCirc_FIFO_12_8_256_Top_0(rtl)) is 256 words by 12 bits.
Encoding state machine state_reg[0:5] (in view: work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd":195:8:195:9|Found counter in view:work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top(rtl) instance fsm_timer[9:0] 
Encoding state machine state_reg[0:5] (in view: work.Clock_Switch_1(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_switch.vhd":117:8:117:9|Found counter in view:work.Clock_Switch_1(rtl) instance fsm_timer[11:0] 
Encoding state machine state_reg[0:5] (in view: work.Clock_Controller(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_controller.vhd":202:8:202:9|Removing instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[3] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state_reg[0:5] (in view: work.Clock_Switch_0(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\clock_switch.vhd":117:8:117:9|Found counter in view:work.Clock_Switch_0(rtl) instance fsm_timer[11:0] 
Encoding state machine state_reg[0:5] (in view: work.Reset_Controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\reset_controler.vhd":392:8:392:9|Found counter in view:work.Reset_Controler(rtl) instance Counter_INT_PULSE[15:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\reset_controler.vhd":356:8:356:9|Found counter in view:work.Reset_Controler(rtl) instance Counter_EXT_PULSE[15:0] 
Encoding state machine state_reg[0:5] (in view: work.REGISTERS(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: FX403 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\registers.vhd":28:11:28:16|Property "block_ram" or "no_rw_check" found for RAM memory[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\registers.vhd":28:11:28:16|RAM memory[7:0] (in view: work.REGISTERS(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state_reg[0:5] (in view: work.gpio_controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\gpio_controler.vhd":455:8:455:9|Found counter in view:work.gpio_controler(rtl) instance Counter_PULSE[31:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\gpio_controler.vhd":387:8:387:9|Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_RISING_COUNTER[15:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\gpio_controler.vhd":387:8:387:9|Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_FALLING_COUNTER[15:0] 
Encoding state machine state_reg[0:9] (in view: work.Command_Decoder(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":681:8:681:9|Found counter in view:work.Command_Decoder(rtl) instance counter[31:0] 
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[39] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_status_err. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[18] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[22] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[23] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[24] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[25] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[26] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[27] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[28] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[29] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[30] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[31] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_CDb. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[3] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[4] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[5] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[6] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[7] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[8] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[9] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[10] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[11] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[12] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[13] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[14] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[15] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[16] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[17] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[0] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[1] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[2] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[19] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[20] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":457:8:457:9|Removing instance Controler_0.Command_Decoder_0.cmd_data[21] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state_reg[0:4] (in view: work.Answer_Encoder(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[0:2] (in view: work.work_spi_master_behavioural_24_5_1_data_lengthdivider_Top(behavioural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\spi_master.vhd":49:4:49:5|Found counter in view:work.work_spi_master_behavioural_24_5_1_data_lengthdivider_Top(behavioural) instance clk_toggles[5:0] 
Encoding state machine state_reg[0:4] (in view: work.ADI_SPI_Top(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd":59:8:59:9|Found counter in view:work.ADI_SPI_Top(rtl) instance data_counter[31:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\adi_spi.vhd":59:8:59:9|Found counter in view:work.ADI_SPI_Top(rtl) instance addr_counter[31:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":644:3:644:8|Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memraddr_r[13:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":628:3:628:8|Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memwaddr_r[13:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v":644:3:644:8|Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memraddr_r[13:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v":628:3:628:8|Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memwaddr_r[13:0] 
Encoding state machine state_reg[0:3] (in view: work.Trigger_Main(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd":267:8:267:9|There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_main.vhd":404:8:404:9|Found counter in view:work.Trigger_Main(rtl) instance SampleTactCounter[31:0] 
Encoding state machine state_reg[0:5] (in view: work.Trigger_Control(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd":423:8:423:9|Found counter in view:work.Trigger_Control(rtl) instance Counter_Processed_Events[31:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\trigger_control.vhd":423:8:423:9|Found counter in view:work.Trigger_Control(rtl) instance Counter_Incoming_Events[31:0] 
Encoding state machine state_reg[0:6] (in view: work.FIFOs_Reader(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":611:8:611:9|Found counter in view:work.FIFOs_Reader(rtl) instance BlockF_Counter[7:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":565:8:565:9|Found counter in view:work.FIFOs_Reader(rtl) instance Event_Size_Counter[19:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":515:8:515:9|Found counter in view:work.FIFOs_Reader(rtl) instance Sample_RAM_W_Address_Unsigned[16:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\fifos_reader.vhd":539:8:539:9|Found counter in view:work.FIFOs_Reader(rtl) instance Event_RAM_W_Address_Integer[9:0] 
@N: MO230 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\datarammanage.vhd":78:8:78:9|Found up-down counter in view:work.DataRamManage(arch) instance CountOfSampleWord[127:0]  
@N: MO230 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\datarammanage.vhd":50:8:50:9|Found up-down counter in view:work.DataRamManage(arch) instance CountOfEventWord[31:0]  
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":230:8:230:9|Found counter in view:work.Communication_Builder(rtl) instance fsm_timer[7:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":945:8:945:9|Found counter in view:work.Communication_Builder(rtl) instance Frame_Counter[5:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":874:8:874:9|Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Order_Unsigned[19:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":874:8:874:9|Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Address_Unsigned[17:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":986:4:986:5|Found counter in view:work.Communication_Builder(rtl) instance Packet_Counter[19:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":848:8:848:9|Found counter in view:work.Communication_Builder(rtl) instance Event_RAM_R_Address_Integer[9:0] 
@N: MF179 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\communication_builder.vhd":234:15:234:37|Found 14 by 14 bit equality operator ('==') un1_state_reg_4 (in view: work.Communication_Builder(rtl))
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v":668:12:668:17|Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.wptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v":686:12:686:17|Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.rptr[10:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v":840:12:840:17|Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memraddr_r[9:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\corefifo_c10\corefifo_c10_0\rtl\vlog\core\corefifo_async.v":823:12:823:17|Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memwaddr_r[9:0] 
Encoding state machine state_reg[0:5] (in view: work.EXT_Signals_Controller(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.work_transceiver_controller_rtl_6_1_g_NumberOfLanes(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd":256:8:256:9|Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd":256:8:256:9|Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd":256:8:256:9|Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd":256:8:256:9|Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\transceiver_controller.vhd":256:8:256:9|Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state_reg[0:5] (in view: work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd":195:8:195:9|Found counter in view:work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2(rtl) instance fsm_timer[9:0] 
Encoding state machine Communication_Controler_0.state_reg[0:5] (in view: work.Communication(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[0:7] (in view: work.Communication(verilog))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine USB_3_Protocol_0.Communication_TX_Arbiter2_0.state_reg[0:6] (in view: work.Communication(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine UART_Protocol_1.Communication_TX_Arbiter2_0.state_reg[0:6] (in view: work.Communication(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine UART_Protocol_0.Communication_TX_Arbiter2_0.state_reg[0:6] (in view: work.Communication(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 300MB peak: 303MB)

@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing instance FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing instance FifoInst_GEN\.3\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing instance FifoInst_GEN\.4\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing instance FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing instance FifoInst_GEN\.2\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\analyzincirc_fifo.vhd":35:11:35:24|Removing instance FifoInst_GEN\.5\.inst_AnalyzInCirc_FIFO_2.fifo_data_data (in view: work.AnalyzInCirc_Top(rtl)) because it does not drive other instances.
Auto Dissolve of COREFIFO_C4_0_2.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_1.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_2.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_1.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
Auto Dissolve of COREFIFO_C4_0.COREFIFO_C4_0.genblk16\.fifo_corefifo_sync_scntr (inst of view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog))
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd":155:8:155:9|Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd":155:8:155:9|Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd":155:8:155:9|Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd":155:8:155:9|Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\ctrlbus_handshake.vhd":155:8:155:9|Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd":28:12:28:13|Removing instance AnalyzatorInCircuit_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[0] because it is equivalent to instance Data_Block_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\synchronizer.vhd":28:12:28:13|Removing instance Data_Block_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[1] because it is equivalent to instance AnalyzatorInCircuit_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 317MB peak: 317MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 431MB peak: 458MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:38s; Memory used current: 446MB peak: 458MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:03s; Memory used current: 453MB peak: 458MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:04s; Memory used current: 453MB peak: 458MB)

@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":502:12:502:15|ROM Controler_0.Command_Decoder_0.Has_Answer_2 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":502:12:502:15|ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":502:12:502:15|ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\hdl\command_decoder.vhd":502:12:502:15|Found ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) with 27 words by 1 bit.

Finished preparing to map (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:15s; Memory used current: 433MB peak: 458MB)


Finished technology mapping (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:19s; Memory used current: 463MB peak: 481MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:21s		    -9.93ns		34668 /     21737
   2		0h:01m:23s		    -9.58ns		34483 /     21737

   3		0h:01m:31s		    -9.57ns		34484 /     21737
   4		0h:01m:31s		    -9.57ns		34484 /     21737
   5		0h:01m:31s		    -9.57ns		34484 /     21737


   6		0h:01m:34s		    -9.58ns		34489 /     21737
   7		0h:01m:34s		    -9.58ns		34489 /     21737
@N: FP130 |Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_RxMainLinkController.Chain_arst1_i on CLKINT  I_10955 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:42s; CPU Time elapsed 0h:01m:42s; Memory used current: 480MB peak: 532MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:44s; CPU Time elapsed 0h:01m:44s; Memory used current: 493MB peak: 532MB)


Finished mapping Top
Multiprocessing finished at : Wed Jun  5 19:52:08 2024
Multiprocessing took 0h:01m:47s realtime, 0h:00m:03s cputime

Summary of Compile Points :
*************************** 
Name                            Status        Reason             Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_LanesConnection     Unchanged     -                  Wed Jun  5 18:26:54 2024     Wed Jun  5 18:28:47 2024     0h:01m:52s     0h:01m:53s     No            
Communication                   Unchanged     -                  Wed Jun  5 15:18:01 2024     Wed Jun  5 15:18:15 2024     0h:00m:13s     0h:00m:13s     No            
Top                             Remapped      Design changed     Wed Jun  5 19:50:23 2024     Wed Jun  5 19:52:08 2024     0h:01m:45s     0h:01m:45s     No            
=======================================================================================================================================================================
Total number of compile points: 3
===================================

Links to Compile point Reports:
******************************
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top\Top.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Communication\Communication.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Transceiver_LanesConnection\Transceiver_LanesConnection.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:01m:49s; CPU Time elapsed 0h:00m:04s; Memory used current: 383MB peak: 394MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:52s; CPU Time elapsed 0h:00m:07s; Memory used current: 494MB peak: 494MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
15 non-gated/non-generated clock tree(s) driving 3257 clock pin(s) of sequential element(s)
14 gated/generated clock tree(s) driving 30605 clock pin(s) of sequential element(s)
0 instances converted, 30605 sequential instances remain driven by gated/generated clocks

============================================================================================================================================== Non-Gated/Non-Generated Clocks ===============================================================================================================================================
Clock Tree ID     Driving Element                                                                                                                 Drive Element Type                   Fanout     Sample Instance                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0013       INBUF_DIFF_0_0                                                                                                                  INBUF_DIFF                           2          Synchronizer_0.Chain[0]                                                                                                    
@K:CKID0016       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0017       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0018       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0019       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0020       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0021       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       406        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0022       FTDI_CLK                                                                                                                        clock definition on port             251        Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.AF_DATA_Buffer[25]                                                 
@K:CKID0023       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0024       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0025       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0026       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0027       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0028       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     clock definition on XCVR_8B10B       94         Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0
@K:CKID0029       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160                                                                                 clock definition on OSC_RC160MHZ     4          Clock_Reset_0.PF_CLK_DIV_C2_0_0.PF_CLK_DIV_C2_0.I_CD                                                                       
=============================================================================================================================================================================================================================================================================================================================
========================================================================================================================================================================================================= Gated/Generated Clocks ==========================================================================================================================================================================================================
Clock Tree ID     Driving Element                                                                                                                                                 Drive Element Type                 Fanout     Sample Instance                                                                                                                                    Explanation                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0                                                                                                                PLL                                25566      Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain[0]                                                                                  No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0002       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                                                                                PLL                                3788       Clock_Reset_0.Clock_Switch_0.MUX_select_Register[0]                                                                                                No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0003       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0                                                                                                                PLL                                1047       Clock_Reset_0.Synchronizer_0.Chain[0]                                                                                                              No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0004       Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0                                                                                                                PLL                                2          Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[0]                                                                                No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0005       Clock_Reset_0.Clock_Switch_0.Clock_To_PLL_6                                                                                                                     CFG4                               1          Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0                                                                                                   No gated clock conversion method for cell cell:work.PLL 
@K:CKID0006       Clock_Reset_0.Clock_Switch_0_0.Clock_To_PLL_6                                                                                                                   CFG4                               1          Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0                                                                                                   No gated clock conversion method for cell cell:work.PLL 
@K:CKID0007       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0008       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0009       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0010       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0011       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0012       Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded_1_sqmuxa_3845_i     CFG4                               1          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]     No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0014       Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.I_CD                                                                                                              clock definition on ICB_CLKDIV     2          Transceiver_Main_0.Synchronizer_0_2.Chain[0]                                                                                                       No gated clock conversion method for cell cell:ACG4.SLE 
@K:CKID0015       Transceiver_Main_0.Transceiver_LanesConnection_0.CTRL_Clock                                                                                                     clock definition on port           192        Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN1                No gated clock conversion method for cell cell:ACG4.DFN1
===========================================================================================================================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:56s; CPU Time elapsed 0h:00m:11s; Memory used current: 159MB peak: 505MB)

Writing Analyst data base C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:02m:05s; CPU Time elapsed 0h:00m:19s; Memory used current: 421MB peak: 505MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:02m:22s; CPU Time elapsed 0h:00m:36s; Memory used current: 315MB peak: 505MB)


Finished Writing Netlists (Real Time elapsed 0h:02m:22s; CPU Time elapsed 0h:00m:36s; Memory used current: 315MB peak: 505MB)


Start final timing analysis (Real Time elapsed 0h:02m:25s; CPU Time elapsed 0h:00m:39s; Memory used current: 305MB peak: 505MB)

@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_vhdl\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 11.43ns 
@N: MT615 |Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 11.43ns 
@N: MT615 |Found clock FTDI_CLK with period 8.00ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 6.25ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 with period 181.25ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns 
@N: MT615 |Found clock Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns 
@W: MT420 |Found inferred clock PF_CCC_C9_PF_CCC_C9_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C9_0.PF_CCC_C9_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock Top|N_10_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_10.
@W: MT420 |Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_2_EXT_VectorSignals_5_inferred_clock[2] with period 10.00ns. Please declare a user-defined clock on net EXT_Signals_0.EXT_Signals_InputSwitch_0.EXT_InputsVectorSignals_net_0[2].
@W: MT420 |Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_3_EXT_VectorSignals_7_inferred_clock[3] with period 10.00ns. Please declare a user-defined clock on net EXT_Signals_0.EXT_Signals_InputSwitch_0.EXT_InputsVectorSignals_net_0[3].
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250_2.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4|N_530_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_530.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250_1.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250_0.
@W: MT420 |Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2250_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2250.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Jun  5 19:52:45 2024
#


Top view:               Top
Requested Frequency:    5.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.155

                                                                                                                                       Requested     Estimated      Requested     Estimated                 Clock                                                                    Clock                 
Starting Clock                                                                                                                         Frequency     Frequency      Period        Period        Slack       Type                                                                     Group                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                                  160.0 MHz     16.6 MHz       6.250         60.120        -2.155      generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup      
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                                                                  5.5 MHz       14.3 MHz       181.250       69.739        176.935     generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup      
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                               40.0 MHz      12.1 MHz       25.000        82.910        -1.655      generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup      
Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                             40.0 MHz      NA             25.000        NA            NA          generated (from Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK)     default_clkgroup      
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                                                                                    160.0 MHz     NA             6.250         NA            NA          declared                                                                 default_clkgroup      
EXT_Signals_InputSwitch|SwitchGen_GEN_2_EXT_VectorSignals_5_inferred_clock[2]                                                          100.0 MHz     NA             10.000        NA            NA          inferred                                                                 Inferred_clkgroup_0_5 
EXT_Signals_InputSwitch|SwitchGen_GEN_3_EXT_VectorSignals_7_inferred_clock[3]                                                          100.0 MHz     NA             10.000        NA            NA          inferred                                                                 Inferred_clkgroup_0_6 
FTDI_CLK                                                                                                                               125.0 MHz     13.0 MHz       8.000         76.954        4.088       declared                                                                 default_clkgroup      
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                        100.0 MHz     158.9 MHz      10.000        6.295         3.705       inferred                                                                 Inferred_clkgroup_0_2 
PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                        100.0 MHz     2974.4 MHz     10.000        0.336         9.664       inferred                                                                 Inferred_clkgroup_0_3 
PF_CCC_C9_PF_CCC_C9_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                        100.0 MHz     NA             10.000        NA            NA          inferred                                                                 Inferred_clkgroup_0_1 
Top|N_10_inferred_clock                                                                                                                100.0 MHz     2974.4 MHz     10.000        0.336         9.664       inferred                                                                 Inferred_clkgroup_0_4 
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz       11.429        37.902        6.850       declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz      11.429        3.897         7.531       declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz       11.429        37.902        6.850       declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz      11.429        3.897         7.531       declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz       11.429        37.902        6.850       declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz      11.429        3.897         7.531       declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz       11.429        37.902        6.850       declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz      11.429        3.897         7.531       declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz       11.429        37.902        6.850       declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz      11.429        3.897         7.531       declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     87.5 MHz      26.4 MHz       11.429        37.902        6.850       declared                                                                 default_clkgroup      
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     87.5 MHz      256.6 MHz      11.429        3.897         7.531       declared                                                                 default_clkgroup      
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2250_inferred_clock                                            100.0 MHz     NA             10.000        NA            NA          inferred                                                                 Inferred_clkgroup_0_12
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2250_inferred_clock                                            100.0 MHz     NA             10.000        NA            NA          inferred                                                                 Inferred_clkgroup_0_11
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2|N_2250_inferred_clock                                            100.0 MHz     NA             10.000        NA            NA          inferred                                                                 Inferred_clkgroup_0_10
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3|N_2_inferred_clock                                               100.0 MHz     NA             10.000        NA            NA          inferred                                                                 Inferred_clkgroup_0_9 
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4|N_530_inferred_clock                                             100.0 MHz     NA             10.000        NA            NA          inferred                                                                 Inferred_clkgroup_0_8 
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5|N_2250_inferred_clock                                            100.0 MHz     NA             10.000        NA            NA          inferred                                                                 Inferred_clkgroup_0_7 
System                                                                                                                                 100.0 MHz     925.9 MHz      10.000        1.080         8.920       system                                                                   system_clkgroup       
===========================================================================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform


@W: MT116 |Paths from clock (Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0:r) to clock (FTDI_CLK:r) are overconstrained because the required time of 0.25 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  
@W: MT116 |Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.71 ns is too small.  



Clock Relationships
*******************

Clocks                                                                                                                                                                                                                                                                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                                                                            Ending                                                                                                                              |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                                                              System                                                                                                                              |  10.000      8.920    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                                                              Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                               |  6.250       4.979    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                                                              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            |  25.000      22.907   |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  11.429      7.531    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  11.429      6.850    |  No paths    -      |  No paths    -      |  No paths    -    
Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                                                                                            FTDI_CLK                                                                                                                            |  8.000       4.088    |  No paths    -      |  No paths    -      |  No paths    -    
FTDI_CLK                                                                                                                            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                               |  0.250       False    |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                               FTDI_CLK                                                                                                                            |  0.250       -2.155   |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                               Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                               |  6.250       0.609    |  6.250       3.169  |  3.125       0.690  |  3.125       2.789
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                               Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                                                               |  6.250       3.845    |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                               PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                               PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                               Top|N_10_inferred_clock                                                                                                             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                                                               Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                               |  6.250       False    |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                                                               Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                                                               |  181.250     176.935  |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            System                                                                                                                              |  25.000      23.704   |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655   |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655   |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655   |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655   |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655   |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  0.714       -1.655   |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            |  25.000      22.483   |  No paths    -      |  No paths    -      |  No paths    -    
Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  10.000      3.705    |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5|N_2250_inferred_clock                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4|N_530_inferred_clock                                          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3|N_2_inferred_clock                                            |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2|N_2250_inferred_clock                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2250_inferred_clock                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2250_inferred_clock                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV                                                                            |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  10.000      9.664    |  No paths    -      |  No paths    -      |  No paths    -    
Top|N_10_inferred_clock                                                                                                             Top|N_10_inferred_clock                                                                                                             |  10.000      9.664    |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_5|N_2250_inferred_clock                                         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_4|N_530_inferred_clock                                          PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_3|N_2_inferred_clock                                            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_2|N_2250_inferred_clock                                         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2250_inferred_clock                                         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2250_inferred_clock                                         PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock                                                                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                     Starting                                                                                              Arrival           
Instance                                                                                                                             Reference                                                 Type        Pin            Net              Time        Slack 
                                                                                                                                     Clock                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep                                                                         Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE         Q              dff_15_rep       0.218       -2.155
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_DOUT[0]      RDATA_int[0]     3.018       0.609 
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_DOUT[1]      RDATA_int[1]     3.018       0.609 
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_DOUT[2]      RDATA_int[2]     3.018       0.609 
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_DOUT[3]      RDATA_int[3]     3.018       0.609 
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_DOUT[4]      RDATA_int[4]     3.018       0.609 
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_DOUT[5]      RDATA_int[5]     3.018       0.609 
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_DOUT[6]      RDATA_int[6]     3.018       0.609 
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_DOUT[7]      RDATA_int[7]     3.018       0.609 
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     A_DOUT[10]     RDATA_int[8]     3.018       0.609 
=============================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                     Starting                                                                                                                           Required           
Instance                                                                                                                                             Reference                                                 Type        Pin          Net                                             Time         Slack 
                                                                                                                                                     Clock                                                                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.Synchronizer_0.Chain[0]                                                                                             Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE         ALn          dff_arst                                        0.250        -2.155
Communication_0.USB_3_Protocol_0.Synchronizer_0.Chain[1]                                                                                             Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE         ALn          dff_arst                                        0.250        -2.155
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_DIN[0]     Communication_TX_Arbiter2_0_TX_Fifo_Data[0]     5.447        0.609 
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_DIN[1]     Communication_TX_Arbiter2_0_TX_Fifo_Data[1]     5.447        0.609 
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_DIN[0]     Communication_TX_Arbiter2_0_TX_Fifo_Data[2]     5.447        0.609 
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_DIN[1]     Communication_TX_Arbiter2_0_TX_Fifo_Data[3]     5.447        0.609 
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_DIN[0]     Communication_TX_Arbiter2_0_TX_Fifo_Data[4]     5.447        0.609 
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_DIN[1]     Communication_TX_Arbiter2_0_TX_Fifo_Data[5]     5.447        0.609 
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_DIN[0]     Communication_TX_Arbiter2_0_TX_Fifo_Data[6]     5.447        0.609 
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     RAM1K20     B_DIN[1]     Communication_TX_Arbiter2_0_TX_Fifo_Data[7]     5.447        0.609 
===========================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.250
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.250

    - Propagation time:                      2.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.155

    Number of logic level(s):                1
    Starting point:                          Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep / Q
    Ending point:                            Communication_0.USB_3_Protocol_0.Synchronizer_0.Chain[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.125 period=6.250) on pin CLK
    The end   point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=8.000) on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                    Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep            SLE        Q        Out     0.218     0.218 r     -         
dff_15_rep                                                              Net        -        -       0.680     -           1         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep_RNI6H8     CLKINT     A        In      -         0.898 r     -         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep_RNI6H8     CLKINT     Y        Out     0.337     1.235 r     -         
dff_arst                                                                Net        -        -       1.170     -           3493      
Communication_0.USB_3_Protocol_0.Synchronizer_0.Chain[0]                SLE        ALn      In      -         2.405 r     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 2.405 is 0.555(23.1%) logic and 1.850(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.250
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.250

    - Propagation time:                      2.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.155

    Number of logic level(s):                1
    Starting point:                          Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep / Q
    Ending point:                            Communication_0.USB_3_Protocol_0.Synchronizer_0.Chain[1] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.125 period=6.250) on pin CLK
    The end   point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=8.000) on pin CLK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                    Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep            SLE        Q        Out     0.218     0.218 r     -         
dff_15_rep                                                              Net        -        -       0.680     -           1         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep_RNI6H8     CLKINT     A        In      -         0.898 r     -         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15_rep_RNI6H8     CLKINT     Y        Out     0.337     1.235 r     -         
dff_arst                                                                Net        -        -       1.170     -           3493      
Communication_0.USB_3_Protocol_0.Synchronizer_0.Chain[1]                SLE        ALn      In      -         2.405 r     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 2.405 is 0.555(23.1%) logic and 1.850(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.447

    - Propagation time:                      4.838
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.609

    Number of logic level(s):                2
    Starting point:                          Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 / A_DOUT[0]
    Ending point:                            Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 / B_DIN[0]
    The start point is clocked by            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.125 period=6.250) on pin A_CLK
    The end   point is clocked by            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.125 period=6.250) on pin B_CLK

Instance / Net                                                                                                                                                   Pin           Pin               Arrival     No. of    
Name                                                                                                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0                     RAM1K20     A_DOUT[0]     Out     3.018     3.018 f     -         
RDATA_int[0]                                                                                                                                         Net         -             -       0.124     -           2         
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.Q[0]                                                                                                      CFG4        C             In      -         3.142 f     -         
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.Q[0]                                                                                                      CFG4        Y             Out     0.145     3.288 f     -         
Data_Block_0_Communication_Data_Frame[0]                                                                                                             Net         -             -       0.547     -           3         
Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.TX_Fifo_Data[0]                                                                         CFG4        D             In      -         3.835 f     -         
Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.TX_Fifo_Data[0]                                                                         CFG4        Y             Out     0.192     4.026 f     -         
Communication_TX_Arbiter2_0_TX_Fifo_Data[0]                                                                                                          Net         -             -       0.812     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     RAM1K20     B_DIN[0]      In      -         4.838 f     -         
=======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.641 is 4.158(73.7%) logic and 1.483(26.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.447

    - Propagation time:                      4.838
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.609

    Number of logic level(s):                2
    Starting point:                          Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 / A_DOUT[1]
    Ending point:                            Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 / B_DIN[1]
    The start point is clocked by            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.125 period=6.250) on pin A_CLK
    The end   point is clocked by            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.125 period=6.250) on pin B_CLK

Instance / Net                                                                                                                                                   Pin           Pin               Arrival     No. of    
Name                                                                                                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0                     RAM1K20     A_DOUT[1]     Out     3.018     3.018 f     -         
RDATA_int[1]                                                                                                                                         Net         -             -       0.124     -           2         
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.Q[1]                                                                                                      CFG4        C             In      -         3.142 f     -         
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.Q[1]                                                                                                      CFG4        Y             Out     0.145     3.288 f     -         
Data_Block_0_Communication_Data_Frame[1]                                                                                                             Net         -             -       0.547     -           3         
Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.TX_Fifo_Data[1]                                                                         CFG4        D             In      -         3.835 f     -         
Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.TX_Fifo_Data[1]                                                                         CFG4        Y             Out     0.192     4.026 f     -         
Communication_TX_Arbiter2_0_TX_Fifo_Data[1]                                                                                                          Net         -             -       0.812     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0     RAM1K20     B_DIN[1]      In      -         4.838 f     -         
=======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.641 is 4.158(73.7%) logic and 1.483(26.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.447

    - Propagation time:                      4.838
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.609

    Number of logic level(s):                2
    Starting point:                          Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 / A_DOUT[2]
    Ending point:                            Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 / B_DIN[0]
    The start point is clocked by            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.125 period=6.250) on pin A_CLK
    The end   point is clocked by            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.125 period=6.250) on pin B_CLK

Instance / Net                                                                                                                                                   Pin           Pin               Arrival     No. of    
Name                                                                                                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0                     RAM1K20     A_DOUT[2]     Out     3.018     3.018 f     -         
RDATA_int[2]                                                                                                                                         Net         -             -       0.124     -           2         
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.Q[2]                                                                                                      CFG4        C             In      -         3.142 f     -         
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.Q[2]                                                                                                      CFG4        Y             Out     0.145     3.288 f     -         
Data_Block_0_Communication_Data_Frame[2]                                                                                                             Net         -             -       0.547     -           3         
Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.TX_Fifo_Data[2]                                                                         CFG4        D             In      -         3.835 f     -         
Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.TX_Fifo_Data[2]                                                                         CFG4        Y             Out     0.192     4.026 f     -         
Communication_TX_Arbiter2_0_TX_Fifo_Data[2]                                                                                                          Net         -             -       0.812     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1     RAM1K20     B_DIN[0]      In      -         4.838 f     -         
=======================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.641 is 4.158(73.7%) logic and 1.483(26.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                         Starting                                                                                             Arrival            
Instance                                                                                                                                                 Reference                                                 Type        Pin           Net              Time        Slack  
                                                                                                                                                         Clock                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.middle_valid                                                  Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE         Q             middle_valid     0.218       176.935
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.middle_valid                                                  Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE         Q             middle_valid     0.218       176.935
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.fifo_valid                                                    Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE         Q             fifo_valid       0.218       177.323
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.fifo_valid                                                    Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE         Q             fifo_valid       0.218       177.323
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     RAM1K20     A_DOUT[0]     RDATA_int[0]     3.023       177.565
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     RAM1K20     A_DOUT[0]     RDATA_int[0]     3.023       177.565
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     RAM1K20     A_DOUT[1]     RDATA_int[1]     3.023       177.565
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     RAM1K20     A_DOUT[1]     RDATA_int[1]     3.023       177.565
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     RAM1K20     A_DOUT[2]     RDATA_int[2]     3.023       177.565
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     RAM1K20     A_DOUT[2]     RDATA_int[2]     3.023       177.565
=================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                  Starting                                                                                 Required            
Instance                                                                                                          Reference                                                 Type     Pin     Net           Time         Slack  
                                                                                                                  Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       empty_r_4     181.250      176.935
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r     Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       empty_r_4     181.250      176.935
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]                Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       dout_4[0]     181.250      177.565
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[0]                Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       dout_4[0]     181.250      177.565
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[1]                Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       dout_4[1]     181.250      177.565
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[1]                Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       dout_4[1]     181.250      177.565
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[2]                Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       dout_4[2]     181.250      177.565
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[2]                Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       dout_4[2]     181.250      177.565
Communication_0.UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[3]                Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       dout_4[3]     181.250      177.565
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.dout[3]                Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       dout_4[3]     181.250      177.565
===============================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      181.250
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         181.250

    - Propagation time:                      4.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 176.935

    Number of logic level(s):                15
    Starting point:                          Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.middle_valid / Q
    Ending point:                            Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r / D
    The start point is clocked by            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=90.625 period=181.250) on pin CLK
    The end   point is clocked by            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=90.625 period=181.250) on pin CLK

Instance / Net                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk17\.u_corefifo_fwft.middle_valid                      SLE      Q        Out     0.218     0.218 r     -         
middle_valid                                                                                                                 Net      -        -       0.869     -           37        
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r_RNI0URL        ARI1     D        In      -         1.087 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r_RNI0URL        ARI1     FCO      Out     0.492     1.579 f     -         
rptr_cmb_cry_0_cy                                                                                                            Net      -        -       0.000     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_RNI50711[0]       ARI1     FCI      In      -         1.579 f     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_RNI50711[0]       ARI1     S        Out     0.300     1.879 r     -         
rdiff_bus                                                                                                                    Net      -        -       0.124     -           2         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_0                  ARI1     A        In      -         2.003 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_0                  ARI1     FCO      Out     0.285     2.288 r     -         
rdiff_bus_cry_0                                                                                                              Net      -        -       0.000     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_1                  ARI1     FCI      In      -         2.288 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_1                  ARI1     FCO      Out     0.008     2.296 r     -         
rdiff_bus_cry_1                                                                                                              Net      -        -       0.000     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_2                  ARI1     FCI      In      -         2.296 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_2                  ARI1     FCO      Out     0.008     2.304 r     -         
rdiff_bus_cry_2                                                                                                              Net      -        -       0.000     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_3                  ARI1     FCI      In      -         2.304 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_3                  ARI1     FCO      Out     0.008     2.312 r     -         
rdiff_bus_cry_3                                                                                                              Net      -        -       0.000     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_4                  ARI1     FCI      In      -         2.312 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_4                  ARI1     FCO      Out     0.008     2.320 r     -         
rdiff_bus_cry_4                                                                                                              Net      -        -       0.000     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_5                  ARI1     FCI      In      -         2.320 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_5                  ARI1     FCO      Out     0.008     2.328 r     -         
rdiff_bus_cry_5                                                                                                              Net      -        -       0.000     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_6                  ARI1     FCI      In      -         2.328 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_6                  ARI1     FCO      Out     0.008     2.336 r     -         
rdiff_bus_cry_6                                                                                                              Net      -        -       0.000     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_7                  ARI1     FCI      In      -         2.336 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_7                  ARI1     FCO      Out     0.008     2.344 r     -         
rdiff_bus_cry_7                                                                                                              Net      -        -       0.000     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_8                  ARI1     FCI      In      -         2.344 r     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.rdiff_bus_cry_8                  ARI1     S        Out     0.300     2.644 f     -         
rdiff_bus[8]                                                                                                                 Net      -        -       0.118     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r10_0_a2_0_6     CFG4     D        In      -         2.762 f     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r10_0_a2_0_6     CFG4     Y        Out     0.192     2.954 f     -         
empty_r10_0_a2_0_6                                                                                                           Net      -        -       0.118     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r10_0_a2_0       CFG4     D        In      -         3.072 f     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r10_0_a2_0       CFG4     Y        Out     0.192     3.264 f     -         
N_163                                                                                                                        Net      -        -       0.547     -           3         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r9_0_a2          CFG3     B        In      -         3.810 f     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r9_0_a2          CFG3     Y        Out     0.077     3.888 f     -         
empty_r9                                                                                                                     Net      -        -       0.118     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r_4_f0           CFG4     D        In      -         4.006 f     -         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r_4_f0           CFG4     Y        Out     0.192     4.197 f     -         
empty_r_4                                                                                                                    Net      -        -       0.118     -           1         
Communication_0.UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.empty_r                SLE      D        In      -         4.316 f     -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.316 is 2.304(53.4%) logic and 2.012(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                 Starting                                                                                                 Arrival           
Instance                                                                                                                                         Reference                                                    Type     Pin     Net                        Time        Slack 
                                                                                                                                                 Clock                                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       Chain[1]                   0.218       -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q     0.094       22.483
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q     0.094       22.483
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q     0.094       22.631
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q     0.094       22.631
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q     0.094       22.631
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_LANE0_SD_DFN2              Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     DFN1     Q       I_XCVR_LANE0_SD_DFN2_Q     0.094       22.631
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                  0.218       22.654
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                  0.218       22.654
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELCKMGT_0.fsm_st[1]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      Q       fsm_st[1]                  0.218       22.654
============================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                          Starting                                                                               Required           
Instance                                                                                                                                                                  Reference                                                    Type     Pin     Net      Time         Slack 
                                                                                                                                                                          Clock                                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncTemp[0]       Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV     SLE      ALn     rstn     0.714        -1.655
====================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.714
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.714

    - Propagation time:                      2.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.655

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                                                                  Net      -        -       1.078     -           36        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.296 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.347 r     -         
rstn                                                                                                                                                                      Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.369 r     -         
====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.369 is 0.269(11.4%) logic and 2.100(88.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.714
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.714

    - Propagation time:                      2.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.655

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                                                                  Net      -        -       1.078     -           36        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.296 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.347 r     -         
rstn                                                                                                                                                                      Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.369 r     -         
====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.369 is 0.269(11.4%) logic and 2.100(88.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.714
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.714

    - Propagation time:                      2.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.655

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                                                                  Net      -        -       1.078     -           36        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.296 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.347 r     -         
rstn                                                                                                                                                                      Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.369 r     -         
====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.369 is 0.269(11.4%) logic and 2.100(88.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.714
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.714

    - Propagation time:                      2.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.655

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                                                                  Net      -        -       1.078     -           36        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.296 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.347 r     -         
rstn                                                                                                                                                                      Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.369 r     -         
====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.369 is 0.269(11.4%) logic and 2.100(88.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.714
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.714

    - Propagation time:                      2.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.655

    Number of logic level(s):                1
    Starting point:                          Transceiver_Main_0.Synchronizer_0_2.Chain[1] / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0] / ALn
    The start point is clocked by            Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV [rising] (rise=0.000 fall=12.500 period=25.000) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Synchronizer_0_2.Chain[1]                                                                                                                              SLE      Q        Out     0.218     0.218 r     -         
Chain[1]                                                                                                                                                                  Net      -        -       1.078     -           36        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     A        In      -         1.296 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.rstn                                      CFG2     Y        Out     0.051     1.347 r     -         
rstn                                                                                                                                                                      Net      -        -       1.022     -           9         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORERFD_0.u_sicr.Xrst_Sync_clk_in.syncOutput[0]     SLE      ALn      In      -         2.369 r     -         
====================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 2.369 is 0.269(11.4%) logic and 2.100(88.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FTDI_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                                                                     Starting                                             Arrival          
Instance                                                                                                             Reference     Type     Pin     Net                   Time        Slack
                                                                                                                     Clock                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[3]                                                 FTDI_CLK      SLE      Q       state_reg[3]          0.218       4.088
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[8]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[8]      0.201       4.194
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[5]                                                 FTDI_CLK      SLE      Q       state_reg[5]          0.218       4.206
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[0]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[0]      0.201       4.211
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[9]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[9]      0.218       4.221
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[10]     FTDI_CLK      SLE      Q       fifo_MEMRADDR[10]     0.218       4.286
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[1]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[1]      0.218       4.293
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[11]     FTDI_CLK      SLE      Q       fifo_MEMRADDR[11]     0.218       4.318
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.memraddr_r[3]      FTDI_CLK      SLE      Q       fifo_MEMRADDR[3]      0.218       4.337
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[4]                                                 FTDI_CLK      SLE      Q       state_reg[4]          0.218       4.340
===========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                    Required          
Instance                                                                     Reference     Type     Pin     Net          Time         Slack
                                                                             Clock                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse_d1     FTDI_CLK      SLE      D       re_pulse     8.000        4.088
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[0]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[1]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[2]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[3]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[4]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[5]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[6]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[7]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.RDATA_r[8]      FTDI_CLK      SLE      EN      RDATA_r4     7.873        4.144
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.000

    - Propagation time:                      3.912
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.088

    Number of logic level(s):                3
    Starting point:                          Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[3] / Q
    Ending point:                            Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse_d1 / D
    The start point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=8.000) on pin CLK
    The end   point is clocked by            FTDI_CLK [rising] (rise=0.000 fall=5.000 period=8.000) on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[3]                                                   SLE      Q        Out     0.218     0.218 r     -         
state_reg[3]                                                                                                           Net      -        -       0.883     -           40        
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.empty_r_RNIMB2N1     ARI1     D        In      -         1.101 r     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.empty_r_RNIMB2N1     ARI1     Y        Out     0.363     1.464 r     -         
empty_r_RNIMB2N1_Y                                                                                                     Net      -        -       1.347     -           47        
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.m29                                                            CFG2     A        In      -         2.811 r     -         
Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.m29                                                            CFG2     Y        Out     0.046     2.858 f     -         
RDATA_r4                                                                                                               Net      -        -       0.889     -           33        
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse                                                  CFG2     A        In      -         3.746 f     -         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse                                                  CFG2     Y        Out     0.048     3.794 f     -         
re_pulse                                                                                                               Net      -        -       0.118     -           1         
Communication_0.USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.re_pulse_d1                                               SLE      D        In      -         3.912 f     -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.912 is 0.675(17.3%) logic and 3.237(82.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                         Starting                                                                                                                    Arrival          
Instance                                                                                                                                                 Reference                                                           Type     Pin     Net                                    Time        Slack
                                                                                                                                                         Clock                                                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.FIFOs_Reader_0.state_reg[2]                                                                                                                 PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       FIFOs_Reader_0_Sample_RAM_W_Enable     0.218       3.705
Data_Block_0.FIFOs_Reader_0.BlockF_Counter[0]                                                                                                            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       BlockF_Counter[0]                      0.201       4.172
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_1[3]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_1[3]                          0.218       4.340
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_0[3]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_0[3]                          0.218       4.438
Data_Block_0.Communication_Builder_0.state_reg[1]                                                                                                        PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       state_reg[1]                           0.218       4.559
Data_Block_0.FIFOs_Reader_0.BlockF_Counter[2]                                                                                                            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       BlockF_Counter[2]                      0.218       4.565
Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk16\.U_corefifo_async.genblk10\.afull_r                                                                  PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       afull_r                                0.218       4.572
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_3[3]     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX_3[3]                          0.201       4.613
AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.2\.inst_AnalyzInCirc_FIFO.RD_INDEX[5]                                                             PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       RD_INDEX[5]                            0.218       4.630
Data_Block_0.Communication_Builder_0.state_reg[12]                                                                                                       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       state_reg[12]                          0.218       4.639
======================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                               Starting                                                                                                                             Required          
Instance                                                                                                       Reference                                                           Type        Pin          Net                                     Time         Slack
                                                                                                               Clock                                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[0]     9.385        3.705
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[0]     9.385        3.705
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[1]     9.385        3.705
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[1]     9.385        3.705
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[2]     9.385        3.705
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[2]     9.385        3.705
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[3]     9.385        3.705
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[3]     9.385        3.705
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4     PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[4]     9.385        3.705
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4       PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DIN[0]     FIFOs_Reader_0_Sample_RAM_W_Data[4]     9.385        3.705
======================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      5.679
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.705

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.FIFOs_Reader_0.state_reg[2] / Q
    Ending point:                            Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 / A_DIN[0]
    The start point is clocked by            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK

Instance / Net                                                                                                              Pin          Pin               Arrival     No. of    
Name                                                                                                            Type        Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.FIFOs_Reader_0.state_reg[2]                                                                        SLE         Q            Out     0.218     0.218 r     -         
FIFOs_Reader_0_Sample_RAM_W_Enable                                                                              Net         -            -       2.691     -           687       
Data_Block_0.FIFOs_Reader_0.Block_1_Sample_FIFO_R_Enable_0_a2                                                   CFG3        A            In      -         2.909 r     -         
Data_Block_0.FIFOs_Reader_0.Block_1_Sample_FIFO_R_Enable_0_a2                                                   CFG3        Y            Out     0.051     2.960 r     -         
FIFOs_Reader_0_Block_1_Sample_FIFO_R_Enable                                                                     Net         -            -       1.080     -           123       
Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.Q[0]                                               CFG3        C            In      -         4.040 r     -         
Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.Q[0]                                               CFG3        Y            Out     0.148     4.188 f     -         
Input_Data_Part_1_Q_3[0]                                                                                        Net         -            -       0.118     -           1         
Data_Block_0.FIFOs_Reader_0.Sample_RAM_W_Data[48]                                                               CFG4        D            In      -         4.306 f     -         
Data_Block_0.FIFOs_Reader_0.Sample_RAM_W_Data[48]                                                               CFG4        Y            Out     0.192     4.497 f     -         
FIFOs_Reader_0_Sample_RAM_W_Data[48]                                                                            Net         -            -       1.182     -           8         
Data_Block_0.Sample_RAM_Block_0.PF_DPSRAM_C5_0_0.PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48     RAM1K20     A_DIN[0]     In      -         5.679 f     -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.295 is 1.224(19.4%) logic and 5.071(80.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                        Starting                                                                                          Arrival          
Instance                                                                Reference                                                           Type     Pin     Net          Time        Slack
                                                                        Clock                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[0]     PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      Q       Chain[0]     0.218       9.664
===========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                        Starting                                                                                          Required          
Instance                                                                Reference                                                           Type     Pin     Net          Time         Slack
                                                                        Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1]     PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE      D       Chain[0]     10.000       9.664
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      0.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.664

    Number of logic level(s):                0
    Starting point:                          Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[0] / Q
    Ending point:                            Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1] / D
    The start point is clocked by            PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[0]     SLE      Q        Out     0.218     0.218 r     -         
Chain[0]                                                                Net      -        -       0.118     -           1         
Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1]     SLE      D        In      -         0.336 r     -         
==================================================================================================================================
Total path delay (propagation time + setup) of 0.336 is 0.218(64.9%) logic and 0.118(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Top|N_10_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival          
Instance                    Reference                   Type     Pin     Net          Time        Slack
                            Clock                                                                      
-------------------------------------------------------------------------------------------------------
Synchronizer_0.Chain[0]     Top|N_10_inferred_clock     SLE      Q       Chain[0]     0.218       9.664
=======================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                  Required          
Instance                    Reference                   Type     Pin     Net          Time         Slack
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
Synchronizer_0.Chain[1]     Top|N_10_inferred_clock     SLE      D       Chain[0]     10.000       9.664
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      0.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.664

    Number of logic level(s):                0
    Starting point:                          Synchronizer_0.Chain[0] / Q
    Ending point:                            Synchronizer_0.Chain[1] / D
    The start point is clocked by            Top|N_10_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            Top|N_10_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
Synchronizer_0.Chain[0]     SLE      Q        Out     0.218     0.218 r     -         
Chain[0]                    Net      -        -       0.118     -           1         
Synchronizer_0.Chain[1]     SLE      D        In      -         0.336 r     -         
======================================================================================
Total path delay (propagation time + setup) of 0.336 is 0.218(64.9%) logic and 0.118(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                            Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net         Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
===============================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRSU31     CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIRSU31     CFG4     Y        Out     0.232     1.408 r     -         
N_340_i                                                                                                                                                                       Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIKCBF1     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIKCBF1     CFG3     Y        Out     0.148     2.663 r     -         
N_339_i                                                                                                                                                                       Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                            Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net         Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_339_i     11.302       7.531
===============================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIVDR51     CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIVDR51     CFG4     Y        Out     0.232     1.408 r     -         
N_340_i                                                                                                                                                                       Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIQPKN1     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIQPKN1     CFG3     Y        Out     0.148     2.663 r     -         
N_339_i                                                                                                                                                                       Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                             Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net          Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1925_i     11.302       7.531
================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNI3VN71     CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNI3VN71     CFG4     Y        Out     0.232     1.408 r     -         
N_1926_i                                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI07UV1     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI07UV1     CFG3     Y        Out     0.148     2.663 r     -         
N_1925_i                                                                                                                                                                      Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                             Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net          Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1341_i     11.302       7.531
================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNI7GK91     CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNI7GK91     CFG4     Y        Out     0.232     1.408 r     -         
N_1342_i                                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI6K7O1     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNI6K7O1     CFG3     Y        Out     0.148     2.663 r     -         
N_1341_i                                                                                                                                                                      Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                             Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net          Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_1637_i     11.302       7.531
================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIB1HR      CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIB1HR      CFG4     Y        Out     0.232     1.408 r     -         
N_1638_i                                                                                                                                                                      Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIC1H01     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIC1H01     CFG3     Y        Out     0.148     2.663 r     -         
N_1637_i                                                                                                                                                                      Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                Starting                                                                                                                                                                                                       Arrival          
Instance                                                                                                                        Reference                                                                                                                              Type           Pin             Net                                      Time        Slack
                                                                                                                                Clock                                                                                                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[3]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        2.964       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[0]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        2.954       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[1]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        2.937       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[2]      PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        2.928       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[7]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     2.911       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[1]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     2.904       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[3]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     2.903       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[0]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     2.898       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_K[2]         PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     2.890       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     XCVR_8B10B     RX_DATA[33]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       2.886       6.928
================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                        Starting                                                                                                                                                                                                 Required          
Instance                                                                                                                                                                                                                Reference                                                                                                                              Type        Pin          Net                                      Time         Slack
                                                                                                                                                                                                                        Clock                                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]        10.626       6.850
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[0]        10.626       6.860
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[1]        10.626       6.877
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[2]        10.626       6.886
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[7]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[7]     10.626       6.903
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[1]     10.626       6.910
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[3]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[3]     10.626       6.911
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[0]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[0]     10.626       6.916
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C13_0_0.COREFIFO_C13_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[2]     PF_XCVR_ERM_C8_0_LANE0_8B10B_RX_K[2]     10.626       6.924
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C1     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R     RAM1K20     B_DIN[1]     PF_XCVR_ERM_C8_0_LANE0_RX_DATA[33]       10.626       6.928
===================================================================================================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.626

    - Propagation time:                      3.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.850

    Number of logic level(s):                0
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0 / RX_DATA[3]
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 / B_DIN[3]
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin RX_FWF_CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin B_CLK

Instance / Net                                                                                                                                                                                                                         Pin            Pin               Arrival     No. of    
Name                                                                                                                                                                                                                    Type           Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR.LANE0                                                                                             XCVR_8B10B     RX_DATA[3]     Out     2.964     2.964 f     -         
PF_XCVR_ERM_C8_0_LANE0_RX_DATA[3]                                                                                                                                                                                       Net            -              -       0.812     -           1         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0_1.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     RAM1K20        B_DIN[3]       In      -         3.776 f     -         
==============================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.579 is 3.767(82.3%) logic and 0.812(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                      Starting                                                                                                                                                                                  Arrival          
Instance                                                                                                                                                                                                              Reference                                                                                                                              Type        Pin           Net                      Time        Slack
                                                                                                                                                                                                                      Clock                                                                                                                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                                                           Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             COREFIFO_C12_0_EMPTY     0.201       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_valid                                                    Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE         Q             middle_valid             0.218       7.595
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[0]     RDATA_int[16]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[1]     RDATA_int[17]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[2]     RDATA_int[18]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[3]     RDATA_int[19]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[4]     RDATA_int[20]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[5]     RDATA_int[21]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[6]     RDATA_int[22]            3.023       7.743
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     RAM1K20     A_DOUT[7]     RDATA_int[23]            3.023       7.743
=================================================================================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                         Starting                                                                                                                                                             Required          
Instance                                                                                                                                                                 Reference                                                                                                                              Type     Pin     Net          Time         Slack
                                                                                                                                                                         Clock                                                                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[1]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[2]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[3]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[4]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[5]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[6]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[7]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[8]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[9]     Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R     SLE      EN      N_63_i_0     11.302       7.531
================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.429
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.302

    - Propagation time:                      3.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                2
    Starting point:                          Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty / Q
    Ending point:                            Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0] / EN
    The start point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK
    The end   point is clocked by            Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R [rising] (rise=0.000 fall=5.714 period=11.429) on pin CLK

Instance / Net                                                                                                                                                                         Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.empty                   SLE      Q        Out     0.201     0.201 f     -         
COREFIFO_C12_0_EMPTY                                                                                                                                                          Net      -        -       0.975     -           69        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIFIDD1     CFG4     D        In      -         1.176 f     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.dout_valid_RNIFIDD1     CFG4     Y        Out     0.232     1.408 r     -         
N_67_i                                                                                                                                                                        Net      -        -       1.107     -           70        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIIEQ82     CFG3     C        In      -         2.515 r     -         
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.fifo_valid_RNIIEQ82     CFG3     Y        Out     0.148     2.663 r     -         
N_63_i_0                                                                                                                                                                      Net      -        -       1.107     -           65        
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.COREFIFO_C12_0.COREFIFO_C12_0.genblk17\.u_corefifo_fwft.middle_dout[0]          SLE      EN       In      -         3.771 r     -         
========================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.897 is 0.707(18.1%) logic and 3.190(81.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                     Starting                                                                                   Arrival           
Instance                                                                                                                             Reference     Type             Pin               Net                                       Time        Slack 
                                                                                                                                     Clock                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT                                                                       System        INIT             UIC_INIT_DONE     PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE     0.000       4.979 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.4\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.3\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.5\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     CTRL_SRST_N       I_XCVR_CORELNKTMR_CTRL_SRST_N             0.000       8.920 
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.2\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     LTPULSE[0]        I_XCVR_CORELNKTMR_LTPULSE[0]              0.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.1\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     LTPULSE[0]        I_XCVR_CORELNKTMR_LTPULSE[0]              0.000       22.907
Transceiver_Main_0.Transceiver_LanesConnection_0.LanesConn_GEN\.0\.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELNKTMR     System        CORELNKTMR_V     LTPULSE[0]        I_XCVR_CORELNKTMR_LTPULSE[0]              0.000       22.907
==================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                              Required          
Instance                                                    Reference     Type     Pin     Net                    Time         Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_i     6.230        4.979
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_i     6.230        4.979
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_i     6.230        4.979
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_i     6.230        4.979
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_i     6.230        4.979
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5     System        SLE      ALn     un1_INTERNAL_RST_i     6.230        4.979
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_6     System        SLE      ALn     un1_INTERNAL_RST_i     6.230        4.979
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_7     System        SLE      ALn     un1_INTERNAL_RST_i     6.230        4.979
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_8     System        SLE      ALn     un1_INTERNAL_RST_i     6.230        4.979
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_9     System        SLE      ALn     un1_INTERNAL_RST_i     6.230        4.979
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.230

    - Propagation time:                      1.251
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.979

    Number of logic level(s):                1
    Starting point:                          Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT / UIC_INIT_DONE
    Ending point:                            Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0 / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.125 period=6.250) on pin CLK

Instance / Net                                                              Pin               Pin               Arrival     No. of    
Name                                                               Type     Name              Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE                              Net      -                 -       0.118     -           1         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     B                 In      -         0.118 f     -         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     Y                 Out     0.077     0.195 f     -         
un1_INTERNAL_RST_i                                                 Net      -                 -       1.056     -           17        
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0            SLE      ALn               In      -         1.251 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.271 is 0.097(7.6%) logic and 1.174(92.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:02m:27s; CPU Time elapsed 0h:00m:42s; Memory used current: 313MB peak: 505MB)


Finished timing report (Real Time elapsed 0h:02m:27s; CPU Time elapsed 0h:00m:42s; Memory used current: 313MB peak: 505MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: mpf300tfcg1152-1
Cell usage:
AND2            13 uses
CLKINT          15 uses
CORELNKTMR_V    6 uses
DFN1            12 uses
ICB_CLKDIV      2 uses
INIT            1 use
INV             10 uses
IOD             10 uses
OR2             36 uses
OR4             96 uses
OSC_RC160MHZ    1 use
PLL             5 uses
RCLKINT         12 uses
TX_PLL          2 uses
XCVR_8B10B      6 uses
XCVR_APB_LINK_V2  6 uses
CFG1           285 uses
CFG2           4344 uses
CFG3           7636 uses
CFG4           24992 uses

Carry cells:
ARI1            6158 uses - used for arithmetic functions
ARI1            27604 uses - used for Wide-Mux implementation
Total ARI1      33762 uses


Sequential Cells: 
SLE            32686 uses
SLE_DEBUG      6 uses
Total SLE          32692 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 151
I/O primitives: 118
BIBUF          44 uses
INBUF          19 uses
INBUF_DIFF     2 uses
OUTBUF         43 uses
OUTBUF_DIFF    4 uses
TRIBUFF        6 uses


Global Clock Buffers: 27

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 573 of 952 (60%)

Total LUTs:    71019

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 20628; LUTs = 20628;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  32692 + 0 + 20628 + 0 = 53320;
Total number of LUTs after P&R:  71019 + 0 + 20628 + 0 = 91647;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:02m:28s; CPU Time elapsed 0h:00m:42s; Memory used current: 84MB peak: 505MB)

Process took 0h:02m:28s realtime, 0h:00m:42s cputime
# Wed Jun  5 19:52:46 2024

###########################################################]
