<stg><name>mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2</name>


<trans_list>

<trans id="758" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 256, void @empty_15, void @empty_10, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %E_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %E

]]></Node>
<StgValue><ssdm name="E_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %VITIS_LOOP_68_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_68_3:0 %i_2 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
VITIS_LOOP_68_3:1 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
VITIS_LOOP_68_3:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_68_3:3 %empty = trunc i5 %i_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_68_3:4 %tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_68_3:5 %p_cast = zext i10 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_68_3:6 %empty_29 = add i64 %p_cast, i64 %A_read

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_68_3:7 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_68_3:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_68_3:9 %icmp_ln63 = icmp_eq  i9 %indvar_flatten_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_68_3:10 %add_ln63 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_68_3:11 %br_ln63 = br i1 %icmp_ln63, void %for.inc24, void %VITIS_LOOP_80_6.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc24:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc24:3 %icmp_ln65 = icmp_eq  i5 %j_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc24:4 %select_ln63 = select i1 %icmp_ln65, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc24:5 %add_ln63_16 = add i5 %i_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln63_16"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="5">
<![CDATA[
for.inc24:6 %empty_31 = trunc i5 %add_ln63_16

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc24:7 %p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_31, i6 0

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="10">
<![CDATA[
for.inc24:8 %p_cast_mid1 = zext i10 %p_mid1

]]></Node>
<StgValue><ssdm name="p_cast_mid1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:9 %p_mid1310 = add i64 %p_cast_mid1, i64 %A_read

]]></Node>
<StgValue><ssdm name="p_mid1310"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc24:10 %select_ln63_1 = select i1 %icmp_ln65, i5 %add_ln63_16, i5 %i_2

]]></Node>
<StgValue><ssdm name="select_ln63_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="5">
<![CDATA[
for.inc24:11 %trunc_ln63 = trunc i5 %select_ln63_1

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:12 %trunc_ln68_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1310, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln68_mid1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="62" op_0_bw="1" op_1_bw="62" op_2_bw="62">
<![CDATA[
for.inc24:13 %select_ln63_2 = select i1 %icmp_ln65, i62 %trunc_ln68_mid1, i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln63_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="5">
<![CDATA[
for.inc24:112 %trunc_ln67 = trunc i5 %select_ln63

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc24:113 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %trunc_ln63, i4 %trunc_ln67, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="10">
<![CDATA[
for.inc24:114 %zext_ln67 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:115 %add_ln67 = add i64 %zext_ln67, i64 %E_read

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:116 %trunc_ln67_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln67_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:117 %sext_ln67 = sext i62 %trunc_ln67_1

]]></Node>
<StgValue><ssdm name="sext_ln67"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:118 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln67

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc24:299 %add_ln65 = add i5 %select_ln63, i5 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:300 %store_ln65 = store i9 %add_ln63, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:301 %store_ln65 = store i5 %select_ln63_1, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:302 %store_ln65 = store i5 %add_ln65, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0">
<![CDATA[
VITIS_LOOP_80_6.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:14 %sext_ln63 = sext i62 %select_ln63_2

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:15 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln63

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="63" op_0_bw="62">
<![CDATA[
for.inc24:19 %sext_ln63_16 = sext i62 %select_ln63_2

]]></Node>
<StgValue><ssdm name="sext_ln63_16"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:20 %add_ln63_1 = add i63 %sext_ln63_16, i63 1

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:21 %sext_ln63_1 = sext i63 %add_ln63_1

]]></Node>
<StgValue><ssdm name="sext_ln63_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:22 %gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln63_1

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="121" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:26 %add_ln63_2 = add i63 %sext_ln63_16, i63 2

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:27 %sext_ln63_2 = sext i63 %add_ln63_2

]]></Node>
<StgValue><ssdm name="sext_ln63_2"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:28 %gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln63_2

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="126" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:29 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:32 %add_ln63_3 = add i63 %sext_ln63_16, i63 3

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:33 %sext_ln63_3 = sext i63 %add_ln63_3

]]></Node>
<StgValue><ssdm name="sext_ln63_3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:34 %gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln63_3

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="132" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:29 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:38 %add_ln63_4 = add i63 %sext_ln63_16, i63 4

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:39 %sext_ln63_4 = sext i63 %add_ln63_4

]]></Node>
<StgValue><ssdm name="sext_ln63_4"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:40 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln63_4

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="139" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:29 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:41 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:44 %add_ln63_5 = add i63 %sext_ln63_16, i63 5

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:45 %sext_ln63_5 = sext i63 %add_ln63_5

]]></Node>
<StgValue><ssdm name="sext_ln63_5"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:46 %gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln63_5

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="147" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:29 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:41 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:47 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:50 %add_ln63_6 = add i63 %sext_ln63_16, i63 6

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:51 %sext_ln63_6 = sext i63 %add_ln63_6

]]></Node>
<StgValue><ssdm name="sext_ln63_6"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:52 %gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln63_6

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="156" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:29 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:41 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:47 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:53 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:56 %add_ln63_7 = add i63 %sext_ln63_16, i63 7

]]></Node>
<StgValue><ssdm name="add_ln63_7"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:57 %sext_ln63_7 = sext i63 %add_ln63_7

]]></Node>
<StgValue><ssdm name="sext_ln63_7"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:58 %gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln63_7

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="166" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24:17 %gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:23 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:29 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:41 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:47 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:53 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:59 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:62 %add_ln63_8 = add i63 %sext_ln63_16, i63 8

]]></Node>
<StgValue><ssdm name="add_ln63_8"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:63 %sext_ln63_8 = sext i63 %add_ln63_8

]]></Node>
<StgValue><ssdm name="sext_ln63_8"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:64 %gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln63_8

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="177" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:24 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:29 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:41 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:47 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:53 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:59 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:65 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:68 %add_ln63_9 = add i63 %sext_ln63_16, i63 9

]]></Node>
<StgValue><ssdm name="add_ln63_9"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:69 %sext_ln63_9 = sext i63 %add_ln63_9

]]></Node>
<StgValue><ssdm name="sext_ln63_9"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:70 %gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln63_9

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="188" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:30 %gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:35 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:41 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:47 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:53 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:59 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:65 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:71 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:74 %add_ln63_10 = add i63 %sext_ln63_16, i63 10

]]></Node>
<StgValue><ssdm name="add_ln63_10"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:75 %sext_ln63_10 = sext i63 %add_ln63_10

]]></Node>
<StgValue><ssdm name="sext_ln63_10"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:76 %gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln63_10

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="199" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:36 %gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:41 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:47 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:53 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:59 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:65 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:71 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:77 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:80 %add_ln63_11 = add i63 %sext_ln63_16, i63 11

]]></Node>
<StgValue><ssdm name="add_ln63_11"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:81 %sext_ln63_11 = sext i63 %add_ln63_11

]]></Node>
<StgValue><ssdm name="sext_ln63_11"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:82 %gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln63_11

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="210" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:42 %gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:47 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:53 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:59 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:65 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:71 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:77 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:83 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:86 %add_ln63_12 = add i63 %sext_ln63_16, i63 12

]]></Node>
<StgValue><ssdm name="add_ln63_12"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:87 %sext_ln63_12 = sext i63 %add_ln63_12

]]></Node>
<StgValue><ssdm name="sext_ln63_12"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:88 %gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln63_12

]]></Node>
<StgValue><ssdm name="gmem_addr_27"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="221" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:48 %gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:53 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:59 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:65 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:71 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:77 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:83 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:89 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:92 %add_ln63_13 = add i63 %sext_ln63_16, i63 13

]]></Node>
<StgValue><ssdm name="add_ln63_13"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:93 %sext_ln63_13 = sext i63 %add_ln63_13

]]></Node>
<StgValue><ssdm name="sext_ln63_13"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:94 %gmem_addr_29 = getelementptr i32 %gmem, i64 %sext_ln63_13

]]></Node>
<StgValue><ssdm name="gmem_addr_29"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="232" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:54 %gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:59 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:65 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:71 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:77 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:83 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:89 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:95 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:98 %add_ln63_14 = add i63 %sext_ln63_16, i63 14

]]></Node>
<StgValue><ssdm name="add_ln63_14"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:99 %sext_ln63_14 = sext i63 %add_ln63_14

]]></Node>
<StgValue><ssdm name="sext_ln63_14"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:100 %gmem_addr_31 = getelementptr i32 %gmem, i64 %sext_ln63_14

]]></Node>
<StgValue><ssdm name="gmem_addr_31"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc24:104 %add_ln63_15 = add i63 %sext_ln63_16, i63 15

]]></Node>
<StgValue><ssdm name="add_ln63_15"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="63">
<![CDATA[
for.inc24:105 %sext_ln63_15 = sext i63 %add_ln63_15

]]></Node>
<StgValue><ssdm name="sext_ln63_15"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:106 %gmem_addr_33 = getelementptr i32 %gmem, i64 %sext_ln63_15

]]></Node>
<StgValue><ssdm name="gmem_addr_33"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="246" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:60 %gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:65 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:71 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:77 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:83 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:89 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:95 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:101 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="254" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:66 %gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:71 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:77 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:83 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:89 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:95 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:101 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:107 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc24:119 %shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln67, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="6">
<![CDATA[
for.inc24:120 %zext_ln70 = zext i6 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:121 %add_ln70 = add i64 %zext_ln70, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:122 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:123 %sext_ln70 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:124 %gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln70

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="268" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:72 %gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:77 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:83 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:89 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:95 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:101 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:107 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:125 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc24:130 %zext_ln70_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %trunc_ln67, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln70_1_cast"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="7">
<![CDATA[
for.inc24:131 %zext_ln70_1 = zext i7 %zext_ln70_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:132 %add_ln70_1 = add i64 %zext_ln70_1, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:133 %trunc_ln70_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_1"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:134 %sext_ln70_1 = sext i62 %trunc_ln70_1

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:135 %gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln70_1

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="282" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:78 %gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_read"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:83 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:89 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:95 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:101 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:107 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:125 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:136 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc24:141 %zext_ln70_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %trunc_ln67, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln70_2_cast"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="8">
<![CDATA[
for.inc24:142 %zext_ln70_2 = zext i8 %zext_ln70_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:143 %add_ln70_2 = add i64 %zext_ln70_2, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_2"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:144 %trunc_ln70_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_2"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:145 %sext_ln70_2 = sext i62 %trunc_ln70_2

]]></Node>
<StgValue><ssdm name="sext_ln70_2"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:146 %gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln70_2

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="296" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:84 %gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25_read"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:89 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:95 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:101 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:107 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:125 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:136 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:147 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="7">
<![CDATA[
for.inc24:152 %sext_ln70_16 = sext i7 %zext_ln70_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln70_16"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="8">
<![CDATA[
for.inc24:153 %zext_ln70_3 = zext i8 %sext_ln70_16

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:154 %add_ln70_3 = add i64 %zext_ln70_3, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_3"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:155 %trunc_ln70_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_3"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:156 %sext_ln70_3 = sext i62 %trunc_ln70_3

]]></Node>
<StgValue><ssdm name="sext_ln70_3"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:157 %gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln70_3

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="310" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:90 %gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_read"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:95 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:101 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:107 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:125 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:136 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:147 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:158 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc24:163 %zext_ln70_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %trunc_ln67, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln70_4_cast"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="9">
<![CDATA[
for.inc24:164 %zext_ln70_4 = zext i9 %zext_ln70_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln70_4"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:165 %add_ln70_4 = add i64 %zext_ln70_4, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_4"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:166 %trunc_ln70_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_4"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:167 %sext_ln70_4 = sext i62 %trunc_ln70_4

]]></Node>
<StgValue><ssdm name="sext_ln70_4"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:168 %gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln70_4

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="324" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:96 %gmem_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29_read"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:101 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:107 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:125 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:136 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:147 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:158 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:169 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc24:174 %zext_ln70_5_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %trunc_ln67, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln70_5_cast"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="9">
<![CDATA[
for.inc24:175 %zext_ln70_5 = zext i9 %zext_ln70_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln70_5"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:176 %add_ln70_5 = add i64 %zext_ln70_5, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_5"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:177 %trunc_ln70_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_5"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:178 %sext_ln70_5 = sext i62 %trunc_ln70_5

]]></Node>
<StgValue><ssdm name="sext_ln70_5"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:179 %gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln70_5

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="338" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:102 %gmem_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_31

]]></Node>
<StgValue><ssdm name="gmem_addr_31_read"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:107 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:125 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:136 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:147 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:158 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:169 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:180 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8">
<![CDATA[
for.inc24:185 %sext_ln70_17 = sext i8 %zext_ln70_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln70_17"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="9">
<![CDATA[
for.inc24:186 %zext_ln70_6 = zext i9 %sext_ln70_17

]]></Node>
<StgValue><ssdm name="zext_ln70_6"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:187 %add_ln70_6 = add i64 %zext_ln70_6, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_6"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:188 %trunc_ln70_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_6"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:189 %sext_ln70_6 = sext i62 %trunc_ln70_6

]]></Node>
<StgValue><ssdm name="sext_ln70_6"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:190 %gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln70_6

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="352" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:108 %gmem_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="gmem_addr_33_read"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:125 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:136 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:147 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:158 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:169 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:180 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:191 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="7">
<![CDATA[
for.inc24:196 %sext_ln70_18 = sext i7 %zext_ln70_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln70_18"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="9">
<![CDATA[
for.inc24:197 %zext_ln70_7 = zext i9 %sext_ln70_18

]]></Node>
<StgValue><ssdm name="zext_ln70_7"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:198 %add_ln70_7 = add i64 %zext_ln70_7, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_7"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:199 %trunc_ln70_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_7, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_7"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:200 %sext_ln70_7 = sext i62 %trunc_ln70_7

]]></Node>
<StgValue><ssdm name="sext_ln70_7"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:201 %gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln70_7

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="366" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:126 %gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:136 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:147 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:158 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:169 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:180 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:191 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:202 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc24:207 %zext_ln70_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %trunc_ln67, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln70_8_cast"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
for.inc24:208 %zext_ln70_8 = zext i10 %zext_ln70_8_cast

]]></Node>
<StgValue><ssdm name="zext_ln70_8"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:209 %add_ln70_8 = add i64 %zext_ln70_8, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_8"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:210 %trunc_ln70_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_8, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_8"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:211 %sext_ln70_8 = sext i62 %trunc_ln70_8

]]></Node>
<StgValue><ssdm name="sext_ln70_8"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:212 %gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln70_8

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="380" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:18 %bitcast_ln63 = bitcast i32 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:127 %bitcast_ln70_1 = bitcast i32 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_1"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:128 %mul = fmul i32 %bitcast_ln63, i32 %bitcast_ln70_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:137 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:147 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:158 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:169 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:180 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:191 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:202 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:213 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc24:218 %zext_ln70_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %trunc_ln67, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln70_9_cast"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="10">
<![CDATA[
for.inc24:219 %zext_ln70_9 = zext i10 %zext_ln70_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln70_9"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:220 %add_ln70_9 = add i64 %zext_ln70_9, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_9"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:221 %trunc_ln70_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_9"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:222 %sext_ln70_9 = sext i62 %trunc_ln70_9

]]></Node>
<StgValue><ssdm name="sext_ln70_9"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:223 %gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln70_9

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:25 %bitcast_ln63_1 = bitcast i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_1"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:128 %mul = fmul i32 %bitcast_ln63, i32 %bitcast_ln70_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:138 %bitcast_ln70_2 = bitcast i32 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_2"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:139 %mul_1 = fmul i32 %bitcast_ln63_1, i32 %bitcast_ln70_2

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:148 %gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:158 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:169 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:180 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:191 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:202 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:213 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:224 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc24:229 %zext_ln70_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %trunc_ln67, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln70_10_cast"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="10">
<![CDATA[
for.inc24:230 %zext_ln70_10 = zext i10 %zext_ln70_10_cast

]]></Node>
<StgValue><ssdm name="zext_ln70_10"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:231 %add_ln70_10 = add i64 %zext_ln70_10, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_10"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:232 %trunc_ln70_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_10, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_s"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:233 %sext_ln70_10 = sext i62 %trunc_ln70_s

]]></Node>
<StgValue><ssdm name="sext_ln70_10"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:234 %gmem_addr_24 = getelementptr i32 %gmem, i64 %sext_ln70_10

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:31 %bitcast_ln63_2 = bitcast i32 %gmem_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_2"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:129 %add = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:139 %mul_1 = fmul i32 %bitcast_ln63_1, i32 %bitcast_ln70_2

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:149 %bitcast_ln70_3 = bitcast i32 %gmem_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_3"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:150 %mul_2 = fmul i32 %bitcast_ln63_2, i32 %bitcast_ln70_3

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:159 %gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:169 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:180 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:191 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:202 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:213 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:224 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:235 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc24:240 %zext_ln70_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %trunc_ln67, i2 0

]]></Node>
<StgValue><ssdm name="zext_ln70_11_cast"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="10">
<![CDATA[
for.inc24:241 %zext_ln70_11 = zext i10 %zext_ln70_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln70_11"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:242 %add_ln70_11 = add i64 %zext_ln70_11, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_11"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:243 %trunc_ln70_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_10"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:244 %sext_ln70_11 = sext i62 %trunc_ln70_10

]]></Node>
<StgValue><ssdm name="sext_ln70_11"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:245 %gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln70_11

]]></Node>
<StgValue><ssdm name="gmem_addr_26"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="434" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:37 %bitcast_ln63_3 = bitcast i32 %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_3"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:129 %add = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:150 %mul_2 = fmul i32 %bitcast_ln63_2, i32 %bitcast_ln70_3

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:160 %bitcast_ln70_4 = bitcast i32 %gmem_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_4"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:161 %mul_3 = fmul i32 %bitcast_ln63_3, i32 %bitcast_ln70_4

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:170 %gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:180 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:191 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:202 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:213 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:224 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:235 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:246 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="9">
<![CDATA[
for.inc24:251 %sext_ln70_19 = sext i9 %zext_ln70_4_cast

]]></Node>
<StgValue><ssdm name="sext_ln70_19"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="10">
<![CDATA[
for.inc24:252 %zext_ln70_12 = zext i10 %sext_ln70_19

]]></Node>
<StgValue><ssdm name="zext_ln70_12"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:253 %add_ln70_12 = add i64 %zext_ln70_12, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_12"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:254 %trunc_ln70_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_11"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:255 %sext_ln70_12 = sext i62 %trunc_ln70_11

]]></Node>
<StgValue><ssdm name="sext_ln70_12"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:256 %gmem_addr_28 = getelementptr i32 %gmem, i64 %sext_ln70_12

]]></Node>
<StgValue><ssdm name="gmem_addr_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="453" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:43 %bitcast_ln63_4 = bitcast i32 %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_4"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:140 %add_1 = fadd i32 %add, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:161 %mul_3 = fmul i32 %bitcast_ln63_3, i32 %bitcast_ln70_4

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:171 %bitcast_ln70_5 = bitcast i32 %gmem_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_5"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:172 %mul_4 = fmul i32 %bitcast_ln63_4, i32 %bitcast_ln70_5

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:181 %gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:191 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:202 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:213 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="462" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:224 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="463" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:235 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="464" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:246 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="465" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:257 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="466" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="9">
<![CDATA[
for.inc24:262 %sext_ln70_20 = sext i9 %zext_ln70_5_cast

]]></Node>
<StgValue><ssdm name="sext_ln70_20"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="10">
<![CDATA[
for.inc24:263 %zext_ln70_13 = zext i10 %sext_ln70_20

]]></Node>
<StgValue><ssdm name="zext_ln70_13"/></StgValue>
</operation>

<operation id="468" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:264 %add_ln70_13 = add i64 %zext_ln70_13, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_13"/></StgValue>
</operation>

<operation id="469" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:265 %trunc_ln70_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_13, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_12"/></StgValue>
</operation>

<operation id="470" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:266 %sext_ln70_13 = sext i62 %trunc_ln70_12

]]></Node>
<StgValue><ssdm name="sext_ln70_13"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:267 %gmem_addr_30 = getelementptr i32 %gmem, i64 %sext_ln70_13

]]></Node>
<StgValue><ssdm name="gmem_addr_30"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="8">
<![CDATA[
for.inc24:273 %sext_ln70_21 = sext i8 %zext_ln70_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln70_21"/></StgValue>
</operation>

<operation id="473" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="10">
<![CDATA[
for.inc24:274 %zext_ln70_14 = zext i10 %sext_ln70_21

]]></Node>
<StgValue><ssdm name="zext_ln70_14"/></StgValue>
</operation>

<operation id="474" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:275 %add_ln70_14 = add i64 %zext_ln70_14, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_14"/></StgValue>
</operation>

<operation id="475" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:276 %trunc_ln70_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_14, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_13"/></StgValue>
</operation>

<operation id="476" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:277 %sext_ln70_14 = sext i62 %trunc_ln70_13

]]></Node>
<StgValue><ssdm name="sext_ln70_14"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:278 %gmem_addr_32 = getelementptr i32 %gmem, i64 %sext_ln70_14

]]></Node>
<StgValue><ssdm name="gmem_addr_32"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="7">
<![CDATA[
for.inc24:284 %sext_ln70_22 = sext i7 %zext_ln70_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln70_22"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="10">
<![CDATA[
for.inc24:285 %zext_ln70_15 = zext i10 %sext_ln70_22

]]></Node>
<StgValue><ssdm name="zext_ln70_15"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc24:286 %add_ln70_15 = add i64 %zext_ln70_15, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln70_15"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc24:287 %trunc_ln70_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln70_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln70_14"/></StgValue>
</operation>

<operation id="482" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="62">
<![CDATA[
for.inc24:288 %sext_ln70_15 = sext i62 %trunc_ln70_14

]]></Node>
<StgValue><ssdm name="sext_ln70_15"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc24:289 %gmem_addr_34 = getelementptr i32 %gmem, i64 %sext_ln70_15

]]></Node>
<StgValue><ssdm name="gmem_addr_34"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="484" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:49 %bitcast_ln63_5 = bitcast i32 %gmem_addr_13_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_5"/></StgValue>
</operation>

<operation id="485" st_id="31" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:140 %add_1 = fadd i32 %add, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="486" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:172 %mul_4 = fmul i32 %bitcast_ln63_4, i32 %bitcast_ln70_5

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="487" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:182 %bitcast_ln70_6 = bitcast i32 %gmem_addr_14_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_6"/></StgValue>
</operation>

<operation id="488" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:183 %mul_5 = fmul i32 %bitcast_ln63_5, i32 %bitcast_ln70_6

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="489" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:192 %gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="490" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:202 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="491" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:213 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="492" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:224 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="493" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:235 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:246 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:257 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:268 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="497" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:55 %bitcast_ln63_6 = bitcast i32 %gmem_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_6"/></StgValue>
</operation>

<operation id="498" st_id="32" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:151 %add_2 = fadd i32 %add_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="499" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:183 %mul_5 = fmul i32 %bitcast_ln63_5, i32 %bitcast_ln70_6

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="500" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:193 %bitcast_ln70_7 = bitcast i32 %gmem_addr_16_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_7"/></StgValue>
</operation>

<operation id="501" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:194 %mul_6 = fmul i32 %bitcast_ln63_6, i32 %bitcast_ln70_7

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="502" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:203 %gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="503" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:213 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="504" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:224 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="505" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:235 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="506" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:246 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="507" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:257 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="508" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:268 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="509" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:279 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="510" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:61 %bitcast_ln63_7 = bitcast i32 %gmem_addr_17_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_7"/></StgValue>
</operation>

<operation id="511" st_id="33" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:151 %add_2 = fadd i32 %add_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="512" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:194 %mul_6 = fmul i32 %bitcast_ln63_6, i32 %bitcast_ln70_7

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="513" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:204 %bitcast_ln70_8 = bitcast i32 %gmem_addr_18_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_8"/></StgValue>
</operation>

<operation id="514" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:205 %mul_7 = fmul i32 %bitcast_ln63_7, i32 %bitcast_ln70_8

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="515" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:214 %gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>

<operation id="516" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:224 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="517" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:235 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="518" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:246 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="519" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:257 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="520" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:268 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="521" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:279 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="522" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:290 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="523" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:67 %bitcast_ln63_8 = bitcast i32 %gmem_addr_19_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_8"/></StgValue>
</operation>

<operation id="524" st_id="34" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:162 %add_3 = fadd i32 %add_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="525" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:205 %mul_7 = fmul i32 %bitcast_ln63_7, i32 %bitcast_ln70_8

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="526" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:215 %bitcast_ln70_9 = bitcast i32 %gmem_addr_20_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_9"/></StgValue>
</operation>

<operation id="527" st_id="34" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:216 %mul_8 = fmul i32 %bitcast_ln63_8, i32 %bitcast_ln70_9

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="528" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:225 %gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_read"/></StgValue>
</operation>

<operation id="529" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:235 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="530" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:246 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="531" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:257 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="532" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:268 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="533" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:279 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="534" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:290 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="535" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:73 %bitcast_ln63_9 = bitcast i32 %gmem_addr_21_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_9"/></StgValue>
</operation>

<operation id="536" st_id="35" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:162 %add_3 = fadd i32 %add_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="537" st_id="35" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:216 %mul_8 = fmul i32 %bitcast_ln63_8, i32 %bitcast_ln70_9

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="538" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:226 %bitcast_ln70_10 = bitcast i32 %gmem_addr_22_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_10"/></StgValue>
</operation>

<operation id="539" st_id="35" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:227 %mul_9 = fmul i32 %bitcast_ln63_9, i32 %bitcast_ln70_10

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="540" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:236 %gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24_read"/></StgValue>
</operation>

<operation id="541" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:246 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="542" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:257 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="543" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:268 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="544" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:279 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="545" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:290 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="546" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:79 %bitcast_ln63_10 = bitcast i32 %gmem_addr_23_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_10"/></StgValue>
</operation>

<operation id="547" st_id="36" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:173 %add_4 = fadd i32 %add_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="548" st_id="36" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:227 %mul_9 = fmul i32 %bitcast_ln63_9, i32 %bitcast_ln70_10

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="549" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:237 %bitcast_ln70_11 = bitcast i32 %gmem_addr_24_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_11"/></StgValue>
</operation>

<operation id="550" st_id="36" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:238 %mul_s = fmul i32 %bitcast_ln63_10, i32 %bitcast_ln70_11

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="551" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:247 %gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26_read"/></StgValue>
</operation>

<operation id="552" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:257 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="553" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:268 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="554" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:279 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="555" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:290 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="556" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:85 %bitcast_ln63_11 = bitcast i32 %gmem_addr_25_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_11"/></StgValue>
</operation>

<operation id="557" st_id="37" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:173 %add_4 = fadd i32 %add_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="558" st_id="37" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:238 %mul_s = fmul i32 %bitcast_ln63_10, i32 %bitcast_ln70_11

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="559" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:248 %bitcast_ln70_12 = bitcast i32 %gmem_addr_26_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_12"/></StgValue>
</operation>

<operation id="560" st_id="37" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:249 %mul_10 = fmul i32 %bitcast_ln63_11, i32 %bitcast_ln70_12

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="561" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:258 %gmem_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_28

]]></Node>
<StgValue><ssdm name="gmem_addr_28_read"/></StgValue>
</operation>

<operation id="562" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:268 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="563" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:279 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="564" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:290 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="565" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:91 %bitcast_ln63_12 = bitcast i32 %gmem_addr_27_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_12"/></StgValue>
</operation>

<operation id="566" st_id="38" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:184 %add_5 = fadd i32 %add_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="567" st_id="38" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:249 %mul_10 = fmul i32 %bitcast_ln63_11, i32 %bitcast_ln70_12

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="568" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:259 %bitcast_ln70_13 = bitcast i32 %gmem_addr_28_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_13"/></StgValue>
</operation>

<operation id="569" st_id="38" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:260 %mul_11 = fmul i32 %bitcast_ln63_12, i32 %bitcast_ln70_13

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="570" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:269 %gmem_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_30

]]></Node>
<StgValue><ssdm name="gmem_addr_30_read"/></StgValue>
</operation>

<operation id="571" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:279 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="572" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:290 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="573" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:97 %bitcast_ln63_13 = bitcast i32 %gmem_addr_29_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_13"/></StgValue>
</operation>

<operation id="574" st_id="39" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:184 %add_5 = fadd i32 %add_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="575" st_id="39" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:260 %mul_11 = fmul i32 %bitcast_ln63_12, i32 %bitcast_ln70_13

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="576" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:270 %bitcast_ln70_14 = bitcast i32 %gmem_addr_30_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_14"/></StgValue>
</operation>

<operation id="577" st_id="39" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:271 %mul_12 = fmul i32 %bitcast_ln63_13, i32 %bitcast_ln70_14

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="578" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:280 %gmem_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32_read"/></StgValue>
</operation>

<operation id="579" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc24:290 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="580" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:103 %bitcast_ln63_14 = bitcast i32 %gmem_addr_31_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_14"/></StgValue>
</operation>

<operation id="581" st_id="40" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:195 %add_6 = fadd i32 %add_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="582" st_id="40" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:271 %mul_12 = fmul i32 %bitcast_ln63_13, i32 %bitcast_ln70_14

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="583" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:281 %bitcast_ln70_15 = bitcast i32 %gmem_addr_32_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_15"/></StgValue>
</operation>

<operation id="584" st_id="40" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:282 %mul_13 = fmul i32 %bitcast_ln63_14, i32 %bitcast_ln70_15

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="585" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:291 %gmem_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_34

]]></Node>
<StgValue><ssdm name="gmem_addr_34_read"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="586" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:109 %bitcast_ln63_15 = bitcast i32 %gmem_addr_33_read

]]></Node>
<StgValue><ssdm name="bitcast_ln63_15"/></StgValue>
</operation>

<operation id="587" st_id="41" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:195 %add_6 = fadd i32 %add_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="588" st_id="41" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:282 %mul_13 = fmul i32 %bitcast_ln63_14, i32 %bitcast_ln70_15

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="589" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:292 %bitcast_ln70_16 = bitcast i32 %gmem_addr_34_read

]]></Node>
<StgValue><ssdm name="bitcast_ln70_16"/></StgValue>
</operation>

<operation id="590" st_id="41" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:293 %mul_14 = fmul i32 %bitcast_ln63_15, i32 %bitcast_ln70_16

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="591" st_id="42" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:206 %add_7 = fadd i32 %add_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="592" st_id="42" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:293 %mul_14 = fmul i32 %bitcast_ln63_15, i32 %bitcast_ln70_16

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="593" st_id="43" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:206 %add_7 = fadd i32 %add_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="594" st_id="44" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:217 %add_8 = fadd i32 %add_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="595" st_id="45" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:217 %add_8 = fadd i32 %add_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="596" st_id="46" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:228 %add_9 = fadd i32 %add_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="597" st_id="47" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:228 %add_9 = fadd i32 %add_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="598" st_id="48" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:239 %add_s = fadd i32 %add_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="599" st_id="49" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:239 %add_s = fadd i32 %add_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="600" st_id="50" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:250 %add_10 = fadd i32 %add_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="601" st_id="51" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:250 %add_10 = fadd i32 %add_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="602" st_id="52" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:261 %add_11 = fadd i32 %add_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="603" st_id="53" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:261 %add_11 = fadd i32 %add_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="604" st_id="54" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:272 %add_12 = fadd i32 %add_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="605" st_id="55" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:272 %add_12 = fadd i32 %add_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="606" st_id="56" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:283 %add_13 = fadd i32 %add_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="607" st_id="57" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:283 %add_13 = fadd i32 %add_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="608" st_id="58" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:294 %add_14 = fadd i32 %add_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="609" st_id="59" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc24:294 %add_14 = fadd i32 %add_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="610" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc24:296 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="611" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
for.inc24:295 %bitcast_ln70 = bitcast i32 %add_14

]]></Node>
<StgValue><ssdm name="bitcast_ln70"/></StgValue>
</operation>

<operation id="612" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
for.inc24:297 %write_ln70 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln70, i4 15

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="613" st_id="61" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24:298 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="614" st_id="62" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24:298 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="615" st_id="63" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24:298 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="616" st_id="64" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24:298 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="617" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc24:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_63_1_VITIS_LOOP_65_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="618" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc24:2 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="619" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc24:110 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="620" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc24:111 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="621" st_id="65" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc24:298 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="622" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
for.inc24:303 %br_ln65 = br void %VITIS_LOOP_68_3

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
