
GEI1049_Projet_session.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008eb4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000039c4  08009084  08009084  0000a084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca48  0800ca48  0000e09c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca48  0800ca48  0000da48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca50  0800ca50  0000e09c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca50  0800ca50  0000da50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca54  0800ca54  0000da54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  0800ca58  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b4  2000009c  0800caf4  0000e09c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  0800caf4  0000e550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019137  00000000  00000000  0000e0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004050  00000000  00000000  00027203  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001650  00000000  00000000  0002b258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000112c  00000000  00000000  0002c8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027acd  00000000  00000000  0002d9d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020838  00000000  00000000  000554a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000deb21  00000000  00000000  00075cd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001547fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006480  00000000  00000000  00154840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0015acc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000009c 	.word	0x2000009c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800906c 	.word	0x0800906c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000a0 	.word	0x200000a0
 800020c:	0800906c 	.word	0x0800906c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_uldivmod>:
 8000b7c:	b953      	cbnz	r3, 8000b94 <__aeabi_uldivmod+0x18>
 8000b7e:	b94a      	cbnz	r2, 8000b94 <__aeabi_uldivmod+0x18>
 8000b80:	2900      	cmp	r1, #0
 8000b82:	bf08      	it	eq
 8000b84:	2800      	cmpeq	r0, #0
 8000b86:	bf1c      	itt	ne
 8000b88:	f04f 31ff 	movne.w	r1, #4294967295
 8000b8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b90:	f000 b96a 	b.w	8000e68 <__aeabi_idiv0>
 8000b94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b9c:	f000 f806 	bl	8000bac <__udivmoddi4>
 8000ba0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba8:	b004      	add	sp, #16
 8000baa:	4770      	bx	lr

08000bac <__udivmoddi4>:
 8000bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb0:	9d08      	ldr	r5, [sp, #32]
 8000bb2:	460c      	mov	r4, r1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d14e      	bne.n	8000c56 <__udivmoddi4+0xaa>
 8000bb8:	4694      	mov	ip, r2
 8000bba:	458c      	cmp	ip, r1
 8000bbc:	4686      	mov	lr, r0
 8000bbe:	fab2 f282 	clz	r2, r2
 8000bc2:	d962      	bls.n	8000c8a <__udivmoddi4+0xde>
 8000bc4:	b14a      	cbz	r2, 8000bda <__udivmoddi4+0x2e>
 8000bc6:	f1c2 0320 	rsb	r3, r2, #32
 8000bca:	4091      	lsls	r1, r2
 8000bcc:	fa20 f303 	lsr.w	r3, r0, r3
 8000bd0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bd4:	4319      	orrs	r1, r3
 8000bd6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bde:	fa1f f68c 	uxth.w	r6, ip
 8000be2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000be6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bea:	fb07 1114 	mls	r1, r7, r4, r1
 8000bee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf2:	fb04 f106 	mul.w	r1, r4, r6
 8000bf6:	4299      	cmp	r1, r3
 8000bf8:	d90a      	bls.n	8000c10 <__udivmoddi4+0x64>
 8000bfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bfe:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c02:	f080 8112 	bcs.w	8000e2a <__udivmoddi4+0x27e>
 8000c06:	4299      	cmp	r1, r3
 8000c08:	f240 810f 	bls.w	8000e2a <__udivmoddi4+0x27e>
 8000c0c:	3c02      	subs	r4, #2
 8000c0e:	4463      	add	r3, ip
 8000c10:	1a59      	subs	r1, r3, r1
 8000c12:	fa1f f38e 	uxth.w	r3, lr
 8000c16:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c1a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c22:	fb00 f606 	mul.w	r6, r0, r6
 8000c26:	429e      	cmp	r6, r3
 8000c28:	d90a      	bls.n	8000c40 <__udivmoddi4+0x94>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c32:	f080 80fc 	bcs.w	8000e2e <__udivmoddi4+0x282>
 8000c36:	429e      	cmp	r6, r3
 8000c38:	f240 80f9 	bls.w	8000e2e <__udivmoddi4+0x282>
 8000c3c:	4463      	add	r3, ip
 8000c3e:	3802      	subs	r0, #2
 8000c40:	1b9b      	subs	r3, r3, r6
 8000c42:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c46:	2100      	movs	r1, #0
 8000c48:	b11d      	cbz	r5, 8000c52 <__udivmoddi4+0xa6>
 8000c4a:	40d3      	lsrs	r3, r2
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d905      	bls.n	8000c66 <__udivmoddi4+0xba>
 8000c5a:	b10d      	cbz	r5, 8000c60 <__udivmoddi4+0xb4>
 8000c5c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c60:	2100      	movs	r1, #0
 8000c62:	4608      	mov	r0, r1
 8000c64:	e7f5      	b.n	8000c52 <__udivmoddi4+0xa6>
 8000c66:	fab3 f183 	clz	r1, r3
 8000c6a:	2900      	cmp	r1, #0
 8000c6c:	d146      	bne.n	8000cfc <__udivmoddi4+0x150>
 8000c6e:	42a3      	cmp	r3, r4
 8000c70:	d302      	bcc.n	8000c78 <__udivmoddi4+0xcc>
 8000c72:	4290      	cmp	r0, r2
 8000c74:	f0c0 80f0 	bcc.w	8000e58 <__udivmoddi4+0x2ac>
 8000c78:	1a86      	subs	r6, r0, r2
 8000c7a:	eb64 0303 	sbc.w	r3, r4, r3
 8000c7e:	2001      	movs	r0, #1
 8000c80:	2d00      	cmp	r5, #0
 8000c82:	d0e6      	beq.n	8000c52 <__udivmoddi4+0xa6>
 8000c84:	e9c5 6300 	strd	r6, r3, [r5]
 8000c88:	e7e3      	b.n	8000c52 <__udivmoddi4+0xa6>
 8000c8a:	2a00      	cmp	r2, #0
 8000c8c:	f040 8090 	bne.w	8000db0 <__udivmoddi4+0x204>
 8000c90:	eba1 040c 	sub.w	r4, r1, ip
 8000c94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c98:	fa1f f78c 	uxth.w	r7, ip
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000ca2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ca6:	fb08 4416 	mls	r4, r8, r6, r4
 8000caa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cae:	fb07 f006 	mul.w	r0, r7, r6
 8000cb2:	4298      	cmp	r0, r3
 8000cb4:	d908      	bls.n	8000cc8 <__udivmoddi4+0x11c>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cbe:	d202      	bcs.n	8000cc6 <__udivmoddi4+0x11a>
 8000cc0:	4298      	cmp	r0, r3
 8000cc2:	f200 80cd 	bhi.w	8000e60 <__udivmoddi4+0x2b4>
 8000cc6:	4626      	mov	r6, r4
 8000cc8:	1a1c      	subs	r4, r3, r0
 8000cca:	fa1f f38e 	uxth.w	r3, lr
 8000cce:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cd2:	fb08 4410 	mls	r4, r8, r0, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb00 f707 	mul.w	r7, r0, r7
 8000cde:	429f      	cmp	r7, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x148>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x146>
 8000cec:	429f      	cmp	r7, r3
 8000cee:	f200 80b0 	bhi.w	8000e52 <__udivmoddi4+0x2a6>
 8000cf2:	4620      	mov	r0, r4
 8000cf4:	1bdb      	subs	r3, r3, r7
 8000cf6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cfa:	e7a5      	b.n	8000c48 <__udivmoddi4+0x9c>
 8000cfc:	f1c1 0620 	rsb	r6, r1, #32
 8000d00:	408b      	lsls	r3, r1
 8000d02:	fa22 f706 	lsr.w	r7, r2, r6
 8000d06:	431f      	orrs	r7, r3
 8000d08:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d0c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d10:	ea43 030c 	orr.w	r3, r3, ip
 8000d14:	40f4      	lsrs	r4, r6
 8000d16:	fa00 f801 	lsl.w	r8, r0, r1
 8000d1a:	0c38      	lsrs	r0, r7, #16
 8000d1c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d20:	fbb4 fef0 	udiv	lr, r4, r0
 8000d24:	fa1f fc87 	uxth.w	ip, r7
 8000d28:	fb00 441e 	mls	r4, r0, lr, r4
 8000d2c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d30:	fb0e f90c 	mul.w	r9, lr, ip
 8000d34:	45a1      	cmp	r9, r4
 8000d36:	fa02 f201 	lsl.w	r2, r2, r1
 8000d3a:	d90a      	bls.n	8000d52 <__udivmoddi4+0x1a6>
 8000d3c:	193c      	adds	r4, r7, r4
 8000d3e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d42:	f080 8084 	bcs.w	8000e4e <__udivmoddi4+0x2a2>
 8000d46:	45a1      	cmp	r9, r4
 8000d48:	f240 8081 	bls.w	8000e4e <__udivmoddi4+0x2a2>
 8000d4c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d50:	443c      	add	r4, r7
 8000d52:	eba4 0409 	sub.w	r4, r4, r9
 8000d56:	fa1f f983 	uxth.w	r9, r3
 8000d5a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d5e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d62:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d66:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	d907      	bls.n	8000d7e <__udivmoddi4+0x1d2>
 8000d6e:	193c      	adds	r4, r7, r4
 8000d70:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d74:	d267      	bcs.n	8000e46 <__udivmoddi4+0x29a>
 8000d76:	45a4      	cmp	ip, r4
 8000d78:	d965      	bls.n	8000e46 <__udivmoddi4+0x29a>
 8000d7a:	3b02      	subs	r3, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d82:	fba0 9302 	umull	r9, r3, r0, r2
 8000d86:	eba4 040c 	sub.w	r4, r4, ip
 8000d8a:	429c      	cmp	r4, r3
 8000d8c:	46ce      	mov	lr, r9
 8000d8e:	469c      	mov	ip, r3
 8000d90:	d351      	bcc.n	8000e36 <__udivmoddi4+0x28a>
 8000d92:	d04e      	beq.n	8000e32 <__udivmoddi4+0x286>
 8000d94:	b155      	cbz	r5, 8000dac <__udivmoddi4+0x200>
 8000d96:	ebb8 030e 	subs.w	r3, r8, lr
 8000d9a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d9e:	fa04 f606 	lsl.w	r6, r4, r6
 8000da2:	40cb      	lsrs	r3, r1
 8000da4:	431e      	orrs	r6, r3
 8000da6:	40cc      	lsrs	r4, r1
 8000da8:	e9c5 6400 	strd	r6, r4, [r5]
 8000dac:	2100      	movs	r1, #0
 8000dae:	e750      	b.n	8000c52 <__udivmoddi4+0xa6>
 8000db0:	f1c2 0320 	rsb	r3, r2, #32
 8000db4:	fa20 f103 	lsr.w	r1, r0, r3
 8000db8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbc:	fa24 f303 	lsr.w	r3, r4, r3
 8000dc0:	4094      	lsls	r4, r2
 8000dc2:	430c      	orrs	r4, r1
 8000dc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dcc:	fa1f f78c 	uxth.w	r7, ip
 8000dd0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd4:	fb08 3110 	mls	r1, r8, r0, r3
 8000dd8:	0c23      	lsrs	r3, r4, #16
 8000dda:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dde:	fb00 f107 	mul.w	r1, r0, r7
 8000de2:	4299      	cmp	r1, r3
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x24c>
 8000de6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dea:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dee:	d22c      	bcs.n	8000e4a <__udivmoddi4+0x29e>
 8000df0:	4299      	cmp	r1, r3
 8000df2:	d92a      	bls.n	8000e4a <__udivmoddi4+0x29e>
 8000df4:	3802      	subs	r0, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a5b      	subs	r3, r3, r1
 8000dfa:	b2a4      	uxth	r4, r4
 8000dfc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e00:	fb08 3311 	mls	r3, r8, r1, r3
 8000e04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e08:	fb01 f307 	mul.w	r3, r1, r7
 8000e0c:	42a3      	cmp	r3, r4
 8000e0e:	d908      	bls.n	8000e22 <__udivmoddi4+0x276>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e18:	d213      	bcs.n	8000e42 <__udivmoddi4+0x296>
 8000e1a:	42a3      	cmp	r3, r4
 8000e1c:	d911      	bls.n	8000e42 <__udivmoddi4+0x296>
 8000e1e:	3902      	subs	r1, #2
 8000e20:	4464      	add	r4, ip
 8000e22:	1ae4      	subs	r4, r4, r3
 8000e24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e28:	e739      	b.n	8000c9e <__udivmoddi4+0xf2>
 8000e2a:	4604      	mov	r4, r0
 8000e2c:	e6f0      	b.n	8000c10 <__udivmoddi4+0x64>
 8000e2e:	4608      	mov	r0, r1
 8000e30:	e706      	b.n	8000c40 <__udivmoddi4+0x94>
 8000e32:	45c8      	cmp	r8, r9
 8000e34:	d2ae      	bcs.n	8000d94 <__udivmoddi4+0x1e8>
 8000e36:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e3a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e3e:	3801      	subs	r0, #1
 8000e40:	e7a8      	b.n	8000d94 <__udivmoddi4+0x1e8>
 8000e42:	4631      	mov	r1, r6
 8000e44:	e7ed      	b.n	8000e22 <__udivmoddi4+0x276>
 8000e46:	4603      	mov	r3, r0
 8000e48:	e799      	b.n	8000d7e <__udivmoddi4+0x1d2>
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	e7d4      	b.n	8000df8 <__udivmoddi4+0x24c>
 8000e4e:	46d6      	mov	lr, sl
 8000e50:	e77f      	b.n	8000d52 <__udivmoddi4+0x1a6>
 8000e52:	4463      	add	r3, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	e74d      	b.n	8000cf4 <__udivmoddi4+0x148>
 8000e58:	4606      	mov	r6, r0
 8000e5a:	4623      	mov	r3, r4
 8000e5c:	4608      	mov	r0, r1
 8000e5e:	e70f      	b.n	8000c80 <__udivmoddi4+0xd4>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	e730      	b.n	8000cc8 <__udivmoddi4+0x11c>
 8000e66:	bf00      	nop

08000e68 <__aeabi_idiv0>:
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop

08000e6c <Get_Mode>:
int save[4] = {0, 0, 0, 0};
float RATIO = 0.9;
float CLOCKWISE_FACTOR = 66.879;
float COUNTER_CLW_FACTOR = 0;

int Get_Mode(int MSB_state, int LSB_state) {
 8000e6c:	b480      	push	{r7}
 8000e6e:	b085      	sub	sp, #20
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	6039      	str	r1, [r7, #0]
	static const int id_lookup[4] = {MANUAL_MODE, CIRCLE_MODE,  BACK_FORTH_MODE, SQUARE_MODE};
	int bin = ((MSB_state & 1) << 1) | (LSB_state & 1);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	f003 0202 	and.w	r2, r3, #2
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	4313      	orrs	r3, r2
 8000e86:	60fb      	str	r3, [r7, #12]
	return id_lookup[bin];
 8000e88:	4a04      	ldr	r2, [pc, #16]	@ (8000e9c <Get_Mode+0x30>)
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3714      	adds	r7, #20
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr
 8000e9c:	0800947c 	.word	0x0800947c

08000ea0 <Get_Mode_String>:

char* Get_Mode_String() {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
	const size_t buffer_size = 8;
 8000ea6:	2308      	movs	r3, #8
 8000ea8:	603b      	str	r3, [r7, #0]
	char* str = malloc(buffer_size);
 8000eaa:	6838      	ldr	r0, [r7, #0]
 8000eac:	f007 f940 	bl	8008130 <malloc>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	607b      	str	r3, [r7, #4]
	switch(curr_mode) {
 8000eb4:	4b11      	ldr	r3, [pc, #68]	@ (8000efc <Get_Mode_String+0x5c>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b03      	cmp	r3, #3
 8000eba:	d817      	bhi.n	8000eec <Get_Mode_String+0x4c>
 8000ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8000ec4 <Get_Mode_String+0x24>)
 8000ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec2:	bf00      	nop
 8000ec4:	08000ed5 	.word	0x08000ed5
 8000ec8:	08000edb 	.word	0x08000edb
 8000ecc:	08000ee1 	.word	0x08000ee1
 8000ed0:	08000ee7 	.word	0x08000ee7
		case MANUAL_MODE:
			str = "MANUAL";
 8000ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8000f00 <Get_Mode_String+0x60>)
 8000ed6:	607b      	str	r3, [r7, #4]
			break;
 8000ed8:	e00b      	b.n	8000ef2 <Get_Mode_String+0x52>
		case CIRCLE_MODE:
			str = "CIRCLE";
 8000eda:	4b0a      	ldr	r3, [pc, #40]	@ (8000f04 <Get_Mode_String+0x64>)
 8000edc:	607b      	str	r3, [r7, #4]
			break;
 8000ede:	e008      	b.n	8000ef2 <Get_Mode_String+0x52>
		case BACK_FORTH_MODE:
			str = "LINE";
 8000ee0:	4b09      	ldr	r3, [pc, #36]	@ (8000f08 <Get_Mode_String+0x68>)
 8000ee2:	607b      	str	r3, [r7, #4]
			break;
 8000ee4:	e005      	b.n	8000ef2 <Get_Mode_String+0x52>
		case SQUARE_MODE:
			str = "SQUARE";
 8000ee6:	4b09      	ldr	r3, [pc, #36]	@ (8000f0c <Get_Mode_String+0x6c>)
 8000ee8:	607b      	str	r3, [r7, #4]
			break;
 8000eea:	e002      	b.n	8000ef2 <Get_Mode_String+0x52>
		default:
			str = "ERROR";
 8000eec:	4b08      	ldr	r3, [pc, #32]	@ (8000f10 <Get_Mode_String+0x70>)
 8000eee:	607b      	str	r3, [r7, #4]
			break;
 8000ef0:	bf00      	nop
	}
	return str;
 8000ef2:	687b      	ldr	r3, [r7, #4]
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	200000ba 	.word	0x200000ba
 8000f00:	08009084 	.word	0x08009084
 8000f04:	0800908c 	.word	0x0800908c
 8000f08:	08009094 	.word	0x08009094
 8000f0c:	0800909c 	.word	0x0800909c
 8000f10:	080090a4 	.word	0x080090a4

08000f14 <Auto_Angle>:

void Auto_Angle(float value) {
 8000f14:	b5b0      	push	{r4, r5, r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	ed87 0a01 	vstr	s0, [r7, #4]
	// Initial setup
	if(timer_count == 0) {
 8000f1e:	4b49      	ldr	r3, [pc, #292]	@ (8001044 <Auto_Angle+0x130>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d16e      	bne.n	8001004 <Auto_Angle+0xf0>
		LCD_Manuel(0);
 8000f26:	2000      	movs	r0, #0
 8000f28:	f002 f834 	bl	8002f94 <LCD_Manuel>
		LCD_Mode();
 8000f2c:	f002 f880 	bl	8003030 <LCD_Mode>

		// Calculate the duration for the turn
		turning_time = fabs(value) * TRACK_WIDTH;
 8000f30:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f34:	eef0 7ae7 	vabs.f32	s15, s15
 8000f38:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001048 <Auto_Angle+0x134>
 8000f3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f40:	4b42      	ldr	r3, [pc, #264]	@ (800104c <Auto_Angle+0x138>)
 8000f42:	edc3 7a00 	vstr	s15, [r3]

		// Determine direction of turn
		if (value > 0) {
 8000f46:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f52:	dd25      	ble.n	8000fa0 <Auto_Angle+0x8c>
			turning_time /= (360.0 * CLOCKWISE_FACTOR);
 8000f54:	4b3d      	ldr	r3, [pc, #244]	@ (800104c <Auto_Angle+0x138>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff fb0d 	bl	8000578 <__aeabi_f2d>
 8000f5e:	4604      	mov	r4, r0
 8000f60:	460d      	mov	r5, r1
 8000f62:	4b3b      	ldr	r3, [pc, #236]	@ (8001050 <Auto_Angle+0x13c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fb06 	bl	8000578 <__aeabi_f2d>
 8000f6c:	f04f 0200 	mov.w	r2, #0
 8000f70:	4b38      	ldr	r3, [pc, #224]	@ (8001054 <Auto_Angle+0x140>)
 8000f72:	f7ff fb59 	bl	8000628 <__aeabi_dmul>
 8000f76:	4602      	mov	r2, r0
 8000f78:	460b      	mov	r3, r1
 8000f7a:	4620      	mov	r0, r4
 8000f7c:	4629      	mov	r1, r5
 8000f7e:	f7ff fc7d 	bl	800087c <__aeabi_ddiv>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4610      	mov	r0, r2
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f7ff fda7 	bl	8000adc <__aeabi_d2f>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	4a2e      	ldr	r2, [pc, #184]	@ (800104c <Auto_Angle+0x138>)
 8000f92:	6013      	str	r3, [r2, #0]
			Droite(BASE_SPEED, &htim3);
 8000f94:	4930      	ldr	r1, [pc, #192]	@ (8001058 <Auto_Angle+0x144>)
 8000f96:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 8000f9a:	f000 fa4d 	bl	8001438 <Droite>
 8000f9e:	e024      	b.n	8000fea <Auto_Angle+0xd6>
		}
		else {
			turning_time /= (360.0 * COUNTER_CLW_FACTOR);
 8000fa0:	4b2a      	ldr	r3, [pc, #168]	@ (800104c <Auto_Angle+0x138>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fae7 	bl	8000578 <__aeabi_f2d>
 8000faa:	4604      	mov	r4, r0
 8000fac:	460d      	mov	r5, r1
 8000fae:	4b2b      	ldr	r3, [pc, #172]	@ (800105c <Auto_Angle+0x148>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff fae0 	bl	8000578 <__aeabi_f2d>
 8000fb8:	f04f 0200 	mov.w	r2, #0
 8000fbc:	4b25      	ldr	r3, [pc, #148]	@ (8001054 <Auto_Angle+0x140>)
 8000fbe:	f7ff fb33 	bl	8000628 <__aeabi_dmul>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	4620      	mov	r0, r4
 8000fc8:	4629      	mov	r1, r5
 8000fca:	f7ff fc57 	bl	800087c <__aeabi_ddiv>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	4610      	mov	r0, r2
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	f7ff fd81 	bl	8000adc <__aeabi_d2f>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800104c <Auto_Angle+0x138>)
 8000fde:	6013      	str	r3, [r2, #0]
			Gauche(BASE_SPEED, &htim3);
 8000fe0:	491d      	ldr	r1, [pc, #116]	@ (8001058 <Auto_Angle+0x144>)
 8000fe2:	f44f 70e1 	mov.w	r0, #450	@ 0x1c2
 8000fe6:	f000 fa63 	bl	80014b0 <Gauche>
		}

		// Convert turning time in µs
		turning_time *= 1e6;
 8000fea:	4b18      	ldr	r3, [pc, #96]	@ (800104c <Auto_Angle+0x138>)
 8000fec:	edd3 7a00 	vldr	s15, [r3]
 8000ff0:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001060 <Auto_Angle+0x14c>
 8000ff4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ff8:	4b14      	ldr	r3, [pc, #80]	@ (800104c <Auto_Angle+0x138>)
 8000ffa:	edc3 7a00 	vstr	s15, [r3]

		// Start timer
	    HAL_TIM_Base_Start_IT(&htim7);
 8000ffe:	4819      	ldr	r0, [pc, #100]	@ (8001064 <Auto_Angle+0x150>)
 8001000:	f005 f876 	bl	80060f0 <HAL_TIM_Base_Start_IT>
	}

    // Stop when finished
	if(timer_count > (int)turning_time) {
 8001004:	4b11      	ldr	r3, [pc, #68]	@ (800104c <Auto_Angle+0x138>)
 8001006:	edd3 7a00 	vldr	s15, [r3]
 800100a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800100e:	ee17 2a90 	vmov	r2, s15
 8001012:	4b0c      	ldr	r3, [pc, #48]	@ (8001044 <Auto_Angle+0x130>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	429a      	cmp	r2, r3
 8001018:	da0f      	bge.n	800103a <Auto_Angle+0x126>

		// Stop timer
		HAL_TIM_Base_Stop_IT(&htim7);
 800101a:	4812      	ldr	r0, [pc, #72]	@ (8001064 <Auto_Angle+0x150>)
 800101c:	f005 f8d8 	bl	80061d0 <HAL_TIM_Base_Stop_IT>

		// Stop the motors
		Stop(&htim3);
 8001020:	480d      	ldr	r0, [pc, #52]	@ (8001058 <Auto_Angle+0x144>)
 8001022:	f000 fa81 	bl	8001528 <Stop>

		// Reset temporal counter
		timer_count = 0;
 8001026:	4b07      	ldr	r3, [pc, #28]	@ (8001044 <Auto_Angle+0x130>)
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]

		// Ready for next step
		curr_step++;
 800102c:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <Auto_Angle+0x154>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	3301      	adds	r3, #1
 8001032:	b2da      	uxtb	r2, r3
 8001034:	4b0c      	ldr	r3, [pc, #48]	@ (8001068 <Auto_Angle+0x154>)
 8001036:	701a      	strb	r2, [r3, #0]
	}

	return;
 8001038:	bf00      	nop
 800103a:	bf00      	nop
}
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bdb0      	pop	{r4, r5, r7, pc}
 8001042:	bf00      	nop
 8001044:	200000d0 	.word	0x200000d0
 8001048:	43880000 	.word	0x43880000
 800104c:	200000d4 	.word	0x200000d4
 8001050:	20000008 	.word	0x20000008
 8001054:	40768000 	.word	0x40768000
 8001058:	200001d0 	.word	0x200001d0
 800105c:	200000e8 	.word	0x200000e8
 8001060:	49742400 	.word	0x49742400
 8001064:	200002a8 	.word	0x200002a8
 8001068:	20000000 	.word	0x20000000
 800106c:	00000000 	.word	0x00000000

08001070 <Auto_Line>:

void Auto_Line(int dist, int min_speed, int max_speed) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b088      	sub	sp, #32
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
    // Constants
    const float accel_fraction = 0.4; // 40% of total time for acceleration
 800107c:	4b70      	ldr	r3, [pc, #448]	@ (8001240 <Auto_Line+0x1d0>)
 800107e:	61fb      	str	r3, [r7, #28]
    const float decel_fraction = 0.4; // 40% of total time for deceleration
 8001080:	4b6f      	ldr	r3, [pc, #444]	@ (8001240 <Auto_Line+0x1d0>)
 8001082:	61bb      	str	r3, [r7, #24]

    // Initial setup
    if (timer_count == 0) {
 8001084:	4b6f      	ldr	r3, [pc, #444]	@ (8001244 <Auto_Line+0x1d4>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d16f      	bne.n	800116c <Auto_Line+0xfc>
    	LCD_Manuel(0);
 800108c:	2000      	movs	r0, #0
 800108e:	f001 ff81 	bl	8002f94 <LCD_Manuel>
    	LCD_Mode();
 8001092:	f001 ffcd 	bl	8003030 <LCD_Mode>

    	// Calculate total pulses required
    	float total_pulses = dist / TRACK_RESOLUTION;
 8001096:	68f8      	ldr	r0, [r7, #12]
 8001098:	f7ff fa5c 	bl	8000554 <__aeabi_i2d>
 800109c:	a364      	add	r3, pc, #400	@ (adr r3, 8001230 <Auto_Line+0x1c0>)
 800109e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a2:	f7ff fbeb 	bl	800087c <__aeabi_ddiv>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4610      	mov	r0, r2
 80010ac:	4619      	mov	r1, r3
 80010ae:	f7ff fd15 	bl	8000adc <__aeabi_d2f>
 80010b2:	4603      	mov	r3, r0
 80010b4:	617b      	str	r3, [r7, #20]

        // Calculate total time
        turning_time = (min_speed + max_speed) / 2.0;
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4413      	add	r3, r2
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fa49 	bl	8000554 <__aeabi_i2d>
 80010c2:	f04f 0200 	mov.w	r2, #0
 80010c6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010ca:	f7ff fbd7 	bl	800087c <__aeabi_ddiv>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	4610      	mov	r0, r2
 80010d4:	4619      	mov	r1, r3
 80010d6:	f7ff fd01 	bl	8000adc <__aeabi_d2f>
 80010da:	4603      	mov	r3, r0
 80010dc:	4a5a      	ldr	r2, [pc, #360]	@ (8001248 <Auto_Line+0x1d8>)
 80010de:	6013      	str	r3, [r2, #0]
        total_time = (int)((total_pulses / turning_time) * 1e7);
 80010e0:	4b59      	ldr	r3, [pc, #356]	@ (8001248 <Auto_Line+0x1d8>)
 80010e2:	edd3 7a00 	vldr	s15, [r3]
 80010e6:	ed97 7a05 	vldr	s14, [r7, #20]
 80010ea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80010ee:	ee16 0a90 	vmov	r0, s13
 80010f2:	f7ff fa41 	bl	8000578 <__aeabi_f2d>
 80010f6:	a350      	add	r3, pc, #320	@ (adr r3, 8001238 <Auto_Line+0x1c8>)
 80010f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fc:	f7ff fa94 	bl	8000628 <__aeabi_dmul>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4610      	mov	r0, r2
 8001106:	4619      	mov	r1, r3
 8001108:	f7ff fca0 	bl	8000a4c <__aeabi_d2iz>
 800110c:	4603      	mov	r3, r0
 800110e:	4a4f      	ldr	r2, [pc, #316]	@ (800124c <Auto_Line+0x1dc>)
 8001110:	6013      	str	r3, [r2, #0]

        // Calculate time for each phase
        accel_time = (int)(total_time * accel_fraction);
 8001112:	4b4e      	ldr	r3, [pc, #312]	@ (800124c <Auto_Line+0x1dc>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	ee07 3a90 	vmov	s15, r3
 800111a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800111e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001126:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800112a:	ee17 2a90 	vmov	r2, s15
 800112e:	4b48      	ldr	r3, [pc, #288]	@ (8001250 <Auto_Line+0x1e0>)
 8001130:	601a      	str	r2, [r3, #0]
        decel_time = (int)(total_time * decel_fraction);
 8001132:	4b46      	ldr	r3, [pc, #280]	@ (800124c <Auto_Line+0x1dc>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	ee07 3a90 	vmov	s15, r3
 800113a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800113e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001146:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800114a:	ee17 2a90 	vmov	r2, s15
 800114e:	4b41      	ldr	r3, [pc, #260]	@ (8001254 <Auto_Line+0x1e4>)
 8001150:	601a      	str	r2, [r3, #0]
        mid_time = total_time - accel_time - decel_time;
 8001152:	4b3e      	ldr	r3, [pc, #248]	@ (800124c <Auto_Line+0x1dc>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	4b3e      	ldr	r3, [pc, #248]	@ (8001250 <Auto_Line+0x1e0>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	1ad2      	subs	r2, r2, r3
 800115c:	4b3d      	ldr	r3, [pc, #244]	@ (8001254 <Auto_Line+0x1e4>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	4a3d      	ldr	r2, [pc, #244]	@ (8001258 <Auto_Line+0x1e8>)
 8001164:	6013      	str	r3, [r2, #0]

        // Start timer
        HAL_TIM_Base_Start_IT(&htim7);
 8001166:	483d      	ldr	r0, [pc, #244]	@ (800125c <Auto_Line+0x1ec>)
 8001168:	f004 ffc2 	bl	80060f0 <HAL_TIM_Base_Start_IT>
    }

    // Acceleration phase
    if (timer_count < accel_time) {
 800116c:	4b35      	ldr	r3, [pc, #212]	@ (8001244 <Auto_Line+0x1d4>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b37      	ldr	r3, [pc, #220]	@ (8001250 <Auto_Line+0x1e0>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	429a      	cmp	r2, r3
 8001176:	da0f      	bge.n	8001198 <Auto_Line+0x128>
        current_speed = min_speed + (max_speed - min_speed) * timer_count / accel_time;
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	4a31      	ldr	r2, [pc, #196]	@ (8001244 <Auto_Line+0x1d4>)
 8001180:	6812      	ldr	r2, [r2, #0]
 8001182:	fb03 f202 	mul.w	r2, r3, r2
 8001186:	4b32      	ldr	r3, [pc, #200]	@ (8001250 <Auto_Line+0x1e0>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	fb92 f2f3 	sdiv	r2, r2, r3
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	4413      	add	r3, r2
 8001192:	4a33      	ldr	r2, [pc, #204]	@ (8001260 <Auto_Line+0x1f0>)
 8001194:	6013      	str	r3, [r2, #0]
 8001196:	e03a      	b.n	800120e <Auto_Line+0x19e>
    }

    // Constant speed phase
    else if (timer_count < accel_time + mid_time) {
 8001198:	4b2d      	ldr	r3, [pc, #180]	@ (8001250 <Auto_Line+0x1e0>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b2e      	ldr	r3, [pc, #184]	@ (8001258 <Auto_Line+0x1e8>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	441a      	add	r2, r3
 80011a2:	4b28      	ldr	r3, [pc, #160]	@ (8001244 <Auto_Line+0x1d4>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	dd03      	ble.n	80011b2 <Auto_Line+0x142>
        current_speed = max_speed;
 80011aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001260 <Auto_Line+0x1f0>)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6013      	str	r3, [r2, #0]
 80011b0:	e02d      	b.n	800120e <Auto_Line+0x19e>
    }

    // Deceleration phase
    else if (timer_count < total_time) {
 80011b2:	4b24      	ldr	r3, [pc, #144]	@ (8001244 <Auto_Line+0x1d4>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	4b25      	ldr	r3, [pc, #148]	@ (800124c <Auto_Line+0x1dc>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	da17      	bge.n	80011ee <Auto_Line+0x17e>
        int decel_time_elapsed = timer_count - (accel_time + mid_time);
 80011be:	4b21      	ldr	r3, [pc, #132]	@ (8001244 <Auto_Line+0x1d4>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	4b23      	ldr	r3, [pc, #140]	@ (8001250 <Auto_Line+0x1e0>)
 80011c4:	6819      	ldr	r1, [r3, #0]
 80011c6:	4b24      	ldr	r3, [pc, #144]	@ (8001258 <Auto_Line+0x1e8>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	440b      	add	r3, r1
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	613b      	str	r3, [r7, #16]
        current_speed = max_speed - (max_speed - min_speed) * decel_time_elapsed / decel_time;
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	fb03 f202 	mul.w	r2, r3, r2
 80011dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001254 <Auto_Line+0x1e4>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	fb92 f3f3 	sdiv	r3, r2, r3
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001260 <Auto_Line+0x1f0>)
 80011ea:	6013      	str	r3, [r2, #0]
 80011ec:	e00f      	b.n	800120e <Auto_Line+0x19e>
    }

    // Stop when finished
    else {
        // Stop timer
        HAL_TIM_Base_Stop_IT(&htim7);
 80011ee:	481b      	ldr	r0, [pc, #108]	@ (800125c <Auto_Line+0x1ec>)
 80011f0:	f004 ffee 	bl	80061d0 <HAL_TIM_Base_Stop_IT>

        // Stop the motors
        Stop(&htim3);
 80011f4:	481b      	ldr	r0, [pc, #108]	@ (8001264 <Auto_Line+0x1f4>)
 80011f6:	f000 f997 	bl	8001528 <Stop>

        // Reset temporal counter
        timer_count = 0;
 80011fa:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <Auto_Line+0x1d4>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]

        // Ready for next step
        curr_step++;
 8001200:	4b19      	ldr	r3, [pc, #100]	@ (8001268 <Auto_Line+0x1f8>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	3301      	adds	r3, #1
 8001206:	b2da      	uxtb	r2, r3
 8001208:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <Auto_Line+0x1f8>)
 800120a:	701a      	strb	r2, [r3, #0]

        // Exit
        return;
 800120c:	e00a      	b.n	8001224 <Auto_Line+0x1b4>
    }

    // Adjust speed every iteration
    if(!pause)
 800120e:	4b17      	ldr	r3, [pc, #92]	@ (800126c <Auto_Line+0x1fc>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d105      	bne.n	8001222 <Auto_Line+0x1b2>
    	Avancer(current_speed, &htim3);
 8001216:	4b12      	ldr	r3, [pc, #72]	@ (8001260 <Auto_Line+0x1f0>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4912      	ldr	r1, [pc, #72]	@ (8001264 <Auto_Line+0x1f4>)
 800121c:	4618      	mov	r0, r3
 800121e:	f000 f8cf 	bl	80013c0 <Avancer>

    return;
 8001222:	bf00      	nop
}
 8001224:	3720      	adds	r7, #32
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	f3af 8000 	nop.w
 8001230:	e353f7cf 	.word	0xe353f7cf
 8001234:	40129ba5 	.word	0x40129ba5
 8001238:	00000000 	.word	0x00000000
 800123c:	416312d0 	.word	0x416312d0
 8001240:	3ecccccd 	.word	0x3ecccccd
 8001244:	200000d0 	.word	0x200000d0
 8001248:	200000d4 	.word	0x200000d4
 800124c:	200000bc 	.word	0x200000bc
 8001250:	200000c0 	.word	0x200000c0
 8001254:	200000c4 	.word	0x200000c4
 8001258:	200000c8 	.word	0x200000c8
 800125c:	200002a8 	.word	0x200002a8
 8001260:	200000cc 	.word	0x200000cc
 8001264:	200001d0 	.word	0x200001d0
 8001268:	20000000 	.word	0x20000000
 800126c:	200000b8 	.word	0x200000b8

08001270 <Pause>:
		break;
	}
	return;
}

void Pause() {
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	pause = pause ^ 1;
 8001274:	4b19      	ldr	r3, [pc, #100]	@ (80012dc <Pause+0x6c>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	f083 0301 	eor.w	r3, r3, #1
 800127c:	b2da      	uxtb	r2, r3
 800127e:	4b17      	ldr	r3, [pc, #92]	@ (80012dc <Pause+0x6c>)
 8001280:	701a      	strb	r2, [r3, #0]

	// Save currrent CCR values
	save[0] = htim3.Instance -> CCR1;
 8001282:	4b17      	ldr	r3, [pc, #92]	@ (80012e0 <Pause+0x70>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001288:	461a      	mov	r2, r3
 800128a:	4b16      	ldr	r3, [pc, #88]	@ (80012e4 <Pause+0x74>)
 800128c:	601a      	str	r2, [r3, #0]
	save[1] = htim3.Instance -> CCR2;
 800128e:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <Pause+0x70>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001294:	461a      	mov	r2, r3
 8001296:	4b13      	ldr	r3, [pc, #76]	@ (80012e4 <Pause+0x74>)
 8001298:	605a      	str	r2, [r3, #4]
	save[2] = htim3.Instance -> CCR3;
 800129a:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <Pause+0x70>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b10      	ldr	r3, [pc, #64]	@ (80012e4 <Pause+0x74>)
 80012a4:	609a      	str	r2, [r3, #8]
	save[3] = htim3.Instance -> CCR4;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <Pause+0x70>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ac:	461a      	mov	r2, r3
 80012ae:	4b0d      	ldr	r3, [pc, #52]	@ (80012e4 <Pause+0x74>)
 80012b0:	60da      	str	r2, [r3, #12]

	// Stop
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80012b2:	2100      	movs	r1, #0
 80012b4:	480a      	ldr	r0, [pc, #40]	@ (80012e0 <Pause+0x70>)
 80012b6:	f005 f8db 	bl	8006470 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80012ba:	2104      	movs	r1, #4
 80012bc:	4808      	ldr	r0, [pc, #32]	@ (80012e0 <Pause+0x70>)
 80012be:	f005 f8d7 	bl	8006470 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 80012c2:	2108      	movs	r1, #8
 80012c4:	4806      	ldr	r0, [pc, #24]	@ (80012e0 <Pause+0x70>)
 80012c6:	f005 f8d3 	bl	8006470 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80012ca:	210c      	movs	r1, #12
 80012cc:	4804      	ldr	r0, [pc, #16]	@ (80012e0 <Pause+0x70>)
 80012ce:	f005 f8cf 	bl	8006470 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim7);
 80012d2:	4805      	ldr	r0, [pc, #20]	@ (80012e8 <Pause+0x78>)
 80012d4:	f004 ff7c 	bl	80061d0 <HAL_TIM_Base_Stop_IT>

	return;
 80012d8:	bf00      	nop
}
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	200000b8 	.word	0x200000b8
 80012e0:	200001d0 	.word	0x200001d0
 80012e4:	200000d8 	.word	0x200000d8
 80012e8:	200002a8 	.word	0x200002a8

080012ec <Resume>:

void Resume() {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
	pause = pause ^ 1;
 80012f0:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <Resume+0x64>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	f083 0301 	eor.w	r3, r3, #1
 80012f8:	b2da      	uxtb	r2, r3
 80012fa:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <Resume+0x64>)
 80012fc:	701a      	strb	r2, [r3, #0]

	// Restore saved CCR values
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80012fe:	2100      	movs	r1, #0
 8001300:	4814      	ldr	r0, [pc, #80]	@ (8001354 <Resume+0x68>)
 8001302:	f004 ffed 	bl	80062e0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001306:	2104      	movs	r1, #4
 8001308:	4812      	ldr	r0, [pc, #72]	@ (8001354 <Resume+0x68>)
 800130a:	f004 ffe9 	bl	80062e0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800130e:	2108      	movs	r1, #8
 8001310:	4810      	ldr	r0, [pc, #64]	@ (8001354 <Resume+0x68>)
 8001312:	f004 ffe5 	bl	80062e0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001316:	210c      	movs	r1, #12
 8001318:	480e      	ldr	r0, [pc, #56]	@ (8001354 <Resume+0x68>)
 800131a:	f004 ffe1 	bl	80062e0 <HAL_TIM_PWM_Start>
	htim3.Instance -> CCR1 = save[0];
 800131e:	4b0e      	ldr	r3, [pc, #56]	@ (8001358 <Resume+0x6c>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4b0c      	ldr	r3, [pc, #48]	@ (8001354 <Resume+0x68>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3.Instance -> CCR2 = save[1];
 8001328:	4b0b      	ldr	r3, [pc, #44]	@ (8001358 <Resume+0x6c>)
 800132a:	685a      	ldr	r2, [r3, #4]
 800132c:	4b09      	ldr	r3, [pc, #36]	@ (8001354 <Resume+0x68>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3.Instance -> CCR3 = save[2];
 8001332:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <Resume+0x6c>)
 8001334:	689a      	ldr	r2, [r3, #8]
 8001336:	4b07      	ldr	r3, [pc, #28]	@ (8001354 <Resume+0x68>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	63da      	str	r2, [r3, #60]	@ 0x3c
	htim3.Instance -> CCR4 = save[3];
 800133c:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <Resume+0x6c>)
 800133e:	68da      	ldr	r2, [r3, #12]
 8001340:	4b04      	ldr	r3, [pc, #16]	@ (8001354 <Resume+0x68>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	641a      	str	r2, [r3, #64]	@ 0x40
	HAL_TIM_Base_Start_IT(&htim7);
 8001346:	4805      	ldr	r0, [pc, #20]	@ (800135c <Resume+0x70>)
 8001348:	f004 fed2 	bl	80060f0 <HAL_TIM_Base_Start_IT>

	return;
 800134c:	bf00      	nop
}
 800134e:	bd80      	pop	{r7, pc}
 8001350:	200000b8 	.word	0x200000b8
 8001354:	200001d0 	.word	0x200001d0
 8001358:	200000d8 	.word	0x200000d8
 800135c:	200002a8 	.word	0x200002a8

08001360 <Constant_Tuning_Mode>:

void Constant_Tuning_Mode() {
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
	// If robot is not moving, do nothing
	if(curr_mode == MANUAL_MODE)
 8001364:	4b12      	ldr	r3, [pc, #72]	@ (80013b0 <Constant_Tuning_Mode+0x50>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d01f      	beq.n	80013ac <Constant_Tuning_Mode+0x4c>
		return;

	// Testing turning factors
	if(abs(DEBUG_MODE) == 1)
		// Manage ongoing step
		switch(curr_step) {
 800136c:	4b11      	ldr	r3, [pc, #68]	@ (80013b4 <Constant_Tuning_Mode+0x54>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b03      	cmp	r3, #3
 8001372:	d006      	beq.n	8001382 <Constant_Tuning_Mode+0x22>
 8001374:	2b03      	cmp	r3, #3
 8001376:	dc11      	bgt.n	800139c <Constant_Tuning_Mode+0x3c>
 8001378:	2b01      	cmp	r3, #1
 800137a:	d002      	beq.n	8001382 <Constant_Tuning_Mode+0x22>
 800137c:	2b02      	cmp	r3, #2
 800137e:	d008      	beq.n	8001392 <Constant_Tuning_Mode+0x32>
 8001380:	e00c      	b.n	800139c <Constant_Tuning_Mode+0x3c>
			case 1:
			case 3:
				// Steps 1 and 3: Move forward
				Auto_Line(100, BASE_SPEED, BASE_SPEED);
 8001382:	f44f 72e1 	mov.w	r2, #450	@ 0x1c2
 8001386:	f44f 71e1 	mov.w	r1, #450	@ 0x1c2
 800138a:	2064      	movs	r0, #100	@ 0x64
 800138c:	f7ff fe70 	bl	8001070 <Auto_Line>
				break;
 8001390:	e00b      	b.n	80013aa <Constant_Tuning_Mode+0x4a>

			case 2:
				// Step 2: Turn 90 degrees
				Auto_Angle(90.0 * DEBUG_MODE);
 8001392:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80013b8 <Constant_Tuning_Mode+0x58>
 8001396:	f7ff fdbd 	bl	8000f14 <Auto_Angle>
				break;
 800139a:	e006      	b.n	80013aa <Constant_Tuning_Mode+0x4a>

			default:
				// End of sequence: Reset current step and set to manual mode after drawing shape
				curr_step = 1;
 800139c:	4b05      	ldr	r3, [pc, #20]	@ (80013b4 <Constant_Tuning_Mode+0x54>)
 800139e:	2201      	movs	r2, #1
 80013a0:	701a      	strb	r2, [r3, #0]
				curr_mode = MANUAL_MODE;
 80013a2:	4b03      	ldr	r3, [pc, #12]	@ (80013b0 <Constant_Tuning_Mode+0x50>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]
				break;
 80013a8:	bf00      	nop
		}

	// Testing auto circle ratio
	else if(DEBUG_MODE == 2)
		Auto_Circle();
	return;
 80013aa:	e000      	b.n	80013ae <Constant_Tuning_Mode+0x4e>
		return;
 80013ac:	bf00      	nop
}
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	200000ba 	.word	0x200000ba
 80013b4:	20000000 	.word	0x20000000
 80013b8:	42b40000 	.word	0x42b40000
 80013bc:	00000000 	.word	0x00000000

080013c0 <Avancer>:
 */

#include "gestion_moteurs.h"
#include "vitesse_affichage.h"

void Avancer(int Pulse, TIM_HandleTypeDef* htim3){
 80013c0:	b590      	push	{r4, r7, lr}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]

	htim3->Instance -> CCR2 = 0;
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	2200      	movs	r2, #0
 80013d0:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR4 = 0;
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2200      	movs	r2, #0
 80013d8:	641a      	str	r2, [r3, #64]	@ 0x40

	if(Pulse > 499){
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80013e0:	db02      	blt.n	80013e8 <Avancer+0x28>
		Pulse = 499;
 80013e2:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80013e6:	607b      	str	r3, [r7, #4]
	}

	htim3->Instance -> CCR1 = Pulse;
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR3 = htim3->Instance -> CCR1 * 0.9;
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff f89c 	bl	8000534 <__aeabi_ui2d>
 80013fc:	a30c      	add	r3, pc, #48	@ (adr r3, 8001430 <Avancer+0x70>)
 80013fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001402:	f7ff f911 	bl	8000628 <__aeabi_dmul>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	4610      	mov	r0, r2
 800140c:	4619      	mov	r1, r3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	681c      	ldr	r4, [r3, #0]
 8001412:	f7ff fb43 	bl	8000a9c <__aeabi_d2uiz>
 8001416:	4603      	mov	r3, r0
 8001418:	63e3      	str	r3, [r4, #60]	@ 0x3c


	LCD_Vitesse(/*(uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), */0, 0);
 800141a:	2100      	movs	r1, #0
 800141c:	2000      	movs	r0, #0
 800141e:	f001 fe25 	bl	800306c <LCD_Vitesse>
	return;
 8001422:	bf00      	nop
}
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	bd90      	pop	{r4, r7, pc}
 800142a:	bf00      	nop
 800142c:	f3af 8000 	nop.w
 8001430:	cccccccd 	.word	0xcccccccd
 8001434:	3feccccc 	.word	0x3feccccc

08001438 <Droite>:

void Droite(int Pulse, TIM_HandleTypeDef* htim3){
 8001438:	b590      	push	{r4, r7, lr}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]

	htim3->Instance -> CCR2 = 0;
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2200      	movs	r2, #0
 8001448:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR3 = 0;
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2200      	movs	r2, #0
 8001450:	63da      	str	r2, [r3, #60]	@ 0x3c

	if(Pulse > 499){
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001458:	db02      	blt.n	8001460 <Droite+0x28>
		Pulse = 499;
 800145a:	f240 13f3 	movw	r3, #499	@ 0x1f3
 800145e:	607b      	str	r3, [r7, #4]
	}
	htim3->Instance -> CCR1 = Pulse;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR4 = htim3->Instance -> CCR1 * 0.9;
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff f860 	bl	8000534 <__aeabi_ui2d>
 8001474:	a30c      	add	r3, pc, #48	@ (adr r3, 80014a8 <Droite+0x70>)
 8001476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147a:	f7ff f8d5 	bl	8000628 <__aeabi_dmul>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	4610      	mov	r0, r2
 8001484:	4619      	mov	r1, r3
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	681c      	ldr	r4, [r3, #0]
 800148a:	f7ff fb07 	bl	8000a9c <__aeabi_d2uiz>
 800148e:	4603      	mov	r3, r0
 8001490:	6423      	str	r3, [r4, #64]	@ 0x40

	LCD_Vitesse(/*(uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), */0, 1);
 8001492:	2101      	movs	r1, #1
 8001494:	2000      	movs	r0, #0
 8001496:	f001 fde9 	bl	800306c <LCD_Vitesse>
	return;
 800149a:	bf00      	nop
}
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd90      	pop	{r4, r7, pc}
 80014a2:	bf00      	nop
 80014a4:	f3af 8000 	nop.w
 80014a8:	cccccccd 	.word	0xcccccccd
 80014ac:	3feccccc 	.word	0x3feccccc

080014b0 <Gauche>:

void Gauche(int Pulse, TIM_HandleTypeDef* htim3){
 80014b0:	b590      	push	{r4, r7, lr}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]

	htim3->Instance -> CCR1 = 0;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2200      	movs	r2, #0
 80014c0:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR4 = 0;
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2200      	movs	r2, #0
 80014c8:	641a      	str	r2, [r3, #64]	@ 0x40

	if(Pulse > 499){
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80014d0:	db02      	blt.n	80014d8 <Gauche+0x28>
		Pulse = 499;
 80014d2:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80014d6:	607b      	str	r3, [r7, #4]
	}
	htim3->Instance -> CCR2 = Pulse;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR3 = htim3->Instance -> CCR2 * 0.9;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff f824 	bl	8000534 <__aeabi_ui2d>
 80014ec:	a30c      	add	r3, pc, #48	@ (adr r3, 8001520 <Gauche+0x70>)
 80014ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f2:	f7ff f899 	bl	8000628 <__aeabi_dmul>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4610      	mov	r0, r2
 80014fc:	4619      	mov	r1, r3
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	681c      	ldr	r4, [r3, #0]
 8001502:	f7ff facb 	bl	8000a9c <__aeabi_d2uiz>
 8001506:	4603      	mov	r3, r0
 8001508:	63e3      	str	r3, [r4, #60]	@ 0x3c

	LCD_Vitesse(/*(uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), */1, 0);
 800150a:	2100      	movs	r1, #0
 800150c:	2001      	movs	r0, #1
 800150e:	f001 fdad 	bl	800306c <LCD_Vitesse>
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	bd90      	pop	{r4, r7, pc}
 800151a:	bf00      	nop
 800151c:	f3af 8000 	nop.w
 8001520:	cccccccd 	.word	0xcccccccd
 8001524:	3feccccc 	.word	0x3feccccc

08001528 <Stop>:
	htim3->Instance -> CCR4 = Pulse;
	htim3->Instance -> CCR2 = htim3->Instance -> CCR4 * 0.95;
	LCD_Vitesse(/*(uint16_t)(Pulse*0.2), (uint16_t)(Pulse*0.2), */1, 1);
	return;
}
void Stop(TIM_HandleTypeDef* htim3){
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	htim3->Instance -> CCR1 = 0;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2200      	movs	r2, #0
 8001536:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3->Instance -> CCR2 = 0;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2200      	movs	r2, #0
 800153e:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3->Instance -> CCR3 = 0;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2200      	movs	r2, #0
 8001546:	63da      	str	r2, [r3, #60]	@ 0x3c
	htim3->Instance -> CCR4 = 0;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2200      	movs	r2, #0
 800154e:	641a      	str	r2, [r3, #64]	@ 0x40
	LCD_Vitesse(/*0 ,0 , */0, 0);
 8001550:	2100      	movs	r1, #0
 8001552:	2000      	movs	r0, #0
 8001554:	f001 fd8a 	bl	800306c <LCD_Vitesse>
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	@ 0x28
 8001564:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001566:	f107 0314 	add.w	r3, r7, #20
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
 8001574:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	4b59      	ldr	r3, [pc, #356]	@ (80016e0 <MX_GPIO_Init+0x180>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a58      	ldr	r2, [pc, #352]	@ (80016e0 <MX_GPIO_Init+0x180>)
 8001580:	f043 0304 	orr.w	r3, r3, #4
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b56      	ldr	r3, [pc, #344]	@ (80016e0 <MX_GPIO_Init+0x180>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f003 0304 	and.w	r3, r3, #4
 800158e:	613b      	str	r3, [r7, #16]
 8001590:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	4b52      	ldr	r3, [pc, #328]	@ (80016e0 <MX_GPIO_Init+0x180>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	4a51      	ldr	r2, [pc, #324]	@ (80016e0 <MX_GPIO_Init+0x180>)
 800159c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a2:	4b4f      	ldr	r3, [pc, #316]	@ (80016e0 <MX_GPIO_Init+0x180>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	4b4b      	ldr	r3, [pc, #300]	@ (80016e0 <MX_GPIO_Init+0x180>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	4a4a      	ldr	r2, [pc, #296]	@ (80016e0 <MX_GPIO_Init+0x180>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015be:	4b48      	ldr	r3, [pc, #288]	@ (80016e0 <MX_GPIO_Init+0x180>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	4b44      	ldr	r3, [pc, #272]	@ (80016e0 <MX_GPIO_Init+0x180>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	4a43      	ldr	r2, [pc, #268]	@ (80016e0 <MX_GPIO_Init+0x180>)
 80015d4:	f043 0302 	orr.w	r3, r3, #2
 80015d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015da:	4b41      	ldr	r3, [pc, #260]	@ (80016e0 <MX_GPIO_Init+0x180>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2120      	movs	r1, #32
 80015ea:	483e      	ldr	r0, [pc, #248]	@ (80016e4 <MX_GPIO_Init+0x184>)
 80015ec:	f002 f998 	bl	8003920 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI_RST_Pin|SPI_CS_Pin|SPI_DC_Pin, GPIO_PIN_RESET);
 80015f0:	2200      	movs	r2, #0
 80015f2:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80015f6:	483c      	ldr	r0, [pc, #240]	@ (80016e8 <MX_GPIO_Init+0x188>)
 80015f8:	f002 f992 	bl	8003920 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Blue_Button_Pin;
 80015fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001602:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001606:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Blue_Button_GPIO_Port, &GPIO_InitStruct);
 800160c:	f107 0314 	add.w	r3, r7, #20
 8001610:	4619      	mov	r1, r3
 8001612:	4836      	ldr	r0, [pc, #216]	@ (80016ec <MX_GPIO_Init+0x18c>)
 8001614:	f001 ffd8 	bl	80035c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Dipswitch_MSB_Pin|Dipswitch_LSB_Pin;
 8001618:	230c      	movs	r3, #12
 800161a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800161c:	2300      	movs	r3, #0
 800161e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001620:	2302      	movs	r3, #2
 8001622:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	4619      	mov	r1, r3
 800162a:	4830      	ldr	r0, [pc, #192]	@ (80016ec <MX_GPIO_Init+0x18c>)
 800162c:	f001 ffcc 	bl	80035c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001630:	2320      	movs	r3, #32
 8001632:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001634:	2301      	movs	r3, #1
 8001636:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2300      	movs	r3, #0
 800163e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	4619      	mov	r1, r3
 8001646:	4827      	ldr	r0, [pc, #156]	@ (80016e4 <MX_GPIO_Init+0x184>)
 8001648:	f001 ffbe 	bl	80035c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SPI_RST_Pin|SPI_CS_Pin|SPI_DC_Pin;
 800164c:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001650:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001652:	2301      	movs	r3, #1
 8001654:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165a:	2300      	movs	r3, #0
 800165c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165e:	f107 0314 	add.w	r3, r7, #20
 8001662:	4619      	mov	r1, r3
 8001664:	4820      	ldr	r0, [pc, #128]	@ (80016e8 <MX_GPIO_Init+0x188>)
 8001666:	f001 ffaf 	bl	80035c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encodeur_D_B_Pin;
 800166a:	2380      	movs	r3, #128	@ 0x80
 800166c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166e:	2300      	movs	r3, #0
 8001670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encodeur_D_B_GPIO_Port, &GPIO_InitStruct);
 8001676:	f107 0314 	add.w	r3, r7, #20
 800167a:	4619      	mov	r1, r3
 800167c:	481b      	ldr	r0, [pc, #108]	@ (80016ec <MX_GPIO_Init+0x18c>)
 800167e:	f001 ffa3 	bl	80035c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = Encodeur_G_A_Pin|Encodeur_D_A_Pin;
 8001682:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001688:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800168c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800168e:	2302      	movs	r3, #2
 8001690:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	4619      	mov	r1, r3
 8001698:	4812      	ldr	r0, [pc, #72]	@ (80016e4 <MX_GPIO_Init+0x184>)
 800169a:	f001 ff95 	bl	80035c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encodeur_G_B_Pin;
 800169e:	2340      	movs	r3, #64	@ 0x40
 80016a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a2:	2300      	movs	r3, #0
 80016a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encodeur_G_B_GPIO_Port, &GPIO_InitStruct);
 80016aa:	f107 0314 	add.w	r3, r7, #20
 80016ae:	4619      	mov	r1, r3
 80016b0:	480d      	ldr	r0, [pc, #52]	@ (80016e8 <MX_GPIO_Init+0x188>)
 80016b2:	f001 ff89 	bl	80035c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80016b6:	2200      	movs	r2, #0
 80016b8:	2100      	movs	r1, #0
 80016ba:	2017      	movs	r0, #23
 80016bc:	f001 ff4d 	bl	800355a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016c0:	2017      	movs	r0, #23
 80016c2:	f001 ff66 	bl	8003592 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	2028      	movs	r0, #40	@ 0x28
 80016cc:	f001 ff45 	bl	800355a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016d0:	2028      	movs	r0, #40	@ 0x28
 80016d2:	f001 ff5e 	bl	8003592 <HAL_NVIC_EnableIRQ>

}
 80016d6:	bf00      	nop
 80016d8:	3728      	adds	r7, #40	@ 0x28
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40020000 	.word	0x40020000
 80016e8:	40020400 	.word	0x40020400
 80016ec:	40020800 	.word	0x40020800

080016f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016f4:	4b12      	ldr	r3, [pc, #72]	@ (8001740 <MX_I2C1_Init+0x50>)
 80016f6:	4a13      	ldr	r2, [pc, #76]	@ (8001744 <MX_I2C1_Init+0x54>)
 80016f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016fa:	4b11      	ldr	r3, [pc, #68]	@ (8001740 <MX_I2C1_Init+0x50>)
 80016fc:	4a12      	ldr	r2, [pc, #72]	@ (8001748 <MX_I2C1_Init+0x58>)
 80016fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001700:	4b0f      	ldr	r3, [pc, #60]	@ (8001740 <MX_I2C1_Init+0x50>)
 8001702:	2200      	movs	r2, #0
 8001704:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001706:	4b0e      	ldr	r3, [pc, #56]	@ (8001740 <MX_I2C1_Init+0x50>)
 8001708:	2200      	movs	r2, #0
 800170a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800170c:	4b0c      	ldr	r3, [pc, #48]	@ (8001740 <MX_I2C1_Init+0x50>)
 800170e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001712:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001714:	4b0a      	ldr	r3, [pc, #40]	@ (8001740 <MX_I2C1_Init+0x50>)
 8001716:	2200      	movs	r2, #0
 8001718:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800171a:	4b09      	ldr	r3, [pc, #36]	@ (8001740 <MX_I2C1_Init+0x50>)
 800171c:	2200      	movs	r2, #0
 800171e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001720:	4b07      	ldr	r3, [pc, #28]	@ (8001740 <MX_I2C1_Init+0x50>)
 8001722:	2200      	movs	r2, #0
 8001724:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001726:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <MX_I2C1_Init+0x50>)
 8001728:	2200      	movs	r2, #0
 800172a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800172c:	4804      	ldr	r0, [pc, #16]	@ (8001740 <MX_I2C1_Init+0x50>)
 800172e:	f002 f929 	bl	8003984 <HAL_I2C_Init>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001738:	f000 fa62 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800173c:	bf00      	nop
 800173e:	bd80      	pop	{r7, pc}
 8001740:	200000ec 	.word	0x200000ec
 8001744:	40005400 	.word	0x40005400
 8001748:	000186a0 	.word	0x000186a0

0800174c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b08a      	sub	sp, #40	@ 0x28
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001754:	f107 0314 	add.w	r3, r7, #20
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	60da      	str	r2, [r3, #12]
 8001762:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a19      	ldr	r2, [pc, #100]	@ (80017d0 <HAL_I2C_MspInit+0x84>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d12c      	bne.n	80017c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	613b      	str	r3, [r7, #16]
 8001772:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	4a17      	ldr	r2, [pc, #92]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 8001778:	f043 0302 	orr.w	r3, r3, #2
 800177c:	6313      	str	r3, [r2, #48]	@ 0x30
 800177e:	4b15      	ldr	r3, [pc, #84]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800178a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800178e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001790:	2312      	movs	r3, #18
 8001792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	2300      	movs	r3, #0
 8001796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001798:	2303      	movs	r3, #3
 800179a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800179c:	2304      	movs	r3, #4
 800179e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	4619      	mov	r1, r3
 80017a6:	480c      	ldr	r0, [pc, #48]	@ (80017d8 <HAL_I2C_MspInit+0x8c>)
 80017a8:	f001 ff0e 	bl	80035c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017ac:	2300      	movs	r3, #0
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	4b08      	ldr	r3, [pc, #32]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 80017b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b4:	4a07      	ldr	r2, [pc, #28]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 80017b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80017bc:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 80017be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80017c8:	bf00      	nop
 80017ca:	3728      	adds	r7, #40	@ 0x28
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40005400 	.word	0x40005400
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40020400 	.word	0x40020400

080017dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017e0:	f001 fd4a 	bl	8003278 <HAL_Init>

  /* USER CODE BEGIN Init */

  Initialisation_manette();
 80017e4:	f000 fa12 	bl	8001c0c <Initialisation_manette>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017e8:	f000 f87a 	bl	80018e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ec:	f7ff feb8 	bl	8001560 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80017f0:	f000 ff40 	bl	8002674 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 80017f4:	f000 fda0 	bl	8002338 <MX_TIM6_Init>
  MX_TIM3_Init();
 80017f8:	f000 fc8e 	bl	8002118 <MX_TIM3_Init>
  MX_TIM7_Init();
 80017fc:	f000 fdd2 	bl	80023a4 <MX_TIM7_Init>
  MX_I2C1_Init();
 8001800:	f7ff ff76 	bl	80016f0 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001804:	f000 faa8 	bl	8001d58 <MX_SPI2_Init>
  MX_TIM4_Init();
 8001808:	f000 fd1e 	bl	8002248 <MX_TIM4_Init>
  MX_RTC_Init();
 800180c:	f000 fa20 	bl	8001c50 <MX_RTC_Init>
  MX_TIM10_Init();
 8001810:	f000 fdfc 	bl	800240c <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8001814:	4826      	ldr	r0, [pc, #152]	@ (80018b0 <main+0xd4>)
 8001816:	f004 fc6b 	bl	80060f0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim10);
 800181a:	4826      	ldr	r0, [pc, #152]	@ (80018b4 <main+0xd8>)
 800181c:	f004 fc68 	bl	80060f0 <HAL_TIM_Base_Start_IT>

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1) != HAL_OK)
 8001820:	2100      	movs	r1, #0
 8001822:	4825      	ldr	r0, [pc, #148]	@ (80018b8 <main+0xdc>)
 8001824:	f004 fd5c 	bl	80062e0 <HAL_TIM_PWM_Start>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <main+0x56>
  {
      Error_Handler();
 800182e:	f000 f9e7 	bl	8001c00 <Error_Handler>
  }

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2) != HAL_OK)
 8001832:	2104      	movs	r1, #4
 8001834:	4820      	ldr	r0, [pc, #128]	@ (80018b8 <main+0xdc>)
 8001836:	f004 fd53 	bl	80062e0 <HAL_TIM_PWM_Start>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <main+0x68>
  {
      Error_Handler();
 8001840:	f000 f9de 	bl	8001c00 <Error_Handler>
  }

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3) != HAL_OK)
 8001844:	2108      	movs	r1, #8
 8001846:	481c      	ldr	r0, [pc, #112]	@ (80018b8 <main+0xdc>)
 8001848:	f004 fd4a 	bl	80062e0 <HAL_TIM_PWM_Start>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <main+0x7a>
  {
      Error_Handler();
 8001852:	f000 f9d5 	bl	8001c00 <Error_Handler>
  }

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4) != HAL_OK)
 8001856:	210c      	movs	r1, #12
 8001858:	4817      	ldr	r0, [pc, #92]	@ (80018b8 <main+0xdc>)
 800185a:	f004 fd41 	bl	80062e0 <HAL_TIM_PWM_Start>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <main+0x8c>
  {
      Error_Handler();
 8001864:	f000 f9cc 	bl	8001c00 <Error_Handler>
  }
  arrTimerVitesse = __HAL_TIM_GET_AUTORELOAD(&htim6);
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <main+0xd4>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800186e:	b29a      	uxth	r2, r3
 8001870:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <main+0xe0>)
 8001872:	801a      	strh	r2, [r3, #0]
  curr_mode = MANUAL_MODE;
 8001874:	4b12      	ldr	r3, [pc, #72]	@ (80018c0 <main+0xe4>)
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]
  curr_step = 1;
 800187a:	4b12      	ldr	r3, [pc, #72]	@ (80018c4 <main+0xe8>)
 800187c:	2201      	movs	r2, #1
 800187e:	701a      	strb	r2, [r3, #0]
  if(DEBUG_MODE) {
	  CLOCKWISE_FACTOR = STARTING_VALUE;
 8001880:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <main+0xec>)
 8001882:	4a12      	ldr	r2, [pc, #72]	@ (80018cc <main+0xf0>)
 8001884:	601a      	str	r2, [r3, #0]
	  COUNTER_CLW_FACTOR = STARTING_VALUE;
 8001886:	4b12      	ldr	r3, [pc, #72]	@ (80018d0 <main+0xf4>)
 8001888:	4a10      	ldr	r2, [pc, #64]	@ (80018cc <main+0xf0>)
 800188a:	601a      	str	r2, [r3, #0]
	  RATIO = STARTING_VALUE;
 800188c:	4b11      	ldr	r3, [pc, #68]	@ (80018d4 <main+0xf8>)
 800188e:	4a0f      	ldr	r2, [pc, #60]	@ (80018cc <main+0xf0>)
 8001890:	601a      	str	r2, [r3, #0]
  }
  LCD_Init(&LCD_Init_OK);
 8001892:	4811      	ldr	r0, [pc, #68]	@ (80018d8 <main+0xfc>)
 8001894:	f001 fc3e 	bl	8003114 <LCD_Init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(timeRefresh){
 8001898:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <main+0x100>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d004      	beq.n	80018aa <main+0xce>
	refresh_RTC_Time();
 80018a0:	f001 f9c8 	bl	8002c34 <refresh_RTC_Time>
	timeRefresh = 0;
 80018a4:	4b0d      	ldr	r3, [pc, #52]	@ (80018dc <main+0x100>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
	}

	if(DEBUG_MODE)							// Find constant values
		  Constant_Tuning_Mode();
 80018aa:	f7ff fd59 	bl	8001360 <Constant_Tuning_Mode>
	if(timeRefresh){
 80018ae:	e7f3      	b.n	8001898 <main+0xbc>
 80018b0:	20000260 	.word	0x20000260
 80018b4:	200002f0 	.word	0x200002f0
 80018b8:	200001d0 	.word	0x200001d0
 80018bc:	2000000c 	.word	0x2000000c
 80018c0:	200000ba 	.word	0x200000ba
 80018c4:	20000000 	.word	0x20000000
 80018c8:	20000008 	.word	0x20000008
 80018cc:	4285b333 	.word	0x4285b333
 80018d0:	200000e8 	.word	0x200000e8
 80018d4:	20000004 	.word	0x20000004
 80018d8:	2000014c 	.word	0x2000014c
 80018dc:	20000150 	.word	0x20000150

080018e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b094      	sub	sp, #80	@ 0x50
 80018e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018e6:	f107 031c 	add.w	r3, r7, #28
 80018ea:	2234      	movs	r2, #52	@ 0x34
 80018ec:	2100      	movs	r1, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	f006 fede 	bl	80086b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018f4:	f107 0308 	add.w	r3, r7, #8
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001904:	2300      	movs	r3, #0
 8001906:	607b      	str	r3, [r7, #4]
 8001908:	4b2b      	ldr	r3, [pc, #172]	@ (80019b8 <SystemClock_Config+0xd8>)
 800190a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190c:	4a2a      	ldr	r2, [pc, #168]	@ (80019b8 <SystemClock_Config+0xd8>)
 800190e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001912:	6413      	str	r3, [r2, #64]	@ 0x40
 8001914:	4b28      	ldr	r3, [pc, #160]	@ (80019b8 <SystemClock_Config+0xd8>)
 8001916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001918:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800191c:	607b      	str	r3, [r7, #4]
 800191e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001920:	2300      	movs	r3, #0
 8001922:	603b      	str	r3, [r7, #0]
 8001924:	4b25      	ldr	r3, [pc, #148]	@ (80019bc <SystemClock_Config+0xdc>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800192c:	4a23      	ldr	r2, [pc, #140]	@ (80019bc <SystemClock_Config+0xdc>)
 800192e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001932:	6013      	str	r3, [r2, #0]
 8001934:	4b21      	ldr	r3, [pc, #132]	@ (80019bc <SystemClock_Config+0xdc>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800193c:	603b      	str	r3, [r7, #0]
 800193e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001940:	2306      	movs	r3, #6
 8001942:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001944:	2301      	movs	r3, #1
 8001946:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001948:	2301      	movs	r3, #1
 800194a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800194c:	2310      	movs	r3, #16
 800194e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001950:	2302      	movs	r3, #2
 8001952:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001954:	2300      	movs	r3, #0
 8001956:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001958:	2310      	movs	r3, #16
 800195a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800195c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001960:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001962:	2304      	movs	r3, #4
 8001964:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001966:	2302      	movs	r3, #2
 8001968:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800196a:	2302      	movs	r3, #2
 800196c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800196e:	f107 031c 	add.w	r3, r7, #28
 8001972:	4618      	mov	r0, r3
 8001974:	f003 fb18 	bl	8004fa8 <HAL_RCC_OscConfig>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800197e:	f000 f93f 	bl	8001c00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001982:	230f      	movs	r3, #15
 8001984:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001986:	2302      	movs	r3, #2
 8001988:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800198e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001992:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001994:	2300      	movs	r3, #0
 8001996:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001998:	f107 0308 	add.w	r3, r7, #8
 800199c:	2102      	movs	r1, #2
 800199e:	4618      	mov	r0, r3
 80019a0:	f002 fc8e 	bl	80042c0 <HAL_RCC_ClockConfig>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <SystemClock_Config+0xce>
  {
    Error_Handler();
 80019aa:	f000 f929 	bl	8001c00 <Error_Handler>
  }
}
 80019ae:	bf00      	nop
 80019b0:	3750      	adds	r7, #80	@ 0x50
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40007000 	.word	0x40007000

080019c0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80019c0:	b590      	push	{r4, r7, lr}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_9)
 80019ca:	88fb      	ldrh	r3, [r7, #6]
 80019cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019d0:	d106      	bne.n	80019e0 <HAL_GPIO_EXTI_Callback+0x20>
	{
		nbPulseD++ ; // compte les pulses de lencodeur droit
 80019d2:	4b43      	ldr	r3, [pc, #268]	@ (8001ae0 <HAL_GPIO_EXTI_Callback+0x120>)
 80019d4:	881b      	ldrh	r3, [r3, #0]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	3301      	adds	r3, #1
 80019da:	b29a      	uxth	r2, r3
 80019dc:	4b40      	ldr	r3, [pc, #256]	@ (8001ae0 <HAL_GPIO_EXTI_Callback+0x120>)
 80019de:	801a      	strh	r2, [r3, #0]
	}

	if(GPIO_Pin == GPIO_PIN_8)
 80019e0:	88fb      	ldrh	r3, [r7, #6]
 80019e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019e6:	d106      	bne.n	80019f6 <HAL_GPIO_EXTI_Callback+0x36>
	{
		nbPulseG++ ; // compte les pulses de lencodeur droit
 80019e8:	4b3e      	ldr	r3, [pc, #248]	@ (8001ae4 <HAL_GPIO_EXTI_Callback+0x124>)
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	3301      	adds	r3, #1
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	4b3c      	ldr	r3, [pc, #240]	@ (8001ae4 <HAL_GPIO_EXTI_Callback+0x124>)
 80019f4:	801a      	strh	r2, [r3, #0]
	}


	if(GPIO_Pin == Blue_Button_Pin) {
 80019f6:	88fb      	ldrh	r3, [r7, #6]
 80019f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019fc:	d167      	bne.n	8001ace <HAL_GPIO_EXTI_Callback+0x10e>
		if(DEBUG_MODE && curr_mode == MANUAL_MODE) {
 80019fe:	4b3a      	ldr	r3, [pc, #232]	@ (8001ae8 <HAL_GPIO_EXTI_Callback+0x128>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d13b      	bne.n	8001a7e <HAL_GPIO_EXTI_Callback+0xbe>
			CLOCKWISE_FACTOR += STEP_VALUE;
 8001a06:	4b39      	ldr	r3, [pc, #228]	@ (8001aec <HAL_GPIO_EXTI_Callback+0x12c>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7fe fdb4 	bl	8000578 <__aeabi_f2d>
 8001a10:	a331      	add	r3, pc, #196	@ (adr r3, 8001ad8 <HAL_GPIO_EXTI_Callback+0x118>)
 8001a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a16:	f7fe fc51 	bl	80002bc <__adddf3>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4610      	mov	r0, r2
 8001a20:	4619      	mov	r1, r3
 8001a22:	f7ff f85b 	bl	8000adc <__aeabi_d2f>
 8001a26:	4603      	mov	r3, r0
 8001a28:	4a30      	ldr	r2, [pc, #192]	@ (8001aec <HAL_GPIO_EXTI_Callback+0x12c>)
 8001a2a:	6013      	str	r3, [r2, #0]
			COUNTER_CLW_FACTOR += STEP_VALUE;
 8001a2c:	4b30      	ldr	r3, [pc, #192]	@ (8001af0 <HAL_GPIO_EXTI_Callback+0x130>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7fe fda1 	bl	8000578 <__aeabi_f2d>
 8001a36:	a328      	add	r3, pc, #160	@ (adr r3, 8001ad8 <HAL_GPIO_EXTI_Callback+0x118>)
 8001a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a3c:	f7fe fc3e 	bl	80002bc <__adddf3>
 8001a40:	4602      	mov	r2, r0
 8001a42:	460b      	mov	r3, r1
 8001a44:	4610      	mov	r0, r2
 8001a46:	4619      	mov	r1, r3
 8001a48:	f7ff f848 	bl	8000adc <__aeabi_d2f>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	4a28      	ldr	r2, [pc, #160]	@ (8001af0 <HAL_GPIO_EXTI_Callback+0x130>)
 8001a50:	6013      	str	r3, [r2, #0]
			RATIO += STEP_VALUE;
 8001a52:	4b28      	ldr	r3, [pc, #160]	@ (8001af4 <HAL_GPIO_EXTI_Callback+0x134>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7fe fd8e 	bl	8000578 <__aeabi_f2d>
 8001a5c:	a31e      	add	r3, pc, #120	@ (adr r3, 8001ad8 <HAL_GPIO_EXTI_Callback+0x118>)
 8001a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a62:	f7fe fc2b 	bl	80002bc <__adddf3>
 8001a66:	4602      	mov	r2, r0
 8001a68:	460b      	mov	r3, r1
 8001a6a:	4610      	mov	r0, r2
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	f7ff f835 	bl	8000adc <__aeabi_d2f>
 8001a72:	4603      	mov	r3, r0
 8001a74:	4a1f      	ldr	r2, [pc, #124]	@ (8001af4 <HAL_GPIO_EXTI_Callback+0x134>)
 8001a76:	6013      	str	r3, [r2, #0]
			curr_mode = DEBUG_MODE;
 8001a78:	4b1b      	ldr	r3, [pc, #108]	@ (8001ae8 <HAL_GPIO_EXTI_Callback+0x128>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	701a      	strb	r2, [r3, #0]
		}

		// Resume if auto mode paused
		if(pause)
 8001a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001af8 <HAL_GPIO_EXTI_Callback+0x138>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d002      	beq.n	8001a8c <HAL_GPIO_EXTI_Callback+0xcc>
			Resume();
 8001a86:	f7ff fc31 	bl	80012ec <Resume>
 8001a8a:	e005      	b.n	8001a98 <HAL_GPIO_EXTI_Callback+0xd8>

		// Pause auto mode if button pressed while auto mode on
		else if(curr_mode != MANUAL_MODE)
 8001a8c:	4b16      	ldr	r3, [pc, #88]	@ (8001ae8 <HAL_GPIO_EXTI_Callback+0x128>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <HAL_GPIO_EXTI_Callback+0xd8>
			Pause();
 8001a94:	f7ff fbec 	bl	8001270 <Pause>

		// Change current mode only on manual mode
		if(curr_mode == MANUAL_MODE) {
 8001a98:	4b13      	ldr	r3, [pc, #76]	@ (8001ae8 <HAL_GPIO_EXTI_Callback+0x128>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d116      	bne.n	8001ace <HAL_GPIO_EXTI_Callback+0x10e>
			dip_state = Get_Mode(HAL_GPIO_ReadPin(Dipswitch_MSB_GPIO_Port, Dipswitch_MSB_Pin), HAL_GPIO_ReadPin(Dipswitch_LSB_GPIO_Port, Dipswitch_LSB_Pin));
 8001aa0:	2104      	movs	r1, #4
 8001aa2:	4816      	ldr	r0, [pc, #88]	@ (8001afc <HAL_GPIO_EXTI_Callback+0x13c>)
 8001aa4:	f001 ff24 	bl	80038f0 <HAL_GPIO_ReadPin>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	461c      	mov	r4, r3
 8001aac:	2108      	movs	r1, #8
 8001aae:	4813      	ldr	r0, [pc, #76]	@ (8001afc <HAL_GPIO_EXTI_Callback+0x13c>)
 8001ab0:	f001 ff1e 	bl	80038f0 <HAL_GPIO_ReadPin>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4620      	mov	r0, r4
 8001aba:	f7ff f9d7 	bl	8000e6c <Get_Mode>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	b2da      	uxtb	r2, r3
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <HAL_GPIO_EXTI_Callback+0x140>)
 8001ac4:	701a      	strb	r2, [r3, #0]
			curr_mode = dip_state;
 8001ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b00 <HAL_GPIO_EXTI_Callback+0x140>)
 8001ac8:	781a      	ldrb	r2, [r3, #0]
 8001aca:	4b07      	ldr	r3, [pc, #28]	@ (8001ae8 <HAL_GPIO_EXTI_Callback+0x128>)
 8001acc:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001ace:	bf00      	nop
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd90      	pop	{r4, r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	47ae147b 	.word	0x47ae147b
 8001adc:	3f847ae1 	.word	0x3f847ae1
 8001ae0:	20000140 	.word	0x20000140
 8001ae4:	20000142 	.word	0x20000142
 8001ae8:	200000ba 	.word	0x200000ba
 8001aec:	20000008 	.word	0x20000008
 8001af0:	200000e8 	.word	0x200000e8
 8001af4:	20000004 	.word	0x20000004
 8001af8:	200000b8 	.word	0x200000b8
 8001afc:	40020800 	.word	0x40020800
 8001b00:	200000b9 	.word	0x200000b9

08001b04 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM6)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a2e      	ldr	r2, [pc, #184]	@ (8001bcc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d143      	bne.n	8001b9e <HAL_TIM_PeriodElapsedCallback+0x9a>
    {

    	moyPulse(nbPulseD, nbPulseG, &moyNbPulseD, &moyNbPulseG);
 8001b16:	4b2e      	ldr	r3, [pc, #184]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001b18:	881b      	ldrh	r3, [r3, #0]
 8001b1a:	b298      	uxth	r0, r3
 8001b1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001b1e:	881b      	ldrh	r3, [r3, #0]
 8001b20:	b299      	uxth	r1, r3
 8001b22:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b24:	4a2d      	ldr	r2, [pc, #180]	@ (8001bdc <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b26:	f000 fe17 	bl	8002758 <moyPulse>

    	vitesseD = CIRCONFERENCE * moyNbPulseD / PULSE_PAR_TOUR * 2000 / (arrTimerVitesse + 1) ; // calcule la vitesse de la chenille droite en m/s
 8001b2a:	4b2c      	ldr	r3, [pc, #176]	@ (8001bdc <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b2c:	881b      	ldrh	r3, [r3, #0]
 8001b2e:	461a      	mov	r2, r3
 8001b30:	239d      	movs	r3, #157	@ 0x9d
 8001b32:	fb02 f303 	mul.w	r3, r2, r3
 8001b36:	4a2a      	ldr	r2, [pc, #168]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001b38:	fb82 1203 	smull	r1, r2, r2, r3
 8001b3c:	441a      	add	r2, r3
 8001b3e:	1192      	asrs	r2, r2, #6
 8001b40:	17db      	asrs	r3, r3, #31
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001b48:	fb03 f202 	mul.w	r2, r3, r2
 8001b4c:	4b25      	ldr	r3, [pc, #148]	@ (8001be4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001b4e:	881b      	ldrh	r3, [r3, #0]
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	3301      	adds	r3, #1
 8001b54:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	4b23      	ldr	r3, [pc, #140]	@ (8001be8 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001b5c:	801a      	strh	r2, [r3, #0]
    	vitesseG = CIRCONFERENCE * moyNbPulseG / PULSE_PAR_TOUR * 2000 / (arrTimerVitesse + 1) ;
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b60:	881b      	ldrh	r3, [r3, #0]
 8001b62:	461a      	mov	r2, r3
 8001b64:	239d      	movs	r3, #157	@ 0x9d
 8001b66:	fb02 f303 	mul.w	r3, r2, r3
 8001b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001b6c:	fb82 1203 	smull	r1, r2, r2, r3
 8001b70:	441a      	add	r2, r3
 8001b72:	1192      	asrs	r2, r2, #6
 8001b74:	17db      	asrs	r3, r3, #31
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001b7c:	fb03 f202 	mul.w	r2, r3, r2
 8001b80:	4b18      	ldr	r3, [pc, #96]	@ (8001be4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001b82:	881b      	ldrh	r3, [r3, #0]
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	3301      	adds	r3, #1
 8001b88:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	4b17      	ldr	r3, [pc, #92]	@ (8001bec <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001b90:	801a      	strh	r2, [r3, #0]
    	nbPulseD = 0 ;
 8001b92:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	801a      	strh	r2, [r3, #0]
    	nbPulseG = 0;
 8001b98:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	801a      	strh	r2, [r3, #0]

    }

    if(htim->Instance == TIM7) {	// Triggered every 10 µs
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a13      	ldr	r2, [pc, #76]	@ (8001bf0 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d104      	bne.n	8001bb2 <HAL_TIM_PeriodElapsedCallback+0xae>
    	timer_count += 10;
 8001ba8:	4b12      	ldr	r3, [pc, #72]	@ (8001bf4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	330a      	adds	r3, #10
 8001bae:	4a11      	ldr	r2, [pc, #68]	@ (8001bf4 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001bb0:	6013      	str	r3, [r2, #0]
    }
    if(htim->Instance == TIM10){
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a10      	ldr	r2, [pc, #64]	@ (8001bf8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d102      	bne.n	8001bc2 <HAL_TIM_PeriodElapsedCallback+0xbe>
    	timeRefresh = 1;
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001bfc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	601a      	str	r2, [r3, #0]
    }
}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40001000 	.word	0x40001000
 8001bd0:	20000140 	.word	0x20000140
 8001bd4:	20000142 	.word	0x20000142
 8001bd8:	20000144 	.word	0x20000144
 8001bdc:	20000146 	.word	0x20000146
 8001be0:	dd67c8a7 	.word	0xdd67c8a7
 8001be4:	2000000c 	.word	0x2000000c
 8001be8:	20000148 	.word	0x20000148
 8001bec:	2000014a 	.word	0x2000014a
 8001bf0:	40001400 	.word	0x40001400
 8001bf4:	200000d0 	.word	0x200000d0
 8001bf8:	40014400 	.word	0x40014400
 8001bfc:	20000150 	.word	0x20000150

08001c00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c04:	b672      	cpsid	i
}
 8001c06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <Error_Handler+0x8>

08001c0c <Initialisation_manette>:
	max x and y data: 1-254 */

}


void Initialisation_manette(){
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af02      	add	r7, sp, #8

	HAL_I2C_Master_Transmit(&hi2c1, NUNCHUK_ADDRESS, initcomm1, 2, HAL_MAX_DELAY);
 8001c12:	f04f 33ff 	mov.w	r3, #4294967295
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	2302      	movs	r3, #2
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <Initialisation_manette+0x38>)
 8001c1c:	21a4      	movs	r1, #164	@ 0xa4
 8001c1e:	480a      	ldr	r0, [pc, #40]	@ (8001c48 <Initialisation_manette+0x3c>)
 8001c20:	f001 fff4 	bl	8003c0c <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8001c24:	200a      	movs	r0, #10
 8001c26:	f001 fb99 	bl	800335c <HAL_Delay>
	HAL_I2C_Master_Transmit(&hi2c1, NUNCHUK_ADDRESS, initcomm2, 2, HAL_MAX_DELAY);
 8001c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	2302      	movs	r3, #2
 8001c32:	4a06      	ldr	r2, [pc, #24]	@ (8001c4c <Initialisation_manette+0x40>)
 8001c34:	21a4      	movs	r1, #164	@ 0xa4
 8001c36:	4804      	ldr	r0, [pc, #16]	@ (8001c48 <Initialisation_manette+0x3c>)
 8001c38:	f001 ffe8 	bl	8003c0c <HAL_I2C_Master_Transmit>

}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20000010 	.word	0x20000010
 8001c48:	200000ec 	.word	0x200000ec
 8001c4c:	20000014 	.word	0x20000014

08001c50 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001c64:	2300      	movs	r3, #0
 8001c66:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001c68:	4b24      	ldr	r3, [pc, #144]	@ (8001cfc <MX_RTC_Init+0xac>)
 8001c6a:	4a25      	ldr	r2, [pc, #148]	@ (8001d00 <MX_RTC_Init+0xb0>)
 8001c6c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001c6e:	4b23      	ldr	r3, [pc, #140]	@ (8001cfc <MX_RTC_Init+0xac>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 128-1;
 8001c74:	4b21      	ldr	r3, [pc, #132]	@ (8001cfc <MX_RTC_Init+0xac>)
 8001c76:	227f      	movs	r2, #127	@ 0x7f
 8001c78:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 256-1;
 8001c7a:	4b20      	ldr	r3, [pc, #128]	@ (8001cfc <MX_RTC_Init+0xac>)
 8001c7c:	22ff      	movs	r2, #255	@ 0xff
 8001c7e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001c80:	4b1e      	ldr	r3, [pc, #120]	@ (8001cfc <MX_RTC_Init+0xac>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001c86:	4b1d      	ldr	r3, [pc, #116]	@ (8001cfc <MX_RTC_Init+0xac>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cfc <MX_RTC_Init+0xac>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001c92:	481a      	ldr	r0, [pc, #104]	@ (8001cfc <MX_RTC_Init+0xac>)
 8001c94:	f003 fc26 	bl	80054e4 <HAL_RTC_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001c9e:	f7ff ffaf 	bl	8001c00 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x17;
 8001ca2:	2317      	movs	r3, #23
 8001ca4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001caa:	2300      	movs	r3, #0
 8001cac:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001cb6:	1d3b      	adds	r3, r7, #4
 8001cb8:	2201      	movs	r2, #1
 8001cba:	4619      	mov	r1, r3
 8001cbc:	480f      	ldr	r0, [pc, #60]	@ (8001cfc <MX_RTC_Init+0xac>)
 8001cbe:	f003 fc94 	bl	80055ea <HAL_RTC_SetTime>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001cc8:	f7ff ff9a 	bl	8001c00 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 8001cd0:	2312      	movs	r3, #18
 8001cd2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x4;
 8001cd4:	2304      	movs	r3, #4
 8001cd6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x24;
 8001cd8:	2324      	movs	r3, #36	@ 0x24
 8001cda:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001cdc:	463b      	mov	r3, r7
 8001cde:	2201      	movs	r2, #1
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4806      	ldr	r0, [pc, #24]	@ (8001cfc <MX_RTC_Init+0xac>)
 8001ce4:	f003 fd79 	bl	80057da <HAL_RTC_SetDate>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001cee:	f7ff ff87 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001cf2:	bf00      	nop
 8001cf4:	3718      	adds	r7, #24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000154 	.word	0x20000154
 8001d00:	40002800 	.word	0x40002800

08001d04 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b09a      	sub	sp, #104	@ 0x68
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d0c:	f107 030c 	add.w	r3, r7, #12
 8001d10:	225c      	movs	r2, #92	@ 0x5c
 8001d12:	2100      	movs	r1, #0
 8001d14:	4618      	mov	r0, r3
 8001d16:	f006 fccb 	bl	80086b0 <memset>
  if(rtcHandle->Instance==RTC)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d50 <HAL_RTC_MspInit+0x4c>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d111      	bne.n	8001d48 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001d24:	2320      	movs	r3, #32
 8001d26:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001d28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d2e:	f107 030c 	add.w	r3, r7, #12
 8001d32:	4618      	mov	r0, r3
 8001d34:	f002 fbde 	bl	80044f4 <HAL_RCCEx_PeriphCLKConfig>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001d3e:	f7ff ff5f 	bl	8001c00 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001d42:	4b04      	ldr	r3, [pc, #16]	@ (8001d54 <HAL_RTC_MspInit+0x50>)
 8001d44:	2201      	movs	r2, #1
 8001d46:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001d48:	bf00      	nop
 8001d4a:	3768      	adds	r7, #104	@ 0x68
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40002800 	.word	0x40002800
 8001d54:	42470e3c 	.word	0x42470e3c

08001d58 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001d5c:	4b18      	ldr	r3, [pc, #96]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001d5e:	4a19      	ldr	r2, [pc, #100]	@ (8001dc4 <MX_SPI2_Init+0x6c>)
 8001d60:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d62:	4b17      	ldr	r3, [pc, #92]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001d64:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d68:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8001d6a:	4b15      	ldr	r3, [pc, #84]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001d6c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d70:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d72:	4b13      	ldr	r3, [pc, #76]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d78:	4b11      	ldr	r3, [pc, #68]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d7e:	4b10      	ldr	r3, [pc, #64]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d84:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001d86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d8a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001d8e:	2208      	movs	r2, #8
 8001d90:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d92:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d98:	4b09      	ldr	r3, [pc, #36]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d9e:	4b08      	ldr	r3, [pc, #32]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001da4:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001da6:	220a      	movs	r2, #10
 8001da8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001daa:	4805      	ldr	r0, [pc, #20]	@ (8001dc0 <MX_SPI2_Init+0x68>)
 8001dac:	f003 fea6 	bl	8005afc <HAL_SPI_Init>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8001db6:	f7ff ff23 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000174 	.word	0x20000174
 8001dc4:	40003800 	.word	0x40003800

08001dc8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08a      	sub	sp, #40	@ 0x28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a28      	ldr	r2, [pc, #160]	@ (8001e88 <HAL_SPI_MspInit+0xc0>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d14a      	bne.n	8001e80 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	4b27      	ldr	r3, [pc, #156]	@ (8001e8c <HAL_SPI_MspInit+0xc4>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	4a26      	ldr	r2, [pc, #152]	@ (8001e8c <HAL_SPI_MspInit+0xc4>)
 8001df4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001df8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dfa:	4b24      	ldr	r3, [pc, #144]	@ (8001e8c <HAL_SPI_MspInit+0xc4>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e02:	613b      	str	r3, [r7, #16]
 8001e04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	4b20      	ldr	r3, [pc, #128]	@ (8001e8c <HAL_SPI_MspInit+0xc4>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	4a1f      	ldr	r2, [pc, #124]	@ (8001e8c <HAL_SPI_MspInit+0xc4>)
 8001e10:	f043 0304 	orr.w	r3, r3, #4
 8001e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e16:	4b1d      	ldr	r3, [pc, #116]	@ (8001e8c <HAL_SPI_MspInit+0xc4>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	4b19      	ldr	r3, [pc, #100]	@ (8001e8c <HAL_SPI_MspInit+0xc4>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2a:	4a18      	ldr	r2, [pc, #96]	@ (8001e8c <HAL_SPI_MspInit+0xc4>)
 8001e2c:	f043 0302 	orr.w	r3, r3, #2
 8001e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e32:	4b16      	ldr	r3, [pc, #88]	@ (8001e8c <HAL_SPI_MspInit+0xc4>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e42:	2302      	movs	r3, #2
 8001e44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8001e4e:	2307      	movs	r3, #7
 8001e50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e52:	f107 0314 	add.w	r3, r7, #20
 8001e56:	4619      	mov	r1, r3
 8001e58:	480d      	ldr	r0, [pc, #52]	@ (8001e90 <HAL_SPI_MspInit+0xc8>)
 8001e5a:	f001 fbb5 	bl	80035c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e64:	2302      	movs	r3, #2
 8001e66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e70:	2305      	movs	r3, #5
 8001e72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e74:	f107 0314 	add.w	r3, r7, #20
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4806      	ldr	r0, [pc, #24]	@ (8001e94 <HAL_SPI_MspInit+0xcc>)
 8001e7c:	f001 fba4 	bl	80035c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001e80:	bf00      	nop
 8001e82:	3728      	adds	r7, #40	@ 0x28
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40003800 	.word	0x40003800
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40020800 	.word	0x40020800
 8001e94:	40020400 	.word	0x40020400

08001e98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	607b      	str	r3, [r7, #4]
 8001ea2:	4b10      	ldr	r3, [pc, #64]	@ (8001ee4 <HAL_MspInit+0x4c>)
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8001ee4 <HAL_MspInit+0x4c>)
 8001ea8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee4 <HAL_MspInit+0x4c>)
 8001eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eb6:	607b      	str	r3, [r7, #4]
 8001eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	603b      	str	r3, [r7, #0]
 8001ebe:	4b09      	ldr	r3, [pc, #36]	@ (8001ee4 <HAL_MspInit+0x4c>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec2:	4a08      	ldr	r2, [pc, #32]	@ (8001ee4 <HAL_MspInit+0x4c>)
 8001ec4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eca:	4b06      	ldr	r3, [pc, #24]	@ (8001ee4 <HAL_MspInit+0x4c>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ed2:	603b      	str	r3, [r7, #0]
 8001ed4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ed6:	2007      	movs	r0, #7
 8001ed8:	f001 fb34 	bl	8003544 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001edc:	bf00      	nop
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40023800 	.word	0x40023800

08001ee8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001eec:	bf00      	nop
 8001eee:	e7fd      	b.n	8001eec <NMI_Handler+0x4>

08001ef0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ef4:	bf00      	nop
 8001ef6:	e7fd      	b.n	8001ef4 <HardFault_Handler+0x4>

08001ef8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <MemManage_Handler+0x4>

08001f00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f04:	bf00      	nop
 8001f06:	e7fd      	b.n	8001f04 <BusFault_Handler+0x4>

08001f08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f0c:	bf00      	nop
 8001f0e:	e7fd      	b.n	8001f0c <UsageFault_Handler+0x4>

08001f10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr

08001f1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f22:	bf00      	nop
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr

08001f3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f3e:	f001 f9ed 	bl	800331c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encodeur_G_A_Pin);
 8001f4a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001f4e:	f001 fd01 	bl	8003954 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Encodeur_D_A_Pin);
 8001f52:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001f56:	f001 fcfd 	bl	8003954 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
	...

08001f60 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001f64:	4802      	ldr	r0, [pc, #8]	@ (8001f70 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f66:	f004 faf3 	bl	8006550 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	200002f0 	.word	0x200002f0

08001f74 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Blue_Button_Pin);
 8001f78:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001f7c:	f001 fcea 	bl	8003954 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f88:	4802      	ldr	r0, [pc, #8]	@ (8001f94 <TIM6_DAC_IRQHandler+0x10>)
 8001f8a:	f004 fae1 	bl	8006550 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	20000260 	.word	0x20000260

08001f98 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f9c:	4802      	ldr	r0, [pc, #8]	@ (8001fa8 <TIM7_IRQHandler+0x10>)
 8001f9e:	f004 fad7 	bl	8006550 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	200002a8 	.word	0x200002a8

08001fac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	60b9      	str	r1, [r7, #8]
 8001fb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb8:	2300      	movs	r3, #0
 8001fba:	617b      	str	r3, [r7, #20]
 8001fbc:	e00a      	b.n	8001fd4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fbe:	f3af 8000 	nop.w
 8001fc2:	4601      	mov	r1, r0
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	1c5a      	adds	r2, r3, #1
 8001fc8:	60ba      	str	r2, [r7, #8]
 8001fca:	b2ca      	uxtb	r2, r1
 8001fcc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	617b      	str	r3, [r7, #20]
 8001fd4:	697a      	ldr	r2, [r7, #20]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	dbf0      	blt.n	8001fbe <_read+0x12>
  }

  return len;
 8001fdc:	687b      	ldr	r3, [r7, #4]
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b086      	sub	sp, #24
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	60f8      	str	r0, [r7, #12]
 8001fee:	60b9      	str	r1, [r7, #8]
 8001ff0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	e009      	b.n	800200c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	1c5a      	adds	r2, r3, #1
 8001ffc:	60ba      	str	r2, [r7, #8]
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	4618      	mov	r0, r3
 8002002:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	3301      	adds	r3, #1
 800200a:	617b      	str	r3, [r7, #20]
 800200c:	697a      	ldr	r2, [r7, #20]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	429a      	cmp	r2, r3
 8002012:	dbf1      	blt.n	8001ff8 <_write+0x12>
  }
  return len;
 8002014:	687b      	ldr	r3, [r7, #4]
}
 8002016:	4618      	mov	r0, r3
 8002018:	3718      	adds	r7, #24
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <_close>:

int _close(int file)
{
 800201e:	b480      	push	{r7}
 8002020:	b083      	sub	sp, #12
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002026:	f04f 33ff 	mov.w	r3, #4294967295
}
 800202a:	4618      	mov	r0, r3
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr

08002036 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002036:	b480      	push	{r7}
 8002038:	b083      	sub	sp, #12
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
 800203e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002046:	605a      	str	r2, [r3, #4]
  return 0;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <_isatty>:

int _isatty(int file)
{
 8002056:	b480      	push	{r7}
 8002058:	b083      	sub	sp, #12
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800205e:	2301      	movs	r3, #1
}
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3714      	adds	r7, #20
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
	...

08002088 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002090:	4a14      	ldr	r2, [pc, #80]	@ (80020e4 <_sbrk+0x5c>)
 8002092:	4b15      	ldr	r3, [pc, #84]	@ (80020e8 <_sbrk+0x60>)
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800209c:	4b13      	ldr	r3, [pc, #76]	@ (80020ec <_sbrk+0x64>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d102      	bne.n	80020aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020a4:	4b11      	ldr	r3, [pc, #68]	@ (80020ec <_sbrk+0x64>)
 80020a6:	4a12      	ldr	r2, [pc, #72]	@ (80020f0 <_sbrk+0x68>)
 80020a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020aa:	4b10      	ldr	r3, [pc, #64]	@ (80020ec <_sbrk+0x64>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4413      	add	r3, r2
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d207      	bcs.n	80020c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020b8:	f006 fb58 	bl	800876c <__errno>
 80020bc:	4603      	mov	r3, r0
 80020be:	220c      	movs	r2, #12
 80020c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020c2:	f04f 33ff 	mov.w	r3, #4294967295
 80020c6:	e009      	b.n	80020dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020c8:	4b08      	ldr	r3, [pc, #32]	@ (80020ec <_sbrk+0x64>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020ce:	4b07      	ldr	r3, [pc, #28]	@ (80020ec <_sbrk+0x64>)
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4413      	add	r3, r2
 80020d6:	4a05      	ldr	r2, [pc, #20]	@ (80020ec <_sbrk+0x64>)
 80020d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020da:	68fb      	ldr	r3, [r7, #12]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3718      	adds	r7, #24
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	20020000 	.word	0x20020000
 80020e8:	00000400 	.word	0x00000400
 80020ec:	200001cc 	.word	0x200001cc
 80020f0:	20000550 	.word	0x20000550

080020f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020f8:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <SystemInit+0x20>)
 80020fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020fe:	4a05      	ldr	r2, [pc, #20]	@ (8002114 <SystemInit+0x20>)
 8002100:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002104:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim10;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08e      	sub	sp, #56	@ 0x38
 800211c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800211e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	609a      	str	r2, [r3, #8]
 800212a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800212c:	f107 0320 	add.w	r3, r7, #32
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002136:	1d3b      	adds	r3, r7, #4
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	605a      	str	r2, [r3, #4]
 800213e:	609a      	str	r2, [r3, #8]
 8002140:	60da      	str	r2, [r3, #12]
 8002142:	611a      	str	r2, [r3, #16]
 8002144:	615a      	str	r2, [r3, #20]
 8002146:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002148:	4b3d      	ldr	r3, [pc, #244]	@ (8002240 <MX_TIM3_Init+0x128>)
 800214a:	4a3e      	ldr	r2, [pc, #248]	@ (8002244 <MX_TIM3_Init+0x12c>)
 800214c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800214e:	4b3c      	ldr	r3, [pc, #240]	@ (8002240 <MX_TIM3_Init+0x128>)
 8002150:	2253      	movs	r2, #83	@ 0x53
 8002152:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002154:	4b3a      	ldr	r3, [pc, #232]	@ (8002240 <MX_TIM3_Init+0x128>)
 8002156:	2200      	movs	r2, #0
 8002158:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500-1;
 800215a:	4b39      	ldr	r3, [pc, #228]	@ (8002240 <MX_TIM3_Init+0x128>)
 800215c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002160:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002162:	4b37      	ldr	r3, [pc, #220]	@ (8002240 <MX_TIM3_Init+0x128>)
 8002164:	2200      	movs	r2, #0
 8002166:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002168:	4b35      	ldr	r3, [pc, #212]	@ (8002240 <MX_TIM3_Init+0x128>)
 800216a:	2200      	movs	r2, #0
 800216c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800216e:	4834      	ldr	r0, [pc, #208]	@ (8002240 <MX_TIM3_Init+0x128>)
 8002170:	f003 ff6e 	bl	8006050 <HAL_TIM_Base_Init>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800217a:	f7ff fd41 	bl	8001c00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800217e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002182:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002184:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002188:	4619      	mov	r1, r3
 800218a:	482d      	ldr	r0, [pc, #180]	@ (8002240 <MX_TIM3_Init+0x128>)
 800218c:	f004 fb92 	bl	80068b4 <HAL_TIM_ConfigClockSource>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002196:	f7ff fd33 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800219a:	4829      	ldr	r0, [pc, #164]	@ (8002240 <MX_TIM3_Init+0x128>)
 800219c:	f004 f847 	bl	800622e <HAL_TIM_PWM_Init>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80021a6:	f7ff fd2b 	bl	8001c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021aa:	2300      	movs	r3, #0
 80021ac:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021ae:	2300      	movs	r3, #0
 80021b0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021b2:	f107 0320 	add.w	r3, r7, #32
 80021b6:	4619      	mov	r1, r3
 80021b8:	4821      	ldr	r0, [pc, #132]	@ (8002240 <MX_TIM3_Init+0x128>)
 80021ba:	f004 ff87 	bl	80070cc <HAL_TIMEx_MasterConfigSynchronization>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80021c4:	f7ff fd1c 	bl	8001c00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021c8:	2360      	movs	r3, #96	@ 0x60
 80021ca:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021cc:	2300      	movs	r3, #0
 80021ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021d4:	2300      	movs	r3, #0
 80021d6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021d8:	1d3b      	adds	r3, r7, #4
 80021da:	2200      	movs	r2, #0
 80021dc:	4619      	mov	r1, r3
 80021de:	4818      	ldr	r0, [pc, #96]	@ (8002240 <MX_TIM3_Init+0x128>)
 80021e0:	f004 faa6 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80021ea:	f7ff fd09 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021ee:	1d3b      	adds	r3, r7, #4
 80021f0:	2204      	movs	r2, #4
 80021f2:	4619      	mov	r1, r3
 80021f4:	4812      	ldr	r0, [pc, #72]	@ (8002240 <MX_TIM3_Init+0x128>)
 80021f6:	f004 fa9b 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002200:	f7ff fcfe 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002204:	1d3b      	adds	r3, r7, #4
 8002206:	2208      	movs	r2, #8
 8002208:	4619      	mov	r1, r3
 800220a:	480d      	ldr	r0, [pc, #52]	@ (8002240 <MX_TIM3_Init+0x128>)
 800220c:	f004 fa90 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8002216:	f7ff fcf3 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800221a:	1d3b      	adds	r3, r7, #4
 800221c:	220c      	movs	r2, #12
 800221e:	4619      	mov	r1, r3
 8002220:	4807      	ldr	r0, [pc, #28]	@ (8002240 <MX_TIM3_Init+0x128>)
 8002222:	f004 fa85 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 800222c:	f7ff fce8 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002230:	4803      	ldr	r0, [pc, #12]	@ (8002240 <MX_TIM3_Init+0x128>)
 8002232:	f000 f99f 	bl	8002574 <HAL_TIM_MspPostInit>

}
 8002236:	bf00      	nop
 8002238:	3738      	adds	r7, #56	@ 0x38
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	200001d0 	.word	0x200001d0
 8002244:	40000400 	.word	0x40000400

08002248 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b08e      	sub	sp, #56	@ 0x38
 800224c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800224e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	605a      	str	r2, [r3, #4]
 8002258:	609a      	str	r2, [r3, #8]
 800225a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800225c:	f107 0320 	add.w	r3, r7, #32
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]
 8002274:	615a      	str	r2, [r3, #20]
 8002276:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002278:	4b2d      	ldr	r3, [pc, #180]	@ (8002330 <MX_TIM4_Init+0xe8>)
 800227a:	4a2e      	ldr	r2, [pc, #184]	@ (8002334 <MX_TIM4_Init+0xec>)
 800227c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 300-1;
 800227e:	4b2c      	ldr	r3, [pc, #176]	@ (8002330 <MX_TIM4_Init+0xe8>)
 8002280:	f240 122b 	movw	r2, #299	@ 0x12b
 8002284:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002286:	4b2a      	ldr	r3, [pc, #168]	@ (8002330 <MX_TIM4_Init+0xe8>)
 8002288:	2200      	movs	r2, #0
 800228a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 800228c:	4b28      	ldr	r3, [pc, #160]	@ (8002330 <MX_TIM4_Init+0xe8>)
 800228e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002292:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002294:	4b26      	ldr	r3, [pc, #152]	@ (8002330 <MX_TIM4_Init+0xe8>)
 8002296:	2200      	movs	r2, #0
 8002298:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800229a:	4b25      	ldr	r3, [pc, #148]	@ (8002330 <MX_TIM4_Init+0xe8>)
 800229c:	2200      	movs	r2, #0
 800229e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80022a0:	4823      	ldr	r0, [pc, #140]	@ (8002330 <MX_TIM4_Init+0xe8>)
 80022a2:	f003 fed5 	bl	8006050 <HAL_TIM_Base_Init>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80022ac:	f7ff fca8 	bl	8001c00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80022b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80022ba:	4619      	mov	r1, r3
 80022bc:	481c      	ldr	r0, [pc, #112]	@ (8002330 <MX_TIM4_Init+0xe8>)
 80022be:	f004 faf9 	bl	80068b4 <HAL_TIM_ConfigClockSource>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80022c8:	f7ff fc9a 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80022cc:	4818      	ldr	r0, [pc, #96]	@ (8002330 <MX_TIM4_Init+0xe8>)
 80022ce:	f003 ffae 	bl	800622e <HAL_TIM_PWM_Init>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80022d8:	f7ff fc92 	bl	8001c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022dc:	2300      	movs	r3, #0
 80022de:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022e0:	2300      	movs	r3, #0
 80022e2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022e4:	f107 0320 	add.w	r3, r7, #32
 80022e8:	4619      	mov	r1, r3
 80022ea:	4811      	ldr	r0, [pc, #68]	@ (8002330 <MX_TIM4_Init+0xe8>)
 80022ec:	f004 feee 	bl	80070cc <HAL_TIMEx_MasterConfigSynchronization>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80022f6:	f7ff fc83 	bl	8001c00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022fa:	2360      	movs	r3, #96	@ 0x60
 80022fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80022fe:	2300      	movs	r3, #0
 8002300:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002302:	2300      	movs	r3, #0
 8002304:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800230a:	1d3b      	adds	r3, r7, #4
 800230c:	2204      	movs	r2, #4
 800230e:	4619      	mov	r1, r3
 8002310:	4807      	ldr	r0, [pc, #28]	@ (8002330 <MX_TIM4_Init+0xe8>)
 8002312:	f004 fa0d 	bl	8006730 <HAL_TIM_PWM_ConfigChannel>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 800231c:	f7ff fc70 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002320:	4803      	ldr	r0, [pc, #12]	@ (8002330 <MX_TIM4_Init+0xe8>)
 8002322:	f000 f927 	bl	8002574 <HAL_TIM_MspPostInit>

}
 8002326:	bf00      	nop
 8002328:	3738      	adds	r7, #56	@ 0x38
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	20000218 	.word	0x20000218
 8002334:	40000800 	.word	0x40000800

08002338 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800233e:	463b      	mov	r3, r7
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002346:	4b15      	ldr	r3, [pc, #84]	@ (800239c <MX_TIM6_Init+0x64>)
 8002348:	4a15      	ldr	r2, [pc, #84]	@ (80023a0 <MX_TIM6_Init+0x68>)
 800234a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 42000-1;
 800234c:	4b13      	ldr	r3, [pc, #76]	@ (800239c <MX_TIM6_Init+0x64>)
 800234e:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002352:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002354:	4b11      	ldr	r3, [pc, #68]	@ (800239c <MX_TIM6_Init+0x64>)
 8002356:	2200      	movs	r2, #0
 8002358:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 200-1;
 800235a:	4b10      	ldr	r3, [pc, #64]	@ (800239c <MX_TIM6_Init+0x64>)
 800235c:	22c7      	movs	r2, #199	@ 0xc7
 800235e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002360:	4b0e      	ldr	r3, [pc, #56]	@ (800239c <MX_TIM6_Init+0x64>)
 8002362:	2200      	movs	r2, #0
 8002364:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002366:	480d      	ldr	r0, [pc, #52]	@ (800239c <MX_TIM6_Init+0x64>)
 8002368:	f003 fe72 	bl	8006050 <HAL_TIM_Base_Init>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002372:	f7ff fc45 	bl	8001c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002376:	2320      	movs	r3, #32
 8002378:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800237a:	2300      	movs	r3, #0
 800237c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800237e:	463b      	mov	r3, r7
 8002380:	4619      	mov	r1, r3
 8002382:	4806      	ldr	r0, [pc, #24]	@ (800239c <MX_TIM6_Init+0x64>)
 8002384:	f004 fea2 	bl	80070cc <HAL_TIMEx_MasterConfigSynchronization>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800238e:	f7ff fc37 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002392:	bf00      	nop
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000260 	.word	0x20000260
 80023a0:	40001000 	.word	0x40001000

080023a4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023aa:	463b      	mov	r3, r7
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80023b2:	4b14      	ldr	r3, [pc, #80]	@ (8002404 <MX_TIM7_Init+0x60>)
 80023b4:	4a14      	ldr	r2, [pc, #80]	@ (8002408 <MX_TIM7_Init+0x64>)
 80023b6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 80023b8:	4b12      	ldr	r3, [pc, #72]	@ (8002404 <MX_TIM7_Init+0x60>)
 80023ba:	2253      	movs	r2, #83	@ 0x53
 80023bc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023be:	4b11      	ldr	r3, [pc, #68]	@ (8002404 <MX_TIM7_Init+0x60>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 80023c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002404 <MX_TIM7_Init+0x60>)
 80023c6:	2209      	movs	r2, #9
 80023c8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002404 <MX_TIM7_Init+0x60>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80023d0:	480c      	ldr	r0, [pc, #48]	@ (8002404 <MX_TIM7_Init+0x60>)
 80023d2:	f003 fe3d 	bl	8006050 <HAL_TIM_Base_Init>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 80023dc:	f7ff fc10 	bl	8001c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023e0:	2300      	movs	r3, #0
 80023e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023e4:	2300      	movs	r3, #0
 80023e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80023e8:	463b      	mov	r3, r7
 80023ea:	4619      	mov	r1, r3
 80023ec:	4805      	ldr	r0, [pc, #20]	@ (8002404 <MX_TIM7_Init+0x60>)
 80023ee:	f004 fe6d 	bl	80070cc <HAL_TIMEx_MasterConfigSynchronization>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 80023f8:	f7ff fc02 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80023fc:	bf00      	nop
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	200002a8 	.word	0x200002a8
 8002408:	40001400 	.word	0x40001400

0800240c <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002410:	4b0e      	ldr	r3, [pc, #56]	@ (800244c <MX_TIM10_Init+0x40>)
 8002412:	4a0f      	ldr	r2, [pc, #60]	@ (8002450 <MX_TIM10_Init+0x44>)
 8002414:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 42000-1;
 8002416:	4b0d      	ldr	r3, [pc, #52]	@ (800244c <MX_TIM10_Init+0x40>)
 8002418:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 800241c:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800241e:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <MX_TIM10_Init+0x40>)
 8002420:	2200      	movs	r2, #0
 8002422:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 2000-1;
 8002424:	4b09      	ldr	r3, [pc, #36]	@ (800244c <MX_TIM10_Init+0x40>)
 8002426:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800242a:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800242c:	4b07      	ldr	r3, [pc, #28]	@ (800244c <MX_TIM10_Init+0x40>)
 800242e:	2200      	movs	r2, #0
 8002430:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002432:	4b06      	ldr	r3, [pc, #24]	@ (800244c <MX_TIM10_Init+0x40>)
 8002434:	2200      	movs	r2, #0
 8002436:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002438:	4804      	ldr	r0, [pc, #16]	@ (800244c <MX_TIM10_Init+0x40>)
 800243a:	f003 fe09 	bl	8006050 <HAL_TIM_Base_Init>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8002444:	f7ff fbdc 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002448:	bf00      	nop
 800244a:	bd80      	pop	{r7, pc}
 800244c:	200002f0 	.word	0x200002f0
 8002450:	40014400 	.word	0x40014400

08002454 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b088      	sub	sp, #32
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a3e      	ldr	r2, [pc, #248]	@ (800255c <HAL_TIM_Base_MspInit+0x108>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d10e      	bne.n	8002484 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	61fb      	str	r3, [r7, #28]
 800246a:	4b3d      	ldr	r3, [pc, #244]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	4a3c      	ldr	r2, [pc, #240]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 8002470:	f043 0302 	orr.w	r3, r3, #2
 8002474:	6413      	str	r3, [r2, #64]	@ 0x40
 8002476:	4b3a      	ldr	r3, [pc, #232]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	61fb      	str	r3, [r7, #28]
 8002480:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8002482:	e066      	b.n	8002552 <HAL_TIM_Base_MspInit+0xfe>
  else if(tim_baseHandle->Instance==TIM4)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a36      	ldr	r2, [pc, #216]	@ (8002564 <HAL_TIM_Base_MspInit+0x110>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d10e      	bne.n	80024ac <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800248e:	2300      	movs	r3, #0
 8002490:	61bb      	str	r3, [r7, #24]
 8002492:	4b33      	ldr	r3, [pc, #204]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002496:	4a32      	ldr	r2, [pc, #200]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 8002498:	f043 0304 	orr.w	r3, r3, #4
 800249c:	6413      	str	r3, [r2, #64]	@ 0x40
 800249e:	4b30      	ldr	r3, [pc, #192]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 80024a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a2:	f003 0304 	and.w	r3, r3, #4
 80024a6:	61bb      	str	r3, [r7, #24]
 80024a8:	69bb      	ldr	r3, [r7, #24]
}
 80024aa:	e052      	b.n	8002552 <HAL_TIM_Base_MspInit+0xfe>
  else if(tim_baseHandle->Instance==TIM6)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a2d      	ldr	r2, [pc, #180]	@ (8002568 <HAL_TIM_Base_MspInit+0x114>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d116      	bne.n	80024e4 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	617b      	str	r3, [r7, #20]
 80024ba:	4b29      	ldr	r3, [pc, #164]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	4a28      	ldr	r2, [pc, #160]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 80024c0:	f043 0310 	orr.w	r3, r3, #16
 80024c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80024c6:	4b26      	ldr	r3, [pc, #152]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80024d2:	2200      	movs	r2, #0
 80024d4:	2100      	movs	r1, #0
 80024d6:	2036      	movs	r0, #54	@ 0x36
 80024d8:	f001 f83f 	bl	800355a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80024dc:	2036      	movs	r0, #54	@ 0x36
 80024de:	f001 f858 	bl	8003592 <HAL_NVIC_EnableIRQ>
}
 80024e2:	e036      	b.n	8002552 <HAL_TIM_Base_MspInit+0xfe>
  else if(tim_baseHandle->Instance==TIM7)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a20      	ldr	r2, [pc, #128]	@ (800256c <HAL_TIM_Base_MspInit+0x118>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d116      	bne.n	800251c <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80024ee:	2300      	movs	r3, #0
 80024f0:	613b      	str	r3, [r7, #16]
 80024f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 80024f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f6:	4a1a      	ldr	r2, [pc, #104]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 80024f8:	f043 0320 	orr.w	r3, r3, #32
 80024fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80024fe:	4b18      	ldr	r3, [pc, #96]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	f003 0320 	and.w	r3, r3, #32
 8002506:	613b      	str	r3, [r7, #16]
 8002508:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800250a:	2200      	movs	r2, #0
 800250c:	2100      	movs	r1, #0
 800250e:	2037      	movs	r0, #55	@ 0x37
 8002510:	f001 f823 	bl	800355a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002514:	2037      	movs	r0, #55	@ 0x37
 8002516:	f001 f83c 	bl	8003592 <HAL_NVIC_EnableIRQ>
}
 800251a:	e01a      	b.n	8002552 <HAL_TIM_Base_MspInit+0xfe>
  else if(tim_baseHandle->Instance==TIM10)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a13      	ldr	r2, [pc, #76]	@ (8002570 <HAL_TIM_Base_MspInit+0x11c>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d115      	bne.n	8002552 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002526:	2300      	movs	r3, #0
 8002528:	60fb      	str	r3, [r7, #12]
 800252a:	4b0d      	ldr	r3, [pc, #52]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 800252c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252e:	4a0c      	ldr	r2, [pc, #48]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 8002530:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002534:	6453      	str	r3, [r2, #68]	@ 0x44
 8002536:	4b0a      	ldr	r3, [pc, #40]	@ (8002560 <HAL_TIM_Base_MspInit+0x10c>)
 8002538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800253a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002542:	2200      	movs	r2, #0
 8002544:	2100      	movs	r1, #0
 8002546:	2019      	movs	r0, #25
 8002548:	f001 f807 	bl	800355a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800254c:	2019      	movs	r0, #25
 800254e:	f001 f820 	bl	8003592 <HAL_NVIC_EnableIRQ>
}
 8002552:	bf00      	nop
 8002554:	3720      	adds	r7, #32
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40000400 	.word	0x40000400
 8002560:	40023800 	.word	0x40023800
 8002564:	40000800 	.word	0x40000800
 8002568:	40001000 	.word	0x40001000
 800256c:	40001400 	.word	0x40001400
 8002570:	40014400 	.word	0x40014400

08002574 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b08a      	sub	sp, #40	@ 0x28
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800257c:	f107 0314 	add.w	r3, r7, #20
 8002580:	2200      	movs	r2, #0
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	605a      	str	r2, [r3, #4]
 8002586:	609a      	str	r2, [r3, #8]
 8002588:	60da      	str	r2, [r3, #12]
 800258a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a33      	ldr	r2, [pc, #204]	@ (8002660 <HAL_TIM_MspPostInit+0xec>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d13c      	bne.n	8002610 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	4b32      	ldr	r3, [pc, #200]	@ (8002664 <HAL_TIM_MspPostInit+0xf0>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259e:	4a31      	ldr	r2, [pc, #196]	@ (8002664 <HAL_TIM_MspPostInit+0xf0>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002664 <HAL_TIM_MspPostInit+0xf0>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025b2:	2300      	movs	r3, #0
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002664 <HAL_TIM_MspPostInit+0xf0>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ba:	4a2a      	ldr	r2, [pc, #168]	@ (8002664 <HAL_TIM_MspPostInit+0xf0>)
 80025bc:	f043 0302 	orr.w	r3, r3, #2
 80025c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025c2:	4b28      	ldr	r3, [pc, #160]	@ (8002664 <HAL_TIM_MspPostInit+0xf0>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = Gauche_av_Pin|Gauche_re_Pin;
 80025ce:	23c0      	movs	r3, #192	@ 0xc0
 80025d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d2:	2302      	movs	r3, #2
 80025d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025da:	2300      	movs	r3, #0
 80025dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025de:	2302      	movs	r3, #2
 80025e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e2:	f107 0314 	add.w	r3, r7, #20
 80025e6:	4619      	mov	r1, r3
 80025e8:	481f      	ldr	r0, [pc, #124]	@ (8002668 <HAL_TIM_MspPostInit+0xf4>)
 80025ea:	f000 ffed 	bl	80035c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Droit_av_Pin|Droit_re_Pin;
 80025ee:	2303      	movs	r3, #3
 80025f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f2:	2302      	movs	r3, #2
 80025f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025fa:	2300      	movs	r3, #0
 80025fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025fe:	2302      	movs	r3, #2
 8002600:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002602:	f107 0314 	add.w	r3, r7, #20
 8002606:	4619      	mov	r1, r3
 8002608:	4818      	ldr	r0, [pc, #96]	@ (800266c <HAL_TIM_MspPostInit+0xf8>)
 800260a:	f000 ffdd 	bl	80035c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800260e:	e022      	b.n	8002656 <HAL_TIM_MspPostInit+0xe2>
  else if(timHandle->Instance==TIM4)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a16      	ldr	r2, [pc, #88]	@ (8002670 <HAL_TIM_MspPostInit+0xfc>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d11d      	bne.n	8002656 <HAL_TIM_MspPostInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800261a:	2300      	movs	r3, #0
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	4b11      	ldr	r3, [pc, #68]	@ (8002664 <HAL_TIM_MspPostInit+0xf0>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002622:	4a10      	ldr	r2, [pc, #64]	@ (8002664 <HAL_TIM_MspPostInit+0xf0>)
 8002624:	f043 0302 	orr.w	r3, r3, #2
 8002628:	6313      	str	r3, [r2, #48]	@ 0x30
 800262a:	4b0e      	ldr	r3, [pc, #56]	@ (8002664 <HAL_TIM_MspPostInit+0xf0>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	60bb      	str	r3, [r7, #8]
 8002634:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LCD_BL_Pin;
 8002636:	2380      	movs	r3, #128	@ 0x80
 8002638:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263a:	2302      	movs	r3, #2
 800263c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263e:	2300      	movs	r3, #0
 8002640:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002642:	2300      	movs	r3, #0
 8002644:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002646:	2302      	movs	r3, #2
 8002648:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 800264a:	f107 0314 	add.w	r3, r7, #20
 800264e:	4619      	mov	r1, r3
 8002650:	4806      	ldr	r0, [pc, #24]	@ (800266c <HAL_TIM_MspPostInit+0xf8>)
 8002652:	f000 ffb9 	bl	80035c8 <HAL_GPIO_Init>
}
 8002656:	bf00      	nop
 8002658:	3728      	adds	r7, #40	@ 0x28
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40000400 	.word	0x40000400
 8002664:	40023800 	.word	0x40023800
 8002668:	40020000 	.word	0x40020000
 800266c:	40020400 	.word	0x40020400
 8002670:	40000800 	.word	0x40000800

08002674 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002678:	4b11      	ldr	r3, [pc, #68]	@ (80026c0 <MX_USART2_UART_Init+0x4c>)
 800267a:	4a12      	ldr	r2, [pc, #72]	@ (80026c4 <MX_USART2_UART_Init+0x50>)
 800267c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800267e:	4b10      	ldr	r3, [pc, #64]	@ (80026c0 <MX_USART2_UART_Init+0x4c>)
 8002680:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002684:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002686:	4b0e      	ldr	r3, [pc, #56]	@ (80026c0 <MX_USART2_UART_Init+0x4c>)
 8002688:	2200      	movs	r2, #0
 800268a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800268c:	4b0c      	ldr	r3, [pc, #48]	@ (80026c0 <MX_USART2_UART_Init+0x4c>)
 800268e:	2200      	movs	r2, #0
 8002690:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002692:	4b0b      	ldr	r3, [pc, #44]	@ (80026c0 <MX_USART2_UART_Init+0x4c>)
 8002694:	2200      	movs	r2, #0
 8002696:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002698:	4b09      	ldr	r3, [pc, #36]	@ (80026c0 <MX_USART2_UART_Init+0x4c>)
 800269a:	220c      	movs	r2, #12
 800269c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800269e:	4b08      	ldr	r3, [pc, #32]	@ (80026c0 <MX_USART2_UART_Init+0x4c>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026a4:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <MX_USART2_UART_Init+0x4c>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026aa:	4805      	ldr	r0, [pc, #20]	@ (80026c0 <MX_USART2_UART_Init+0x4c>)
 80026ac:	f004 fd9e 	bl	80071ec <HAL_UART_Init>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80026b6:	f7ff faa3 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000338 	.word	0x20000338
 80026c4:	40004400 	.word	0x40004400

080026c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b08a      	sub	sp, #40	@ 0x28
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d0:	f107 0314 	add.w	r3, r7, #20
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	605a      	str	r2, [r3, #4]
 80026da:	609a      	str	r2, [r3, #8]
 80026dc:	60da      	str	r2, [r3, #12]
 80026de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a19      	ldr	r2, [pc, #100]	@ (800274c <HAL_UART_MspInit+0x84>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d12b      	bne.n	8002742 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80026ea:	2300      	movs	r3, #0
 80026ec:	613b      	str	r3, [r7, #16]
 80026ee:	4b18      	ldr	r3, [pc, #96]	@ (8002750 <HAL_UART_MspInit+0x88>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f2:	4a17      	ldr	r2, [pc, #92]	@ (8002750 <HAL_UART_MspInit+0x88>)
 80026f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80026fa:	4b15      	ldr	r3, [pc, #84]	@ (8002750 <HAL_UART_MspInit+0x88>)
 80026fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002702:	613b      	str	r3, [r7, #16]
 8002704:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	4b11      	ldr	r3, [pc, #68]	@ (8002750 <HAL_UART_MspInit+0x88>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270e:	4a10      	ldr	r2, [pc, #64]	@ (8002750 <HAL_UART_MspInit+0x88>)
 8002710:	f043 0301 	orr.w	r3, r3, #1
 8002714:	6313      	str	r3, [r2, #48]	@ 0x30
 8002716:	4b0e      	ldr	r3, [pc, #56]	@ (8002750 <HAL_UART_MspInit+0x88>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002722:	230c      	movs	r3, #12
 8002724:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002726:	2302      	movs	r3, #2
 8002728:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800272a:	2300      	movs	r3, #0
 800272c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800272e:	2303      	movs	r3, #3
 8002730:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002732:	2307      	movs	r3, #7
 8002734:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002736:	f107 0314 	add.w	r3, r7, #20
 800273a:	4619      	mov	r1, r3
 800273c:	4805      	ldr	r0, [pc, #20]	@ (8002754 <HAL_UART_MspInit+0x8c>)
 800273e:	f000 ff43 	bl	80035c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002742:	bf00      	nop
 8002744:	3728      	adds	r7, #40	@ 0x28
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40004400 	.word	0x40004400
 8002750:	40023800 	.word	0x40023800
 8002754:	40020000 	.word	0x40020000

08002758 <moyPulse>:
	uint8_t sumD = 0;


    extern volatile uint16_t vitesseD, vitesseG; //en mm par seconde

void moyPulse(uint16_t pulseD, uint16_t pulseG, uint16_t *moyD, uint16_t *moyG){
 8002758:	b480      	push	{r7}
 800275a:	b085      	sub	sp, #20
 800275c:	af00      	add	r7, sp, #0
 800275e:	60ba      	str	r2, [r7, #8]
 8002760:	607b      	str	r3, [r7, #4]
 8002762:	4603      	mov	r3, r0
 8002764:	81fb      	strh	r3, [r7, #14]
 8002766:	460b      	mov	r3, r1
 8002768:	81bb      	strh	r3, [r7, #12]

	sumD = 0;
 800276a:	4b30      	ldr	r3, [pc, #192]	@ (800282c <moyPulse+0xd4>)
 800276c:	2200      	movs	r2, #0
 800276e:	701a      	strb	r2, [r3, #0]
	sumG = 0;
 8002770:	4b2f      	ldr	r3, [pc, #188]	@ (8002830 <moyPulse+0xd8>)
 8002772:	2200      	movs	r2, #0
 8002774:	701a      	strb	r2, [r3, #0]

    if(indiceMem < INDICE_MEM_MAX){
 8002776:	4b2f      	ldr	r3, [pc, #188]	@ (8002834 <moyPulse+0xdc>)
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	2b03      	cmp	r3, #3
 800277c:	d806      	bhi.n	800278c <moyPulse+0x34>
        indiceMem++;
 800277e:	4b2d      	ldr	r3, [pc, #180]	@ (8002834 <moyPulse+0xdc>)
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	3301      	adds	r3, #1
 8002784:	b2da      	uxtb	r2, r3
 8002786:	4b2b      	ldr	r3, [pc, #172]	@ (8002834 <moyPulse+0xdc>)
 8002788:	701a      	strb	r2, [r3, #0]
 800278a:	e002      	b.n	8002792 <moyPulse+0x3a>
    }
    else{
        indiceMem = 0;
 800278c:	4b29      	ldr	r3, [pc, #164]	@ (8002834 <moyPulse+0xdc>)
 800278e:	2200      	movs	r2, #0
 8002790:	701a      	strb	r2, [r3, #0]
    }

	memPulseD[indiceMem] = pulseD;
 8002792:	4b28      	ldr	r3, [pc, #160]	@ (8002834 <moyPulse+0xdc>)
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	4619      	mov	r1, r3
 8002798:	4a27      	ldr	r2, [pc, #156]	@ (8002838 <moyPulse+0xe0>)
 800279a:	89fb      	ldrh	r3, [r7, #14]
 800279c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
	memPulseG[indiceMem] = pulseG;
 80027a0:	4b24      	ldr	r3, [pc, #144]	@ (8002834 <moyPulse+0xdc>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	4619      	mov	r1, r3
 80027a6:	4a25      	ldr	r2, [pc, #148]	@ (800283c <moyPulse+0xe4>)
 80027a8:	89bb      	ldrh	r3, [r7, #12]
 80027aa:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]

	for (ind = 0; ind < (INDICE_MEM_MAX+1); ind++){
 80027ae:	4b24      	ldr	r3, [pc, #144]	@ (8002840 <moyPulse+0xe8>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	e01c      	b.n	80027f0 <moyPulse+0x98>
		sumD += memPulseD[ind];
 80027b6:	4b22      	ldr	r3, [pc, #136]	@ (8002840 <moyPulse+0xe8>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002838 <moyPulse+0xe0>)
 80027bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027c0:	b2da      	uxtb	r2, r3
 80027c2:	4b1a      	ldr	r3, [pc, #104]	@ (800282c <moyPulse+0xd4>)
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	4413      	add	r3, r2
 80027c8:	b2da      	uxtb	r2, r3
 80027ca:	4b18      	ldr	r3, [pc, #96]	@ (800282c <moyPulse+0xd4>)
 80027cc:	701a      	strb	r2, [r3, #0]
		sumG += memPulseG[ind];
 80027ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002840 <moyPulse+0xe8>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a1a      	ldr	r2, [pc, #104]	@ (800283c <moyPulse+0xe4>)
 80027d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	4b15      	ldr	r3, [pc, #84]	@ (8002830 <moyPulse+0xd8>)
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	4413      	add	r3, r2
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4b13      	ldr	r3, [pc, #76]	@ (8002830 <moyPulse+0xd8>)
 80027e4:	701a      	strb	r2, [r3, #0]
	for (ind = 0; ind < (INDICE_MEM_MAX+1); ind++){
 80027e6:	4b16      	ldr	r3, [pc, #88]	@ (8002840 <moyPulse+0xe8>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	3301      	adds	r3, #1
 80027ec:	4a14      	ldr	r2, [pc, #80]	@ (8002840 <moyPulse+0xe8>)
 80027ee:	6013      	str	r3, [r2, #0]
 80027f0:	4b13      	ldr	r3, [pc, #76]	@ (8002840 <moyPulse+0xe8>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2b04      	cmp	r3, #4
 80027f6:	ddde      	ble.n	80027b6 <moyPulse+0x5e>
	}

	*moyD = sumD / (INDICE_MEM_MAX + 1 );
 80027f8:	4b0c      	ldr	r3, [pc, #48]	@ (800282c <moyPulse+0xd4>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	4a11      	ldr	r2, [pc, #68]	@ (8002844 <moyPulse+0xec>)
 80027fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002802:	089b      	lsrs	r3, r3, #2
 8002804:	b2db      	uxtb	r3, r3
 8002806:	461a      	mov	r2, r3
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	801a      	strh	r2, [r3, #0]
	*moyG = sumG / (INDICE_MEM_MAX + 1);
 800280c:	4b08      	ldr	r3, [pc, #32]	@ (8002830 <moyPulse+0xd8>)
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	4a0c      	ldr	r2, [pc, #48]	@ (8002844 <moyPulse+0xec>)
 8002812:	fba2 2303 	umull	r2, r3, r2, r3
 8002816:	089b      	lsrs	r3, r3, #2
 8002818:	b2db      	uxtb	r3, r3
 800281a:	461a      	mov	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	801a      	strh	r2, [r3, #0]
}
 8002820:	bf00      	nop
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	200003dc 	.word	0x200003dc
 8002830:	200003db 	.word	0x200003db
 8002834:	200003da 	.word	0x200003da
 8002838:	200003c4 	.word	0x200003c4
 800283c:	200003d0 	.word	0x200003d0
 8002840:	200003a0 	.word	0x200003a0
 8002844:	cccccccd 	.word	0xcccccccd

08002848 <int_to_str>:


void int_to_str(int num, char *str) {
 8002848:	b480      	push	{r7}
 800284a:	b087      	sub	sp, #28
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
	    int i = 0, j, digit;
 8002852:	2300      	movs	r3, #0
 8002854:	617b      	str	r3, [r7, #20]
	    char temp;

	    if (num == 0) {
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d128      	bne.n	80028ae <int_to_str+0x66>
	        str[i++] = '0';
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	1c5a      	adds	r2, r3, #1
 8002860:	617a      	str	r2, [r7, #20]
 8002862:	461a      	mov	r2, r3
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	4413      	add	r3, r2
 8002868:	2230      	movs	r2, #48	@ 0x30
 800286a:	701a      	strb	r2, [r3, #0]
 800286c:	e022      	b.n	80028b4 <int_to_str+0x6c>
	    } else {
	        while (num > 0) {
	            digit = num % 10;
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	4b2a      	ldr	r3, [pc, #168]	@ (800291c <int_to_str+0xd4>)
 8002872:	fb83 1302 	smull	r1, r3, r3, r2
 8002876:	1099      	asrs	r1, r3, #2
 8002878:	17d3      	asrs	r3, r2, #31
 800287a:	1ac9      	subs	r1, r1, r3
 800287c:	460b      	mov	r3, r1
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	60fb      	str	r3, [r7, #12]
	            str[i++] = digit + '0';
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	b2da      	uxtb	r2, r3
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	1c59      	adds	r1, r3, #1
 8002890:	6179      	str	r1, [r7, #20]
 8002892:	4619      	mov	r1, r3
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	440b      	add	r3, r1
 8002898:	3230      	adds	r2, #48	@ 0x30
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	701a      	strb	r2, [r3, #0]
	            num /= 10;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a1e      	ldr	r2, [pc, #120]	@ (800291c <int_to_str+0xd4>)
 80028a2:	fb82 1203 	smull	r1, r2, r2, r3
 80028a6:	1092      	asrs	r2, r2, #2
 80028a8:	17db      	asrs	r3, r3, #31
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	607b      	str	r3, [r7, #4]
	        while (num > 0) {
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	dcdc      	bgt.n	800286e <int_to_str+0x26>
	        }
	    }
	    str[i] = '\0';
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	4413      	add	r3, r2
 80028ba:	2200      	movs	r2, #0
 80028bc:	701a      	strb	r2, [r3, #0]

	    // Inverser la chaîne
	    for (j = 0; j < i / 2; j++) {
 80028be:	2300      	movs	r3, #0
 80028c0:	613b      	str	r3, [r7, #16]
 80028c2:	e01c      	b.n	80028fe <int_to_str+0xb6>
	        temp = str[j];
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	683a      	ldr	r2, [r7, #0]
 80028c8:	4413      	add	r3, r2
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	72fb      	strb	r3, [r7, #11]
	        str[j] = str[i - 1 - j];
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	1e5a      	subs	r2, r3, #1
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	461a      	mov	r2, r3
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	441a      	add	r2, r3
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	6839      	ldr	r1, [r7, #0]
 80028e0:	440b      	add	r3, r1
 80028e2:	7812      	ldrb	r2, [r2, #0]
 80028e4:	701a      	strb	r2, [r3, #0]
	        str[i - 1 - j] = temp;
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	1e5a      	subs	r2, r3, #1
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	461a      	mov	r2, r3
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	4413      	add	r3, r2
 80028f4:	7afa      	ldrb	r2, [r7, #11]
 80028f6:	701a      	strb	r2, [r3, #0]
	    for (j = 0; j < i / 2; j++) {
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	3301      	adds	r3, #1
 80028fc:	613b      	str	r3, [r7, #16]
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	0fda      	lsrs	r2, r3, #31
 8002902:	4413      	add	r3, r2
 8002904:	105b      	asrs	r3, r3, #1
 8002906:	461a      	mov	r2, r3
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	4293      	cmp	r3, r2
 800290c:	dbda      	blt.n	80028c4 <int_to_str+0x7c>
	    }
	}
 800290e:	bf00      	nop
 8002910:	bf00      	nop
 8002912:	371c      	adds	r7, #28
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	66666667 	.word	0x66666667

08002920 <format_date>:

void format_date(int date, int month, int year, char *buffDate) {
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
 800292c:	603b      	str	r3, [r7, #0]
	    ind = 0;
 800292e:	4b33      	ldr	r3, [pc, #204]	@ (80029fc <format_date+0xdc>)
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]

	    int_to_str(date, buffDate + ind);
 8002934:	4b31      	ldr	r3, [pc, #196]	@ (80029fc <format_date+0xdc>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	461a      	mov	r2, r3
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	4413      	add	r3, r2
 800293e:	4619      	mov	r1, r3
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f7ff ff81 	bl	8002848 <int_to_str>
	    while (buffDate[ind] != '\0') ind++;
 8002946:	e004      	b.n	8002952 <format_date+0x32>
 8002948:	4b2c      	ldr	r3, [pc, #176]	@ (80029fc <format_date+0xdc>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	3301      	adds	r3, #1
 800294e:	4a2b      	ldr	r2, [pc, #172]	@ (80029fc <format_date+0xdc>)
 8002950:	6013      	str	r3, [r2, #0]
 8002952:	4b2a      	ldr	r3, [pc, #168]	@ (80029fc <format_date+0xdc>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	461a      	mov	r2, r3
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	4413      	add	r3, r2
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1f2      	bne.n	8002948 <format_date+0x28>
	    buffDate[ind++] = ',';
 8002962:	4b26      	ldr	r3, [pc, #152]	@ (80029fc <format_date+0xdc>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	1c5a      	adds	r2, r3, #1
 8002968:	4924      	ldr	r1, [pc, #144]	@ (80029fc <format_date+0xdc>)
 800296a:	600a      	str	r2, [r1, #0]
 800296c:	461a      	mov	r2, r3
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	4413      	add	r3, r2
 8002972:	222c      	movs	r2, #44	@ 0x2c
 8002974:	701a      	strb	r2, [r3, #0]

	    int_to_str(month, buffDate + ind);
 8002976:	4b21      	ldr	r3, [pc, #132]	@ (80029fc <format_date+0xdc>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	461a      	mov	r2, r3
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	4413      	add	r3, r2
 8002980:	4619      	mov	r1, r3
 8002982:	68b8      	ldr	r0, [r7, #8]
 8002984:	f7ff ff60 	bl	8002848 <int_to_str>
	    while (buffDate[ind] != '\0') ind++;
 8002988:	e004      	b.n	8002994 <format_date+0x74>
 800298a:	4b1c      	ldr	r3, [pc, #112]	@ (80029fc <format_date+0xdc>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	3301      	adds	r3, #1
 8002990:	4a1a      	ldr	r2, [pc, #104]	@ (80029fc <format_date+0xdc>)
 8002992:	6013      	str	r3, [r2, #0]
 8002994:	4b19      	ldr	r3, [pc, #100]	@ (80029fc <format_date+0xdc>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	461a      	mov	r2, r3
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	4413      	add	r3, r2
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1f2      	bne.n	800298a <format_date+0x6a>
	    buffDate[ind++] = ',';
 80029a4:	4b15      	ldr	r3, [pc, #84]	@ (80029fc <format_date+0xdc>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	1c5a      	adds	r2, r3, #1
 80029aa:	4914      	ldr	r1, [pc, #80]	@ (80029fc <format_date+0xdc>)
 80029ac:	600a      	str	r2, [r1, #0]
 80029ae:	461a      	mov	r2, r3
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	4413      	add	r3, r2
 80029b4:	222c      	movs	r2, #44	@ 0x2c
 80029b6:	701a      	strb	r2, [r3, #0]

	    buffDate[ind++] = '2';
 80029b8:	4b10      	ldr	r3, [pc, #64]	@ (80029fc <format_date+0xdc>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	1c5a      	adds	r2, r3, #1
 80029be:	490f      	ldr	r1, [pc, #60]	@ (80029fc <format_date+0xdc>)
 80029c0:	600a      	str	r2, [r1, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	4413      	add	r3, r2
 80029c8:	2232      	movs	r2, #50	@ 0x32
 80029ca:	701a      	strb	r2, [r3, #0]
	    buffDate[ind++] = '0';
 80029cc:	4b0b      	ldr	r3, [pc, #44]	@ (80029fc <format_date+0xdc>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	1c5a      	adds	r2, r3, #1
 80029d2:	490a      	ldr	r1, [pc, #40]	@ (80029fc <format_date+0xdc>)
 80029d4:	600a      	str	r2, [r1, #0]
 80029d6:	461a      	mov	r2, r3
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	4413      	add	r3, r2
 80029dc:	2230      	movs	r2, #48	@ 0x30
 80029de:	701a      	strb	r2, [r3, #0]
	    int_to_str(year, buffDate + ind);
 80029e0:	4b06      	ldr	r3, [pc, #24]	@ (80029fc <format_date+0xdc>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	461a      	mov	r2, r3
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	4413      	add	r3, r2
 80029ea:	4619      	mov	r1, r3
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f7ff ff2b 	bl	8002848 <int_to_str>
	}
 80029f2:	bf00      	nop
 80029f4:	3710      	adds	r7, #16
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	200003a0 	.word	0x200003a0

08002a00 <format_vitesse>:

void format_vitesse(int vitesse, char *buffVitesse, int negatif) {
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
	    ind = 0;
 8002a0c:	4b24      	ldr	r3, [pc, #144]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]
	    if(negatif)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d007      	beq.n	8002a28 <format_vitesse+0x28>
	    {
		buffVitesse[ind] = '-';
 8002a18:	4b21      	ldr	r3, [pc, #132]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	4413      	add	r3, r2
 8002a22:	222d      	movs	r2, #45	@ 0x2d
 8002a24:	701a      	strb	r2, [r3, #0]
 8002a26:	e006      	b.n	8002a36 <format_vitesse+0x36>
	    }
	    else
	    {
	    buffVitesse[ind] = '+';
 8002a28:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	4413      	add	r3, r2
 8002a32:	222b      	movs	r2, #43	@ 0x2b
 8002a34:	701a      	strb	r2, [r3, #0]
	    }

	    ind++;
 8002a36:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	4a18      	ldr	r2, [pc, #96]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a3e:	6013      	str	r3, [r2, #0]
	    if(vitesse < 100){
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2b63      	cmp	r3, #99	@ 0x63
 8002a44:	dc1a      	bgt.n	8002a7c <format_vitesse+0x7c>
	    	buffVitesse[ind] = 48;
 8002a46:	4b16      	ldr	r3, [pc, #88]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	4413      	add	r3, r2
 8002a50:	2230      	movs	r2, #48	@ 0x30
 8002a52:	701a      	strb	r2, [r3, #0]
	    	ind++;
 8002a54:	4b12      	ldr	r3, [pc, #72]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	4a11      	ldr	r2, [pc, #68]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a5c:	6013      	str	r3, [r2, #0]

		    if(vitesse < 10){
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2b09      	cmp	r3, #9
 8002a62:	dc0b      	bgt.n	8002a7c <format_vitesse+0x7c>
		    	buffVitesse[ind] = 48;
 8002a64:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	461a      	mov	r2, r3
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	2230      	movs	r2, #48	@ 0x30
 8002a70:	701a      	strb	r2, [r3, #0]
		    	ind++;
 8002a72:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	3301      	adds	r3, #1
 8002a78:	4a09      	ldr	r2, [pc, #36]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a7a:	6013      	str	r3, [r2, #0]
		    }
	    }

	    int_to_str(vitesse, buffVitesse + ind);
 8002a7c:	4b08      	ldr	r3, [pc, #32]	@ (8002aa0 <format_vitesse+0xa0>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	461a      	mov	r2, r3
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	4413      	add	r3, r2
 8002a86:	4619      	mov	r1, r3
 8002a88:	68f8      	ldr	r0, [r7, #12]
 8002a8a:	f7ff fedd 	bl	8002848 <int_to_str>
	    buffVitesse[4] = 0;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	3304      	adds	r3, #4
 8002a92:	2200      	movs	r2, #0
 8002a94:	701a      	strb	r2, [r3, #0]

	}
 8002a96:	bf00      	nop
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	200003a0 	.word	0x200003a0

08002aa4 <init_RTC_Time>:

void init_RTC_Time()
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af02      	add	r7, sp, #8
	if (HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN) == HAL_OK)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	4955      	ldr	r1, [pc, #340]	@ (8002c04 <init_RTC_Time+0x160>)
 8002aae:	4856      	ldr	r0, [pc, #344]	@ (8002c08 <init_RTC_Time+0x164>)
 8002ab0:	f002 fe35 	bl	800571e <HAL_RTC_GetTime>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d111      	bne.n	8002ade <init_RTC_Time+0x3a>
	{
		HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 8002aba:	2200      	movs	r2, #0
 8002abc:	4953      	ldr	r1, [pc, #332]	@ (8002c0c <init_RTC_Time+0x168>)
 8002abe:	4852      	ldr	r0, [pc, #328]	@ (8002c08 <init_RTC_Time+0x164>)
 8002ac0:	f002 ff0f 	bl	80058e2 <HAL_RTC_GetDate>
	    hours = currentTime.Hours;
 8002ac4:	4b4f      	ldr	r3, [pc, #316]	@ (8002c04 <init_RTC_Time+0x160>)
 8002ac6:	781a      	ldrb	r2, [r3, #0]
 8002ac8:	4b51      	ldr	r3, [pc, #324]	@ (8002c10 <init_RTC_Time+0x16c>)
 8002aca:	701a      	strb	r2, [r3, #0]
	    minutes = currentTime.Minutes;
 8002acc:	4b4d      	ldr	r3, [pc, #308]	@ (8002c04 <init_RTC_Time+0x160>)
 8002ace:	785a      	ldrb	r2, [r3, #1]
 8002ad0:	4b50      	ldr	r3, [pc, #320]	@ (8002c14 <init_RTC_Time+0x170>)
 8002ad2:	701a      	strb	r2, [r3, #0]
	    seconds = currentTime.Seconds;
 8002ad4:	4b4b      	ldr	r3, [pc, #300]	@ (8002c04 <init_RTC_Time+0x160>)
 8002ad6:	789a      	ldrb	r2, [r3, #2]
 8002ad8:	4b4f      	ldr	r3, [pc, #316]	@ (8002c18 <init_RTC_Time+0x174>)
 8002ada:	701a      	strb	r2, [r3, #0]
 8002adc:	e001      	b.n	8002ae2 <init_RTC_Time+0x3e>
	}
	else
	{
		Error_Handler();
 8002ade:	f7ff f88f 	bl	8001c00 <Error_Handler>
	}
		ind = 0;
 8002ae2:	4b4e      	ldr	r3, [pc, #312]	@ (8002c1c <init_RTC_Time+0x178>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]

		if(hours/10 == 0){
 8002ae8:	4b49      	ldr	r3, [pc, #292]	@ (8002c10 <init_RTC_Time+0x16c>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b09      	cmp	r3, #9
 8002aee:	d809      	bhi.n	8002b04 <init_RTC_Time+0x60>
			buffTime[ind] = '0';
 8002af0:	4b4a      	ldr	r3, [pc, #296]	@ (8002c1c <init_RTC_Time+0x178>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a4a      	ldr	r2, [pc, #296]	@ (8002c20 <init_RTC_Time+0x17c>)
 8002af6:	2130      	movs	r1, #48	@ 0x30
 8002af8:	54d1      	strb	r1, [r2, r3]
			ind++;
 8002afa:	4b48      	ldr	r3, [pc, #288]	@ (8002c1c <init_RTC_Time+0x178>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	3301      	adds	r3, #1
 8002b00:	4a46      	ldr	r2, [pc, #280]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b02:	6013      	str	r3, [r2, #0]
		}

	    int_to_str(hours, buffTime + ind);
 8002b04:	4b42      	ldr	r3, [pc, #264]	@ (8002c10 <init_RTC_Time+0x16c>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	4b44      	ldr	r3, [pc, #272]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	4b43      	ldr	r3, [pc, #268]	@ (8002c20 <init_RTC_Time+0x17c>)
 8002b12:	4413      	add	r3, r2
 8002b14:	4619      	mov	r1, r3
 8002b16:	f7ff fe97 	bl	8002848 <int_to_str>
	    while (buffTime[ind] != '\0') ind++;
 8002b1a:	e004      	b.n	8002b26 <init_RTC_Time+0x82>
 8002b1c:	4b3f      	ldr	r3, [pc, #252]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	3301      	adds	r3, #1
 8002b22:	4a3e      	ldr	r2, [pc, #248]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b24:	6013      	str	r3, [r2, #0]
 8002b26:	4b3d      	ldr	r3, [pc, #244]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a3d      	ldr	r2, [pc, #244]	@ (8002c20 <init_RTC_Time+0x17c>)
 8002b2c:	5cd3      	ldrb	r3, [r2, r3]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1f4      	bne.n	8002b1c <init_RTC_Time+0x78>
	    buffTime[ind++] = 58;
 8002b32:	4b3a      	ldr	r3, [pc, #232]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	1c5a      	adds	r2, r3, #1
 8002b38:	4938      	ldr	r1, [pc, #224]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b3a:	600a      	str	r2, [r1, #0]
 8002b3c:	4a38      	ldr	r2, [pc, #224]	@ (8002c20 <init_RTC_Time+0x17c>)
 8002b3e:	213a      	movs	r1, #58	@ 0x3a
 8002b40:	54d1      	strb	r1, [r2, r3]

	    if(minutes/10 ==0){
 8002b42:	4b34      	ldr	r3, [pc, #208]	@ (8002c14 <init_RTC_Time+0x170>)
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b09      	cmp	r3, #9
 8002b48:	d809      	bhi.n	8002b5e <init_RTC_Time+0xba>
			buffTime[ind] = '0';
 8002b4a:	4b34      	ldr	r3, [pc, #208]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a34      	ldr	r2, [pc, #208]	@ (8002c20 <init_RTC_Time+0x17c>)
 8002b50:	2130      	movs	r1, #48	@ 0x30
 8002b52:	54d1      	strb	r1, [r2, r3]
			ind++;
 8002b54:	4b31      	ldr	r3, [pc, #196]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	4a30      	ldr	r2, [pc, #192]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b5c:	6013      	str	r3, [r2, #0]
	    	}

	    int_to_str(minutes, buffTime + ind);
 8002b5e:	4b2d      	ldr	r3, [pc, #180]	@ (8002c14 <init_RTC_Time+0x170>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	4618      	mov	r0, r3
 8002b64:	4b2d      	ldr	r3, [pc, #180]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8002c20 <init_RTC_Time+0x17c>)
 8002b6c:	4413      	add	r3, r2
 8002b6e:	4619      	mov	r1, r3
 8002b70:	f7ff fe6a 	bl	8002848 <int_to_str>
	    while (buffTime[ind] != '\0') ind++;
 8002b74:	e004      	b.n	8002b80 <init_RTC_Time+0xdc>
 8002b76:	4b29      	ldr	r3, [pc, #164]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	4a27      	ldr	r2, [pc, #156]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b7e:	6013      	str	r3, [r2, #0]
 8002b80:	4b26      	ldr	r3, [pc, #152]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a26      	ldr	r2, [pc, #152]	@ (8002c20 <init_RTC_Time+0x17c>)
 8002b86:	5cd3      	ldrb	r3, [r2, r3]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1f4      	bne.n	8002b76 <init_RTC_Time+0xd2>
	    buffTime[ind++] = 58;
 8002b8c:	4b23      	ldr	r3, [pc, #140]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	1c5a      	adds	r2, r3, #1
 8002b92:	4922      	ldr	r1, [pc, #136]	@ (8002c1c <init_RTC_Time+0x178>)
 8002b94:	600a      	str	r2, [r1, #0]
 8002b96:	4a22      	ldr	r2, [pc, #136]	@ (8002c20 <init_RTC_Time+0x17c>)
 8002b98:	213a      	movs	r1, #58	@ 0x3a
 8002b9a:	54d1      	strb	r1, [r2, r3]

	    if(seconds/10 == 0){
 8002b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002c18 <init_RTC_Time+0x174>)
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	2b09      	cmp	r3, #9
 8002ba2:	d809      	bhi.n	8002bb8 <init_RTC_Time+0x114>
	    	buffTime[ind] = '0';
 8002ba4:	4b1d      	ldr	r3, [pc, #116]	@ (8002c1c <init_RTC_Time+0x178>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8002c20 <init_RTC_Time+0x17c>)
 8002baa:	2130      	movs	r1, #48	@ 0x30
 8002bac:	54d1      	strb	r1, [r2, r3]
	    	ind++;
 8002bae:	4b1b      	ldr	r3, [pc, #108]	@ (8002c1c <init_RTC_Time+0x178>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	4a19      	ldr	r2, [pc, #100]	@ (8002c1c <init_RTC_Time+0x178>)
 8002bb6:	6013      	str	r3, [r2, #0]
	    	}

	    int_to_str(seconds, buffTime + ind);
 8002bb8:	4b17      	ldr	r3, [pc, #92]	@ (8002c18 <init_RTC_Time+0x174>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	4b17      	ldr	r3, [pc, #92]	@ (8002c1c <init_RTC_Time+0x178>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	4b16      	ldr	r3, [pc, #88]	@ (8002c20 <init_RTC_Time+0x17c>)
 8002bc6:	4413      	add	r3, r2
 8002bc8:	4619      	mov	r1, r3
 8002bca:	f7ff fe3d 	bl	8002848 <int_to_str>

		Paint_DrawString_EN (5, 25, buffTime,        &Font24,    MAGENTA,  WHITE);
 8002bce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002bd2:	9301      	str	r3, [sp, #4]
 8002bd4:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002bd8:	9300      	str	r3, [sp, #0]
 8002bda:	4b12      	ldr	r3, [pc, #72]	@ (8002c24 <init_RTC_Time+0x180>)
 8002bdc:	4a10      	ldr	r2, [pc, #64]	@ (8002c20 <init_RTC_Time+0x17c>)
 8002bde:	2119      	movs	r1, #25
 8002be0:	2005      	movs	r0, #5
 8002be2:	f004 fffb 	bl	8007bdc <Paint_DrawString_EN>
		pastHours = hours;
 8002be6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c10 <init_RTC_Time+0x16c>)
 8002be8:	781a      	ldrb	r2, [r3, #0]
 8002bea:	4b0f      	ldr	r3, [pc, #60]	@ (8002c28 <init_RTC_Time+0x184>)
 8002bec:	701a      	strb	r2, [r3, #0]
		pastMinutes = minutes;
 8002bee:	4b09      	ldr	r3, [pc, #36]	@ (8002c14 <init_RTC_Time+0x170>)
 8002bf0:	781a      	ldrb	r2, [r3, #0]
 8002bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c2c <init_RTC_Time+0x188>)
 8002bf4:	701a      	strb	r2, [r3, #0]
		pastSeconds = seconds;
 8002bf6:	4b08      	ldr	r3, [pc, #32]	@ (8002c18 <init_RTC_Time+0x174>)
 8002bf8:	781a      	ldrb	r2, [r3, #0]
 8002bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8002c30 <init_RTC_Time+0x18c>)
 8002bfc:	701a      	strb	r2, [r3, #0]

}
 8002bfe:	bf00      	nop
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	200003a4 	.word	0x200003a4
 8002c08:	20000154 	.word	0x20000154
 8002c0c:	200003b8 	.word	0x200003b8
 8002c10:	200003bc 	.word	0x200003bc
 8002c14:	200003be 	.word	0x200003be
 8002c18:	200003c0 	.word	0x200003c0
 8002c1c:	200003a0 	.word	0x200003a0
 8002c20:	20000380 	.word	0x20000380
 8002c24:	20000038 	.word	0x20000038
 8002c28:	200003bd 	.word	0x200003bd
 8002c2c:	200003bf 	.word	0x200003bf
 8002c30:	200003c1 	.word	0x200003c1

08002c34 <refresh_RTC_Time>:

void refresh_RTC_Time(){
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af02      	add	r7, sp, #8
	if (HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN) == HAL_OK)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	4961      	ldr	r1, [pc, #388]	@ (8002dc4 <refresh_RTC_Time+0x190>)
 8002c3e:	4862      	ldr	r0, [pc, #392]	@ (8002dc8 <refresh_RTC_Time+0x194>)
 8002c40:	f002 fd6d 	bl	800571e <HAL_RTC_GetTime>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d111      	bne.n	8002c6e <refresh_RTC_Time+0x3a>
	{
		HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	495f      	ldr	r1, [pc, #380]	@ (8002dcc <refresh_RTC_Time+0x198>)
 8002c4e:	485e      	ldr	r0, [pc, #376]	@ (8002dc8 <refresh_RTC_Time+0x194>)
 8002c50:	f002 fe47 	bl	80058e2 <HAL_RTC_GetDate>
	    hours = currentTime.Hours;
 8002c54:	4b5b      	ldr	r3, [pc, #364]	@ (8002dc4 <refresh_RTC_Time+0x190>)
 8002c56:	781a      	ldrb	r2, [r3, #0]
 8002c58:	4b5d      	ldr	r3, [pc, #372]	@ (8002dd0 <refresh_RTC_Time+0x19c>)
 8002c5a:	701a      	strb	r2, [r3, #0]
	    minutes = currentTime.Minutes;
 8002c5c:	4b59      	ldr	r3, [pc, #356]	@ (8002dc4 <refresh_RTC_Time+0x190>)
 8002c5e:	785a      	ldrb	r2, [r3, #1]
 8002c60:	4b5c      	ldr	r3, [pc, #368]	@ (8002dd4 <refresh_RTC_Time+0x1a0>)
 8002c62:	701a      	strb	r2, [r3, #0]
	    seconds = currentTime.Seconds;
 8002c64:	4b57      	ldr	r3, [pc, #348]	@ (8002dc4 <refresh_RTC_Time+0x190>)
 8002c66:	789a      	ldrb	r2, [r3, #2]
 8002c68:	4b5b      	ldr	r3, [pc, #364]	@ (8002dd8 <refresh_RTC_Time+0x1a4>)
 8002c6a:	701a      	strb	r2, [r3, #0]
 8002c6c:	e001      	b.n	8002c72 <refresh_RTC_Time+0x3e>
	}
	else
	{
		Error_Handler();
 8002c6e:	f7fe ffc7 	bl	8001c00 <Error_Handler>
	}

if(pastSeconds != seconds){
 8002c72:	4b5a      	ldr	r3, [pc, #360]	@ (8002ddc <refresh_RTC_Time+0x1a8>)
 8002c74:	781a      	ldrb	r2, [r3, #0]
 8002c76:	4b58      	ldr	r3, [pc, #352]	@ (8002dd8 <refresh_RTC_Time+0x1a4>)
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d033      	beq.n	8002ce6 <refresh_RTC_Time+0xb2>
	ind = 0;
 8002c7e:	4b58      	ldr	r3, [pc, #352]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
    if(seconds/10 == 0){
 8002c84:	4b54      	ldr	r3, [pc, #336]	@ (8002dd8 <refresh_RTC_Time+0x1a4>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b09      	cmp	r3, #9
 8002c8a:	d809      	bhi.n	8002ca0 <refresh_RTC_Time+0x6c>
    	buffTimeRefresh[ind] = '0';
 8002c8c:	4b54      	ldr	r3, [pc, #336]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a54      	ldr	r2, [pc, #336]	@ (8002de4 <refresh_RTC_Time+0x1b0>)
 8002c92:	2130      	movs	r1, #48	@ 0x30
 8002c94:	54d1      	strb	r1, [r2, r3]
    	ind++;
 8002c96:	4b52      	ldr	r3, [pc, #328]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	4a50      	ldr	r2, [pc, #320]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002c9e:	6013      	str	r3, [r2, #0]
    	}
    int_to_str(seconds, buffTimeRefresh + ind);
 8002ca0:	4b4d      	ldr	r3, [pc, #308]	@ (8002dd8 <refresh_RTC_Time+0x1a4>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	4b4e      	ldr	r3, [pc, #312]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	461a      	mov	r2, r3
 8002cac:	4b4d      	ldr	r3, [pc, #308]	@ (8002de4 <refresh_RTC_Time+0x1b0>)
 8002cae:	4413      	add	r3, r2
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	f7ff fdc9 	bl	8002848 <int_to_str>
    Paint_DrawString_EN ((5 + 6 * largeurFont24), 25, buffTimeRefresh,        &Font24,    MAGENTA,  WHITE);
 8002cb6:	4b4c      	ldr	r3, [pc, #304]	@ (8002de8 <refresh_RTC_Time+0x1b4>)
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	461a      	mov	r2, r3
 8002cbc:	0052      	lsls	r2, r2, #1
 8002cbe:	4413      	add	r3, r2
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	3305      	adds	r3, #5
 8002cc6:	b298      	uxth	r0, r3
 8002cc8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002cd2:	9300      	str	r3, [sp, #0]
 8002cd4:	4b45      	ldr	r3, [pc, #276]	@ (8002dec <refresh_RTC_Time+0x1b8>)
 8002cd6:	4a43      	ldr	r2, [pc, #268]	@ (8002de4 <refresh_RTC_Time+0x1b0>)
 8002cd8:	2119      	movs	r1, #25
 8002cda:	f004 ff7f 	bl	8007bdc <Paint_DrawString_EN>
	pastSeconds = seconds;
 8002cde:	4b3e      	ldr	r3, [pc, #248]	@ (8002dd8 <refresh_RTC_Time+0x1a4>)
 8002ce0:	781a      	ldrb	r2, [r3, #0]
 8002ce2:	4b3e      	ldr	r3, [pc, #248]	@ (8002ddc <refresh_RTC_Time+0x1a8>)
 8002ce4:	701a      	strb	r2, [r3, #0]
}

if(pastMinutes != minutes){
 8002ce6:	4b42      	ldr	r3, [pc, #264]	@ (8002df0 <refresh_RTC_Time+0x1bc>)
 8002ce8:	781a      	ldrb	r2, [r3, #0]
 8002cea:	4b3a      	ldr	r3, [pc, #232]	@ (8002dd4 <refresh_RTC_Time+0x1a0>)
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d032      	beq.n	8002d58 <refresh_RTC_Time+0x124>
	ind = 0;
 8002cf2:	4b3b      	ldr	r3, [pc, #236]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]
    if(minutes/10 == 0){
 8002cf8:	4b36      	ldr	r3, [pc, #216]	@ (8002dd4 <refresh_RTC_Time+0x1a0>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	2b09      	cmp	r3, #9
 8002cfe:	d809      	bhi.n	8002d14 <refresh_RTC_Time+0xe0>
    	buffTimeRefresh[ind] = '0';
 8002d00:	4b37      	ldr	r3, [pc, #220]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a37      	ldr	r2, [pc, #220]	@ (8002de4 <refresh_RTC_Time+0x1b0>)
 8002d06:	2130      	movs	r1, #48	@ 0x30
 8002d08:	54d1      	strb	r1, [r2, r3]
    	ind++;
 8002d0a:	4b35      	ldr	r3, [pc, #212]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	3301      	adds	r3, #1
 8002d10:	4a33      	ldr	r2, [pc, #204]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002d12:	6013      	str	r3, [r2, #0]
    	}
    int_to_str(minutes, buffTimeRefresh + ind);
 8002d14:	4b2f      	ldr	r3, [pc, #188]	@ (8002dd4 <refresh_RTC_Time+0x1a0>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	4b31      	ldr	r3, [pc, #196]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	4b30      	ldr	r3, [pc, #192]	@ (8002de4 <refresh_RTC_Time+0x1b0>)
 8002d22:	4413      	add	r3, r2
 8002d24:	4619      	mov	r1, r3
 8002d26:	f7ff fd8f 	bl	8002848 <int_to_str>
    Paint_DrawString_EN ((5 + 3 * largeurFont24), 25, buffTimeRefresh,        &Font24,    MAGENTA,  WHITE);
 8002d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8002de8 <refresh_RTC_Time+0x1b4>)
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	0052      	lsls	r2, r2, #1
 8002d32:	4413      	add	r3, r2
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	3305      	adds	r3, #5
 8002d38:	b298      	uxth	r0, r3
 8002d3a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002d3e:	9301      	str	r3, [sp, #4]
 8002d40:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	4b29      	ldr	r3, [pc, #164]	@ (8002dec <refresh_RTC_Time+0x1b8>)
 8002d48:	4a26      	ldr	r2, [pc, #152]	@ (8002de4 <refresh_RTC_Time+0x1b0>)
 8002d4a:	2119      	movs	r1, #25
 8002d4c:	f004 ff46 	bl	8007bdc <Paint_DrawString_EN>
	pastMinutes = minutes;
 8002d50:	4b20      	ldr	r3, [pc, #128]	@ (8002dd4 <refresh_RTC_Time+0x1a0>)
 8002d52:	781a      	ldrb	r2, [r3, #0]
 8002d54:	4b26      	ldr	r3, [pc, #152]	@ (8002df0 <refresh_RTC_Time+0x1bc>)
 8002d56:	701a      	strb	r2, [r3, #0]
}

if(pastHours != hours){
 8002d58:	4b26      	ldr	r3, [pc, #152]	@ (8002df4 <refresh_RTC_Time+0x1c0>)
 8002d5a:	781a      	ldrb	r2, [r3, #0]
 8002d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8002dd0 <refresh_RTC_Time+0x19c>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d02b      	beq.n	8002dbc <refresh_RTC_Time+0x188>
	ind = 0;
 8002d64:	4b1e      	ldr	r3, [pc, #120]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
    if(hours/10 == 0){
 8002d6a:	4b19      	ldr	r3, [pc, #100]	@ (8002dd0 <refresh_RTC_Time+0x19c>)
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	2b09      	cmp	r3, #9
 8002d70:	d809      	bhi.n	8002d86 <refresh_RTC_Time+0x152>
    	buffTimeRefresh[ind] = '0';
 8002d72:	4b1b      	ldr	r3, [pc, #108]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a1b      	ldr	r2, [pc, #108]	@ (8002de4 <refresh_RTC_Time+0x1b0>)
 8002d78:	2130      	movs	r1, #48	@ 0x30
 8002d7a:	54d1      	strb	r1, [r2, r3]
    	ind++;
 8002d7c:	4b18      	ldr	r3, [pc, #96]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	3301      	adds	r3, #1
 8002d82:	4a17      	ldr	r2, [pc, #92]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002d84:	6013      	str	r3, [r2, #0]
    	}
    int_to_str(hours, buffTimeRefresh + ind);
 8002d86:	4b12      	ldr	r3, [pc, #72]	@ (8002dd0 <refresh_RTC_Time+0x19c>)
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	4b14      	ldr	r3, [pc, #80]	@ (8002de0 <refresh_RTC_Time+0x1ac>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	461a      	mov	r2, r3
 8002d92:	4b14      	ldr	r3, [pc, #80]	@ (8002de4 <refresh_RTC_Time+0x1b0>)
 8002d94:	4413      	add	r3, r2
 8002d96:	4619      	mov	r1, r3
 8002d98:	f7ff fd56 	bl	8002848 <int_to_str>
    Paint_DrawString_EN (5, 25, buffTimeRefresh,        &Font24,    MAGENTA,  WHITE);
 8002d9c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002da0:	9301      	str	r3, [sp, #4]
 8002da2:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	4b10      	ldr	r3, [pc, #64]	@ (8002dec <refresh_RTC_Time+0x1b8>)
 8002daa:	4a0e      	ldr	r2, [pc, #56]	@ (8002de4 <refresh_RTC_Time+0x1b0>)
 8002dac:	2119      	movs	r1, #25
 8002dae:	2005      	movs	r0, #5
 8002db0:	f004 ff14 	bl	8007bdc <Paint_DrawString_EN>
	pastHours = hours;
 8002db4:	4b06      	ldr	r3, [pc, #24]	@ (8002dd0 <refresh_RTC_Time+0x19c>)
 8002db6:	781a      	ldrb	r2, [r3, #0]
 8002db8:	4b0e      	ldr	r3, [pc, #56]	@ (8002df4 <refresh_RTC_Time+0x1c0>)
 8002dba:	701a      	strb	r2, [r3, #0]





}
 8002dbc:	bf00      	nop
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	200003a4 	.word	0x200003a4
 8002dc8:	20000154 	.word	0x20000154
 8002dcc:	200003b8 	.word	0x200003b8
 8002dd0:	200003bc 	.word	0x200003bc
 8002dd4:	200003be 	.word	0x200003be
 8002dd8:	200003c0 	.word	0x200003c0
 8002ddc:	200003c1 	.word	0x200003c1
 8002de0:	200003a0 	.word	0x200003a0
 8002de4:	2000038c 	.word	0x2000038c
 8002de8:	2000001c 	.word	0x2000001c
 8002dec:	20000038 	.word	0x20000038
 8002df0:	200003bf 	.word	0x200003bf
 8002df4:	200003bd 	.word	0x200003bd

08002df8 <affich_RTC_Date>:

void affich_RTC_Date()
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b088      	sub	sp, #32
 8002dfc:	af02      	add	r7, sp, #8
	uint8_t year = 0;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	75fb      	strb	r3, [r7, #23]
	uint8_t month = 0;
 8002e02:	2300      	movs	r3, #0
 8002e04:	75bb      	strb	r3, [r7, #22]
	uint8_t date = 0;
 8002e06:	2300      	movs	r3, #0
 8002e08:	757b      	strb	r3, [r7, #21]
	uint8_t weekday = 0;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	753b      	strb	r3, [r7, #20]

	if (HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN) == HAL_OK)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	4954      	ldr	r1, [pc, #336]	@ (8002f64 <affich_RTC_Date+0x16c>)
 8002e12:	4855      	ldr	r0, [pc, #340]	@ (8002f68 <affich_RTC_Date+0x170>)
 8002e14:	f002 fd65 	bl	80058e2 <HAL_RTC_GetDate>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10c      	bne.n	8002e38 <affich_RTC_Date+0x40>
	{
	    year = currentDate.Year;
 8002e1e:	4b51      	ldr	r3, [pc, #324]	@ (8002f64 <affich_RTC_Date+0x16c>)
 8002e20:	78db      	ldrb	r3, [r3, #3]
 8002e22:	75fb      	strb	r3, [r7, #23]
	    month = currentDate.Month;
 8002e24:	4b4f      	ldr	r3, [pc, #316]	@ (8002f64 <affich_RTC_Date+0x16c>)
 8002e26:	785b      	ldrb	r3, [r3, #1]
 8002e28:	75bb      	strb	r3, [r7, #22]
	    date = currentDate.Date;
 8002e2a:	4b4e      	ldr	r3, [pc, #312]	@ (8002f64 <affich_RTC_Date+0x16c>)
 8002e2c:	789b      	ldrb	r3, [r3, #2]
 8002e2e:	757b      	strb	r3, [r7, #21]
	    weekday = currentDate.WeekDay;
 8002e30:	4b4c      	ldr	r3, [pc, #304]	@ (8002f64 <affich_RTC_Date+0x16c>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	753b      	strb	r3, [r7, #20]
 8002e36:	e001      	b.n	8002e3c <affich_RTC_Date+0x44>
	}
	else
	{
		Error_Handler();
 8002e38:	f7fe fee2 	bl	8001c00 <Error_Handler>
	}


	switch(weekday)
 8002e3c:	7d3b      	ldrb	r3, [r7, #20]
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	2b06      	cmp	r3, #6
 8002e42:	d86c      	bhi.n	8002f1e <affich_RTC_Date+0x126>
 8002e44:	a201      	add	r2, pc, #4	@ (adr r2, 8002e4c <affich_RTC_Date+0x54>)
 8002e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e4a:	bf00      	nop
 8002e4c:	08002e69 	.word	0x08002e69
 8002e50:	08002e83 	.word	0x08002e83
 8002e54:	08002e9d 	.word	0x08002e9d
 8002e58:	08002eb7 	.word	0x08002eb7
 8002e5c:	08002ed1 	.word	0x08002ed1
 8002e60:	08002eeb 	.word	0x08002eeb
 8002e64:	08002f05 	.word	0x08002f05
	{
			case 1:
				Paint_DrawString_EN (5, 1, "Lundi le ",        &Font24,    MAGENTA,  WHITE);
 8002e68:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e6c:	9301      	str	r3, [sp, #4]
 8002e6e:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	4b3d      	ldr	r3, [pc, #244]	@ (8002f6c <affich_RTC_Date+0x174>)
 8002e76:	4a3e      	ldr	r2, [pc, #248]	@ (8002f70 <affich_RTC_Date+0x178>)
 8002e78:	2101      	movs	r1, #1
 8002e7a:	2005      	movs	r0, #5
 8002e7c:	f004 feae 	bl	8007bdc <Paint_DrawString_EN>
	            break;
 8002e80:	e05a      	b.n	8002f38 <affich_RTC_Date+0x140>
	        case 2:
				Paint_DrawString_EN (5, 1, "Mardi le ",        &Font24,    MAGENTA,  WHITE);
 8002e82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e86:	9301      	str	r3, [sp, #4]
 8002e88:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002e8c:	9300      	str	r3, [sp, #0]
 8002e8e:	4b37      	ldr	r3, [pc, #220]	@ (8002f6c <affich_RTC_Date+0x174>)
 8002e90:	4a38      	ldr	r2, [pc, #224]	@ (8002f74 <affich_RTC_Date+0x17c>)
 8002e92:	2101      	movs	r1, #1
 8002e94:	2005      	movs	r0, #5
 8002e96:	f004 fea1 	bl	8007bdc <Paint_DrawString_EN>
	            break;
 8002e9a:	e04d      	b.n	8002f38 <affich_RTC_Date+0x140>
	        case 3:
				Paint_DrawString_EN (5, 1, "Mercredi le ",        &Font24,    MAGENTA,  WHITE);
 8002e9c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ea0:	9301      	str	r3, [sp, #4]
 8002ea2:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002ea6:	9300      	str	r3, [sp, #0]
 8002ea8:	4b30      	ldr	r3, [pc, #192]	@ (8002f6c <affich_RTC_Date+0x174>)
 8002eaa:	4a33      	ldr	r2, [pc, #204]	@ (8002f78 <affich_RTC_Date+0x180>)
 8002eac:	2101      	movs	r1, #1
 8002eae:	2005      	movs	r0, #5
 8002eb0:	f004 fe94 	bl	8007bdc <Paint_DrawString_EN>
	            break;
 8002eb4:	e040      	b.n	8002f38 <affich_RTC_Date+0x140>
	        case 4:
	        	Paint_DrawString_EN (5, 1, "Jeudi le ",        &Font24,    MAGENTA,  WHITE);
 8002eb6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002eba:	9301      	str	r3, [sp, #4]
 8002ebc:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002ec0:	9300      	str	r3, [sp, #0]
 8002ec2:	4b2a      	ldr	r3, [pc, #168]	@ (8002f6c <affich_RTC_Date+0x174>)
 8002ec4:	4a2d      	ldr	r2, [pc, #180]	@ (8002f7c <affich_RTC_Date+0x184>)
 8002ec6:	2101      	movs	r1, #1
 8002ec8:	2005      	movs	r0, #5
 8002eca:	f004 fe87 	bl	8007bdc <Paint_DrawString_EN>
	            break;
 8002ece:	e033      	b.n	8002f38 <affich_RTC_Date+0x140>
	        case 5:
	        	Paint_DrawString_EN (5, 1, "Vendredi le ",        &Font24,    MAGENTA,  WHITE);
 8002ed0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002ed4:	9301      	str	r3, [sp, #4]
 8002ed6:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002eda:	9300      	str	r3, [sp, #0]
 8002edc:	4b23      	ldr	r3, [pc, #140]	@ (8002f6c <affich_RTC_Date+0x174>)
 8002ede:	4a28      	ldr	r2, [pc, #160]	@ (8002f80 <affich_RTC_Date+0x188>)
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	2005      	movs	r0, #5
 8002ee4:	f004 fe7a 	bl	8007bdc <Paint_DrawString_EN>
	            break;
 8002ee8:	e026      	b.n	8002f38 <affich_RTC_Date+0x140>
	        case 6:
	        	Paint_DrawString_EN (5, 1, "Samedi le ",        &Font24,    MAGENTA,  WHITE);
 8002eea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002eee:	9301      	str	r3, [sp, #4]
 8002ef0:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002ef4:	9300      	str	r3, [sp, #0]
 8002ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f6c <affich_RTC_Date+0x174>)
 8002ef8:	4a22      	ldr	r2, [pc, #136]	@ (8002f84 <affich_RTC_Date+0x18c>)
 8002efa:	2101      	movs	r1, #1
 8002efc:	2005      	movs	r0, #5
 8002efe:	f004 fe6d 	bl	8007bdc <Paint_DrawString_EN>
	            break;
 8002f02:	e019      	b.n	8002f38 <affich_RTC_Date+0x140>
	        case RTC_WEEKDAY_SUNDAY:
	        	Paint_DrawString_EN (5, 1, "Dimanche le ",        &Font24,    MAGENTA,  WHITE);
 8002f04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f08:	9301      	str	r3, [sp, #4]
 8002f0a:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	4b16      	ldr	r3, [pc, #88]	@ (8002f6c <affich_RTC_Date+0x174>)
 8002f12:	4a1d      	ldr	r2, [pc, #116]	@ (8002f88 <affich_RTC_Date+0x190>)
 8002f14:	2101      	movs	r1, #1
 8002f16:	2005      	movs	r0, #5
 8002f18:	f004 fe60 	bl	8007bdc <Paint_DrawString_EN>
	            break;
 8002f1c:	e00c      	b.n	8002f38 <affich_RTC_Date+0x140>
	        default:
	        	Paint_DrawString_EN (5, 1, "Journee ",        &Font24,    MAGENTA,  WHITE);
 8002f1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f22:	9301      	str	r3, [sp, #4]
 8002f24:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002f28:	9300      	str	r3, [sp, #0]
 8002f2a:	4b10      	ldr	r3, [pc, #64]	@ (8002f6c <affich_RTC_Date+0x174>)
 8002f2c:	4a17      	ldr	r2, [pc, #92]	@ (8002f8c <affich_RTC_Date+0x194>)
 8002f2e:	2101      	movs	r1, #1
 8002f30:	2005      	movs	r0, #5
 8002f32:	f004 fe53 	bl	8007bdc <Paint_DrawString_EN>
	            break;
 8002f36:	bf00      	nop
	}

	char buffDate[15];
	format_date(date, month, year, buffDate);;
 8002f38:	7d78      	ldrb	r0, [r7, #21]
 8002f3a:	7db9      	ldrb	r1, [r7, #22]
 8002f3c:	7dfa      	ldrb	r2, [r7, #23]
 8002f3e:	1d3b      	adds	r3, r7, #4
 8002f40:	f7ff fcee 	bl	8002920 <format_date>


	Paint_DrawString_EN (210, 6, buffDate,        &Font16,    MAGENTA,  WHITE);
 8002f44:	1d3a      	adds	r2, r7, #4
 8002f46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f4a:	9301      	str	r3, [sp, #4]
 8002f4c:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	4b0f      	ldr	r3, [pc, #60]	@ (8002f90 <affich_RTC_Date+0x198>)
 8002f54:	2106      	movs	r1, #6
 8002f56:	20d2      	movs	r0, #210	@ 0xd2
 8002f58:	f004 fe40 	bl	8007bdc <Paint_DrawString_EN>

}
 8002f5c:	bf00      	nop
 8002f5e:	3718      	adds	r7, #24
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	200003b8 	.word	0x200003b8
 8002f68:	20000154 	.word	0x20000154
 8002f6c:	20000038 	.word	0x20000038
 8002f70:	080090ac 	.word	0x080090ac
 8002f74:	080090b8 	.word	0x080090b8
 8002f78:	080090c4 	.word	0x080090c4
 8002f7c:	080090d4 	.word	0x080090d4
 8002f80:	080090e0 	.word	0x080090e0
 8002f84:	080090f0 	.word	0x080090f0
 8002f88:	080090fc 	.word	0x080090fc
 8002f8c:	0800910c 	.word	0x0800910c
 8002f90:	20000028 	.word	0x20000028

08002f94 <LCD_Manuel>:


void LCD_Manuel(int a)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af02      	add	r7, sp, #8
 8002f9a:	6078      	str	r0, [r7, #4]
	if (a == 1){
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d10c      	bne.n	8002fbc <LCD_Manuel+0x28>
	Paint_DrawString_EN (120, 75, "1",        &Font24,    MAGENTA,  WHITE);
 8002fa2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fa6:	9301      	str	r3, [sp, #4]
 8002fa8:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	4b1b      	ldr	r3, [pc, #108]	@ (800301c <LCD_Manuel+0x88>)
 8002fb0:	4a1b      	ldr	r2, [pc, #108]	@ (8003020 <LCD_Manuel+0x8c>)
 8002fb2:	214b      	movs	r1, #75	@ 0x4b
 8002fb4:	2078      	movs	r0, #120	@ 0x78
 8002fb6:	f004 fe11 	bl	8007bdc <Paint_DrawString_EN>
	Paint_DrawString_EN (120, 75, "3",        &Font24,    MAGENTA,  WHITE);
	}
	else{
	Paint_DrawString_EN (120, 75, "   ",        &Font24,    MAGENTA,  WHITE);
	}
}
 8002fba:	e02b      	b.n	8003014 <LCD_Manuel+0x80>
	else if (a == 2){
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d10c      	bne.n	8002fdc <LCD_Manuel+0x48>
	Paint_DrawString_EN (120, 75, "2",        &Font24,    MAGENTA,  WHITE);
 8002fc2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fc6:	9301      	str	r3, [sp, #4]
 8002fc8:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	4b13      	ldr	r3, [pc, #76]	@ (800301c <LCD_Manuel+0x88>)
 8002fd0:	4a14      	ldr	r2, [pc, #80]	@ (8003024 <LCD_Manuel+0x90>)
 8002fd2:	214b      	movs	r1, #75	@ 0x4b
 8002fd4:	2078      	movs	r0, #120	@ 0x78
 8002fd6:	f004 fe01 	bl	8007bdc <Paint_DrawString_EN>
}
 8002fda:	e01b      	b.n	8003014 <LCD_Manuel+0x80>
	else if (a==3){
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2b03      	cmp	r3, #3
 8002fe0:	d10c      	bne.n	8002ffc <LCD_Manuel+0x68>
	Paint_DrawString_EN (120, 75, "3",        &Font24,    MAGENTA,  WHITE);
 8002fe2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fe6:	9301      	str	r3, [sp, #4]
 8002fe8:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	4b0b      	ldr	r3, [pc, #44]	@ (800301c <LCD_Manuel+0x88>)
 8002ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8003028 <LCD_Manuel+0x94>)
 8002ff2:	214b      	movs	r1, #75	@ 0x4b
 8002ff4:	2078      	movs	r0, #120	@ 0x78
 8002ff6:	f004 fdf1 	bl	8007bdc <Paint_DrawString_EN>
}
 8002ffa:	e00b      	b.n	8003014 <LCD_Manuel+0x80>
	Paint_DrawString_EN (120, 75, "   ",        &Font24,    MAGENTA,  WHITE);
 8002ffc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003000:	9301      	str	r3, [sp, #4]
 8003002:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	4b04      	ldr	r3, [pc, #16]	@ (800301c <LCD_Manuel+0x88>)
 800300a:	4a08      	ldr	r2, [pc, #32]	@ (800302c <LCD_Manuel+0x98>)
 800300c:	214b      	movs	r1, #75	@ 0x4b
 800300e:	2078      	movs	r0, #120	@ 0x78
 8003010:	f004 fde4 	bl	8007bdc <Paint_DrawString_EN>
}
 8003014:	bf00      	nop
 8003016:	3708      	adds	r7, #8
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20000038 	.word	0x20000038
 8003020:	08009118 	.word	0x08009118
 8003024:	0800911c 	.word	0x0800911c
 8003028:	08009120 	.word	0x08009120
 800302c:	08009124 	.word	0x08009124

08003030 <LCD_Mode>:

void LCD_Mode()
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af02      	add	r7, sp, #8
	char charMode[12];
	strcpy(charMode, Get_Mode_String());
 8003036:	f7fd ff33 	bl	8000ea0 <Get_Mode_String>
 800303a:	4602      	mov	r2, r0
 800303c:	1d3b      	adds	r3, r7, #4
 800303e:	4611      	mov	r1, r2
 8003040:	4618      	mov	r0, r3
 8003042:	f005 fbc0 	bl	80087c6 <strcpy>
	Paint_DrawString_EN (5, 75, charMode,        &Font24,    MAGENTA,  WHITE);
 8003046:	1d3a      	adds	r2, r7, #4
 8003048:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800304c:	9301      	str	r3, [sp, #4]
 800304e:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8003052:	9300      	str	r3, [sp, #0]
 8003054:	4b04      	ldr	r3, [pc, #16]	@ (8003068 <LCD_Mode+0x38>)
 8003056:	214b      	movs	r1, #75	@ 0x4b
 8003058:	2005      	movs	r0, #5
 800305a:	f004 fdbf 	bl	8007bdc <Paint_DrawString_EN>
}
 800305e:	bf00      	nop
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	20000038 	.word	0x20000038

0800306c <LCD_Vitesse>:

void LCD_Vitesse(/*uint16_t vitesseG, uint16_t vitesseD,*/ int encod_D, int encod_G)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af02      	add	r7, sp, #8
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]


	if(encod_G == 0)
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d108      	bne.n	800308e <LCD_Vitesse+0x22>
	{
		format_vitesse(vitesseG, buffVG, 0);
 800307c:	4b20      	ldr	r3, [pc, #128]	@ (8003100 <LCD_Vitesse+0x94>)
 800307e:	881b      	ldrh	r3, [r3, #0]
 8003080:	b29b      	uxth	r3, r3
 8003082:	2200      	movs	r2, #0
 8003084:	491f      	ldr	r1, [pc, #124]	@ (8003104 <LCD_Vitesse+0x98>)
 8003086:	4618      	mov	r0, r3
 8003088:	f7ff fcba 	bl	8002a00 <format_vitesse>
 800308c:	e007      	b.n	800309e <LCD_Vitesse+0x32>
	}
	else
	{
		format_vitesse(vitesseG, buffVG, 1);
 800308e:	4b1c      	ldr	r3, [pc, #112]	@ (8003100 <LCD_Vitesse+0x94>)
 8003090:	881b      	ldrh	r3, [r3, #0]
 8003092:	b29b      	uxth	r3, r3
 8003094:	2201      	movs	r2, #1
 8003096:	491b      	ldr	r1, [pc, #108]	@ (8003104 <LCD_Vitesse+0x98>)
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff fcb1 	bl	8002a00 <format_vitesse>
	}

	if(encod_D == 0)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d108      	bne.n	80030b6 <LCD_Vitesse+0x4a>
	{
		format_vitesse(vitesseD, buffVD, 0);
 80030a4:	4b18      	ldr	r3, [pc, #96]	@ (8003108 <LCD_Vitesse+0x9c>)
 80030a6:	881b      	ldrh	r3, [r3, #0]
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	2200      	movs	r2, #0
 80030ac:	4917      	ldr	r1, [pc, #92]	@ (800310c <LCD_Vitesse+0xa0>)
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff fca6 	bl	8002a00 <format_vitesse>
 80030b4:	e007      	b.n	80030c6 <LCD_Vitesse+0x5a>
	}
	else
	{
		format_vitesse(vitesseD, buffVD, 1);
 80030b6:	4b14      	ldr	r3, [pc, #80]	@ (8003108 <LCD_Vitesse+0x9c>)
 80030b8:	881b      	ldrh	r3, [r3, #0]
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	2201      	movs	r2, #1
 80030be:	4913      	ldr	r1, [pc, #76]	@ (800310c <LCD_Vitesse+0xa0>)
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff fc9d 	bl	8002a00 <format_vitesse>
	}

	Paint_DrawString_EN (180, 105, buffVD,        &Font16,    MAGENTA,  WHITE);
 80030c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80030ca:	9301      	str	r3, [sp, #4]
 80030cc:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80030d0:	9300      	str	r3, [sp, #0]
 80030d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003110 <LCD_Vitesse+0xa4>)
 80030d4:	4a0d      	ldr	r2, [pc, #52]	@ (800310c <LCD_Vitesse+0xa0>)
 80030d6:	2169      	movs	r1, #105	@ 0x69
 80030d8:	20b4      	movs	r0, #180	@ 0xb4
 80030da:	f004 fd7f 	bl	8007bdc <Paint_DrawString_EN>
	Paint_DrawString_EN (180, 130, buffVG,        &Font16,    MAGENTA,  WHITE);
 80030de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80030e2:	9301      	str	r3, [sp, #4]
 80030e4:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	4b09      	ldr	r3, [pc, #36]	@ (8003110 <LCD_Vitesse+0xa4>)
 80030ec:	4a05      	ldr	r2, [pc, #20]	@ (8003104 <LCD_Vitesse+0x98>)
 80030ee:	2182      	movs	r1, #130	@ 0x82
 80030f0:	20b4      	movs	r0, #180	@ 0xb4
 80030f2:	f004 fd73 	bl	8007bdc <Paint_DrawString_EN>
}
 80030f6:	bf00      	nop
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	2000014a 	.word	0x2000014a
 8003104:	20000390 	.word	0x20000390
 8003108:	20000148 	.word	0x20000148
 800310c:	20000398 	.word	0x20000398
 8003110:	20000028 	.word	0x20000028

08003114 <LCD_Init>:

void LCD_Init(uint8_t* a)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af02      	add	r7, sp, #8
 800311a:	6078      	str	r0, [r7, #4]
	DEV_Module_Init();
 800311c:	f004 fb3c 	bl	8007798 <DEV_Module_Init>


	LCD_2IN_SetBackLight(1000);
 8003120:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003124:	f004 fff4 	bl	8008110 <LCD_2IN_SetBackLight>
	LCD_2IN_Init();
 8003128:	f004 fe3a 	bl	8007da0 <LCD_2IN_Init>
	LCD_2IN_Clear(WHITE);
 800312c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003130:	f004 ffa6 	bl	8008080 <LCD_2IN_Clear>


	Paint_NewImage(LCD_2IN_WIDTH,LCD_2IN_HEIGHT, ROTATE_90, WHITE);
 8003134:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003138:	225a      	movs	r2, #90	@ 0x5a
 800313a:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 800313e:	20f0      	movs	r0, #240	@ 0xf0
 8003140:	f004 fb4a 	bl	80077d8 <Paint_NewImage>


	Paint_SetClearFuntion(LCD_2IN_Clear);
 8003144:	482e      	ldr	r0, [pc, #184]	@ (8003200 <LCD_Init+0xec>)
 8003146:	f004 fb93 	bl	8007870 <Paint_SetClearFuntion>
	Paint_SetDisplayFuntion(LCD_2IN_DrawPaint);
 800314a:	482e      	ldr	r0, [pc, #184]	@ (8003204 <LCD_Init+0xf0>)
 800314c:	f004 fba0 	bl	8007890 <Paint_SetDisplayFuntion>

  printf("Paint_Clear\r\n");
 8003150:	482d      	ldr	r0, [pc, #180]	@ (8003208 <LCD_Init+0xf4>)
 8003152:	f005 f9cd 	bl	80084f0 <puts>
	Paint_Clear(MAGENTA);
 8003156:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 800315a:	f004 fc83 	bl	8007a64 <Paint_Clear>
	DEV_Delay_ms(500);
 800315e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003162:	f000 f8fb 	bl	800335c <HAL_Delay>


	Paint_SetRotate(ROTATE_270);
 8003166:	f44f 7087 	mov.w	r0, #270	@ 0x10e
 800316a:	f004 fba1 	bl	80078b0 <Paint_SetRotate>
	Paint_DrawString_EN (70, 125, "VROUM-VROUM",        &Font24,    MAGENTA,  WHITE);
	Paint_DrawString_EN (85, 150, "VOUS SALUT",        &Font24,    MAGENTA,  WHITE);
	DEV_Delay_ms(500);
	Paint_Clear(MAGENTA);
*/
	affich_RTC_Date();
 800316e:	f7ff fe43 	bl	8002df8 <affich_RTC_Date>
	init_RTC_Time();
 8003172:	f7ff fc97 	bl	8002aa4 <init_RTC_Time>
	Paint_DrawString_EN (5, 50, "Mode actuel : ",        &Font24,    MAGENTA,  WHITE);
 8003176:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800317a:	9301      	str	r3, [sp, #4]
 800317c:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	4b22      	ldr	r3, [pc, #136]	@ (800320c <LCD_Init+0xf8>)
 8003184:	4a22      	ldr	r2, [pc, #136]	@ (8003210 <LCD_Init+0xfc>)
 8003186:	2132      	movs	r1, #50	@ 0x32
 8003188:	2005      	movs	r0, #5
 800318a:	f004 fd27 	bl	8007bdc <Paint_DrawString_EN>


	LCD_Mode();
 800318e:	f7ff ff4f 	bl	8003030 <LCD_Mode>
	LCD_Manuel(3);
 8003192:	2003      	movs	r0, #3
 8003194:	f7ff fefe 	bl	8002f94 <LCD_Manuel>

	Paint_DrawString_EN (5, 100, "Vitesse G:    mm/s",        &Font24,    MAGENTA,  WHITE);
 8003198:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800319c:	9301      	str	r3, [sp, #4]
 800319e:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80031a2:	9300      	str	r3, [sp, #0]
 80031a4:	4b19      	ldr	r3, [pc, #100]	@ (800320c <LCD_Init+0xf8>)
 80031a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003214 <LCD_Init+0x100>)
 80031a8:	2164      	movs	r1, #100	@ 0x64
 80031aa:	2005      	movs	r0, #5
 80031ac:	f004 fd16 	bl	8007bdc <Paint_DrawString_EN>
	Paint_DrawString_EN (5, 125, "Vitesse D:    mm/s",        &Font24,    MAGENTA,  WHITE);
 80031b0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80031b4:	9301      	str	r3, [sp, #4]
 80031b6:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80031ba:	9300      	str	r3, [sp, #0]
 80031bc:	4b13      	ldr	r3, [pc, #76]	@ (800320c <LCD_Init+0xf8>)
 80031be:	4a16      	ldr	r2, [pc, #88]	@ (8003218 <LCD_Init+0x104>)
 80031c0:	217d      	movs	r1, #125	@ 0x7d
 80031c2:	2005      	movs	r0, #5
 80031c4:	f004 fd0a 	bl	8007bdc <Paint_DrawString_EN>
	Paint_DrawString_EN (10, 220, "Attention aux enfants",        &Font20,    YELLOW,  RED);
 80031c8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80031cc:	9301      	str	r3, [sp, #4]
 80031ce:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80031d2:	9300      	str	r3, [sp, #0]
 80031d4:	4b11      	ldr	r3, [pc, #68]	@ (800321c <LCD_Init+0x108>)
 80031d6:	4a12      	ldr	r2, [pc, #72]	@ (8003220 <LCD_Init+0x10c>)
 80031d8:	21dc      	movs	r1, #220	@ 0xdc
 80031da:	200a      	movs	r0, #10
 80031dc:	f004 fcfe 	bl	8007bdc <Paint_DrawString_EN>

	LCD_Vitesse(/*0, 0, */0, 0);
 80031e0:	2100      	movs	r1, #0
 80031e2:	2000      	movs	r0, #0
 80031e4:	f7ff ff42 	bl	800306c <LCD_Vitesse>

	DEV_Delay_ms(500);
 80031e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80031ec:	f000 f8b6 	bl	800335c <HAL_Delay>

	*a = 1;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	701a      	strb	r2, [r3, #0]
	//DEV_Module_Exit();

}
 80031f6:	bf00      	nop
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	08008081 	.word	0x08008081
 8003204:	080080e1 	.word	0x080080e1
 8003208:	08009128 	.word	0x08009128
 800320c:	20000038 	.word	0x20000038
 8003210:	08009138 	.word	0x08009138
 8003214:	08009148 	.word	0x08009148
 8003218:	0800915c 	.word	0x0800915c
 800321c:	20000030 	.word	0x20000030
 8003220:	08009170 	.word	0x08009170

08003224 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003224:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800325c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003228:	f7fe ff64 	bl	80020f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800322c:	480c      	ldr	r0, [pc, #48]	@ (8003260 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800322e:	490d      	ldr	r1, [pc, #52]	@ (8003264 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003230:	4a0d      	ldr	r2, [pc, #52]	@ (8003268 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003232:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003234:	e002      	b.n	800323c <LoopCopyDataInit>

08003236 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003236:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003238:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800323a:	3304      	adds	r3, #4

0800323c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800323c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800323e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003240:	d3f9      	bcc.n	8003236 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003242:	4a0a      	ldr	r2, [pc, #40]	@ (800326c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003244:	4c0a      	ldr	r4, [pc, #40]	@ (8003270 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003246:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003248:	e001      	b.n	800324e <LoopFillZerobss>

0800324a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800324a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800324c:	3204      	adds	r2, #4

0800324e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800324e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003250:	d3fb      	bcc.n	800324a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003252:	f005 fa91 	bl	8008778 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003256:	f7fe fac1 	bl	80017dc <main>
  bx  lr    
 800325a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800325c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003260:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003264:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8003268:	0800ca58 	.word	0x0800ca58
  ldr r2, =_sbss
 800326c:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8003270:	20000550 	.word	0x20000550

08003274 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003274:	e7fe      	b.n	8003274 <ADC_IRQHandler>
	...

08003278 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800327c:	4b0e      	ldr	r3, [pc, #56]	@ (80032b8 <HAL_Init+0x40>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a0d      	ldr	r2, [pc, #52]	@ (80032b8 <HAL_Init+0x40>)
 8003282:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003286:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003288:	4b0b      	ldr	r3, [pc, #44]	@ (80032b8 <HAL_Init+0x40>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a0a      	ldr	r2, [pc, #40]	@ (80032b8 <HAL_Init+0x40>)
 800328e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003292:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003294:	4b08      	ldr	r3, [pc, #32]	@ (80032b8 <HAL_Init+0x40>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a07      	ldr	r2, [pc, #28]	@ (80032b8 <HAL_Init+0x40>)
 800329a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800329e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032a0:	2003      	movs	r0, #3
 80032a2:	f000 f94f 	bl	8003544 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032a6:	2000      	movs	r0, #0
 80032a8:	f000 f808 	bl	80032bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032ac:	f7fe fdf4 	bl	8001e98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	40023c00 	.word	0x40023c00

080032bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032c4:	4b12      	ldr	r3, [pc, #72]	@ (8003310 <HAL_InitTick+0x54>)
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	4b12      	ldr	r3, [pc, #72]	@ (8003314 <HAL_InitTick+0x58>)
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	4619      	mov	r1, r3
 80032ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80032d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032da:	4618      	mov	r0, r3
 80032dc:	f000 f967 	bl	80035ae <HAL_SYSTICK_Config>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e00e      	b.n	8003308 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2b0f      	cmp	r3, #15
 80032ee:	d80a      	bhi.n	8003306 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032f0:	2200      	movs	r2, #0
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	f04f 30ff 	mov.w	r0, #4294967295
 80032f8:	f000 f92f 	bl	800355a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032fc:	4a06      	ldr	r2, [pc, #24]	@ (8003318 <HAL_InitTick+0x5c>)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	e000      	b.n	8003308 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
}
 8003308:	4618      	mov	r0, r3
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20000018 	.word	0x20000018
 8003314:	20000024 	.word	0x20000024
 8003318:	20000020 	.word	0x20000020

0800331c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003320:	4b06      	ldr	r3, [pc, #24]	@ (800333c <HAL_IncTick+0x20>)
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	461a      	mov	r2, r3
 8003326:	4b06      	ldr	r3, [pc, #24]	@ (8003340 <HAL_IncTick+0x24>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4413      	add	r3, r2
 800332c:	4a04      	ldr	r2, [pc, #16]	@ (8003340 <HAL_IncTick+0x24>)
 800332e:	6013      	str	r3, [r2, #0]
}
 8003330:	bf00      	nop
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	20000024 	.word	0x20000024
 8003340:	200003e0 	.word	0x200003e0

08003344 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0
  return uwTick;
 8003348:	4b03      	ldr	r3, [pc, #12]	@ (8003358 <HAL_GetTick+0x14>)
 800334a:	681b      	ldr	r3, [r3, #0]
}
 800334c:	4618      	mov	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	200003e0 	.word	0x200003e0

0800335c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003364:	f7ff ffee 	bl	8003344 <HAL_GetTick>
 8003368:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003374:	d005      	beq.n	8003382 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003376:	4b0a      	ldr	r3, [pc, #40]	@ (80033a0 <HAL_Delay+0x44>)
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	4413      	add	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003382:	bf00      	nop
 8003384:	f7ff ffde 	bl	8003344 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	429a      	cmp	r2, r3
 8003392:	d8f7      	bhi.n	8003384 <HAL_Delay+0x28>
  {
  }
}
 8003394:	bf00      	nop
 8003396:	bf00      	nop
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	20000024 	.word	0x20000024

080033a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033b4:	4b0c      	ldr	r3, [pc, #48]	@ (80033e8 <__NVIC_SetPriorityGrouping+0x44>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033ba:	68ba      	ldr	r2, [r7, #8]
 80033bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033c0:	4013      	ands	r3, r2
 80033c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033d6:	4a04      	ldr	r2, [pc, #16]	@ (80033e8 <__NVIC_SetPriorityGrouping+0x44>)
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	60d3      	str	r3, [r2, #12]
}
 80033dc:	bf00      	nop
 80033de:	3714      	adds	r7, #20
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr
 80033e8:	e000ed00 	.word	0xe000ed00

080033ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033f0:	4b04      	ldr	r3, [pc, #16]	@ (8003404 <__NVIC_GetPriorityGrouping+0x18>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	0a1b      	lsrs	r3, r3, #8
 80033f6:	f003 0307 	and.w	r3, r3, #7
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr
 8003404:	e000ed00 	.word	0xe000ed00

08003408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	4603      	mov	r3, r0
 8003410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003416:	2b00      	cmp	r3, #0
 8003418:	db0b      	blt.n	8003432 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800341a:	79fb      	ldrb	r3, [r7, #7]
 800341c:	f003 021f 	and.w	r2, r3, #31
 8003420:	4907      	ldr	r1, [pc, #28]	@ (8003440 <__NVIC_EnableIRQ+0x38>)
 8003422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003426:	095b      	lsrs	r3, r3, #5
 8003428:	2001      	movs	r0, #1
 800342a:	fa00 f202 	lsl.w	r2, r0, r2
 800342e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003432:	bf00      	nop
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	e000e100 	.word	0xe000e100

08003444 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	4603      	mov	r3, r0
 800344c:	6039      	str	r1, [r7, #0]
 800344e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003454:	2b00      	cmp	r3, #0
 8003456:	db0a      	blt.n	800346e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	b2da      	uxtb	r2, r3
 800345c:	490c      	ldr	r1, [pc, #48]	@ (8003490 <__NVIC_SetPriority+0x4c>)
 800345e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003462:	0112      	lsls	r2, r2, #4
 8003464:	b2d2      	uxtb	r2, r2
 8003466:	440b      	add	r3, r1
 8003468:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800346c:	e00a      	b.n	8003484 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	b2da      	uxtb	r2, r3
 8003472:	4908      	ldr	r1, [pc, #32]	@ (8003494 <__NVIC_SetPriority+0x50>)
 8003474:	79fb      	ldrb	r3, [r7, #7]
 8003476:	f003 030f 	and.w	r3, r3, #15
 800347a:	3b04      	subs	r3, #4
 800347c:	0112      	lsls	r2, r2, #4
 800347e:	b2d2      	uxtb	r2, r2
 8003480:	440b      	add	r3, r1
 8003482:	761a      	strb	r2, [r3, #24]
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr
 8003490:	e000e100 	.word	0xe000e100
 8003494:	e000ed00 	.word	0xe000ed00

08003498 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003498:	b480      	push	{r7}
 800349a:	b089      	sub	sp, #36	@ 0x24
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f003 0307 	and.w	r3, r3, #7
 80034aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	f1c3 0307 	rsb	r3, r3, #7
 80034b2:	2b04      	cmp	r3, #4
 80034b4:	bf28      	it	cs
 80034b6:	2304      	movcs	r3, #4
 80034b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	3304      	adds	r3, #4
 80034be:	2b06      	cmp	r3, #6
 80034c0:	d902      	bls.n	80034c8 <NVIC_EncodePriority+0x30>
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	3b03      	subs	r3, #3
 80034c6:	e000      	b.n	80034ca <NVIC_EncodePriority+0x32>
 80034c8:	2300      	movs	r3, #0
 80034ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034cc:	f04f 32ff 	mov.w	r2, #4294967295
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	43da      	mvns	r2, r3
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	401a      	ands	r2, r3
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034e0:	f04f 31ff 	mov.w	r1, #4294967295
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ea:	43d9      	mvns	r1, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f0:	4313      	orrs	r3, r2
         );
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3724      	adds	r7, #36	@ 0x24
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
	...

08003500 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	3b01      	subs	r3, #1
 800350c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003510:	d301      	bcc.n	8003516 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003512:	2301      	movs	r3, #1
 8003514:	e00f      	b.n	8003536 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003516:	4a0a      	ldr	r2, [pc, #40]	@ (8003540 <SysTick_Config+0x40>)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3b01      	subs	r3, #1
 800351c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800351e:	210f      	movs	r1, #15
 8003520:	f04f 30ff 	mov.w	r0, #4294967295
 8003524:	f7ff ff8e 	bl	8003444 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003528:	4b05      	ldr	r3, [pc, #20]	@ (8003540 <SysTick_Config+0x40>)
 800352a:	2200      	movs	r2, #0
 800352c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800352e:	4b04      	ldr	r3, [pc, #16]	@ (8003540 <SysTick_Config+0x40>)
 8003530:	2207      	movs	r2, #7
 8003532:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	e000e010 	.word	0xe000e010

08003544 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f7ff ff29 	bl	80033a4 <__NVIC_SetPriorityGrouping>
}
 8003552:	bf00      	nop
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800355a:	b580      	push	{r7, lr}
 800355c:	b086      	sub	sp, #24
 800355e:	af00      	add	r7, sp, #0
 8003560:	4603      	mov	r3, r0
 8003562:	60b9      	str	r1, [r7, #8]
 8003564:	607a      	str	r2, [r7, #4]
 8003566:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003568:	2300      	movs	r3, #0
 800356a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800356c:	f7ff ff3e 	bl	80033ec <__NVIC_GetPriorityGrouping>
 8003570:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	68b9      	ldr	r1, [r7, #8]
 8003576:	6978      	ldr	r0, [r7, #20]
 8003578:	f7ff ff8e 	bl	8003498 <NVIC_EncodePriority>
 800357c:	4602      	mov	r2, r0
 800357e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003582:	4611      	mov	r1, r2
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff ff5d 	bl	8003444 <__NVIC_SetPriority>
}
 800358a:	bf00      	nop
 800358c:	3718      	adds	r7, #24
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}

08003592 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b082      	sub	sp, #8
 8003596:	af00      	add	r7, sp, #0
 8003598:	4603      	mov	r3, r0
 800359a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800359c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7ff ff31 	bl	8003408 <__NVIC_EnableIRQ>
}
 80035a6:	bf00      	nop
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b082      	sub	sp, #8
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7ff ffa2 	bl	8003500 <SysTick_Config>
 80035bc:	4603      	mov	r3, r0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
	...

080035c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b089      	sub	sp, #36	@ 0x24
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80035d2:	2300      	movs	r3, #0
 80035d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035d6:	2300      	movs	r3, #0
 80035d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035da:	2300      	movs	r3, #0
 80035dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035de:	2300      	movs	r3, #0
 80035e0:	61fb      	str	r3, [r7, #28]
 80035e2:	e165      	b.n	80038b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035e4:	2201      	movs	r2, #1
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	4013      	ands	r3, r2
 80035f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	f040 8154 	bne.w	80038aa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f003 0303 	and.w	r3, r3, #3
 800360a:	2b01      	cmp	r3, #1
 800360c:	d005      	beq.n	800361a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003616:	2b02      	cmp	r3, #2
 8003618:	d130      	bne.n	800367c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	2203      	movs	r2, #3
 8003626:	fa02 f303 	lsl.w	r3, r2, r3
 800362a:	43db      	mvns	r3, r3
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	4013      	ands	r3, r2
 8003630:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	68da      	ldr	r2, [r3, #12]
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	fa02 f303 	lsl.w	r3, r2, r3
 800363e:	69ba      	ldr	r2, [r7, #24]
 8003640:	4313      	orrs	r3, r2
 8003642:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	69ba      	ldr	r2, [r7, #24]
 8003648:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003650:	2201      	movs	r2, #1
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	fa02 f303 	lsl.w	r3, r2, r3
 8003658:	43db      	mvns	r3, r3
 800365a:	69ba      	ldr	r2, [r7, #24]
 800365c:	4013      	ands	r3, r2
 800365e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	091b      	lsrs	r3, r3, #4
 8003666:	f003 0201 	and.w	r2, r3, #1
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	fa02 f303 	lsl.w	r3, r2, r3
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	4313      	orrs	r3, r2
 8003674:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f003 0303 	and.w	r3, r3, #3
 8003684:	2b03      	cmp	r3, #3
 8003686:	d017      	beq.n	80036b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	005b      	lsls	r3, r3, #1
 8003692:	2203      	movs	r2, #3
 8003694:	fa02 f303 	lsl.w	r3, r2, r3
 8003698:	43db      	mvns	r3, r3
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	4013      	ands	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	689a      	ldr	r2, [r3, #8]
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	005b      	lsls	r3, r3, #1
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f003 0303 	and.w	r3, r3, #3
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d123      	bne.n	800370c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	08da      	lsrs	r2, r3, #3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3208      	adds	r2, #8
 80036cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	f003 0307 	and.w	r3, r3, #7
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	220f      	movs	r2, #15
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	43db      	mvns	r3, r3
 80036e2:	69ba      	ldr	r2, [r7, #24]
 80036e4:	4013      	ands	r3, r2
 80036e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	691a      	ldr	r2, [r3, #16]
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	08da      	lsrs	r2, r3, #3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	3208      	adds	r2, #8
 8003706:	69b9      	ldr	r1, [r7, #24]
 8003708:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	005b      	lsls	r3, r3, #1
 8003716:	2203      	movs	r2, #3
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	43db      	mvns	r3, r3
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4013      	ands	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f003 0203 	and.w	r2, r3, #3
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4313      	orrs	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003748:	2b00      	cmp	r3, #0
 800374a:	f000 80ae 	beq.w	80038aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800374e:	2300      	movs	r3, #0
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	4b5d      	ldr	r3, [pc, #372]	@ (80038c8 <HAL_GPIO_Init+0x300>)
 8003754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003756:	4a5c      	ldr	r2, [pc, #368]	@ (80038c8 <HAL_GPIO_Init+0x300>)
 8003758:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800375c:	6453      	str	r3, [r2, #68]	@ 0x44
 800375e:	4b5a      	ldr	r3, [pc, #360]	@ (80038c8 <HAL_GPIO_Init+0x300>)
 8003760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003762:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800376a:	4a58      	ldr	r2, [pc, #352]	@ (80038cc <HAL_GPIO_Init+0x304>)
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	089b      	lsrs	r3, r3, #2
 8003770:	3302      	adds	r3, #2
 8003772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003776:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	f003 0303 	and.w	r3, r3, #3
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	220f      	movs	r2, #15
 8003782:	fa02 f303 	lsl.w	r3, r2, r3
 8003786:	43db      	mvns	r3, r3
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	4013      	ands	r3, r2
 800378c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a4f      	ldr	r2, [pc, #316]	@ (80038d0 <HAL_GPIO_Init+0x308>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d025      	beq.n	80037e2 <HAL_GPIO_Init+0x21a>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a4e      	ldr	r2, [pc, #312]	@ (80038d4 <HAL_GPIO_Init+0x30c>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d01f      	beq.n	80037de <HAL_GPIO_Init+0x216>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a4d      	ldr	r2, [pc, #308]	@ (80038d8 <HAL_GPIO_Init+0x310>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d019      	beq.n	80037da <HAL_GPIO_Init+0x212>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a4c      	ldr	r2, [pc, #304]	@ (80038dc <HAL_GPIO_Init+0x314>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d013      	beq.n	80037d6 <HAL_GPIO_Init+0x20e>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a4b      	ldr	r2, [pc, #300]	@ (80038e0 <HAL_GPIO_Init+0x318>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d00d      	beq.n	80037d2 <HAL_GPIO_Init+0x20a>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a4a      	ldr	r2, [pc, #296]	@ (80038e4 <HAL_GPIO_Init+0x31c>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d007      	beq.n	80037ce <HAL_GPIO_Init+0x206>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a49      	ldr	r2, [pc, #292]	@ (80038e8 <HAL_GPIO_Init+0x320>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d101      	bne.n	80037ca <HAL_GPIO_Init+0x202>
 80037c6:	2306      	movs	r3, #6
 80037c8:	e00c      	b.n	80037e4 <HAL_GPIO_Init+0x21c>
 80037ca:	2307      	movs	r3, #7
 80037cc:	e00a      	b.n	80037e4 <HAL_GPIO_Init+0x21c>
 80037ce:	2305      	movs	r3, #5
 80037d0:	e008      	b.n	80037e4 <HAL_GPIO_Init+0x21c>
 80037d2:	2304      	movs	r3, #4
 80037d4:	e006      	b.n	80037e4 <HAL_GPIO_Init+0x21c>
 80037d6:	2303      	movs	r3, #3
 80037d8:	e004      	b.n	80037e4 <HAL_GPIO_Init+0x21c>
 80037da:	2302      	movs	r3, #2
 80037dc:	e002      	b.n	80037e4 <HAL_GPIO_Init+0x21c>
 80037de:	2301      	movs	r3, #1
 80037e0:	e000      	b.n	80037e4 <HAL_GPIO_Init+0x21c>
 80037e2:	2300      	movs	r3, #0
 80037e4:	69fa      	ldr	r2, [r7, #28]
 80037e6:	f002 0203 	and.w	r2, r2, #3
 80037ea:	0092      	lsls	r2, r2, #2
 80037ec:	4093      	lsls	r3, r2
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037f4:	4935      	ldr	r1, [pc, #212]	@ (80038cc <HAL_GPIO_Init+0x304>)
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	089b      	lsrs	r3, r3, #2
 80037fa:	3302      	adds	r3, #2
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003802:	4b3a      	ldr	r3, [pc, #232]	@ (80038ec <HAL_GPIO_Init+0x324>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	43db      	mvns	r3, r3
 800380c:	69ba      	ldr	r2, [r7, #24]
 800380e:	4013      	ands	r3, r2
 8003810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d003      	beq.n	8003826 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	4313      	orrs	r3, r2
 8003824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003826:	4a31      	ldr	r2, [pc, #196]	@ (80038ec <HAL_GPIO_Init+0x324>)
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800382c:	4b2f      	ldr	r3, [pc, #188]	@ (80038ec <HAL_GPIO_Init+0x324>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	43db      	mvns	r3, r3
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	4013      	ands	r3, r2
 800383a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d003      	beq.n	8003850 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	4313      	orrs	r3, r2
 800384e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003850:	4a26      	ldr	r2, [pc, #152]	@ (80038ec <HAL_GPIO_Init+0x324>)
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003856:	4b25      	ldr	r3, [pc, #148]	@ (80038ec <HAL_GPIO_Init+0x324>)
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	43db      	mvns	r3, r3
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	4013      	ands	r3, r2
 8003864:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d003      	beq.n	800387a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	4313      	orrs	r3, r2
 8003878:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800387a:	4a1c      	ldr	r2, [pc, #112]	@ (80038ec <HAL_GPIO_Init+0x324>)
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003880:	4b1a      	ldr	r3, [pc, #104]	@ (80038ec <HAL_GPIO_Init+0x324>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	43db      	mvns	r3, r3
 800388a:	69ba      	ldr	r2, [r7, #24]
 800388c:	4013      	ands	r3, r2
 800388e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d003      	beq.n	80038a4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038a4:	4a11      	ldr	r2, [pc, #68]	@ (80038ec <HAL_GPIO_Init+0x324>)
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	3301      	adds	r3, #1
 80038ae:	61fb      	str	r3, [r7, #28]
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	2b0f      	cmp	r3, #15
 80038b4:	f67f ae96 	bls.w	80035e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038b8:	bf00      	nop
 80038ba:	bf00      	nop
 80038bc:	3724      	adds	r7, #36	@ 0x24
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	40023800 	.word	0x40023800
 80038cc:	40013800 	.word	0x40013800
 80038d0:	40020000 	.word	0x40020000
 80038d4:	40020400 	.word	0x40020400
 80038d8:	40020800 	.word	0x40020800
 80038dc:	40020c00 	.word	0x40020c00
 80038e0:	40021000 	.word	0x40021000
 80038e4:	40021400 	.word	0x40021400
 80038e8:	40021800 	.word	0x40021800
 80038ec:	40013c00 	.word	0x40013c00

080038f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	460b      	mov	r3, r1
 80038fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	887b      	ldrh	r3, [r7, #2]
 8003902:	4013      	ands	r3, r2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d002      	beq.n	800390e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003908:	2301      	movs	r3, #1
 800390a:	73fb      	strb	r3, [r7, #15]
 800390c:	e001      	b.n	8003912 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800390e:	2300      	movs	r3, #0
 8003910:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003912:	7bfb      	ldrb	r3, [r7, #15]
}
 8003914:	4618      	mov	r0, r3
 8003916:	3714      	adds	r7, #20
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	460b      	mov	r3, r1
 800392a:	807b      	strh	r3, [r7, #2]
 800392c:	4613      	mov	r3, r2
 800392e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003930:	787b      	ldrb	r3, [r7, #1]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003936:	887a      	ldrh	r2, [r7, #2]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800393c:	e003      	b.n	8003946 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800393e:	887b      	ldrh	r3, [r7, #2]
 8003940:	041a      	lsls	r2, r3, #16
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	619a      	str	r2, [r3, #24]
}
 8003946:	bf00      	nop
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
	...

08003954 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	4603      	mov	r3, r0
 800395c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800395e:	4b08      	ldr	r3, [pc, #32]	@ (8003980 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003960:	695a      	ldr	r2, [r3, #20]
 8003962:	88fb      	ldrh	r3, [r7, #6]
 8003964:	4013      	ands	r3, r2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d006      	beq.n	8003978 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800396a:	4a05      	ldr	r2, [pc, #20]	@ (8003980 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800396c:	88fb      	ldrh	r3, [r7, #6]
 800396e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003970:	88fb      	ldrh	r3, [r7, #6]
 8003972:	4618      	mov	r0, r3
 8003974:	f7fe f824 	bl	80019c0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003978:	bf00      	nop
 800397a:	3708      	adds	r7, #8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	40013c00 	.word	0x40013c00

08003984 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e12b      	b.n	8003bee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d106      	bne.n	80039b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f7fd fece 	bl	800174c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2224      	movs	r2, #36	@ 0x24
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0201 	bic.w	r2, r2, #1
 80039c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80039e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80039e8:	f000 fd5c 	bl	80044a4 <HAL_RCC_GetPCLK1Freq>
 80039ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	4a81      	ldr	r2, [pc, #516]	@ (8003bf8 <HAL_I2C_Init+0x274>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d807      	bhi.n	8003a08 <HAL_I2C_Init+0x84>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	4a80      	ldr	r2, [pc, #512]	@ (8003bfc <HAL_I2C_Init+0x278>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	bf94      	ite	ls
 8003a00:	2301      	movls	r3, #1
 8003a02:	2300      	movhi	r3, #0
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	e006      	b.n	8003a16 <HAL_I2C_Init+0x92>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	4a7d      	ldr	r2, [pc, #500]	@ (8003c00 <HAL_I2C_Init+0x27c>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	bf94      	ite	ls
 8003a10:	2301      	movls	r3, #1
 8003a12:	2300      	movhi	r3, #0
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d001      	beq.n	8003a1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e0e7      	b.n	8003bee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	4a78      	ldr	r2, [pc, #480]	@ (8003c04 <HAL_I2C_Init+0x280>)
 8003a22:	fba2 2303 	umull	r2, r3, r2, r3
 8003a26:	0c9b      	lsrs	r3, r3, #18
 8003a28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6a1b      	ldr	r3, [r3, #32]
 8003a44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	4a6a      	ldr	r2, [pc, #424]	@ (8003bf8 <HAL_I2C_Init+0x274>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d802      	bhi.n	8003a58 <HAL_I2C_Init+0xd4>
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	3301      	adds	r3, #1
 8003a56:	e009      	b.n	8003a6c <HAL_I2C_Init+0xe8>
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003a5e:	fb02 f303 	mul.w	r3, r2, r3
 8003a62:	4a69      	ldr	r2, [pc, #420]	@ (8003c08 <HAL_I2C_Init+0x284>)
 8003a64:	fba2 2303 	umull	r2, r3, r2, r3
 8003a68:	099b      	lsrs	r3, r3, #6
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	6812      	ldr	r2, [r2, #0]
 8003a70:	430b      	orrs	r3, r1
 8003a72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003a7e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	495c      	ldr	r1, [pc, #368]	@ (8003bf8 <HAL_I2C_Init+0x274>)
 8003a88:	428b      	cmp	r3, r1
 8003a8a:	d819      	bhi.n	8003ac0 <HAL_I2C_Init+0x13c>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	1e59      	subs	r1, r3, #1
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a9a:	1c59      	adds	r1, r3, #1
 8003a9c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003aa0:	400b      	ands	r3, r1
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00a      	beq.n	8003abc <HAL_I2C_Init+0x138>
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	1e59      	subs	r1, r3, #1
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	005b      	lsls	r3, r3, #1
 8003ab0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aba:	e051      	b.n	8003b60 <HAL_I2C_Init+0x1dc>
 8003abc:	2304      	movs	r3, #4
 8003abe:	e04f      	b.n	8003b60 <HAL_I2C_Init+0x1dc>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d111      	bne.n	8003aec <HAL_I2C_Init+0x168>
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	1e58      	subs	r0, r3, #1
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6859      	ldr	r1, [r3, #4]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	440b      	add	r3, r1
 8003ad6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ada:	3301      	adds	r3, #1
 8003adc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	bf0c      	ite	eq
 8003ae4:	2301      	moveq	r3, #1
 8003ae6:	2300      	movne	r3, #0
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	e012      	b.n	8003b12 <HAL_I2C_Init+0x18e>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	1e58      	subs	r0, r3, #1
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6859      	ldr	r1, [r3, #4]
 8003af4:	460b      	mov	r3, r1
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	440b      	add	r3, r1
 8003afa:	0099      	lsls	r1, r3, #2
 8003afc:	440b      	add	r3, r1
 8003afe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b02:	3301      	adds	r3, #1
 8003b04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	bf0c      	ite	eq
 8003b0c:	2301      	moveq	r3, #1
 8003b0e:	2300      	movne	r3, #0
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d001      	beq.n	8003b1a <HAL_I2C_Init+0x196>
 8003b16:	2301      	movs	r3, #1
 8003b18:	e022      	b.n	8003b60 <HAL_I2C_Init+0x1dc>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10e      	bne.n	8003b40 <HAL_I2C_Init+0x1bc>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	1e58      	subs	r0, r3, #1
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6859      	ldr	r1, [r3, #4]
 8003b2a:	460b      	mov	r3, r1
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	440b      	add	r3, r1
 8003b30:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b34:	3301      	adds	r3, #1
 8003b36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b3e:	e00f      	b.n	8003b60 <HAL_I2C_Init+0x1dc>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	1e58      	subs	r0, r3, #1
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6859      	ldr	r1, [r3, #4]
 8003b48:	460b      	mov	r3, r1
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	440b      	add	r3, r1
 8003b4e:	0099      	lsls	r1, r3, #2
 8003b50:	440b      	add	r3, r1
 8003b52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b56:	3301      	adds	r3, #1
 8003b58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	6809      	ldr	r1, [r1, #0]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	69da      	ldr	r2, [r3, #28]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a1b      	ldr	r3, [r3, #32]
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	430a      	orrs	r2, r1
 8003b82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003b8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6911      	ldr	r1, [r2, #16]
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	68d2      	ldr	r2, [r2, #12]
 8003b9a:	4311      	orrs	r1, r2
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6812      	ldr	r2, [r2, #0]
 8003ba0:	430b      	orrs	r3, r1
 8003ba2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	695a      	ldr	r2, [r3, #20]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f042 0201 	orr.w	r2, r2, #1
 8003bce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	000186a0 	.word	0x000186a0
 8003bfc:	001e847f 	.word	0x001e847f
 8003c00:	003d08ff 	.word	0x003d08ff
 8003c04:	431bde83 	.word	0x431bde83
 8003c08:	10624dd3 	.word	0x10624dd3

08003c0c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b088      	sub	sp, #32
 8003c10:	af02      	add	r7, sp, #8
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	607a      	str	r2, [r7, #4]
 8003c16:	461a      	mov	r2, r3
 8003c18:	460b      	mov	r3, r1
 8003c1a:	817b      	strh	r3, [r7, #10]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c20:	f7ff fb90 	bl	8003344 <HAL_GetTick>
 8003c24:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b20      	cmp	r3, #32
 8003c30:	f040 80e0 	bne.w	8003df4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	2319      	movs	r3, #25
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	4970      	ldr	r1, [pc, #448]	@ (8003e00 <HAL_I2C_Master_Transmit+0x1f4>)
 8003c3e:	68f8      	ldr	r0, [r7, #12]
 8003c40:	f000 f964 	bl	8003f0c <I2C_WaitOnFlagUntilTimeout>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	e0d3      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d101      	bne.n	8003c5c <HAL_I2C_Master_Transmit+0x50>
 8003c58:	2302      	movs	r3, #2
 8003c5a:	e0cc      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d007      	beq.n	8003c82 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f042 0201 	orr.w	r2, r2, #1
 8003c80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c90:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2221      	movs	r2, #33	@ 0x21
 8003c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2210      	movs	r2, #16
 8003c9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	893a      	ldrh	r2, [r7, #8]
 8003cb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	4a50      	ldr	r2, [pc, #320]	@ (8003e04 <HAL_I2C_Master_Transmit+0x1f8>)
 8003cc2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003cc4:	8979      	ldrh	r1, [r7, #10]
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	6a3a      	ldr	r2, [r7, #32]
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 f89c 	bl	8003e08 <I2C_MasterRequestWrite>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e08d      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cda:	2300      	movs	r3, #0
 8003cdc:	613b      	str	r3, [r7, #16]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	613b      	str	r3, [r7, #16]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	613b      	str	r3, [r7, #16]
 8003cee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003cf0:	e066      	b.n	8003dc0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	6a39      	ldr	r1, [r7, #32]
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f000 fa22 	bl	8004140 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00d      	beq.n	8003d1e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d107      	bne.n	8003d1a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d18:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e06b      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d22:	781a      	ldrb	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2e:	1c5a      	adds	r2, r3, #1
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d46:	3b01      	subs	r3, #1
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	f003 0304 	and.w	r3, r3, #4
 8003d58:	2b04      	cmp	r3, #4
 8003d5a:	d11b      	bne.n	8003d94 <HAL_I2C_Master_Transmit+0x188>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d017      	beq.n	8003d94 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d68:	781a      	ldrb	r2, [r3, #0]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d74:	1c5a      	adds	r2, r3, #1
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	3b01      	subs	r3, #1
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	6a39      	ldr	r1, [r7, #32]
 8003d98:	68f8      	ldr	r0, [r7, #12]
 8003d9a:	f000 fa19 	bl	80041d0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00d      	beq.n	8003dc0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da8:	2b04      	cmp	r3, #4
 8003daa:	d107      	bne.n	8003dbc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e01a      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d194      	bne.n	8003cf2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003df0:	2300      	movs	r3, #0
 8003df2:	e000      	b.n	8003df6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003df4:	2302      	movs	r3, #2
  }
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3718      	adds	r7, #24
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	00100002 	.word	0x00100002
 8003e04:	ffff0000 	.word	0xffff0000

08003e08 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b088      	sub	sp, #32
 8003e0c:	af02      	add	r7, sp, #8
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	607a      	str	r2, [r7, #4]
 8003e12:	603b      	str	r3, [r7, #0]
 8003e14:	460b      	mov	r3, r1
 8003e16:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	2b08      	cmp	r3, #8
 8003e22:	d006      	beq.n	8003e32 <I2C_MasterRequestWrite+0x2a>
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d003      	beq.n	8003e32 <I2C_MasterRequestWrite+0x2a>
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e30:	d108      	bne.n	8003e44 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e40:	601a      	str	r2, [r3, #0]
 8003e42:	e00b      	b.n	8003e5c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e48:	2b12      	cmp	r3, #18
 8003e4a:	d107      	bne.n	8003e5c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e5a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e68:	68f8      	ldr	r0, [r7, #12]
 8003e6a:	f000 f84f 	bl	8003f0c <I2C_WaitOnFlagUntilTimeout>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00d      	beq.n	8003e90 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e82:	d103      	bne.n	8003e8c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e035      	b.n	8003efc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e98:	d108      	bne.n	8003eac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e9a:	897b      	ldrh	r3, [r7, #10]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ea8:	611a      	str	r2, [r3, #16]
 8003eaa:	e01b      	b.n	8003ee4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003eac:	897b      	ldrh	r3, [r7, #10]
 8003eae:	11db      	asrs	r3, r3, #7
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	f003 0306 	and.w	r3, r3, #6
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	f063 030f 	orn	r3, r3, #15
 8003ebc:	b2da      	uxtb	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	490e      	ldr	r1, [pc, #56]	@ (8003f04 <I2C_MasterRequestWrite+0xfc>)
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f000 f898 	bl	8004000 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e010      	b.n	8003efc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003eda:	897b      	ldrh	r3, [r7, #10]
 8003edc:	b2da      	uxtb	r2, r3
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	4907      	ldr	r1, [pc, #28]	@ (8003f08 <I2C_MasterRequestWrite+0x100>)
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f000 f888 	bl	8004000 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e000      	b.n	8003efc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3718      	adds	r7, #24
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	00010008 	.word	0x00010008
 8003f08:	00010002 	.word	0x00010002

08003f0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	603b      	str	r3, [r7, #0]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f1c:	e048      	b.n	8003fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f24:	d044      	beq.n	8003fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f26:	f7ff fa0d 	bl	8003344 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	683a      	ldr	r2, [r7, #0]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d302      	bcc.n	8003f3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d139      	bne.n	8003fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	0c1b      	lsrs	r3, r3, #16
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d10d      	bne.n	8003f62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	43da      	mvns	r2, r3
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	4013      	ands	r3, r2
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	bf0c      	ite	eq
 8003f58:	2301      	moveq	r3, #1
 8003f5a:	2300      	movne	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	461a      	mov	r2, r3
 8003f60:	e00c      	b.n	8003f7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	43da      	mvns	r2, r3
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	bf0c      	ite	eq
 8003f74:	2301      	moveq	r3, #1
 8003f76:	2300      	movne	r3, #0
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	79fb      	ldrb	r3, [r7, #7]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d116      	bne.n	8003fb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2200      	movs	r2, #0
 8003f86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9c:	f043 0220 	orr.w	r2, r3, #32
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e023      	b.n	8003ff8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	0c1b      	lsrs	r3, r3, #16
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d10d      	bne.n	8003fd6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	43da      	mvns	r2, r3
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	bf0c      	ite	eq
 8003fcc:	2301      	moveq	r3, #1
 8003fce:	2300      	movne	r3, #0
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	e00c      	b.n	8003ff0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	43da      	mvns	r2, r3
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	bf0c      	ite	eq
 8003fe8:	2301      	moveq	r3, #1
 8003fea:	2300      	movne	r3, #0
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	461a      	mov	r2, r3
 8003ff0:	79fb      	ldrb	r3, [r7, #7]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d093      	beq.n	8003f1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
 800400c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800400e:	e071      	b.n	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800401a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800401e:	d123      	bne.n	8004068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800402e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004038:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004054:	f043 0204 	orr.w	r2, r3, #4
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e067      	b.n	8004138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800406e:	d041      	beq.n	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004070:	f7ff f968 	bl	8003344 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	429a      	cmp	r2, r3
 800407e:	d302      	bcc.n	8004086 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d136      	bne.n	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	0c1b      	lsrs	r3, r3, #16
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b01      	cmp	r3, #1
 800408e:	d10c      	bne.n	80040aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	43da      	mvns	r2, r3
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	4013      	ands	r3, r2
 800409c:	b29b      	uxth	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	bf14      	ite	ne
 80040a2:	2301      	movne	r3, #1
 80040a4:	2300      	moveq	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	e00b      	b.n	80040c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	43da      	mvns	r2, r3
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	4013      	ands	r3, r2
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	bf14      	ite	ne
 80040bc:	2301      	movne	r3, #1
 80040be:	2300      	moveq	r3, #0
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d016      	beq.n	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2220      	movs	r2, #32
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e0:	f043 0220 	orr.w	r2, r3, #32
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e021      	b.n	8004138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	0c1b      	lsrs	r3, r3, #16
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d10c      	bne.n	8004118 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	43da      	mvns	r2, r3
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	4013      	ands	r3, r2
 800410a:	b29b      	uxth	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	bf14      	ite	ne
 8004110:	2301      	movne	r3, #1
 8004112:	2300      	moveq	r3, #0
 8004114:	b2db      	uxtb	r3, r3
 8004116:	e00b      	b.n	8004130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	43da      	mvns	r2, r3
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	4013      	ands	r3, r2
 8004124:	b29b      	uxth	r3, r3
 8004126:	2b00      	cmp	r3, #0
 8004128:	bf14      	ite	ne
 800412a:	2301      	movne	r3, #1
 800412c:	2300      	moveq	r3, #0
 800412e:	b2db      	uxtb	r3, r3
 8004130:	2b00      	cmp	r3, #0
 8004132:	f47f af6d 	bne.w	8004010 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800414c:	e034      	b.n	80041b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f000 f886 	bl	8004260 <I2C_IsAcknowledgeFailed>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e034      	b.n	80041c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004164:	d028      	beq.n	80041b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004166:	f7ff f8ed 	bl	8003344 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	429a      	cmp	r2, r3
 8004174:	d302      	bcc.n	800417c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d11d      	bne.n	80041b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004186:	2b80      	cmp	r3, #128	@ 0x80
 8004188:	d016      	beq.n	80041b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a4:	f043 0220 	orr.w	r2, r3, #32
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e007      	b.n	80041c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041c2:	2b80      	cmp	r3, #128	@ 0x80
 80041c4:	d1c3      	bne.n	800414e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041dc:	e034      	b.n	8004248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f000 f83e 	bl	8004260 <I2C_IsAcknowledgeFailed>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e034      	b.n	8004258 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f4:	d028      	beq.n	8004248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041f6:	f7ff f8a5 	bl	8003344 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	68ba      	ldr	r2, [r7, #8]
 8004202:	429a      	cmp	r2, r3
 8004204:	d302      	bcc.n	800420c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d11d      	bne.n	8004248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	f003 0304 	and.w	r3, r3, #4
 8004216:	2b04      	cmp	r3, #4
 8004218:	d016      	beq.n	8004248 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004234:	f043 0220 	orr.w	r2, r3, #32
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e007      	b.n	8004258 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b04      	cmp	r3, #4
 8004254:	d1c3      	bne.n	80041de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004272:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004276:	d11b      	bne.n	80042b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004280:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2220      	movs	r2, #32
 800428c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429c:	f043 0204 	orr.w	r2, r3, #4
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e000      	b.n	80042b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	370c      	adds	r7, #12
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
	...

080042c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d101      	bne.n	80042d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e0cc      	b.n	800446e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042d4:	4b68      	ldr	r3, [pc, #416]	@ (8004478 <HAL_RCC_ClockConfig+0x1b8>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 030f 	and.w	r3, r3, #15
 80042dc:	683a      	ldr	r2, [r7, #0]
 80042de:	429a      	cmp	r2, r3
 80042e0:	d90c      	bls.n	80042fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042e2:	4b65      	ldr	r3, [pc, #404]	@ (8004478 <HAL_RCC_ClockConfig+0x1b8>)
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ea:	4b63      	ldr	r3, [pc, #396]	@ (8004478 <HAL_RCC_ClockConfig+0x1b8>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 030f 	and.w	r3, r3, #15
 80042f2:	683a      	ldr	r2, [r7, #0]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d001      	beq.n	80042fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e0b8      	b.n	800446e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d020      	beq.n	800434a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0304 	and.w	r3, r3, #4
 8004310:	2b00      	cmp	r3, #0
 8004312:	d005      	beq.n	8004320 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004314:	4b59      	ldr	r3, [pc, #356]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	4a58      	ldr	r2, [pc, #352]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 800431a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800431e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0308 	and.w	r3, r3, #8
 8004328:	2b00      	cmp	r3, #0
 800432a:	d005      	beq.n	8004338 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800432c:	4b53      	ldr	r3, [pc, #332]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	4a52      	ldr	r2, [pc, #328]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 8004332:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004336:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004338:	4b50      	ldr	r3, [pc, #320]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	494d      	ldr	r1, [pc, #308]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 8004346:	4313      	orrs	r3, r2
 8004348:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0301 	and.w	r3, r3, #1
 8004352:	2b00      	cmp	r3, #0
 8004354:	d044      	beq.n	80043e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d107      	bne.n	800436e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800435e:	4b47      	ldr	r3, [pc, #284]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d119      	bne.n	800439e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e07f      	b.n	800446e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b02      	cmp	r3, #2
 8004374:	d003      	beq.n	800437e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800437a:	2b03      	cmp	r3, #3
 800437c:	d107      	bne.n	800438e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800437e:	4b3f      	ldr	r3, [pc, #252]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d109      	bne.n	800439e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e06f      	b.n	800446e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800438e:	4b3b      	ldr	r3, [pc, #236]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d101      	bne.n	800439e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e067      	b.n	800446e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800439e:	4b37      	ldr	r3, [pc, #220]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f023 0203 	bic.w	r2, r3, #3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	4934      	ldr	r1, [pc, #208]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043b0:	f7fe ffc8 	bl	8003344 <HAL_GetTick>
 80043b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043b6:	e00a      	b.n	80043ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043b8:	f7fe ffc4 	bl	8003344 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e04f      	b.n	800446e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ce:	4b2b      	ldr	r3, [pc, #172]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f003 020c 	and.w	r2, r3, #12
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	429a      	cmp	r2, r3
 80043de:	d1eb      	bne.n	80043b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043e0:	4b25      	ldr	r3, [pc, #148]	@ (8004478 <HAL_RCC_ClockConfig+0x1b8>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 030f 	and.w	r3, r3, #15
 80043e8:	683a      	ldr	r2, [r7, #0]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d20c      	bcs.n	8004408 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ee:	4b22      	ldr	r3, [pc, #136]	@ (8004478 <HAL_RCC_ClockConfig+0x1b8>)
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	b2d2      	uxtb	r2, r2
 80043f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043f6:	4b20      	ldr	r3, [pc, #128]	@ (8004478 <HAL_RCC_ClockConfig+0x1b8>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 030f 	and.w	r3, r3, #15
 80043fe:	683a      	ldr	r2, [r7, #0]
 8004400:	429a      	cmp	r2, r3
 8004402:	d001      	beq.n	8004408 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e032      	b.n	800446e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0304 	and.w	r3, r3, #4
 8004410:	2b00      	cmp	r3, #0
 8004412:	d008      	beq.n	8004426 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004414:	4b19      	ldr	r3, [pc, #100]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	4916      	ldr	r1, [pc, #88]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 8004422:	4313      	orrs	r3, r2
 8004424:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0308 	and.w	r3, r3, #8
 800442e:	2b00      	cmp	r3, #0
 8004430:	d009      	beq.n	8004446 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004432:	4b12      	ldr	r3, [pc, #72]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	00db      	lsls	r3, r3, #3
 8004440:	490e      	ldr	r1, [pc, #56]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 8004442:	4313      	orrs	r3, r2
 8004444:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004446:	f000 fb7f 	bl	8004b48 <HAL_RCC_GetSysClockFreq>
 800444a:	4602      	mov	r2, r0
 800444c:	4b0b      	ldr	r3, [pc, #44]	@ (800447c <HAL_RCC_ClockConfig+0x1bc>)
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	091b      	lsrs	r3, r3, #4
 8004452:	f003 030f 	and.w	r3, r3, #15
 8004456:	490a      	ldr	r1, [pc, #40]	@ (8004480 <HAL_RCC_ClockConfig+0x1c0>)
 8004458:	5ccb      	ldrb	r3, [r1, r3]
 800445a:	fa22 f303 	lsr.w	r3, r2, r3
 800445e:	4a09      	ldr	r2, [pc, #36]	@ (8004484 <HAL_RCC_ClockConfig+0x1c4>)
 8004460:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004462:	4b09      	ldr	r3, [pc, #36]	@ (8004488 <HAL_RCC_ClockConfig+0x1c8>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4618      	mov	r0, r3
 8004468:	f7fe ff28 	bl	80032bc <HAL_InitTick>

  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	40023c00 	.word	0x40023c00
 800447c:	40023800 	.word	0x40023800
 8004480:	0800948c 	.word	0x0800948c
 8004484:	20000018 	.word	0x20000018
 8004488:	20000020 	.word	0x20000020

0800448c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004490:	4b03      	ldr	r3, [pc, #12]	@ (80044a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004492:	681b      	ldr	r3, [r3, #0]
}
 8004494:	4618      	mov	r0, r3
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	20000018 	.word	0x20000018

080044a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044a8:	f7ff fff0 	bl	800448c <HAL_RCC_GetHCLKFreq>
 80044ac:	4602      	mov	r2, r0
 80044ae:	4b05      	ldr	r3, [pc, #20]	@ (80044c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	0a9b      	lsrs	r3, r3, #10
 80044b4:	f003 0307 	and.w	r3, r3, #7
 80044b8:	4903      	ldr	r1, [pc, #12]	@ (80044c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044ba:	5ccb      	ldrb	r3, [r1, r3]
 80044bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	40023800 	.word	0x40023800
 80044c8:	0800949c 	.word	0x0800949c

080044cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044d0:	f7ff ffdc 	bl	800448c <HAL_RCC_GetHCLKFreq>
 80044d4:	4602      	mov	r2, r0
 80044d6:	4b05      	ldr	r3, [pc, #20]	@ (80044ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	0b5b      	lsrs	r3, r3, #13
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	4903      	ldr	r1, [pc, #12]	@ (80044f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044e2:	5ccb      	ldrb	r3, [r1, r3]
 80044e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	40023800 	.word	0x40023800
 80044f0:	0800949c 	.word	0x0800949c

080044f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b08c      	sub	sp, #48	@ 0x30
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004504:	2300      	movs	r3, #0
 8004506:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004508:	2300      	movs	r3, #0
 800450a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800450c:	2300      	movs	r3, #0
 800450e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004510:	2300      	movs	r3, #0
 8004512:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004514:	2300      	movs	r3, #0
 8004516:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004518:	2300      	movs	r3, #0
 800451a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 800451c:	2300      	movs	r3, #0
 800451e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0301 	and.w	r3, r3, #1
 8004528:	2b00      	cmp	r3, #0
 800452a:	d010      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800452c:	4b6f      	ldr	r3, [pc, #444]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800452e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004532:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800453a:	496c      	ldr	r1, [pc, #432]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800453c:	4313      	orrs	r3, r2
 800453e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004546:	2b00      	cmp	r3, #0
 8004548:	d101      	bne.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800454a:	2301      	movs	r3, #1
 800454c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b00      	cmp	r3, #0
 8004558:	d010      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800455a:	4b64      	ldr	r3, [pc, #400]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800455c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004560:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004568:	4960      	ldr	r1, [pc, #384]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800456a:	4313      	orrs	r3, r2
 800456c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004574:	2b00      	cmp	r3, #0
 8004576:	d101      	bne.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004578:	2301      	movs	r3, #1
 800457a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0304 	and.w	r3, r3, #4
 8004584:	2b00      	cmp	r3, #0
 8004586:	d017      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004588:	4b58      	ldr	r3, [pc, #352]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800458a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800458e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004596:	4955      	ldr	r1, [pc, #340]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004598:	4313      	orrs	r3, r2
 800459a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045a6:	d101      	bne.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80045a8:	2301      	movs	r3, #1
 80045aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80045b4:	2301      	movs	r3, #1
 80045b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0308 	and.w	r3, r3, #8
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d017      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80045c4:	4b49      	ldr	r3, [pc, #292]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045ca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045d2:	4946      	ldr	r1, [pc, #280]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045e2:	d101      	bne.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80045e4:	2301      	movs	r3, #1
 80045e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d101      	bne.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80045f0:	2301      	movs	r3, #1
 80045f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0320 	and.w	r3, r3, #32
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	f000 808a 	beq.w	8004716 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004602:	2300      	movs	r3, #0
 8004604:	60bb      	str	r3, [r7, #8]
 8004606:	4b39      	ldr	r3, [pc, #228]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800460a:	4a38      	ldr	r2, [pc, #224]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800460c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004610:	6413      	str	r3, [r2, #64]	@ 0x40
 8004612:	4b36      	ldr	r3, [pc, #216]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800461a:	60bb      	str	r3, [r7, #8]
 800461c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800461e:	4b34      	ldr	r3, [pc, #208]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a33      	ldr	r2, [pc, #204]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004624:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004628:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800462a:	f7fe fe8b 	bl	8003344 <HAL_GetTick>
 800462e:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004630:	e008      	b.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004632:	f7fe fe87 	bl	8003344 <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	2b02      	cmp	r3, #2
 800463e:	d901      	bls.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e278      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004644:	4b2a      	ldr	r3, [pc, #168]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800464c:	2b00      	cmp	r3, #0
 800464e:	d0f0      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004650:	4b26      	ldr	r3, [pc, #152]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004654:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004658:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800465a:	6a3b      	ldr	r3, [r7, #32]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d02f      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004664:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004668:	6a3a      	ldr	r2, [r7, #32]
 800466a:	429a      	cmp	r2, r3
 800466c:	d028      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800466e:	4b1f      	ldr	r3, [pc, #124]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004672:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004676:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004678:	4b1e      	ldr	r3, [pc, #120]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800467a:	2201      	movs	r2, #1
 800467c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800467e:	4b1d      	ldr	r3, [pc, #116]	@ (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004680:	2200      	movs	r2, #0
 8004682:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004684:	4a19      	ldr	r2, [pc, #100]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004686:	6a3b      	ldr	r3, [r7, #32]
 8004688:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800468a:	4b18      	ldr	r3, [pc, #96]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800468c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800468e:	f003 0301 	and.w	r3, r3, #1
 8004692:	2b01      	cmp	r3, #1
 8004694:	d114      	bne.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004696:	f7fe fe55 	bl	8003344 <HAL_GetTick>
 800469a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800469c:	e00a      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800469e:	f7fe fe51 	bl	8003344 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d901      	bls.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e240      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046b4:	4b0d      	ldr	r3, [pc, #52]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80046b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d0ee      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046cc:	d114      	bne.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80046ce:	4b07      	ldr	r3, [pc, #28]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046da:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80046de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046e2:	4902      	ldr	r1, [pc, #8]	@ (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80046e4:	4313      	orrs	r3, r2
 80046e6:	608b      	str	r3, [r1, #8]
 80046e8:	e00c      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80046ea:	bf00      	nop
 80046ec:	40023800 	.word	0x40023800
 80046f0:	40007000 	.word	0x40007000
 80046f4:	42470e40 	.word	0x42470e40
 80046f8:	4b4a      	ldr	r3, [pc, #296]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	4a49      	ldr	r2, [pc, #292]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80046fe:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004702:	6093      	str	r3, [r2, #8]
 8004704:	4b47      	ldr	r3, [pc, #284]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004706:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004710:	4944      	ldr	r1, [pc, #272]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004712:	4313      	orrs	r3, r2
 8004714:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0310 	and.w	r3, r3, #16
 800471e:	2b00      	cmp	r3, #0
 8004720:	d004      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8004728:	4b3f      	ldr	r3, [pc, #252]	@ (8004828 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800472a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00a      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004738:	4b3a      	ldr	r3, [pc, #232]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800473a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800473e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004746:	4937      	ldr	r1, [pc, #220]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004748:	4313      	orrs	r3, r2
 800474a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00a      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800475a:	4b32      	ldr	r3, [pc, #200]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800475c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004760:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004768:	492e      	ldr	r1, [pc, #184]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800476a:	4313      	orrs	r3, r2
 800476c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004778:	2b00      	cmp	r3, #0
 800477a:	d011      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800477c:	4b29      	ldr	r3, [pc, #164]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800477e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004782:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800478a:	4926      	ldr	r1, [pc, #152]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800478c:	4313      	orrs	r3, r2
 800478e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004796:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800479a:	d101      	bne.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 800479c:	2301      	movs	r3, #1
 800479e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00a      	beq.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80047ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047b2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ba:	491a      	ldr	r1, [pc, #104]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047bc:	4313      	orrs	r3, r2
 80047be:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d011      	beq.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80047ce:	4b15      	ldr	r3, [pc, #84]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047d4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047dc:	4911      	ldr	r1, [pc, #68]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047ec:	d101      	bne.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80047ee:	2301      	movs	r3, #1
 80047f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80047f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d005      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004800:	f040 80ff 	bne.w	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004804:	4b09      	ldr	r3, [pc, #36]	@ (800482c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004806:	2200      	movs	r2, #0
 8004808:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800480a:	f7fe fd9b 	bl	8003344 <HAL_GetTick>
 800480e:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004810:	e00e      	b.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004812:	f7fe fd97 	bl	8003344 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b02      	cmp	r3, #2
 800481e:	d907      	bls.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e188      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004824:	40023800 	.word	0x40023800
 8004828:	424711e0 	.word	0x424711e0
 800482c:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004830:	4b7e      	ldr	r3, [pc, #504]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1ea      	bne.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0301 	and.w	r3, r3, #1
 8004844:	2b00      	cmp	r3, #0
 8004846:	d003      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800484c:	2b00      	cmp	r3, #0
 800484e:	d009      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004858:	2b00      	cmp	r3, #0
 800485a:	d028      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004860:	2b00      	cmp	r3, #0
 8004862:	d124      	bne.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004864:	4b71      	ldr	r3, [pc, #452]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004866:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800486a:	0c1b      	lsrs	r3, r3, #16
 800486c:	f003 0303 	and.w	r3, r3, #3
 8004870:	3301      	adds	r3, #1
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004876:	4b6d      	ldr	r3, [pc, #436]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004878:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800487c:	0e1b      	lsrs	r3, r3, #24
 800487e:	f003 030f 	and.w	r3, r3, #15
 8004882:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685a      	ldr	r2, [r3, #4]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	019b      	lsls	r3, r3, #6
 800488e:	431a      	orrs	r2, r3
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	085b      	lsrs	r3, r3, #1
 8004894:	3b01      	subs	r3, #1
 8004896:	041b      	lsls	r3, r3, #16
 8004898:	431a      	orrs	r2, r3
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	061b      	lsls	r3, r3, #24
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	071b      	lsls	r3, r3, #28
 80048a6:	4961      	ldr	r1, [pc, #388]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80048a8:	4313      	orrs	r3, r2
 80048aa:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0304 	and.w	r3, r3, #4
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d004      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048c2:	d00a      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d035      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048d8:	d130      	bne.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80048da:	4b54      	ldr	r3, [pc, #336]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80048dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048e0:	0c1b      	lsrs	r3, r3, #16
 80048e2:	f003 0303 	and.w	r3, r3, #3
 80048e6:	3301      	adds	r3, #1
 80048e8:	005b      	lsls	r3, r3, #1
 80048ea:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80048ec:	4b4f      	ldr	r3, [pc, #316]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80048ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048f2:	0f1b      	lsrs	r3, r3, #28
 80048f4:	f003 0307 	and.w	r3, r3, #7
 80048f8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685a      	ldr	r2, [r3, #4]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	019b      	lsls	r3, r3, #6
 8004904:	431a      	orrs	r2, r3
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	085b      	lsrs	r3, r3, #1
 800490a:	3b01      	subs	r3, #1
 800490c:	041b      	lsls	r3, r3, #16
 800490e:	431a      	orrs	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	061b      	lsls	r3, r3, #24
 8004916:	431a      	orrs	r2, r3
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	071b      	lsls	r3, r3, #28
 800491c:	4943      	ldr	r1, [pc, #268]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800491e:	4313      	orrs	r3, r2
 8004920:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004924:	4b41      	ldr	r3, [pc, #260]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004926:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800492a:	f023 021f 	bic.w	r2, r3, #31
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004932:	3b01      	subs	r3, #1
 8004934:	493d      	ldr	r1, [pc, #244]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004936:	4313      	orrs	r3, r2
 8004938:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004944:	2b00      	cmp	r3, #0
 8004946:	d029      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800494c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004950:	d124      	bne.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004952:	4b36      	ldr	r3, [pc, #216]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004954:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004958:	0c1b      	lsrs	r3, r3, #16
 800495a:	f003 0303 	and.w	r3, r3, #3
 800495e:	3301      	adds	r3, #1
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004964:	4b31      	ldr	r3, [pc, #196]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004966:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800496a:	0f1b      	lsrs	r3, r3, #28
 800496c:	f003 0307 	and.w	r3, r3, #7
 8004970:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	019b      	lsls	r3, r3, #6
 800497c:	431a      	orrs	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	085b      	lsrs	r3, r3, #1
 8004984:	3b01      	subs	r3, #1
 8004986:	041b      	lsls	r3, r3, #16
 8004988:	431a      	orrs	r2, r3
 800498a:	69bb      	ldr	r3, [r7, #24]
 800498c:	061b      	lsls	r3, r3, #24
 800498e:	431a      	orrs	r2, r3
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	071b      	lsls	r3, r3, #28
 8004994:	4925      	ldr	r1, [pc, #148]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004996:	4313      	orrs	r3, r2
 8004998:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d016      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	685a      	ldr	r2, [r3, #4]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	019b      	lsls	r3, r3, #6
 80049b2:	431a      	orrs	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	085b      	lsrs	r3, r3, #1
 80049ba:	3b01      	subs	r3, #1
 80049bc:	041b      	lsls	r3, r3, #16
 80049be:	431a      	orrs	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	061b      	lsls	r3, r3, #24
 80049c6:	431a      	orrs	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	071b      	lsls	r3, r3, #28
 80049ce:	4917      	ldr	r1, [pc, #92]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80049d6:	4b16      	ldr	r3, [pc, #88]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80049d8:	2201      	movs	r2, #1
 80049da:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80049dc:	f7fe fcb2 	bl	8003344 <HAL_GetTick>
 80049e0:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80049e2:	e008      	b.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80049e4:	f7fe fcae 	bl	8003344 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d901      	bls.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e09f      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80049f6:	4b0d      	ldr	r3, [pc, #52]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d0f0      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8004a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	f040 8095 	bne.w	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a10:	f7fe fc98 	bl	8003344 <HAL_GetTick>
 8004a14:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a16:	e00f      	b.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004a18:	f7fe fc94 	bl	8003344 <HAL_GetTick>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d908      	bls.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e085      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004a2a:	bf00      	nop
 8004a2c:	40023800 	.word	0x40023800
 8004a30:	42470068 	.word	0x42470068
 8004a34:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a38:	4b41      	ldr	r3, [pc, #260]	@ (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a44:	d0e8      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0304 	and.w	r3, r3, #4
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d003      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d009      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d02b      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d127      	bne.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8004a6e:	4b34      	ldr	r3, [pc, #208]	@ (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a74:	0c1b      	lsrs	r3, r3, #16
 8004a76:	f003 0303 	and.w	r3, r3, #3
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	005b      	lsls	r3, r3, #1
 8004a7e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	699a      	ldr	r2, [r3, #24]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	69db      	ldr	r3, [r3, #28]
 8004a88:	019b      	lsls	r3, r3, #6
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	085b      	lsrs	r3, r3, #1
 8004a90:	3b01      	subs	r3, #1
 8004a92:	041b      	lsls	r3, r3, #16
 8004a94:	431a      	orrs	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9a:	061b      	lsls	r3, r3, #24
 8004a9c:	4928      	ldr	r1, [pc, #160]	@ (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004aa4:	4b26      	ldr	r3, [pc, #152]	@ (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004aa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004aaa:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	021b      	lsls	r3, r3, #8
 8004ab6:	4922      	ldr	r1, [pc, #136]	@ (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d01d      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ace:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ad2:	d118      	bne.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ada:	0e1b      	lsrs	r3, r3, #24
 8004adc:	f003 030f 	and.w	r3, r3, #15
 8004ae0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	699a      	ldr	r2, [r3, #24]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	69db      	ldr	r3, [r3, #28]
 8004aea:	019b      	lsls	r3, r3, #6
 8004aec:	431a      	orrs	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a1b      	ldr	r3, [r3, #32]
 8004af2:	085b      	lsrs	r3, r3, #1
 8004af4:	3b01      	subs	r3, #1
 8004af6:	041b      	lsls	r3, r3, #16
 8004af8:	431a      	orrs	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	061b      	lsls	r3, r3, #24
 8004afe:	4910      	ldr	r1, [pc, #64]	@ (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004b06:	4b0f      	ldr	r3, [pc, #60]	@ (8004b44 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8004b08:	2201      	movs	r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b0c:	f7fe fc1a 	bl	8003344 <HAL_GetTick>
 8004b10:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004b12:	e008      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004b14:	f7fe fc16 	bl	8003344 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d901      	bls.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e007      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004b26:	4b06      	ldr	r3, [pc, #24]	@ (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b32:	d1ef      	bne.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3730      	adds	r7, #48	@ 0x30
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	40023800 	.word	0x40023800
 8004b44:	42470070 	.word	0x42470070

08004b48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b4c:	b0ae      	sub	sp, #184	@ 0xb8
 8004b4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b50:	2300      	movs	r3, #0
 8004b52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004b56:	2300      	movs	r3, #0
 8004b58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004b62:	2300      	movs	r3, #0
 8004b64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b6e:	4bcb      	ldr	r3, [pc, #812]	@ (8004e9c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f003 030c 	and.w	r3, r3, #12
 8004b76:	2b0c      	cmp	r3, #12
 8004b78:	f200 8206 	bhi.w	8004f88 <HAL_RCC_GetSysClockFreq+0x440>
 8004b7c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b84 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b82:	bf00      	nop
 8004b84:	08004bb9 	.word	0x08004bb9
 8004b88:	08004f89 	.word	0x08004f89
 8004b8c:	08004f89 	.word	0x08004f89
 8004b90:	08004f89 	.word	0x08004f89
 8004b94:	08004bc1 	.word	0x08004bc1
 8004b98:	08004f89 	.word	0x08004f89
 8004b9c:	08004f89 	.word	0x08004f89
 8004ba0:	08004f89 	.word	0x08004f89
 8004ba4:	08004bc9 	.word	0x08004bc9
 8004ba8:	08004f89 	.word	0x08004f89
 8004bac:	08004f89 	.word	0x08004f89
 8004bb0:	08004f89 	.word	0x08004f89
 8004bb4:	08004db9 	.word	0x08004db9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bb8:	4bb9      	ldr	r3, [pc, #740]	@ (8004ea0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004bba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004bbe:	e1e7      	b.n	8004f90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bc0:	4bb8      	ldr	r3, [pc, #736]	@ (8004ea4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004bc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004bc6:	e1e3      	b.n	8004f90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bc8:	4bb4      	ldr	r3, [pc, #720]	@ (8004e9c <HAL_RCC_GetSysClockFreq+0x354>)
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bd4:	4bb1      	ldr	r3, [pc, #708]	@ (8004e9c <HAL_RCC_GetSysClockFreq+0x354>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d071      	beq.n	8004cc4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004be0:	4bae      	ldr	r3, [pc, #696]	@ (8004e9c <HAL_RCC_GetSysClockFreq+0x354>)
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	099b      	lsrs	r3, r3, #6
 8004be6:	2200      	movs	r2, #0
 8004be8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004bec:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004bf0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004bf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bf8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c02:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004c06:	4622      	mov	r2, r4
 8004c08:	462b      	mov	r3, r5
 8004c0a:	f04f 0000 	mov.w	r0, #0
 8004c0e:	f04f 0100 	mov.w	r1, #0
 8004c12:	0159      	lsls	r1, r3, #5
 8004c14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c18:	0150      	lsls	r0, r2, #5
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	4621      	mov	r1, r4
 8004c20:	1a51      	subs	r1, r2, r1
 8004c22:	6439      	str	r1, [r7, #64]	@ 0x40
 8004c24:	4629      	mov	r1, r5
 8004c26:	eb63 0301 	sbc.w	r3, r3, r1
 8004c2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004c38:	4649      	mov	r1, r9
 8004c3a:	018b      	lsls	r3, r1, #6
 8004c3c:	4641      	mov	r1, r8
 8004c3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c42:	4641      	mov	r1, r8
 8004c44:	018a      	lsls	r2, r1, #6
 8004c46:	4641      	mov	r1, r8
 8004c48:	1a51      	subs	r1, r2, r1
 8004c4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004c4c:	4649      	mov	r1, r9
 8004c4e:	eb63 0301 	sbc.w	r3, r3, r1
 8004c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c54:	f04f 0200 	mov.w	r2, #0
 8004c58:	f04f 0300 	mov.w	r3, #0
 8004c5c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004c60:	4649      	mov	r1, r9
 8004c62:	00cb      	lsls	r3, r1, #3
 8004c64:	4641      	mov	r1, r8
 8004c66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c6a:	4641      	mov	r1, r8
 8004c6c:	00ca      	lsls	r2, r1, #3
 8004c6e:	4610      	mov	r0, r2
 8004c70:	4619      	mov	r1, r3
 8004c72:	4603      	mov	r3, r0
 8004c74:	4622      	mov	r2, r4
 8004c76:	189b      	adds	r3, r3, r2
 8004c78:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c7a:	462b      	mov	r3, r5
 8004c7c:	460a      	mov	r2, r1
 8004c7e:	eb42 0303 	adc.w	r3, r2, r3
 8004c82:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c84:	f04f 0200 	mov.w	r2, #0
 8004c88:	f04f 0300 	mov.w	r3, #0
 8004c8c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004c90:	4629      	mov	r1, r5
 8004c92:	024b      	lsls	r3, r1, #9
 8004c94:	4621      	mov	r1, r4
 8004c96:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c9a:	4621      	mov	r1, r4
 8004c9c:	024a      	lsls	r2, r1, #9
 8004c9e:	4610      	mov	r0, r2
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004cac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004cb0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004cb4:	f7fb ff62 	bl	8000b7c <__aeabi_uldivmod>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	460b      	mov	r3, r1
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004cc2:	e067      	b.n	8004d94 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cc4:	4b75      	ldr	r3, [pc, #468]	@ (8004e9c <HAL_RCC_GetSysClockFreq+0x354>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	099b      	lsrs	r3, r3, #6
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004cd0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004cd4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004cd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cdc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004cde:	2300      	movs	r3, #0
 8004ce0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004ce2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004ce6:	4622      	mov	r2, r4
 8004ce8:	462b      	mov	r3, r5
 8004cea:	f04f 0000 	mov.w	r0, #0
 8004cee:	f04f 0100 	mov.w	r1, #0
 8004cf2:	0159      	lsls	r1, r3, #5
 8004cf4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cf8:	0150      	lsls	r0, r2, #5
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	4621      	mov	r1, r4
 8004d00:	1a51      	subs	r1, r2, r1
 8004d02:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004d04:	4629      	mov	r1, r5
 8004d06:	eb63 0301 	sbc.w	r3, r3, r1
 8004d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d0c:	f04f 0200 	mov.w	r2, #0
 8004d10:	f04f 0300 	mov.w	r3, #0
 8004d14:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004d18:	4649      	mov	r1, r9
 8004d1a:	018b      	lsls	r3, r1, #6
 8004d1c:	4641      	mov	r1, r8
 8004d1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d22:	4641      	mov	r1, r8
 8004d24:	018a      	lsls	r2, r1, #6
 8004d26:	4641      	mov	r1, r8
 8004d28:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d2c:	4649      	mov	r1, r9
 8004d2e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d32:	f04f 0200 	mov.w	r2, #0
 8004d36:	f04f 0300 	mov.w	r3, #0
 8004d3a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d3e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d42:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d46:	4692      	mov	sl, r2
 8004d48:	469b      	mov	fp, r3
 8004d4a:	4623      	mov	r3, r4
 8004d4c:	eb1a 0303 	adds.w	r3, sl, r3
 8004d50:	623b      	str	r3, [r7, #32]
 8004d52:	462b      	mov	r3, r5
 8004d54:	eb4b 0303 	adc.w	r3, fp, r3
 8004d58:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d5a:	f04f 0200 	mov.w	r2, #0
 8004d5e:	f04f 0300 	mov.w	r3, #0
 8004d62:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004d66:	4629      	mov	r1, r5
 8004d68:	028b      	lsls	r3, r1, #10
 8004d6a:	4621      	mov	r1, r4
 8004d6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d70:	4621      	mov	r1, r4
 8004d72:	028a      	lsls	r2, r1, #10
 8004d74:	4610      	mov	r0, r2
 8004d76:	4619      	mov	r1, r3
 8004d78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d80:	677a      	str	r2, [r7, #116]	@ 0x74
 8004d82:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004d86:	f7fb fef9 	bl	8000b7c <__aeabi_uldivmod>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	460b      	mov	r3, r1
 8004d8e:	4613      	mov	r3, r2
 8004d90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004d94:	4b41      	ldr	r3, [pc, #260]	@ (8004e9c <HAL_RCC_GetSysClockFreq+0x354>)
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	0c1b      	lsrs	r3, r3, #16
 8004d9a:	f003 0303 	and.w	r3, r3, #3
 8004d9e:	3301      	adds	r3, #1
 8004da0:	005b      	lsls	r3, r3, #1
 8004da2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004da6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004daa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004db6:	e0eb      	b.n	8004f90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004db8:	4b38      	ldr	r3, [pc, #224]	@ (8004e9c <HAL_RCC_GetSysClockFreq+0x354>)
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004dc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004dc4:	4b35      	ldr	r3, [pc, #212]	@ (8004e9c <HAL_RCC_GetSysClockFreq+0x354>)
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d06b      	beq.n	8004ea8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dd0:	4b32      	ldr	r3, [pc, #200]	@ (8004e9c <HAL_RCC_GetSysClockFreq+0x354>)
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	099b      	lsrs	r3, r3, #6
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004dda:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ddc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004dde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004de2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004de4:	2300      	movs	r3, #0
 8004de6:	667b      	str	r3, [r7, #100]	@ 0x64
 8004de8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004dec:	4622      	mov	r2, r4
 8004dee:	462b      	mov	r3, r5
 8004df0:	f04f 0000 	mov.w	r0, #0
 8004df4:	f04f 0100 	mov.w	r1, #0
 8004df8:	0159      	lsls	r1, r3, #5
 8004dfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dfe:	0150      	lsls	r0, r2, #5
 8004e00:	4602      	mov	r2, r0
 8004e02:	460b      	mov	r3, r1
 8004e04:	4621      	mov	r1, r4
 8004e06:	1a51      	subs	r1, r2, r1
 8004e08:	61b9      	str	r1, [r7, #24]
 8004e0a:	4629      	mov	r1, r5
 8004e0c:	eb63 0301 	sbc.w	r3, r3, r1
 8004e10:	61fb      	str	r3, [r7, #28]
 8004e12:	f04f 0200 	mov.w	r2, #0
 8004e16:	f04f 0300 	mov.w	r3, #0
 8004e1a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004e1e:	4659      	mov	r1, fp
 8004e20:	018b      	lsls	r3, r1, #6
 8004e22:	4651      	mov	r1, sl
 8004e24:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e28:	4651      	mov	r1, sl
 8004e2a:	018a      	lsls	r2, r1, #6
 8004e2c:	4651      	mov	r1, sl
 8004e2e:	ebb2 0801 	subs.w	r8, r2, r1
 8004e32:	4659      	mov	r1, fp
 8004e34:	eb63 0901 	sbc.w	r9, r3, r1
 8004e38:	f04f 0200 	mov.w	r2, #0
 8004e3c:	f04f 0300 	mov.w	r3, #0
 8004e40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e4c:	4690      	mov	r8, r2
 8004e4e:	4699      	mov	r9, r3
 8004e50:	4623      	mov	r3, r4
 8004e52:	eb18 0303 	adds.w	r3, r8, r3
 8004e56:	613b      	str	r3, [r7, #16]
 8004e58:	462b      	mov	r3, r5
 8004e5a:	eb49 0303 	adc.w	r3, r9, r3
 8004e5e:	617b      	str	r3, [r7, #20]
 8004e60:	f04f 0200 	mov.w	r2, #0
 8004e64:	f04f 0300 	mov.w	r3, #0
 8004e68:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004e6c:	4629      	mov	r1, r5
 8004e6e:	024b      	lsls	r3, r1, #9
 8004e70:	4621      	mov	r1, r4
 8004e72:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004e76:	4621      	mov	r1, r4
 8004e78:	024a      	lsls	r2, r1, #9
 8004e7a:	4610      	mov	r0, r2
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e82:	2200      	movs	r2, #0
 8004e84:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004e86:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004e88:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e8c:	f7fb fe76 	bl	8000b7c <__aeabi_uldivmod>
 8004e90:	4602      	mov	r2, r0
 8004e92:	460b      	mov	r3, r1
 8004e94:	4613      	mov	r3, r2
 8004e96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e9a:	e065      	b.n	8004f68 <HAL_RCC_GetSysClockFreq+0x420>
 8004e9c:	40023800 	.word	0x40023800
 8004ea0:	00f42400 	.word	0x00f42400
 8004ea4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ea8:	4b3d      	ldr	r3, [pc, #244]	@ (8004fa0 <HAL_RCC_GetSysClockFreq+0x458>)
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	099b      	lsrs	r3, r3, #6
 8004eae:	2200      	movs	r2, #0
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	4611      	mov	r1, r2
 8004eb4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004eb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004eba:	2300      	movs	r3, #0
 8004ebc:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ebe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004ec2:	4642      	mov	r2, r8
 8004ec4:	464b      	mov	r3, r9
 8004ec6:	f04f 0000 	mov.w	r0, #0
 8004eca:	f04f 0100 	mov.w	r1, #0
 8004ece:	0159      	lsls	r1, r3, #5
 8004ed0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ed4:	0150      	lsls	r0, r2, #5
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	460b      	mov	r3, r1
 8004eda:	4641      	mov	r1, r8
 8004edc:	1a51      	subs	r1, r2, r1
 8004ede:	60b9      	str	r1, [r7, #8]
 8004ee0:	4649      	mov	r1, r9
 8004ee2:	eb63 0301 	sbc.w	r3, r3, r1
 8004ee6:	60fb      	str	r3, [r7, #12]
 8004ee8:	f04f 0200 	mov.w	r2, #0
 8004eec:	f04f 0300 	mov.w	r3, #0
 8004ef0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004ef4:	4659      	mov	r1, fp
 8004ef6:	018b      	lsls	r3, r1, #6
 8004ef8:	4651      	mov	r1, sl
 8004efa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004efe:	4651      	mov	r1, sl
 8004f00:	018a      	lsls	r2, r1, #6
 8004f02:	4651      	mov	r1, sl
 8004f04:	1a54      	subs	r4, r2, r1
 8004f06:	4659      	mov	r1, fp
 8004f08:	eb63 0501 	sbc.w	r5, r3, r1
 8004f0c:	f04f 0200 	mov.w	r2, #0
 8004f10:	f04f 0300 	mov.w	r3, #0
 8004f14:	00eb      	lsls	r3, r5, #3
 8004f16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f1a:	00e2      	lsls	r2, r4, #3
 8004f1c:	4614      	mov	r4, r2
 8004f1e:	461d      	mov	r5, r3
 8004f20:	4643      	mov	r3, r8
 8004f22:	18e3      	adds	r3, r4, r3
 8004f24:	603b      	str	r3, [r7, #0]
 8004f26:	464b      	mov	r3, r9
 8004f28:	eb45 0303 	adc.w	r3, r5, r3
 8004f2c:	607b      	str	r3, [r7, #4]
 8004f2e:	f04f 0200 	mov.w	r2, #0
 8004f32:	f04f 0300 	mov.w	r3, #0
 8004f36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f3a:	4629      	mov	r1, r5
 8004f3c:	028b      	lsls	r3, r1, #10
 8004f3e:	4621      	mov	r1, r4
 8004f40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f44:	4621      	mov	r1, r4
 8004f46:	028a      	lsls	r2, r1, #10
 8004f48:	4610      	mov	r0, r2
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f50:	2200      	movs	r2, #0
 8004f52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f54:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004f56:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004f5a:	f7fb fe0f 	bl	8000b7c <__aeabi_uldivmod>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	460b      	mov	r3, r1
 8004f62:	4613      	mov	r3, r2
 8004f64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004f68:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa0 <HAL_RCC_GetSysClockFreq+0x458>)
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	0f1b      	lsrs	r3, r3, #28
 8004f6e:	f003 0307 	and.w	r3, r3, #7
 8004f72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004f76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004f7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004f86:	e003      	b.n	8004f90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f88:	4b06      	ldr	r3, [pc, #24]	@ (8004fa4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004f8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004f8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	37b8      	adds	r7, #184	@ 0xb8
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f9e:	bf00      	nop
 8004fa0:	40023800 	.word	0x40023800
 8004fa4:	00f42400 	.word	0x00f42400

08004fa8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b086      	sub	sp, #24
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d101      	bne.n	8004fba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e28d      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 0301 	and.w	r3, r3, #1
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	f000 8083 	beq.w	80050ce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004fc8:	4b94      	ldr	r3, [pc, #592]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	f003 030c 	and.w	r3, r3, #12
 8004fd0:	2b04      	cmp	r3, #4
 8004fd2:	d019      	beq.n	8005008 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004fd4:	4b91      	ldr	r3, [pc, #580]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f003 030c 	and.w	r3, r3, #12
        || \
 8004fdc:	2b08      	cmp	r3, #8
 8004fde:	d106      	bne.n	8004fee <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004fe0:	4b8e      	ldr	r3, [pc, #568]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fe8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fec:	d00c      	beq.n	8005008 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004fee:	4b8b      	ldr	r3, [pc, #556]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004ff6:	2b0c      	cmp	r3, #12
 8004ff8:	d112      	bne.n	8005020 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ffa:	4b88      	ldr	r3, [pc, #544]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005002:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005006:	d10b      	bne.n	8005020 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005008:	4b84      	ldr	r3, [pc, #528]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d05b      	beq.n	80050cc <HAL_RCC_OscConfig+0x124>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d157      	bne.n	80050cc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e25a      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005028:	d106      	bne.n	8005038 <HAL_RCC_OscConfig+0x90>
 800502a:	4b7c      	ldr	r3, [pc, #496]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a7b      	ldr	r2, [pc, #492]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8005030:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005034:	6013      	str	r3, [r2, #0]
 8005036:	e01d      	b.n	8005074 <HAL_RCC_OscConfig+0xcc>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005040:	d10c      	bne.n	800505c <HAL_RCC_OscConfig+0xb4>
 8005042:	4b76      	ldr	r3, [pc, #472]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a75      	ldr	r2, [pc, #468]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8005048:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800504c:	6013      	str	r3, [r2, #0]
 800504e:	4b73      	ldr	r3, [pc, #460]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a72      	ldr	r2, [pc, #456]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8005054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005058:	6013      	str	r3, [r2, #0]
 800505a:	e00b      	b.n	8005074 <HAL_RCC_OscConfig+0xcc>
 800505c:	4b6f      	ldr	r3, [pc, #444]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a6e      	ldr	r2, [pc, #440]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8005062:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005066:	6013      	str	r3, [r2, #0]
 8005068:	4b6c      	ldr	r3, [pc, #432]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a6b      	ldr	r2, [pc, #428]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 800506e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005072:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d013      	beq.n	80050a4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800507c:	f7fe f962 	bl	8003344 <HAL_GetTick>
 8005080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005082:	e008      	b.n	8005096 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005084:	f7fe f95e 	bl	8003344 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	2b64      	cmp	r3, #100	@ 0x64
 8005090:	d901      	bls.n	8005096 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e21f      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005096:	4b61      	ldr	r3, [pc, #388]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d0f0      	beq.n	8005084 <HAL_RCC_OscConfig+0xdc>
 80050a2:	e014      	b.n	80050ce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a4:	f7fe f94e 	bl	8003344 <HAL_GetTick>
 80050a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050aa:	e008      	b.n	80050be <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050ac:	f7fe f94a 	bl	8003344 <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b64      	cmp	r3, #100	@ 0x64
 80050b8:	d901      	bls.n	80050be <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e20b      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050be:	4b57      	ldr	r3, [pc, #348]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d1f0      	bne.n	80050ac <HAL_RCC_OscConfig+0x104>
 80050ca:	e000      	b.n	80050ce <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0302 	and.w	r3, r3, #2
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d06f      	beq.n	80051ba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80050da:	4b50      	ldr	r3, [pc, #320]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	f003 030c 	and.w	r3, r3, #12
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d017      	beq.n	8005116 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80050e6:	4b4d      	ldr	r3, [pc, #308]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 030c 	and.w	r3, r3, #12
        || \
 80050ee:	2b08      	cmp	r3, #8
 80050f0:	d105      	bne.n	80050fe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80050f2:	4b4a      	ldr	r3, [pc, #296]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00b      	beq.n	8005116 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050fe:	4b47      	ldr	r3, [pc, #284]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005106:	2b0c      	cmp	r3, #12
 8005108:	d11c      	bne.n	8005144 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800510a:	4b44      	ldr	r3, [pc, #272]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d116      	bne.n	8005144 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005116:	4b41      	ldr	r3, [pc, #260]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b00      	cmp	r3, #0
 8005120:	d005      	beq.n	800512e <HAL_RCC_OscConfig+0x186>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	2b01      	cmp	r3, #1
 8005128:	d001      	beq.n	800512e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e1d3      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800512e:	4b3b      	ldr	r3, [pc, #236]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	00db      	lsls	r3, r3, #3
 800513c:	4937      	ldr	r1, [pc, #220]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 800513e:	4313      	orrs	r3, r2
 8005140:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005142:	e03a      	b.n	80051ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d020      	beq.n	800518e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800514c:	4b34      	ldr	r3, [pc, #208]	@ (8005220 <HAL_RCC_OscConfig+0x278>)
 800514e:	2201      	movs	r2, #1
 8005150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005152:	f7fe f8f7 	bl	8003344 <HAL_GetTick>
 8005156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005158:	e008      	b.n	800516c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800515a:	f7fe f8f3 	bl	8003344 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	2b02      	cmp	r3, #2
 8005166:	d901      	bls.n	800516c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e1b4      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800516c:	4b2b      	ldr	r3, [pc, #172]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	2b00      	cmp	r3, #0
 8005176:	d0f0      	beq.n	800515a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005178:	4b28      	ldr	r3, [pc, #160]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	691b      	ldr	r3, [r3, #16]
 8005184:	00db      	lsls	r3, r3, #3
 8005186:	4925      	ldr	r1, [pc, #148]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 8005188:	4313      	orrs	r3, r2
 800518a:	600b      	str	r3, [r1, #0]
 800518c:	e015      	b.n	80051ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800518e:	4b24      	ldr	r3, [pc, #144]	@ (8005220 <HAL_RCC_OscConfig+0x278>)
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005194:	f7fe f8d6 	bl	8003344 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800519c:	f7fe f8d2 	bl	8003344 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e193      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ae:	4b1b      	ldr	r3, [pc, #108]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0302 	and.w	r3, r3, #2
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1f0      	bne.n	800519c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0308 	and.w	r3, r3, #8
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d036      	beq.n	8005234 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	695b      	ldr	r3, [r3, #20]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d016      	beq.n	80051fc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051ce:	4b15      	ldr	r3, [pc, #84]	@ (8005224 <HAL_RCC_OscConfig+0x27c>)
 80051d0:	2201      	movs	r2, #1
 80051d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d4:	f7fe f8b6 	bl	8003344 <HAL_GetTick>
 80051d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051da:	e008      	b.n	80051ee <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051dc:	f7fe f8b2 	bl	8003344 <HAL_GetTick>
 80051e0:	4602      	mov	r2, r0
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d901      	bls.n	80051ee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e173      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051ee:	4b0b      	ldr	r3, [pc, #44]	@ (800521c <HAL_RCC_OscConfig+0x274>)
 80051f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d0f0      	beq.n	80051dc <HAL_RCC_OscConfig+0x234>
 80051fa:	e01b      	b.n	8005234 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051fc:	4b09      	ldr	r3, [pc, #36]	@ (8005224 <HAL_RCC_OscConfig+0x27c>)
 80051fe:	2200      	movs	r2, #0
 8005200:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005202:	f7fe f89f 	bl	8003344 <HAL_GetTick>
 8005206:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005208:	e00e      	b.n	8005228 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800520a:	f7fe f89b 	bl	8003344 <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	2b02      	cmp	r3, #2
 8005216:	d907      	bls.n	8005228 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e15c      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
 800521c:	40023800 	.word	0x40023800
 8005220:	42470000 	.word	0x42470000
 8005224:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005228:	4b8a      	ldr	r3, [pc, #552]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 800522a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1ea      	bne.n	800520a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0304 	and.w	r3, r3, #4
 800523c:	2b00      	cmp	r3, #0
 800523e:	f000 8097 	beq.w	8005370 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005242:	2300      	movs	r3, #0
 8005244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005246:	4b83      	ldr	r3, [pc, #524]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 8005248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800524a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d10f      	bne.n	8005272 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005252:	2300      	movs	r3, #0
 8005254:	60bb      	str	r3, [r7, #8]
 8005256:	4b7f      	ldr	r3, [pc, #508]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 8005258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800525a:	4a7e      	ldr	r2, [pc, #504]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 800525c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005260:	6413      	str	r3, [r2, #64]	@ 0x40
 8005262:	4b7c      	ldr	r3, [pc, #496]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 8005264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800526a:	60bb      	str	r3, [r7, #8]
 800526c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800526e:	2301      	movs	r3, #1
 8005270:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005272:	4b79      	ldr	r3, [pc, #484]	@ (8005458 <HAL_RCC_OscConfig+0x4b0>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800527a:	2b00      	cmp	r3, #0
 800527c:	d118      	bne.n	80052b0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800527e:	4b76      	ldr	r3, [pc, #472]	@ (8005458 <HAL_RCC_OscConfig+0x4b0>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a75      	ldr	r2, [pc, #468]	@ (8005458 <HAL_RCC_OscConfig+0x4b0>)
 8005284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005288:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800528a:	f7fe f85b 	bl	8003344 <HAL_GetTick>
 800528e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005290:	e008      	b.n	80052a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005292:	f7fe f857 	bl	8003344 <HAL_GetTick>
 8005296:	4602      	mov	r2, r0
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	2b02      	cmp	r3, #2
 800529e:	d901      	bls.n	80052a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e118      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a4:	4b6c      	ldr	r3, [pc, #432]	@ (8005458 <HAL_RCC_OscConfig+0x4b0>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d0f0      	beq.n	8005292 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d106      	bne.n	80052c6 <HAL_RCC_OscConfig+0x31e>
 80052b8:	4b66      	ldr	r3, [pc, #408]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80052ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052bc:	4a65      	ldr	r2, [pc, #404]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80052be:	f043 0301 	orr.w	r3, r3, #1
 80052c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80052c4:	e01c      	b.n	8005300 <HAL_RCC_OscConfig+0x358>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	2b05      	cmp	r3, #5
 80052cc:	d10c      	bne.n	80052e8 <HAL_RCC_OscConfig+0x340>
 80052ce:	4b61      	ldr	r3, [pc, #388]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80052d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052d2:	4a60      	ldr	r2, [pc, #384]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80052d4:	f043 0304 	orr.w	r3, r3, #4
 80052d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80052da:	4b5e      	ldr	r3, [pc, #376]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80052dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052de:	4a5d      	ldr	r2, [pc, #372]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80052e0:	f043 0301 	orr.w	r3, r3, #1
 80052e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80052e6:	e00b      	b.n	8005300 <HAL_RCC_OscConfig+0x358>
 80052e8:	4b5a      	ldr	r3, [pc, #360]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80052ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052ec:	4a59      	ldr	r2, [pc, #356]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80052ee:	f023 0301 	bic.w	r3, r3, #1
 80052f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80052f4:	4b57      	ldr	r3, [pc, #348]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80052f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f8:	4a56      	ldr	r2, [pc, #344]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80052fa:	f023 0304 	bic.w	r3, r3, #4
 80052fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d015      	beq.n	8005334 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005308:	f7fe f81c 	bl	8003344 <HAL_GetTick>
 800530c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800530e:	e00a      	b.n	8005326 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005310:	f7fe f818 	bl	8003344 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800531e:	4293      	cmp	r3, r2
 8005320:	d901      	bls.n	8005326 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e0d7      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005326:	4b4b      	ldr	r3, [pc, #300]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 8005328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	2b00      	cmp	r3, #0
 8005330:	d0ee      	beq.n	8005310 <HAL_RCC_OscConfig+0x368>
 8005332:	e014      	b.n	800535e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005334:	f7fe f806 	bl	8003344 <HAL_GetTick>
 8005338:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800533a:	e00a      	b.n	8005352 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800533c:	f7fe f802 	bl	8003344 <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800534a:	4293      	cmp	r3, r2
 800534c:	d901      	bls.n	8005352 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e0c1      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005352:	4b40      	ldr	r3, [pc, #256]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 8005354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1ee      	bne.n	800533c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800535e:	7dfb      	ldrb	r3, [r7, #23]
 8005360:	2b01      	cmp	r3, #1
 8005362:	d105      	bne.n	8005370 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005364:	4b3b      	ldr	r3, [pc, #236]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 8005366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005368:	4a3a      	ldr	r2, [pc, #232]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 800536a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800536e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	2b00      	cmp	r3, #0
 8005376:	f000 80ad 	beq.w	80054d4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800537a:	4b36      	ldr	r3, [pc, #216]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f003 030c 	and.w	r3, r3, #12
 8005382:	2b08      	cmp	r3, #8
 8005384:	d060      	beq.n	8005448 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	699b      	ldr	r3, [r3, #24]
 800538a:	2b02      	cmp	r3, #2
 800538c:	d145      	bne.n	800541a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800538e:	4b33      	ldr	r3, [pc, #204]	@ (800545c <HAL_RCC_OscConfig+0x4b4>)
 8005390:	2200      	movs	r2, #0
 8005392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005394:	f7fd ffd6 	bl	8003344 <HAL_GetTick>
 8005398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800539a:	e008      	b.n	80053ae <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800539c:	f7fd ffd2 	bl	8003344 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d901      	bls.n	80053ae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e093      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ae:	4b29      	ldr	r3, [pc, #164]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d1f0      	bne.n	800539c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	69da      	ldr	r2, [r3, #28]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	431a      	orrs	r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c8:	019b      	lsls	r3, r3, #6
 80053ca:	431a      	orrs	r2, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d0:	085b      	lsrs	r3, r3, #1
 80053d2:	3b01      	subs	r3, #1
 80053d4:	041b      	lsls	r3, r3, #16
 80053d6:	431a      	orrs	r2, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053dc:	061b      	lsls	r3, r3, #24
 80053de:	431a      	orrs	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e4:	071b      	lsls	r3, r3, #28
 80053e6:	491b      	ldr	r1, [pc, #108]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053ec:	4b1b      	ldr	r3, [pc, #108]	@ (800545c <HAL_RCC_OscConfig+0x4b4>)
 80053ee:	2201      	movs	r2, #1
 80053f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f2:	f7fd ffa7 	bl	8003344 <HAL_GetTick>
 80053f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053f8:	e008      	b.n	800540c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053fa:	f7fd ffa3 	bl	8003344 <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	2b02      	cmp	r3, #2
 8005406:	d901      	bls.n	800540c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e064      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800540c:	4b11      	ldr	r3, [pc, #68]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005414:	2b00      	cmp	r3, #0
 8005416:	d0f0      	beq.n	80053fa <HAL_RCC_OscConfig+0x452>
 8005418:	e05c      	b.n	80054d4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800541a:	4b10      	ldr	r3, [pc, #64]	@ (800545c <HAL_RCC_OscConfig+0x4b4>)
 800541c:	2200      	movs	r2, #0
 800541e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005420:	f7fd ff90 	bl	8003344 <HAL_GetTick>
 8005424:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005426:	e008      	b.n	800543a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005428:	f7fd ff8c 	bl	8003344 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	2b02      	cmp	r3, #2
 8005434:	d901      	bls.n	800543a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e04d      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800543a:	4b06      	ldr	r3, [pc, #24]	@ (8005454 <HAL_RCC_OscConfig+0x4ac>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1f0      	bne.n	8005428 <HAL_RCC_OscConfig+0x480>
 8005446:	e045      	b.n	80054d4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	699b      	ldr	r3, [r3, #24]
 800544c:	2b01      	cmp	r3, #1
 800544e:	d107      	bne.n	8005460 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	e040      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
 8005454:	40023800 	.word	0x40023800
 8005458:	40007000 	.word	0x40007000
 800545c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005460:	4b1f      	ldr	r3, [pc, #124]	@ (80054e0 <HAL_RCC_OscConfig+0x538>)
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d030      	beq.n	80054d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005478:	429a      	cmp	r2, r3
 800547a:	d129      	bne.n	80054d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005486:	429a      	cmp	r2, r3
 8005488:	d122      	bne.n	80054d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005490:	4013      	ands	r3, r2
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005496:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005498:	4293      	cmp	r3, r2
 800549a:	d119      	bne.n	80054d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a6:	085b      	lsrs	r3, r3, #1
 80054a8:	3b01      	subs	r3, #1
 80054aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d10f      	bne.n	80054d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054bc:	429a      	cmp	r2, r3
 80054be:	d107      	bne.n	80054d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d001      	beq.n	80054d4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e000      	b.n	80054d6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3718      	adds	r7, #24
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	40023800 	.word	0x40023800

080054e4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d101      	bne.n	80054fa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e073      	b.n	80055e2 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	7f5b      	ldrb	r3, [r3, #29]
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	2b00      	cmp	r3, #0
 8005502:	d105      	bne.n	8005510 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f7fc fbfa 	bl	8001d04 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2202      	movs	r2, #2
 8005514:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	f003 0310 	and.w	r3, r3, #16
 8005520:	2b10      	cmp	r3, #16
 8005522:	d055      	beq.n	80055d0 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	22ca      	movs	r2, #202	@ 0xca
 800552a:	625a      	str	r2, [r3, #36]	@ 0x24
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2253      	movs	r2, #83	@ 0x53
 8005532:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f000 fa49 	bl	80059cc <RTC_EnterInitMode>
 800553a:	4603      	mov	r3, r0
 800553c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800553e:	7bfb      	ldrb	r3, [r7, #15]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d12c      	bne.n	800559e <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	6812      	ldr	r2, [r2, #0]
 800554e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005552:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005556:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6899      	ldr	r1, [r3, #8]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685a      	ldr	r2, [r3, #4]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	431a      	orrs	r2, r3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	695b      	ldr	r3, [r3, #20]
 800556c:	431a      	orrs	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	430a      	orrs	r2, r1
 8005574:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	68d2      	ldr	r2, [r2, #12]
 800557e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	6919      	ldr	r1, [r3, #16]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	041a      	lsls	r2, r3, #16
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	430a      	orrs	r2, r1
 8005592:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 fa50 	bl	8005a3a <RTC_ExitInitMode>
 800559a:	4603      	mov	r3, r0
 800559c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800559e:	7bfb      	ldrb	r3, [r7, #15]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d110      	bne.n	80055c6 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80055b2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	699a      	ldr	r2, [r3, #24]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	430a      	orrs	r2, r1
 80055c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	22ff      	movs	r2, #255	@ 0xff
 80055cc:	625a      	str	r2, [r3, #36]	@ 0x24
 80055ce:	e001      	b.n	80055d4 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80055d0:	2300      	movs	r3, #0
 80055d2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80055d4:	7bfb      	ldrb	r3, [r7, #15]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d102      	bne.n	80055e0 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2201      	movs	r2, #1
 80055de:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80055e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3710      	adds	r7, #16
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}

080055ea <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80055ea:	b590      	push	{r4, r7, lr}
 80055ec:	b087      	sub	sp, #28
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	60f8      	str	r0, [r7, #12]
 80055f2:	60b9      	str	r1, [r7, #8]
 80055f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80055f6:	2300      	movs	r3, #0
 80055f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	7f1b      	ldrb	r3, [r3, #28]
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d101      	bne.n	8005606 <HAL_RTC_SetTime+0x1c>
 8005602:	2302      	movs	r3, #2
 8005604:	e087      	b.n	8005716 <HAL_RTC_SetTime+0x12c>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2201      	movs	r2, #1
 800560a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2202      	movs	r2, #2
 8005610:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d126      	bne.n	8005666 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005622:	2b00      	cmp	r3, #0
 8005624:	d102      	bne.n	800562c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	2200      	movs	r2, #0
 800562a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	4618      	mov	r0, r3
 8005632:	f000 fa27 	bl	8005a84 <RTC_ByteToBcd2>
 8005636:	4603      	mov	r3, r0
 8005638:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	785b      	ldrb	r3, [r3, #1]
 800563e:	4618      	mov	r0, r3
 8005640:	f000 fa20 	bl	8005a84 <RTC_ByteToBcd2>
 8005644:	4603      	mov	r3, r0
 8005646:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005648:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	789b      	ldrb	r3, [r3, #2]
 800564e:	4618      	mov	r0, r3
 8005650:	f000 fa18 	bl	8005a84 <RTC_ByteToBcd2>
 8005654:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005656:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	78db      	ldrb	r3, [r3, #3]
 800565e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005660:	4313      	orrs	r3, r2
 8005662:	617b      	str	r3, [r7, #20]
 8005664:	e018      	b.n	8005698 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005670:	2b00      	cmp	r3, #0
 8005672:	d102      	bne.n	800567a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	2200      	movs	r2, #0
 8005678:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	781b      	ldrb	r3, [r3, #0]
 800567e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	785b      	ldrb	r3, [r3, #1]
 8005684:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005686:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005688:	68ba      	ldr	r2, [r7, #8]
 800568a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800568c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	78db      	ldrb	r3, [r3, #3]
 8005692:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005694:	4313      	orrs	r3, r2
 8005696:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	22ca      	movs	r2, #202	@ 0xca
 800569e:	625a      	str	r2, [r3, #36]	@ 0x24
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2253      	movs	r2, #83	@ 0x53
 80056a6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80056a8:	68f8      	ldr	r0, [r7, #12]
 80056aa:	f000 f98f 	bl	80059cc <RTC_EnterInitMode>
 80056ae:	4603      	mov	r3, r0
 80056b0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80056b2:	7cfb      	ldrb	r3, [r7, #19]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d120      	bne.n	80056fa <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80056c2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80056c6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	689a      	ldr	r2, [r3, #8]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80056d6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6899      	ldr	r1, [r3, #8]
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	68da      	ldr	r2, [r3, #12]
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	691b      	ldr	r3, [r3, #16]
 80056e6:	431a      	orrs	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f000 f9a2 	bl	8005a3a <RTC_ExitInitMode>
 80056f6:	4603      	mov	r3, r0
 80056f8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80056fa:	7cfb      	ldrb	r3, [r7, #19]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d102      	bne.n	8005706 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2201      	movs	r2, #1
 8005704:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	22ff      	movs	r2, #255	@ 0xff
 800570c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	771a      	strb	r2, [r3, #28]

  return status;
 8005714:	7cfb      	ldrb	r3, [r7, #19]
}
 8005716:	4618      	mov	r0, r3
 8005718:	371c      	adds	r7, #28
 800571a:	46bd      	mov	sp, r7
 800571c:	bd90      	pop	{r4, r7, pc}

0800571e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800571e:	b580      	push	{r7, lr}
 8005720:	b086      	sub	sp, #24
 8005722:	af00      	add	r7, sp, #0
 8005724:	60f8      	str	r0, [r7, #12]
 8005726:	60b9      	str	r1, [r7, #8]
 8005728:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800572a:	2300      	movs	r3, #0
 800572c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005750:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005754:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	0c1b      	lsrs	r3, r3, #16
 800575a:	b2db      	uxtb	r3, r3
 800575c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005760:	b2da      	uxtb	r2, r3
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	0a1b      	lsrs	r3, r3, #8
 800576a:	b2db      	uxtb	r3, r3
 800576c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005770:	b2da      	uxtb	r2, r3
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	b2db      	uxtb	r3, r3
 800577a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800577e:	b2da      	uxtb	r2, r3
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	0d9b      	lsrs	r3, r3, #22
 8005788:	b2db      	uxtb	r3, r3
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	b2da      	uxtb	r2, r3
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d11a      	bne.n	80057d0 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	781b      	ldrb	r3, [r3, #0]
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 f98e 	bl	8005ac0 <RTC_Bcd2ToByte>
 80057a4:	4603      	mov	r3, r0
 80057a6:	461a      	mov	r2, r3
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	785b      	ldrb	r3, [r3, #1]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f000 f985 	bl	8005ac0 <RTC_Bcd2ToByte>
 80057b6:	4603      	mov	r3, r0
 80057b8:	461a      	mov	r2, r3
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	789b      	ldrb	r3, [r3, #2]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 f97c 	bl	8005ac0 <RTC_Bcd2ToByte>
 80057c8:	4603      	mov	r3, r0
 80057ca:	461a      	mov	r2, r3
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3718      	adds	r7, #24
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80057da:	b590      	push	{r4, r7, lr}
 80057dc:	b087      	sub	sp, #28
 80057de:	af00      	add	r7, sp, #0
 80057e0:	60f8      	str	r0, [r7, #12]
 80057e2:	60b9      	str	r1, [r7, #8]
 80057e4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80057e6:	2300      	movs	r3, #0
 80057e8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	7f1b      	ldrb	r3, [r3, #28]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d101      	bne.n	80057f6 <HAL_RTC_SetDate+0x1c>
 80057f2:	2302      	movs	r3, #2
 80057f4:	e071      	b.n	80058da <HAL_RTC_SetDate+0x100>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2201      	movs	r2, #1
 80057fa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2202      	movs	r2, #2
 8005800:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d10e      	bne.n	8005826 <HAL_RTC_SetDate+0x4c>
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	785b      	ldrb	r3, [r3, #1]
 800580c:	f003 0310 	and.w	r3, r3, #16
 8005810:	2b00      	cmp	r3, #0
 8005812:	d008      	beq.n	8005826 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	785b      	ldrb	r3, [r3, #1]
 8005818:	f023 0310 	bic.w	r3, r3, #16
 800581c:	b2db      	uxtb	r3, r3
 800581e:	330a      	adds	r3, #10
 8005820:	b2da      	uxtb	r2, r3
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d11c      	bne.n	8005866 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	78db      	ldrb	r3, [r3, #3]
 8005830:	4618      	mov	r0, r3
 8005832:	f000 f927 	bl	8005a84 <RTC_ByteToBcd2>
 8005836:	4603      	mov	r3, r0
 8005838:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	785b      	ldrb	r3, [r3, #1]
 800583e:	4618      	mov	r0, r3
 8005840:	f000 f920 	bl	8005a84 <RTC_ByteToBcd2>
 8005844:	4603      	mov	r3, r0
 8005846:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005848:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	789b      	ldrb	r3, [r3, #2]
 800584e:	4618      	mov	r0, r3
 8005850:	f000 f918 	bl	8005a84 <RTC_ByteToBcd2>
 8005854:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005856:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005860:	4313      	orrs	r3, r2
 8005862:	617b      	str	r3, [r7, #20]
 8005864:	e00e      	b.n	8005884 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	78db      	ldrb	r3, [r3, #3]
 800586a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	785b      	ldrb	r3, [r3, #1]
 8005870:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005872:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005878:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	781b      	ldrb	r3, [r3, #0]
 800587e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005880:	4313      	orrs	r3, r2
 8005882:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	22ca      	movs	r2, #202	@ 0xca
 800588a:	625a      	str	r2, [r3, #36]	@ 0x24
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2253      	movs	r2, #83	@ 0x53
 8005892:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005894:	68f8      	ldr	r0, [r7, #12]
 8005896:	f000 f899 	bl	80059cc <RTC_EnterInitMode>
 800589a:	4603      	mov	r3, r0
 800589c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800589e:	7cfb      	ldrb	r3, [r7, #19]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10c      	bne.n	80058be <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80058ae:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80058b2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f000 f8c0 	bl	8005a3a <RTC_ExitInitMode>
 80058ba:	4603      	mov	r3, r0
 80058bc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80058be:	7cfb      	ldrb	r3, [r7, #19]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d102      	bne.n	80058ca <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2201      	movs	r2, #1
 80058c8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	22ff      	movs	r2, #255	@ 0xff
 80058d0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	771a      	strb	r2, [r3, #28]

  return status;
 80058d8:	7cfb      	ldrb	r3, [r7, #19]
}
 80058da:	4618      	mov	r0, r3
 80058dc:	371c      	adds	r7, #28
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd90      	pop	{r4, r7, pc}

080058e2 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80058e2:	b580      	push	{r7, lr}
 80058e4:	b086      	sub	sp, #24
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	60f8      	str	r0, [r7, #12]
 80058ea:	60b9      	str	r1, [r7, #8]
 80058ec:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80058ee:	2300      	movs	r3, #0
 80058f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80058fc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005900:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	0c1b      	lsrs	r3, r3, #16
 8005906:	b2da      	uxtb	r2, r3
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	0a1b      	lsrs	r3, r3, #8
 8005910:	b2db      	uxtb	r3, r3
 8005912:	f003 031f 	and.w	r3, r3, #31
 8005916:	b2da      	uxtb	r2, r3
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	b2db      	uxtb	r3, r3
 8005920:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005924:	b2da      	uxtb	r2, r3
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	0b5b      	lsrs	r3, r3, #13
 800592e:	b2db      	uxtb	r3, r3
 8005930:	f003 0307 	and.w	r3, r3, #7
 8005934:	b2da      	uxtb	r2, r3
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d11a      	bne.n	8005976 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	78db      	ldrb	r3, [r3, #3]
 8005944:	4618      	mov	r0, r3
 8005946:	f000 f8bb 	bl	8005ac0 <RTC_Bcd2ToByte>
 800594a:	4603      	mov	r3, r0
 800594c:	461a      	mov	r2, r3
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	785b      	ldrb	r3, [r3, #1]
 8005956:	4618      	mov	r0, r3
 8005958:	f000 f8b2 	bl	8005ac0 <RTC_Bcd2ToByte>
 800595c:	4603      	mov	r3, r0
 800595e:	461a      	mov	r2, r3
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	789b      	ldrb	r3, [r3, #2]
 8005968:	4618      	mov	r0, r3
 800596a:	f000 f8a9 	bl	8005ac0 <RTC_Bcd2ToByte>
 800596e:	4603      	mov	r3, r0
 8005970:	461a      	mov	r2, r3
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3718      	adds	r7, #24
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005988:	2300      	movs	r3, #0
 800598a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a0d      	ldr	r2, [pc, #52]	@ (80059c8 <HAL_RTC_WaitForSynchro+0x48>)
 8005992:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005994:	f7fd fcd6 	bl	8003344 <HAL_GetTick>
 8005998:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800599a:	e009      	b.n	80059b0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800599c:	f7fd fcd2 	bl	8003344 <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80059aa:	d901      	bls.n	80059b0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e007      	b.n	80059c0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	f003 0320 	and.w	r3, r3, #32
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d0ee      	beq.n	800599c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3710      	adds	r7, #16
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	00017f5f 	.word	0x00017f5f

080059cc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059d4:	2300      	movs	r3, #0
 80059d6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80059d8:	2300      	movs	r3, #0
 80059da:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d122      	bne.n	8005a30 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68da      	ldr	r2, [r3, #12]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80059f8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80059fa:	f7fd fca3 	bl	8003344 <HAL_GetTick>
 80059fe:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005a00:	e00c      	b.n	8005a1c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005a02:	f7fd fc9f 	bl	8003344 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005a10:	d904      	bls.n	8005a1c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2204      	movs	r2, #4
 8005a16:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d102      	bne.n	8005a30 <RTC_EnterInitMode+0x64>
 8005a2a:	7bfb      	ldrb	r3, [r7, #15]
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d1e8      	bne.n	8005a02 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3710      	adds	r7, #16
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b084      	sub	sp, #16
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a42:	2300      	movs	r3, #0
 8005a44:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68da      	ldr	r2, [r3, #12]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a54:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	f003 0320 	and.w	r3, r3, #32
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10a      	bne.n	8005a7a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f7ff ff8b 	bl	8005980 <HAL_RTC_WaitForSynchro>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d004      	beq.n	8005a7a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2204      	movs	r2, #4
 8005a74:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3710      	adds	r7, #16
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b085      	sub	sp, #20
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005a92:	e005      	b.n	8005aa0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	3301      	adds	r3, #1
 8005a98:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005a9a:	79fb      	ldrb	r3, [r7, #7]
 8005a9c:	3b0a      	subs	r3, #10
 8005a9e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005aa0:	79fb      	ldrb	r3, [r7, #7]
 8005aa2:	2b09      	cmp	r3, #9
 8005aa4:	d8f6      	bhi.n	8005a94 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	011b      	lsls	r3, r3, #4
 8005aac:	b2da      	uxtb	r2, r3
 8005aae:	79fb      	ldrb	r3, [r7, #7]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	b2db      	uxtb	r3, r3
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3714      	adds	r7, #20
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b085      	sub	sp, #20
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8005aca:	2300      	movs	r3, #0
 8005acc:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8005ace:	79fb      	ldrb	r3, [r7, #7]
 8005ad0:	091b      	lsrs	r3, r3, #4
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	4413      	add	r3, r2
 8005adc:	005b      	lsls	r3, r3, #1
 8005ade:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	79fb      	ldrb	r3, [r7, #7]
 8005ae6:	f003 030f 	and.w	r3, r3, #15
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	4413      	add	r3, r2
 8005aee:	b2db      	uxtb	r3, r3
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3714      	adds	r7, #20
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d101      	bne.n	8005b0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e07b      	b.n	8005c06 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d108      	bne.n	8005b28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b1e:	d009      	beq.n	8005b34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	61da      	str	r2, [r3, #28]
 8005b26:	e005      	b.n	8005b34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d106      	bne.n	8005b54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f7fc f93a 	bl	8001dc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2202      	movs	r2, #2
 8005b58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b6a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005b7c:	431a      	orrs	r2, r3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b86:	431a      	orrs	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	691b      	ldr	r3, [r3, #16]
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	431a      	orrs	r2, r3
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	f003 0301 	and.w	r3, r3, #1
 8005b9a:	431a      	orrs	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	69db      	ldr	r3, [r3, #28]
 8005baa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a1b      	ldr	r3, [r3, #32]
 8005bb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bb8:	ea42 0103 	orr.w	r1, r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	0c1b      	lsrs	r3, r3, #16
 8005bd2:	f003 0104 	and.w	r1, r3, #4
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bda:	f003 0210 	and.w	r2, r3, #16
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	430a      	orrs	r2, r1
 8005be4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	69da      	ldr	r2, [r3, #28]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bf4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3708      	adds	r7, #8
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}

08005c0e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c0e:	b580      	push	{r7, lr}
 8005c10:	b088      	sub	sp, #32
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	60f8      	str	r0, [r7, #12]
 8005c16:	60b9      	str	r1, [r7, #8]
 8005c18:	603b      	str	r3, [r7, #0]
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c1e:	f7fd fb91 	bl	8003344 <HAL_GetTick>
 8005c22:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005c24:	88fb      	ldrh	r3, [r7, #6]
 8005c26:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d001      	beq.n	8005c38 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005c34:	2302      	movs	r3, #2
 8005c36:	e12a      	b.n	8005e8e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d002      	beq.n	8005c44 <HAL_SPI_Transmit+0x36>
 8005c3e:	88fb      	ldrh	r3, [r7, #6]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d101      	bne.n	8005c48 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	e122      	b.n	8005e8e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d101      	bne.n	8005c56 <HAL_SPI_Transmit+0x48>
 8005c52:	2302      	movs	r3, #2
 8005c54:	e11b      	b.n	8005e8e <HAL_SPI_Transmit+0x280>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2203      	movs	r2, #3
 8005c62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	68ba      	ldr	r2, [r7, #8]
 8005c70:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	88fa      	ldrh	r2, [r7, #6]
 8005c76:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	88fa      	ldrh	r2, [r7, #6]
 8005c7c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2200      	movs	r2, #0
 8005c88:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2200      	movs	r2, #0
 8005c94:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ca4:	d10f      	bne.n	8005cc6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cb4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005cc4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cd0:	2b40      	cmp	r3, #64	@ 0x40
 8005cd2:	d007      	beq.n	8005ce4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ce2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cec:	d152      	bne.n	8005d94 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d002      	beq.n	8005cfc <HAL_SPI_Transmit+0xee>
 8005cf6:	8b7b      	ldrh	r3, [r7, #26]
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d145      	bne.n	8005d88 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d00:	881a      	ldrh	r2, [r3, #0]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d0c:	1c9a      	adds	r2, r3, #2
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	b29a      	uxth	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d20:	e032      	b.n	8005d88 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f003 0302 	and.w	r3, r3, #2
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d112      	bne.n	8005d56 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d34:	881a      	ldrh	r2, [r3, #0]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d40:	1c9a      	adds	r2, r3, #2
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	3b01      	subs	r3, #1
 8005d4e:	b29a      	uxth	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005d54:	e018      	b.n	8005d88 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d56:	f7fd faf5 	bl	8003344 <HAL_GetTick>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	683a      	ldr	r2, [r7, #0]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d803      	bhi.n	8005d6e <HAL_SPI_Transmit+0x160>
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d6c:	d102      	bne.n	8005d74 <HAL_SPI_Transmit+0x166>
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d109      	bne.n	8005d88 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005d84:	2303      	movs	r3, #3
 8005d86:	e082      	b.n	8005e8e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d1c7      	bne.n	8005d22 <HAL_SPI_Transmit+0x114>
 8005d92:	e053      	b.n	8005e3c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d002      	beq.n	8005da2 <HAL_SPI_Transmit+0x194>
 8005d9c:	8b7b      	ldrh	r3, [r7, #26]
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d147      	bne.n	8005e32 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	330c      	adds	r3, #12
 8005dac:	7812      	ldrb	r2, [r2, #0]
 8005dae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db4:	1c5a      	adds	r2, r3, #1
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	3b01      	subs	r3, #1
 8005dc2:	b29a      	uxth	r2, r3
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005dc8:	e033      	b.n	8005e32 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f003 0302 	and.w	r3, r3, #2
 8005dd4:	2b02      	cmp	r3, #2
 8005dd6:	d113      	bne.n	8005e00 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	330c      	adds	r3, #12
 8005de2:	7812      	ldrb	r2, [r2, #0]
 8005de4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dea:	1c5a      	adds	r2, r3, #1
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	3b01      	subs	r3, #1
 8005df8:	b29a      	uxth	r2, r3
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005dfe:	e018      	b.n	8005e32 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e00:	f7fd faa0 	bl	8003344 <HAL_GetTick>
 8005e04:	4602      	mov	r2, r0
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	683a      	ldr	r2, [r7, #0]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d803      	bhi.n	8005e18 <HAL_SPI_Transmit+0x20a>
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e16:	d102      	bne.n	8005e1e <HAL_SPI_Transmit+0x210>
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d109      	bne.n	8005e32 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005e2e:	2303      	movs	r3, #3
 8005e30:	e02d      	b.n	8005e8e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d1c6      	bne.n	8005dca <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e3c:	69fa      	ldr	r2, [r7, #28]
 8005e3e:	6839      	ldr	r1, [r7, #0]
 8005e40:	68f8      	ldr	r0, [r7, #12]
 8005e42:	f000 f8b1 	bl	8005fa8 <SPI_EndRxTxTransaction>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d002      	beq.n	8005e52 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2220      	movs	r2, #32
 8005e50:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d10a      	bne.n	8005e70 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	617b      	str	r3, [r7, #20]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	617b      	str	r3, [r7, #20]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	617b      	str	r3, [r7, #20]
 8005e6e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d001      	beq.n	8005e8c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e000      	b.n	8005e8e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
  }
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3720      	adds	r7, #32
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
	...

08005e98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b088      	sub	sp, #32
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	603b      	str	r3, [r7, #0]
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ea8:	f7fd fa4c 	bl	8003344 <HAL_GetTick>
 8005eac:	4602      	mov	r2, r0
 8005eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb0:	1a9b      	subs	r3, r3, r2
 8005eb2:	683a      	ldr	r2, [r7, #0]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005eb8:	f7fd fa44 	bl	8003344 <HAL_GetTick>
 8005ebc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ebe:	4b39      	ldr	r3, [pc, #228]	@ (8005fa4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	015b      	lsls	r3, r3, #5
 8005ec4:	0d1b      	lsrs	r3, r3, #20
 8005ec6:	69fa      	ldr	r2, [r7, #28]
 8005ec8:	fb02 f303 	mul.w	r3, r2, r3
 8005ecc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ece:	e054      	b.n	8005f7a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed6:	d050      	beq.n	8005f7a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ed8:	f7fd fa34 	bl	8003344 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	69fa      	ldr	r2, [r7, #28]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d902      	bls.n	8005eee <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d13d      	bne.n	8005f6a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	685a      	ldr	r2, [r3, #4]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005efc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f06:	d111      	bne.n	8005f2c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f10:	d004      	beq.n	8005f1c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f1a:	d107      	bne.n	8005f2c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f2a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f34:	d10f      	bne.n	8005f56 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f44:	601a      	str	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f54:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	e017      	b.n	8005f9a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f70:	2300      	movs	r3, #0
 8005f72:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	3b01      	subs	r3, #1
 8005f78:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	689a      	ldr	r2, [r3, #8]
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	4013      	ands	r3, r2
 8005f84:	68ba      	ldr	r2, [r7, #8]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	bf0c      	ite	eq
 8005f8a:	2301      	moveq	r3, #1
 8005f8c:	2300      	movne	r3, #0
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	461a      	mov	r2, r3
 8005f92:	79fb      	ldrb	r3, [r7, #7]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d19b      	bne.n	8005ed0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3720      	adds	r7, #32
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	20000018 	.word	0x20000018

08005fa8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b088      	sub	sp, #32
 8005fac:	af02      	add	r7, sp, #8
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	9300      	str	r3, [sp, #0]
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	2102      	movs	r1, #2
 8005fbe:	68f8      	ldr	r0, [r7, #12]
 8005fc0:	f7ff ff6a 	bl	8005e98 <SPI_WaitFlagStateUntilTimeout>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d007      	beq.n	8005fda <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fce:	f043 0220 	orr.w	r2, r3, #32
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e032      	b.n	8006040 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005fda:	4b1b      	ldr	r3, [pc, #108]	@ (8006048 <SPI_EndRxTxTransaction+0xa0>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a1b      	ldr	r2, [pc, #108]	@ (800604c <SPI_EndRxTxTransaction+0xa4>)
 8005fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe4:	0d5b      	lsrs	r3, r3, #21
 8005fe6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005fea:	fb02 f303 	mul.w	r3, r2, r3
 8005fee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ff8:	d112      	bne.n	8006020 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	9300      	str	r3, [sp, #0]
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	2200      	movs	r2, #0
 8006002:	2180      	movs	r1, #128	@ 0x80
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f7ff ff47 	bl	8005e98 <SPI_WaitFlagStateUntilTimeout>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d016      	beq.n	800603e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006014:	f043 0220 	orr.w	r2, r3, #32
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800601c:	2303      	movs	r3, #3
 800601e:	e00f      	b.n	8006040 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d00a      	beq.n	800603c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	3b01      	subs	r3, #1
 800602a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006036:	2b80      	cmp	r3, #128	@ 0x80
 8006038:	d0f2      	beq.n	8006020 <SPI_EndRxTxTransaction+0x78>
 800603a:	e000      	b.n	800603e <SPI_EndRxTxTransaction+0x96>
        break;
 800603c:	bf00      	nop
  }

  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	3718      	adds	r7, #24
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	20000018 	.word	0x20000018
 800604c:	165e9f81 	.word	0x165e9f81

08006050 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b082      	sub	sp, #8
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d101      	bne.n	8006062 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e041      	b.n	80060e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006068:	b2db      	uxtb	r3, r3
 800606a:	2b00      	cmp	r3, #0
 800606c:	d106      	bne.n	800607c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f7fc f9ec 	bl	8002454 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2202      	movs	r2, #2
 8006080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	3304      	adds	r3, #4
 800608c:	4619      	mov	r1, r3
 800608e:	4610      	mov	r0, r2
 8006090:	f000 fd00 	bl	8006a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2201      	movs	r2, #1
 80060b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2201      	movs	r2, #1
 80060c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2201      	movs	r2, #1
 80060d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3708      	adds	r7, #8
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
	...

080060f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	2b01      	cmp	r3, #1
 8006102:	d001      	beq.n	8006108 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e04e      	b.n	80061a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2202      	movs	r2, #2
 800610c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68da      	ldr	r2, [r3, #12]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f042 0201 	orr.w	r2, r2, #1
 800611e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a23      	ldr	r2, [pc, #140]	@ (80061b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d022      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006132:	d01d      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a1f      	ldr	r2, [pc, #124]	@ (80061b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d018      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a1e      	ldr	r2, [pc, #120]	@ (80061bc <HAL_TIM_Base_Start_IT+0xcc>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d013      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a1c      	ldr	r2, [pc, #112]	@ (80061c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d00e      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a1b      	ldr	r2, [pc, #108]	@ (80061c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d009      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a19      	ldr	r2, [pc, #100]	@ (80061c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d004      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x80>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a18      	ldr	r2, [pc, #96]	@ (80061cc <HAL_TIM_Base_Start_IT+0xdc>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d111      	bne.n	8006194 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f003 0307 	and.w	r3, r3, #7
 800617a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2b06      	cmp	r3, #6
 8006180:	d010      	beq.n	80061a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f042 0201 	orr.w	r2, r2, #1
 8006190:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006192:	e007      	b.n	80061a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f042 0201 	orr.w	r2, r2, #1
 80061a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3714      	adds	r7, #20
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
 80061b2:	bf00      	nop
 80061b4:	40010000 	.word	0x40010000
 80061b8:	40000400 	.word	0x40000400
 80061bc:	40000800 	.word	0x40000800
 80061c0:	40000c00 	.word	0x40000c00
 80061c4:	40010400 	.word	0x40010400
 80061c8:	40014000 	.word	0x40014000
 80061cc:	40001800 	.word	0x40001800

080061d0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	68da      	ldr	r2, [r3, #12]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f022 0201 	bic.w	r2, r2, #1
 80061e6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	6a1a      	ldr	r2, [r3, #32]
 80061ee:	f241 1311 	movw	r3, #4369	@ 0x1111
 80061f2:	4013      	ands	r3, r2
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d10f      	bne.n	8006218 <HAL_TIM_Base_Stop_IT+0x48>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	6a1a      	ldr	r2, [r3, #32]
 80061fe:	f240 4344 	movw	r3, #1092	@ 0x444
 8006202:	4013      	ands	r3, r2
 8006204:	2b00      	cmp	r3, #0
 8006206:	d107      	bne.n	8006218 <HAL_TIM_Base_Stop_IT+0x48>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 0201 	bic.w	r2, r2, #1
 8006216:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006220:	2300      	movs	r3, #0
}
 8006222:	4618      	mov	r0, r3
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr

0800622e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800622e:	b580      	push	{r7, lr}
 8006230:	b082      	sub	sp, #8
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d101      	bne.n	8006240 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e041      	b.n	80062c4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006246:	b2db      	uxtb	r3, r3
 8006248:	2b00      	cmp	r3, #0
 800624a:	d106      	bne.n	800625a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f000 f839 	bl	80062cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2202      	movs	r2, #2
 800625e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	3304      	adds	r3, #4
 800626a:	4619      	mov	r1, r3
 800626c:	4610      	mov	r0, r2
 800626e:	f000 fc11 	bl	8006a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2201      	movs	r2, #1
 8006276:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2201      	movs	r2, #1
 800627e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2201      	movs	r2, #1
 8006286:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2201      	movs	r2, #1
 800628e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2201      	movs	r2, #1
 800629e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2201      	movs	r2, #1
 80062a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2201      	movs	r2, #1
 80062ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3708      	adds	r7, #8
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80062d4:	bf00      	nop
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d109      	bne.n	8006304 <HAL_TIM_PWM_Start+0x24>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	bf14      	ite	ne
 80062fc:	2301      	movne	r3, #1
 80062fe:	2300      	moveq	r3, #0
 8006300:	b2db      	uxtb	r3, r3
 8006302:	e022      	b.n	800634a <HAL_TIM_PWM_Start+0x6a>
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	2b04      	cmp	r3, #4
 8006308:	d109      	bne.n	800631e <HAL_TIM_PWM_Start+0x3e>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b01      	cmp	r3, #1
 8006314:	bf14      	ite	ne
 8006316:	2301      	movne	r3, #1
 8006318:	2300      	moveq	r3, #0
 800631a:	b2db      	uxtb	r3, r3
 800631c:	e015      	b.n	800634a <HAL_TIM_PWM_Start+0x6a>
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	2b08      	cmp	r3, #8
 8006322:	d109      	bne.n	8006338 <HAL_TIM_PWM_Start+0x58>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800632a:	b2db      	uxtb	r3, r3
 800632c:	2b01      	cmp	r3, #1
 800632e:	bf14      	ite	ne
 8006330:	2301      	movne	r3, #1
 8006332:	2300      	moveq	r3, #0
 8006334:	b2db      	uxtb	r3, r3
 8006336:	e008      	b.n	800634a <HAL_TIM_PWM_Start+0x6a>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800633e:	b2db      	uxtb	r3, r3
 8006340:	2b01      	cmp	r3, #1
 8006342:	bf14      	ite	ne
 8006344:	2301      	movne	r3, #1
 8006346:	2300      	moveq	r3, #0
 8006348:	b2db      	uxtb	r3, r3
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e07c      	b.n	800644c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d104      	bne.n	8006362 <HAL_TIM_PWM_Start+0x82>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2202      	movs	r2, #2
 800635c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006360:	e013      	b.n	800638a <HAL_TIM_PWM_Start+0xaa>
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	2b04      	cmp	r3, #4
 8006366:	d104      	bne.n	8006372 <HAL_TIM_PWM_Start+0x92>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2202      	movs	r2, #2
 800636c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006370:	e00b      	b.n	800638a <HAL_TIM_PWM_Start+0xaa>
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	2b08      	cmp	r3, #8
 8006376:	d104      	bne.n	8006382 <HAL_TIM_PWM_Start+0xa2>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2202      	movs	r2, #2
 800637c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006380:	e003      	b.n	800638a <HAL_TIM_PWM_Start+0xaa>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2202      	movs	r2, #2
 8006386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	2201      	movs	r2, #1
 8006390:	6839      	ldr	r1, [r7, #0]
 8006392:	4618      	mov	r0, r3
 8006394:	f000 fe74 	bl	8007080 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a2d      	ldr	r2, [pc, #180]	@ (8006454 <HAL_TIM_PWM_Start+0x174>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d004      	beq.n	80063ac <HAL_TIM_PWM_Start+0xcc>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a2c      	ldr	r2, [pc, #176]	@ (8006458 <HAL_TIM_PWM_Start+0x178>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d101      	bne.n	80063b0 <HAL_TIM_PWM_Start+0xd0>
 80063ac:	2301      	movs	r3, #1
 80063ae:	e000      	b.n	80063b2 <HAL_TIM_PWM_Start+0xd2>
 80063b0:	2300      	movs	r3, #0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d007      	beq.n	80063c6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80063c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a22      	ldr	r2, [pc, #136]	@ (8006454 <HAL_TIM_PWM_Start+0x174>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d022      	beq.n	8006416 <HAL_TIM_PWM_Start+0x136>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063d8:	d01d      	beq.n	8006416 <HAL_TIM_PWM_Start+0x136>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a1f      	ldr	r2, [pc, #124]	@ (800645c <HAL_TIM_PWM_Start+0x17c>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d018      	beq.n	8006416 <HAL_TIM_PWM_Start+0x136>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006460 <HAL_TIM_PWM_Start+0x180>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d013      	beq.n	8006416 <HAL_TIM_PWM_Start+0x136>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a1c      	ldr	r2, [pc, #112]	@ (8006464 <HAL_TIM_PWM_Start+0x184>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d00e      	beq.n	8006416 <HAL_TIM_PWM_Start+0x136>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a16      	ldr	r2, [pc, #88]	@ (8006458 <HAL_TIM_PWM_Start+0x178>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d009      	beq.n	8006416 <HAL_TIM_PWM_Start+0x136>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a18      	ldr	r2, [pc, #96]	@ (8006468 <HAL_TIM_PWM_Start+0x188>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d004      	beq.n	8006416 <HAL_TIM_PWM_Start+0x136>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a16      	ldr	r2, [pc, #88]	@ (800646c <HAL_TIM_PWM_Start+0x18c>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d111      	bne.n	800643a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f003 0307 	and.w	r3, r3, #7
 8006420:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2b06      	cmp	r3, #6
 8006426:	d010      	beq.n	800644a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f042 0201 	orr.w	r2, r2, #1
 8006436:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006438:	e007      	b.n	800644a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f042 0201 	orr.w	r2, r2, #1
 8006448:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800644a:	2300      	movs	r3, #0
}
 800644c:	4618      	mov	r0, r3
 800644e:	3710      	adds	r7, #16
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}
 8006454:	40010000 	.word	0x40010000
 8006458:	40010400 	.word	0x40010400
 800645c:	40000400 	.word	0x40000400
 8006460:	40000800 	.word	0x40000800
 8006464:	40000c00 	.word	0x40000c00
 8006468:	40014000 	.word	0x40014000
 800646c:	40001800 	.word	0x40001800

08006470 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b082      	sub	sp, #8
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	2200      	movs	r2, #0
 8006480:	6839      	ldr	r1, [r7, #0]
 8006482:	4618      	mov	r0, r3
 8006484:	f000 fdfc 	bl	8007080 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a2e      	ldr	r2, [pc, #184]	@ (8006548 <HAL_TIM_PWM_Stop+0xd8>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d004      	beq.n	800649c <HAL_TIM_PWM_Stop+0x2c>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a2d      	ldr	r2, [pc, #180]	@ (800654c <HAL_TIM_PWM_Stop+0xdc>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d101      	bne.n	80064a0 <HAL_TIM_PWM_Stop+0x30>
 800649c:	2301      	movs	r3, #1
 800649e:	e000      	b.n	80064a2 <HAL_TIM_PWM_Stop+0x32>
 80064a0:	2300      	movs	r3, #0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d017      	beq.n	80064d6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	6a1a      	ldr	r2, [r3, #32]
 80064ac:	f241 1311 	movw	r3, #4369	@ 0x1111
 80064b0:	4013      	ands	r3, r2
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d10f      	bne.n	80064d6 <HAL_TIM_PWM_Stop+0x66>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	6a1a      	ldr	r2, [r3, #32]
 80064bc:	f240 4344 	movw	r3, #1092	@ 0x444
 80064c0:	4013      	ands	r3, r2
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d107      	bne.n	80064d6 <HAL_TIM_PWM_Stop+0x66>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80064d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	6a1a      	ldr	r2, [r3, #32]
 80064dc:	f241 1311 	movw	r3, #4369	@ 0x1111
 80064e0:	4013      	ands	r3, r2
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d10f      	bne.n	8006506 <HAL_TIM_PWM_Stop+0x96>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	6a1a      	ldr	r2, [r3, #32]
 80064ec:	f240 4344 	movw	r3, #1092	@ 0x444
 80064f0:	4013      	ands	r3, r2
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d107      	bne.n	8006506 <HAL_TIM_PWM_Stop+0x96>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f022 0201 	bic.w	r2, r2, #1
 8006504:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d104      	bne.n	8006516 <HAL_TIM_PWM_Stop+0xa6>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006514:	e013      	b.n	800653e <HAL_TIM_PWM_Stop+0xce>
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	2b04      	cmp	r3, #4
 800651a:	d104      	bne.n	8006526 <HAL_TIM_PWM_Stop+0xb6>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006524:	e00b      	b.n	800653e <HAL_TIM_PWM_Stop+0xce>
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	2b08      	cmp	r3, #8
 800652a:	d104      	bne.n	8006536 <HAL_TIM_PWM_Stop+0xc6>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006534:	e003      	b.n	800653e <HAL_TIM_PWM_Stop+0xce>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3708      	adds	r7, #8
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	40010000 	.word	0x40010000
 800654c:	40010400 	.word	0x40010400

08006550 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	f003 0302 	and.w	r3, r3, #2
 800656e:	2b00      	cmp	r3, #0
 8006570:	d020      	beq.n	80065b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f003 0302 	and.w	r3, r3, #2
 8006578:	2b00      	cmp	r3, #0
 800657a:	d01b      	beq.n	80065b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f06f 0202 	mvn.w	r2, #2
 8006584:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2201      	movs	r2, #1
 800658a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	f003 0303 	and.w	r3, r3, #3
 8006596:	2b00      	cmp	r3, #0
 8006598:	d003      	beq.n	80065a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 fa5b 	bl	8006a56 <HAL_TIM_IC_CaptureCallback>
 80065a0:	e005      	b.n	80065ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f000 fa4d 	bl	8006a42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f000 fa5e 	bl	8006a6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	f003 0304 	and.w	r3, r3, #4
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d020      	beq.n	8006600 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f003 0304 	and.w	r3, r3, #4
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d01b      	beq.n	8006600 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f06f 0204 	mvn.w	r2, #4
 80065d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2202      	movs	r2, #2
 80065d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d003      	beq.n	80065ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 fa35 	bl	8006a56 <HAL_TIM_IC_CaptureCallback>
 80065ec:	e005      	b.n	80065fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f000 fa27 	bl	8006a42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 fa38 	bl	8006a6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	f003 0308 	and.w	r3, r3, #8
 8006606:	2b00      	cmp	r3, #0
 8006608:	d020      	beq.n	800664c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f003 0308 	and.w	r3, r3, #8
 8006610:	2b00      	cmp	r3, #0
 8006612:	d01b      	beq.n	800664c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f06f 0208 	mvn.w	r2, #8
 800661c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2204      	movs	r2, #4
 8006622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	69db      	ldr	r3, [r3, #28]
 800662a:	f003 0303 	and.w	r3, r3, #3
 800662e:	2b00      	cmp	r3, #0
 8006630:	d003      	beq.n	800663a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 fa0f 	bl	8006a56 <HAL_TIM_IC_CaptureCallback>
 8006638:	e005      	b.n	8006646 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 fa01 	bl	8006a42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f000 fa12 	bl	8006a6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	f003 0310 	and.w	r3, r3, #16
 8006652:	2b00      	cmp	r3, #0
 8006654:	d020      	beq.n	8006698 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f003 0310 	and.w	r3, r3, #16
 800665c:	2b00      	cmp	r3, #0
 800665e:	d01b      	beq.n	8006698 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f06f 0210 	mvn.w	r2, #16
 8006668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2208      	movs	r2, #8
 800666e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	69db      	ldr	r3, [r3, #28]
 8006676:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800667a:	2b00      	cmp	r3, #0
 800667c:	d003      	beq.n	8006686 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 f9e9 	bl	8006a56 <HAL_TIM_IC_CaptureCallback>
 8006684:	e005      	b.n	8006692 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 f9db 	bl	8006a42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f000 f9ec 	bl	8006a6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00c      	beq.n	80066bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f003 0301 	and.w	r3, r3, #1
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d007      	beq.n	80066bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f06f 0201 	mvn.w	r2, #1
 80066b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f7fb fa24 	bl	8001b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d00c      	beq.n	80066e0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d007      	beq.n	80066e0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80066d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 fd7c 	bl	80071d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00c      	beq.n	8006704 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d007      	beq.n	8006704 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80066fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f9bd 	bl	8006a7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	f003 0320 	and.w	r3, r3, #32
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00c      	beq.n	8006728 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f003 0320 	and.w	r3, r3, #32
 8006714:	2b00      	cmp	r3, #0
 8006716:	d007      	beq.n	8006728 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f06f 0220 	mvn.w	r2, #32
 8006720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 fd4e 	bl	80071c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006728:	bf00      	nop
 800672a:	3710      	adds	r7, #16
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800673c:	2300      	movs	r3, #0
 800673e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006746:	2b01      	cmp	r3, #1
 8006748:	d101      	bne.n	800674e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800674a:	2302      	movs	r3, #2
 800674c:	e0ae      	b.n	80068ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2201      	movs	r2, #1
 8006752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2b0c      	cmp	r3, #12
 800675a:	f200 809f 	bhi.w	800689c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800675e:	a201      	add	r2, pc, #4	@ (adr r2, 8006764 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006764:	08006799 	.word	0x08006799
 8006768:	0800689d 	.word	0x0800689d
 800676c:	0800689d 	.word	0x0800689d
 8006770:	0800689d 	.word	0x0800689d
 8006774:	080067d9 	.word	0x080067d9
 8006778:	0800689d 	.word	0x0800689d
 800677c:	0800689d 	.word	0x0800689d
 8006780:	0800689d 	.word	0x0800689d
 8006784:	0800681b 	.word	0x0800681b
 8006788:	0800689d 	.word	0x0800689d
 800678c:	0800689d 	.word	0x0800689d
 8006790:	0800689d 	.word	0x0800689d
 8006794:	0800685b 	.word	0x0800685b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68b9      	ldr	r1, [r7, #8]
 800679e:	4618      	mov	r0, r3
 80067a0:	f000 fa24 	bl	8006bec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	699a      	ldr	r2, [r3, #24]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f042 0208 	orr.w	r2, r2, #8
 80067b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	699a      	ldr	r2, [r3, #24]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f022 0204 	bic.w	r2, r2, #4
 80067c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6999      	ldr	r1, [r3, #24]
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	691a      	ldr	r2, [r3, #16]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	619a      	str	r2, [r3, #24]
      break;
 80067d6:	e064      	b.n	80068a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68b9      	ldr	r1, [r7, #8]
 80067de:	4618      	mov	r0, r3
 80067e0:	f000 fa74 	bl	8006ccc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	699a      	ldr	r2, [r3, #24]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	699a      	ldr	r2, [r3, #24]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006802:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	6999      	ldr	r1, [r3, #24]
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	021a      	lsls	r2, r3, #8
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	430a      	orrs	r2, r1
 8006816:	619a      	str	r2, [r3, #24]
      break;
 8006818:	e043      	b.n	80068a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68b9      	ldr	r1, [r7, #8]
 8006820:	4618      	mov	r0, r3
 8006822:	f000 fac9 	bl	8006db8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	69da      	ldr	r2, [r3, #28]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f042 0208 	orr.w	r2, r2, #8
 8006834:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	69da      	ldr	r2, [r3, #28]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f022 0204 	bic.w	r2, r2, #4
 8006844:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	69d9      	ldr	r1, [r3, #28]
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	691a      	ldr	r2, [r3, #16]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	430a      	orrs	r2, r1
 8006856:	61da      	str	r2, [r3, #28]
      break;
 8006858:	e023      	b.n	80068a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68b9      	ldr	r1, [r7, #8]
 8006860:	4618      	mov	r0, r3
 8006862:	f000 fb1d 	bl	8006ea0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	69da      	ldr	r2, [r3, #28]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006874:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	69da      	ldr	r2, [r3, #28]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006884:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	69d9      	ldr	r1, [r3, #28]
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	021a      	lsls	r2, r3, #8
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	430a      	orrs	r2, r1
 8006898:	61da      	str	r2, [r3, #28]
      break;
 800689a:	e002      	b.n	80068a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	75fb      	strb	r3, [r7, #23]
      break;
 80068a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80068aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3718      	adds	r7, #24
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068be:	2300      	movs	r3, #0
 80068c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d101      	bne.n	80068d0 <HAL_TIM_ConfigClockSource+0x1c>
 80068cc:	2302      	movs	r3, #2
 80068ce:	e0b4      	b.n	8006a3a <HAL_TIM_ConfigClockSource+0x186>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2202      	movs	r2, #2
 80068dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80068ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68ba      	ldr	r2, [r7, #8]
 80068fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006908:	d03e      	beq.n	8006988 <HAL_TIM_ConfigClockSource+0xd4>
 800690a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800690e:	f200 8087 	bhi.w	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006912:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006916:	f000 8086 	beq.w	8006a26 <HAL_TIM_ConfigClockSource+0x172>
 800691a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800691e:	d87f      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006920:	2b70      	cmp	r3, #112	@ 0x70
 8006922:	d01a      	beq.n	800695a <HAL_TIM_ConfigClockSource+0xa6>
 8006924:	2b70      	cmp	r3, #112	@ 0x70
 8006926:	d87b      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006928:	2b60      	cmp	r3, #96	@ 0x60
 800692a:	d050      	beq.n	80069ce <HAL_TIM_ConfigClockSource+0x11a>
 800692c:	2b60      	cmp	r3, #96	@ 0x60
 800692e:	d877      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006930:	2b50      	cmp	r3, #80	@ 0x50
 8006932:	d03c      	beq.n	80069ae <HAL_TIM_ConfigClockSource+0xfa>
 8006934:	2b50      	cmp	r3, #80	@ 0x50
 8006936:	d873      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006938:	2b40      	cmp	r3, #64	@ 0x40
 800693a:	d058      	beq.n	80069ee <HAL_TIM_ConfigClockSource+0x13a>
 800693c:	2b40      	cmp	r3, #64	@ 0x40
 800693e:	d86f      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006940:	2b30      	cmp	r3, #48	@ 0x30
 8006942:	d064      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15a>
 8006944:	2b30      	cmp	r3, #48	@ 0x30
 8006946:	d86b      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006948:	2b20      	cmp	r3, #32
 800694a:	d060      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15a>
 800694c:	2b20      	cmp	r3, #32
 800694e:	d867      	bhi.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
 8006950:	2b00      	cmp	r3, #0
 8006952:	d05c      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15a>
 8006954:	2b10      	cmp	r3, #16
 8006956:	d05a      	beq.n	8006a0e <HAL_TIM_ConfigClockSource+0x15a>
 8006958:	e062      	b.n	8006a20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800696a:	f000 fb69 	bl	8007040 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800697c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68ba      	ldr	r2, [r7, #8]
 8006984:	609a      	str	r2, [r3, #8]
      break;
 8006986:	e04f      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006998:	f000 fb52 	bl	8007040 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689a      	ldr	r2, [r3, #8]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80069aa:	609a      	str	r2, [r3, #8]
      break;
 80069ac:	e03c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ba:	461a      	mov	r2, r3
 80069bc:	f000 fac6 	bl	8006f4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2150      	movs	r1, #80	@ 0x50
 80069c6:	4618      	mov	r0, r3
 80069c8:	f000 fb1f 	bl	800700a <TIM_ITRx_SetConfig>
      break;
 80069cc:	e02c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80069da:	461a      	mov	r2, r3
 80069dc:	f000 fae5 	bl	8006faa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2160      	movs	r1, #96	@ 0x60
 80069e6:	4618      	mov	r0, r3
 80069e8:	f000 fb0f 	bl	800700a <TIM_ITRx_SetConfig>
      break;
 80069ec:	e01c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069fa:	461a      	mov	r2, r3
 80069fc:	f000 faa6 	bl	8006f4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	2140      	movs	r1, #64	@ 0x40
 8006a06:	4618      	mov	r0, r3
 8006a08:	f000 faff 	bl	800700a <TIM_ITRx_SetConfig>
      break;
 8006a0c:	e00c      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4619      	mov	r1, r3
 8006a18:	4610      	mov	r0, r2
 8006a1a:	f000 faf6 	bl	800700a <TIM_ITRx_SetConfig>
      break;
 8006a1e:	e003      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	73fb      	strb	r3, [r7, #15]
      break;
 8006a24:	e000      	b.n	8006a28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006a26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3710      	adds	r7, #16
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}

08006a42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a42:	b480      	push	{r7}
 8006a44:	b083      	sub	sp, #12
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a4a:	bf00      	nop
 8006a4c:	370c      	adds	r7, #12
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a56:	b480      	push	{r7}
 8006a58:	b083      	sub	sp, #12
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a5e:	bf00      	nop
 8006a60:	370c      	adds	r7, #12
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a6a:	b480      	push	{r7}
 8006a6c:	b083      	sub	sp, #12
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a72:	bf00      	nop
 8006a74:	370c      	adds	r7, #12
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr

08006a7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a7e:	b480      	push	{r7}
 8006a80:	b083      	sub	sp, #12
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a86:	bf00      	nop
 8006a88:	370c      	adds	r7, #12
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr
	...

08006a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b085      	sub	sp, #20
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a46      	ldr	r2, [pc, #280]	@ (8006bc0 <TIM_Base_SetConfig+0x12c>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d013      	beq.n	8006ad4 <TIM_Base_SetConfig+0x40>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ab2:	d00f      	beq.n	8006ad4 <TIM_Base_SetConfig+0x40>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a43      	ldr	r2, [pc, #268]	@ (8006bc4 <TIM_Base_SetConfig+0x130>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d00b      	beq.n	8006ad4 <TIM_Base_SetConfig+0x40>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a42      	ldr	r2, [pc, #264]	@ (8006bc8 <TIM_Base_SetConfig+0x134>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d007      	beq.n	8006ad4 <TIM_Base_SetConfig+0x40>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a41      	ldr	r2, [pc, #260]	@ (8006bcc <TIM_Base_SetConfig+0x138>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d003      	beq.n	8006ad4 <TIM_Base_SetConfig+0x40>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4a40      	ldr	r2, [pc, #256]	@ (8006bd0 <TIM_Base_SetConfig+0x13c>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d108      	bne.n	8006ae6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ada:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a35      	ldr	r2, [pc, #212]	@ (8006bc0 <TIM_Base_SetConfig+0x12c>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d02b      	beq.n	8006b46 <TIM_Base_SetConfig+0xb2>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006af4:	d027      	beq.n	8006b46 <TIM_Base_SetConfig+0xb2>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a32      	ldr	r2, [pc, #200]	@ (8006bc4 <TIM_Base_SetConfig+0x130>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d023      	beq.n	8006b46 <TIM_Base_SetConfig+0xb2>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a31      	ldr	r2, [pc, #196]	@ (8006bc8 <TIM_Base_SetConfig+0x134>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d01f      	beq.n	8006b46 <TIM_Base_SetConfig+0xb2>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a30      	ldr	r2, [pc, #192]	@ (8006bcc <TIM_Base_SetConfig+0x138>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d01b      	beq.n	8006b46 <TIM_Base_SetConfig+0xb2>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a2f      	ldr	r2, [pc, #188]	@ (8006bd0 <TIM_Base_SetConfig+0x13c>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d017      	beq.n	8006b46 <TIM_Base_SetConfig+0xb2>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a2e      	ldr	r2, [pc, #184]	@ (8006bd4 <TIM_Base_SetConfig+0x140>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d013      	beq.n	8006b46 <TIM_Base_SetConfig+0xb2>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a2d      	ldr	r2, [pc, #180]	@ (8006bd8 <TIM_Base_SetConfig+0x144>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d00f      	beq.n	8006b46 <TIM_Base_SetConfig+0xb2>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a2c      	ldr	r2, [pc, #176]	@ (8006bdc <TIM_Base_SetConfig+0x148>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d00b      	beq.n	8006b46 <TIM_Base_SetConfig+0xb2>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a2b      	ldr	r2, [pc, #172]	@ (8006be0 <TIM_Base_SetConfig+0x14c>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d007      	beq.n	8006b46 <TIM_Base_SetConfig+0xb2>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a2a      	ldr	r2, [pc, #168]	@ (8006be4 <TIM_Base_SetConfig+0x150>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d003      	beq.n	8006b46 <TIM_Base_SetConfig+0xb2>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4a29      	ldr	r2, [pc, #164]	@ (8006be8 <TIM_Base_SetConfig+0x154>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d108      	bne.n	8006b58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	68fa      	ldr	r2, [r7, #12]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	695b      	ldr	r3, [r3, #20]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	689a      	ldr	r2, [r3, #8]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a10      	ldr	r2, [pc, #64]	@ (8006bc0 <TIM_Base_SetConfig+0x12c>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d003      	beq.n	8006b8c <TIM_Base_SetConfig+0xf8>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a12      	ldr	r2, [pc, #72]	@ (8006bd0 <TIM_Base_SetConfig+0x13c>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d103      	bne.n	8006b94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	691a      	ldr	r2, [r3, #16]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	f003 0301 	and.w	r3, r3, #1
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d105      	bne.n	8006bb2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	f023 0201 	bic.w	r2, r3, #1
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	611a      	str	r2, [r3, #16]
  }
}
 8006bb2:	bf00      	nop
 8006bb4:	3714      	adds	r7, #20
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbc:	4770      	bx	lr
 8006bbe:	bf00      	nop
 8006bc0:	40010000 	.word	0x40010000
 8006bc4:	40000400 	.word	0x40000400
 8006bc8:	40000800 	.word	0x40000800
 8006bcc:	40000c00 	.word	0x40000c00
 8006bd0:	40010400 	.word	0x40010400
 8006bd4:	40014000 	.word	0x40014000
 8006bd8:	40014400 	.word	0x40014400
 8006bdc:	40014800 	.word	0x40014800
 8006be0:	40001800 	.word	0x40001800
 8006be4:	40001c00 	.word	0x40001c00
 8006be8:	40002000 	.word	0x40002000

08006bec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b087      	sub	sp, #28
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6a1b      	ldr	r3, [r3, #32]
 8006bfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6a1b      	ldr	r3, [r3, #32]
 8006c00:	f023 0201 	bic.w	r2, r3, #1
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	699b      	ldr	r3, [r3, #24]
 8006c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f023 0303 	bic.w	r3, r3, #3
 8006c22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	68fa      	ldr	r2, [r7, #12]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	f023 0302 	bic.w	r3, r3, #2
 8006c34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	697a      	ldr	r2, [r7, #20]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a20      	ldr	r2, [pc, #128]	@ (8006cc4 <TIM_OC1_SetConfig+0xd8>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d003      	beq.n	8006c50 <TIM_OC1_SetConfig+0x64>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a1f      	ldr	r2, [pc, #124]	@ (8006cc8 <TIM_OC1_SetConfig+0xdc>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d10c      	bne.n	8006c6a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	f023 0308 	bic.w	r3, r3, #8
 8006c56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	697a      	ldr	r2, [r7, #20]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	f023 0304 	bic.w	r3, r3, #4
 8006c68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	4a15      	ldr	r2, [pc, #84]	@ (8006cc4 <TIM_OC1_SetConfig+0xd8>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d003      	beq.n	8006c7a <TIM_OC1_SetConfig+0x8e>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	4a14      	ldr	r2, [pc, #80]	@ (8006cc8 <TIM_OC1_SetConfig+0xdc>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d111      	bne.n	8006c9e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	695b      	ldr	r3, [r3, #20]
 8006c8e:	693a      	ldr	r2, [r7, #16]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	699b      	ldr	r3, [r3, #24]
 8006c98:	693a      	ldr	r2, [r7, #16]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	697a      	ldr	r2, [r7, #20]
 8006cb6:	621a      	str	r2, [r3, #32]
}
 8006cb8:	bf00      	nop
 8006cba:	371c      	adds	r7, #28
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr
 8006cc4:	40010000 	.word	0x40010000
 8006cc8:	40010400 	.word	0x40010400

08006ccc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
 8006cda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6a1b      	ldr	r3, [r3, #32]
 8006ce0:	f023 0210 	bic.w	r2, r3, #16
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	699b      	ldr	r3, [r3, #24]
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	021b      	lsls	r3, r3, #8
 8006d0a:	68fa      	ldr	r2, [r7, #12]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	f023 0320 	bic.w	r3, r3, #32
 8006d16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	011b      	lsls	r3, r3, #4
 8006d1e:	697a      	ldr	r2, [r7, #20]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4a22      	ldr	r2, [pc, #136]	@ (8006db0 <TIM_OC2_SetConfig+0xe4>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d003      	beq.n	8006d34 <TIM_OC2_SetConfig+0x68>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	4a21      	ldr	r2, [pc, #132]	@ (8006db4 <TIM_OC2_SetConfig+0xe8>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d10d      	bne.n	8006d50 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	011b      	lsls	r3, r3, #4
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a17      	ldr	r2, [pc, #92]	@ (8006db0 <TIM_OC2_SetConfig+0xe4>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d003      	beq.n	8006d60 <TIM_OC2_SetConfig+0x94>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a16      	ldr	r2, [pc, #88]	@ (8006db4 <TIM_OC2_SetConfig+0xe8>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d113      	bne.n	8006d88 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	695b      	ldr	r3, [r3, #20]
 8006d74:	009b      	lsls	r3, r3, #2
 8006d76:	693a      	ldr	r2, [r7, #16]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	699b      	ldr	r3, [r3, #24]
 8006d80:	009b      	lsls	r3, r3, #2
 8006d82:	693a      	ldr	r2, [r7, #16]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	693a      	ldr	r2, [r7, #16]
 8006d8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	68fa      	ldr	r2, [r7, #12]
 8006d92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	685a      	ldr	r2, [r3, #4]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	697a      	ldr	r2, [r7, #20]
 8006da0:	621a      	str	r2, [r3, #32]
}
 8006da2:	bf00      	nop
 8006da4:	371c      	adds	r7, #28
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	40010000 	.word	0x40010000
 8006db4:	40010400 	.word	0x40010400

08006db8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a1b      	ldr	r3, [r3, #32]
 8006dcc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	69db      	ldr	r3, [r3, #28]
 8006dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006de6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f023 0303 	bic.w	r3, r3, #3
 8006dee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	021b      	lsls	r3, r3, #8
 8006e08:	697a      	ldr	r2, [r7, #20]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4a21      	ldr	r2, [pc, #132]	@ (8006e98 <TIM_OC3_SetConfig+0xe0>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d003      	beq.n	8006e1e <TIM_OC3_SetConfig+0x66>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a20      	ldr	r2, [pc, #128]	@ (8006e9c <TIM_OC3_SetConfig+0xe4>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d10d      	bne.n	8006e3a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	021b      	lsls	r3, r3, #8
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006e38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a16      	ldr	r2, [pc, #88]	@ (8006e98 <TIM_OC3_SetConfig+0xe0>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d003      	beq.n	8006e4a <TIM_OC3_SetConfig+0x92>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a15      	ldr	r2, [pc, #84]	@ (8006e9c <TIM_OC3_SetConfig+0xe4>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d113      	bne.n	8006e72 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	695b      	ldr	r3, [r3, #20]
 8006e5e:	011b      	lsls	r3, r3, #4
 8006e60:	693a      	ldr	r2, [r7, #16]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	699b      	ldr	r3, [r3, #24]
 8006e6a:	011b      	lsls	r3, r3, #4
 8006e6c:	693a      	ldr	r2, [r7, #16]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	693a      	ldr	r2, [r7, #16]
 8006e76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	68fa      	ldr	r2, [r7, #12]
 8006e7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	685a      	ldr	r2, [r3, #4]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	697a      	ldr	r2, [r7, #20]
 8006e8a:	621a      	str	r2, [r3, #32]
}
 8006e8c:	bf00      	nop
 8006e8e:	371c      	adds	r7, #28
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr
 8006e98:	40010000 	.word	0x40010000
 8006e9c:	40010400 	.word	0x40010400

08006ea0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b087      	sub	sp, #28
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a1b      	ldr	r3, [r3, #32]
 8006eae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6a1b      	ldr	r3, [r3, #32]
 8006eb4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	69db      	ldr	r3, [r3, #28]
 8006ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ed6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	021b      	lsls	r3, r3, #8
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006eea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	031b      	lsls	r3, r3, #12
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a12      	ldr	r2, [pc, #72]	@ (8006f44 <TIM_OC4_SetConfig+0xa4>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d003      	beq.n	8006f08 <TIM_OC4_SetConfig+0x68>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a11      	ldr	r2, [pc, #68]	@ (8006f48 <TIM_OC4_SetConfig+0xa8>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d109      	bne.n	8006f1c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	695b      	ldr	r3, [r3, #20]
 8006f14:	019b      	lsls	r3, r3, #6
 8006f16:	697a      	ldr	r2, [r7, #20]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	697a      	ldr	r2, [r7, #20]
 8006f20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	685a      	ldr	r2, [r3, #4]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	693a      	ldr	r2, [r7, #16]
 8006f34:	621a      	str	r2, [r3, #32]
}
 8006f36:	bf00      	nop
 8006f38:	371c      	adds	r7, #28
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	40010000 	.word	0x40010000
 8006f48:	40010400 	.word	0x40010400

08006f4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b087      	sub	sp, #28
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	60f8      	str	r0, [r7, #12]
 8006f54:	60b9      	str	r1, [r7, #8]
 8006f56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6a1b      	ldr	r3, [r3, #32]
 8006f5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6a1b      	ldr	r3, [r3, #32]
 8006f62:	f023 0201 	bic.w	r2, r3, #1
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	699b      	ldr	r3, [r3, #24]
 8006f6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	011b      	lsls	r3, r3, #4
 8006f7c:	693a      	ldr	r2, [r7, #16]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	f023 030a 	bic.w	r3, r3, #10
 8006f88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	693a      	ldr	r2, [r7, #16]
 8006f96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	697a      	ldr	r2, [r7, #20]
 8006f9c:	621a      	str	r2, [r3, #32]
}
 8006f9e:	bf00      	nop
 8006fa0:	371c      	adds	r7, #28
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006faa:	b480      	push	{r7}
 8006fac:	b087      	sub	sp, #28
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	60f8      	str	r0, [r7, #12]
 8006fb2:	60b9      	str	r1, [r7, #8]
 8006fb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	6a1b      	ldr	r3, [r3, #32]
 8006fba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6a1b      	ldr	r3, [r3, #32]
 8006fc0:	f023 0210 	bic.w	r2, r3, #16
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	699b      	ldr	r3, [r3, #24]
 8006fcc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006fd4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	031b      	lsls	r3, r3, #12
 8006fda:	693a      	ldr	r2, [r7, #16]
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006fe6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	011b      	lsls	r3, r3, #4
 8006fec:	697a      	ldr	r2, [r7, #20]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	693a      	ldr	r2, [r7, #16]
 8006ff6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	697a      	ldr	r2, [r7, #20]
 8006ffc:	621a      	str	r2, [r3, #32]
}
 8006ffe:	bf00      	nop
 8007000:	371c      	adds	r7, #28
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr

0800700a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800700a:	b480      	push	{r7}
 800700c:	b085      	sub	sp, #20
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
 8007012:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007020:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4313      	orrs	r3, r2
 8007028:	f043 0307 	orr.w	r3, r3, #7
 800702c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	609a      	str	r2, [r3, #8]
}
 8007034:	bf00      	nop
 8007036:	3714      	adds	r7, #20
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007040:	b480      	push	{r7}
 8007042:	b087      	sub	sp, #28
 8007044:	af00      	add	r7, sp, #0
 8007046:	60f8      	str	r0, [r7, #12]
 8007048:	60b9      	str	r1, [r7, #8]
 800704a:	607a      	str	r2, [r7, #4]
 800704c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800705a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	021a      	lsls	r2, r3, #8
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	431a      	orrs	r2, r3
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	4313      	orrs	r3, r2
 8007068:	697a      	ldr	r2, [r7, #20]
 800706a:	4313      	orrs	r3, r2
 800706c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	697a      	ldr	r2, [r7, #20]
 8007072:	609a      	str	r2, [r3, #8]
}
 8007074:	bf00      	nop
 8007076:	371c      	adds	r7, #28
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr

08007080 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007080:	b480      	push	{r7}
 8007082:	b087      	sub	sp, #28
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	f003 031f 	and.w	r3, r3, #31
 8007092:	2201      	movs	r2, #1
 8007094:	fa02 f303 	lsl.w	r3, r2, r3
 8007098:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6a1a      	ldr	r2, [r3, #32]
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	43db      	mvns	r3, r3
 80070a2:	401a      	ands	r2, r3
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	6a1a      	ldr	r2, [r3, #32]
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	f003 031f 	and.w	r3, r3, #31
 80070b2:	6879      	ldr	r1, [r7, #4]
 80070b4:	fa01 f303 	lsl.w	r3, r1, r3
 80070b8:	431a      	orrs	r2, r3
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	621a      	str	r2, [r3, #32]
}
 80070be:	bf00      	nop
 80070c0:	371c      	adds	r7, #28
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr
	...

080070cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b085      	sub	sp, #20
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
 80070d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070dc:	2b01      	cmp	r3, #1
 80070de:	d101      	bne.n	80070e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070e0:	2302      	movs	r3, #2
 80070e2:	e05a      	b.n	800719a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2202      	movs	r2, #2
 80070f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800710a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68fa      	ldr	r2, [r7, #12]
 8007112:	4313      	orrs	r3, r2
 8007114:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	68fa      	ldr	r2, [r7, #12]
 800711c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a21      	ldr	r2, [pc, #132]	@ (80071a8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d022      	beq.n	800716e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007130:	d01d      	beq.n	800716e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a1d      	ldr	r2, [pc, #116]	@ (80071ac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d018      	beq.n	800716e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a1b      	ldr	r2, [pc, #108]	@ (80071b0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d013      	beq.n	800716e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a1a      	ldr	r2, [pc, #104]	@ (80071b4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d00e      	beq.n	800716e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a18      	ldr	r2, [pc, #96]	@ (80071b8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d009      	beq.n	800716e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a17      	ldr	r2, [pc, #92]	@ (80071bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d004      	beq.n	800716e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a15      	ldr	r2, [pc, #84]	@ (80071c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d10c      	bne.n	8007188 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007174:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	68ba      	ldr	r2, [r7, #8]
 800717c:	4313      	orrs	r3, r2
 800717e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68ba      	ldr	r2, [r7, #8]
 8007186:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007198:	2300      	movs	r3, #0
}
 800719a:	4618      	mov	r0, r3
 800719c:	3714      	adds	r7, #20
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	40010000 	.word	0x40010000
 80071ac:	40000400 	.word	0x40000400
 80071b0:	40000800 	.word	0x40000800
 80071b4:	40000c00 	.word	0x40000c00
 80071b8:	40010400 	.word	0x40010400
 80071bc:	40014000 	.word	0x40014000
 80071c0:	40001800 	.word	0x40001800

080071c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b083      	sub	sp, #12
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071cc:	bf00      	nop
 80071ce:	370c      	adds	r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071e0:	bf00      	nop
 80071e2:	370c      	adds	r7, #12
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr

080071ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b082      	sub	sp, #8
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d101      	bne.n	80071fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e042      	b.n	8007284 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007204:	b2db      	uxtb	r3, r3
 8007206:	2b00      	cmp	r3, #0
 8007208:	d106      	bne.n	8007218 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f7fb fa58 	bl	80026c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2224      	movs	r2, #36	@ 0x24
 800721c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68da      	ldr	r2, [r3, #12]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800722e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 f82b 	bl	800728c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	691a      	ldr	r2, [r3, #16]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007244:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	695a      	ldr	r2, [r3, #20]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007254:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	68da      	ldr	r2, [r3, #12]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007264:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2220      	movs	r2, #32
 8007270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2220      	movs	r2, #32
 8007278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	3708      	adds	r7, #8
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800728c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007290:	b0c0      	sub	sp, #256	@ 0x100
 8007292:	af00      	add	r7, sp, #0
 8007294:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	691b      	ldr	r3, [r3, #16]
 80072a0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80072a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072a8:	68d9      	ldr	r1, [r3, #12]
 80072aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	ea40 0301 	orr.w	r3, r0, r1
 80072b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80072b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072ba:	689a      	ldr	r2, [r3, #8]
 80072bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072c0:	691b      	ldr	r3, [r3, #16]
 80072c2:	431a      	orrs	r2, r3
 80072c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072c8:	695b      	ldr	r3, [r3, #20]
 80072ca:	431a      	orrs	r2, r3
 80072cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072d0:	69db      	ldr	r3, [r3, #28]
 80072d2:	4313      	orrs	r3, r2
 80072d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80072d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80072e4:	f021 010c 	bic.w	r1, r1, #12
 80072e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072ec:	681a      	ldr	r2, [r3, #0]
 80072ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80072f2:	430b      	orrs	r3, r1
 80072f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80072f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	695b      	ldr	r3, [r3, #20]
 80072fe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007306:	6999      	ldr	r1, [r3, #24]
 8007308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	ea40 0301 	orr.w	r3, r0, r1
 8007312:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	4b8f      	ldr	r3, [pc, #572]	@ (8007558 <UART_SetConfig+0x2cc>)
 800731c:	429a      	cmp	r2, r3
 800731e:	d005      	beq.n	800732c <UART_SetConfig+0xa0>
 8007320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	4b8d      	ldr	r3, [pc, #564]	@ (800755c <UART_SetConfig+0x2d0>)
 8007328:	429a      	cmp	r2, r3
 800732a:	d104      	bne.n	8007336 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800732c:	f7fd f8ce 	bl	80044cc <HAL_RCC_GetPCLK2Freq>
 8007330:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007334:	e003      	b.n	800733e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007336:	f7fd f8b5 	bl	80044a4 <HAL_RCC_GetPCLK1Freq>
 800733a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800733e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007342:	69db      	ldr	r3, [r3, #28]
 8007344:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007348:	f040 810c 	bne.w	8007564 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800734c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007350:	2200      	movs	r2, #0
 8007352:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007356:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800735a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800735e:	4622      	mov	r2, r4
 8007360:	462b      	mov	r3, r5
 8007362:	1891      	adds	r1, r2, r2
 8007364:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007366:	415b      	adcs	r3, r3
 8007368:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800736a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800736e:	4621      	mov	r1, r4
 8007370:	eb12 0801 	adds.w	r8, r2, r1
 8007374:	4629      	mov	r1, r5
 8007376:	eb43 0901 	adc.w	r9, r3, r1
 800737a:	f04f 0200 	mov.w	r2, #0
 800737e:	f04f 0300 	mov.w	r3, #0
 8007382:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007386:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800738a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800738e:	4690      	mov	r8, r2
 8007390:	4699      	mov	r9, r3
 8007392:	4623      	mov	r3, r4
 8007394:	eb18 0303 	adds.w	r3, r8, r3
 8007398:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800739c:	462b      	mov	r3, r5
 800739e:	eb49 0303 	adc.w	r3, r9, r3
 80073a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80073a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80073b2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80073b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80073ba:	460b      	mov	r3, r1
 80073bc:	18db      	adds	r3, r3, r3
 80073be:	653b      	str	r3, [r7, #80]	@ 0x50
 80073c0:	4613      	mov	r3, r2
 80073c2:	eb42 0303 	adc.w	r3, r2, r3
 80073c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80073c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80073cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80073d0:	f7f9 fbd4 	bl	8000b7c <__aeabi_uldivmod>
 80073d4:	4602      	mov	r2, r0
 80073d6:	460b      	mov	r3, r1
 80073d8:	4b61      	ldr	r3, [pc, #388]	@ (8007560 <UART_SetConfig+0x2d4>)
 80073da:	fba3 2302 	umull	r2, r3, r3, r2
 80073de:	095b      	lsrs	r3, r3, #5
 80073e0:	011c      	lsls	r4, r3, #4
 80073e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073e6:	2200      	movs	r2, #0
 80073e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80073ec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80073f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80073f4:	4642      	mov	r2, r8
 80073f6:	464b      	mov	r3, r9
 80073f8:	1891      	adds	r1, r2, r2
 80073fa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80073fc:	415b      	adcs	r3, r3
 80073fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007400:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007404:	4641      	mov	r1, r8
 8007406:	eb12 0a01 	adds.w	sl, r2, r1
 800740a:	4649      	mov	r1, r9
 800740c:	eb43 0b01 	adc.w	fp, r3, r1
 8007410:	f04f 0200 	mov.w	r2, #0
 8007414:	f04f 0300 	mov.w	r3, #0
 8007418:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800741c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007420:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007424:	4692      	mov	sl, r2
 8007426:	469b      	mov	fp, r3
 8007428:	4643      	mov	r3, r8
 800742a:	eb1a 0303 	adds.w	r3, sl, r3
 800742e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007432:	464b      	mov	r3, r9
 8007434:	eb4b 0303 	adc.w	r3, fp, r3
 8007438:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800743c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007448:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800744c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007450:	460b      	mov	r3, r1
 8007452:	18db      	adds	r3, r3, r3
 8007454:	643b      	str	r3, [r7, #64]	@ 0x40
 8007456:	4613      	mov	r3, r2
 8007458:	eb42 0303 	adc.w	r3, r2, r3
 800745c:	647b      	str	r3, [r7, #68]	@ 0x44
 800745e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007462:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007466:	f7f9 fb89 	bl	8000b7c <__aeabi_uldivmod>
 800746a:	4602      	mov	r2, r0
 800746c:	460b      	mov	r3, r1
 800746e:	4611      	mov	r1, r2
 8007470:	4b3b      	ldr	r3, [pc, #236]	@ (8007560 <UART_SetConfig+0x2d4>)
 8007472:	fba3 2301 	umull	r2, r3, r3, r1
 8007476:	095b      	lsrs	r3, r3, #5
 8007478:	2264      	movs	r2, #100	@ 0x64
 800747a:	fb02 f303 	mul.w	r3, r2, r3
 800747e:	1acb      	subs	r3, r1, r3
 8007480:	00db      	lsls	r3, r3, #3
 8007482:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007486:	4b36      	ldr	r3, [pc, #216]	@ (8007560 <UART_SetConfig+0x2d4>)
 8007488:	fba3 2302 	umull	r2, r3, r3, r2
 800748c:	095b      	lsrs	r3, r3, #5
 800748e:	005b      	lsls	r3, r3, #1
 8007490:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007494:	441c      	add	r4, r3
 8007496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800749a:	2200      	movs	r2, #0
 800749c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80074a0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80074a4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80074a8:	4642      	mov	r2, r8
 80074aa:	464b      	mov	r3, r9
 80074ac:	1891      	adds	r1, r2, r2
 80074ae:	63b9      	str	r1, [r7, #56]	@ 0x38
 80074b0:	415b      	adcs	r3, r3
 80074b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80074b8:	4641      	mov	r1, r8
 80074ba:	1851      	adds	r1, r2, r1
 80074bc:	6339      	str	r1, [r7, #48]	@ 0x30
 80074be:	4649      	mov	r1, r9
 80074c0:	414b      	adcs	r3, r1
 80074c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80074c4:	f04f 0200 	mov.w	r2, #0
 80074c8:	f04f 0300 	mov.w	r3, #0
 80074cc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80074d0:	4659      	mov	r1, fp
 80074d2:	00cb      	lsls	r3, r1, #3
 80074d4:	4651      	mov	r1, sl
 80074d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074da:	4651      	mov	r1, sl
 80074dc:	00ca      	lsls	r2, r1, #3
 80074de:	4610      	mov	r0, r2
 80074e0:	4619      	mov	r1, r3
 80074e2:	4603      	mov	r3, r0
 80074e4:	4642      	mov	r2, r8
 80074e6:	189b      	adds	r3, r3, r2
 80074e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80074ec:	464b      	mov	r3, r9
 80074ee:	460a      	mov	r2, r1
 80074f0:	eb42 0303 	adc.w	r3, r2, r3
 80074f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007504:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007508:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800750c:	460b      	mov	r3, r1
 800750e:	18db      	adds	r3, r3, r3
 8007510:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007512:	4613      	mov	r3, r2
 8007514:	eb42 0303 	adc.w	r3, r2, r3
 8007518:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800751a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800751e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007522:	f7f9 fb2b 	bl	8000b7c <__aeabi_uldivmod>
 8007526:	4602      	mov	r2, r0
 8007528:	460b      	mov	r3, r1
 800752a:	4b0d      	ldr	r3, [pc, #52]	@ (8007560 <UART_SetConfig+0x2d4>)
 800752c:	fba3 1302 	umull	r1, r3, r3, r2
 8007530:	095b      	lsrs	r3, r3, #5
 8007532:	2164      	movs	r1, #100	@ 0x64
 8007534:	fb01 f303 	mul.w	r3, r1, r3
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	00db      	lsls	r3, r3, #3
 800753c:	3332      	adds	r3, #50	@ 0x32
 800753e:	4a08      	ldr	r2, [pc, #32]	@ (8007560 <UART_SetConfig+0x2d4>)
 8007540:	fba2 2303 	umull	r2, r3, r2, r3
 8007544:	095b      	lsrs	r3, r3, #5
 8007546:	f003 0207 	and.w	r2, r3, #7
 800754a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4422      	add	r2, r4
 8007552:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007554:	e106      	b.n	8007764 <UART_SetConfig+0x4d8>
 8007556:	bf00      	nop
 8007558:	40011000 	.word	0x40011000
 800755c:	40011400 	.word	0x40011400
 8007560:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007564:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007568:	2200      	movs	r2, #0
 800756a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800756e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007572:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007576:	4642      	mov	r2, r8
 8007578:	464b      	mov	r3, r9
 800757a:	1891      	adds	r1, r2, r2
 800757c:	6239      	str	r1, [r7, #32]
 800757e:	415b      	adcs	r3, r3
 8007580:	627b      	str	r3, [r7, #36]	@ 0x24
 8007582:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007586:	4641      	mov	r1, r8
 8007588:	1854      	adds	r4, r2, r1
 800758a:	4649      	mov	r1, r9
 800758c:	eb43 0501 	adc.w	r5, r3, r1
 8007590:	f04f 0200 	mov.w	r2, #0
 8007594:	f04f 0300 	mov.w	r3, #0
 8007598:	00eb      	lsls	r3, r5, #3
 800759a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800759e:	00e2      	lsls	r2, r4, #3
 80075a0:	4614      	mov	r4, r2
 80075a2:	461d      	mov	r5, r3
 80075a4:	4643      	mov	r3, r8
 80075a6:	18e3      	adds	r3, r4, r3
 80075a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80075ac:	464b      	mov	r3, r9
 80075ae:	eb45 0303 	adc.w	r3, r5, r3
 80075b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80075b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80075c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80075c6:	f04f 0200 	mov.w	r2, #0
 80075ca:	f04f 0300 	mov.w	r3, #0
 80075ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80075d2:	4629      	mov	r1, r5
 80075d4:	008b      	lsls	r3, r1, #2
 80075d6:	4621      	mov	r1, r4
 80075d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075dc:	4621      	mov	r1, r4
 80075de:	008a      	lsls	r2, r1, #2
 80075e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80075e4:	f7f9 faca 	bl	8000b7c <__aeabi_uldivmod>
 80075e8:	4602      	mov	r2, r0
 80075ea:	460b      	mov	r3, r1
 80075ec:	4b60      	ldr	r3, [pc, #384]	@ (8007770 <UART_SetConfig+0x4e4>)
 80075ee:	fba3 2302 	umull	r2, r3, r3, r2
 80075f2:	095b      	lsrs	r3, r3, #5
 80075f4:	011c      	lsls	r4, r3, #4
 80075f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075fa:	2200      	movs	r2, #0
 80075fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007600:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007604:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007608:	4642      	mov	r2, r8
 800760a:	464b      	mov	r3, r9
 800760c:	1891      	adds	r1, r2, r2
 800760e:	61b9      	str	r1, [r7, #24]
 8007610:	415b      	adcs	r3, r3
 8007612:	61fb      	str	r3, [r7, #28]
 8007614:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007618:	4641      	mov	r1, r8
 800761a:	1851      	adds	r1, r2, r1
 800761c:	6139      	str	r1, [r7, #16]
 800761e:	4649      	mov	r1, r9
 8007620:	414b      	adcs	r3, r1
 8007622:	617b      	str	r3, [r7, #20]
 8007624:	f04f 0200 	mov.w	r2, #0
 8007628:	f04f 0300 	mov.w	r3, #0
 800762c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007630:	4659      	mov	r1, fp
 8007632:	00cb      	lsls	r3, r1, #3
 8007634:	4651      	mov	r1, sl
 8007636:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800763a:	4651      	mov	r1, sl
 800763c:	00ca      	lsls	r2, r1, #3
 800763e:	4610      	mov	r0, r2
 8007640:	4619      	mov	r1, r3
 8007642:	4603      	mov	r3, r0
 8007644:	4642      	mov	r2, r8
 8007646:	189b      	adds	r3, r3, r2
 8007648:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800764c:	464b      	mov	r3, r9
 800764e:	460a      	mov	r2, r1
 8007650:	eb42 0303 	adc.w	r3, r2, r3
 8007654:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	2200      	movs	r2, #0
 8007660:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007662:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007664:	f04f 0200 	mov.w	r2, #0
 8007668:	f04f 0300 	mov.w	r3, #0
 800766c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007670:	4649      	mov	r1, r9
 8007672:	008b      	lsls	r3, r1, #2
 8007674:	4641      	mov	r1, r8
 8007676:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800767a:	4641      	mov	r1, r8
 800767c:	008a      	lsls	r2, r1, #2
 800767e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007682:	f7f9 fa7b 	bl	8000b7c <__aeabi_uldivmod>
 8007686:	4602      	mov	r2, r0
 8007688:	460b      	mov	r3, r1
 800768a:	4611      	mov	r1, r2
 800768c:	4b38      	ldr	r3, [pc, #224]	@ (8007770 <UART_SetConfig+0x4e4>)
 800768e:	fba3 2301 	umull	r2, r3, r3, r1
 8007692:	095b      	lsrs	r3, r3, #5
 8007694:	2264      	movs	r2, #100	@ 0x64
 8007696:	fb02 f303 	mul.w	r3, r2, r3
 800769a:	1acb      	subs	r3, r1, r3
 800769c:	011b      	lsls	r3, r3, #4
 800769e:	3332      	adds	r3, #50	@ 0x32
 80076a0:	4a33      	ldr	r2, [pc, #204]	@ (8007770 <UART_SetConfig+0x4e4>)
 80076a2:	fba2 2303 	umull	r2, r3, r2, r3
 80076a6:	095b      	lsrs	r3, r3, #5
 80076a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80076ac:	441c      	add	r4, r3
 80076ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076b2:	2200      	movs	r2, #0
 80076b4:	673b      	str	r3, [r7, #112]	@ 0x70
 80076b6:	677a      	str	r2, [r7, #116]	@ 0x74
 80076b8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80076bc:	4642      	mov	r2, r8
 80076be:	464b      	mov	r3, r9
 80076c0:	1891      	adds	r1, r2, r2
 80076c2:	60b9      	str	r1, [r7, #8]
 80076c4:	415b      	adcs	r3, r3
 80076c6:	60fb      	str	r3, [r7, #12]
 80076c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80076cc:	4641      	mov	r1, r8
 80076ce:	1851      	adds	r1, r2, r1
 80076d0:	6039      	str	r1, [r7, #0]
 80076d2:	4649      	mov	r1, r9
 80076d4:	414b      	adcs	r3, r1
 80076d6:	607b      	str	r3, [r7, #4]
 80076d8:	f04f 0200 	mov.w	r2, #0
 80076dc:	f04f 0300 	mov.w	r3, #0
 80076e0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80076e4:	4659      	mov	r1, fp
 80076e6:	00cb      	lsls	r3, r1, #3
 80076e8:	4651      	mov	r1, sl
 80076ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80076ee:	4651      	mov	r1, sl
 80076f0:	00ca      	lsls	r2, r1, #3
 80076f2:	4610      	mov	r0, r2
 80076f4:	4619      	mov	r1, r3
 80076f6:	4603      	mov	r3, r0
 80076f8:	4642      	mov	r2, r8
 80076fa:	189b      	adds	r3, r3, r2
 80076fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80076fe:	464b      	mov	r3, r9
 8007700:	460a      	mov	r2, r1
 8007702:	eb42 0303 	adc.w	r3, r2, r3
 8007706:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	663b      	str	r3, [r7, #96]	@ 0x60
 8007712:	667a      	str	r2, [r7, #100]	@ 0x64
 8007714:	f04f 0200 	mov.w	r2, #0
 8007718:	f04f 0300 	mov.w	r3, #0
 800771c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007720:	4649      	mov	r1, r9
 8007722:	008b      	lsls	r3, r1, #2
 8007724:	4641      	mov	r1, r8
 8007726:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800772a:	4641      	mov	r1, r8
 800772c:	008a      	lsls	r2, r1, #2
 800772e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007732:	f7f9 fa23 	bl	8000b7c <__aeabi_uldivmod>
 8007736:	4602      	mov	r2, r0
 8007738:	460b      	mov	r3, r1
 800773a:	4b0d      	ldr	r3, [pc, #52]	@ (8007770 <UART_SetConfig+0x4e4>)
 800773c:	fba3 1302 	umull	r1, r3, r3, r2
 8007740:	095b      	lsrs	r3, r3, #5
 8007742:	2164      	movs	r1, #100	@ 0x64
 8007744:	fb01 f303 	mul.w	r3, r1, r3
 8007748:	1ad3      	subs	r3, r2, r3
 800774a:	011b      	lsls	r3, r3, #4
 800774c:	3332      	adds	r3, #50	@ 0x32
 800774e:	4a08      	ldr	r2, [pc, #32]	@ (8007770 <UART_SetConfig+0x4e4>)
 8007750:	fba2 2303 	umull	r2, r3, r2, r3
 8007754:	095b      	lsrs	r3, r3, #5
 8007756:	f003 020f 	and.w	r2, r3, #15
 800775a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4422      	add	r2, r4
 8007762:	609a      	str	r2, [r3, #8]
}
 8007764:	bf00      	nop
 8007766:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800776a:	46bd      	mov	sp, r7
 800776c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007770:	51eb851f 	.word	0x51eb851f

08007774 <DEV_SPI_WRite>:
	HAL_Delay(xms);
}


void DEV_SPI_WRite(UBYTE _dat)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b082      	sub	sp, #8
 8007778:	af00      	add	r7, sp, #0
 800777a:	4603      	mov	r3, r0
 800777c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&_dat, 1, 500);
 800777e:	1df9      	adds	r1, r7, #7
 8007780:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8007784:	2201      	movs	r2, #1
 8007786:	4803      	ldr	r0, [pc, #12]	@ (8007794 <DEV_SPI_WRite+0x20>)
 8007788:	f7fe fa41 	bl	8005c0e <HAL_SPI_Transmit>
}
 800778c:	bf00      	nop
 800778e:	3708      	adds	r7, #8
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}
 8007794:	20000174 	.word	0x20000174

08007798 <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	af00      	add	r7, sp, #0
    DEV_Digital_Write(DEV_DC_PIN, 1);
 800779c:	2201      	movs	r2, #1
 800779e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80077a2:	480b      	ldr	r0, [pc, #44]	@ (80077d0 <DEV_Module_Init+0x38>)
 80077a4:	f7fc f8bc 	bl	8003920 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_CS_PIN, 1);
 80077a8:	2201      	movs	r2, #1
 80077aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80077ae:	4808      	ldr	r0, [pc, #32]	@ (80077d0 <DEV_Module_Init+0x38>)
 80077b0:	f7fc f8b6 	bl	8003920 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_RST_PIN, 1);
 80077b4:	2201      	movs	r2, #1
 80077b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80077ba:	4805      	ldr	r0, [pc, #20]	@ (80077d0 <DEV_Module_Init+0x38>)
 80077bc:	f7fc f8b0 	bl	8003920 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80077c0:	2104      	movs	r1, #4
 80077c2:	4804      	ldr	r0, [pc, #16]	@ (80077d4 <DEV_Module_Init+0x3c>)
 80077c4:	f7fe fd8c 	bl	80062e0 <HAL_TIM_PWM_Start>
		return 0;
 80077c8:	2300      	movs	r3, #0
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	bd80      	pop	{r7, pc}
 80077ce:	bf00      	nop
 80077d0:	40020400 	.word	0x40020400
 80077d4:	200001d0 	.word	0x200001d0

080077d8 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 80077d8:	b590      	push	{r4, r7, lr}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	4604      	mov	r4, r0
 80077e0:	4608      	mov	r0, r1
 80077e2:	4611      	mov	r1, r2
 80077e4:	461a      	mov	r2, r3
 80077e6:	4623      	mov	r3, r4
 80077e8:	80fb      	strh	r3, [r7, #6]
 80077ea:	4603      	mov	r3, r0
 80077ec:	80bb      	strh	r3, [r7, #4]
 80077ee:	460b      	mov	r3, r1
 80077f0:	807b      	strh	r3, [r7, #2]
 80077f2:	4613      	mov	r3, r2
 80077f4:	803b      	strh	r3, [r7, #0]
    Paint.WidthMemory = Width;
 80077f6:	4a1c      	ldr	r2, [pc, #112]	@ (8007868 <Paint_NewImage+0x90>)
 80077f8:	88fb      	ldrh	r3, [r7, #6]
 80077fa:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 80077fc:	4a1a      	ldr	r2, [pc, #104]	@ (8007868 <Paint_NewImage+0x90>)
 80077fe:	88bb      	ldrh	r3, [r7, #4]
 8007800:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 8007802:	4a19      	ldr	r2, [pc, #100]	@ (8007868 <Paint_NewImage+0x90>)
 8007804:	883b      	ldrh	r3, [r7, #0]
 8007806:	8193      	strh	r3, [r2, #12]
    Paint.WidthByte = Width;
 8007808:	4a17      	ldr	r2, [pc, #92]	@ (8007868 <Paint_NewImage+0x90>)
 800780a:	88fb      	ldrh	r3, [r7, #6]
 800780c:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 800780e:	4a16      	ldr	r2, [pc, #88]	@ (8007868 <Paint_NewImage+0x90>)
 8007810:	88bb      	ldrh	r3, [r7, #4]
 8007812:	8293      	strh	r3, [r2, #20]
    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
 8007814:	4b14      	ldr	r3, [pc, #80]	@ (8007868 <Paint_NewImage+0x90>)
 8007816:	8a5b      	ldrh	r3, [r3, #18]
 8007818:	b29b      	uxth	r3, r3
 800781a:	4619      	mov	r1, r3
 800781c:	4b12      	ldr	r3, [pc, #72]	@ (8007868 <Paint_NewImage+0x90>)
 800781e:	8a9b      	ldrh	r3, [r3, #20]
 8007820:	b29b      	uxth	r3, r3
 8007822:	461a      	mov	r2, r3
 8007824:	4811      	ldr	r0, [pc, #68]	@ (800786c <Paint_NewImage+0x94>)
 8007826:	f000 fdfb 	bl	8008420 <iprintf>
   
    Paint.Rotate = Rotate;
 800782a:	4a0f      	ldr	r2, [pc, #60]	@ (8007868 <Paint_NewImage+0x90>)
 800782c:	887b      	ldrh	r3, [r7, #2]
 800782e:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8007830:	4b0d      	ldr	r3, [pc, #52]	@ (8007868 <Paint_NewImage+0x90>)
 8007832:	2200      	movs	r2, #0
 8007834:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 8007836:	887b      	ldrh	r3, [r7, #2]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d002      	beq.n	8007842 <Paint_NewImage+0x6a>
 800783c:	887b      	ldrh	r3, [r7, #2]
 800783e:	2bb4      	cmp	r3, #180	@ 0xb4
 8007840:	d106      	bne.n	8007850 <Paint_NewImage+0x78>
        Paint.Width = Width;
 8007842:	4a09      	ldr	r2, [pc, #36]	@ (8007868 <Paint_NewImage+0x90>)
 8007844:	88fb      	ldrh	r3, [r7, #6]
 8007846:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8007848:	4a07      	ldr	r2, [pc, #28]	@ (8007868 <Paint_NewImage+0x90>)
 800784a:	88bb      	ldrh	r3, [r7, #4]
 800784c:	80d3      	strh	r3, [r2, #6]
 800784e:	e006      	b.n	800785e <Paint_NewImage+0x86>
    } else {
        Paint.Width = Height;
 8007850:	4a05      	ldr	r2, [pc, #20]	@ (8007868 <Paint_NewImage+0x90>)
 8007852:	88bb      	ldrh	r3, [r7, #4]
 8007854:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 8007856:	4a04      	ldr	r2, [pc, #16]	@ (8007868 <Paint_NewImage+0x90>)
 8007858:	88fb      	ldrh	r3, [r7, #6]
 800785a:	80d3      	strh	r3, [r2, #6]
    }
}
 800785c:	bf00      	nop
 800785e:	bf00      	nop
 8007860:	370c      	adds	r7, #12
 8007862:	46bd      	mov	sp, r7
 8007864:	bd90      	pop	{r4, r7, pc}
 8007866:	bf00      	nop
 8007868:	200003e4 	.word	0x200003e4
 800786c:	08009188 	.word	0x08009188

08007870 <Paint_SetClearFuntion>:
function:	Select Clear Funtion
parameter:
      Clear :   Pointer to Clear funtion 
******************************************************************************/
void Paint_SetClearFuntion(void (*Clear)(UWORD))
{
 8007870:	b480      	push	{r7}
 8007872:	b083      	sub	sp, #12
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  CLEAR=Clear;
 8007878:	4a04      	ldr	r2, [pc, #16]	@ (800788c <Paint_SetClearFuntion+0x1c>)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6013      	str	r3, [r2, #0]
}
 800787e:	bf00      	nop
 8007880:	370c      	adds	r7, #12
 8007882:	46bd      	mov	sp, r7
 8007884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007888:	4770      	bx	lr
 800788a:	bf00      	nop
 800788c:	20000400 	.word	0x20000400

08007890 <Paint_SetDisplayFuntion>:
function:	Select DisplayF untion
parameter:
      Display :   Pointer to display funtion 
******************************************************************************/
void Paint_SetDisplayFuntion(void (*Display)(UWORD,UWORD,UWORD))
{
 8007890:	b480      	push	{r7}
 8007892:	b083      	sub	sp, #12
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  DISPLAY=Display;
 8007898:	4a04      	ldr	r2, [pc, #16]	@ (80078ac <Paint_SetDisplayFuntion+0x1c>)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6013      	str	r3, [r2, #0]
}
 800789e:	bf00      	nop
 80078a0:	370c      	adds	r7, #12
 80078a2:	46bd      	mov	sp, r7
 80078a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a8:	4770      	bx	lr
 80078aa:	bf00      	nop
 80078ac:	200003fc 	.word	0x200003fc

080078b0 <Paint_SetRotate>:
function:	Select Image Rotate
parameter:
    Rotate   :   0,90,180,270
******************************************************************************/
void Paint_SetRotate(UWORD Rotate)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b082      	sub	sp, #8
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	4603      	mov	r3, r0
 80078b8:	80fb      	strh	r3, [r7, #6]
    if(Rotate == ROTATE_0 || Rotate == ROTATE_90 || Rotate == ROTATE_180 || Rotate == ROTATE_270) {
 80078ba:	88fb      	ldrh	r3, [r7, #6]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d009      	beq.n	80078d4 <Paint_SetRotate+0x24>
 80078c0:	88fb      	ldrh	r3, [r7, #6]
 80078c2:	2b5a      	cmp	r3, #90	@ 0x5a
 80078c4:	d006      	beq.n	80078d4 <Paint_SetRotate+0x24>
 80078c6:	88fb      	ldrh	r3, [r7, #6]
 80078c8:	2bb4      	cmp	r3, #180	@ 0xb4
 80078ca:	d003      	beq.n	80078d4 <Paint_SetRotate+0x24>
 80078cc:	88fb      	ldrh	r3, [r7, #6]
 80078ce:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 80078d2:	d108      	bne.n	80078e6 <Paint_SetRotate+0x36>
        Debug("Set image Rotate %d\r\n", Rotate);
 80078d4:	88fb      	ldrh	r3, [r7, #6]
 80078d6:	4619      	mov	r1, r3
 80078d8:	4807      	ldr	r0, [pc, #28]	@ (80078f8 <Paint_SetRotate+0x48>)
 80078da:	f000 fda1 	bl	8008420 <iprintf>
        Paint.Rotate = Rotate;
 80078de:	4a07      	ldr	r2, [pc, #28]	@ (80078fc <Paint_SetRotate+0x4c>)
 80078e0:	88fb      	ldrh	r3, [r7, #6]
 80078e2:	81d3      	strh	r3, [r2, #14]
 80078e4:	e003      	b.n	80078ee <Paint_SetRotate+0x3e>
    } else {
        Debug("rotate = 0, 90, 180, 270\r\n");
 80078e6:	4806      	ldr	r0, [pc, #24]	@ (8007900 <Paint_SetRotate+0x50>)
 80078e8:	f000 fe02 	bl	80084f0 <puts>
      //  exit(0);
    }
}
 80078ec:	bf00      	nop
 80078ee:	bf00      	nop
 80078f0:	3708      	adds	r7, #8
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	080091ac 	.word	0x080091ac
 80078fc:	200003e4 	.word	0x200003e4
 8007900:	080091cc 	.word	0x080091cc

08007904 <Paint_SetPixel>:
    Xpoint  :   At point X
    Ypoint  :   At point Y
    Color   :   Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	4603      	mov	r3, r0
 800790c:	80fb      	strh	r3, [r7, #6]
 800790e:	460b      	mov	r3, r1
 8007910:	80bb      	strh	r3, [r7, #4]
 8007912:	4613      	mov	r3, r2
 8007914:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8007916:	4b50      	ldr	r3, [pc, #320]	@ (8007a58 <Paint_SetPixel+0x154>)
 8007918:	889b      	ldrh	r3, [r3, #4]
 800791a:	b29b      	uxth	r3, r3
 800791c:	88fa      	ldrh	r2, [r7, #6]
 800791e:	429a      	cmp	r2, r3
 8007920:	d805      	bhi.n	800792e <Paint_SetPixel+0x2a>
 8007922:	4b4d      	ldr	r3, [pc, #308]	@ (8007a58 <Paint_SetPixel+0x154>)
 8007924:	88db      	ldrh	r3, [r3, #6]
 8007926:	b29b      	uxth	r3, r3
 8007928:	88ba      	ldrh	r2, [r7, #4]
 800792a:	429a      	cmp	r2, r3
 800792c:	d903      	bls.n	8007936 <Paint_SetPixel+0x32>
        Debug("Exceeding display boundaries\r\n");
 800792e:	484b      	ldr	r0, [pc, #300]	@ (8007a5c <Paint_SetPixel+0x158>)
 8007930:	f000 fdde 	bl	80084f0 <puts>
        return;
 8007934:	e08c      	b.n	8007a50 <Paint_SetPixel+0x14c>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8007936:	4b48      	ldr	r3, [pc, #288]	@ (8007a58 <Paint_SetPixel+0x154>)
 8007938:	89db      	ldrh	r3, [r3, #14]
 800793a:	b29b      	uxth	r3, r3
 800793c:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8007940:	d02d      	beq.n	800799e <Paint_SetPixel+0x9a>
 8007942:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8007946:	f300 8080 	bgt.w	8007a4a <Paint_SetPixel+0x146>
 800794a:	2bb4      	cmp	r3, #180	@ 0xb4
 800794c:	d016      	beq.n	800797c <Paint_SetPixel+0x78>
 800794e:	2bb4      	cmp	r3, #180	@ 0xb4
 8007950:	dc7b      	bgt.n	8007a4a <Paint_SetPixel+0x146>
 8007952:	2b00      	cmp	r3, #0
 8007954:	d002      	beq.n	800795c <Paint_SetPixel+0x58>
 8007956:	2b5a      	cmp	r3, #90	@ 0x5a
 8007958:	d005      	beq.n	8007966 <Paint_SetPixel+0x62>
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;

    default:
        return;
 800795a:	e076      	b.n	8007a4a <Paint_SetPixel+0x146>
        X = Xpoint;
 800795c:	88fb      	ldrh	r3, [r7, #6]
 800795e:	81fb      	strh	r3, [r7, #14]
        Y = Ypoint;  
 8007960:	88bb      	ldrh	r3, [r7, #4]
 8007962:	81bb      	strh	r3, [r7, #12]
        break;
 8007964:	e026      	b.n	80079b4 <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Ypoint - 1;
 8007966:	4b3c      	ldr	r3, [pc, #240]	@ (8007a58 <Paint_SetPixel+0x154>)
 8007968:	891b      	ldrh	r3, [r3, #8]
 800796a:	b29a      	uxth	r2, r3
 800796c:	88bb      	ldrh	r3, [r7, #4]
 800796e:	1ad3      	subs	r3, r2, r3
 8007970:	b29b      	uxth	r3, r3
 8007972:	3b01      	subs	r3, #1
 8007974:	81fb      	strh	r3, [r7, #14]
        Y = Xpoint;
 8007976:	88fb      	ldrh	r3, [r7, #6]
 8007978:	81bb      	strh	r3, [r7, #12]
        break;
 800797a:	e01b      	b.n	80079b4 <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Xpoint - 1;
 800797c:	4b36      	ldr	r3, [pc, #216]	@ (8007a58 <Paint_SetPixel+0x154>)
 800797e:	891b      	ldrh	r3, [r3, #8]
 8007980:	b29a      	uxth	r2, r3
 8007982:	88fb      	ldrh	r3, [r7, #6]
 8007984:	1ad3      	subs	r3, r2, r3
 8007986:	b29b      	uxth	r3, r3
 8007988:	3b01      	subs	r3, #1
 800798a:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Ypoint - 1;
 800798c:	4b32      	ldr	r3, [pc, #200]	@ (8007a58 <Paint_SetPixel+0x154>)
 800798e:	895b      	ldrh	r3, [r3, #10]
 8007990:	b29a      	uxth	r2, r3
 8007992:	88bb      	ldrh	r3, [r7, #4]
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	b29b      	uxth	r3, r3
 8007998:	3b01      	subs	r3, #1
 800799a:	81bb      	strh	r3, [r7, #12]
        break;
 800799c:	e00a      	b.n	80079b4 <Paint_SetPixel+0xb0>
        X = Ypoint;
 800799e:	88bb      	ldrh	r3, [r7, #4]
 80079a0:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Xpoint - 1;
 80079a2:	4b2d      	ldr	r3, [pc, #180]	@ (8007a58 <Paint_SetPixel+0x154>)
 80079a4:	895b      	ldrh	r3, [r3, #10]
 80079a6:	b29a      	uxth	r2, r3
 80079a8:	88fb      	ldrh	r3, [r7, #6]
 80079aa:	1ad3      	subs	r3, r2, r3
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	3b01      	subs	r3, #1
 80079b0:	81bb      	strh	r3, [r7, #12]
        break;
 80079b2:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 80079b4:	4b28      	ldr	r3, [pc, #160]	@ (8007a58 <Paint_SetPixel+0x154>)
 80079b6:	8a1b      	ldrh	r3, [r3, #16]
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	2b03      	cmp	r3, #3
 80079bc:	d847      	bhi.n	8007a4e <Paint_SetPixel+0x14a>
 80079be:	a201      	add	r2, pc, #4	@ (adr r2, 80079c4 <Paint_SetPixel+0xc0>)
 80079c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c4:	08007a1b 	.word	0x08007a1b
 80079c8:	080079d5 	.word	0x080079d5
 80079cc:	080079e7 	.word	0x080079e7
 80079d0:	080079f9 	.word	0x080079f9
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 80079d4:	4b20      	ldr	r3, [pc, #128]	@ (8007a58 <Paint_SetPixel+0x154>)
 80079d6:	891b      	ldrh	r3, [r3, #8]
 80079d8:	b29a      	uxth	r2, r3
 80079da:	89fb      	ldrh	r3, [r7, #14]
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	b29b      	uxth	r3, r3
 80079e0:	3b01      	subs	r3, #1
 80079e2:	81fb      	strh	r3, [r7, #14]
        break;
 80079e4:	e01a      	b.n	8007a1c <Paint_SetPixel+0x118>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 80079e6:	4b1c      	ldr	r3, [pc, #112]	@ (8007a58 <Paint_SetPixel+0x154>)
 80079e8:	895b      	ldrh	r3, [r3, #10]
 80079ea:	b29a      	uxth	r2, r3
 80079ec:	89bb      	ldrh	r3, [r7, #12]
 80079ee:	1ad3      	subs	r3, r2, r3
 80079f0:	b29b      	uxth	r3, r3
 80079f2:	3b01      	subs	r3, #1
 80079f4:	81bb      	strh	r3, [r7, #12]
        break;
 80079f6:	e011      	b.n	8007a1c <Paint_SetPixel+0x118>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 80079f8:	4b17      	ldr	r3, [pc, #92]	@ (8007a58 <Paint_SetPixel+0x154>)
 80079fa:	891b      	ldrh	r3, [r3, #8]
 80079fc:	b29a      	uxth	r2, r3
 80079fe:	89fb      	ldrh	r3, [r7, #14]
 8007a00:	1ad3      	subs	r3, r2, r3
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	3b01      	subs	r3, #1
 8007a06:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Y - 1;
 8007a08:	4b13      	ldr	r3, [pc, #76]	@ (8007a58 <Paint_SetPixel+0x154>)
 8007a0a:	895b      	ldrh	r3, [r3, #10]
 8007a0c:	b29a      	uxth	r2, r3
 8007a0e:	89bb      	ldrh	r3, [r7, #12]
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	3b01      	subs	r3, #1
 8007a16:	81bb      	strh	r3, [r7, #12]
        break;
 8007a18:	e000      	b.n	8007a1c <Paint_SetPixel+0x118>
        break;
 8007a1a:	bf00      	nop
    default:
        return;
    }

    // printf("x = %d, y = %d\r\n", X, Y);
    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8007a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8007a58 <Paint_SetPixel+0x154>)
 8007a1e:	891b      	ldrh	r3, [r3, #8]
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	89fa      	ldrh	r2, [r7, #14]
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d805      	bhi.n	8007a34 <Paint_SetPixel+0x130>
 8007a28:	4b0b      	ldr	r3, [pc, #44]	@ (8007a58 <Paint_SetPixel+0x154>)
 8007a2a:	895b      	ldrh	r3, [r3, #10]
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	89ba      	ldrh	r2, [r7, #12]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d903      	bls.n	8007a3c <Paint_SetPixel+0x138>
        Debug("Exceeding display boundaries\r\n");
 8007a34:	4809      	ldr	r0, [pc, #36]	@ (8007a5c <Paint_SetPixel+0x158>)
 8007a36:	f000 fd5b 	bl	80084f0 <puts>
        return;
 8007a3a:	e009      	b.n	8007a50 <Paint_SetPixel+0x14c>
    }
    
   // UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
		DISPLAY(X,Y, Color);
 8007a3c:	4b08      	ldr	r3, [pc, #32]	@ (8007a60 <Paint_SetPixel+0x15c>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	887a      	ldrh	r2, [r7, #2]
 8007a42:	89b9      	ldrh	r1, [r7, #12]
 8007a44:	89f8      	ldrh	r0, [r7, #14]
 8007a46:	4798      	blx	r3
 8007a48:	e002      	b.n	8007a50 <Paint_SetPixel+0x14c>
        return;
 8007a4a:	bf00      	nop
 8007a4c:	e000      	b.n	8007a50 <Paint_SetPixel+0x14c>
        return;
 8007a4e:	bf00      	nop
}
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	200003e4 	.word	0x200003e4
 8007a5c:	08009288 	.word	0x08009288
 8007a60:	200003fc 	.word	0x200003fc

08007a64 <Paint_Clear>:
function:	Clear the color of the picture
parameter:
    Color   :   Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{	
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	80fb      	strh	r3, [r7, #6]
	CLEAR(Color);
 8007a6e:	4b04      	ldr	r3, [pc, #16]	@ (8007a80 <Paint_Clear+0x1c>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	88fa      	ldrh	r2, [r7, #6]
 8007a74:	4610      	mov	r0, r2
 8007a76:	4798      	blx	r3
}
 8007a78:	bf00      	nop
 8007a7a:	3708      	adds	r7, #8
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}
 8007a80:	20000400 	.word	0x20000400

08007a84 <Paint_DrawChar>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Background, UWORD Color_Foreground)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b088      	sub	sp, #32
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	607b      	str	r3, [r7, #4]
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	81fb      	strh	r3, [r7, #14]
 8007a90:	460b      	mov	r3, r1
 8007a92:	81bb      	strh	r3, [r7, #12]
 8007a94:	4613      	mov	r3, r2
 8007a96:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8007a98:	4b4e      	ldr	r3, [pc, #312]	@ (8007bd4 <Paint_DrawChar+0x150>)
 8007a9a:	889b      	ldrh	r3, [r3, #4]
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	89fa      	ldrh	r2, [r7, #14]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d805      	bhi.n	8007ab0 <Paint_DrawChar+0x2c>
 8007aa4:	4b4b      	ldr	r3, [pc, #300]	@ (8007bd4 <Paint_DrawChar+0x150>)
 8007aa6:	88db      	ldrh	r3, [r3, #6]
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	89ba      	ldrh	r2, [r7, #12]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d903      	bls.n	8007ab8 <Paint_DrawChar+0x34>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8007ab0:	4849      	ldr	r0, [pc, #292]	@ (8007bd8 <Paint_DrawChar+0x154>)
 8007ab2:	f000 fd1d 	bl	80084f0 <puts>
        return;
 8007ab6:	e089      	b.n	8007bcc <Paint_DrawChar+0x148>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 8007ab8:	7afb      	ldrb	r3, [r7, #11]
 8007aba:	3b20      	subs	r3, #32
 8007abc:	687a      	ldr	r2, [r7, #4]
 8007abe:	88d2      	ldrh	r2, [r2, #6]
 8007ac0:	fb02 f303 	mul.w	r3, r2, r3
 8007ac4:	687a      	ldr	r2, [r7, #4]
 8007ac6:	8892      	ldrh	r2, [r2, #4]
 8007ac8:	08d2      	lsrs	r2, r2, #3
 8007aca:	b292      	uxth	r2, r2
 8007acc:	4611      	mov	r1, r2
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	8892      	ldrh	r2, [r2, #4]
 8007ad2:	f002 0207 	and.w	r2, r2, #7
 8007ad6:	b292      	uxth	r2, r2
 8007ad8:	2a00      	cmp	r2, #0
 8007ada:	bf14      	ite	ne
 8007adc:	2201      	movne	r2, #1
 8007ade:	2200      	moveq	r2, #0
 8007ae0:	b2d2      	uxtb	r2, r2
 8007ae2:	440a      	add	r2, r1
 8007ae4:	fb02 f303 	mul.w	r3, r2, r3
 8007ae8:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	4413      	add	r3, r2
 8007af2:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8007af4:	2300      	movs	r3, #0
 8007af6:	83fb      	strh	r3, [r7, #30]
 8007af8:	e063      	b.n	8007bc2 <Paint_DrawChar+0x13e>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8007afa:	2300      	movs	r3, #0
 8007afc:	83bb      	strh	r3, [r7, #28]
 8007afe:	e04e      	b.n	8007b9e <Paint_DrawChar+0x11a>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8007b00:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007b02:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d118      	bne.n	8007b3c <Paint_DrawChar+0xb8>
                if (*ptr & (0x80 >> (Column % 8)))
 8007b0a:	69bb      	ldr	r3, [r7, #24]
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	4619      	mov	r1, r3
 8007b10:	8bbb      	ldrh	r3, [r7, #28]
 8007b12:	f003 0307 	and.w	r3, r3, #7
 8007b16:	2280      	movs	r2, #128	@ 0x80
 8007b18:	fa42 f303 	asr.w	r3, r2, r3
 8007b1c:	400b      	ands	r3, r1
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d031      	beq.n	8007b86 <Paint_DrawChar+0x102>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8007b22:	89fa      	ldrh	r2, [r7, #14]
 8007b24:	8bbb      	ldrh	r3, [r7, #28]
 8007b26:	4413      	add	r3, r2
 8007b28:	b298      	uxth	r0, r3
 8007b2a:	89ba      	ldrh	r2, [r7, #12]
 8007b2c:	8bfb      	ldrh	r3, [r7, #30]
 8007b2e:	4413      	add	r3, r2
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8007b34:	4619      	mov	r1, r3
 8007b36:	f7ff fee5 	bl	8007904 <Paint_SetPixel>
 8007b3a:	e024      	b.n	8007b86 <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 8007b3c:	69bb      	ldr	r3, [r7, #24]
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	4619      	mov	r1, r3
 8007b42:	8bbb      	ldrh	r3, [r7, #28]
 8007b44:	f003 0307 	and.w	r3, r3, #7
 8007b48:	2280      	movs	r2, #128	@ 0x80
 8007b4a:	fa42 f303 	asr.w	r3, r2, r3
 8007b4e:	400b      	ands	r3, r1
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d00c      	beq.n	8007b6e <Paint_DrawChar+0xea>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8007b54:	89fa      	ldrh	r2, [r7, #14]
 8007b56:	8bbb      	ldrh	r3, [r7, #28]
 8007b58:	4413      	add	r3, r2
 8007b5a:	b298      	uxth	r0, r3
 8007b5c:	89ba      	ldrh	r2, [r7, #12]
 8007b5e:	8bfb      	ldrh	r3, [r7, #30]
 8007b60:	4413      	add	r3, r2
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8007b66:	4619      	mov	r1, r3
 8007b68:	f7ff fecc 	bl	8007904 <Paint_SetPixel>
 8007b6c:	e00b      	b.n	8007b86 <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 8007b6e:	89fa      	ldrh	r2, [r7, #14]
 8007b70:	8bbb      	ldrh	r3, [r7, #28]
 8007b72:	4413      	add	r3, r2
 8007b74:	b298      	uxth	r0, r3
 8007b76:	89ba      	ldrh	r2, [r7, #12]
 8007b78:	8bfb      	ldrh	r3, [r7, #30]
 8007b7a:	4413      	add	r3, r2
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8007b80:	4619      	mov	r1, r3
 8007b82:	f7ff febf 	bl	8007904 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 8007b86:	8bbb      	ldrh	r3, [r7, #28]
 8007b88:	f003 0307 	and.w	r3, r3, #7
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	2b07      	cmp	r3, #7
 8007b90:	d102      	bne.n	8007b98 <Paint_DrawChar+0x114>
                ptr++;
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	3301      	adds	r3, #1
 8007b96:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8007b98:	8bbb      	ldrh	r3, [r7, #28]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	83bb      	strh	r3, [r7, #28]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	889b      	ldrh	r3, [r3, #4]
 8007ba2:	8bba      	ldrh	r2, [r7, #28]
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d3ab      	bcc.n	8007b00 <Paint_DrawChar+0x7c>
        }// Write a line
        if (Font->Width % 8 != 0)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	889b      	ldrh	r3, [r3, #4]
 8007bac:	f003 0307 	and.w	r3, r3, #7
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d002      	beq.n	8007bbc <Paint_DrawChar+0x138>
            ptr++;
 8007bb6:	69bb      	ldr	r3, [r7, #24]
 8007bb8:	3301      	adds	r3, #1
 8007bba:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 8007bbc:	8bfb      	ldrh	r3, [r7, #30]
 8007bbe:	3301      	adds	r3, #1
 8007bc0:	83fb      	strh	r3, [r7, #30]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	88db      	ldrh	r3, [r3, #6]
 8007bc6:	8bfa      	ldrh	r2, [r7, #30]
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d396      	bcc.n	8007afa <Paint_DrawChar+0x76>
    }// Write all
}
 8007bcc:	3720      	adds	r7, #32
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	200003e4 	.word	0x200003e4
 8007bd8:	080093a4 	.word	0x080093a4

08007bdc <Paint_DrawString_EN>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Background, UWORD Color_Foreground )
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b088      	sub	sp, #32
 8007be0:	af02      	add	r7, sp, #8
 8007be2:	60ba      	str	r2, [r7, #8]
 8007be4:	607b      	str	r3, [r7, #4]
 8007be6:	4603      	mov	r3, r0
 8007be8:	81fb      	strh	r3, [r7, #14]
 8007bea:	460b      	mov	r3, r1
 8007bec:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 8007bee:	89fb      	ldrh	r3, [r7, #14]
 8007bf0:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 8007bf2:	89bb      	ldrh	r3, [r7, #12]
 8007bf4:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 8007bf6:	4b23      	ldr	r3, [pc, #140]	@ (8007c84 <Paint_DrawString_EN+0xa8>)
 8007bf8:	889b      	ldrh	r3, [r3, #4]
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	89fa      	ldrh	r2, [r7, #14]
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d805      	bhi.n	8007c0e <Paint_DrawString_EN+0x32>
 8007c02:	4b20      	ldr	r3, [pc, #128]	@ (8007c84 <Paint_DrawString_EN+0xa8>)
 8007c04:	88db      	ldrh	r3, [r3, #6]
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	89ba      	ldrh	r2, [r7, #12]
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d933      	bls.n	8007c76 <Paint_DrawString_EN+0x9a>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 8007c0e:	481e      	ldr	r0, [pc, #120]	@ (8007c88 <Paint_DrawString_EN+0xac>)
 8007c10:	f000 fc6e 	bl	80084f0 <puts>
        return;
 8007c14:	e033      	b.n	8007c7e <Paint_DrawString_EN+0xa2>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 8007c16:	8afb      	ldrh	r3, [r7, #22]
 8007c18:	687a      	ldr	r2, [r7, #4]
 8007c1a:	8892      	ldrh	r2, [r2, #4]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	4a19      	ldr	r2, [pc, #100]	@ (8007c84 <Paint_DrawString_EN+0xa8>)
 8007c20:	8892      	ldrh	r2, [r2, #4]
 8007c22:	b292      	uxth	r2, r2
 8007c24:	4293      	cmp	r3, r2
 8007c26:	dd06      	ble.n	8007c36 <Paint_DrawString_EN+0x5a>
            Xpoint = Xstart;
 8007c28:	89fb      	ldrh	r3, [r7, #14]
 8007c2a:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	88da      	ldrh	r2, [r3, #6]
 8007c30:	8abb      	ldrh	r3, [r7, #20]
 8007c32:	4413      	add	r3, r2
 8007c34:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 8007c36:	8abb      	ldrh	r3, [r7, #20]
 8007c38:	687a      	ldr	r2, [r7, #4]
 8007c3a:	88d2      	ldrh	r2, [r2, #6]
 8007c3c:	4413      	add	r3, r2
 8007c3e:	4a11      	ldr	r2, [pc, #68]	@ (8007c84 <Paint_DrawString_EN+0xa8>)
 8007c40:	88d2      	ldrh	r2, [r2, #6]
 8007c42:	b292      	uxth	r2, r2
 8007c44:	4293      	cmp	r3, r2
 8007c46:	dd03      	ble.n	8007c50 <Paint_DrawString_EN+0x74>
            Xpoint = Xstart;
 8007c48:	89fb      	ldrh	r3, [r7, #14]
 8007c4a:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 8007c4c:	89bb      	ldrh	r3, [r7, #12]
 8007c4e:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	781a      	ldrb	r2, [r3, #0]
 8007c54:	8ab9      	ldrh	r1, [r7, #20]
 8007c56:	8af8      	ldrh	r0, [r7, #22]
 8007c58:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c5a:	9301      	str	r3, [sp, #4]
 8007c5c:	8c3b      	ldrh	r3, [r7, #32]
 8007c5e:	9300      	str	r3, [sp, #0]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f7ff ff0f 	bl	8007a84 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	3301      	adds	r3, #1
 8007c6a:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	889a      	ldrh	r2, [r3, #4]
 8007c70:	8afb      	ldrh	r3, [r7, #22]
 8007c72:	4413      	add	r3, r2
 8007c74:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	781b      	ldrb	r3, [r3, #0]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d1cb      	bne.n	8007c16 <Paint_DrawString_EN+0x3a>
    }
}
 8007c7e:	3718      	adds	r7, #24
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}
 8007c84:	200003e4 	.word	0x200003e4
 8007c88:	080093e4 	.word	0x080093e4

08007c8c <LCD_2IN_Reset>:
/*******************************************************************************
function:
	Hardware reset
*******************************************************************************/
static void LCD_2IN_Reset(void)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	af00      	add	r7, sp, #0
	LCD_2IN_RST_1;
 8007c90:	2201      	movs	r2, #1
 8007c92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007c96:	480d      	ldr	r0, [pc, #52]	@ (8007ccc <LCD_2IN_Reset+0x40>)
 8007c98:	f7fb fe42 	bl	8003920 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 8007c9c:	2064      	movs	r0, #100	@ 0x64
 8007c9e:	f7fb fb5d 	bl	800335c <HAL_Delay>
	LCD_2IN_RST_0;
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007ca8:	4808      	ldr	r0, [pc, #32]	@ (8007ccc <LCD_2IN_Reset+0x40>)
 8007caa:	f7fb fe39 	bl	8003920 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 8007cae:	2064      	movs	r0, #100	@ 0x64
 8007cb0:	f7fb fb54 	bl	800335c <HAL_Delay>
	LCD_2IN_RST_1;
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007cba:	4804      	ldr	r0, [pc, #16]	@ (8007ccc <LCD_2IN_Reset+0x40>)
 8007cbc:	f7fb fe30 	bl	8003920 <HAL_GPIO_WritePin>
	DEV_Delay_ms(100);
 8007cc0:	2064      	movs	r0, #100	@ 0x64
 8007cc2:	f7fb fb4b 	bl	800335c <HAL_Delay>
}
 8007cc6:	bf00      	nop
 8007cc8:	bd80      	pop	{r7, pc}
 8007cca:	bf00      	nop
 8007ccc:	40020400 	.word	0x40020400

08007cd0 <LCD_2IN_Write_Command>:
/*******************************************************************************
function:
		Write data and commands
*******************************************************************************/
static void LCD_2IN_Write_Command(UBYTE data)	 
{	
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b082      	sub	sp, #8
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	71fb      	strb	r3, [r7, #7]
	LCD_2IN_CS_0;
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007ce0:	4808      	ldr	r0, [pc, #32]	@ (8007d04 <LCD_2IN_Write_Command+0x34>)
 8007ce2:	f7fb fe1d 	bl	8003920 <HAL_GPIO_WritePin>
	LCD_2IN_DC_0;
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007cec:	4805      	ldr	r0, [pc, #20]	@ (8007d04 <LCD_2IN_Write_Command+0x34>)
 8007cee:	f7fb fe17 	bl	8003920 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE(data);
 8007cf2:	79fb      	ldrb	r3, [r7, #7]
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f7ff fd3d 	bl	8007774 <DEV_SPI_WRite>
}
 8007cfa:	bf00      	nop
 8007cfc:	3708      	adds	r7, #8
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	40020400 	.word	0x40020400

08007d08 <LCD_2IN_WriteData_Byte>:

static void LCD_2IN_WriteData_Byte(UBYTE data) 
{	
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	4603      	mov	r3, r0
 8007d10:	71fb      	strb	r3, [r7, #7]
	LCD_2IN_CS_0;
 8007d12:	2200      	movs	r2, #0
 8007d14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007d18:	480b      	ldr	r0, [pc, #44]	@ (8007d48 <LCD_2IN_WriteData_Byte+0x40>)
 8007d1a:	f7fb fe01 	bl	8003920 <HAL_GPIO_WritePin>
	LCD_2IN_DC_1;
 8007d1e:	2201      	movs	r2, #1
 8007d20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007d24:	4808      	ldr	r0, [pc, #32]	@ (8007d48 <LCD_2IN_WriteData_Byte+0x40>)
 8007d26:	f7fb fdfb 	bl	8003920 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE(data);  
 8007d2a:	79fb      	ldrb	r3, [r7, #7]
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	f7ff fd21 	bl	8007774 <DEV_SPI_WRite>
	LCD_2IN_CS_1;
 8007d32:	2201      	movs	r2, #1
 8007d34:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007d38:	4803      	ldr	r0, [pc, #12]	@ (8007d48 <LCD_2IN_WriteData_Byte+0x40>)
 8007d3a:	f7fb fdf1 	bl	8003920 <HAL_GPIO_WritePin>
}  
 8007d3e:	bf00      	nop
 8007d40:	3708      	adds	r7, #8
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
 8007d46:	bf00      	nop
 8007d48:	40020400 	.word	0x40020400

08007d4c <LCD_2IN_WriteData_Word>:

void LCD_2IN_WriteData_Word(UWORD data)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b082      	sub	sp, #8
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	4603      	mov	r3, r0
 8007d54:	80fb      	strh	r3, [r7, #6]
	LCD_2IN_CS_0;
 8007d56:	2200      	movs	r2, #0
 8007d58:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007d5c:	480f      	ldr	r0, [pc, #60]	@ (8007d9c <LCD_2IN_WriteData_Word+0x50>)
 8007d5e:	f7fb fddf 	bl	8003920 <HAL_GPIO_WritePin>
	LCD_2IN_DC_1;
 8007d62:	2201      	movs	r2, #1
 8007d64:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007d68:	480c      	ldr	r0, [pc, #48]	@ (8007d9c <LCD_2IN_WriteData_Word+0x50>)
 8007d6a:	f7fb fdd9 	bl	8003920 <HAL_GPIO_WritePin>
	DEV_SPI_WRITE((data>>8) & 0xff);
 8007d6e:	88fb      	ldrh	r3, [r7, #6]
 8007d70:	0a1b      	lsrs	r3, r3, #8
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	4618      	mov	r0, r3
 8007d78:	f7ff fcfc 	bl	8007774 <DEV_SPI_WRite>
	DEV_SPI_WRITE(data);
 8007d7c:	88fb      	ldrh	r3, [r7, #6]
 8007d7e:	b2db      	uxtb	r3, r3
 8007d80:	4618      	mov	r0, r3
 8007d82:	f7ff fcf7 	bl	8007774 <DEV_SPI_WRite>
	LCD_2IN_CS_1;
 8007d86:	2201      	movs	r2, #1
 8007d88:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007d8c:	4803      	ldr	r0, [pc, #12]	@ (8007d9c <LCD_2IN_WriteData_Word+0x50>)
 8007d8e:	f7fb fdc7 	bl	8003920 <HAL_GPIO_WritePin>
}	  
 8007d92:	bf00      	nop
 8007d94:	3708      	adds	r7, #8
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
 8007d9a:	bf00      	nop
 8007d9c:	40020400 	.word	0x40020400

08007da0 <LCD_2IN_Init>:
/******************************************************************************
function:	
		Common register initialization
******************************************************************************/
void LCD_2IN_Init(void)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	af00      	add	r7, sp, #0
	LCD_2IN_Reset();
 8007da4:	f7ff ff72 	bl	8007c8c <LCD_2IN_Reset>

	LCD_2IN_Write_Command(0x36);
 8007da8:	2036      	movs	r0, #54	@ 0x36
 8007daa:	f7ff ff91 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x00); 
 8007dae:	2000      	movs	r0, #0
 8007db0:	f7ff ffaa 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x3A); 
 8007db4:	203a      	movs	r0, #58	@ 0x3a
 8007db6:	f7ff ff8b 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x05);
 8007dba:	2005      	movs	r0, #5
 8007dbc:	f7ff ffa4 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x21); 
 8007dc0:	2021      	movs	r0, #33	@ 0x21
 8007dc2:	f7ff ff85 	bl	8007cd0 <LCD_2IN_Write_Command>

	LCD_2IN_Write_Command(0x2A);
 8007dc6:	202a      	movs	r0, #42	@ 0x2a
 8007dc8:	f7ff ff82 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x00);
 8007dcc:	2000      	movs	r0, #0
 8007dce:	f7ff ff9b 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 8007dd2:	2000      	movs	r0, #0
 8007dd4:	f7ff ff98 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x01);
 8007dd8:	2001      	movs	r0, #1
 8007dda:	f7ff ff95 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x3F);
 8007dde:	203f      	movs	r0, #63	@ 0x3f
 8007de0:	f7ff ff92 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2B);
 8007de4:	202b      	movs	r0, #43	@ 0x2b
 8007de6:	f7ff ff73 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x00);
 8007dea:	2000      	movs	r0, #0
 8007dec:	f7ff ff8c 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 8007df0:	2000      	movs	r0, #0
 8007df2:	f7ff ff89 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 8007df6:	2000      	movs	r0, #0
 8007df8:	f7ff ff86 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0xEF);
 8007dfc:	20ef      	movs	r0, #239	@ 0xef
 8007dfe:	f7ff ff83 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xB2);
 8007e02:	20b2      	movs	r0, #178	@ 0xb2
 8007e04:	f7ff ff64 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x0C);
 8007e08:	200c      	movs	r0, #12
 8007e0a:	f7ff ff7d 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x0C);
 8007e0e:	200c      	movs	r0, #12
 8007e10:	f7ff ff7a 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x00);
 8007e14:	2000      	movs	r0, #0
 8007e16:	f7ff ff77 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x33);
 8007e1a:	2033      	movs	r0, #51	@ 0x33
 8007e1c:	f7ff ff74 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x33);
 8007e20:	2033      	movs	r0, #51	@ 0x33
 8007e22:	f7ff ff71 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xB7);
 8007e26:	20b7      	movs	r0, #183	@ 0xb7
 8007e28:	f7ff ff52 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x35); 
 8007e2c:	2035      	movs	r0, #53	@ 0x35
 8007e2e:	f7ff ff6b 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xBB);
 8007e32:	20bb      	movs	r0, #187	@ 0xbb
 8007e34:	f7ff ff4c 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x1F);
 8007e38:	201f      	movs	r0, #31
 8007e3a:	f7ff ff65 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC0);
 8007e3e:	20c0      	movs	r0, #192	@ 0xc0
 8007e40:	f7ff ff46 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x2C);
 8007e44:	202c      	movs	r0, #44	@ 0x2c
 8007e46:	f7ff ff5f 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC2);
 8007e4a:	20c2      	movs	r0, #194	@ 0xc2
 8007e4c:	f7ff ff40 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x01);
 8007e50:	2001      	movs	r0, #1
 8007e52:	f7ff ff59 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC3);
 8007e56:	20c3      	movs	r0, #195	@ 0xc3
 8007e58:	f7ff ff3a 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x12);   
 8007e5c:	2012      	movs	r0, #18
 8007e5e:	f7ff ff53 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC4);
 8007e62:	20c4      	movs	r0, #196	@ 0xc4
 8007e64:	f7ff ff34 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x20);
 8007e68:	2020      	movs	r0, #32
 8007e6a:	f7ff ff4d 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xC6);
 8007e6e:	20c6      	movs	r0, #198	@ 0xc6
 8007e70:	f7ff ff2e 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0x0F); 
 8007e74:	200f      	movs	r0, #15
 8007e76:	f7ff ff47 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xD0);
 8007e7a:	20d0      	movs	r0, #208	@ 0xd0
 8007e7c:	f7ff ff28 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0xA4);
 8007e80:	20a4      	movs	r0, #164	@ 0xa4
 8007e82:	f7ff ff41 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0xA1);
 8007e86:	20a1      	movs	r0, #161	@ 0xa1
 8007e88:	f7ff ff3e 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xE0);
 8007e8c:	20e0      	movs	r0, #224	@ 0xe0
 8007e8e:	f7ff ff1f 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0xD0);
 8007e92:	20d0      	movs	r0, #208	@ 0xd0
 8007e94:	f7ff ff38 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 8007e98:	2008      	movs	r0, #8
 8007e9a:	f7ff ff35 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x11);
 8007e9e:	2011      	movs	r0, #17
 8007ea0:	f7ff ff32 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 8007ea4:	2008      	movs	r0, #8
 8007ea6:	f7ff ff2f 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x0C);
 8007eaa:	200c      	movs	r0, #12
 8007eac:	f7ff ff2c 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x15);
 8007eb0:	2015      	movs	r0, #21
 8007eb2:	f7ff ff29 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x39);
 8007eb6:	2039      	movs	r0, #57	@ 0x39
 8007eb8:	f7ff ff26 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x33);
 8007ebc:	2033      	movs	r0, #51	@ 0x33
 8007ebe:	f7ff ff23 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x50);
 8007ec2:	2050      	movs	r0, #80	@ 0x50
 8007ec4:	f7ff ff20 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x36);
 8007ec8:	2036      	movs	r0, #54	@ 0x36
 8007eca:	f7ff ff1d 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x13);
 8007ece:	2013      	movs	r0, #19
 8007ed0:	f7ff ff1a 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x14);
 8007ed4:	2014      	movs	r0, #20
 8007ed6:	f7ff ff17 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x29);
 8007eda:	2029      	movs	r0, #41	@ 0x29
 8007edc:	f7ff ff14 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x2D);
 8007ee0:	202d      	movs	r0, #45	@ 0x2d
 8007ee2:	f7ff ff11 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0xE1);
 8007ee6:	20e1      	movs	r0, #225	@ 0xe1
 8007ee8:	f7ff fef2 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(0xD0);
 8007eec:	20d0      	movs	r0, #208	@ 0xd0
 8007eee:	f7ff ff0b 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 8007ef2:	2008      	movs	r0, #8
 8007ef4:	f7ff ff08 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x10);
 8007ef8:	2010      	movs	r0, #16
 8007efa:	f7ff ff05 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x08);
 8007efe:	2008      	movs	r0, #8
 8007f00:	f7ff ff02 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x06);
 8007f04:	2006      	movs	r0, #6
 8007f06:	f7ff feff 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x06);
 8007f0a:	2006      	movs	r0, #6
 8007f0c:	f7ff fefc 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x39);
 8007f10:	2039      	movs	r0, #57	@ 0x39
 8007f12:	f7ff fef9 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x44);
 8007f16:	2044      	movs	r0, #68	@ 0x44
 8007f18:	f7ff fef6 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x51);
 8007f1c:	2051      	movs	r0, #81	@ 0x51
 8007f1e:	f7ff fef3 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x0B);
 8007f22:	200b      	movs	r0, #11
 8007f24:	f7ff fef0 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x16);
 8007f28:	2016      	movs	r0, #22
 8007f2a:	f7ff feed 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x14);
 8007f2e:	2014      	movs	r0, #20
 8007f30:	f7ff feea 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x2F);
 8007f34:	202f      	movs	r0, #47	@ 0x2f
 8007f36:	f7ff fee7 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(0x31);
 8007f3a:	2031      	movs	r0, #49	@ 0x31
 8007f3c:	f7ff fee4 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_Write_Command(0x21);
 8007f40:	2021      	movs	r0, #33	@ 0x21
 8007f42:	f7ff fec5 	bl	8007cd0 <LCD_2IN_Write_Command>

	LCD_2IN_Write_Command(0x11);
 8007f46:	2011      	movs	r0, #17
 8007f48:	f7ff fec2 	bl	8007cd0 <LCD_2IN_Write_Command>

	LCD_2IN_Write_Command(0x29);
 8007f4c:	2029      	movs	r0, #41	@ 0x29
 8007f4e:	f7ff febf 	bl	8007cd0 <LCD_2IN_Write_Command>
}
 8007f52:	bf00      	nop
 8007f54:	bd80      	pop	{r7, pc}

08007f56 <LCD_2IN_SetWindow>:
	  Ystart:	Start UWORD y coordinate
	  Xend  :	End UWORD coordinates
	  Yend  :	End UWORD coordinatesen
******************************************************************************/
void LCD_2IN_SetWindow(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD  Yend)
{ 
 8007f56:	b590      	push	{r4, r7, lr}
 8007f58:	b083      	sub	sp, #12
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	4604      	mov	r4, r0
 8007f5e:	4608      	mov	r0, r1
 8007f60:	4611      	mov	r1, r2
 8007f62:	461a      	mov	r2, r3
 8007f64:	4623      	mov	r3, r4
 8007f66:	80fb      	strh	r3, [r7, #6]
 8007f68:	4603      	mov	r3, r0
 8007f6a:	80bb      	strh	r3, [r7, #4]
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	807b      	strh	r3, [r7, #2]
 8007f70:	4613      	mov	r3, r2
 8007f72:	803b      	strh	r3, [r7, #0]
	LCD_2IN_Write_Command(0x2a);
 8007f74:	202a      	movs	r0, #42	@ 0x2a
 8007f76:	f7ff feab 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(Xstart >>8);
 8007f7a:	88fb      	ldrh	r3, [r7, #6]
 8007f7c:	0a1b      	lsrs	r3, r3, #8
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7ff fec0 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Xstart & 0xff);
 8007f88:	88fb      	ldrh	r3, [r7, #6]
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f7ff febb 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Xend - 1) >> 8);
 8007f92:	887b      	ldrh	r3, [r7, #2]
 8007f94:	3b01      	subs	r3, #1
 8007f96:	121b      	asrs	r3, r3, #8
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f7ff feb4 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Xend - 1) & 0xff);
 8007fa0:	887b      	ldrh	r3, [r7, #2]
 8007fa2:	b2db      	uxtb	r3, r3
 8007fa4:	3b01      	subs	r3, #1
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f7ff fead 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2b);
 8007fae:	202b      	movs	r0, #43	@ 0x2b
 8007fb0:	f7ff fe8e 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(Ystart >>8);
 8007fb4:	88bb      	ldrh	r3, [r7, #4]
 8007fb6:	0a1b      	lsrs	r3, r3, #8
 8007fb8:	b29b      	uxth	r3, r3
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f7ff fea3 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Ystart & 0xff);
 8007fc2:	88bb      	ldrh	r3, [r7, #4]
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f7ff fe9e 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Yend - 1) >> 8);
 8007fcc:	883b      	ldrh	r3, [r7, #0]
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	121b      	asrs	r3, r3, #8
 8007fd2:	b2db      	uxtb	r3, r3
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f7ff fe97 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte((Yend - 1) & 0xff);
 8007fda:	883b      	ldrh	r3, [r7, #0]
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f7ff fe90 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2C);
 8007fe8:	202c      	movs	r0, #44	@ 0x2c
 8007fea:	f7ff fe71 	bl	8007cd0 <LCD_2IN_Write_Command>
}
 8007fee:	bf00      	nop
 8007ff0:	370c      	adds	r7, #12
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd90      	pop	{r4, r7, pc}

08007ff6 <LCD_2IN_SetCursor>:
	  Xstart: 	Start UWORD x coordinate
	  Ystart:	Start UWORD y coordinate

******************************************************************************/
void LCD_2IN_SetCursor(UWORD X, UWORD Y)
{ 
 8007ff6:	b580      	push	{r7, lr}
 8007ff8:	b082      	sub	sp, #8
 8007ffa:	af00      	add	r7, sp, #0
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	460a      	mov	r2, r1
 8008000:	80fb      	strh	r3, [r7, #6]
 8008002:	4613      	mov	r3, r2
 8008004:	80bb      	strh	r3, [r7, #4]
	LCD_2IN_Write_Command(0x2a);
 8008006:	202a      	movs	r0, #42	@ 0x2a
 8008008:	f7ff fe62 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(X >> 8);
 800800c:	88fb      	ldrh	r3, [r7, #6]
 800800e:	0a1b      	lsrs	r3, r3, #8
 8008010:	b29b      	uxth	r3, r3
 8008012:	b2db      	uxtb	r3, r3
 8008014:	4618      	mov	r0, r3
 8008016:	f7ff fe77 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(X);
 800801a:	88fb      	ldrh	r3, [r7, #6]
 800801c:	b2db      	uxtb	r3, r3
 800801e:	4618      	mov	r0, r3
 8008020:	f7ff fe72 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(X >> 8);
 8008024:	88fb      	ldrh	r3, [r7, #6]
 8008026:	0a1b      	lsrs	r3, r3, #8
 8008028:	b29b      	uxth	r3, r3
 800802a:	b2db      	uxtb	r3, r3
 800802c:	4618      	mov	r0, r3
 800802e:	f7ff fe6b 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(X);
 8008032:	88fb      	ldrh	r3, [r7, #6]
 8008034:	b2db      	uxtb	r3, r3
 8008036:	4618      	mov	r0, r3
 8008038:	f7ff fe66 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2b);
 800803c:	202b      	movs	r0, #43	@ 0x2b
 800803e:	f7ff fe47 	bl	8007cd0 <LCD_2IN_Write_Command>
	LCD_2IN_WriteData_Byte(Y >> 8);
 8008042:	88bb      	ldrh	r3, [r7, #4]
 8008044:	0a1b      	lsrs	r3, r3, #8
 8008046:	b29b      	uxth	r3, r3
 8008048:	b2db      	uxtb	r3, r3
 800804a:	4618      	mov	r0, r3
 800804c:	f7ff fe5c 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Y);
 8008050:	88bb      	ldrh	r3, [r7, #4]
 8008052:	b2db      	uxtb	r3, r3
 8008054:	4618      	mov	r0, r3
 8008056:	f7ff fe57 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Y >> 8);
 800805a:	88bb      	ldrh	r3, [r7, #4]
 800805c:	0a1b      	lsrs	r3, r3, #8
 800805e:	b29b      	uxth	r3, r3
 8008060:	b2db      	uxtb	r3, r3
 8008062:	4618      	mov	r0, r3
 8008064:	f7ff fe50 	bl	8007d08 <LCD_2IN_WriteData_Byte>
	LCD_2IN_WriteData_Byte(Y);
 8008068:	88bb      	ldrh	r3, [r7, #4]
 800806a:	b2db      	uxtb	r3, r3
 800806c:	4618      	mov	r0, r3
 800806e:	f7ff fe4b 	bl	8007d08 <LCD_2IN_WriteData_Byte>

	LCD_2IN_Write_Command(0x2C);
 8008072:	202c      	movs	r0, #44	@ 0x2c
 8008074:	f7ff fe2c 	bl	8007cd0 <LCD_2IN_Write_Command>
}
 8008078:	bf00      	nop
 800807a:	3708      	adds	r7, #8
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <LCD_2IN_Clear>:
function:	Clear screen function, refresh the screen to a certain color
parameter	:
	  Color :		The color you want to clear all the screen
******************************************************************************/
void LCD_2IN_Clear(UWORD Color)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	4603      	mov	r3, r0
 8008088:	80fb      	strh	r3, [r7, #6]
    UWORD i,j;
    LCD_2IN_SetWindow(0, 0, LCD_2IN_WIDTH, LCD_2IN_HEIGHT);
 800808a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800808e:	22f0      	movs	r2, #240	@ 0xf0
 8008090:	2100      	movs	r1, #0
 8008092:	2000      	movs	r0, #0
 8008094:	f7ff ff5f 	bl	8007f56 <LCD_2IN_SetWindow>

	DEV_Digital_Write(DEV_DC_PIN, 1);
 8008098:	2201      	movs	r2, #1
 800809a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800809e:	480f      	ldr	r0, [pc, #60]	@ (80080dc <LCD_2IN_Clear+0x5c>)
 80080a0:	f7fb fc3e 	bl	8003920 <HAL_GPIO_WritePin>
	for(i = 0; i < LCD_2IN_WIDTH; i++){
 80080a4:	2300      	movs	r3, #0
 80080a6:	81fb      	strh	r3, [r7, #14]
 80080a8:	e010      	b.n	80080cc <LCD_2IN_Clear+0x4c>
		for(j = 0; j < LCD_2IN_HEIGHT; j++){
 80080aa:	2300      	movs	r3, #0
 80080ac:	81bb      	strh	r3, [r7, #12]
 80080ae:	e006      	b.n	80080be <LCD_2IN_Clear+0x3e>
			LCD_2IN_WriteData_Word(Color);
 80080b0:	88fb      	ldrh	r3, [r7, #6]
 80080b2:	4618      	mov	r0, r3
 80080b4:	f7ff fe4a 	bl	8007d4c <LCD_2IN_WriteData_Word>
		for(j = 0; j < LCD_2IN_HEIGHT; j++){
 80080b8:	89bb      	ldrh	r3, [r7, #12]
 80080ba:	3301      	adds	r3, #1
 80080bc:	81bb      	strh	r3, [r7, #12]
 80080be:	89bb      	ldrh	r3, [r7, #12]
 80080c0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80080c4:	d3f4      	bcc.n	80080b0 <LCD_2IN_Clear+0x30>
	for(i = 0; i < LCD_2IN_WIDTH; i++){
 80080c6:	89fb      	ldrh	r3, [r7, #14]
 80080c8:	3301      	adds	r3, #1
 80080ca:	81fb      	strh	r3, [r7, #14]
 80080cc:	89fb      	ldrh	r3, [r7, #14]
 80080ce:	2bef      	cmp	r3, #239	@ 0xef
 80080d0:	d9eb      	bls.n	80080aa <LCD_2IN_Clear+0x2a>
		}
	 }
}
 80080d2:	bf00      	nop
 80080d4:	bf00      	nop
 80080d6:	3710      	adds	r7, #16
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}
 80080dc:	40020400 	.word	0x40020400

080080e0 <LCD_2IN_DrawPaint>:
	    X	: 	Set the X coordinate
	    Y	:	Set the Y coordinate
	  Color :	Set the color
******************************************************************************/
void LCD_2IN_DrawPaint(UWORD x, UWORD y, UWORD Color)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b082      	sub	sp, #8
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	4603      	mov	r3, r0
 80080e8:	80fb      	strh	r3, [r7, #6]
 80080ea:	460b      	mov	r3, r1
 80080ec:	80bb      	strh	r3, [r7, #4]
 80080ee:	4613      	mov	r3, r2
 80080f0:	807b      	strh	r3, [r7, #2]
	LCD_2IN_SetCursor(x, y);
 80080f2:	88ba      	ldrh	r2, [r7, #4]
 80080f4:	88fb      	ldrh	r3, [r7, #6]
 80080f6:	4611      	mov	r1, r2
 80080f8:	4618      	mov	r0, r3
 80080fa:	f7ff ff7c 	bl	8007ff6 <LCD_2IN_SetCursor>
	LCD_2IN_WriteData_Word(Color); 	    
 80080fe:	887b      	ldrh	r3, [r7, #2]
 8008100:	4618      	mov	r0, r3
 8008102:	f7ff fe23 	bl	8007d4c <LCD_2IN_WriteData_Word>
}
 8008106:	bf00      	nop
 8008108:	3708      	adds	r7, #8
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
	...

08008110 <LCD_2IN_SetBackLight>:
	Setting backlight
parameter	:
	  value : Range 0~1000   Duty cycle is value/1000	
*******************************************************************************/
void LCD_2IN_SetBackLight(UWORD Value)
{
 8008110:	b480      	push	{r7}
 8008112:	b083      	sub	sp, #12
 8008114:	af00      	add	r7, sp, #0
 8008116:	4603      	mov	r3, r0
 8008118:	80fb      	strh	r3, [r7, #6]
	DEV_Set_PWM(Value);
 800811a:	4a04      	ldr	r2, [pc, #16]	@ (800812c <LCD_2IN_SetBackLight+0x1c>)
 800811c:	88fb      	ldrh	r3, [r7, #6]
 800811e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8008120:	bf00      	nop
 8008122:	370c      	adds	r7, #12
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr
 800812c:	40000800 	.word	0x40000800

08008130 <malloc>:
 8008130:	4b02      	ldr	r3, [pc, #8]	@ (800813c <malloc+0xc>)
 8008132:	4601      	mov	r1, r0
 8008134:	6818      	ldr	r0, [r3, #0]
 8008136:	f000 b825 	b.w	8008184 <_malloc_r>
 800813a:	bf00      	nop
 800813c:	2000004c 	.word	0x2000004c

08008140 <sbrk_aligned>:
 8008140:	b570      	push	{r4, r5, r6, lr}
 8008142:	4e0f      	ldr	r6, [pc, #60]	@ (8008180 <sbrk_aligned+0x40>)
 8008144:	460c      	mov	r4, r1
 8008146:	6831      	ldr	r1, [r6, #0]
 8008148:	4605      	mov	r5, r0
 800814a:	b911      	cbnz	r1, 8008152 <sbrk_aligned+0x12>
 800814c:	f000 faec 	bl	8008728 <_sbrk_r>
 8008150:	6030      	str	r0, [r6, #0]
 8008152:	4621      	mov	r1, r4
 8008154:	4628      	mov	r0, r5
 8008156:	f000 fae7 	bl	8008728 <_sbrk_r>
 800815a:	1c43      	adds	r3, r0, #1
 800815c:	d103      	bne.n	8008166 <sbrk_aligned+0x26>
 800815e:	f04f 34ff 	mov.w	r4, #4294967295
 8008162:	4620      	mov	r0, r4
 8008164:	bd70      	pop	{r4, r5, r6, pc}
 8008166:	1cc4      	adds	r4, r0, #3
 8008168:	f024 0403 	bic.w	r4, r4, #3
 800816c:	42a0      	cmp	r0, r4
 800816e:	d0f8      	beq.n	8008162 <sbrk_aligned+0x22>
 8008170:	1a21      	subs	r1, r4, r0
 8008172:	4628      	mov	r0, r5
 8008174:	f000 fad8 	bl	8008728 <_sbrk_r>
 8008178:	3001      	adds	r0, #1
 800817a:	d1f2      	bne.n	8008162 <sbrk_aligned+0x22>
 800817c:	e7ef      	b.n	800815e <sbrk_aligned+0x1e>
 800817e:	bf00      	nop
 8008180:	20000404 	.word	0x20000404

08008184 <_malloc_r>:
 8008184:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008188:	1ccd      	adds	r5, r1, #3
 800818a:	f025 0503 	bic.w	r5, r5, #3
 800818e:	3508      	adds	r5, #8
 8008190:	2d0c      	cmp	r5, #12
 8008192:	bf38      	it	cc
 8008194:	250c      	movcc	r5, #12
 8008196:	2d00      	cmp	r5, #0
 8008198:	4606      	mov	r6, r0
 800819a:	db01      	blt.n	80081a0 <_malloc_r+0x1c>
 800819c:	42a9      	cmp	r1, r5
 800819e:	d904      	bls.n	80081aa <_malloc_r+0x26>
 80081a0:	230c      	movs	r3, #12
 80081a2:	6033      	str	r3, [r6, #0]
 80081a4:	2000      	movs	r0, #0
 80081a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008280 <_malloc_r+0xfc>
 80081ae:	f000 f869 	bl	8008284 <__malloc_lock>
 80081b2:	f8d8 3000 	ldr.w	r3, [r8]
 80081b6:	461c      	mov	r4, r3
 80081b8:	bb44      	cbnz	r4, 800820c <_malloc_r+0x88>
 80081ba:	4629      	mov	r1, r5
 80081bc:	4630      	mov	r0, r6
 80081be:	f7ff ffbf 	bl	8008140 <sbrk_aligned>
 80081c2:	1c43      	adds	r3, r0, #1
 80081c4:	4604      	mov	r4, r0
 80081c6:	d158      	bne.n	800827a <_malloc_r+0xf6>
 80081c8:	f8d8 4000 	ldr.w	r4, [r8]
 80081cc:	4627      	mov	r7, r4
 80081ce:	2f00      	cmp	r7, #0
 80081d0:	d143      	bne.n	800825a <_malloc_r+0xd6>
 80081d2:	2c00      	cmp	r4, #0
 80081d4:	d04b      	beq.n	800826e <_malloc_r+0xea>
 80081d6:	6823      	ldr	r3, [r4, #0]
 80081d8:	4639      	mov	r1, r7
 80081da:	4630      	mov	r0, r6
 80081dc:	eb04 0903 	add.w	r9, r4, r3
 80081e0:	f000 faa2 	bl	8008728 <_sbrk_r>
 80081e4:	4581      	cmp	r9, r0
 80081e6:	d142      	bne.n	800826e <_malloc_r+0xea>
 80081e8:	6821      	ldr	r1, [r4, #0]
 80081ea:	1a6d      	subs	r5, r5, r1
 80081ec:	4629      	mov	r1, r5
 80081ee:	4630      	mov	r0, r6
 80081f0:	f7ff ffa6 	bl	8008140 <sbrk_aligned>
 80081f4:	3001      	adds	r0, #1
 80081f6:	d03a      	beq.n	800826e <_malloc_r+0xea>
 80081f8:	6823      	ldr	r3, [r4, #0]
 80081fa:	442b      	add	r3, r5
 80081fc:	6023      	str	r3, [r4, #0]
 80081fe:	f8d8 3000 	ldr.w	r3, [r8]
 8008202:	685a      	ldr	r2, [r3, #4]
 8008204:	bb62      	cbnz	r2, 8008260 <_malloc_r+0xdc>
 8008206:	f8c8 7000 	str.w	r7, [r8]
 800820a:	e00f      	b.n	800822c <_malloc_r+0xa8>
 800820c:	6822      	ldr	r2, [r4, #0]
 800820e:	1b52      	subs	r2, r2, r5
 8008210:	d420      	bmi.n	8008254 <_malloc_r+0xd0>
 8008212:	2a0b      	cmp	r2, #11
 8008214:	d917      	bls.n	8008246 <_malloc_r+0xc2>
 8008216:	1961      	adds	r1, r4, r5
 8008218:	42a3      	cmp	r3, r4
 800821a:	6025      	str	r5, [r4, #0]
 800821c:	bf18      	it	ne
 800821e:	6059      	strne	r1, [r3, #4]
 8008220:	6863      	ldr	r3, [r4, #4]
 8008222:	bf08      	it	eq
 8008224:	f8c8 1000 	streq.w	r1, [r8]
 8008228:	5162      	str	r2, [r4, r5]
 800822a:	604b      	str	r3, [r1, #4]
 800822c:	4630      	mov	r0, r6
 800822e:	f000 f82f 	bl	8008290 <__malloc_unlock>
 8008232:	f104 000b 	add.w	r0, r4, #11
 8008236:	1d23      	adds	r3, r4, #4
 8008238:	f020 0007 	bic.w	r0, r0, #7
 800823c:	1ac2      	subs	r2, r0, r3
 800823e:	bf1c      	itt	ne
 8008240:	1a1b      	subne	r3, r3, r0
 8008242:	50a3      	strne	r3, [r4, r2]
 8008244:	e7af      	b.n	80081a6 <_malloc_r+0x22>
 8008246:	6862      	ldr	r2, [r4, #4]
 8008248:	42a3      	cmp	r3, r4
 800824a:	bf0c      	ite	eq
 800824c:	f8c8 2000 	streq.w	r2, [r8]
 8008250:	605a      	strne	r2, [r3, #4]
 8008252:	e7eb      	b.n	800822c <_malloc_r+0xa8>
 8008254:	4623      	mov	r3, r4
 8008256:	6864      	ldr	r4, [r4, #4]
 8008258:	e7ae      	b.n	80081b8 <_malloc_r+0x34>
 800825a:	463c      	mov	r4, r7
 800825c:	687f      	ldr	r7, [r7, #4]
 800825e:	e7b6      	b.n	80081ce <_malloc_r+0x4a>
 8008260:	461a      	mov	r2, r3
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	42a3      	cmp	r3, r4
 8008266:	d1fb      	bne.n	8008260 <_malloc_r+0xdc>
 8008268:	2300      	movs	r3, #0
 800826a:	6053      	str	r3, [r2, #4]
 800826c:	e7de      	b.n	800822c <_malloc_r+0xa8>
 800826e:	230c      	movs	r3, #12
 8008270:	6033      	str	r3, [r6, #0]
 8008272:	4630      	mov	r0, r6
 8008274:	f000 f80c 	bl	8008290 <__malloc_unlock>
 8008278:	e794      	b.n	80081a4 <_malloc_r+0x20>
 800827a:	6005      	str	r5, [r0, #0]
 800827c:	e7d6      	b.n	800822c <_malloc_r+0xa8>
 800827e:	bf00      	nop
 8008280:	20000408 	.word	0x20000408

08008284 <__malloc_lock>:
 8008284:	4801      	ldr	r0, [pc, #4]	@ (800828c <__malloc_lock+0x8>)
 8008286:	f000 ba9c 	b.w	80087c2 <__retarget_lock_acquire_recursive>
 800828a:	bf00      	nop
 800828c:	2000054c 	.word	0x2000054c

08008290 <__malloc_unlock>:
 8008290:	4801      	ldr	r0, [pc, #4]	@ (8008298 <__malloc_unlock+0x8>)
 8008292:	f000 ba97 	b.w	80087c4 <__retarget_lock_release_recursive>
 8008296:	bf00      	nop
 8008298:	2000054c 	.word	0x2000054c

0800829c <std>:
 800829c:	2300      	movs	r3, #0
 800829e:	b510      	push	{r4, lr}
 80082a0:	4604      	mov	r4, r0
 80082a2:	e9c0 3300 	strd	r3, r3, [r0]
 80082a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082aa:	6083      	str	r3, [r0, #8]
 80082ac:	8181      	strh	r1, [r0, #12]
 80082ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80082b0:	81c2      	strh	r2, [r0, #14]
 80082b2:	6183      	str	r3, [r0, #24]
 80082b4:	4619      	mov	r1, r3
 80082b6:	2208      	movs	r2, #8
 80082b8:	305c      	adds	r0, #92	@ 0x5c
 80082ba:	f000 f9f9 	bl	80086b0 <memset>
 80082be:	4b0d      	ldr	r3, [pc, #52]	@ (80082f4 <std+0x58>)
 80082c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80082c2:	4b0d      	ldr	r3, [pc, #52]	@ (80082f8 <std+0x5c>)
 80082c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80082c6:	4b0d      	ldr	r3, [pc, #52]	@ (80082fc <std+0x60>)
 80082c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80082ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008300 <std+0x64>)
 80082cc:	6323      	str	r3, [r4, #48]	@ 0x30
 80082ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008304 <std+0x68>)
 80082d0:	6224      	str	r4, [r4, #32]
 80082d2:	429c      	cmp	r4, r3
 80082d4:	d006      	beq.n	80082e4 <std+0x48>
 80082d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80082da:	4294      	cmp	r4, r2
 80082dc:	d002      	beq.n	80082e4 <std+0x48>
 80082de:	33d0      	adds	r3, #208	@ 0xd0
 80082e0:	429c      	cmp	r4, r3
 80082e2:	d105      	bne.n	80082f0 <std+0x54>
 80082e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80082e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082ec:	f000 ba68 	b.w	80087c0 <__retarget_lock_init_recursive>
 80082f0:	bd10      	pop	{r4, pc}
 80082f2:	bf00      	nop
 80082f4:	08008501 	.word	0x08008501
 80082f8:	08008523 	.word	0x08008523
 80082fc:	0800855b 	.word	0x0800855b
 8008300:	0800857f 	.word	0x0800857f
 8008304:	2000040c 	.word	0x2000040c

08008308 <stdio_exit_handler>:
 8008308:	4a02      	ldr	r2, [pc, #8]	@ (8008314 <stdio_exit_handler+0xc>)
 800830a:	4903      	ldr	r1, [pc, #12]	@ (8008318 <stdio_exit_handler+0x10>)
 800830c:	4803      	ldr	r0, [pc, #12]	@ (800831c <stdio_exit_handler+0x14>)
 800830e:	f000 b869 	b.w	80083e4 <_fwalk_sglue>
 8008312:	bf00      	nop
 8008314:	20000040 	.word	0x20000040
 8008318:	08008f15 	.word	0x08008f15
 800831c:	20000050 	.word	0x20000050

08008320 <cleanup_stdio>:
 8008320:	6841      	ldr	r1, [r0, #4]
 8008322:	4b0c      	ldr	r3, [pc, #48]	@ (8008354 <cleanup_stdio+0x34>)
 8008324:	4299      	cmp	r1, r3
 8008326:	b510      	push	{r4, lr}
 8008328:	4604      	mov	r4, r0
 800832a:	d001      	beq.n	8008330 <cleanup_stdio+0x10>
 800832c:	f000 fdf2 	bl	8008f14 <_fflush_r>
 8008330:	68a1      	ldr	r1, [r4, #8]
 8008332:	4b09      	ldr	r3, [pc, #36]	@ (8008358 <cleanup_stdio+0x38>)
 8008334:	4299      	cmp	r1, r3
 8008336:	d002      	beq.n	800833e <cleanup_stdio+0x1e>
 8008338:	4620      	mov	r0, r4
 800833a:	f000 fdeb 	bl	8008f14 <_fflush_r>
 800833e:	68e1      	ldr	r1, [r4, #12]
 8008340:	4b06      	ldr	r3, [pc, #24]	@ (800835c <cleanup_stdio+0x3c>)
 8008342:	4299      	cmp	r1, r3
 8008344:	d004      	beq.n	8008350 <cleanup_stdio+0x30>
 8008346:	4620      	mov	r0, r4
 8008348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800834c:	f000 bde2 	b.w	8008f14 <_fflush_r>
 8008350:	bd10      	pop	{r4, pc}
 8008352:	bf00      	nop
 8008354:	2000040c 	.word	0x2000040c
 8008358:	20000474 	.word	0x20000474
 800835c:	200004dc 	.word	0x200004dc

08008360 <global_stdio_init.part.0>:
 8008360:	b510      	push	{r4, lr}
 8008362:	4b0b      	ldr	r3, [pc, #44]	@ (8008390 <global_stdio_init.part.0+0x30>)
 8008364:	4c0b      	ldr	r4, [pc, #44]	@ (8008394 <global_stdio_init.part.0+0x34>)
 8008366:	4a0c      	ldr	r2, [pc, #48]	@ (8008398 <global_stdio_init.part.0+0x38>)
 8008368:	601a      	str	r2, [r3, #0]
 800836a:	4620      	mov	r0, r4
 800836c:	2200      	movs	r2, #0
 800836e:	2104      	movs	r1, #4
 8008370:	f7ff ff94 	bl	800829c <std>
 8008374:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008378:	2201      	movs	r2, #1
 800837a:	2109      	movs	r1, #9
 800837c:	f7ff ff8e 	bl	800829c <std>
 8008380:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008384:	2202      	movs	r2, #2
 8008386:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800838a:	2112      	movs	r1, #18
 800838c:	f7ff bf86 	b.w	800829c <std>
 8008390:	20000544 	.word	0x20000544
 8008394:	2000040c 	.word	0x2000040c
 8008398:	08008309 	.word	0x08008309

0800839c <__sfp_lock_acquire>:
 800839c:	4801      	ldr	r0, [pc, #4]	@ (80083a4 <__sfp_lock_acquire+0x8>)
 800839e:	f000 ba10 	b.w	80087c2 <__retarget_lock_acquire_recursive>
 80083a2:	bf00      	nop
 80083a4:	2000054d 	.word	0x2000054d

080083a8 <__sfp_lock_release>:
 80083a8:	4801      	ldr	r0, [pc, #4]	@ (80083b0 <__sfp_lock_release+0x8>)
 80083aa:	f000 ba0b 	b.w	80087c4 <__retarget_lock_release_recursive>
 80083ae:	bf00      	nop
 80083b0:	2000054d 	.word	0x2000054d

080083b4 <__sinit>:
 80083b4:	b510      	push	{r4, lr}
 80083b6:	4604      	mov	r4, r0
 80083b8:	f7ff fff0 	bl	800839c <__sfp_lock_acquire>
 80083bc:	6a23      	ldr	r3, [r4, #32]
 80083be:	b11b      	cbz	r3, 80083c8 <__sinit+0x14>
 80083c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083c4:	f7ff bff0 	b.w	80083a8 <__sfp_lock_release>
 80083c8:	4b04      	ldr	r3, [pc, #16]	@ (80083dc <__sinit+0x28>)
 80083ca:	6223      	str	r3, [r4, #32]
 80083cc:	4b04      	ldr	r3, [pc, #16]	@ (80083e0 <__sinit+0x2c>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d1f5      	bne.n	80083c0 <__sinit+0xc>
 80083d4:	f7ff ffc4 	bl	8008360 <global_stdio_init.part.0>
 80083d8:	e7f2      	b.n	80083c0 <__sinit+0xc>
 80083da:	bf00      	nop
 80083dc:	08008321 	.word	0x08008321
 80083e0:	20000544 	.word	0x20000544

080083e4 <_fwalk_sglue>:
 80083e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083e8:	4607      	mov	r7, r0
 80083ea:	4688      	mov	r8, r1
 80083ec:	4614      	mov	r4, r2
 80083ee:	2600      	movs	r6, #0
 80083f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083f4:	f1b9 0901 	subs.w	r9, r9, #1
 80083f8:	d505      	bpl.n	8008406 <_fwalk_sglue+0x22>
 80083fa:	6824      	ldr	r4, [r4, #0]
 80083fc:	2c00      	cmp	r4, #0
 80083fe:	d1f7      	bne.n	80083f0 <_fwalk_sglue+0xc>
 8008400:	4630      	mov	r0, r6
 8008402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008406:	89ab      	ldrh	r3, [r5, #12]
 8008408:	2b01      	cmp	r3, #1
 800840a:	d907      	bls.n	800841c <_fwalk_sglue+0x38>
 800840c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008410:	3301      	adds	r3, #1
 8008412:	d003      	beq.n	800841c <_fwalk_sglue+0x38>
 8008414:	4629      	mov	r1, r5
 8008416:	4638      	mov	r0, r7
 8008418:	47c0      	blx	r8
 800841a:	4306      	orrs	r6, r0
 800841c:	3568      	adds	r5, #104	@ 0x68
 800841e:	e7e9      	b.n	80083f4 <_fwalk_sglue+0x10>

08008420 <iprintf>:
 8008420:	b40f      	push	{r0, r1, r2, r3}
 8008422:	b507      	push	{r0, r1, r2, lr}
 8008424:	4906      	ldr	r1, [pc, #24]	@ (8008440 <iprintf+0x20>)
 8008426:	ab04      	add	r3, sp, #16
 8008428:	6808      	ldr	r0, [r1, #0]
 800842a:	f853 2b04 	ldr.w	r2, [r3], #4
 800842e:	6881      	ldr	r1, [r0, #8]
 8008430:	9301      	str	r3, [sp, #4]
 8008432:	f000 fa45 	bl	80088c0 <_vfiprintf_r>
 8008436:	b003      	add	sp, #12
 8008438:	f85d eb04 	ldr.w	lr, [sp], #4
 800843c:	b004      	add	sp, #16
 800843e:	4770      	bx	lr
 8008440:	2000004c 	.word	0x2000004c

08008444 <_puts_r>:
 8008444:	6a03      	ldr	r3, [r0, #32]
 8008446:	b570      	push	{r4, r5, r6, lr}
 8008448:	6884      	ldr	r4, [r0, #8]
 800844a:	4605      	mov	r5, r0
 800844c:	460e      	mov	r6, r1
 800844e:	b90b      	cbnz	r3, 8008454 <_puts_r+0x10>
 8008450:	f7ff ffb0 	bl	80083b4 <__sinit>
 8008454:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008456:	07db      	lsls	r3, r3, #31
 8008458:	d405      	bmi.n	8008466 <_puts_r+0x22>
 800845a:	89a3      	ldrh	r3, [r4, #12]
 800845c:	0598      	lsls	r0, r3, #22
 800845e:	d402      	bmi.n	8008466 <_puts_r+0x22>
 8008460:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008462:	f000 f9ae 	bl	80087c2 <__retarget_lock_acquire_recursive>
 8008466:	89a3      	ldrh	r3, [r4, #12]
 8008468:	0719      	lsls	r1, r3, #28
 800846a:	d502      	bpl.n	8008472 <_puts_r+0x2e>
 800846c:	6923      	ldr	r3, [r4, #16]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d135      	bne.n	80084de <_puts_r+0x9a>
 8008472:	4621      	mov	r1, r4
 8008474:	4628      	mov	r0, r5
 8008476:	f000 f8c5 	bl	8008604 <__swsetup_r>
 800847a:	b380      	cbz	r0, 80084de <_puts_r+0x9a>
 800847c:	f04f 35ff 	mov.w	r5, #4294967295
 8008480:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008482:	07da      	lsls	r2, r3, #31
 8008484:	d405      	bmi.n	8008492 <_puts_r+0x4e>
 8008486:	89a3      	ldrh	r3, [r4, #12]
 8008488:	059b      	lsls	r3, r3, #22
 800848a:	d402      	bmi.n	8008492 <_puts_r+0x4e>
 800848c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800848e:	f000 f999 	bl	80087c4 <__retarget_lock_release_recursive>
 8008492:	4628      	mov	r0, r5
 8008494:	bd70      	pop	{r4, r5, r6, pc}
 8008496:	2b00      	cmp	r3, #0
 8008498:	da04      	bge.n	80084a4 <_puts_r+0x60>
 800849a:	69a2      	ldr	r2, [r4, #24]
 800849c:	429a      	cmp	r2, r3
 800849e:	dc17      	bgt.n	80084d0 <_puts_r+0x8c>
 80084a0:	290a      	cmp	r1, #10
 80084a2:	d015      	beq.n	80084d0 <_puts_r+0x8c>
 80084a4:	6823      	ldr	r3, [r4, #0]
 80084a6:	1c5a      	adds	r2, r3, #1
 80084a8:	6022      	str	r2, [r4, #0]
 80084aa:	7019      	strb	r1, [r3, #0]
 80084ac:	68a3      	ldr	r3, [r4, #8]
 80084ae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80084b2:	3b01      	subs	r3, #1
 80084b4:	60a3      	str	r3, [r4, #8]
 80084b6:	2900      	cmp	r1, #0
 80084b8:	d1ed      	bne.n	8008496 <_puts_r+0x52>
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	da11      	bge.n	80084e2 <_puts_r+0x9e>
 80084be:	4622      	mov	r2, r4
 80084c0:	210a      	movs	r1, #10
 80084c2:	4628      	mov	r0, r5
 80084c4:	f000 f85f 	bl	8008586 <__swbuf_r>
 80084c8:	3001      	adds	r0, #1
 80084ca:	d0d7      	beq.n	800847c <_puts_r+0x38>
 80084cc:	250a      	movs	r5, #10
 80084ce:	e7d7      	b.n	8008480 <_puts_r+0x3c>
 80084d0:	4622      	mov	r2, r4
 80084d2:	4628      	mov	r0, r5
 80084d4:	f000 f857 	bl	8008586 <__swbuf_r>
 80084d8:	3001      	adds	r0, #1
 80084da:	d1e7      	bne.n	80084ac <_puts_r+0x68>
 80084dc:	e7ce      	b.n	800847c <_puts_r+0x38>
 80084de:	3e01      	subs	r6, #1
 80084e0:	e7e4      	b.n	80084ac <_puts_r+0x68>
 80084e2:	6823      	ldr	r3, [r4, #0]
 80084e4:	1c5a      	adds	r2, r3, #1
 80084e6:	6022      	str	r2, [r4, #0]
 80084e8:	220a      	movs	r2, #10
 80084ea:	701a      	strb	r2, [r3, #0]
 80084ec:	e7ee      	b.n	80084cc <_puts_r+0x88>
	...

080084f0 <puts>:
 80084f0:	4b02      	ldr	r3, [pc, #8]	@ (80084fc <puts+0xc>)
 80084f2:	4601      	mov	r1, r0
 80084f4:	6818      	ldr	r0, [r3, #0]
 80084f6:	f7ff bfa5 	b.w	8008444 <_puts_r>
 80084fa:	bf00      	nop
 80084fc:	2000004c 	.word	0x2000004c

08008500 <__sread>:
 8008500:	b510      	push	{r4, lr}
 8008502:	460c      	mov	r4, r1
 8008504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008508:	f000 f8fc 	bl	8008704 <_read_r>
 800850c:	2800      	cmp	r0, #0
 800850e:	bfab      	itete	ge
 8008510:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008512:	89a3      	ldrhlt	r3, [r4, #12]
 8008514:	181b      	addge	r3, r3, r0
 8008516:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800851a:	bfac      	ite	ge
 800851c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800851e:	81a3      	strhlt	r3, [r4, #12]
 8008520:	bd10      	pop	{r4, pc}

08008522 <__swrite>:
 8008522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008526:	461f      	mov	r7, r3
 8008528:	898b      	ldrh	r3, [r1, #12]
 800852a:	05db      	lsls	r3, r3, #23
 800852c:	4605      	mov	r5, r0
 800852e:	460c      	mov	r4, r1
 8008530:	4616      	mov	r6, r2
 8008532:	d505      	bpl.n	8008540 <__swrite+0x1e>
 8008534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008538:	2302      	movs	r3, #2
 800853a:	2200      	movs	r2, #0
 800853c:	f000 f8d0 	bl	80086e0 <_lseek_r>
 8008540:	89a3      	ldrh	r3, [r4, #12]
 8008542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008546:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800854a:	81a3      	strh	r3, [r4, #12]
 800854c:	4632      	mov	r2, r6
 800854e:	463b      	mov	r3, r7
 8008550:	4628      	mov	r0, r5
 8008552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008556:	f000 b8f7 	b.w	8008748 <_write_r>

0800855a <__sseek>:
 800855a:	b510      	push	{r4, lr}
 800855c:	460c      	mov	r4, r1
 800855e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008562:	f000 f8bd 	bl	80086e0 <_lseek_r>
 8008566:	1c43      	adds	r3, r0, #1
 8008568:	89a3      	ldrh	r3, [r4, #12]
 800856a:	bf15      	itete	ne
 800856c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800856e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008572:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008576:	81a3      	strheq	r3, [r4, #12]
 8008578:	bf18      	it	ne
 800857a:	81a3      	strhne	r3, [r4, #12]
 800857c:	bd10      	pop	{r4, pc}

0800857e <__sclose>:
 800857e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008582:	f000 b89d 	b.w	80086c0 <_close_r>

08008586 <__swbuf_r>:
 8008586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008588:	460e      	mov	r6, r1
 800858a:	4614      	mov	r4, r2
 800858c:	4605      	mov	r5, r0
 800858e:	b118      	cbz	r0, 8008598 <__swbuf_r+0x12>
 8008590:	6a03      	ldr	r3, [r0, #32]
 8008592:	b90b      	cbnz	r3, 8008598 <__swbuf_r+0x12>
 8008594:	f7ff ff0e 	bl	80083b4 <__sinit>
 8008598:	69a3      	ldr	r3, [r4, #24]
 800859a:	60a3      	str	r3, [r4, #8]
 800859c:	89a3      	ldrh	r3, [r4, #12]
 800859e:	071a      	lsls	r2, r3, #28
 80085a0:	d501      	bpl.n	80085a6 <__swbuf_r+0x20>
 80085a2:	6923      	ldr	r3, [r4, #16]
 80085a4:	b943      	cbnz	r3, 80085b8 <__swbuf_r+0x32>
 80085a6:	4621      	mov	r1, r4
 80085a8:	4628      	mov	r0, r5
 80085aa:	f000 f82b 	bl	8008604 <__swsetup_r>
 80085ae:	b118      	cbz	r0, 80085b8 <__swbuf_r+0x32>
 80085b0:	f04f 37ff 	mov.w	r7, #4294967295
 80085b4:	4638      	mov	r0, r7
 80085b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085b8:	6823      	ldr	r3, [r4, #0]
 80085ba:	6922      	ldr	r2, [r4, #16]
 80085bc:	1a98      	subs	r0, r3, r2
 80085be:	6963      	ldr	r3, [r4, #20]
 80085c0:	b2f6      	uxtb	r6, r6
 80085c2:	4283      	cmp	r3, r0
 80085c4:	4637      	mov	r7, r6
 80085c6:	dc05      	bgt.n	80085d4 <__swbuf_r+0x4e>
 80085c8:	4621      	mov	r1, r4
 80085ca:	4628      	mov	r0, r5
 80085cc:	f000 fca2 	bl	8008f14 <_fflush_r>
 80085d0:	2800      	cmp	r0, #0
 80085d2:	d1ed      	bne.n	80085b0 <__swbuf_r+0x2a>
 80085d4:	68a3      	ldr	r3, [r4, #8]
 80085d6:	3b01      	subs	r3, #1
 80085d8:	60a3      	str	r3, [r4, #8]
 80085da:	6823      	ldr	r3, [r4, #0]
 80085dc:	1c5a      	adds	r2, r3, #1
 80085de:	6022      	str	r2, [r4, #0]
 80085e0:	701e      	strb	r6, [r3, #0]
 80085e2:	6962      	ldr	r2, [r4, #20]
 80085e4:	1c43      	adds	r3, r0, #1
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d004      	beq.n	80085f4 <__swbuf_r+0x6e>
 80085ea:	89a3      	ldrh	r3, [r4, #12]
 80085ec:	07db      	lsls	r3, r3, #31
 80085ee:	d5e1      	bpl.n	80085b4 <__swbuf_r+0x2e>
 80085f0:	2e0a      	cmp	r6, #10
 80085f2:	d1df      	bne.n	80085b4 <__swbuf_r+0x2e>
 80085f4:	4621      	mov	r1, r4
 80085f6:	4628      	mov	r0, r5
 80085f8:	f000 fc8c 	bl	8008f14 <_fflush_r>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	d0d9      	beq.n	80085b4 <__swbuf_r+0x2e>
 8008600:	e7d6      	b.n	80085b0 <__swbuf_r+0x2a>
	...

08008604 <__swsetup_r>:
 8008604:	b538      	push	{r3, r4, r5, lr}
 8008606:	4b29      	ldr	r3, [pc, #164]	@ (80086ac <__swsetup_r+0xa8>)
 8008608:	4605      	mov	r5, r0
 800860a:	6818      	ldr	r0, [r3, #0]
 800860c:	460c      	mov	r4, r1
 800860e:	b118      	cbz	r0, 8008618 <__swsetup_r+0x14>
 8008610:	6a03      	ldr	r3, [r0, #32]
 8008612:	b90b      	cbnz	r3, 8008618 <__swsetup_r+0x14>
 8008614:	f7ff fece 	bl	80083b4 <__sinit>
 8008618:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800861c:	0719      	lsls	r1, r3, #28
 800861e:	d422      	bmi.n	8008666 <__swsetup_r+0x62>
 8008620:	06da      	lsls	r2, r3, #27
 8008622:	d407      	bmi.n	8008634 <__swsetup_r+0x30>
 8008624:	2209      	movs	r2, #9
 8008626:	602a      	str	r2, [r5, #0]
 8008628:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800862c:	81a3      	strh	r3, [r4, #12]
 800862e:	f04f 30ff 	mov.w	r0, #4294967295
 8008632:	e033      	b.n	800869c <__swsetup_r+0x98>
 8008634:	0758      	lsls	r0, r3, #29
 8008636:	d512      	bpl.n	800865e <__swsetup_r+0x5a>
 8008638:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800863a:	b141      	cbz	r1, 800864e <__swsetup_r+0x4a>
 800863c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008640:	4299      	cmp	r1, r3
 8008642:	d002      	beq.n	800864a <__swsetup_r+0x46>
 8008644:	4628      	mov	r0, r5
 8008646:	f000 f8c7 	bl	80087d8 <_free_r>
 800864a:	2300      	movs	r3, #0
 800864c:	6363      	str	r3, [r4, #52]	@ 0x34
 800864e:	89a3      	ldrh	r3, [r4, #12]
 8008650:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008654:	81a3      	strh	r3, [r4, #12]
 8008656:	2300      	movs	r3, #0
 8008658:	6063      	str	r3, [r4, #4]
 800865a:	6923      	ldr	r3, [r4, #16]
 800865c:	6023      	str	r3, [r4, #0]
 800865e:	89a3      	ldrh	r3, [r4, #12]
 8008660:	f043 0308 	orr.w	r3, r3, #8
 8008664:	81a3      	strh	r3, [r4, #12]
 8008666:	6923      	ldr	r3, [r4, #16]
 8008668:	b94b      	cbnz	r3, 800867e <__swsetup_r+0x7a>
 800866a:	89a3      	ldrh	r3, [r4, #12]
 800866c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008670:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008674:	d003      	beq.n	800867e <__swsetup_r+0x7a>
 8008676:	4621      	mov	r1, r4
 8008678:	4628      	mov	r0, r5
 800867a:	f000 fc99 	bl	8008fb0 <__smakebuf_r>
 800867e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008682:	f013 0201 	ands.w	r2, r3, #1
 8008686:	d00a      	beq.n	800869e <__swsetup_r+0x9a>
 8008688:	2200      	movs	r2, #0
 800868a:	60a2      	str	r2, [r4, #8]
 800868c:	6962      	ldr	r2, [r4, #20]
 800868e:	4252      	negs	r2, r2
 8008690:	61a2      	str	r2, [r4, #24]
 8008692:	6922      	ldr	r2, [r4, #16]
 8008694:	b942      	cbnz	r2, 80086a8 <__swsetup_r+0xa4>
 8008696:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800869a:	d1c5      	bne.n	8008628 <__swsetup_r+0x24>
 800869c:	bd38      	pop	{r3, r4, r5, pc}
 800869e:	0799      	lsls	r1, r3, #30
 80086a0:	bf58      	it	pl
 80086a2:	6962      	ldrpl	r2, [r4, #20]
 80086a4:	60a2      	str	r2, [r4, #8]
 80086a6:	e7f4      	b.n	8008692 <__swsetup_r+0x8e>
 80086a8:	2000      	movs	r0, #0
 80086aa:	e7f7      	b.n	800869c <__swsetup_r+0x98>
 80086ac:	2000004c 	.word	0x2000004c

080086b0 <memset>:
 80086b0:	4402      	add	r2, r0
 80086b2:	4603      	mov	r3, r0
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d100      	bne.n	80086ba <memset+0xa>
 80086b8:	4770      	bx	lr
 80086ba:	f803 1b01 	strb.w	r1, [r3], #1
 80086be:	e7f9      	b.n	80086b4 <memset+0x4>

080086c0 <_close_r>:
 80086c0:	b538      	push	{r3, r4, r5, lr}
 80086c2:	4d06      	ldr	r5, [pc, #24]	@ (80086dc <_close_r+0x1c>)
 80086c4:	2300      	movs	r3, #0
 80086c6:	4604      	mov	r4, r0
 80086c8:	4608      	mov	r0, r1
 80086ca:	602b      	str	r3, [r5, #0]
 80086cc:	f7f9 fca7 	bl	800201e <_close>
 80086d0:	1c43      	adds	r3, r0, #1
 80086d2:	d102      	bne.n	80086da <_close_r+0x1a>
 80086d4:	682b      	ldr	r3, [r5, #0]
 80086d6:	b103      	cbz	r3, 80086da <_close_r+0x1a>
 80086d8:	6023      	str	r3, [r4, #0]
 80086da:	bd38      	pop	{r3, r4, r5, pc}
 80086dc:	20000548 	.word	0x20000548

080086e0 <_lseek_r>:
 80086e0:	b538      	push	{r3, r4, r5, lr}
 80086e2:	4d07      	ldr	r5, [pc, #28]	@ (8008700 <_lseek_r+0x20>)
 80086e4:	4604      	mov	r4, r0
 80086e6:	4608      	mov	r0, r1
 80086e8:	4611      	mov	r1, r2
 80086ea:	2200      	movs	r2, #0
 80086ec:	602a      	str	r2, [r5, #0]
 80086ee:	461a      	mov	r2, r3
 80086f0:	f7f9 fcbc 	bl	800206c <_lseek>
 80086f4:	1c43      	adds	r3, r0, #1
 80086f6:	d102      	bne.n	80086fe <_lseek_r+0x1e>
 80086f8:	682b      	ldr	r3, [r5, #0]
 80086fa:	b103      	cbz	r3, 80086fe <_lseek_r+0x1e>
 80086fc:	6023      	str	r3, [r4, #0]
 80086fe:	bd38      	pop	{r3, r4, r5, pc}
 8008700:	20000548 	.word	0x20000548

08008704 <_read_r>:
 8008704:	b538      	push	{r3, r4, r5, lr}
 8008706:	4d07      	ldr	r5, [pc, #28]	@ (8008724 <_read_r+0x20>)
 8008708:	4604      	mov	r4, r0
 800870a:	4608      	mov	r0, r1
 800870c:	4611      	mov	r1, r2
 800870e:	2200      	movs	r2, #0
 8008710:	602a      	str	r2, [r5, #0]
 8008712:	461a      	mov	r2, r3
 8008714:	f7f9 fc4a 	bl	8001fac <_read>
 8008718:	1c43      	adds	r3, r0, #1
 800871a:	d102      	bne.n	8008722 <_read_r+0x1e>
 800871c:	682b      	ldr	r3, [r5, #0]
 800871e:	b103      	cbz	r3, 8008722 <_read_r+0x1e>
 8008720:	6023      	str	r3, [r4, #0]
 8008722:	bd38      	pop	{r3, r4, r5, pc}
 8008724:	20000548 	.word	0x20000548

08008728 <_sbrk_r>:
 8008728:	b538      	push	{r3, r4, r5, lr}
 800872a:	4d06      	ldr	r5, [pc, #24]	@ (8008744 <_sbrk_r+0x1c>)
 800872c:	2300      	movs	r3, #0
 800872e:	4604      	mov	r4, r0
 8008730:	4608      	mov	r0, r1
 8008732:	602b      	str	r3, [r5, #0]
 8008734:	f7f9 fca8 	bl	8002088 <_sbrk>
 8008738:	1c43      	adds	r3, r0, #1
 800873a:	d102      	bne.n	8008742 <_sbrk_r+0x1a>
 800873c:	682b      	ldr	r3, [r5, #0]
 800873e:	b103      	cbz	r3, 8008742 <_sbrk_r+0x1a>
 8008740:	6023      	str	r3, [r4, #0]
 8008742:	bd38      	pop	{r3, r4, r5, pc}
 8008744:	20000548 	.word	0x20000548

08008748 <_write_r>:
 8008748:	b538      	push	{r3, r4, r5, lr}
 800874a:	4d07      	ldr	r5, [pc, #28]	@ (8008768 <_write_r+0x20>)
 800874c:	4604      	mov	r4, r0
 800874e:	4608      	mov	r0, r1
 8008750:	4611      	mov	r1, r2
 8008752:	2200      	movs	r2, #0
 8008754:	602a      	str	r2, [r5, #0]
 8008756:	461a      	mov	r2, r3
 8008758:	f7f9 fc45 	bl	8001fe6 <_write>
 800875c:	1c43      	adds	r3, r0, #1
 800875e:	d102      	bne.n	8008766 <_write_r+0x1e>
 8008760:	682b      	ldr	r3, [r5, #0]
 8008762:	b103      	cbz	r3, 8008766 <_write_r+0x1e>
 8008764:	6023      	str	r3, [r4, #0]
 8008766:	bd38      	pop	{r3, r4, r5, pc}
 8008768:	20000548 	.word	0x20000548

0800876c <__errno>:
 800876c:	4b01      	ldr	r3, [pc, #4]	@ (8008774 <__errno+0x8>)
 800876e:	6818      	ldr	r0, [r3, #0]
 8008770:	4770      	bx	lr
 8008772:	bf00      	nop
 8008774:	2000004c 	.word	0x2000004c

08008778 <__libc_init_array>:
 8008778:	b570      	push	{r4, r5, r6, lr}
 800877a:	4d0d      	ldr	r5, [pc, #52]	@ (80087b0 <__libc_init_array+0x38>)
 800877c:	4c0d      	ldr	r4, [pc, #52]	@ (80087b4 <__libc_init_array+0x3c>)
 800877e:	1b64      	subs	r4, r4, r5
 8008780:	10a4      	asrs	r4, r4, #2
 8008782:	2600      	movs	r6, #0
 8008784:	42a6      	cmp	r6, r4
 8008786:	d109      	bne.n	800879c <__libc_init_array+0x24>
 8008788:	4d0b      	ldr	r5, [pc, #44]	@ (80087b8 <__libc_init_array+0x40>)
 800878a:	4c0c      	ldr	r4, [pc, #48]	@ (80087bc <__libc_init_array+0x44>)
 800878c:	f000 fc6e 	bl	800906c <_init>
 8008790:	1b64      	subs	r4, r4, r5
 8008792:	10a4      	asrs	r4, r4, #2
 8008794:	2600      	movs	r6, #0
 8008796:	42a6      	cmp	r6, r4
 8008798:	d105      	bne.n	80087a6 <__libc_init_array+0x2e>
 800879a:	bd70      	pop	{r4, r5, r6, pc}
 800879c:	f855 3b04 	ldr.w	r3, [r5], #4
 80087a0:	4798      	blx	r3
 80087a2:	3601      	adds	r6, #1
 80087a4:	e7ee      	b.n	8008784 <__libc_init_array+0xc>
 80087a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80087aa:	4798      	blx	r3
 80087ac:	3601      	adds	r6, #1
 80087ae:	e7f2      	b.n	8008796 <__libc_init_array+0x1e>
 80087b0:	0800ca50 	.word	0x0800ca50
 80087b4:	0800ca50 	.word	0x0800ca50
 80087b8:	0800ca50 	.word	0x0800ca50
 80087bc:	0800ca54 	.word	0x0800ca54

080087c0 <__retarget_lock_init_recursive>:
 80087c0:	4770      	bx	lr

080087c2 <__retarget_lock_acquire_recursive>:
 80087c2:	4770      	bx	lr

080087c4 <__retarget_lock_release_recursive>:
 80087c4:	4770      	bx	lr

080087c6 <strcpy>:
 80087c6:	4603      	mov	r3, r0
 80087c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80087cc:	f803 2b01 	strb.w	r2, [r3], #1
 80087d0:	2a00      	cmp	r2, #0
 80087d2:	d1f9      	bne.n	80087c8 <strcpy+0x2>
 80087d4:	4770      	bx	lr
	...

080087d8 <_free_r>:
 80087d8:	b538      	push	{r3, r4, r5, lr}
 80087da:	4605      	mov	r5, r0
 80087dc:	2900      	cmp	r1, #0
 80087de:	d041      	beq.n	8008864 <_free_r+0x8c>
 80087e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087e4:	1f0c      	subs	r4, r1, #4
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	bfb8      	it	lt
 80087ea:	18e4      	addlt	r4, r4, r3
 80087ec:	f7ff fd4a 	bl	8008284 <__malloc_lock>
 80087f0:	4a1d      	ldr	r2, [pc, #116]	@ (8008868 <_free_r+0x90>)
 80087f2:	6813      	ldr	r3, [r2, #0]
 80087f4:	b933      	cbnz	r3, 8008804 <_free_r+0x2c>
 80087f6:	6063      	str	r3, [r4, #4]
 80087f8:	6014      	str	r4, [r2, #0]
 80087fa:	4628      	mov	r0, r5
 80087fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008800:	f7ff bd46 	b.w	8008290 <__malloc_unlock>
 8008804:	42a3      	cmp	r3, r4
 8008806:	d908      	bls.n	800881a <_free_r+0x42>
 8008808:	6820      	ldr	r0, [r4, #0]
 800880a:	1821      	adds	r1, r4, r0
 800880c:	428b      	cmp	r3, r1
 800880e:	bf01      	itttt	eq
 8008810:	6819      	ldreq	r1, [r3, #0]
 8008812:	685b      	ldreq	r3, [r3, #4]
 8008814:	1809      	addeq	r1, r1, r0
 8008816:	6021      	streq	r1, [r4, #0]
 8008818:	e7ed      	b.n	80087f6 <_free_r+0x1e>
 800881a:	461a      	mov	r2, r3
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	b10b      	cbz	r3, 8008824 <_free_r+0x4c>
 8008820:	42a3      	cmp	r3, r4
 8008822:	d9fa      	bls.n	800881a <_free_r+0x42>
 8008824:	6811      	ldr	r1, [r2, #0]
 8008826:	1850      	adds	r0, r2, r1
 8008828:	42a0      	cmp	r0, r4
 800882a:	d10b      	bne.n	8008844 <_free_r+0x6c>
 800882c:	6820      	ldr	r0, [r4, #0]
 800882e:	4401      	add	r1, r0
 8008830:	1850      	adds	r0, r2, r1
 8008832:	4283      	cmp	r3, r0
 8008834:	6011      	str	r1, [r2, #0]
 8008836:	d1e0      	bne.n	80087fa <_free_r+0x22>
 8008838:	6818      	ldr	r0, [r3, #0]
 800883a:	685b      	ldr	r3, [r3, #4]
 800883c:	6053      	str	r3, [r2, #4]
 800883e:	4408      	add	r0, r1
 8008840:	6010      	str	r0, [r2, #0]
 8008842:	e7da      	b.n	80087fa <_free_r+0x22>
 8008844:	d902      	bls.n	800884c <_free_r+0x74>
 8008846:	230c      	movs	r3, #12
 8008848:	602b      	str	r3, [r5, #0]
 800884a:	e7d6      	b.n	80087fa <_free_r+0x22>
 800884c:	6820      	ldr	r0, [r4, #0]
 800884e:	1821      	adds	r1, r4, r0
 8008850:	428b      	cmp	r3, r1
 8008852:	bf04      	itt	eq
 8008854:	6819      	ldreq	r1, [r3, #0]
 8008856:	685b      	ldreq	r3, [r3, #4]
 8008858:	6063      	str	r3, [r4, #4]
 800885a:	bf04      	itt	eq
 800885c:	1809      	addeq	r1, r1, r0
 800885e:	6021      	streq	r1, [r4, #0]
 8008860:	6054      	str	r4, [r2, #4]
 8008862:	e7ca      	b.n	80087fa <_free_r+0x22>
 8008864:	bd38      	pop	{r3, r4, r5, pc}
 8008866:	bf00      	nop
 8008868:	20000408 	.word	0x20000408

0800886c <__sfputc_r>:
 800886c:	6893      	ldr	r3, [r2, #8]
 800886e:	3b01      	subs	r3, #1
 8008870:	2b00      	cmp	r3, #0
 8008872:	b410      	push	{r4}
 8008874:	6093      	str	r3, [r2, #8]
 8008876:	da08      	bge.n	800888a <__sfputc_r+0x1e>
 8008878:	6994      	ldr	r4, [r2, #24]
 800887a:	42a3      	cmp	r3, r4
 800887c:	db01      	blt.n	8008882 <__sfputc_r+0x16>
 800887e:	290a      	cmp	r1, #10
 8008880:	d103      	bne.n	800888a <__sfputc_r+0x1e>
 8008882:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008886:	f7ff be7e 	b.w	8008586 <__swbuf_r>
 800888a:	6813      	ldr	r3, [r2, #0]
 800888c:	1c58      	adds	r0, r3, #1
 800888e:	6010      	str	r0, [r2, #0]
 8008890:	7019      	strb	r1, [r3, #0]
 8008892:	4608      	mov	r0, r1
 8008894:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008898:	4770      	bx	lr

0800889a <__sfputs_r>:
 800889a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800889c:	4606      	mov	r6, r0
 800889e:	460f      	mov	r7, r1
 80088a0:	4614      	mov	r4, r2
 80088a2:	18d5      	adds	r5, r2, r3
 80088a4:	42ac      	cmp	r4, r5
 80088a6:	d101      	bne.n	80088ac <__sfputs_r+0x12>
 80088a8:	2000      	movs	r0, #0
 80088aa:	e007      	b.n	80088bc <__sfputs_r+0x22>
 80088ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088b0:	463a      	mov	r2, r7
 80088b2:	4630      	mov	r0, r6
 80088b4:	f7ff ffda 	bl	800886c <__sfputc_r>
 80088b8:	1c43      	adds	r3, r0, #1
 80088ba:	d1f3      	bne.n	80088a4 <__sfputs_r+0xa>
 80088bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080088c0 <_vfiprintf_r>:
 80088c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c4:	460d      	mov	r5, r1
 80088c6:	b09d      	sub	sp, #116	@ 0x74
 80088c8:	4614      	mov	r4, r2
 80088ca:	4698      	mov	r8, r3
 80088cc:	4606      	mov	r6, r0
 80088ce:	b118      	cbz	r0, 80088d8 <_vfiprintf_r+0x18>
 80088d0:	6a03      	ldr	r3, [r0, #32]
 80088d2:	b90b      	cbnz	r3, 80088d8 <_vfiprintf_r+0x18>
 80088d4:	f7ff fd6e 	bl	80083b4 <__sinit>
 80088d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088da:	07d9      	lsls	r1, r3, #31
 80088dc:	d405      	bmi.n	80088ea <_vfiprintf_r+0x2a>
 80088de:	89ab      	ldrh	r3, [r5, #12]
 80088e0:	059a      	lsls	r2, r3, #22
 80088e2:	d402      	bmi.n	80088ea <_vfiprintf_r+0x2a>
 80088e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088e6:	f7ff ff6c 	bl	80087c2 <__retarget_lock_acquire_recursive>
 80088ea:	89ab      	ldrh	r3, [r5, #12]
 80088ec:	071b      	lsls	r3, r3, #28
 80088ee:	d501      	bpl.n	80088f4 <_vfiprintf_r+0x34>
 80088f0:	692b      	ldr	r3, [r5, #16]
 80088f2:	b99b      	cbnz	r3, 800891c <_vfiprintf_r+0x5c>
 80088f4:	4629      	mov	r1, r5
 80088f6:	4630      	mov	r0, r6
 80088f8:	f7ff fe84 	bl	8008604 <__swsetup_r>
 80088fc:	b170      	cbz	r0, 800891c <_vfiprintf_r+0x5c>
 80088fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008900:	07dc      	lsls	r4, r3, #31
 8008902:	d504      	bpl.n	800890e <_vfiprintf_r+0x4e>
 8008904:	f04f 30ff 	mov.w	r0, #4294967295
 8008908:	b01d      	add	sp, #116	@ 0x74
 800890a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800890e:	89ab      	ldrh	r3, [r5, #12]
 8008910:	0598      	lsls	r0, r3, #22
 8008912:	d4f7      	bmi.n	8008904 <_vfiprintf_r+0x44>
 8008914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008916:	f7ff ff55 	bl	80087c4 <__retarget_lock_release_recursive>
 800891a:	e7f3      	b.n	8008904 <_vfiprintf_r+0x44>
 800891c:	2300      	movs	r3, #0
 800891e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008920:	2320      	movs	r3, #32
 8008922:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008926:	f8cd 800c 	str.w	r8, [sp, #12]
 800892a:	2330      	movs	r3, #48	@ 0x30
 800892c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008adc <_vfiprintf_r+0x21c>
 8008930:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008934:	f04f 0901 	mov.w	r9, #1
 8008938:	4623      	mov	r3, r4
 800893a:	469a      	mov	sl, r3
 800893c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008940:	b10a      	cbz	r2, 8008946 <_vfiprintf_r+0x86>
 8008942:	2a25      	cmp	r2, #37	@ 0x25
 8008944:	d1f9      	bne.n	800893a <_vfiprintf_r+0x7a>
 8008946:	ebba 0b04 	subs.w	fp, sl, r4
 800894a:	d00b      	beq.n	8008964 <_vfiprintf_r+0xa4>
 800894c:	465b      	mov	r3, fp
 800894e:	4622      	mov	r2, r4
 8008950:	4629      	mov	r1, r5
 8008952:	4630      	mov	r0, r6
 8008954:	f7ff ffa1 	bl	800889a <__sfputs_r>
 8008958:	3001      	adds	r0, #1
 800895a:	f000 80a7 	beq.w	8008aac <_vfiprintf_r+0x1ec>
 800895e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008960:	445a      	add	r2, fp
 8008962:	9209      	str	r2, [sp, #36]	@ 0x24
 8008964:	f89a 3000 	ldrb.w	r3, [sl]
 8008968:	2b00      	cmp	r3, #0
 800896a:	f000 809f 	beq.w	8008aac <_vfiprintf_r+0x1ec>
 800896e:	2300      	movs	r3, #0
 8008970:	f04f 32ff 	mov.w	r2, #4294967295
 8008974:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008978:	f10a 0a01 	add.w	sl, sl, #1
 800897c:	9304      	str	r3, [sp, #16]
 800897e:	9307      	str	r3, [sp, #28]
 8008980:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008984:	931a      	str	r3, [sp, #104]	@ 0x68
 8008986:	4654      	mov	r4, sl
 8008988:	2205      	movs	r2, #5
 800898a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800898e:	4853      	ldr	r0, [pc, #332]	@ (8008adc <_vfiprintf_r+0x21c>)
 8008990:	f7f7 fc3e 	bl	8000210 <memchr>
 8008994:	9a04      	ldr	r2, [sp, #16]
 8008996:	b9d8      	cbnz	r0, 80089d0 <_vfiprintf_r+0x110>
 8008998:	06d1      	lsls	r1, r2, #27
 800899a:	bf44      	itt	mi
 800899c:	2320      	movmi	r3, #32
 800899e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089a2:	0713      	lsls	r3, r2, #28
 80089a4:	bf44      	itt	mi
 80089a6:	232b      	movmi	r3, #43	@ 0x2b
 80089a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089ac:	f89a 3000 	ldrb.w	r3, [sl]
 80089b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80089b2:	d015      	beq.n	80089e0 <_vfiprintf_r+0x120>
 80089b4:	9a07      	ldr	r2, [sp, #28]
 80089b6:	4654      	mov	r4, sl
 80089b8:	2000      	movs	r0, #0
 80089ba:	f04f 0c0a 	mov.w	ip, #10
 80089be:	4621      	mov	r1, r4
 80089c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089c4:	3b30      	subs	r3, #48	@ 0x30
 80089c6:	2b09      	cmp	r3, #9
 80089c8:	d94b      	bls.n	8008a62 <_vfiprintf_r+0x1a2>
 80089ca:	b1b0      	cbz	r0, 80089fa <_vfiprintf_r+0x13a>
 80089cc:	9207      	str	r2, [sp, #28]
 80089ce:	e014      	b.n	80089fa <_vfiprintf_r+0x13a>
 80089d0:	eba0 0308 	sub.w	r3, r0, r8
 80089d4:	fa09 f303 	lsl.w	r3, r9, r3
 80089d8:	4313      	orrs	r3, r2
 80089da:	9304      	str	r3, [sp, #16]
 80089dc:	46a2      	mov	sl, r4
 80089de:	e7d2      	b.n	8008986 <_vfiprintf_r+0xc6>
 80089e0:	9b03      	ldr	r3, [sp, #12]
 80089e2:	1d19      	adds	r1, r3, #4
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	9103      	str	r1, [sp, #12]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	bfbb      	ittet	lt
 80089ec:	425b      	neglt	r3, r3
 80089ee:	f042 0202 	orrlt.w	r2, r2, #2
 80089f2:	9307      	strge	r3, [sp, #28]
 80089f4:	9307      	strlt	r3, [sp, #28]
 80089f6:	bfb8      	it	lt
 80089f8:	9204      	strlt	r2, [sp, #16]
 80089fa:	7823      	ldrb	r3, [r4, #0]
 80089fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80089fe:	d10a      	bne.n	8008a16 <_vfiprintf_r+0x156>
 8008a00:	7863      	ldrb	r3, [r4, #1]
 8008a02:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a04:	d132      	bne.n	8008a6c <_vfiprintf_r+0x1ac>
 8008a06:	9b03      	ldr	r3, [sp, #12]
 8008a08:	1d1a      	adds	r2, r3, #4
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	9203      	str	r2, [sp, #12]
 8008a0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a12:	3402      	adds	r4, #2
 8008a14:	9305      	str	r3, [sp, #20]
 8008a16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008aec <_vfiprintf_r+0x22c>
 8008a1a:	7821      	ldrb	r1, [r4, #0]
 8008a1c:	2203      	movs	r2, #3
 8008a1e:	4650      	mov	r0, sl
 8008a20:	f7f7 fbf6 	bl	8000210 <memchr>
 8008a24:	b138      	cbz	r0, 8008a36 <_vfiprintf_r+0x176>
 8008a26:	9b04      	ldr	r3, [sp, #16]
 8008a28:	eba0 000a 	sub.w	r0, r0, sl
 8008a2c:	2240      	movs	r2, #64	@ 0x40
 8008a2e:	4082      	lsls	r2, r0
 8008a30:	4313      	orrs	r3, r2
 8008a32:	3401      	adds	r4, #1
 8008a34:	9304      	str	r3, [sp, #16]
 8008a36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a3a:	4829      	ldr	r0, [pc, #164]	@ (8008ae0 <_vfiprintf_r+0x220>)
 8008a3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a40:	2206      	movs	r2, #6
 8008a42:	f7f7 fbe5 	bl	8000210 <memchr>
 8008a46:	2800      	cmp	r0, #0
 8008a48:	d03f      	beq.n	8008aca <_vfiprintf_r+0x20a>
 8008a4a:	4b26      	ldr	r3, [pc, #152]	@ (8008ae4 <_vfiprintf_r+0x224>)
 8008a4c:	bb1b      	cbnz	r3, 8008a96 <_vfiprintf_r+0x1d6>
 8008a4e:	9b03      	ldr	r3, [sp, #12]
 8008a50:	3307      	adds	r3, #7
 8008a52:	f023 0307 	bic.w	r3, r3, #7
 8008a56:	3308      	adds	r3, #8
 8008a58:	9303      	str	r3, [sp, #12]
 8008a5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a5c:	443b      	add	r3, r7
 8008a5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a60:	e76a      	b.n	8008938 <_vfiprintf_r+0x78>
 8008a62:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a66:	460c      	mov	r4, r1
 8008a68:	2001      	movs	r0, #1
 8008a6a:	e7a8      	b.n	80089be <_vfiprintf_r+0xfe>
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	3401      	adds	r4, #1
 8008a70:	9305      	str	r3, [sp, #20]
 8008a72:	4619      	mov	r1, r3
 8008a74:	f04f 0c0a 	mov.w	ip, #10
 8008a78:	4620      	mov	r0, r4
 8008a7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a7e:	3a30      	subs	r2, #48	@ 0x30
 8008a80:	2a09      	cmp	r2, #9
 8008a82:	d903      	bls.n	8008a8c <_vfiprintf_r+0x1cc>
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d0c6      	beq.n	8008a16 <_vfiprintf_r+0x156>
 8008a88:	9105      	str	r1, [sp, #20]
 8008a8a:	e7c4      	b.n	8008a16 <_vfiprintf_r+0x156>
 8008a8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a90:	4604      	mov	r4, r0
 8008a92:	2301      	movs	r3, #1
 8008a94:	e7f0      	b.n	8008a78 <_vfiprintf_r+0x1b8>
 8008a96:	ab03      	add	r3, sp, #12
 8008a98:	9300      	str	r3, [sp, #0]
 8008a9a:	462a      	mov	r2, r5
 8008a9c:	4b12      	ldr	r3, [pc, #72]	@ (8008ae8 <_vfiprintf_r+0x228>)
 8008a9e:	a904      	add	r1, sp, #16
 8008aa0:	4630      	mov	r0, r6
 8008aa2:	f3af 8000 	nop.w
 8008aa6:	4607      	mov	r7, r0
 8008aa8:	1c78      	adds	r0, r7, #1
 8008aaa:	d1d6      	bne.n	8008a5a <_vfiprintf_r+0x19a>
 8008aac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008aae:	07d9      	lsls	r1, r3, #31
 8008ab0:	d405      	bmi.n	8008abe <_vfiprintf_r+0x1fe>
 8008ab2:	89ab      	ldrh	r3, [r5, #12]
 8008ab4:	059a      	lsls	r2, r3, #22
 8008ab6:	d402      	bmi.n	8008abe <_vfiprintf_r+0x1fe>
 8008ab8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008aba:	f7ff fe83 	bl	80087c4 <__retarget_lock_release_recursive>
 8008abe:	89ab      	ldrh	r3, [r5, #12]
 8008ac0:	065b      	lsls	r3, r3, #25
 8008ac2:	f53f af1f 	bmi.w	8008904 <_vfiprintf_r+0x44>
 8008ac6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ac8:	e71e      	b.n	8008908 <_vfiprintf_r+0x48>
 8008aca:	ab03      	add	r3, sp, #12
 8008acc:	9300      	str	r3, [sp, #0]
 8008ace:	462a      	mov	r2, r5
 8008ad0:	4b05      	ldr	r3, [pc, #20]	@ (8008ae8 <_vfiprintf_r+0x228>)
 8008ad2:	a904      	add	r1, sp, #16
 8008ad4:	4630      	mov	r0, r6
 8008ad6:	f000 f879 	bl	8008bcc <_printf_i>
 8008ada:	e7e4      	b.n	8008aa6 <_vfiprintf_r+0x1e6>
 8008adc:	0800ca14 	.word	0x0800ca14
 8008ae0:	0800ca1e 	.word	0x0800ca1e
 8008ae4:	00000000 	.word	0x00000000
 8008ae8:	0800889b 	.word	0x0800889b
 8008aec:	0800ca1a 	.word	0x0800ca1a

08008af0 <_printf_common>:
 8008af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008af4:	4616      	mov	r6, r2
 8008af6:	4698      	mov	r8, r3
 8008af8:	688a      	ldr	r2, [r1, #8]
 8008afa:	690b      	ldr	r3, [r1, #16]
 8008afc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008b00:	4293      	cmp	r3, r2
 8008b02:	bfb8      	it	lt
 8008b04:	4613      	movlt	r3, r2
 8008b06:	6033      	str	r3, [r6, #0]
 8008b08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008b0c:	4607      	mov	r7, r0
 8008b0e:	460c      	mov	r4, r1
 8008b10:	b10a      	cbz	r2, 8008b16 <_printf_common+0x26>
 8008b12:	3301      	adds	r3, #1
 8008b14:	6033      	str	r3, [r6, #0]
 8008b16:	6823      	ldr	r3, [r4, #0]
 8008b18:	0699      	lsls	r1, r3, #26
 8008b1a:	bf42      	ittt	mi
 8008b1c:	6833      	ldrmi	r3, [r6, #0]
 8008b1e:	3302      	addmi	r3, #2
 8008b20:	6033      	strmi	r3, [r6, #0]
 8008b22:	6825      	ldr	r5, [r4, #0]
 8008b24:	f015 0506 	ands.w	r5, r5, #6
 8008b28:	d106      	bne.n	8008b38 <_printf_common+0x48>
 8008b2a:	f104 0a19 	add.w	sl, r4, #25
 8008b2e:	68e3      	ldr	r3, [r4, #12]
 8008b30:	6832      	ldr	r2, [r6, #0]
 8008b32:	1a9b      	subs	r3, r3, r2
 8008b34:	42ab      	cmp	r3, r5
 8008b36:	dc26      	bgt.n	8008b86 <_printf_common+0x96>
 8008b38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008b3c:	6822      	ldr	r2, [r4, #0]
 8008b3e:	3b00      	subs	r3, #0
 8008b40:	bf18      	it	ne
 8008b42:	2301      	movne	r3, #1
 8008b44:	0692      	lsls	r2, r2, #26
 8008b46:	d42b      	bmi.n	8008ba0 <_printf_common+0xb0>
 8008b48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008b4c:	4641      	mov	r1, r8
 8008b4e:	4638      	mov	r0, r7
 8008b50:	47c8      	blx	r9
 8008b52:	3001      	adds	r0, #1
 8008b54:	d01e      	beq.n	8008b94 <_printf_common+0xa4>
 8008b56:	6823      	ldr	r3, [r4, #0]
 8008b58:	6922      	ldr	r2, [r4, #16]
 8008b5a:	f003 0306 	and.w	r3, r3, #6
 8008b5e:	2b04      	cmp	r3, #4
 8008b60:	bf02      	ittt	eq
 8008b62:	68e5      	ldreq	r5, [r4, #12]
 8008b64:	6833      	ldreq	r3, [r6, #0]
 8008b66:	1aed      	subeq	r5, r5, r3
 8008b68:	68a3      	ldr	r3, [r4, #8]
 8008b6a:	bf0c      	ite	eq
 8008b6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b70:	2500      	movne	r5, #0
 8008b72:	4293      	cmp	r3, r2
 8008b74:	bfc4      	itt	gt
 8008b76:	1a9b      	subgt	r3, r3, r2
 8008b78:	18ed      	addgt	r5, r5, r3
 8008b7a:	2600      	movs	r6, #0
 8008b7c:	341a      	adds	r4, #26
 8008b7e:	42b5      	cmp	r5, r6
 8008b80:	d11a      	bne.n	8008bb8 <_printf_common+0xc8>
 8008b82:	2000      	movs	r0, #0
 8008b84:	e008      	b.n	8008b98 <_printf_common+0xa8>
 8008b86:	2301      	movs	r3, #1
 8008b88:	4652      	mov	r2, sl
 8008b8a:	4641      	mov	r1, r8
 8008b8c:	4638      	mov	r0, r7
 8008b8e:	47c8      	blx	r9
 8008b90:	3001      	adds	r0, #1
 8008b92:	d103      	bne.n	8008b9c <_printf_common+0xac>
 8008b94:	f04f 30ff 	mov.w	r0, #4294967295
 8008b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b9c:	3501      	adds	r5, #1
 8008b9e:	e7c6      	b.n	8008b2e <_printf_common+0x3e>
 8008ba0:	18e1      	adds	r1, r4, r3
 8008ba2:	1c5a      	adds	r2, r3, #1
 8008ba4:	2030      	movs	r0, #48	@ 0x30
 8008ba6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008baa:	4422      	add	r2, r4
 8008bac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008bb0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008bb4:	3302      	adds	r3, #2
 8008bb6:	e7c7      	b.n	8008b48 <_printf_common+0x58>
 8008bb8:	2301      	movs	r3, #1
 8008bba:	4622      	mov	r2, r4
 8008bbc:	4641      	mov	r1, r8
 8008bbe:	4638      	mov	r0, r7
 8008bc0:	47c8      	blx	r9
 8008bc2:	3001      	adds	r0, #1
 8008bc4:	d0e6      	beq.n	8008b94 <_printf_common+0xa4>
 8008bc6:	3601      	adds	r6, #1
 8008bc8:	e7d9      	b.n	8008b7e <_printf_common+0x8e>
	...

08008bcc <_printf_i>:
 8008bcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008bd0:	7e0f      	ldrb	r7, [r1, #24]
 8008bd2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008bd4:	2f78      	cmp	r7, #120	@ 0x78
 8008bd6:	4691      	mov	r9, r2
 8008bd8:	4680      	mov	r8, r0
 8008bda:	460c      	mov	r4, r1
 8008bdc:	469a      	mov	sl, r3
 8008bde:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008be2:	d807      	bhi.n	8008bf4 <_printf_i+0x28>
 8008be4:	2f62      	cmp	r7, #98	@ 0x62
 8008be6:	d80a      	bhi.n	8008bfe <_printf_i+0x32>
 8008be8:	2f00      	cmp	r7, #0
 8008bea:	f000 80d2 	beq.w	8008d92 <_printf_i+0x1c6>
 8008bee:	2f58      	cmp	r7, #88	@ 0x58
 8008bf0:	f000 80b9 	beq.w	8008d66 <_printf_i+0x19a>
 8008bf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008bf8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008bfc:	e03a      	b.n	8008c74 <_printf_i+0xa8>
 8008bfe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008c02:	2b15      	cmp	r3, #21
 8008c04:	d8f6      	bhi.n	8008bf4 <_printf_i+0x28>
 8008c06:	a101      	add	r1, pc, #4	@ (adr r1, 8008c0c <_printf_i+0x40>)
 8008c08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c0c:	08008c65 	.word	0x08008c65
 8008c10:	08008c79 	.word	0x08008c79
 8008c14:	08008bf5 	.word	0x08008bf5
 8008c18:	08008bf5 	.word	0x08008bf5
 8008c1c:	08008bf5 	.word	0x08008bf5
 8008c20:	08008bf5 	.word	0x08008bf5
 8008c24:	08008c79 	.word	0x08008c79
 8008c28:	08008bf5 	.word	0x08008bf5
 8008c2c:	08008bf5 	.word	0x08008bf5
 8008c30:	08008bf5 	.word	0x08008bf5
 8008c34:	08008bf5 	.word	0x08008bf5
 8008c38:	08008d79 	.word	0x08008d79
 8008c3c:	08008ca3 	.word	0x08008ca3
 8008c40:	08008d33 	.word	0x08008d33
 8008c44:	08008bf5 	.word	0x08008bf5
 8008c48:	08008bf5 	.word	0x08008bf5
 8008c4c:	08008d9b 	.word	0x08008d9b
 8008c50:	08008bf5 	.word	0x08008bf5
 8008c54:	08008ca3 	.word	0x08008ca3
 8008c58:	08008bf5 	.word	0x08008bf5
 8008c5c:	08008bf5 	.word	0x08008bf5
 8008c60:	08008d3b 	.word	0x08008d3b
 8008c64:	6833      	ldr	r3, [r6, #0]
 8008c66:	1d1a      	adds	r2, r3, #4
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	6032      	str	r2, [r6, #0]
 8008c6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008c74:	2301      	movs	r3, #1
 8008c76:	e09d      	b.n	8008db4 <_printf_i+0x1e8>
 8008c78:	6833      	ldr	r3, [r6, #0]
 8008c7a:	6820      	ldr	r0, [r4, #0]
 8008c7c:	1d19      	adds	r1, r3, #4
 8008c7e:	6031      	str	r1, [r6, #0]
 8008c80:	0606      	lsls	r6, r0, #24
 8008c82:	d501      	bpl.n	8008c88 <_printf_i+0xbc>
 8008c84:	681d      	ldr	r5, [r3, #0]
 8008c86:	e003      	b.n	8008c90 <_printf_i+0xc4>
 8008c88:	0645      	lsls	r5, r0, #25
 8008c8a:	d5fb      	bpl.n	8008c84 <_printf_i+0xb8>
 8008c8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008c90:	2d00      	cmp	r5, #0
 8008c92:	da03      	bge.n	8008c9c <_printf_i+0xd0>
 8008c94:	232d      	movs	r3, #45	@ 0x2d
 8008c96:	426d      	negs	r5, r5
 8008c98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c9c:	4859      	ldr	r0, [pc, #356]	@ (8008e04 <_printf_i+0x238>)
 8008c9e:	230a      	movs	r3, #10
 8008ca0:	e011      	b.n	8008cc6 <_printf_i+0xfa>
 8008ca2:	6821      	ldr	r1, [r4, #0]
 8008ca4:	6833      	ldr	r3, [r6, #0]
 8008ca6:	0608      	lsls	r0, r1, #24
 8008ca8:	f853 5b04 	ldr.w	r5, [r3], #4
 8008cac:	d402      	bmi.n	8008cb4 <_printf_i+0xe8>
 8008cae:	0649      	lsls	r1, r1, #25
 8008cb0:	bf48      	it	mi
 8008cb2:	b2ad      	uxthmi	r5, r5
 8008cb4:	2f6f      	cmp	r7, #111	@ 0x6f
 8008cb6:	4853      	ldr	r0, [pc, #332]	@ (8008e04 <_printf_i+0x238>)
 8008cb8:	6033      	str	r3, [r6, #0]
 8008cba:	bf14      	ite	ne
 8008cbc:	230a      	movne	r3, #10
 8008cbe:	2308      	moveq	r3, #8
 8008cc0:	2100      	movs	r1, #0
 8008cc2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008cc6:	6866      	ldr	r6, [r4, #4]
 8008cc8:	60a6      	str	r6, [r4, #8]
 8008cca:	2e00      	cmp	r6, #0
 8008ccc:	bfa2      	ittt	ge
 8008cce:	6821      	ldrge	r1, [r4, #0]
 8008cd0:	f021 0104 	bicge.w	r1, r1, #4
 8008cd4:	6021      	strge	r1, [r4, #0]
 8008cd6:	b90d      	cbnz	r5, 8008cdc <_printf_i+0x110>
 8008cd8:	2e00      	cmp	r6, #0
 8008cda:	d04b      	beq.n	8008d74 <_printf_i+0x1a8>
 8008cdc:	4616      	mov	r6, r2
 8008cde:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ce2:	fb03 5711 	mls	r7, r3, r1, r5
 8008ce6:	5dc7      	ldrb	r7, [r0, r7]
 8008ce8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008cec:	462f      	mov	r7, r5
 8008cee:	42bb      	cmp	r3, r7
 8008cf0:	460d      	mov	r5, r1
 8008cf2:	d9f4      	bls.n	8008cde <_printf_i+0x112>
 8008cf4:	2b08      	cmp	r3, #8
 8008cf6:	d10b      	bne.n	8008d10 <_printf_i+0x144>
 8008cf8:	6823      	ldr	r3, [r4, #0]
 8008cfa:	07df      	lsls	r7, r3, #31
 8008cfc:	d508      	bpl.n	8008d10 <_printf_i+0x144>
 8008cfe:	6923      	ldr	r3, [r4, #16]
 8008d00:	6861      	ldr	r1, [r4, #4]
 8008d02:	4299      	cmp	r1, r3
 8008d04:	bfde      	ittt	le
 8008d06:	2330      	movle	r3, #48	@ 0x30
 8008d08:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d0c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d10:	1b92      	subs	r2, r2, r6
 8008d12:	6122      	str	r2, [r4, #16]
 8008d14:	f8cd a000 	str.w	sl, [sp]
 8008d18:	464b      	mov	r3, r9
 8008d1a:	aa03      	add	r2, sp, #12
 8008d1c:	4621      	mov	r1, r4
 8008d1e:	4640      	mov	r0, r8
 8008d20:	f7ff fee6 	bl	8008af0 <_printf_common>
 8008d24:	3001      	adds	r0, #1
 8008d26:	d14a      	bne.n	8008dbe <_printf_i+0x1f2>
 8008d28:	f04f 30ff 	mov.w	r0, #4294967295
 8008d2c:	b004      	add	sp, #16
 8008d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d32:	6823      	ldr	r3, [r4, #0]
 8008d34:	f043 0320 	orr.w	r3, r3, #32
 8008d38:	6023      	str	r3, [r4, #0]
 8008d3a:	4833      	ldr	r0, [pc, #204]	@ (8008e08 <_printf_i+0x23c>)
 8008d3c:	2778      	movs	r7, #120	@ 0x78
 8008d3e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008d42:	6823      	ldr	r3, [r4, #0]
 8008d44:	6831      	ldr	r1, [r6, #0]
 8008d46:	061f      	lsls	r7, r3, #24
 8008d48:	f851 5b04 	ldr.w	r5, [r1], #4
 8008d4c:	d402      	bmi.n	8008d54 <_printf_i+0x188>
 8008d4e:	065f      	lsls	r7, r3, #25
 8008d50:	bf48      	it	mi
 8008d52:	b2ad      	uxthmi	r5, r5
 8008d54:	6031      	str	r1, [r6, #0]
 8008d56:	07d9      	lsls	r1, r3, #31
 8008d58:	bf44      	itt	mi
 8008d5a:	f043 0320 	orrmi.w	r3, r3, #32
 8008d5e:	6023      	strmi	r3, [r4, #0]
 8008d60:	b11d      	cbz	r5, 8008d6a <_printf_i+0x19e>
 8008d62:	2310      	movs	r3, #16
 8008d64:	e7ac      	b.n	8008cc0 <_printf_i+0xf4>
 8008d66:	4827      	ldr	r0, [pc, #156]	@ (8008e04 <_printf_i+0x238>)
 8008d68:	e7e9      	b.n	8008d3e <_printf_i+0x172>
 8008d6a:	6823      	ldr	r3, [r4, #0]
 8008d6c:	f023 0320 	bic.w	r3, r3, #32
 8008d70:	6023      	str	r3, [r4, #0]
 8008d72:	e7f6      	b.n	8008d62 <_printf_i+0x196>
 8008d74:	4616      	mov	r6, r2
 8008d76:	e7bd      	b.n	8008cf4 <_printf_i+0x128>
 8008d78:	6833      	ldr	r3, [r6, #0]
 8008d7a:	6825      	ldr	r5, [r4, #0]
 8008d7c:	6961      	ldr	r1, [r4, #20]
 8008d7e:	1d18      	adds	r0, r3, #4
 8008d80:	6030      	str	r0, [r6, #0]
 8008d82:	062e      	lsls	r6, r5, #24
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	d501      	bpl.n	8008d8c <_printf_i+0x1c0>
 8008d88:	6019      	str	r1, [r3, #0]
 8008d8a:	e002      	b.n	8008d92 <_printf_i+0x1c6>
 8008d8c:	0668      	lsls	r0, r5, #25
 8008d8e:	d5fb      	bpl.n	8008d88 <_printf_i+0x1bc>
 8008d90:	8019      	strh	r1, [r3, #0]
 8008d92:	2300      	movs	r3, #0
 8008d94:	6123      	str	r3, [r4, #16]
 8008d96:	4616      	mov	r6, r2
 8008d98:	e7bc      	b.n	8008d14 <_printf_i+0x148>
 8008d9a:	6833      	ldr	r3, [r6, #0]
 8008d9c:	1d1a      	adds	r2, r3, #4
 8008d9e:	6032      	str	r2, [r6, #0]
 8008da0:	681e      	ldr	r6, [r3, #0]
 8008da2:	6862      	ldr	r2, [r4, #4]
 8008da4:	2100      	movs	r1, #0
 8008da6:	4630      	mov	r0, r6
 8008da8:	f7f7 fa32 	bl	8000210 <memchr>
 8008dac:	b108      	cbz	r0, 8008db2 <_printf_i+0x1e6>
 8008dae:	1b80      	subs	r0, r0, r6
 8008db0:	6060      	str	r0, [r4, #4]
 8008db2:	6863      	ldr	r3, [r4, #4]
 8008db4:	6123      	str	r3, [r4, #16]
 8008db6:	2300      	movs	r3, #0
 8008db8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008dbc:	e7aa      	b.n	8008d14 <_printf_i+0x148>
 8008dbe:	6923      	ldr	r3, [r4, #16]
 8008dc0:	4632      	mov	r2, r6
 8008dc2:	4649      	mov	r1, r9
 8008dc4:	4640      	mov	r0, r8
 8008dc6:	47d0      	blx	sl
 8008dc8:	3001      	adds	r0, #1
 8008dca:	d0ad      	beq.n	8008d28 <_printf_i+0x15c>
 8008dcc:	6823      	ldr	r3, [r4, #0]
 8008dce:	079b      	lsls	r3, r3, #30
 8008dd0:	d413      	bmi.n	8008dfa <_printf_i+0x22e>
 8008dd2:	68e0      	ldr	r0, [r4, #12]
 8008dd4:	9b03      	ldr	r3, [sp, #12]
 8008dd6:	4298      	cmp	r0, r3
 8008dd8:	bfb8      	it	lt
 8008dda:	4618      	movlt	r0, r3
 8008ddc:	e7a6      	b.n	8008d2c <_printf_i+0x160>
 8008dde:	2301      	movs	r3, #1
 8008de0:	4632      	mov	r2, r6
 8008de2:	4649      	mov	r1, r9
 8008de4:	4640      	mov	r0, r8
 8008de6:	47d0      	blx	sl
 8008de8:	3001      	adds	r0, #1
 8008dea:	d09d      	beq.n	8008d28 <_printf_i+0x15c>
 8008dec:	3501      	adds	r5, #1
 8008dee:	68e3      	ldr	r3, [r4, #12]
 8008df0:	9903      	ldr	r1, [sp, #12]
 8008df2:	1a5b      	subs	r3, r3, r1
 8008df4:	42ab      	cmp	r3, r5
 8008df6:	dcf2      	bgt.n	8008dde <_printf_i+0x212>
 8008df8:	e7eb      	b.n	8008dd2 <_printf_i+0x206>
 8008dfa:	2500      	movs	r5, #0
 8008dfc:	f104 0619 	add.w	r6, r4, #25
 8008e00:	e7f5      	b.n	8008dee <_printf_i+0x222>
 8008e02:	bf00      	nop
 8008e04:	0800ca25 	.word	0x0800ca25
 8008e08:	0800ca36 	.word	0x0800ca36

08008e0c <__sflush_r>:
 8008e0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e14:	0716      	lsls	r6, r2, #28
 8008e16:	4605      	mov	r5, r0
 8008e18:	460c      	mov	r4, r1
 8008e1a:	d454      	bmi.n	8008ec6 <__sflush_r+0xba>
 8008e1c:	684b      	ldr	r3, [r1, #4]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	dc02      	bgt.n	8008e28 <__sflush_r+0x1c>
 8008e22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	dd48      	ble.n	8008eba <__sflush_r+0xae>
 8008e28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e2a:	2e00      	cmp	r6, #0
 8008e2c:	d045      	beq.n	8008eba <__sflush_r+0xae>
 8008e2e:	2300      	movs	r3, #0
 8008e30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008e34:	682f      	ldr	r7, [r5, #0]
 8008e36:	6a21      	ldr	r1, [r4, #32]
 8008e38:	602b      	str	r3, [r5, #0]
 8008e3a:	d030      	beq.n	8008e9e <__sflush_r+0x92>
 8008e3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008e3e:	89a3      	ldrh	r3, [r4, #12]
 8008e40:	0759      	lsls	r1, r3, #29
 8008e42:	d505      	bpl.n	8008e50 <__sflush_r+0x44>
 8008e44:	6863      	ldr	r3, [r4, #4]
 8008e46:	1ad2      	subs	r2, r2, r3
 8008e48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008e4a:	b10b      	cbz	r3, 8008e50 <__sflush_r+0x44>
 8008e4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e4e:	1ad2      	subs	r2, r2, r3
 8008e50:	2300      	movs	r3, #0
 8008e52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e54:	6a21      	ldr	r1, [r4, #32]
 8008e56:	4628      	mov	r0, r5
 8008e58:	47b0      	blx	r6
 8008e5a:	1c43      	adds	r3, r0, #1
 8008e5c:	89a3      	ldrh	r3, [r4, #12]
 8008e5e:	d106      	bne.n	8008e6e <__sflush_r+0x62>
 8008e60:	6829      	ldr	r1, [r5, #0]
 8008e62:	291d      	cmp	r1, #29
 8008e64:	d82b      	bhi.n	8008ebe <__sflush_r+0xb2>
 8008e66:	4a2a      	ldr	r2, [pc, #168]	@ (8008f10 <__sflush_r+0x104>)
 8008e68:	410a      	asrs	r2, r1
 8008e6a:	07d6      	lsls	r6, r2, #31
 8008e6c:	d427      	bmi.n	8008ebe <__sflush_r+0xb2>
 8008e6e:	2200      	movs	r2, #0
 8008e70:	6062      	str	r2, [r4, #4]
 8008e72:	04d9      	lsls	r1, r3, #19
 8008e74:	6922      	ldr	r2, [r4, #16]
 8008e76:	6022      	str	r2, [r4, #0]
 8008e78:	d504      	bpl.n	8008e84 <__sflush_r+0x78>
 8008e7a:	1c42      	adds	r2, r0, #1
 8008e7c:	d101      	bne.n	8008e82 <__sflush_r+0x76>
 8008e7e:	682b      	ldr	r3, [r5, #0]
 8008e80:	b903      	cbnz	r3, 8008e84 <__sflush_r+0x78>
 8008e82:	6560      	str	r0, [r4, #84]	@ 0x54
 8008e84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e86:	602f      	str	r7, [r5, #0]
 8008e88:	b1b9      	cbz	r1, 8008eba <__sflush_r+0xae>
 8008e8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e8e:	4299      	cmp	r1, r3
 8008e90:	d002      	beq.n	8008e98 <__sflush_r+0x8c>
 8008e92:	4628      	mov	r0, r5
 8008e94:	f7ff fca0 	bl	80087d8 <_free_r>
 8008e98:	2300      	movs	r3, #0
 8008e9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e9c:	e00d      	b.n	8008eba <__sflush_r+0xae>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	47b0      	blx	r6
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	1c50      	adds	r0, r2, #1
 8008ea8:	d1c9      	bne.n	8008e3e <__sflush_r+0x32>
 8008eaa:	682b      	ldr	r3, [r5, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d0c6      	beq.n	8008e3e <__sflush_r+0x32>
 8008eb0:	2b1d      	cmp	r3, #29
 8008eb2:	d001      	beq.n	8008eb8 <__sflush_r+0xac>
 8008eb4:	2b16      	cmp	r3, #22
 8008eb6:	d11e      	bne.n	8008ef6 <__sflush_r+0xea>
 8008eb8:	602f      	str	r7, [r5, #0]
 8008eba:	2000      	movs	r0, #0
 8008ebc:	e022      	b.n	8008f04 <__sflush_r+0xf8>
 8008ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ec2:	b21b      	sxth	r3, r3
 8008ec4:	e01b      	b.n	8008efe <__sflush_r+0xf2>
 8008ec6:	690f      	ldr	r7, [r1, #16]
 8008ec8:	2f00      	cmp	r7, #0
 8008eca:	d0f6      	beq.n	8008eba <__sflush_r+0xae>
 8008ecc:	0793      	lsls	r3, r2, #30
 8008ece:	680e      	ldr	r6, [r1, #0]
 8008ed0:	bf08      	it	eq
 8008ed2:	694b      	ldreq	r3, [r1, #20]
 8008ed4:	600f      	str	r7, [r1, #0]
 8008ed6:	bf18      	it	ne
 8008ed8:	2300      	movne	r3, #0
 8008eda:	eba6 0807 	sub.w	r8, r6, r7
 8008ede:	608b      	str	r3, [r1, #8]
 8008ee0:	f1b8 0f00 	cmp.w	r8, #0
 8008ee4:	dde9      	ble.n	8008eba <__sflush_r+0xae>
 8008ee6:	6a21      	ldr	r1, [r4, #32]
 8008ee8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008eea:	4643      	mov	r3, r8
 8008eec:	463a      	mov	r2, r7
 8008eee:	4628      	mov	r0, r5
 8008ef0:	47b0      	blx	r6
 8008ef2:	2800      	cmp	r0, #0
 8008ef4:	dc08      	bgt.n	8008f08 <__sflush_r+0xfc>
 8008ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008efa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008efe:	81a3      	strh	r3, [r4, #12]
 8008f00:	f04f 30ff 	mov.w	r0, #4294967295
 8008f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f08:	4407      	add	r7, r0
 8008f0a:	eba8 0800 	sub.w	r8, r8, r0
 8008f0e:	e7e7      	b.n	8008ee0 <__sflush_r+0xd4>
 8008f10:	dfbffffe 	.word	0xdfbffffe

08008f14 <_fflush_r>:
 8008f14:	b538      	push	{r3, r4, r5, lr}
 8008f16:	690b      	ldr	r3, [r1, #16]
 8008f18:	4605      	mov	r5, r0
 8008f1a:	460c      	mov	r4, r1
 8008f1c:	b913      	cbnz	r3, 8008f24 <_fflush_r+0x10>
 8008f1e:	2500      	movs	r5, #0
 8008f20:	4628      	mov	r0, r5
 8008f22:	bd38      	pop	{r3, r4, r5, pc}
 8008f24:	b118      	cbz	r0, 8008f2e <_fflush_r+0x1a>
 8008f26:	6a03      	ldr	r3, [r0, #32]
 8008f28:	b90b      	cbnz	r3, 8008f2e <_fflush_r+0x1a>
 8008f2a:	f7ff fa43 	bl	80083b4 <__sinit>
 8008f2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d0f3      	beq.n	8008f1e <_fflush_r+0xa>
 8008f36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008f38:	07d0      	lsls	r0, r2, #31
 8008f3a:	d404      	bmi.n	8008f46 <_fflush_r+0x32>
 8008f3c:	0599      	lsls	r1, r3, #22
 8008f3e:	d402      	bmi.n	8008f46 <_fflush_r+0x32>
 8008f40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f42:	f7ff fc3e 	bl	80087c2 <__retarget_lock_acquire_recursive>
 8008f46:	4628      	mov	r0, r5
 8008f48:	4621      	mov	r1, r4
 8008f4a:	f7ff ff5f 	bl	8008e0c <__sflush_r>
 8008f4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f50:	07da      	lsls	r2, r3, #31
 8008f52:	4605      	mov	r5, r0
 8008f54:	d4e4      	bmi.n	8008f20 <_fflush_r+0xc>
 8008f56:	89a3      	ldrh	r3, [r4, #12]
 8008f58:	059b      	lsls	r3, r3, #22
 8008f5a:	d4e1      	bmi.n	8008f20 <_fflush_r+0xc>
 8008f5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f5e:	f7ff fc31 	bl	80087c4 <__retarget_lock_release_recursive>
 8008f62:	e7dd      	b.n	8008f20 <_fflush_r+0xc>

08008f64 <__swhatbuf_r>:
 8008f64:	b570      	push	{r4, r5, r6, lr}
 8008f66:	460c      	mov	r4, r1
 8008f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f6c:	2900      	cmp	r1, #0
 8008f6e:	b096      	sub	sp, #88	@ 0x58
 8008f70:	4615      	mov	r5, r2
 8008f72:	461e      	mov	r6, r3
 8008f74:	da0d      	bge.n	8008f92 <__swhatbuf_r+0x2e>
 8008f76:	89a3      	ldrh	r3, [r4, #12]
 8008f78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f7c:	f04f 0100 	mov.w	r1, #0
 8008f80:	bf14      	ite	ne
 8008f82:	2340      	movne	r3, #64	@ 0x40
 8008f84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008f88:	2000      	movs	r0, #0
 8008f8a:	6031      	str	r1, [r6, #0]
 8008f8c:	602b      	str	r3, [r5, #0]
 8008f8e:	b016      	add	sp, #88	@ 0x58
 8008f90:	bd70      	pop	{r4, r5, r6, pc}
 8008f92:	466a      	mov	r2, sp
 8008f94:	f000 f848 	bl	8009028 <_fstat_r>
 8008f98:	2800      	cmp	r0, #0
 8008f9a:	dbec      	blt.n	8008f76 <__swhatbuf_r+0x12>
 8008f9c:	9901      	ldr	r1, [sp, #4]
 8008f9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008fa2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008fa6:	4259      	negs	r1, r3
 8008fa8:	4159      	adcs	r1, r3
 8008faa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008fae:	e7eb      	b.n	8008f88 <__swhatbuf_r+0x24>

08008fb0 <__smakebuf_r>:
 8008fb0:	898b      	ldrh	r3, [r1, #12]
 8008fb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008fb4:	079d      	lsls	r5, r3, #30
 8008fb6:	4606      	mov	r6, r0
 8008fb8:	460c      	mov	r4, r1
 8008fba:	d507      	bpl.n	8008fcc <__smakebuf_r+0x1c>
 8008fbc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008fc0:	6023      	str	r3, [r4, #0]
 8008fc2:	6123      	str	r3, [r4, #16]
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	6163      	str	r3, [r4, #20]
 8008fc8:	b003      	add	sp, #12
 8008fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fcc:	ab01      	add	r3, sp, #4
 8008fce:	466a      	mov	r2, sp
 8008fd0:	f7ff ffc8 	bl	8008f64 <__swhatbuf_r>
 8008fd4:	9f00      	ldr	r7, [sp, #0]
 8008fd6:	4605      	mov	r5, r0
 8008fd8:	4639      	mov	r1, r7
 8008fda:	4630      	mov	r0, r6
 8008fdc:	f7ff f8d2 	bl	8008184 <_malloc_r>
 8008fe0:	b948      	cbnz	r0, 8008ff6 <__smakebuf_r+0x46>
 8008fe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fe6:	059a      	lsls	r2, r3, #22
 8008fe8:	d4ee      	bmi.n	8008fc8 <__smakebuf_r+0x18>
 8008fea:	f023 0303 	bic.w	r3, r3, #3
 8008fee:	f043 0302 	orr.w	r3, r3, #2
 8008ff2:	81a3      	strh	r3, [r4, #12]
 8008ff4:	e7e2      	b.n	8008fbc <__smakebuf_r+0xc>
 8008ff6:	89a3      	ldrh	r3, [r4, #12]
 8008ff8:	6020      	str	r0, [r4, #0]
 8008ffa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ffe:	81a3      	strh	r3, [r4, #12]
 8009000:	9b01      	ldr	r3, [sp, #4]
 8009002:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009006:	b15b      	cbz	r3, 8009020 <__smakebuf_r+0x70>
 8009008:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800900c:	4630      	mov	r0, r6
 800900e:	f000 f81d 	bl	800904c <_isatty_r>
 8009012:	b128      	cbz	r0, 8009020 <__smakebuf_r+0x70>
 8009014:	89a3      	ldrh	r3, [r4, #12]
 8009016:	f023 0303 	bic.w	r3, r3, #3
 800901a:	f043 0301 	orr.w	r3, r3, #1
 800901e:	81a3      	strh	r3, [r4, #12]
 8009020:	89a3      	ldrh	r3, [r4, #12]
 8009022:	431d      	orrs	r5, r3
 8009024:	81a5      	strh	r5, [r4, #12]
 8009026:	e7cf      	b.n	8008fc8 <__smakebuf_r+0x18>

08009028 <_fstat_r>:
 8009028:	b538      	push	{r3, r4, r5, lr}
 800902a:	4d07      	ldr	r5, [pc, #28]	@ (8009048 <_fstat_r+0x20>)
 800902c:	2300      	movs	r3, #0
 800902e:	4604      	mov	r4, r0
 8009030:	4608      	mov	r0, r1
 8009032:	4611      	mov	r1, r2
 8009034:	602b      	str	r3, [r5, #0]
 8009036:	f7f8 fffe 	bl	8002036 <_fstat>
 800903a:	1c43      	adds	r3, r0, #1
 800903c:	d102      	bne.n	8009044 <_fstat_r+0x1c>
 800903e:	682b      	ldr	r3, [r5, #0]
 8009040:	b103      	cbz	r3, 8009044 <_fstat_r+0x1c>
 8009042:	6023      	str	r3, [r4, #0]
 8009044:	bd38      	pop	{r3, r4, r5, pc}
 8009046:	bf00      	nop
 8009048:	20000548 	.word	0x20000548

0800904c <_isatty_r>:
 800904c:	b538      	push	{r3, r4, r5, lr}
 800904e:	4d06      	ldr	r5, [pc, #24]	@ (8009068 <_isatty_r+0x1c>)
 8009050:	2300      	movs	r3, #0
 8009052:	4604      	mov	r4, r0
 8009054:	4608      	mov	r0, r1
 8009056:	602b      	str	r3, [r5, #0]
 8009058:	f7f8 fffd 	bl	8002056 <_isatty>
 800905c:	1c43      	adds	r3, r0, #1
 800905e:	d102      	bne.n	8009066 <_isatty_r+0x1a>
 8009060:	682b      	ldr	r3, [r5, #0]
 8009062:	b103      	cbz	r3, 8009066 <_isatty_r+0x1a>
 8009064:	6023      	str	r3, [r4, #0]
 8009066:	bd38      	pop	{r3, r4, r5, pc}
 8009068:	20000548 	.word	0x20000548

0800906c <_init>:
 800906c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800906e:	bf00      	nop
 8009070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009072:	bc08      	pop	{r3}
 8009074:	469e      	mov	lr, r3
 8009076:	4770      	bx	lr

08009078 <_fini>:
 8009078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800907a:	bf00      	nop
 800907c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800907e:	bc08      	pop	{r3}
 8009080:	469e      	mov	lr, r3
 8009082:	4770      	bx	lr
