VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN test_2 ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 34165 54885 ) ;
ROW ROW_0 unithd 5520 10880 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_1 unithd 5520 13600 N DO 50 BY 1 STEP 460 0 ;
ROW ROW_2 unithd 5520 16320 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_3 unithd 5520 19040 N DO 50 BY 1 STEP 460 0 ;
ROW ROW_4 unithd 5520 21760 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_5 unithd 5520 24480 N DO 50 BY 1 STEP 460 0 ;
ROW ROW_6 unithd 5520 27200 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_7 unithd 5520 29920 N DO 50 BY 1 STEP 460 0 ;
ROW ROW_8 unithd 5520 32640 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_9 unithd 5520 35360 N DO 50 BY 1 STEP 460 0 ;
ROW ROW_10 unithd 5520 38080 FS DO 50 BY 1 STEP 460 0 ;
ROW ROW_11 unithd 5520 40800 N DO 50 BY 1 STEP 460 0 ;
TRACKS X 230 DO 74 STEP 460 LAYER li1 ;
TRACKS Y 170 DO 161 STEP 340 LAYER li1 ;
TRACKS X 170 DO 100 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 161 STEP 340 LAYER met1 ;
TRACKS X 230 DO 74 STEP 460 LAYER met2 ;
TRACKS Y 230 DO 119 STEP 460 LAYER met2 ;
TRACKS X 340 DO 50 STEP 680 LAYER met3 ;
TRACKS Y 340 DO 81 STEP 680 LAYER met3 ;
TRACKS X 460 DO 37 STEP 920 LAYER met4 ;
TRACKS Y 460 DO 60 STEP 920 LAYER met4 ;
TRACKS X 1700 DO 10 STEP 3400 LAYER met5 ;
TRACKS Y 1700 DO 16 STEP 3400 LAYER met5 ;
COMPONENTS 8 ;
    - _04_ sky130_fd_sc_hd__inv_2 ;
    - _05_ sky130_fd_sc_hd__inv_2 ;
    - _06_ sky130_fd_sc_hd__nor2_2 ;
    - _07_ sky130_fd_sc_hd__inv_2 ;
    - _08_ sky130_fd_sc_hd__inv_2 ;
    - _09_ sky130_fd_sc_hd__nor2_2 ;
    - _10_ sky130_fd_sc_hd__a21oi_2 ;
    - _11_ sky130_fd_sc_hd__a21oi_2 ;
END COMPONENTS
PINS 8 ;
    - a[0] + NET a[0] + DIRECTION INPUT + USE SIGNAL ;
    - a[1] + NET a[1] + DIRECTION INPUT + USE SIGNAL ;
    - b[0] + NET b[0] + DIRECTION INPUT + USE SIGNAL ;
    - b[1] + NET b[1] + DIRECTION INPUT + USE SIGNAL ;
    - f_and[0] + NET f_and[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - f_and[1] + NET f_and[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - f_xor[0] + NET f_xor[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - f_xor[1] + NET f_xor[1] + DIRECTION OUTPUT + USE SIGNAL ;
END PINS
NETS 12 ;
    - _00_ ( _10_ A2 ) ( _06_ B ) ( _05_ Y ) + USE SIGNAL ;
    - _01_ ( _11_ A1 ) ( _09_ A ) ( _07_ Y ) + USE SIGNAL ;
    - _02_ ( _11_ A2 ) ( _09_ B ) ( _08_ Y ) + USE SIGNAL ;
    - _03_ ( _10_ A1 ) ( _06_ A ) ( _04_ Y ) + USE SIGNAL ;
    - a[0] ( PIN a[0] ) ( _05_ A ) + USE SIGNAL ;
    - a[1] ( PIN a[1] ) ( _08_ A ) + USE SIGNAL ;
    - b[0] ( PIN b[0] ) ( _04_ A ) + USE SIGNAL ;
    - b[1] ( PIN b[1] ) ( _07_ A ) + USE SIGNAL ;
    - f_and[0] ( PIN f_and[0] ) ( _10_ B1 ) ( _06_ Y ) + USE SIGNAL ;
    - f_and[1] ( PIN f_and[1] ) ( _11_ B1 ) ( _09_ Y ) + USE SIGNAL ;
    - f_xor[0] ( PIN f_xor[0] ) ( _10_ Y ) + USE SIGNAL ;
    - f_xor[1] ( PIN f_xor[1] ) ( _11_ Y ) + USE SIGNAL ;
END NETS
END DESIGN
