$date
	Thu Mar 23 14:39:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module j0 $end
$var wire 1 " clk $end
$var wire 1 $ data $end
$var wire 1 % right $end
$var wire 1 # rst $end
$var reg 4 & out [3:0] $end
$var reg 1 ' temp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
b1111 &
z%
z$
0#
0"
b1111 !
$end
#5
b111 !
b111 &
1'
1"
#10
0"
#15
b11 !
b11 &
1"
#20
0"
#25
b1 !
b1 &
1"
#30
0"
#35
b0 !
b0 &
1"
#40
0"
#45
b1000 !
b1000 &
0'
1"
#50
0"
#55
b1100 !
b1100 &
1"
#60
0"
#65
b1110 !
b1110 &
1"
#70
0"
#75
b1111 !
b1111 &
1"
#80
0"
