INFO: [XSIM 43-3496] Using init file passed via -initfile option "E:/Vivado2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mat_vec_multiply_top glbl -prj mat_vec_multiply.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile E:/Vivado2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s mat_vec_multiply -debug wave 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/PrivacyPreservingDeepLearning/hls_design/mat_vec_mul/mat_vec_mul_hls/solution1_default/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/PrivacyPreservingDeepLearning/hls_design/mat_vec_mul/mat_vec_mul_hls/solution1_default/sim/verilog/AESL_automem_accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/PrivacyPreservingDeepLearning/hls_design/mat_vec_mul/mat_vec_mul_hls/solution1_default/sim/verilog/AESL_automem_mat_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mat_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/PrivacyPreservingDeepLearning/hls_design/mat_vec_mul/mat_vec_mul_hls/solution1_default/sim/verilog/AESL_automem_vec_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vec_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/PrivacyPreservingDeepLearning/hls_design/mat_vec_mul/mat_vec_mul_hls/solution1_default/sim/verilog/mat_vec_multiply.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mat_vec_multiply_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/PrivacyPreservingDeepLearning/hls_design/mat_vec_mul/mat_vec_mul_hls/solution1_default/sim/verilog/mat_vec_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mat_vec_multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop/PrivacyPreservingDeepLearning/hls_design/mat_vec_mul/mat_vec_mul_hls/solution1_default/sim/verilog/mat_vec_multiply_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mat_vec_multiply_bkb_ram
INFO: [VRFC 10-311] analyzing module mat_vec_multiply_bkb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mat_vec_multiply_bkb_ram
Compiling module xil_defaultlib.mat_vec_multiply_bkb(DataWidth=3...
Compiling module xil_defaultlib.mat_vec_multiply
Compiling module xil_defaultlib.AESL_automem_mat_in
Compiling module xil_defaultlib.AESL_automem_vec_in
Compiling module xil_defaultlib.AESL_automem_accumulator
Compiling module xil_defaultlib.apatb_mat_vec_multiply_top
Compiling module work.glbl
Built simulation snapshot mat_vec_multiply
