Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: UART_test_echo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_test_echo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_test_echo"
Output Format                      : NGC
Target Device                      : xc3s500e-5-vq100

---- Source Options
Top Module Name                    : UART_test_echo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/mod_m_counter.vhd" in Library work.
Architecture behavioral of Entity mod_m_counter is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/UART_RX.vhd" in Library work.
Architecture behavioral of Entity uart_rx is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/FIFO.vhd" in Library work.
Architecture behavioral of Entity fifo is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/UART_TX.vhd" in Library work.
Architecture behavioral of Entity uart_tx is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/UART.vhd" in Library work.
Architecture behavioral of Entity uart is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/UART_test_echo.vhd" in Library work.
Entity <uart_test_echo> compiled.
Entity <uart_test_echo> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UART_test_echo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	DVSR = 208
	DVSR_BIT = 8
	FIFO_W = 2
	SB_TICK = 16

Analyzing hierarchy for entity <mod_m_counter> in library <work> (architecture <Behavioral>) with generics.
	M = 208
	N = 8

Analyzing hierarchy for entity <UART_RX> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	SB_TICK = 16

Analyzing hierarchy for entity <FIFO> in library <work> (architecture <Behavioral>) with generics.
	B = 8
	W = 2

Analyzing hierarchy for entity <UART_TX> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	SB_TICK = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <UART_test_echo> in library <work> (Architecture <behavioral>).
Entity <UART_test_echo> analyzed. Unit <UART_test_echo> generated.

Analyzing generic Entity <UART> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	DVSR = 208
	DVSR_BIT = 8
	FIFO_W = 2
	SB_TICK = 16
WARNING:Xst:753 - "D:/GitHub/VHDL_Modules/UART_test/UART.vhd" line 50: Unconnected output port 'Q' of component 'mod_m_counter'.
WARNING:Xst:753 - "D:/GitHub/VHDL_Modules/UART_test/UART.vhd" line 59: Unconnected output port 'FULL' of component 'FIFO'.
Entity <UART> analyzed. Unit <UART> generated.

Analyzing generic Entity <mod_m_counter> in library <work> (Architecture <Behavioral>).
	M = 208
	N = 8
Entity <mod_m_counter> analyzed. Unit <mod_m_counter> generated.

Analyzing generic Entity <UART_RX> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	SB_TICK = 16
Entity <UART_RX> analyzed. Unit <UART_RX> generated.

Analyzing generic Entity <FIFO> in library <work> (Architecture <Behavioral>).
	B = 8
	W = 2
Entity <FIFO> analyzed. Unit <FIFO> generated.

Analyzing generic Entity <UART_TX> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	SB_TICK = 16
Entity <UART_TX> analyzed. Unit <UART_TX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mod_m_counter>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/mod_m_counter.vhd".
    Found 8-bit adder for signal <r_next$addsub0000> created at line 35.
    Found 8-bit register for signal <r_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_counter> synthesized.


Synthesizing Unit <UART_RX>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/UART_RX.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 76.
    Found 4-bit register for signal <s_reg>.
    Found 4-bit adder for signal <s_reg$share0000> created at line 52.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <UART_RX> synthesized.


Synthesizing Unit <FIFO>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/FIFO.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <R_DATA>.
    Found 32-bit register for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit comparator equal for signal <empty_reg$cmp_eq0000> created at line 88.
    Found 1-bit 4-to-1 multiplexer for signal <empty_reg$mux0000> created at line 82.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit comparator equal for signal <full_reg$cmp_eq0000> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <full_reg$mux0000> created at line 82.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <r_ptr_reg$mux0000> created at line 82.
    Found 2-bit adder for signal <r_ptr_succ$add0000> created at line 70.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <w_ptr_reg$mux0000> created at line 82.
    Found 2-bit adder for signal <w_ptr_succ$add0000> created at line 69.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <FIFO> synthesized.


Synthesizing Unit <UART_TX>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/UART_TX.vhd".
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 87.
    Found 4-bit adder for signal <s_next$add0000> created at line 75.
    Found 4-bit register for signal <s_reg>.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <UART_TX> synthesized.


Synthesizing Unit <UART>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/UART.vhd".
Unit <UART> synthesized.


Synthesizing Unit <UART_test_echo>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/UART_test_echo.vhd".
WARNING:Xst:646 - Signal <tx_full_signal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit up counter for signal <counter>.
    Found 1-bit register for signal <reset_signal>.
    Found 7-bit comparator greatequal for signal <reset_signal$cmp_ge0000> created at line 47.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <UART_test_echo> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 2-bit adder                                           : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 25
 1-bit register                                        : 6
 2-bit register                                        : 4
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 11
# Comparators                                          : 5
 2-bit comparator equal                                : 4
 7-bit comparator greatequal                           : 1
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <UART_module/uart_tx_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UART_module/uart_rx_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 9
 2-bit adder                                           : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 116
 Flip-Flops                                            : 116
# Comparators                                          : 5
 2-bit comparator equal                                : 4
 7-bit comparator greatequal                           : 1
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART_test_echo> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <UART_RX> ...

Optimizing unit <FIFO> ...

Optimizing unit <UART_TX> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_test_echo, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 127
 Flip-Flops                                            : 127

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART_test_echo.ngr
Top Level Output File Name         : UART_test_echo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 216
#      INV                         : 2
#      LUT2                        : 27
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 38
#      LUT3_D                      : 2
#      LUT3_L                      : 5
#      LUT4                        : 91
#      LUT4_D                      : 8
#      LUT4_L                      : 18
#      MUXF5                       : 21
#      VCC                         : 1
# FlipFlops/Latches                : 127
#      FDC                         : 43
#      FDCE                        : 73
#      FDE                         : 7
#      FDP                         : 3
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-5 

 Number of Slices:                      119  out of   4656     2%  
 Number of Slice Flip Flops:            127  out of   9312     1%  
 Number of 4 input LUTs:                194  out of   9312     2%  
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of     66     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 127   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------+-------+
Control Signal                     | Buffer(FF name)                        | Load  |
-----------------------------------+----------------------------------------+-------+
reset_signal(reset_signal:Q)       | NONE(UART_module/baud_gen_unit/r_reg_0)| 119   |
-----------------------------------+----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.099ns (Maximum Frequency: 163.962MHz)
   Minimum input arrival time before clock: 5.710ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.099ns (frequency: 163.962MHz)
  Total number of paths / destination ports: 2231 / 206
-------------------------------------------------------------------------
Delay:               6.099ns (Levels of Logic = 4)
  Source:            UART_module/baud_gen_unit/r_reg_0 (FF)
  Destination:       UART_module/uart_tx_unit/b_reg_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: UART_module/baud_gen_unit/r_reg_0 to UART_module/uart_tx_unit/b_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.541  UART_module/baud_gen_unit/r_reg_0 (UART_module/baud_gen_unit/r_reg_0)
     LUT4:I3->O            8   0.612   0.646  UART_module/baud_gen_unit/MAX_TICK21 (UART_module/baud_gen_unit/MAX_TICK_bdd2)
     LUT4_D:I3->O         35   0.612   1.077  UART_module/baud_gen_unit/MAX_TICK (UART_module/tick)
     LUT4_D:I3->O          7   0.612   0.605  UART_module/uart_tx_unit/b_reg_mux0000<0>11 (UART_module/uart_tx_unit/N01)
     LUT4:I3->O            1   0.612   0.000  UART_module/uart_tx_unit/b_reg_mux0000<7>1 (UART_module/uart_tx_unit/b_reg_mux0000<7>)
     FDC:D                     0.268          UART_module/uart_tx_unit/b_reg_7
    ----------------------------------------
    Total                      6.099ns (3.230ns logic, 2.869ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              5.710ns (Levels of Logic = 6)
  Source:            RX (PAD)
  Destination:       UART_module/uart_rx_unit/s_reg_3 (FF)
  Destination Clock: CLK rising

  Data Path: RX to UART_module/uart_rx_unit/s_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  RX_IBUF (RX_IBUF)
     LUT4:I0->O            1   0.612   0.000  UART_module/baud_gen_unit/MAX_TICK_SW1_F (N99)
     MUXF5:I0->O           1   0.278   0.360  UART_module/baud_gen_unit/MAX_TICK_SW1 (N80)
     LUT4_D:I3->LO         1   0.612   0.103  UART_module/uart_rx_unit/s_reg_mux0000<3>15 (N134)
     LUT4:I3->O            1   0.612   0.426  UART_module/uart_rx_unit/s_reg_mux0000<1>_SW1 (N31)
     LUT4:I1->O            1   0.612   0.000  UART_module/uart_rx_unit/s_reg_mux0000<1> (UART_module/uart_rx_unit/s_reg_mux0000<1>)
     FDC:D                     0.268          UART_module/uart_rx_unit/s_reg_2
    ----------------------------------------
    Total                      5.710ns (4.100ns logic, 1.610ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            UART_module/uart_tx_unit/tx_reg (FF)
  Destination:       TX (PAD)
  Source Clock:      CLK rising

  Data Path: UART_module/uart_tx_unit/tx_reg to TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.514   0.357  UART_module/uart_tx_unit/tx_reg (UART_module/uart_tx_unit/tx_reg)
     OBUF:I->O                 3.169          TX_OBUF (TX)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.56 secs
 
--> 

Total memory usage is 275100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

