

================================================================
== Vitis HLS Report for 'stage_N_Pipeline_VITIS_LOOP_57_1'
================================================================
* Date:           Fri Sep 20 17:20:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        atax.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.389 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      392|      392|  1.305 us|  1.305 us|  392|  392|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_1  |      390|      390|         2|          1|          1|   390|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       21|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       21|       81|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln57_fu_73_p2          |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln57_fu_67_p2         |      icmp|   0|  0|  16|           9|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  36|          20|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_v4_1    |   9|          2|    9|         18|
    |out_Ax_fifo_blk_n        |   9|          2|    1|          2|
    |v4_fu_36                 |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   21|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |v4_1_reg_100             |  9|   0|    9|          0|
    |v4_fu_36                 |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 21|   0|   21|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  stage_N_Pipeline_VITIS_LOOP_57_1|  return value|
|out_Ax_fifo_dout            |   in|   32|     ap_fifo|                       out_Ax_fifo|       pointer|
|out_Ax_fifo_num_data_valid  |   in|   10|     ap_fifo|                       out_Ax_fifo|       pointer|
|out_Ax_fifo_fifo_cap        |   in|   10|     ap_fifo|                       out_Ax_fifo|       pointer|
|out_Ax_fifo_empty_n         |   in|    1|     ap_fifo|                       out_Ax_fifo|       pointer|
|out_Ax_fifo_read            |  out|    1|     ap_fifo|                       out_Ax_fifo|       pointer|
|v11_address0                |  out|    9|   ap_memory|                               v11|         array|
|v11_ce0                     |  out|    1|   ap_memory|                               v11|         array|
|v11_we0                     |  out|    1|   ap_memory|                               v11|         array|
|v11_d0                      |  out|   32|   ap_memory|                               v11|         array|
+----------------------------+-----+-----+------------+----------------------------------+--------------+

