# Verilator output directory
sim/obj_dir/

# VCD waveform files
sim/*.vcd