

================================================================
== Vivado HLS Report for 'fir_filter'
================================================================
* Date:           Tue May 26 12:15:58 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fir
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131| 1.310 us | 1.310 us |  131|  131|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_left   |       59|       59|         4|          1|          1|    57|    yes   |
        |- loop_right  |       59|       59|         4|          1|          1|    57|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 5 6 7 8 }
  Pipeline-1 : II = 1, D = 4, States = { 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 9 6 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 17 14 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%shift_reg_left_V_loa = load i32* getelementptr inbounds ([58 x i32]* @shift_reg_left_V, i64 0, i64 57), align 4" [fir/fir_filter.cpp:48]   --->   Operation 21 'load' 'shift_reg_left_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%shift_reg_left_V_loa = load i32* getelementptr inbounds ([58 x i32]* @shift_reg_left_V, i64 0, i64 57), align 4" [fir/fir_filter.cpp:48]   --->   Operation 22 'load' 'shift_reg_left_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i32 %shift_reg_left_V_loa to i42" [fir/fir_filter.cpp:48]   --->   Operation 23 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (8.51ns)   --->   "%acc_left_V = mul i42 %sext_ln68, -378" [fir/fir_filter.cpp:48]   --->   Operation 24 'mul' 'acc_left_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %datain_data_V), !map !63"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %datain_last_V), !map !69"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dataout_data_V), !map !73"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dataout_last_V), !map !77"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @fir_filter_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [fir/fir_filter.cpp:20]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %datain_data_V, i1* %datain_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [fir/fir_filter.cpp:20]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dataout_data_V, i1* %dataout_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [fir/fir_filter.cpp:20]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i42 %acc_left_V to i53" [fir/fir_filter.cpp:48]   --->   Operation 33 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.76ns)   --->   "br label %0" [fir/fir_filter.cpp:51]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%p_0403_0 = phi i53 [ %sext_ln68_1, %codeRepl ], [ %acc_left_V_2, %loop_left ]"   --->   Operation 35 'phi' 'p_0403_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ -7, %codeRepl ], [ %i, %loop_left ]"   --->   Operation 36 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.42ns)   --->   "%icmp_ln51 = icmp eq i6 %i_0, 0" [fir/fir_filter.cpp:51]   --->   Operation 37 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 57, i64 57, i64 57)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %_ZrsILi64ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit11, label %loop_left" [fir/fir_filter.cpp:51]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, -1" [fir/fir_filter.cpp:58]   --->   Operation 40 'add' 'i' <Predicate = (!icmp_ln51)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %i to i64" [fir/fir_filter.cpp:58]   --->   Operation 41 'zext' 'zext_ln58' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_left_V_add = getelementptr [58 x i32]* @shift_reg_left_V, i64 0, i64 %zext_ln58" [fir/fir_filter.cpp:58]   --->   Operation 42 'getelementptr' 'shift_reg_left_V_add' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (3.25ns)   --->   "%shift_reg_left_V_loa_1 = load i32* %shift_reg_left_V_add, align 4" [fir/fir_filter.cpp:58]   --->   Operation 43 'load' 'shift_reg_left_V_loa_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i6 %i_0 to i64" [fir/fir_filter.cpp:58]   --->   Operation 44 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [59 x i16]* @c, i64 0, i64 %zext_ln58_1" [fir/fir_filter.cpp:58]   --->   Operation 45 'getelementptr' 'c_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (3.25ns)   --->   "%c_load = load i16* %c_addr, align 2" [fir/fir_filter.cpp:58]   --->   Operation 46 'load' 'c_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 59> <ROM>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 47 [1/2] (3.25ns)   --->   "%shift_reg_left_V_loa_1 = load i32* %shift_reg_left_V_add, align 4" [fir/fir_filter.cpp:58]   --->   Operation 47 'load' 'shift_reg_left_V_loa_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_6 : Operation 48 [1/2] (3.25ns)   --->   "%c_load = load i16* %c_addr, align 2" [fir/fir_filter.cpp:58]   --->   Operation 48 'load' 'c_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 59> <ROM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%shift_reg_left_V_add_1 = getelementptr [58 x i32]* @shift_reg_left_V, i64 0, i64 %zext_ln58_1" [fir/fir_filter.cpp:59]   --->   Operation 49 'getelementptr' 'shift_reg_left_V_add_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (3.25ns)   --->   "store i32 %shift_reg_left_V_loa_1, i32* %shift_reg_left_V_add_1, align 4" [fir/fir_filter.cpp:59]   --->   Operation 50 'store' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i32 %shift_reg_left_V_loa_1 to i48" [fir/fir_filter.cpp:58]   --->   Operation 51 'sext' 'sext_ln700_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i16 %c_load to i48" [fir/fir_filter.cpp:58]   --->   Operation 52 'sext' 'sext_ln700_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (8.51ns)   --->   "%mul_ln700 = mul i48 %sext_ln700_3, %sext_ln700_2" [fir/fir_filter.cpp:58]   --->   Operation 53 'mul' 'mul_ln700' <Predicate = (!icmp_ln51)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.23>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [fir/fir_filter.cpp:51]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)" [fir/fir_filter.cpp:51]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fir/fir_filter.cpp:52]   --->   Operation 56 'specpipeline' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i48 %mul_ln700 to i53" [fir/fir_filter.cpp:58]   --->   Operation 57 'sext' 'sext_ln700_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (3.23ns)   --->   "%acc_left_V_2 = add i53 %p_0403_0, %sext_ln700_4" [fir/fir_filter.cpp:58]   --->   Operation 58 'add' 'acc_left_V_2' <Predicate = (!icmp_ln51)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp)" [fir/fir_filter.cpp:60]   --->   Operation 59 'specregionend' 'empty_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "br label %0" [fir/fir_filter.cpp:51]   --->   Operation 60 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%empty_5 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %datain_data_V, i1* %datain_last_V)" [fir/fir_filter.cpp:19]   --->   Operation 61 'read' 'empty_5' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%datain_left_V_3 = extractvalue { i32, i1 } %empty_5, 0" [fir/fir_filter.cpp:19]   --->   Operation 62 'extractvalue' 'datain_left_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%datain_last_V_val = extractvalue { i32, i1 } %empty_5, 1" [fir/fir_filter.cpp:19]   --->   Operation 63 'extractvalue' 'datain_last_V_val' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node datain_left_V_2)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %datain_left_V_3, i32 15)" [fir/fir_filter.cpp:66]   --->   Operation 64 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node datain_left_V_2)   --->   "%datain_left_V = or i32 %datain_left_V_3, -65536" [fir/fir_filter.cpp:69]   --->   Operation 65 'or' 'datain_left_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.69ns) (out node of the LUT)   --->   "%datain_left_V_2 = select i1 %tmp_2, i32 %datain_left_V, i32 %datain_left_V_3" [fir/fir_filter.cpp:66]   --->   Operation 66 'select' 'datain_left_V_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 67 [2/2] (3.25ns)   --->   "%shift_reg_right_V_lo = load i32* getelementptr inbounds ([58 x i32]* @shift_reg_right_V, i64 0, i64 57), align 4" [fir/fir_filter.cpp:95]   --->   Operation 67 'load' 'shift_reg_right_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 10 <SV = 6> <Delay = 8.51>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i32 %datain_left_V_2 to i42" [fir/fir_filter.cpp:77]   --->   Operation 68 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (8.51ns)   --->   "%mul_ln700_1 = mul i42 -378, %sext_ln700" [fir/fir_filter.cpp:77]   --->   Operation 69 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (3.25ns)   --->   "store i32 %datain_left_V_2, i32* getelementptr inbounds ([58 x i32]* @shift_reg_left_V, i64 0, i64 0), align 16" [fir/fir_filter.cpp:78]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_10 : Operation 71 [1/2] (3.25ns)   --->   "%shift_reg_right_V_lo = load i32* getelementptr inbounds ([58 x i32]* @shift_reg_right_V, i64 0, i64 57), align 4" [fir/fir_filter.cpp:95]   --->   Operation 71 'load' 'shift_reg_right_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 11 <SV = 7> <Delay = 8.51>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i53 %p_0403_0 to i47" [fir/fir_filter.cpp:51]   --->   Operation 72 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i42 %mul_ln700_1 to i47" [fir/fir_filter.cpp:77]   --->   Operation 73 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (3.07ns)   --->   "%acc_left_V_1 = add i47 %trunc_ln51, %sext_ln700_1" [fir/fir_filter.cpp:77]   --->   Operation 74 'add' 'acc_left_V_1' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %acc_left_V_1, i32 15, i32 46)" [fir/fir_filter.cpp:86]   --->   Operation 75 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %dataout_data_V, i1* %dataout_last_V, i32 %trunc_ln2, i1 %datain_last_V_val)" [fir/fir_filter.cpp:19]   --->   Operation 76 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i32 %shift_reg_right_V_lo to i42" [fir/fir_filter.cpp:95]   --->   Operation 77 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (8.51ns)   --->   "%acc_right_V = mul i42 -378, %sext_ln68_2" [fir/fir_filter.cpp:95]   --->   Operation 78 'mul' 'acc_right_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 1.76>
ST_12 : Operation 79 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %dataout_data_V, i1* %dataout_last_V, i32 %trunc_ln2, i1 %datain_last_V_val)" [fir/fir_filter.cpp:19]   --->   Operation 79 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i42 %acc_right_V to i53" [fir/fir_filter.cpp:95]   --->   Operation 80 'sext' 'sext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.76ns)   --->   "br label %1" [fir/fir_filter.cpp:98]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 9> <Delay = 5.07>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%p_0412_0 = phi i53 [ %sext_ln68_3, %_ZrsILi64ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit11 ], [ %acc_right_V_2, %loop_right ]"   --->   Operation 82 'phi' 'p_0412_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%i_1 = phi i6 [ -7, %_ZrsILi64ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit11 ], [ %i_2, %loop_right ]"   --->   Operation 83 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (1.42ns)   --->   "%icmp_ln98 = icmp eq i6 %i_1, 0" [fir/fir_filter.cpp:98]   --->   Operation 84 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 57, i64 57, i64 57)"   --->   Operation 85 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %_ZrsILi64ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %loop_right" [fir/fir_filter.cpp:98]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i_1, -1" [fir/fir_filter.cpp:99]   --->   Operation 87 'add' 'i_2' <Predicate = (!icmp_ln98)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i6 %i_2 to i64" [fir/fir_filter.cpp:99]   --->   Operation 88 'zext' 'zext_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%shift_reg_right_V_ad = getelementptr [58 x i32]* @shift_reg_right_V, i64 0, i64 %zext_ln99" [fir/fir_filter.cpp:99]   --->   Operation 89 'getelementptr' 'shift_reg_right_V_ad' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 90 [2/2] (3.25ns)   --->   "%shift_reg_right_V_lo_1 = load i32* %shift_reg_right_V_ad, align 4" [fir/fir_filter.cpp:99]   --->   Operation 90 'load' 'shift_reg_right_V_lo_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i6 %i_1 to i64" [fir/fir_filter.cpp:99]   --->   Operation 91 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [59 x i16]* @c, i64 0, i64 %zext_ln99_1" [fir/fir_filter.cpp:99]   --->   Operation 92 'getelementptr' 'c_addr_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (3.25ns)   --->   "%c_load_1 = load i16* %c_addr_1, align 2" [fir/fir_filter.cpp:99]   --->   Operation 93 'load' 'c_load_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 59> <ROM>

State 14 <SV = 10> <Delay = 6.50>
ST_14 : Operation 94 [1/2] (3.25ns)   --->   "%shift_reg_right_V_lo_1 = load i32* %shift_reg_right_V_ad, align 4" [fir/fir_filter.cpp:99]   --->   Operation 94 'load' 'shift_reg_right_V_lo_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>
ST_14 : Operation 95 [1/2] (3.25ns)   --->   "%c_load_1 = load i16* %c_addr_1, align 2" [fir/fir_filter.cpp:99]   --->   Operation 95 'load' 'c_load_1' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 59> <ROM>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%shift_reg_right_V_ad_1 = getelementptr [58 x i32]* @shift_reg_right_V, i64 0, i64 %zext_ln99_1" [fir/fir_filter.cpp:100]   --->   Operation 96 'getelementptr' 'shift_reg_right_V_ad_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (3.25ns)   --->   "store i32 %shift_reg_right_V_lo_1, i32* %shift_reg_right_V_ad_1, align 4" [fir/fir_filter.cpp:100]   --->   Operation 97 'store' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 15 <SV = 11> <Delay = 8.51>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i32 %shift_reg_right_V_lo_1 to i48" [fir/fir_filter.cpp:99]   --->   Operation 98 'sext' 'sext_ln700_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i16 %c_load_1 to i48" [fir/fir_filter.cpp:99]   --->   Operation 99 'sext' 'sext_ln700_8' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (8.51ns)   --->   "%mul_ln700_2 = mul i48 %sext_ln700_8, %sext_ln700_7" [fir/fir_filter.cpp:99]   --->   Operation 100 'mul' 'mul_ln700_2' <Predicate = (!icmp_ln98)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 3.23>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [fir/fir_filter.cpp:98]   --->   Operation 101 'specloopname' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)" [fir/fir_filter.cpp:98]   --->   Operation 102 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fir/fir_filter.cpp:99]   --->   Operation 103 'specpipeline' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i48 %mul_ln700_2 to i53" [fir/fir_filter.cpp:99]   --->   Operation 104 'sext' 'sext_ln700_9' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (3.23ns)   --->   "%acc_right_V_2 = add i53 %p_0412_0, %sext_ln700_9" [fir/fir_filter.cpp:99]   --->   Operation 105 'add' 'acc_right_V_2' <Predicate = (!icmp_ln98)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_1)" [fir/fir_filter.cpp:101]   --->   Operation 106 'specregionend' 'empty_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "br label %1" [fir/fir_filter.cpp:98]   --->   Operation 107 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 17 <SV = 10> <Delay = 0.69>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%empty_8 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %datain_data_V, i1* %datain_last_V)" [fir/fir_filter.cpp:19]   --->   Operation 108 'read' 'empty_8' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%datain_right_V_3 = extractvalue { i32, i1 } %empty_8, 0" [fir/fir_filter.cpp:19]   --->   Operation 109 'extractvalue' 'datain_right_V_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%datain_last_V_val8 = extractvalue { i32, i1 } %empty_8, 1" [fir/fir_filter.cpp:19]   --->   Operation 110 'extractvalue' 'datain_last_V_val8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node datain_right_V_2)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %datain_right_V_3, i32 15)" [fir/fir_filter.cpp:109]   --->   Operation 111 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node datain_right_V_2)   --->   "%datain_right_V = or i32 %datain_right_V_3, -65536" [fir/fir_filter.cpp:111]   --->   Operation 112 'or' 'datain_right_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.69ns) (out node of the LUT)   --->   "%datain_right_V_2 = select i1 %tmp_3, i32 %datain_right_V, i32 %datain_right_V_3" [fir/fir_filter.cpp:109]   --->   Operation 113 'select' 'datain_right_V_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 11> <Delay = 8.51>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i32 %datain_right_V_2 to i42" [fir/fir_filter.cpp:120]   --->   Operation 114 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (8.51ns)   --->   "%mul_ln700_3 = mul i42 -378, %sext_ln700_5" [fir/fir_filter.cpp:120]   --->   Operation 115 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (3.25ns)   --->   "store i32 %datain_right_V_2, i32* getelementptr inbounds ([58 x i32]* @shift_reg_right_V, i64 0, i64 0), align 16" [fir/fir_filter.cpp:121]   --->   Operation 116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58> <RAM>

State 19 <SV = 12> <Delay = 3.07>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i53 %p_0412_0 to i47" [fir/fir_filter.cpp:98]   --->   Operation 117 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i42 %mul_ln700_3 to i47" [fir/fir_filter.cpp:120]   --->   Operation 118 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (3.07ns)   --->   "%acc_right_V_1 = add i47 %trunc_ln98, %sext_ln700_6" [fir/fir_filter.cpp:120]   --->   Operation 119 'add' 'acc_right_V_1' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %acc_right_V_1, i32 15, i32 46)" [fir/fir_filter.cpp:129]   --->   Operation 120 'partselect' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %dataout_data_V, i1* %dataout_last_V, i32 %trunc_ln1503_1, i1 %datain_last_V_val8)" [fir/fir_filter.cpp:19]   --->   Operation 121 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 13> <Delay = 0.00>
ST_20 : Operation 122 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %dataout_data_V, i1* %dataout_last_V, i32 %trunc_ln1503_1, i1 %datain_last_V_val8)" [fir/fir_filter.cpp:19]   --->   Operation 122 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "ret void" [fir/fir_filter.cpp:134]   --->   Operation 123 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'load' operation ('shift_reg_left_V_loa', fir/fir_filter.cpp:48) on array 'shift_reg_left_V' [18]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('shift_reg_left_V_loa', fir/fir_filter.cpp:48) on array 'shift_reg_left_V' [18]  (3.25 ns)

 <State 3>: 8.51ns
The critical path consists of the following:
	'mul' operation ('acc_left.V', fir/fir_filter.cpp:48) [20]  (8.51 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc_left.V') with incoming values : ('sext_ln68_1', fir/fir_filter.cpp:48) ('acc_left.V', fir/fir_filter.cpp:58) [24]  (1.77 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir/fir_filter.cpp:58) [25]  (0 ns)
	'add' operation ('i', fir/fir_filter.cpp:58) [33]  (1.83 ns)
	'getelementptr' operation ('shift_reg_left_V_add', fir/fir_filter.cpp:58) [35]  (0 ns)
	'load' operation ('shift_reg_left_V_loa_1', fir/fir_filter.cpp:58) on array 'shift_reg_left_V' [36]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('shift_reg_left_V_loa_1', fir/fir_filter.cpp:58) on array 'shift_reg_left_V' [36]  (3.25 ns)
	'store' operation ('store_ln59', fir/fir_filter.cpp:59) of variable 'shift_reg_left_V_loa_1', fir/fir_filter.cpp:58 on array 'shift_reg_left_V' [46]  (3.25 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln700', fir/fir_filter.cpp:58) [42]  (8.51 ns)

 <State 8>: 3.24ns
The critical path consists of the following:
	'add' operation ('acc_left.V', fir/fir_filter.cpp:58) [44]  (3.24 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('shift_reg_right_V_lo', fir/fir_filter.cpp:95) on array 'shift_reg_right_V' [64]  (3.25 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln700_1', fir/fir_filter.cpp:77) [58]  (8.51 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'mul' operation ('acc_right.V', fir/fir_filter.cpp:95) [66]  (8.51 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc_right.V') with incoming values : ('sext_ln68_3', fir/fir_filter.cpp:95) ('acc_right.V', fir/fir_filter.cpp:99) [70]  (1.77 ns)

 <State 13>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir/fir_filter.cpp:99) [71]  (0 ns)
	'add' operation ('i', fir/fir_filter.cpp:99) [79]  (1.83 ns)
	'getelementptr' operation ('shift_reg_right_V_ad', fir/fir_filter.cpp:99) [81]  (0 ns)
	'load' operation ('shift_reg_right_V_lo_1', fir/fir_filter.cpp:99) on array 'shift_reg_right_V' [82]  (3.25 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'load' operation ('shift_reg_right_V_lo_1', fir/fir_filter.cpp:99) on array 'shift_reg_right_V' [82]  (3.25 ns)
	'store' operation ('store_ln100', fir/fir_filter.cpp:100) of variable 'shift_reg_right_V_lo_1', fir/fir_filter.cpp:99 on array 'shift_reg_right_V' [92]  (3.25 ns)

 <State 15>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln700_2', fir/fir_filter.cpp:99) [88]  (8.51 ns)

 <State 16>: 3.24ns
The critical path consists of the following:
	'add' operation ('acc_right.V', fir/fir_filter.cpp:99) [90]  (3.24 ns)

 <State 17>: 0.698ns
The critical path consists of the following:
	axis read on port 'datain_data_V' (fir/fir_filter.cpp:19) [97]  (0 ns)
	'select' operation ('datain_right.V', fir/fir_filter.cpp:109) [102]  (0.698 ns)

 <State 18>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln700_3', fir/fir_filter.cpp:120) [104]  (8.51 ns)

 <State 19>: 3.07ns
The critical path consists of the following:
	'add' operation ('acc_right.V', fir/fir_filter.cpp:120) [106]  (3.07 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
