#Build: Synplify Pro (R) Q-2020.03G-Beta1, Build 136R, May 11 2020
#install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
#OS: Windows 7 6.1
#Hostname: EYE-02

# Mon Aug 24 14:27:28 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys HDL Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Verilog Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_deb.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\gowin_rpll\rpll.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\hdmi_out_top.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\key_ctl.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\lcd_rpll\lcd_rpll.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\led.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\outputserdes.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\pattern_vg.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\rgb2dvi.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\tmds_encoder.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_data_gen.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_rx.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_top.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_tx.v" (library work)
@N: CG1306 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\gowin_rpll\rpll.v":21:0:21:3|Loading library file D:\Gowin\Gowin_V1.9.6.01Beta\IDE\simlib\hardware_core\gw2a\prim_syn.v into library work
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\simlib\hardware_core\gw2a\prim_syn.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v":2388:7:2388:10|Synthesizing module BUFG in library work.
Running optimization stage 1 on BUFG .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_data_gen.v":23:7:23:19|Synthesizing module uart_data_gen in library work.
Running optimization stage 1 on uart_data_gen .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_tx.v":24:7:24:13|Synthesizing module uart_tx in library work.

	BPS_NUM=16'b0000000110110010
	IDLE=4'b0000
	SEND_START=4'b0001
	SEND_DATA=4'b0010
	SEND_STOP=4'b0011
	SEND_END=4'b0100
   Generated name = uart_tx_434_0_1_2_3_4
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_tx.v":101:33:101:42|Removing redundant assignment.
Running optimization stage 1 on uart_tx_434_0_1_2_3_4 .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_rx.v":25:7:25:13|Synthesizing module uart_rx in library work.

	BPS_NUM=16'b0000000110110010
	IDLE=4'b0000
	RECEIV_START=4'b0001
	RECEIV_DATA=4'b0010
	RECEIV_STOP=4'b0011
	RECEIV_END=4'b0100
   Generated name = uart_rx_434_0_1_2_3_4
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_rx.v":97:30:97:39|Removing redundant assignment.
Running optimization stage 1 on uart_rx_434_0_1_2_3_4 .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_top.v":24:7:24:14|Synthesizing module uart_top in library work.
Running optimization stage 1 on uart_top .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\key_ctl.v":24:7:24:13|Synthesizing module key_ctl in library work.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_deb.v":23:7:23:13|Synthesizing module btn_deb in library work.

	BTN_WIDTH=4'b0001
   Generated name = btn_deb_1
Running optimization stage 1 on btn_deb_1 .......
Running optimization stage 1 on key_ctl .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\led.v":23:7:23:9|Synthesizing module led in library work.
Running optimization stage 1 on led .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\simlib\hardware_core\gw2a\prim_syn.v":45:7:45:10|Synthesizing module rPLL in library work.
Running optimization stage 1 on rPLL .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\gowin_rpll\rpll.v":8:7:8:14|Synthesizing module TMDS_pll in library work.
Running optimization stage 1 on TMDS_pll .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\lcd_rpll\lcd_rpll.v":8:7:8:13|Synthesizing module lcd_pll in library work.
Running optimization stage 1 on lcd_pll .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v":2481:7:2481:12|Synthesizing module CLKDIV in library work.
Running optimization stage 1 on CLKDIV .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":23:7:23:13|Synthesizing module btn_ctl in library work.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_deb.v":23:7:23:13|Synthesizing module btn_deb in library work.

	BTN_WIDTH=4'b0010
   Generated name = btn_deb_2
Running optimization stage 1 on btn_deb_2 .......
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":42:9:42:15|Removing wire btn_deb, as there is no assignment to it.
Running optimization stage 1 on btn_ctl .......
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":147:4:147:9|Register bit pattern_set[3] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":147:4:147:9|Register bit pattern_set[4] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":147:4:147:9|Register bit pattern_set[5] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":147:4:147:9|Register bit pattern_set[6] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":147:4:147:9|Register bit pattern_set[7] is always 0.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":147:4:147:9|Pruning register bits 7 to 3 of pattern_set[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":35:7:35:13|Synthesizing module sync_vg in library work.

	X_BITS=4'b1100
	Y_BITS=4'b1100
	V_TOTAL=12'b001011101110
	V_FP=12'b000000000101
	V_BP=12'b000000010100
	V_SYNC=12'b000000000101
	V_ACT=12'b001011010000
	H_TOTAL=12'b011001110010
	H_FP=12'b000001101110
	H_BP=12'b000011011100
	H_SYNC=12'b000000101000
	H_ACT=12'b010100000000
	HV_OFFSET=12'b000000000000
   Generated name = sync_vg_Z1
@N: CG179 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":119:30:119:35|Removing redundant assignment.
Running optimization stage 1 on sync_vg_Z1 .......
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Register bit v_count_out[12] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Register bit y_out[12] is always 0.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Pruning register bit 12 of y_out[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Pruning register bit 12 of v_count_out[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\pattern_vg.v":22:7:22:16|Synthesizing module pattern_vg in library work.

	COCLOR_DEPP=4'b1000
	X_BITS=4'b1100
	Y_BITS=4'b1100
	FRACT_BITS=4'b1100
	H_ACT=12'b010100000000
	V_ACT=12'b001011010000
   Generated name = pattern_vg_8_12_12_12_1280_720
Running optimization stage 1 on pattern_vg_8_12_12_12_1280_720 .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":35:7:35:13|Synthesizing module sync_vg in library work.

	X_BITS=4'b1100
	Y_BITS=4'b1100
	V_TOTAL=12'b001000000101
	V_FP=12'b000000000110
	V_BP=12'b000000010111
	V_SYNC=12'b000000001000
	V_ACT=12'b000111100000
	H_TOTAL=12'b010001000000
	H_FP=12'b000000010000
	H_BP=12'b000001110000
	H_SYNC=12'b000001110000
	H_ACT=12'b001100100000
	HV_OFFSET=12'b000000000000
   Generated name = sync_vg_Z2
Running optimization stage 1 on sync_vg_Z2 .......
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Register bit v_count_out[12] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Register bit y_out[12] is always 0.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Pruning register bit 12 of y_out[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Pruning register bit 12 of v_count_out[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\pattern_vg.v":22:7:22:16|Synthesizing module pattern_vg in library work.

	COCLOR_DEPP=4'b1000
	X_BITS=4'b1100
	Y_BITS=4'b1100
	FRACT_BITS=4'b1100
	H_ACT=12'b001100100000
	V_ACT=12'b000111100000
   Generated name = pattern_vg_8_12_12_12_800_480
Running optimization stage 1 on pattern_vg_8_12_12_12_800_480 .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v":2423:7:2423:16|Synthesizing module TLVDS_OBUF in library work.
Running optimization stage 1 on TLVDS_OBUF .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v":550:7:550:12|Synthesizing module OSER10 in library work.
Running optimization stage 1 on OSER10 .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\outputserdes.v":21:7:21:18|Synthesizing module outputserdes in library work.

	KPARALLELWIDTH=32'b00000000000000000000000000001010
   Generated name = outputserdes_10s
Running optimization stage 1 on outputserdes_10s .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\rgb2dvi.v":21:7:21:13|Synthesizing module rgb2dvi in library work.
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\tmds_encoder.v":22:7:22:18|Synthesizing module tmds_encoder in library work.
Running optimization stage 1 on tmds_encoder .......
Running optimization stage 1 on rgb2dvi .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\hdmi_out_top.v":22:7:22:18|Synthesizing module hdmi_out_top in library work.
@W: CS263 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\hdmi_out_top.v":169:33:169:37|Port-width mismatch for port y_out. The port definition is 13 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@W: CS263 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\hdmi_out_top.v":231:33:231:38|Port-width mismatch for port y_out. The port definition is 13 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on hdmi_out_top .......
@N: CG364 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":23:7:23:9|Synthesizing module top in library work.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":44:20:44:26|Removing wire lcd_pwm, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":55:20:55:29|Removing wire tmds_clk_n, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":56:20:56:29|Removing wire tmds_clk_p, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Removing wire tmds_data_n, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Removing wire tmds_data_p, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":77:10:77:17|Removing wire tmds_clk, as there is no assignment to it.
@W: CG360 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":78:14:78:22|Removing wire tmds_data, as there is no assignment to it.
Running optimization stage 1 on top .......
@W: CL318 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":44:20:44:26|*Output lcd_pwm has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":55:20:55:29|*Output tmds_clk_n has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":56:20:56:29|*Output tmds_clk_p has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":57:20:57:30|*Output tmds_data_n has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":58:20:58:30|*Output tmds_data_p has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 2 on top .......
@N: CL159 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":30:20:30:27|Input sd_sddef is unused.
@W: CL158 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":47:20:47:26|Inout lcd_sda is unused
@N: CL159 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\top.v":48:20:48:26|Input lcd_int is unused.
Running optimization stage 2 on hdmi_out_top .......
Running optimization stage 2 on tmds_encoder .......
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Pruning register bit 0 of n0q_m[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\tmds_encoder.v":140:4:140:9|Register bit cnt[0] is always 0.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\tmds_encoder.v":140:4:140:9|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on rgb2dvi .......
Running optimization stage 2 on outputserdes_10s .......
Running optimization stage 2 on OSER10 .......
Running optimization stage 2 on TLVDS_OBUF .......
Running optimization stage 2 on pattern_vg_8_12_12_12_800_480 .......
Running optimization stage 2 on sync_vg_Z2 .......
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Register bit h_count[11] is always 0.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Pruning register bit 11 of h_count[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Register bit h_count_out[11] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Register bit x_out[11] is always 0.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Pruning register bit 11 of x_out[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Pruning register bit 11 of h_count_out[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Register bit x_out[10] is always 0.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Pruning register bit 10 of x_out[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on pattern_vg_8_12_12_12_1280_720 .......
Running optimization stage 2 on sync_vg_Z1 .......
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Register bit h_count[11] is always 0.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Pruning register bit 11 of h_count[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Register bit h_count_out[11] is always 0.
@N: CL189 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Register bit x_out[11] is always 0.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Pruning register bit 11 of x_out[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Pruning register bit 11 of h_count_out[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on btn_deb_2 .......
Running optimization stage 2 on btn_ctl .......
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":79:4:79:9|Pruning register bits 7 to 1 of red[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":79:4:79:9|Pruning register bits 7 to 1 of green[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\btn_ctl.v":79:4:79:9|Pruning register bits 7 to 1 of blue[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on lcd_pll .......
Running optimization stage 2 on TMDS_pll .......
Running optimization stage 2 on rPLL .......
Running optimization stage 2 on led .......
@N: CL201 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\led.v":50:4:50:9|Trying to extract state machine for register led_status.
Extracted state machine for register led_status
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\led.v":50:4:50:9|Initial value is not supported on state machine led_status
Running optimization stage 2 on btn_deb_1 .......
Running optimization stage 2 on key_ctl .......
Running optimization stage 2 on uart_top .......
Running optimization stage 2 on uart_rx_434_0_1_2_3_4 .......
@N: CL201 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_rx.v":104:4:104:9|Trying to extract state machine for register rx_state.
@N: CL159 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_rx.v":34:24:34:27|Input rstn is unused.
Running optimization stage 2 on uart_tx_434_0_1_2_3_4 .......
@N: CL201 :"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\uart\uart_tx.v":109:4:109:9|Trying to extract state machine for register tx_state.
Running optimization stage 2 on uart_data_gen .......
Running optimization stage 2 on BUFG .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 114MB peak: 120MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Mon Aug 24 14:27:32 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 107MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 24 14:27:33 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\synwork\gw2a18_test_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 39MB peak: 48MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Mon Aug 24 14:27:33 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
File C:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\bin64\syn_nfilter.exe changed - recompiling
File E:\gowin\gw2a18_test\impl\synthesize\rev_1\synwork\gw2a18_test_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 107MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 24 14:27:34 2020

###########################################################]
Premap Report

# Mon Aug 24 14:27:34 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@A: MF827 |No constraint file specified.
@L: J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test_scck.rpt 
See clock summary report "J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 147MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 161MB)

@N: FX493 |Applying initial value "0" on instance work_en_1d.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance tx_busy_reg.
@N: FX493 |Applying initial value "00000000" on instance data_num[7:0].
@N: FX493 |Applying initial value "000000000000000000000000" on instance time_cnt[23:0].
@N: FX493 |Applying initial value "0" on instance work_en.
@N: FX493 |Applying initial value "0" on instance tx_pluse_reg.
@N: FX493 |Applying initial value "0" on instance tx_en.
@N: FX493 |Applying initial value "0000000000000000" on instance clk_div_cnt[15:0].
@N: FX493 |Applying initial value "000" on instance tx_bit_cnt[2:0].
@N: FX493 |Applying initial value "000" on instance tx_state[2:0].
@N: FX493 |Applying initial value "0" on instance uart_rx_1d.
@N: FX493 |Applying initial value "0" on instance uart_rx_2d.
@N: FX493 |Applying initial value "00000000" on instance rx_data_reg[7:0].
@N: FX493 |Applying initial value "0000000000000000" on instance clk_div_cnt[15:0].
@N: FX493 |Applying initial value "000" on instance rx_bit_cnt[2:0].
@N: FX493 |Applying initial value "000" on instance rx_state[2:0].
@N: FX493 |Applying initial value "000000000000000000" on instance time_cnt[17:0].
@N: FX493 |Applying initial value "00" on instance key_push_cnt[1:0].
@N: FX493 |Applying initial value "0000000000000000000000000" on instance led_light_cnt[24:0].
@N: FX493 |Applying initial value "000000000000000000" on instance time_cnt[17:0].
@N: FX493 |Applying initial value "100" on instance pattern_set_r[2:0].
@N: FX493 |Applying initial value "000" on instance color_cnt[2:0].
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":44:20:44:26|Tristate driver lcd_pwm (in view: work.top(verilog)) on net lcd_pwm (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":55:20:55:29|Tristate driver tmds_clk_n (in view: work.top(verilog)) on net tmds_clk_n (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":56:20:56:29|Tristate driver tmds_clk_p (in view: work.top(verilog)) on net tmds_clk_p (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_1 (in view: work.top(verilog)) on net tmds_data_n[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_2 (in view: work.top(verilog)) on net tmds_data_n[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_3 (in view: work.top(verilog)) on net tmds_data_n[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_1 (in view: work.top(verilog)) on net tmds_data_p[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_2 (in view: work.top(verilog)) on net tmds_data_p[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_3 (in view: work.top(verilog)) on net tmds_data_p[0] (in view: work.top(verilog)) has its enable tied to GND.
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\uart\uart_rx.v":153:4:153:9|Removing sequential instance rx_en (in view: work.uart_rx_434_0_1_2_3_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Removing sequential instance v_count_out_1[11:0] (in view: work.sync_vg_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Removing sequential instance h_count_out_1[10:0] (in view: work.sync_vg_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Removing sequential instance v_count_out_1[11:0] (in view: work.sync_vg_Z2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":133:4:133:9|Removing sequential instance h_count_out_1[10:0] (in view: work.sync_vg_Z2(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine led_status[15:0] (in view: work.led(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\led.v":50:4:50:9|There are no possible illegal states for state machine led_status[15:0] (in view: work.led(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 244MB peak: 244MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 245MB peak: 245MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 245MB peak: 245MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 245MB peak: 245MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 245MB peak: 245MB)



Clock Summary
******************

          Start                                   Requested     Requested     Clock        Clock                     Clock
Level     Clock                                   Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       System                                  89.2 MHz      11.214        system       system_clkgroup           258  
                                                                                                                          
0 -       hdmi_out_top|clk_in_inferred_clock      211.3 MHz     4.734         inferred     Autoconstr_clkgroup_0     131  
                                                                                                                          
0 -       hdmi_out_top|clk_in1_inferred_clock     211.3 MHz     4.734         inferred     Autoconstr_clkgroup_2     130  
                                                                                                                          
0 -       top|clk_50                              326.0 MHz     3.067         inferred     Autoconstr_clkgroup_3     53   
                                                                                                                          
0 -       TMDS_pll|clkout_inferred_clock          150.0 MHz     6.667         inferred     Autoconstr_clkgroup_1     4    
==========================================================================================================================



Clock Load Summary
***********************

                                        Clock     Source                                             Clock Pin                                                         Non-clock Pin     Non-clock Pin                          
Clock                                   Load      Pin                                                Seq Example                                                       Seq Example       Comb Example                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  258       -                                                  hdmi_out_top.rgb2dvi.encoder\[0\]\.dataserializer.OSER10.PCLK     -                 -                                      
                                                                                                                                                                                                                                
hdmi_out_top|clk_in_inferred_clock      131       hdmi_out_top.u_clkdiv.CLKOUT(CLKDIV)               hdmi_out_top.pattern_vg.den_out.C                                 -                 hdmi_out_top.sync_vg.un1_clk.I[0](inv) 
                                                                                                                                                                                                                                
hdmi_out_top|clk_in1_inferred_clock     130       hdmi_out_top.u_clkdiv1.CLKOUT(CLKDIV)              hdmi_out_top.pattern_vg1.den_out.C                                -                 hdmi_out_top.sync_vg1.un1_clk.I[0](inv)
                                                                                                                                                                                                                                
top|clk_50                              53        clk_50(port)                                       u_led.ctrl_1d[1:0].C                                              -                 -                                      
                                                                                                                                                                                                                                
TMDS_pll|clkout_inferred_clock          4         hdmi_out_top.u_tmds_pll.rpll_inst.CLKOUT(rPLL)     hdmi_out_top.rgb2dvi.encoder\[0\]\.dataserializer.OSER10.FCLK     -                 -                                      
================================================================================================================================================================================================================================

@W: MT531 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\uart\uart_data_gen.v":45:4:45:9|Found signal identified as System clock which controls 258 sequential elements including II_0.uart_data_gen.work_en.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\btn_deb.v":35:4:35:9|Found inferred clock hdmi_out_top|clk_in_inferred_clock which controls 131 sequential elements including hdmi_out_top.btn_ctl.genblk1\.genblk1\.II_0.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\outputserdes.v":43:11:43:16|Found inferred clock TMDS_pll|clkout_inferred_clock which controls 4 sequential elements including hdmi_out_top.rgb2dvi.clockserializer.OSER10. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\btn_deb.v":35:4:35:9|Found inferred clock hdmi_out_top|clk_in1_inferred_clock which controls 130 sequential elements including hdmi_out_top.btn_ctl1.genblk1\.genblk1\.II_0.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\btn_deb.v":35:4:35:9|Found inferred clock top|clk_50 which controls 53 sequential elements including key_ctl.genblk1\.genblk1\.U_btn_deb.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

6 non-gated/non-generated clock tree(s) driving 576 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================================ Non-Gated/Non-Generated Clocks =============================================================
Clock Tree ID     Driving Element                              Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       hdmi_out_top.u_tmds_pll.rpll_inst.CLKOUT     rPLL                   4          hdmi_out_top.rgb2dvi.encoder\[0\]\.dataserializer.OSER10
@KP:ckid0_1       hdmi_out_top.sync_vg.pix_buf.O               BUFG                   140        hdmi_out_top.rgb2dvi.encoder\[1\]\.dataserializer.OSER10
@KP:ckid0_2       hdmi_out_top.u_clkdiv1.CLKOUT                CLKDIV                 130        hdmi_out_top.pattern_vg1.g_out[7:0]                     
@KP:ckid0_3       hdmi_out_top.u_clkdiv.CLKOUT                 CLKDIV                 131        hdmi_out_top.pattern_vg.g_out[7:0]                      
@KP:ckid0_4       clk_50                                       port                   53         u_led.led_status[3]                                     
@KP:ckid0_5       II_0.bufg.O                                  BUFG                   118        II_0.receive_data[7:0]                                  
=========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_1 (in view: work.top(verilog)) on net tmds_data_p[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 245MB peak: 245MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 245MB peak: 246MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 246MB peak: 246MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 247MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Aug 24 14:27:37 2020

###########################################################]
Map & Optimize Report

# Mon Aug 24 14:27:37 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 146MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 146MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 146MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 154MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 237MB peak: 237MB)

@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_1 (in view: work.top(verilog)) on net tmds_data_p[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_2 (in view: work.top(verilog)) on net tmds_data_p[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":58:20:58:30|Tristate driver tmds_data_p_3 (in view: work.top(verilog)) on net tmds_data_p[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_1 (in view: work.top(verilog)) on net tmds_data_n[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_2 (in view: work.top(verilog)) on net tmds_data_n[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":57:20:57:30|Tristate driver tmds_data_n_3 (in view: work.top(verilog)) on net tmds_data_n[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":56:20:56:29|Tristate driver tmds_clk_p (in view: work.top(verilog)) on net tmds_clk_p (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":55:20:55:29|Tristate driver tmds_clk_n (in view: work.top(verilog)) on net tmds_clk_n (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":44:20:44:26|Tristate driver lcd_pwm (in view: work.top(verilog)) on net lcd_pwm (in view: work.top(verilog)) has its enable tied to GND.
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port

Available hyper_sources - for debug and ip models
	None Found

@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 242MB peak: 242MB)

@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Found counter in view:work.hdmi_out_top(verilog) instance sync_vg1.h_count[10:0] 
@N: MO231 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Found counter in view:work.hdmi_out_top(verilog) instance sync_vg.h_count[10:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 246MB peak: 246MB)

@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\pattern_vg.v":54:4:54:9|Removing instance hdmi_out_top.pattern_vg.vn_out because it is equivalent to instance hdmi_out_top.btn_ctl.vs_r. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\pattern_vg.v":54:4:54:9|Removing instance hdmi_out_top.pattern_vg1.vn_out because it is equivalent to instance hdmi_out_top.btn_ctl1.vs_r. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":123:4:123:9|Removing instance hdmi_out_top.rgb2dvi.encoder[2].dataencoder.de_q because it is equivalent to instance hdmi_out_top.rgb2dvi.encoder[1].dataencoder.de_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":123:4:123:9|Removing instance hdmi_out_top.rgb2dvi.encoder[1].dataencoder.de_q because it is equivalent to instance hdmi_out_top.rgb2dvi.encoder[0].dataencoder.de_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":123:4:123:9|Removing instance hdmi_out_top.rgb2dvi.encoder[2].dataencoder.de_reg because it is equivalent to instance hdmi_out_top.rgb2dvi.encoder[1].dataencoder.de_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":123:4:123:9|Removing instance hdmi_out_top.rgb2dvi.encoder[1].dataencoder.de_reg because it is equivalent to instance hdmi_out_top.rgb2dvi.encoder[0].dataencoder.de_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Removing sequential instance sync_vg.y_out_1[0] (in view: work.hdmi_out_top(verilog)) because it does not drive other instances.
@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":141:4:141:9|Removing sequential instance sync_vg1.y_out_1[0] (in view: work.hdmi_out_top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 254MB peak: 254MB)

@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 256MB peak: 256MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 256MB peak: 256MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 263MB peak: 263MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 263MB peak: 263MB)

@N: BN362 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\pattern_vg.v":61:4:61:9|Removing sequential instance hdmi_out_top.pattern_vg1.ramp_values[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 263MB peak: 263MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 300MB peak: 300MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -3.63ns		1120 /       559
   2		0h:00m:05s		    -3.63ns		1111 /       559
   3		0h:00m:05s		    -3.59ns		1112 /       559
   4		0h:00m:05s		    -3.67ns		1115 /       559
   5		0h:00m:05s		    -3.59ns		1115 /       559
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m[3] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n1q_m[1] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m[1] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.n0q_m[2] (in view: work.top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.n1q_m[2] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.n1q_m[1] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.n0q_m[1] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n1q_m[3] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m[2] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n1q_m[2] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[7] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[8] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[9] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[0] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[3] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[1] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[2] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg1.h_count[6] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg.h_count[7] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[0] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[11] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg.h_count[8] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[8] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg.h_count[6] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg.h_count[4] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[1] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":72:4:72:9|Replicating instance hdmi_out_top.sync_vg.h_count[5] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[10] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\sync_vg.v":86:4:86:9|Replicating instance hdmi_out_top.sync_vg.v_count[4] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":123:4:123:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.de_reg (in view: work.top(verilog)) with 63 loads 3 times to improve timing.
Timing driven replication report
Added 32 Registers via timing driven replication
Added 14 LUTs via timing driven replication

   6		0h:00m:06s		    -2.61ns		1153 /       591
   7		0h:00m:06s		    -2.63ns		1153 /       591
   8		0h:00m:06s		    -2.61ns		1154 /       591
   9		0h:00m:06s		    -2.61ns		1156 /       591
  10		0h:00m:06s		    -2.61ns		1157 /       591
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[1\]\.dataencoder.n1q_m[2] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[1\]\.dataencoder.n0q_m[2] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[1\]\.dataencoder.n0q_m[1] (in view: work.top(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":91:4:91:9|Replicating instance hdmi_out_top.rgb2dvi.encoder\[1\]\.dataencoder.n1q_m[1] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication


  11		0h:00m:06s		    -2.61ns		1167 /       595
  12		0h:00m:06s		    -2.61ns		1168 /       595
  13		0h:00m:06s		    -2.64ns		1169 /       595
  14		0h:00m:06s		    -2.64ns		1170 /       595
  15		0h:00m:06s		    -2.61ns		1171 /       595

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 281MB peak: 302MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MT453 |clock period is too long for clock hdmi_out_top|clk_in1_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock top|clk_50, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port

Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 282MB peak: 302MB)


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 203MB peak: 302MB)

Writing Analyst data base J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\synwork\gw2a18_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 273MB peak: 302MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 273MB peak: 302MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 273MB peak: 302MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 268MB peak: 302MB)

@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\hdmi_out_top.v":88:11:88:19|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\lcd_rpll\lcd_rpll.v":21:5:21:13|Blackbox rPLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock hdmi_out_top|clk_in_inferred_clock with period 5.93ns. Please declare a user-defined clock on net hdmi_out_top.clk_in.
@W: MT420 |Found inferred clock TMDS_pll|clkout_inferred_clock with period 6.67ns. Please declare a user-defined clock on net hdmi_out_top.u_tmds_pll.clk_in_5x.
@W: MT420 |Found inferred clock hdmi_out_top|clk_in1_inferred_clock with period 5.75ns. Please declare a user-defined clock on net hdmi_out_top.clk_in1.
@W: MT420 |Found inferred clock top|clk_50 with period 3.85ns. Please declare a user-defined clock on port clk_50.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Aug 24 14:27:47 2020
#


Top view:               top
Requested Frequency:    150.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.755

                                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------
TMDS_pll|clkout_inferred_clock          150.0 MHz     NA            6.667         NA            NA         inferred     Autoconstr_clkgroup_1
hdmi_out_top|clk_in1_inferred_clock     173.8 MHz     147.8 MHz     5.753         6.768         -1.015     inferred     Autoconstr_clkgroup_2
hdmi_out_top|clk_in_inferred_clock      168.5 MHz     143.2 MHz     5.934         6.982         -1.047     inferred     Autoconstr_clkgroup_0
top|clk_50                              259.7 MHz     220.8 MHz     3.850         4.530         -0.679     inferred     Autoconstr_clkgroup_3
System                                  100.6 MHz     85.5 MHz      9.945         11.700        -1.755     system       system_clkgroup      
=============================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  9.945       -1.755  |  No paths    -      |  No paths    -      |  No paths    -    
System                               hdmi_out_top|clk_in_inferred_clock   |  5.934       2.048   |  No paths    -      |  No paths    -      |  No paths    -    
System                               hdmi_out_top|clk_in1_inferred_clock  |  5.753       3.569   |  No paths    -      |  No paths    -      |  No paths    -    
hdmi_out_top|clk_in_inferred_clock   System                               |  5.934       2.072   |  No paths    -      |  No paths    -      |  No paths    -    
hdmi_out_top|clk_in_inferred_clock   hdmi_out_top|clk_in_inferred_clock   |  5.934       -1.047  |  No paths    -      |  No paths    -      |  No paths    -    
hdmi_out_top|clk_in1_inferred_clock  hdmi_out_top|clk_in1_inferred_clock  |  5.753       -1.015  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_50                           top|clk_50                           |  3.850       -0.679  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: hdmi_out_top|clk_in1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                     Arrival           
Instance                                  Reference                               Type     Pin     Net                 Time        Slack 
                                          Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg1.v_count[10]         hdmi_out_top|clk_in1_inferred_clock     DFF      Q       v_count[10]         0.267       -1.015
hdmi_out_top.sync_vg1.v_count[8]          hdmi_out_top|clk_in1_inferred_clock     DFF      Q       v_count[8]          0.267       -0.992
hdmi_out_top.sync_vg1.h_count_fast[7]     hdmi_out_top|clk_in1_inferred_clock     DFFR     Q       h_count_fast[7]     0.267       -0.896
hdmi_out_top.sync_vg1.v_count[5]          hdmi_out_top|clk_in1_inferred_clock     DFF      Q       v_count[5]          0.267       -0.896
hdmi_out_top.sync_vg1.v_count[11]         hdmi_out_top|clk_in1_inferred_clock     DFF      Q       v_count[11]         0.267       -0.896
hdmi_out_top.sync_vg1.h_count_fast[1]     hdmi_out_top|clk_in1_inferred_clock     DFFR     Q       h_count_fast[1]     0.267       -0.873
hdmi_out_top.sync_vg1.h_count_fast[6]     hdmi_out_top|clk_in1_inferred_clock     DFFR     Q       h_count_fast[6]     0.267       -0.873
hdmi_out_top.sync_vg1.v_count[3]          hdmi_out_top|clk_in1_inferred_clock     DFF      Q       i36_i               0.267       -0.873
hdmi_out_top.sync_vg1.h_count_fast[0]     hdmi_out_top|clk_in1_inferred_clock     DFFR     Q       h_count_fast[0]     0.267       -0.850
hdmi_out_top.sync_vg1.h_count_fast[8]     hdmi_out_top|clk_in1_inferred_clock     DFFR     Q       h_count_fast[8]     0.267       -0.777
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                    Required           
Instance                              Reference                               Type     Pin     Net                Time         Slack 
                                      Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg1.v_count[11]     hdmi_out_top|clk_in1_inferred_clock     DFF      D       v_count_0[11]      5.685        -1.015
hdmi_out_top.sync_vg1.v_count[10]     hdmi_out_top|clk_in1_inferred_clock     DFF      D       v_count_0[10]      5.685        -0.977
hdmi_out_top.sync_vg1.v_count[8]      hdmi_out_top|clk_in1_inferred_clock     DFF      D       v_count_0[8]       5.685        -0.900
hdmi_out_top.sync_vg1.v_count[7]      hdmi_out_top|clk_in1_inferred_clock     DFF      D       v_count_0_0[7]     5.685        -0.861
hdmi_out_top.sync_vg1.v_count[9]      hdmi_out_top|clk_in1_inferred_clock     DFF      D       N_65_i             5.685        -0.842
hdmi_out_top.sync_vg1.v_count[6]      hdmi_out_top|clk_in1_inferred_clock     DFF      D       v_count_0_0[6]     5.685        -0.823
hdmi_out_top.sync_vg1.v_count[5]      hdmi_out_top|clk_in1_inferred_clock     DFF      D       v_count_0_0[5]     5.685        -0.784
hdmi_out_top.sync_vg1.v_count[4]      hdmi_out_top|clk_in1_inferred_clock     DFF      D       v_count_0[4]       5.685        -0.746
hdmi_out_top.sync_vg1.v_count[3]      hdmi_out_top|clk_in1_inferred_clock     DFF      D       v_count_0_0[3]     5.685        -0.707
hdmi_out_top.sync_vg1.v_count[1]      hdmi_out_top|clk_in1_inferred_clock     DFF      D       v_count_0[1]       5.685        -0.630
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.753
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.685

    - Propagation time:                      6.700
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.015

    Number of logic level(s):                16
    Starting point:                          hdmi_out_top.sync_vg1.v_count[10] / Q
    Ending point:                            hdmi_out_top.sync_vg1.v_count[11] / D
    The start point is clocked by            hdmi_out_top|clk_in1_inferred_clock [rising] (rise=0.000 fall=2.876 period=5.753) on pin CLK
    The end   point is clocked by            hdmi_out_top|clk_in1_inferred_clock [rising] (rise=0.000 fall=2.876 period=5.753) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg1.v_count[10]                 DFF      Q        Out     0.267     0.267 r     -         
v_count[10]                                       Net      -        -       0.589     -           5         
hdmi_out_top.sync_vg1.g2_6                        LUT3     I1       In      -         0.856 r     -         
hdmi_out_top.sync_vg1.g2_6                        LUT3     F        Out     0.627     1.483 r     -         
g2_6                                              Net      -        -       0.441     -           1         
hdmi_out_top.sync_vg1.g2_9                        LUT4     I1       In      -         1.924 r     -         
hdmi_out_top.sync_vg1.g2_9                        LUT4     F        Out     0.627     2.551 r     -         
g2_9                                              Net      -        -       0.441     -           1         
hdmi_out_top.sync_vg1.g0_2                        LUT4     I1       In      -         2.992 r     -         
hdmi_out_top.sync_vg1.g0_2                        LUT4     F        Out     0.627     3.619 r     -         
N_67_i                                            Net      -        -       0.948     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_0_0      ALU      CIN      In      -         4.568 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_0_0      ALU      COUT     Out     0.038     4.606 r     -         
un1_v_count_13_cry_0                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_1_0      ALU      CIN      In      -         4.606 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_1_0      ALU      COUT     Out     0.038     4.645 r     -         
un1_v_count_13_cry_1                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_2_0      ALU      CIN      In      -         4.645 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_2_0      ALU      COUT     Out     0.038     4.683 r     -         
un1_v_count_13_cry_2                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_3_0      ALU      CIN      In      -         4.683 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_3_0      ALU      COUT     Out     0.038     4.722 r     -         
un1_v_count_13_cry_3                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_4_0      ALU      CIN      In      -         4.722 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_4_0      ALU      COUT     Out     0.038     4.760 r     -         
un1_v_count_13_cry_4                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_5_0      ALU      CIN      In      -         4.760 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_5_0      ALU      COUT     Out     0.038     4.799 r     -         
un1_v_count_13_cry_5                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_6_0      ALU      CIN      In      -         4.799 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_6_0      ALU      COUT     Out     0.038     4.837 r     -         
un1_v_count_13_cry_6                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_7_0      ALU      CIN      In      -         4.837 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_7_0      ALU      COUT     Out     0.038     4.876 r     -         
un1_v_count_13_cry_7                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_8_0      ALU      CIN      In      -         4.876 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_8_0      ALU      COUT     Out     0.038     4.914 r     -         
un1_v_count_13_cry_8                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_9_0      ALU      CIN      In      -         4.914 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_9_0      ALU      COUT     Out     0.038     4.953 r     -         
un1_v_count_13_cry_9                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_10_0     ALU      CIN      In      -         4.953 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_10_0     ALU      COUT     Out     0.038     4.991 r     -         
un1_v_count_13_cry_10                             Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_s_11_0       ALU      CIN      In      -         4.991 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_s_11_0       ALU      SUM      Out     0.517     5.508 f     -         
un1_v_count_13_s_11_0_SUM                         Net      -        -       0.589     -           1         
hdmi_out_top.sync_vg1.v_count_0[11]               LUT2     I0       In      -         6.097 f     -         
hdmi_out_top.sync_vg1.v_count_0[11]               LUT2     F        Out     0.604     6.700 r     -         
v_count_0[11]                                     Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.v_count[11]                 DFF      D        In      -         6.700 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 6.768 is 3.760(55.6%) logic and 3.008(44.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.753
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.685

    - Propagation time:                      6.677
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.992

    Number of logic level(s):                16
    Starting point:                          hdmi_out_top.sync_vg1.v_count[8] / Q
    Ending point:                            hdmi_out_top.sync_vg1.v_count[11] / D
    The start point is clocked by            hdmi_out_top|clk_in1_inferred_clock [rising] (rise=0.000 fall=2.876 period=5.753) on pin CLK
    The end   point is clocked by            hdmi_out_top|clk_in1_inferred_clock [rising] (rise=0.000 fall=2.876 period=5.753) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg1.v_count[8]                  DFF      Q        Out     0.267     0.267 r     -         
v_count[8]                                        Net      -        -       0.589     -           8         
hdmi_out_top.sync_vg1.g2_6                        LUT3     I0       In      -         0.856 r     -         
hdmi_out_top.sync_vg1.g2_6                        LUT3     F        Out     0.604     1.460 r     -         
g2_6                                              Net      -        -       0.441     -           1         
hdmi_out_top.sync_vg1.g2_9                        LUT4     I1       In      -         1.901 r     -         
hdmi_out_top.sync_vg1.g2_9                        LUT4     F        Out     0.627     2.528 r     -         
g2_9                                              Net      -        -       0.441     -           1         
hdmi_out_top.sync_vg1.g0_2                        LUT4     I1       In      -         2.969 r     -         
hdmi_out_top.sync_vg1.g0_2                        LUT4     F        Out     0.627     3.596 r     -         
N_67_i                                            Net      -        -       0.948     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_0_0      ALU      CIN      In      -         4.545 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_0_0      ALU      COUT     Out     0.038     4.583 r     -         
un1_v_count_13_cry_0                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_1_0      ALU      CIN      In      -         4.583 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_1_0      ALU      COUT     Out     0.038     4.622 r     -         
un1_v_count_13_cry_1                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_2_0      ALU      CIN      In      -         4.622 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_2_0      ALU      COUT     Out     0.038     4.660 r     -         
un1_v_count_13_cry_2                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_3_0      ALU      CIN      In      -         4.660 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_3_0      ALU      COUT     Out     0.038     4.699 r     -         
un1_v_count_13_cry_3                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_4_0      ALU      CIN      In      -         4.699 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_4_0      ALU      COUT     Out     0.038     4.737 r     -         
un1_v_count_13_cry_4                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_5_0      ALU      CIN      In      -         4.737 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_5_0      ALU      COUT     Out     0.038     4.776 r     -         
un1_v_count_13_cry_5                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_6_0      ALU      CIN      In      -         4.776 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_6_0      ALU      COUT     Out     0.038     4.814 r     -         
un1_v_count_13_cry_6                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_7_0      ALU      CIN      In      -         4.814 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_7_0      ALU      COUT     Out     0.038     4.853 r     -         
un1_v_count_13_cry_7                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_8_0      ALU      CIN      In      -         4.853 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_8_0      ALU      COUT     Out     0.038     4.891 r     -         
un1_v_count_13_cry_8                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_9_0      ALU      CIN      In      -         4.891 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_9_0      ALU      COUT     Out     0.038     4.929 r     -         
un1_v_count_13_cry_9                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_10_0     ALU      CIN      In      -         4.929 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_10_0     ALU      COUT     Out     0.038     4.968 r     -         
un1_v_count_13_cry_10                             Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_s_11_0       ALU      CIN      In      -         4.968 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_s_11_0       ALU      SUM      Out     0.517     5.485 f     -         
un1_v_count_13_s_11_0_SUM                         Net      -        -       0.589     -           1         
hdmi_out_top.sync_vg1.v_count_0[11]               LUT2     I0       In      -         6.074 f     -         
hdmi_out_top.sync_vg1.v_count_0[11]               LUT2     F        Out     0.604     6.677 r     -         
v_count_0[11]                                     Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.v_count[11]                 DFF      D        In      -         6.677 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 6.745 is 3.737(55.4%) logic and 3.008(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.753
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.685

    - Propagation time:                      6.662
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.977

    Number of logic level(s):                15
    Starting point:                          hdmi_out_top.sync_vg1.v_count[10] / Q
    Ending point:                            hdmi_out_top.sync_vg1.v_count[10] / D
    The start point is clocked by            hdmi_out_top|clk_in1_inferred_clock [rising] (rise=0.000 fall=2.876 period=5.753) on pin CLK
    The end   point is clocked by            hdmi_out_top|clk_in1_inferred_clock [rising] (rise=0.000 fall=2.876 period=5.753) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg1.v_count[10]                 DFF      Q        Out     0.267     0.267 r     -         
v_count[10]                                       Net      -        -       0.589     -           5         
hdmi_out_top.sync_vg1.g2_6                        LUT3     I1       In      -         0.856 r     -         
hdmi_out_top.sync_vg1.g2_6                        LUT3     F        Out     0.627     1.483 r     -         
g2_6                                              Net      -        -       0.441     -           1         
hdmi_out_top.sync_vg1.g2_9                        LUT4     I1       In      -         1.924 r     -         
hdmi_out_top.sync_vg1.g2_9                        LUT4     F        Out     0.627     2.551 r     -         
g2_9                                              Net      -        -       0.441     -           1         
hdmi_out_top.sync_vg1.g0_2                        LUT4     I1       In      -         2.992 r     -         
hdmi_out_top.sync_vg1.g0_2                        LUT4     F        Out     0.627     3.619 r     -         
N_67_i                                            Net      -        -       0.948     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_0_0      ALU      CIN      In      -         4.568 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_0_0      ALU      COUT     Out     0.038     4.606 r     -         
un1_v_count_13_cry_0                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_1_0      ALU      CIN      In      -         4.606 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_1_0      ALU      COUT     Out     0.038     4.645 r     -         
un1_v_count_13_cry_1                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_2_0      ALU      CIN      In      -         4.645 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_2_0      ALU      COUT     Out     0.038     4.683 r     -         
un1_v_count_13_cry_2                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_3_0      ALU      CIN      In      -         4.683 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_3_0      ALU      COUT     Out     0.038     4.722 r     -         
un1_v_count_13_cry_3                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_4_0      ALU      CIN      In      -         4.722 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_4_0      ALU      COUT     Out     0.038     4.760 r     -         
un1_v_count_13_cry_4                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_5_0      ALU      CIN      In      -         4.760 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_5_0      ALU      COUT     Out     0.038     4.799 r     -         
un1_v_count_13_cry_5                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_6_0      ALU      CIN      In      -         4.799 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_6_0      ALU      COUT     Out     0.038     4.837 r     -         
un1_v_count_13_cry_6                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_7_0      ALU      CIN      In      -         4.837 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_7_0      ALU      COUT     Out     0.038     4.876 r     -         
un1_v_count_13_cry_7                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_8_0      ALU      CIN      In      -         4.876 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_8_0      ALU      COUT     Out     0.038     4.914 r     -         
un1_v_count_13_cry_8                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_9_0      ALU      CIN      In      -         4.914 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_9_0      ALU      COUT     Out     0.038     4.953 r     -         
un1_v_count_13_cry_9                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_10_0     ALU      CIN      In      -         4.953 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_10_0     ALU      SUM      Out     0.517     5.470 f     -         
un1_v_count_13_cry_10_0_SUM                       Net      -        -       0.589     -           1         
hdmi_out_top.sync_vg1.v_count_0[10]               LUT2     I0       In      -         6.058 f     -         
hdmi_out_top.sync_vg1.v_count_0[10]               LUT2     F        Out     0.604     6.662 r     -         
v_count_0[10]                                     Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.v_count[10]                 DFF      D        In      -         6.662 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 6.729 is 3.721(55.3%) logic and 3.008(44.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.753
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.685

    - Propagation time:                      6.639
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.954

    Number of logic level(s):                15
    Starting point:                          hdmi_out_top.sync_vg1.v_count[8] / Q
    Ending point:                            hdmi_out_top.sync_vg1.v_count[10] / D
    The start point is clocked by            hdmi_out_top|clk_in1_inferred_clock [rising] (rise=0.000 fall=2.876 period=5.753) on pin CLK
    The end   point is clocked by            hdmi_out_top|clk_in1_inferred_clock [rising] (rise=0.000 fall=2.876 period=5.753) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg1.v_count[8]                  DFF      Q        Out     0.267     0.267 r     -         
v_count[8]                                        Net      -        -       0.589     -           8         
hdmi_out_top.sync_vg1.g2_6                        LUT3     I0       In      -         0.856 r     -         
hdmi_out_top.sync_vg1.g2_6                        LUT3     F        Out     0.604     1.460 r     -         
g2_6                                              Net      -        -       0.441     -           1         
hdmi_out_top.sync_vg1.g2_9                        LUT4     I1       In      -         1.901 r     -         
hdmi_out_top.sync_vg1.g2_9                        LUT4     F        Out     0.627     2.528 r     -         
g2_9                                              Net      -        -       0.441     -           1         
hdmi_out_top.sync_vg1.g0_2                        LUT4     I1       In      -         2.969 r     -         
hdmi_out_top.sync_vg1.g0_2                        LUT4     F        Out     0.627     3.596 r     -         
N_67_i                                            Net      -        -       0.948     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_0_0      ALU      CIN      In      -         4.545 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_0_0      ALU      COUT     Out     0.038     4.583 r     -         
un1_v_count_13_cry_0                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_1_0      ALU      CIN      In      -         4.583 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_1_0      ALU      COUT     Out     0.038     4.622 r     -         
un1_v_count_13_cry_1                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_2_0      ALU      CIN      In      -         4.622 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_2_0      ALU      COUT     Out     0.038     4.660 r     -         
un1_v_count_13_cry_2                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_3_0      ALU      CIN      In      -         4.660 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_3_0      ALU      COUT     Out     0.038     4.699 r     -         
un1_v_count_13_cry_3                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_4_0      ALU      CIN      In      -         4.699 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_4_0      ALU      COUT     Out     0.038     4.737 r     -         
un1_v_count_13_cry_4                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_5_0      ALU      CIN      In      -         4.737 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_5_0      ALU      COUT     Out     0.038     4.776 r     -         
un1_v_count_13_cry_5                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_6_0      ALU      CIN      In      -         4.776 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_6_0      ALU      COUT     Out     0.038     4.814 r     -         
un1_v_count_13_cry_6                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_7_0      ALU      CIN      In      -         4.814 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_7_0      ALU      COUT     Out     0.038     4.853 r     -         
un1_v_count_13_cry_7                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_8_0      ALU      CIN      In      -         4.853 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_8_0      ALU      COUT     Out     0.038     4.891 r     -         
un1_v_count_13_cry_8                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_9_0      ALU      CIN      In      -         4.891 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_9_0      ALU      COUT     Out     0.038     4.929 r     -         
un1_v_count_13_cry_9                              Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_10_0     ALU      CIN      In      -         4.929 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_10_0     ALU      SUM      Out     0.517     5.447 f     -         
un1_v_count_13_cry_10_0_SUM                       Net      -        -       0.589     -           1         
hdmi_out_top.sync_vg1.v_count_0[10]               LUT2     I0       In      -         6.035 f     -         
hdmi_out_top.sync_vg1.v_count_0[10]               LUT2     F        Out     0.604     6.639 r     -         
v_count_0[10]                                     Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.v_count[10]                 DFF      D        In      -         6.639 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 6.706 is 3.698(55.1%) logic and 3.008(44.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.753
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.685

    - Propagation time:                      6.585
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.900

    Number of logic level(s):                13
    Starting point:                          hdmi_out_top.sync_vg1.v_count[10] / Q
    Ending point:                            hdmi_out_top.sync_vg1.v_count[8] / D
    The start point is clocked by            hdmi_out_top|clk_in1_inferred_clock [rising] (rise=0.000 fall=2.876 period=5.753) on pin CLK
    The end   point is clocked by            hdmi_out_top|clk_in1_inferred_clock [rising] (rise=0.000 fall=2.876 period=5.753) on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg1.v_count[10]                DFF      Q        Out     0.267     0.267 r     -         
v_count[10]                                      Net      -        -       0.589     -           5         
hdmi_out_top.sync_vg1.g2_6                       LUT3     I1       In      -         0.856 r     -         
hdmi_out_top.sync_vg1.g2_6                       LUT3     F        Out     0.627     1.483 r     -         
g2_6                                             Net      -        -       0.441     -           1         
hdmi_out_top.sync_vg1.g2_9                       LUT4     I1       In      -         1.924 r     -         
hdmi_out_top.sync_vg1.g2_9                       LUT4     F        Out     0.627     2.551 r     -         
g2_9                                             Net      -        -       0.441     -           1         
hdmi_out_top.sync_vg1.g0_2                       LUT4     I1       In      -         2.992 r     -         
hdmi_out_top.sync_vg1.g0_2                       LUT4     F        Out     0.627     3.619 r     -         
N_67_i                                           Net      -        -       0.948     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_0_0     ALU      CIN      In      -         4.568 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_0_0     ALU      COUT     Out     0.038     4.606 r     -         
un1_v_count_13_cry_0                             Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_1_0     ALU      CIN      In      -         4.606 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_1_0     ALU      COUT     Out     0.038     4.645 r     -         
un1_v_count_13_cry_1                             Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_2_0     ALU      CIN      In      -         4.645 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_2_0     ALU      COUT     Out     0.038     4.683 r     -         
un1_v_count_13_cry_2                             Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_3_0     ALU      CIN      In      -         4.683 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_3_0     ALU      COUT     Out     0.038     4.722 r     -         
un1_v_count_13_cry_3                             Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_4_0     ALU      CIN      In      -         4.722 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_4_0     ALU      COUT     Out     0.038     4.760 r     -         
un1_v_count_13_cry_4                             Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_5_0     ALU      CIN      In      -         4.760 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_5_0     ALU      COUT     Out     0.038     4.799 r     -         
un1_v_count_13_cry_5                             Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_6_0     ALU      CIN      In      -         4.799 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_6_0     ALU      COUT     Out     0.038     4.837 r     -         
un1_v_count_13_cry_6                             Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_7_0     ALU      CIN      In      -         4.837 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_7_0     ALU      COUT     Out     0.038     4.876 r     -         
un1_v_count_13_cry_7                             Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_8_0     ALU      CIN      In      -         4.876 r     -         
hdmi_out_top.sync_vg1.un1_v_count_13_cry_8_0     ALU      SUM      Out     0.517     5.393 f     -         
un1_v_count_13_cry_8_0_SUM                       Net      -        -       0.589     -           1         
hdmi_out_top.sync_vg1.v_count_0[8]               LUT2     I0       In      -         5.981 f     -         
hdmi_out_top.sync_vg1.v_count_0[8]               LUT2     F        Out     0.604     6.585 r     -         
v_count_0[8]                                     Net      -        -       0.000     -           1         
hdmi_out_top.sync_vg1.v_count[8]                 DFF      D        In      -         6.585 r     -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.652 is 3.644(54.8%) logic and 3.008(45.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: hdmi_out_top|clk_in_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                     Arrival           
Instance                                  Reference                              Type     Pin     Net                  Time        Slack 
                                          Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg.v_count[9]           hdmi_out_top|clk_in_inferred_clock     DFFR     Q       v_count[9]           0.267       -1.047
hdmi_out_top.sync_vg.v_count[3]           hdmi_out_top|clk_in_inferred_clock     DFFR     Q       v_count[3]           0.267       -1.024
hdmi_out_top.sync_vg.v_count[7]           hdmi_out_top|clk_in_inferred_clock     DFFR     Q       v_count[7]           0.267       -1.024
hdmi_out_top.sync_vg.v_count[2]           hdmi_out_top|clk_in_inferred_clock     DFFR     Q       v_count[2]           0.267       -1.001
hdmi_out_top.sync_vg.v_count_fast[1]      hdmi_out_top|clk_in_inferred_clock     DFFR     Q       v_count_fast[1]      0.267       -0.928
hdmi_out_top.sync_vg.v_count_fast[8]      hdmi_out_top|clk_in_inferred_clock     DFFR     Q       v_count_fast[8]      0.267       -0.905
hdmi_out_top.btn_ctl.pattern_set_1[1]     hdmi_out_top|clk_in_inferred_clock     DFFE     Q       pattern_set[1]       0.267       -0.839
hdmi_out_top.sync_vg.v_count_fast[4]      hdmi_out_top|clk_in_inferred_clock     DFFR     Q       v_count_fast[4]      0.267       -0.828
hdmi_out_top.sync_vg.v_count_fast[10]     hdmi_out_top|clk_in_inferred_clock     DFFR     Q       v_count_fast[10]     0.267       -0.805
hdmi_out_top.sync_vg.x_out_1[5]           hdmi_out_top|clk_in_inferred_clock     DFFR     Q       act_x[5]             0.267       -0.749
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                 Required           
Instance                             Reference                              Type     Pin     Net              Time         Slack 
                                     Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg.v_count[9]      hdmi_out_top|clk_in_inferred_clock     DFFR     D       v_count_0[9]     5.867        -1.047
hdmi_out_top.sync_vg.v_count[7]      hdmi_out_top|clk_in_inferred_clock     DFFR     D       v_count_0[7]     5.867        -0.970
hdmi_out_top.sync_vg.v_count[6]      hdmi_out_top|clk_in_inferred_clock     DFFR     D       v_count_0[6]     5.867        -0.932
hdmi_out_top.sync_vg.v_count[5]      hdmi_out_top|clk_in_inferred_clock     DFFR     D       v_count_0[5]     5.867        -0.893
hdmi_out_top.pattern_vg.b_out[0]     hdmi_out_top|clk_in_inferred_clock     DFFE     D       b_out_7[0]       5.867        -0.839
hdmi_out_top.pattern_vg.b_out[2]     hdmi_out_top|clk_in_inferred_clock     DFFE     D       b_out_7[2]       5.867        -0.839
hdmi_out_top.pattern_vg.b_out[6]     hdmi_out_top|clk_in_inferred_clock     DFFE     D       b_out_7[6]       5.867        -0.839
hdmi_out_top.pattern_vg.b_out[7]     hdmi_out_top|clk_in_inferred_clock     DFFE     D       b_out_7[7]       5.867        -0.839
hdmi_out_top.sync_vg.v_count[3]      hdmi_out_top|clk_in_inferred_clock     DFFR     D       v_count_0[3]     5.867        -0.816
hdmi_out_top.sync_vg.v_count[2]      hdmi_out_top|clk_in_inferred_clock     DFFR     D       v_count_0[2]     5.867        -0.778
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.934
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.867

    - Propagation time:                      6.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                15
    Starting point:                          hdmi_out_top.sync_vg.v_count[9] / Q
    Ending point:                            hdmi_out_top.sync_vg.v_count[9] / D
    The start point is clocked by            hdmi_out_top|clk_in_inferred_clock [rising] (rise=0.000 fall=2.967 period=5.934) on pin CLK
    The end   point is clocked by            hdmi_out_top|clk_in_inferred_clock [rising] (rise=0.000 fall=2.967 period=5.934) on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                            Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg.v_count[9]                 DFFR          Q        Out     0.267     0.267 r     -         
v_count[9]                                      Net           -        -       0.589     -           7         
hdmi_out_top.sync_vg.v_count11_5                LUT4          I1       In      -         0.856 r     -         
hdmi_out_top.sync_vg.v_count11_5                LUT4          F        Out     0.627     1.483 r     -         
v_count11_5                                     Net           -        -       0.589     -           2         
hdmi_out_top.sync_vg.v_count11_0                LUT4          I1       In      -         2.071 r     -         
hdmi_out_top.sync_vg.v_count11_0                LUT4          F        Out     0.627     2.698 r     -         
v_count11_0_0                                   Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.v_count11                  MUX2_LUT5     I0       In      -         2.698 r     -         
hdmi_out_top.sync_vg.v_count11                  MUX2_LUT5     O        Out     0.116     2.814 r     -         
v_count11                                       Net           -        -       0.589     -           9         
hdmi_out_top.sync_vg.v_count_1_sqmuxa           LUT3          I2       In      -         3.402 r     -         
hdmi_out_top.sync_vg.v_count_1_sqmuxa           LUT3          F        Out     0.508     3.910 r     -         
v_count_1_sqmuxa                                Net           -        -       0.948     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_0_0     ALU           CIN      In      -         4.859 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_0_0     ALU           COUT     Out     0.038     4.897 r     -         
un1_v_count_12_cry_0                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_1_0     ALU           CIN      In      -         4.897 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_1_0     ALU           COUT     Out     0.038     4.936 r     -         
un1_v_count_12_cry_1                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_2_0     ALU           CIN      In      -         4.936 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_2_0     ALU           COUT     Out     0.038     4.974 r     -         
un1_v_count_12_cry_2                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_3_0     ALU           CIN      In      -         4.974 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_3_0     ALU           COUT     Out     0.038     5.013 r     -         
un1_v_count_12_cry_3                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_4_0     ALU           CIN      In      -         5.013 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_4_0     ALU           COUT     Out     0.038     5.051 r     -         
un1_v_count_12_cry_4                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_5_0     ALU           CIN      In      -         5.051 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_5_0     ALU           COUT     Out     0.038     5.090 r     -         
un1_v_count_12_cry_5                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_6_0     ALU           CIN      In      -         5.090 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_6_0     ALU           COUT     Out     0.038     5.128 r     -         
un1_v_count_12_cry_6                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_7_0     ALU           CIN      In      -         5.128 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_7_0     ALU           COUT     Out     0.038     5.167 r     -         
un1_v_count_12_cry_7                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_8_0     ALU           CIN      In      -         5.167 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_8_0     ALU           COUT     Out     0.038     5.205 r     -         
un1_v_count_12_cry_8                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_9_0     ALU           CIN      In      -         5.205 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_9_0     ALU           SUM      Out     0.517     5.722 f     -         
un1_v_count_12_cry_9_0_SUM                      Net           -        -       0.589     -           1         
hdmi_out_top.sync_vg.v_count_0[9]               LUT4          I0       In      -         6.311 f     -         
hdmi_out_top.sync_vg.v_count_0[9]               LUT4          F        Out     0.604     6.915 r     -         
v_count_0[9]                                    Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.v_count[9]                 DFFR          D        In      -         6.915 r     -         
===============================================================================================================
Total path delay (propagation time + setup) of 6.982 is 3.679(52.7%) logic and 3.302(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.934
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.867

    - Propagation time:                      6.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                15
    Starting point:                          hdmi_out_top.sync_vg.v_count[9] / Q
    Ending point:                            hdmi_out_top.sync_vg.v_count[9] / D
    The start point is clocked by            hdmi_out_top|clk_in_inferred_clock [rising] (rise=0.000 fall=2.967 period=5.934) on pin CLK
    The end   point is clocked by            hdmi_out_top|clk_in_inferred_clock [rising] (rise=0.000 fall=2.967 period=5.934) on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                            Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg.v_count[9]                 DFFR          Q        Out     0.267     0.267 r     -         
v_count[9]                                      Net           -        -       0.589     -           7         
hdmi_out_top.sync_vg.v_count11_5                LUT4          I1       In      -         0.856 r     -         
hdmi_out_top.sync_vg.v_count11_5                LUT4          F        Out     0.627     1.483 r     -         
v_count11_5                                     Net           -        -       0.589     -           2         
hdmi_out_top.sync_vg.v_count11_1                LUT4          I1       In      -         2.071 r     -         
hdmi_out_top.sync_vg.v_count11_1                LUT4          F        Out     0.627     2.698 r     -         
v_count11_1                                     Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.v_count11                  MUX2_LUT5     I1       In      -         2.698 r     -         
hdmi_out_top.sync_vg.v_count11                  MUX2_LUT5     O        Out     0.116     2.814 r     -         
v_count11                                       Net           -        -       0.589     -           9         
hdmi_out_top.sync_vg.v_count_1_sqmuxa           LUT3          I2       In      -         3.402 r     -         
hdmi_out_top.sync_vg.v_count_1_sqmuxa           LUT3          F        Out     0.508     3.910 r     -         
v_count_1_sqmuxa                                Net           -        -       0.948     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_0_0     ALU           CIN      In      -         4.859 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_0_0     ALU           COUT     Out     0.038     4.897 r     -         
un1_v_count_12_cry_0                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_1_0     ALU           CIN      In      -         4.897 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_1_0     ALU           COUT     Out     0.038     4.936 r     -         
un1_v_count_12_cry_1                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_2_0     ALU           CIN      In      -         4.936 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_2_0     ALU           COUT     Out     0.038     4.974 r     -         
un1_v_count_12_cry_2                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_3_0     ALU           CIN      In      -         4.974 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_3_0     ALU           COUT     Out     0.038     5.013 r     -         
un1_v_count_12_cry_3                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_4_0     ALU           CIN      In      -         5.013 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_4_0     ALU           COUT     Out     0.038     5.051 r     -         
un1_v_count_12_cry_4                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_5_0     ALU           CIN      In      -         5.051 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_5_0     ALU           COUT     Out     0.038     5.090 r     -         
un1_v_count_12_cry_5                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_6_0     ALU           CIN      In      -         5.090 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_6_0     ALU           COUT     Out     0.038     5.128 r     -         
un1_v_count_12_cry_6                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_7_0     ALU           CIN      In      -         5.128 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_7_0     ALU           COUT     Out     0.038     5.167 r     -         
un1_v_count_12_cry_7                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_8_0     ALU           CIN      In      -         5.167 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_8_0     ALU           COUT     Out     0.038     5.205 r     -         
un1_v_count_12_cry_8                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_9_0     ALU           CIN      In      -         5.205 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_9_0     ALU           SUM      Out     0.517     5.722 f     -         
un1_v_count_12_cry_9_0_SUM                      Net           -        -       0.589     -           1         
hdmi_out_top.sync_vg.v_count_0[9]               LUT4          I0       In      -         6.311 f     -         
hdmi_out_top.sync_vg.v_count_0[9]               LUT4          F        Out     0.604     6.915 r     -         
v_count_0[9]                                    Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.v_count[9]                 DFFR          D        In      -         6.915 r     -         
===============================================================================================================
Total path delay (propagation time + setup) of 6.982 is 3.679(52.7%) logic and 3.302(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.934
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.867

    - Propagation time:                      6.891
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.024

    Number of logic level(s):                15
    Starting point:                          hdmi_out_top.sync_vg.v_count[3] / Q
    Ending point:                            hdmi_out_top.sync_vg.v_count[9] / D
    The start point is clocked by            hdmi_out_top|clk_in_inferred_clock [rising] (rise=0.000 fall=2.967 period=5.934) on pin CLK
    The end   point is clocked by            hdmi_out_top|clk_in_inferred_clock [rising] (rise=0.000 fall=2.967 period=5.934) on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                            Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg.v_count[3]                 DFFR          Q        Out     0.267     0.267 r     -         
v_count[3]                                      Net           -        -       0.589     -           5         
hdmi_out_top.sync_vg.v_count11_4                LUT4          I1       In      -         0.856 r     -         
hdmi_out_top.sync_vg.v_count11_4                LUT4          F        Out     0.627     1.483 r     -         
v_count11_4                                     Net           -        -       0.589     -           2         
hdmi_out_top.sync_vg.v_count11_0                LUT4          I0       In      -         2.071 r     -         
hdmi_out_top.sync_vg.v_count11_0                LUT4          F        Out     0.604     2.675 r     -         
v_count11_0_0                                   Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.v_count11                  MUX2_LUT5     I0       In      -         2.675 r     -         
hdmi_out_top.sync_vg.v_count11                  MUX2_LUT5     O        Out     0.116     2.791 r     -         
v_count11                                       Net           -        -       0.589     -           9         
hdmi_out_top.sync_vg.v_count_1_sqmuxa           LUT3          I2       In      -         3.379 r     -         
hdmi_out_top.sync_vg.v_count_1_sqmuxa           LUT3          F        Out     0.508     3.887 r     -         
v_count_1_sqmuxa                                Net           -        -       0.948     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_0_0     ALU           CIN      In      -         4.836 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_0_0     ALU           COUT     Out     0.038     4.874 r     -         
un1_v_count_12_cry_0                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_1_0     ALU           CIN      In      -         4.874 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_1_0     ALU           COUT     Out     0.038     4.913 r     -         
un1_v_count_12_cry_1                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_2_0     ALU           CIN      In      -         4.913 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_2_0     ALU           COUT     Out     0.038     4.951 r     -         
un1_v_count_12_cry_2                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_3_0     ALU           CIN      In      -         4.951 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_3_0     ALU           COUT     Out     0.038     4.990 r     -         
un1_v_count_12_cry_3                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_4_0     ALU           CIN      In      -         4.990 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_4_0     ALU           COUT     Out     0.038     5.028 r     -         
un1_v_count_12_cry_4                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_5_0     ALU           CIN      In      -         5.028 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_5_0     ALU           COUT     Out     0.038     5.067 r     -         
un1_v_count_12_cry_5                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_6_0     ALU           CIN      In      -         5.067 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_6_0     ALU           COUT     Out     0.038     5.105 r     -         
un1_v_count_12_cry_6                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_7_0     ALU           CIN      In      -         5.105 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_7_0     ALU           COUT     Out     0.038     5.144 r     -         
un1_v_count_12_cry_7                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_8_0     ALU           CIN      In      -         5.144 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_8_0     ALU           COUT     Out     0.038     5.182 r     -         
un1_v_count_12_cry_8                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_9_0     ALU           CIN      In      -         5.182 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_9_0     ALU           SUM      Out     0.517     5.699 f     -         
un1_v_count_12_cry_9_0_SUM                      Net           -        -       0.589     -           1         
hdmi_out_top.sync_vg.v_count_0[9]               LUT4          I0       In      -         6.288 f     -         
hdmi_out_top.sync_vg.v_count_0[9]               LUT4          F        Out     0.604     6.891 r     -         
v_count_0[9]                                    Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.v_count[9]                 DFFR          D        In      -         6.891 r     -         
===============================================================================================================
Total path delay (propagation time + setup) of 6.959 is 3.656(52.5%) logic and 3.302(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.934
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.867

    - Propagation time:                      6.891
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.024

    Number of logic level(s):                15
    Starting point:                          hdmi_out_top.sync_vg.v_count[7] / Q
    Ending point:                            hdmi_out_top.sync_vg.v_count[9] / D
    The start point is clocked by            hdmi_out_top|clk_in_inferred_clock [rising] (rise=0.000 fall=2.967 period=5.934) on pin CLK
    The end   point is clocked by            hdmi_out_top|clk_in_inferred_clock [rising] (rise=0.000 fall=2.967 period=5.934) on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                            Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg.v_count[7]                 DFFR          Q        Out     0.267     0.267 r     -         
v_count[7]                                      Net           -        -       0.589     -           6         
hdmi_out_top.sync_vg.v_count11_5                LUT4          I0       In      -         0.856 r     -         
hdmi_out_top.sync_vg.v_count11_5                LUT4          F        Out     0.604     1.460 r     -         
v_count11_5                                     Net           -        -       0.589     -           2         
hdmi_out_top.sync_vg.v_count11_0                LUT4          I1       In      -         2.048 r     -         
hdmi_out_top.sync_vg.v_count11_0                LUT4          F        Out     0.627     2.675 r     -         
v_count11_0_0                                   Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.v_count11                  MUX2_LUT5     I0       In      -         2.675 r     -         
hdmi_out_top.sync_vg.v_count11                  MUX2_LUT5     O        Out     0.116     2.791 r     -         
v_count11                                       Net           -        -       0.589     -           9         
hdmi_out_top.sync_vg.v_count_1_sqmuxa           LUT3          I2       In      -         3.379 r     -         
hdmi_out_top.sync_vg.v_count_1_sqmuxa           LUT3          F        Out     0.508     3.887 r     -         
v_count_1_sqmuxa                                Net           -        -       0.948     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_0_0     ALU           CIN      In      -         4.836 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_0_0     ALU           COUT     Out     0.038     4.874 r     -         
un1_v_count_12_cry_0                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_1_0     ALU           CIN      In      -         4.874 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_1_0     ALU           COUT     Out     0.038     4.913 r     -         
un1_v_count_12_cry_1                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_2_0     ALU           CIN      In      -         4.913 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_2_0     ALU           COUT     Out     0.038     4.951 r     -         
un1_v_count_12_cry_2                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_3_0     ALU           CIN      In      -         4.951 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_3_0     ALU           COUT     Out     0.038     4.990 r     -         
un1_v_count_12_cry_3                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_4_0     ALU           CIN      In      -         4.990 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_4_0     ALU           COUT     Out     0.038     5.028 r     -         
un1_v_count_12_cry_4                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_5_0     ALU           CIN      In      -         5.028 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_5_0     ALU           COUT     Out     0.038     5.067 r     -         
un1_v_count_12_cry_5                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_6_0     ALU           CIN      In      -         5.067 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_6_0     ALU           COUT     Out     0.038     5.105 r     -         
un1_v_count_12_cry_6                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_7_0     ALU           CIN      In      -         5.105 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_7_0     ALU           COUT     Out     0.038     5.144 r     -         
un1_v_count_12_cry_7                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_8_0     ALU           CIN      In      -         5.144 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_8_0     ALU           COUT     Out     0.038     5.182 r     -         
un1_v_count_12_cry_8                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_9_0     ALU           CIN      In      -         5.182 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_9_0     ALU           SUM      Out     0.517     5.699 f     -         
un1_v_count_12_cry_9_0_SUM                      Net           -        -       0.589     -           1         
hdmi_out_top.sync_vg.v_count_0[9]               LUT4          I0       In      -         6.288 f     -         
hdmi_out_top.sync_vg.v_count_0[9]               LUT4          F        Out     0.604     6.891 r     -         
v_count_0[9]                                    Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.v_count[9]                 DFFR          D        In      -         6.891 r     -         
===============================================================================================================
Total path delay (propagation time + setup) of 6.959 is 3.656(52.5%) logic and 3.302(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.934
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.867

    - Propagation time:                      6.891
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.024

    Number of logic level(s):                15
    Starting point:                          hdmi_out_top.sync_vg.v_count[3] / Q
    Ending point:                            hdmi_out_top.sync_vg.v_count[9] / D
    The start point is clocked by            hdmi_out_top|clk_in_inferred_clock [rising] (rise=0.000 fall=2.967 period=5.934) on pin CLK
    The end   point is clocked by            hdmi_out_top|clk_in_inferred_clock [rising] (rise=0.000 fall=2.967 period=5.934) on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                            Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
hdmi_out_top.sync_vg.v_count[3]                 DFFR          Q        Out     0.267     0.267 r     -         
v_count[3]                                      Net           -        -       0.589     -           5         
hdmi_out_top.sync_vg.v_count11_4                LUT4          I1       In      -         0.856 r     -         
hdmi_out_top.sync_vg.v_count11_4                LUT4          F        Out     0.627     1.483 r     -         
v_count11_4                                     Net           -        -       0.589     -           2         
hdmi_out_top.sync_vg.v_count11_1                LUT4          I0       In      -         2.071 r     -         
hdmi_out_top.sync_vg.v_count11_1                LUT4          F        Out     0.604     2.675 r     -         
v_count11_1                                     Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.v_count11                  MUX2_LUT5     I1       In      -         2.675 r     -         
hdmi_out_top.sync_vg.v_count11                  MUX2_LUT5     O        Out     0.116     2.791 r     -         
v_count11                                       Net           -        -       0.589     -           9         
hdmi_out_top.sync_vg.v_count_1_sqmuxa           LUT3          I2       In      -         3.379 r     -         
hdmi_out_top.sync_vg.v_count_1_sqmuxa           LUT3          F        Out     0.508     3.887 r     -         
v_count_1_sqmuxa                                Net           -        -       0.948     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_0_0     ALU           CIN      In      -         4.836 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_0_0     ALU           COUT     Out     0.038     4.874 r     -         
un1_v_count_12_cry_0                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_1_0     ALU           CIN      In      -         4.874 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_1_0     ALU           COUT     Out     0.038     4.913 r     -         
un1_v_count_12_cry_1                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_2_0     ALU           CIN      In      -         4.913 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_2_0     ALU           COUT     Out     0.038     4.951 r     -         
un1_v_count_12_cry_2                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_3_0     ALU           CIN      In      -         4.951 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_3_0     ALU           COUT     Out     0.038     4.990 r     -         
un1_v_count_12_cry_3                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_4_0     ALU           CIN      In      -         4.990 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_4_0     ALU           COUT     Out     0.038     5.028 r     -         
un1_v_count_12_cry_4                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_5_0     ALU           CIN      In      -         5.028 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_5_0     ALU           COUT     Out     0.038     5.067 r     -         
un1_v_count_12_cry_5                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_6_0     ALU           CIN      In      -         5.067 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_6_0     ALU           COUT     Out     0.038     5.105 r     -         
un1_v_count_12_cry_6                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_7_0     ALU           CIN      In      -         5.105 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_7_0     ALU           COUT     Out     0.038     5.144 r     -         
un1_v_count_12_cry_7                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_8_0     ALU           CIN      In      -         5.144 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_8_0     ALU           COUT     Out     0.038     5.182 r     -         
un1_v_count_12_cry_8                            Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.un1_v_count_12_cry_9_0     ALU           CIN      In      -         5.182 r     -         
hdmi_out_top.sync_vg.un1_v_count_12_cry_9_0     ALU           SUM      Out     0.517     5.699 f     -         
un1_v_count_12_cry_9_0_SUM                      Net           -        -       0.589     -           1         
hdmi_out_top.sync_vg.v_count_0[9]               LUT4          I0       In      -         6.288 f     -         
hdmi_out_top.sync_vg.v_count_0[9]               LUT4          F        Out     0.604     6.891 r     -         
v_count_0[9]                                    Net           -        -       0.000     -           1         
hdmi_out_top.sync_vg.v_count[9]                 DFFR          D        In      -         6.891 r     -         
===============================================================================================================
Total path delay (propagation time + setup) of 6.959 is 3.656(52.5%) logic and 3.302(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|clk_50
====================================



Starting Points with Worst Slack
********************************

                            Starting                                              Arrival           
Instance                    Reference      Type     Pin     Net                   Time        Slack 
                            Clock                                                                   
----------------------------------------------------------------------------------------------------
key_ctl.key_push_cnt[1]     top|clk_50     DFFE     Q       ctrl[1]               0.267       -0.679
key_ctl.key_push_cnt[0]     top|clk_50     DFFE     Q       ctrl[0]               0.267       -0.656
u_led.ctrl_1d[0]            top|clk_50     DFFE     Q       ctrl_1d[0]            0.267       -0.561
u_led.ctrl_1d[1]            top|clk_50     DFFE     Q       ctrl_1d[1]            0.267       -0.461
u_led.led_status[1]         top|clk_50     DFFE     Q       led_c[1]              0.267       -0.394
u_led.led_light_cnt[13]     top|clk_50     DFFR     Q       led_light_cnt[13]     0.267       -0.373
u_led.led_light_cnt[11]     top|clk_50     DFFR     Q       led_light_cnt[11]     0.267       -0.350
u_led.led_light_cnt[24]     top|clk_50     DFFR     Q       led_light_cnt[24]     0.267       -0.350
u_led.led_light_cnt[21]     top|clk_50     DFFR     Q       led_light_cnt[21]     0.267       -0.327
u_led.led_status[0]         top|clk_50     DFFE     Q       led_c[0]              0.267       -0.296
====================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                               Required           
Instance                    Reference      Type     Pin       Net                  Time         Slack 
                            Clock                                                                     
------------------------------------------------------------------------------------------------------
u_led.led_status[2]         top|clk_50     DFFE     D         led_status_ns[2]     3.783        -0.679
u_led.led_status[0]         top|clk_50     DFFE     D         N_26_i               3.783        -0.415
u_led.ctrl_1d[0]            top|clk_50     DFFE     CE        ctrl_1d3             3.783        -0.373
u_led.ctrl_1d[1]            top|clk_50     DFFE     CE        ctrl_1d3             3.783        -0.373
u_led.led_light_cnt[8]      top|clk_50     DFFR     RESET     ctrl_1d3             3.783        -0.373
u_led.led_light_cnt[10]     top|clk_50     DFFR     RESET     ctrl_1d3             3.783        -0.373
u_led.led_light_cnt[11]     top|clk_50     DFFR     RESET     ctrl_1d3             3.783        -0.373
u_led.led_light_cnt[13]     top|clk_50     DFFR     RESET     ctrl_1d3             3.783        -0.373
u_led.led_light_cnt[16]     top|clk_50     DFFR     RESET     ctrl_1d3             3.783        -0.373
u_led.led_light_cnt[20]     top|clk_50     DFFR     RESET     ctrl_1d3             3.783        -0.373
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.850
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.783

    - Propagation time:                      4.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.679

    Number of logic level(s):                5
    Starting point:                          key_ctl.key_push_cnt[1] / Q
    Ending point:                            u_led.led_status[2] / D
    The start point is clocked by            top|clk_50 [rising] (rise=0.000 fall=1.925 period=3.850) on pin CLK
    The end   point is clocked by            top|clk_50 [rising] (rise=0.000 fall=1.925 period=3.850) on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
key_ctl.key_push_cnt[1]           DFFE          Q        Out     0.267     0.267 r     -         
ctrl[1]                           Net           -        -       0.656     -           17        
u_led.led_status_ns_0_a7_1[1]     LUT4          I1       In      -         0.923 r     -         
u_led.led_status_ns_0_a7_1[1]     LUT4          F        Out     0.627     1.550 r     -         
N_305                             Net           -        -       0.589     -           3         
u_led.led_status_ns_0_0[2]        LUT4          I2       In      -         2.138 r     -         
u_led.led_status_ns_0_0[2]        LUT4          F        Out     0.508     2.647 r     -         
led_status_ns_0_0[2]              Net           -        -       0.589     -           4         
u_led.led_status_ns_0_1_0[2]      LUT4          I3       In      -         3.235 r     -         
u_led.led_status_ns_0_1_0[2]      LUT4          F        Out     0.408     3.643 f     -         
led_status_ns_0_1_0[2]            Net           -        -       0.000     -           1         
u_led.led_status_ns_0_1[2]        MUX2_LUT5     I0       In      -         3.643 f     -         
u_led.led_status_ns_0_1[2]        MUX2_LUT5     O        Out     0.116     3.759 r     -         
led_status_ns_0_1[2]              Net           -        -       0.000     -           1         
u_led.led_status_ns_0[2]          MUX2_LUT6     I0       In      -         3.759 r     -         
u_led.led_status_ns_0[2]          MUX2_LUT6     O        Out     0.116     3.874 r     -         
led_status_ns[2]                  Net           -        -       0.589     -           1         
u_led.led_status[2]               DFFE          D        In      -         4.463 r     -         
=================================================================================================
Total path delay (propagation time + setup) of 4.530 is 2.109(46.6%) logic and 2.421(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.850
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.783

    - Propagation time:                      4.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.679

    Number of logic level(s):                5
    Starting point:                          key_ctl.key_push_cnt[1] / Q
    Ending point:                            u_led.led_status[2] / D
    The start point is clocked by            top|clk_50 [rising] (rise=0.000 fall=1.925 period=3.850) on pin CLK
    The end   point is clocked by            top|clk_50 [rising] (rise=0.000 fall=1.925 period=3.850) on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
key_ctl.key_push_cnt[1]           DFFE          Q        Out     0.267     0.267 r     -         
ctrl[1]                           Net           -        -       0.656     -           17        
u_led.led_status_ns_0_a7_1[1]     LUT4          I1       In      -         0.923 r     -         
u_led.led_status_ns_0_a7_1[1]     LUT4          F        Out     0.627     1.550 r     -         
N_305                             Net           -        -       0.589     -           3         
u_led.led_status_ns_0_0[2]        LUT4          I2       In      -         2.138 r     -         
u_led.led_status_ns_0_0[2]        LUT4          F        Out     0.508     2.647 r     -         
led_status_ns_0_0[2]              Net           -        -       0.589     -           4         
u_led.led_status_ns_0_1_1[2]      LUT4          I3       In      -         3.235 r     -         
u_led.led_status_ns_0_1_1[2]      LUT4          F        Out     0.408     3.643 f     -         
led_status_ns_0_1_1[2]            Net           -        -       0.000     -           1         
u_led.led_status_ns_0_1[2]        MUX2_LUT5     I1       In      -         3.643 f     -         
u_led.led_status_ns_0_1[2]        MUX2_LUT5     O        Out     0.116     3.759 r     -         
led_status_ns_0_1[2]              Net           -        -       0.000     -           1         
u_led.led_status_ns_0[2]          MUX2_LUT6     I0       In      -         3.759 r     -         
u_led.led_status_ns_0[2]          MUX2_LUT6     O        Out     0.116     3.874 r     -         
led_status_ns[2]                  Net           -        -       0.589     -           1         
u_led.led_status[2]               DFFE          D        In      -         4.463 r     -         
=================================================================================================
Total path delay (propagation time + setup) of 4.530 is 2.109(46.6%) logic and 2.421(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.850
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.783

    - Propagation time:                      4.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.679

    Number of logic level(s):                5
    Starting point:                          key_ctl.key_push_cnt[1] / Q
    Ending point:                            u_led.led_status[2] / D
    The start point is clocked by            top|clk_50 [rising] (rise=0.000 fall=1.925 period=3.850) on pin CLK
    The end   point is clocked by            top|clk_50 [rising] (rise=0.000 fall=1.925 period=3.850) on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
key_ctl.key_push_cnt[1]           DFFE          Q        Out     0.267     0.267 r     -         
ctrl[1]                           Net           -        -       0.656     -           17        
u_led.led_status_ns_0_a7_1[1]     LUT4          I1       In      -         0.923 r     -         
u_led.led_status_ns_0_a7_1[1]     LUT4          F        Out     0.627     1.550 r     -         
N_305                             Net           -        -       0.589     -           3         
u_led.led_status_ns_0_0[2]        LUT4          I2       In      -         2.138 r     -         
u_led.led_status_ns_0_0[2]        LUT4          F        Out     0.508     2.647 r     -         
led_status_ns_0_0[2]              Net           -        -       0.589     -           4         
u_led.led_status_ns_0_2_1[2]      LUT4          I3       In      -         3.235 r     -         
u_led.led_status_ns_0_2_1[2]      LUT4          F        Out     0.408     3.643 f     -         
led_status_ns_0_2_1[2]            Net           -        -       0.000     -           1         
u_led.led_status_ns_0_2[2]        MUX2_LUT5     I1       In      -         3.643 f     -         
u_led.led_status_ns_0_2[2]        MUX2_LUT5     O        Out     0.116     3.759 r     -         
led_status_ns_0_2[2]              Net           -        -       0.000     -           1         
u_led.led_status_ns_0[2]          MUX2_LUT6     I1       In      -         3.759 r     -         
u_led.led_status_ns_0[2]          MUX2_LUT6     O        Out     0.116     3.874 r     -         
led_status_ns[2]                  Net           -        -       0.589     -           1         
u_led.led_status[2]               DFFE          D        In      -         4.463 r     -         
=================================================================================================
Total path delay (propagation time + setup) of 4.530 is 2.109(46.6%) logic and 2.421(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.850
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.783

    - Propagation time:                      4.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.679

    Number of logic level(s):                5
    Starting point:                          key_ctl.key_push_cnt[1] / Q
    Ending point:                            u_led.led_status[2] / D
    The start point is clocked by            top|clk_50 [rising] (rise=0.000 fall=1.925 period=3.850) on pin CLK
    The end   point is clocked by            top|clk_50 [rising] (rise=0.000 fall=1.925 period=3.850) on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
key_ctl.key_push_cnt[1]           DFFE          Q        Out     0.267     0.267 r     -         
ctrl[1]                           Net           -        -       0.656     -           17        
u_led.led_status_ns_0_a7_1[1]     LUT4          I1       In      -         0.923 r     -         
u_led.led_status_ns_0_a7_1[1]     LUT4          F        Out     0.627     1.550 r     -         
N_305                             Net           -        -       0.589     -           3         
u_led.led_status_ns_0_0[2]        LUT4          I2       In      -         2.138 r     -         
u_led.led_status_ns_0_0[2]        LUT4          F        Out     0.508     2.647 r     -         
led_status_ns_0_0[2]              Net           -        -       0.589     -           4         
u_led.led_status_ns_0_2_0[2]      LUT4          I3       In      -         3.235 r     -         
u_led.led_status_ns_0_2_0[2]      LUT4          F        Out     0.408     3.643 f     -         
led_status_ns_0_2_0[2]            Net           -        -       0.000     -           1         
u_led.led_status_ns_0_2[2]        MUX2_LUT5     I0       In      -         3.643 f     -         
u_led.led_status_ns_0_2[2]        MUX2_LUT5     O        Out     0.116     3.759 r     -         
led_status_ns_0_2[2]              Net           -        -       0.000     -           1         
u_led.led_status_ns_0[2]          MUX2_LUT6     I1       In      -         3.759 r     -         
u_led.led_status_ns_0[2]          MUX2_LUT6     O        Out     0.116     3.874 r     -         
led_status_ns[2]                  Net           -        -       0.589     -           1         
u_led.led_status[2]               DFFE          D        In      -         4.463 r     -         
=================================================================================================
Total path delay (propagation time + setup) of 4.530 is 2.109(46.6%) logic and 2.421(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.850
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.783

    - Propagation time:                      4.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.656

    Number of logic level(s):                5
    Starting point:                          key_ctl.key_push_cnt[0] / Q
    Ending point:                            u_led.led_status[2] / D
    The start point is clocked by            top|clk_50 [rising] (rise=0.000 fall=1.925 period=3.850) on pin CLK
    The end   point is clocked by            top|clk_50 [rising] (rise=0.000 fall=1.925 period=3.850) on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
key_ctl.key_push_cnt[0]           DFFE          Q        Out     0.267     0.267 r     -         
ctrl[0]                           Net           -        -       0.656     -           12        
u_led.led_status_ns_0_a7_1[1]     LUT4          I0       In      -         0.923 r     -         
u_led.led_status_ns_0_a7_1[1]     LUT4          F        Out     0.604     1.527 r     -         
N_305                             Net           -        -       0.589     -           3         
u_led.led_status_ns_0_0[2]        LUT4          I2       In      -         2.115 r     -         
u_led.led_status_ns_0_0[2]        LUT4          F        Out     0.508     2.623 r     -         
led_status_ns_0_0[2]              Net           -        -       0.589     -           4         
u_led.led_status_ns_0_1_0[2]      LUT4          I3       In      -         3.212 r     -         
u_led.led_status_ns_0_1_0[2]      LUT4          F        Out     0.408     3.620 f     -         
led_status_ns_0_1_0[2]            Net           -        -       0.000     -           1         
u_led.led_status_ns_0_1[2]        MUX2_LUT5     I0       In      -         3.620 f     -         
u_led.led_status_ns_0_1[2]        MUX2_LUT5     O        Out     0.116     3.736 r     -         
led_status_ns_0_1[2]              Net           -        -       0.000     -           1         
u_led.led_status_ns_0[2]          MUX2_LUT6     I0       In      -         3.736 r     -         
u_led.led_status_ns_0[2]          MUX2_LUT6     O        Out     0.116     3.851 r     -         
led_status_ns[2]                  Net           -        -       0.589     -           1         
u_led.led_status[2]               DFFE          D        In      -         4.440 r     -         
=================================================================================================
Total path delay (propagation time + setup) of 4.507 is 2.086(46.3%) logic and 2.421(53.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                         Arrival           
Instance                                                         Reference     Type     Pin     Net               Time        Slack 
                                                                 Clock                                                              
------------------------------------------------------------------------------------------------------------------------------------
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[3]     System        DFF      Q       n0q_m_fast[3]     0.267       -1.755
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[2]     System        DFF      Q       n0q_m_fast[2]     0.267       -1.732
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n1q_m_fast[2]     System        DFF      Q       n1q_m_fast[2]     0.267       -1.636
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n1q_m_fast[3]     System        DFF      Q       n1q_m_fast[3]     0.267       -1.536
hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.n0q_m_fast[2]     System        DFF      Q       n0q_m_fast[2]     0.267       -1.421
hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.n0q_m_fast[1]     System        DFF      Q       n0q_m_fast[1]     0.267       -1.398
hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.cnt[2]            System        DFF      Q       cnt[2]            0.267       -1.326
hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.cnt[1]            System        DFF      Q       cnt[1]            0.267       -1.302
hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.n1q_m_fast[1]     System        DFF      Q       n1q_m_fast[1]     0.267       -1.302
hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.cnt[3]            System        DFF      Q       cnt[3]            0.267       -1.207
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                              Required           
Instance                                                  Reference     Type     Pin     Net                    Time         Slack 
                                                          Clock                                                                    
-----------------------------------------------------------------------------------------------------------------------------------
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[4]     System        DFF      D       un10_s_4_0_SUM         9.878        -1.755
hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.cnt[4]     System        DFF      D       un10_s_4_0_SUM_0       9.878        -1.421
hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.cnt[3]     System        DFF      D       un10_cry_3_0_SUM_0     9.878        -1.383
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[3]     System        DFF      D       un10_cry_3_0_SUM       9.878        -1.238
hdmi_out_top.rgb2dvi.encoder\[1\]\.dataencoder.cnt[4]     System        DFF      D       un10_s_4_0_SUM_1       9.878        -0.922
hdmi_out_top.rgb2dvi.encoder\[2\]\.dataencoder.cnt[2]     System        DFF      D       un10_cry_2_0_SUM_0     9.878        -0.866
hdmi_out_top.rgb2dvi.encoder\[1\]\.dataencoder.cnt[3]     System        DFF      D       un10_cry_3_0_SUM_1     9.878        -0.855
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[2]     System        DFF      D       un10_cry_2_0_SUM       9.878        -0.676
hdmi_out_top.rgb2dvi.encoder\[1\]\.dataencoder.cnt[2]     System        DFF      D       un10_cry_2_0_SUM_1     9.878        -0.338
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[1]     System        DFF      D       un10_cry_1_0_SUM       9.878        -0.159
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.945
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.878

    - Propagation time:                      11.633
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.755

    Number of logic level(s):                11
    Starting point:                          hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[3] / Q
    Ending point:                            hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[4] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival      No. of    
Name                                                               Type          Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[3]       DFF           Q        Out     0.267     0.267 r      -         
n0q_m_fast[3]                                                      Net           -        -       0.589     -            4         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_a7_2_1         LUT4          I1       In      -         0.856 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_a7_2_1         LUT4          F        Out     0.627     1.483 r      -         
g0_7_a7_2                                                          Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1_0            LUT4          I1       In      -         2.071 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1_0            LUT4          F        Out     0.627     2.698 r      -         
g0_7_1_0                                                           Net           -        -       0.000     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1              MUX2_LUT5     I0       In      -         2.698 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1              MUX2_LUT5     O        Out     0.116     2.814 r      -         
g0_7_1                                                             Net           -        -       0.589     -            10        
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7                LUT3          I1       In      -         3.402 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7                LUT3          F        Out     0.627     4.029 r      -         
N_145                                                              Net           -        -       0.656     -            13        
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_3_0              LUT4          I0       In      -         4.685 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_3_0              LUT4          F        Out     0.604     5.289 r      -         
un1_cnt_0_sqmuxa                                                   Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un1_n1q_m_iv[2]     LUT3          I1       In      -         5.877 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un1_n1q_m_iv[2]     LUT3          F        Out     0.627     6.504 r      -         
un1_n1q_m_iv[2]                                                    Net           -        -       0.589     -            5         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_1        LUT4          I2       In      -         7.093 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_1        LUT4          F        Out     0.508     7.601 r      -         
un10_axb_3_1                                                       Net           -        -       0.441     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3          LUT4          I3       In      -         8.042 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3          LUT4          F        Out     0.408     8.450 f      -         
un10_axb_3                                                         Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_lfx      MUX2_LUT5     S0       In      -         9.039 f      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_lfx      MUX2_LUT5     O        Out     0.296     9.335 r      -         
un10_axb_3_lfx                                                     Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_cry_3_0        ALU           I0       In      -         9.923 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_cry_3_0        ALU           COUT     Out     0.604     10.527 r     -         
un10_cry_3                                                         Net           -        -       0.000     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_s_4_0          ALU           CIN      In      -         10.527 r     -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_s_4_0          ALU           SUM      Out     0.517     11.044 f     -         
un10_s_4_0_SUM                                                     Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[4]              DFF           D        In      -         11.633 f     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.700 is 5.895(50.4%) logic and 5.805(49.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.945
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.878

    - Propagation time:                      11.633
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.755

    Number of logic level(s):                11
    Starting point:                          hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[3] / Q
    Ending point:                            hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[4] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival      No. of    
Name                                                               Type          Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[3]       DFF           Q        Out     0.267     0.267 r      -         
n0q_m_fast[3]                                                      Net           -        -       0.589     -            4         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_a7_2_1         LUT4          I1       In      -         0.856 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_a7_2_1         LUT4          F        Out     0.627     1.483 r      -         
g0_7_a7_2                                                          Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1_1            LUT4          I1       In      -         2.071 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1_1            LUT4          F        Out     0.627     2.698 r      -         
g0_7_1_1                                                           Net           -        -       0.000     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1              MUX2_LUT5     I1       In      -         2.698 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1              MUX2_LUT5     O        Out     0.116     2.814 r      -         
g0_7_1                                                             Net           -        -       0.589     -            10        
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7                LUT3          I1       In      -         3.402 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7                LUT3          F        Out     0.627     4.029 r      -         
N_145                                                              Net           -        -       0.656     -            13        
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_3_0              LUT4          I0       In      -         4.685 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_3_0              LUT4          F        Out     0.604     5.289 r      -         
un1_cnt_0_sqmuxa                                                   Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un1_n1q_m_iv[2]     LUT3          I1       In      -         5.877 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un1_n1q_m_iv[2]     LUT3          F        Out     0.627     6.504 r      -         
un1_n1q_m_iv[2]                                                    Net           -        -       0.589     -            5         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_1        LUT4          I2       In      -         7.093 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_1        LUT4          F        Out     0.508     7.601 r      -         
un10_axb_3_1                                                       Net           -        -       0.441     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3          LUT4          I3       In      -         8.042 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3          LUT4          F        Out     0.408     8.450 f      -         
un10_axb_3                                                         Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_lfx      MUX2_LUT5     S0       In      -         9.039 f      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_lfx      MUX2_LUT5     O        Out     0.296     9.335 r      -         
un10_axb_3_lfx                                                     Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_cry_3_0        ALU           I0       In      -         9.923 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_cry_3_0        ALU           COUT     Out     0.604     10.527 r     -         
un10_cry_3                                                         Net           -        -       0.000     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_s_4_0          ALU           CIN      In      -         10.527 r     -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_s_4_0          ALU           SUM      Out     0.517     11.044 f     -         
un10_s_4_0_SUM                                                     Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[4]              DFF           D        In      -         11.633 f     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.700 is 5.895(50.4%) logic and 5.805(49.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.945
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.878

    - Propagation time:                      11.610
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.732

    Number of logic level(s):                11
    Starting point:                          hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[2] / Q
    Ending point:                            hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[4] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival      No. of    
Name                                                               Type          Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[2]       DFF           Q        Out     0.267     0.267 r      -         
n0q_m_fast[2]                                                      Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_a7_2_1         LUT4          I0       In      -         0.856 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_a7_2_1         LUT4          F        Out     0.604     1.460 r      -         
g0_7_a7_2                                                          Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1_0            LUT4          I1       In      -         2.048 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1_0            LUT4          F        Out     0.627     2.675 r      -         
g0_7_1_0                                                           Net           -        -       0.000     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1              MUX2_LUT5     I0       In      -         2.675 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1              MUX2_LUT5     O        Out     0.116     2.791 r      -         
g0_7_1                                                             Net           -        -       0.589     -            10        
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7                LUT3          I1       In      -         3.379 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7                LUT3          F        Out     0.627     4.006 r      -         
N_145                                                              Net           -        -       0.656     -            13        
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_3_0              LUT4          I0       In      -         4.662 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_3_0              LUT4          F        Out     0.604     5.266 r      -         
un1_cnt_0_sqmuxa                                                   Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un1_n1q_m_iv[2]     LUT3          I1       In      -         5.854 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un1_n1q_m_iv[2]     LUT3          F        Out     0.627     6.481 r      -         
un1_n1q_m_iv[2]                                                    Net           -        -       0.589     -            5         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_1        LUT4          I2       In      -         7.070 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_1        LUT4          F        Out     0.508     7.578 r      -         
un10_axb_3_1                                                       Net           -        -       0.441     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3          LUT4          I3       In      -         8.019 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3          LUT4          F        Out     0.408     8.427 f      -         
un10_axb_3                                                         Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_lfx      MUX2_LUT5     S0       In      -         9.016 f      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_lfx      MUX2_LUT5     O        Out     0.296     9.312 r      -         
un10_axb_3_lfx                                                     Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_cry_3_0        ALU           I0       In      -         9.900 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_cry_3_0        ALU           COUT     Out     0.604     10.504 r     -         
un10_cry_3                                                         Net           -        -       0.000     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_s_4_0          ALU           CIN      In      -         10.504 r     -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_s_4_0          ALU           SUM      Out     0.517     11.021 f     -         
un10_s_4_0_SUM                                                     Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[4]              DFF           D        In      -         11.610 f     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.677 is 5.872(50.3%) logic and 5.805(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.945
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.878

    - Propagation time:                      11.610
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.732

    Number of logic level(s):                11
    Starting point:                          hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[2] / Q
    Ending point:                            hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[4] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival      No. of    
Name                                                               Type          Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[2]       DFF           Q        Out     0.267     0.267 r      -         
n0q_m_fast[2]                                                      Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_a7_2_1         LUT4          I0       In      -         0.856 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_a7_2_1         LUT4          F        Out     0.604     1.460 r      -         
g0_7_a7_2                                                          Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1_1            LUT4          I1       In      -         2.048 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1_1            LUT4          F        Out     0.627     2.675 r      -         
g0_7_1_1                                                           Net           -        -       0.000     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1              MUX2_LUT5     I1       In      -         2.675 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1              MUX2_LUT5     O        Out     0.116     2.791 r      -         
g0_7_1                                                             Net           -        -       0.589     -            10        
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7                LUT3          I1       In      -         3.379 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7                LUT3          F        Out     0.627     4.006 r      -         
N_145                                                              Net           -        -       0.656     -            13        
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_3_0              LUT4          I0       In      -         4.662 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_3_0              LUT4          F        Out     0.604     5.266 r      -         
un1_cnt_0_sqmuxa                                                   Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un1_n1q_m_iv[2]     LUT3          I1       In      -         5.854 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un1_n1q_m_iv[2]     LUT3          F        Out     0.627     6.481 r      -         
un1_n1q_m_iv[2]                                                    Net           -        -       0.589     -            5         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_1        LUT4          I2       In      -         7.070 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_1        LUT4          F        Out     0.508     7.578 r      -         
un10_axb_3_1                                                       Net           -        -       0.441     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3          LUT4          I3       In      -         8.019 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3          LUT4          F        Out     0.408     8.427 f      -         
un10_axb_3                                                         Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_lfx      MUX2_LUT5     S0       In      -         9.016 f      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_lfx      MUX2_LUT5     O        Out     0.296     9.312 r      -         
un10_axb_3_lfx                                                     Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_cry_3_0        ALU           I0       In      -         9.900 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_cry_3_0        ALU           COUT     Out     0.604     10.504 r     -         
un10_cry_3                                                         Net           -        -       0.000     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_s_4_0          ALU           CIN      In      -         10.504 r     -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_s_4_0          ALU           SUM      Out     0.517     11.021 f     -         
un10_s_4_0_SUM                                                     Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[4]              DFF           D        In      -         11.610 f     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.677 is 5.872(50.3%) logic and 5.805(49.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.945
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.878

    - Propagation time:                      11.581
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.704

    Number of logic level(s):                11
    Starting point:                          hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[3] / Q
    Ending point:                            hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[4] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival      No. of    
Name                                                                   Type          Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.n0q_m_fast[3]           DFF           Q        Out     0.267     0.267 r      -         
n0q_m_fast[3]                                                          Net           -        -       0.589     -            4         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_a7_2_1             LUT4          I1       In      -         0.856 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_a7_2_1             LUT4          F        Out     0.627     1.483 r      -         
g0_7_a7_2                                                              Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1_0                LUT4          I1       In      -         2.071 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1_0                LUT4          F        Out     0.627     2.698 r      -         
g0_7_1_0                                                               Net           -        -       0.000     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1                  MUX2_LUT5     I0       In      -         2.698 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7_1                  MUX2_LUT5     O        Out     0.116     2.814 r      -         
g0_7_1                                                                 Net           -        -       0.589     -            10        
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7                    LUT3          I1       In      -         3.402 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.g0_7                    LUT3          F        Out     0.627     4.029 r      -         
N_145                                                                  Net           -        -       0.656     -            13        
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un1_n1q_m_iv_2_0[1]     LUT4          I0       In      -         4.685 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un1_n1q_m_iv_2_0[1]     LUT4          F        Out     0.604     5.289 r      -         
un1_n1q_m_iv_2_0[1]                                                    Net           -        -       0.589     -            2         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_m1_e_0_x           LUT3          I1       In      -         5.877 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_m1_e_0_x           LUT3          F        Out     0.627     6.504 r      -         
un10_m1_e_0_x                                                          Net           -        -       0.441     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_1            LUT4          I0       In      -         6.946 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_1            LUT4          F        Out     0.604     7.550 r      -         
un10_axb_3_1                                                           Net           -        -       0.441     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3              LUT4          I3       In      -         7.991 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3              LUT4          F        Out     0.408     8.399 f      -         
un10_axb_3                                                             Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_lfx          MUX2_LUT5     S0       In      -         8.987 f      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_axb_3_lfx          MUX2_LUT5     O        Out     0.296     9.283 r      -         
un10_axb_3_lfx                                                         Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_cry_3_0            ALU           I0       In      -         9.872 r      -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_cry_3_0            ALU           COUT     Out     0.604     10.476 r     -         
un10_cry_3                                                             Net           -        -       0.000     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_s_4_0              ALU           CIN      In      -         10.476 r     -         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.un10_s_4_0              ALU           SUM      Out     0.517     10.993 f     -         
un10_s_4_0_SUM                                                         Net           -        -       0.589     -            1         
hdmi_out_top.rgb2dvi.encoder\[0\]\.dataencoder.cnt[4]                  DFF           D        In      -         11.581 f     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 11.648 is 5.991(51.4%) logic and 5.658(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 269MB peak: 302MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 269MB peak: 302MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: gw2a_18pbga484-7
Cell usage:
ALU             267 uses
BUFG            3 uses
CLKDIV          2 uses
DFF             275 uses
DFFE            87 uses
DFFR            171 uses
DFFRE           51 uses
DFFS            1 use
DFFSE           10 uses
GSR             1 use
INV             9 uses
MUX2_LUT5       41 uses
MUX2_LUT6       13 uses
OSER10          4 uses
rPLL            2 uses
LUT2            119 uses
LUT3            217 uses
LUT4            562 uses

I/O ports: 70
I/O primitives: 63
IBUF           8 uses
OBUF           42 uses
TBUF           9 uses
TLVDS_OBUF     4 uses

I/O Register bits:                  0
Register bits not including I/Os:   595 of 15552 (3%)
Total load per clock:
   hdmi_out_top|clk_in_inferred_clock: 141
   TMDS_pll|clkout_inferred_clock: 5
   hdmi_out_top|clk_in1_inferred_clock: 136
   top|clk_50: 54

@S |Mapping Summary:
Total  LUTs: 898 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 102MB peak: 302MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Mon Aug 24 14:27:48 2020

###########################################################]
