0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/nibble_stitcher.v,1766514121,verilog,,C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_6/project_6.srcs/sources_1/new/nibble_stitcher_tb.v,,nibble_stitcher,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_6/project_6.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_6/project_6.srcs/sources_1/new/nibble_stitcher_tb.v,1766736224,verilog,,,,nibble_stitcher_tb,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
