#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 27 19:17:52 2020
# Process ID: 1988
# Current directory: D:/FPGA/Hcsr04
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21268 D:\FPGA\Hcsr04\Hcsr04.xpr
# Log file: D:/FPGA/Hcsr04/vivado.log
# Journal file: D:/FPGA/Hcsr04\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only D:/FPGA/Hcsr04/Hcsr04.xpr
INFO: [Project 1-313] Project file moved from 'C:/FPGA/Hcsr04' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for em.avnet.com:minized:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Hcsr04_Sensor_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_processing_system7_0_0
design_1_rst_ps7_0_50M_0
design_1_Hcsr04_Sensor_0_0
design_1_ps7_0_axi_periph_0

WARNING: [Project 1-229] Project 'Hcsr04.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 763.211 ; gain = 154.148
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA/Hcsr04/Hcsr04.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:Hcsr04_Sensor:1.0 - Hcsr04_Sensor_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/FPGA/Hcsr04/Hcsr04.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 860.266 ; gain = 0.000
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 19:58:30 2020...
