{
    "schema": {
        "name": "register-description-format",
        "version": "v1"
    },
    "root": {
        "desc": "MB9AF10xN",
        "version": "1.8",
        "children": [
            "flash_if",
            "crg",
            "crtrim",
            "swwdt",
            "hwwdt",
            "dtim",
            "mft0",
            "mft1",
            "btiosel03",
            "btiosel47",
            "sbssr",
            "bt0",
            "bt1",
            "bt2",
            "bt3",
            "bt4",
            "bt5",
            "bt6",
            "bt7",
            "qprc0",
            "qprc1",
            "wc",
            "mft_ppg",
            "adc0",
            "adc1",
            "adc2",
            "exti",
            "intreq",
            "gpio",
            "lvd",
            "mfs0",
            "mfs1",
            "mfs2",
            "mfs3",
            "mfs4",
            "mfs5",
            "mfs6",
            "mfs7",
            "crc",
            "exbus",
            "dmac"
        ]
    },
    "elements": {
        "flash_if": {
            "type": "blk",
            "children": [
                "flash_if.faszr",
                "flash_if.frwtr",
                "flash_if.fstr",
                "flash_if.fsyndn",
                "flash_if.crtrmm"
            ],
            "id": "flash_if",
            "name": "flash_if",
            "offset": "0x40000000",
            "doc": "Flash Memory"
        },
        "flash_if.faszr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "asz",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "2",
                    "doc": "Flash Access Size "
                }
            ],
            "id": "flash_if.faszr",
            "name": "faszr",
            "offset": "0x0",
            "doc": "Flash Access Size Register"
        },
        "flash_if.frwtr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rwt",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Read Wait Cycle"
                }
            ],
            "id": "flash_if.frwtr",
            "name": "frwtr",
            "offset": "0x4",
            "doc": "Flash Read Wait Register"
        },
        "flash_if.fstr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "err",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flash ECC Error "
                },
                {
                    "name": "hng",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Flash Hang flag"
                },
                {
                    "name": "rdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Flash Rdy"
                }
            ],
            "id": "flash_if.fstr",
            "name": "fstr",
            "offset": "0x8",
            "doc": "Flash Status Register"
        },
        "flash_if.fsyndn": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sd",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flash Sync"
                }
            ],
            "id": "flash_if.fsyndn",
            "name": "fsyndn",
            "offset": "0x10",
            "doc": "Flash Sync Down Register"
        },
        "flash_if.crtrmm": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trmm",
                    "lsb": 0,
                    "nbits": 10,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CR Trimming Data Mirror"
                }
            ],
            "id": "flash_if.crtrmm",
            "name": "crtrmm",
            "offset": "0x100",
            "doc": "CR Trimming Data Mirror Register"
        },
        "crg": {
            "type": "blk",
            "children": [
                "crg.scm_ctl",
                "crg.scm_str",
                "crg.bsc_psr",
                "crg.apbc0_psr",
                "crg.apbc1_psr",
                "crg.apbc2_psr",
                "crg.swc_psr",
                "crg.ttc_psr",
                "crg.csw_tmr",
                "crg.psw_tmr",
                "crg.pll_ctl1",
                "crg.pll_ctl2",
                "crg.dbwdt_ctl",
                "crg.int_enr",
                "crg.int_str",
                "crg.int_clr",
                "crg.rst_str",
                "crg.stb_ctl",
                "crg.csv_ctl",
                "crg.csv_str",
                "crg.fcswh_ctl",
                "crg.fcswl_ctl",
                "crg.fcswd_ctl"
            ],
            "id": "crg",
            "name": "crg",
            "offset": "0x40010000",
            "doc": "Clock Unit Registers"
        },
        "crg.scm_ctl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rcs",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master clock switch control bits "
                },
                {
                    "name": "plle",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLL oscillation enable bit "
                },
                {
                    "name": "sosce",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sub clock oscillation enable bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mosce",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Main clock oscillation enable bit"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "crg.scm_ctl",
            "name": "scm_ctl",
            "offset": "0x0",
            "doc": "System Clock Mode Control Register"
        },
        "crg.scm_str": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rcm",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Master clock selection bits "
                },
                {
                    "name": "plrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PLL oscillation stable bit "
                },
                {
                    "name": "sordy",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Sub clock oscillation stable bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mordy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Main clock oscillation stable bit "
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "crg.scm_str",
            "name": "scm_str",
            "offset": "0x4",
            "doc": "System Clock Mode Status Register"
        },
        "crg.bsc_psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bsr",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Base clock frequency division ratio setting bit "
                }
            ],
            "id": "crg.bsc_psr",
            "name": "bsc_psr",
            "offset": "0x10",
            "doc": "Base Clock Prescaler Register"
        },
        "crg.apbc0_psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "apbc0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "APB0 bus clock frequency division ratio setting bit "
                }
            ],
            "id": "crg.apbc0_psr",
            "name": "apbc0_psr",
            "offset": "0x14",
            "doc": "APB0 Prescaler Register"
        },
        "crg.apbc1_psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "apbc1en",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "APB1 clock enable bit"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "apbc1rst",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "APB1 bus reset control bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "apbc1",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "APB1 bus clock frequency division ratio setting bit "
                }
            ],
            "id": "crg.apbc1_psr",
            "name": "apbc1_psr",
            "offset": "0x18",
            "doc": "APB1 Prescaler Register"
        },
        "crg.apbc2_psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "apbc2en",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "APB2 clock enable bit "
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "apbc2rst",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "APB2 bus reset control bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "apbc2",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "APB2 bus clock frequency division ratio setting bit "
                }
            ],
            "id": "crg.apbc2_psr",
            "name": "apbc2_psr",
            "offset": "0x1c",
            "doc": "APB2 Prescaler Register"
        },
        "crg.swc_psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "testb",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TEST bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swds",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software watchdog clock frequency division ratio setting bit "
                }
            ],
            "id": "crg.swc_psr",
            "name": "swc_psr",
            "offset": "0x20",
            "doc": "Software Watchdog Clock Prescaler Register"
        },
        "crg.ttc_psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ttc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trace clock frequency division ratio setting bit"
                }
            ],
            "id": "crg.ttc_psr",
            "name": "ttc_psr",
            "offset": "0x28",
            "doc": "Trace Clock Prescaler Register"
        },
        "crg.csw_tmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sowt",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sub clock stabilization wait time setup bit "
                },
                {
                    "name": "mowt",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Main clock stabilization wait time setup bit "
                }
            ],
            "id": "crg.csw_tmr",
            "name": "csw_tmr",
            "offset": "0x30",
            "doc": "Clock Stabilization Wait Time Register"
        },
        "crg.psw_tmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pinc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLL input clock select bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "powt",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLL clock stabilization wait time setup bit "
                }
            ],
            "id": "crg.psw_tmr",
            "name": "psw_tmr",
            "offset": "0x34",
            "doc": "PLL Clock Stabilization Wait Time Setup Register"
        },
        "crg.pll_ctl1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pllk",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLL input clock frequency division ratio setting bit "
                },
                {
                    "name": "pllm",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLL VCO clock frequency division ratio setting bit "
                }
            ],
            "id": "crg.pll_ctl1",
            "name": "pll_ctl1",
            "offset": "0x38",
            "doc": "PLL Control Register 1"
        },
        "crg.pll_ctl2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "plln",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLL feedback frequency division ratio setting bit "
                }
            ],
            "id": "crg.pll_ctl2",
            "name": "pll_ctl2",
            "offset": "0x3c",
            "doc": "PLL Control Register 2"
        },
        "crg.dbwdt_ctl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dphwbe",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "HW-WDG debug mode break bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dpswbe",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SW-WDG debug mode break bit "
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "crg.dbwdt_ctl",
            "name": "dbwdt_ctl",
            "offset": "0x54",
            "doc": "Debug Break Watchdog Timer Control Register"
        },
        "crg.int_enr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fcse",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Anomalous frequency detection interrupt enable bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcse",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLL oscillation stabilization completion interrupt enable bit "
                },
                {
                    "name": "scse",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sub oscillation stabilization completion interrupt enable bit "
                },
                {
                    "name": "mcse",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Main oscillation stabilization completion interrupt enable bit"
                }
            ],
            "id": "crg.int_enr",
            "name": "int_enr",
            "offset": "0x60",
            "doc": " Interrupt Enable Register"
        },
        "crg.int_str": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fcsi",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Anomalous frequency detection interrupt status bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcsi",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PLL oscillation stabilization completion interrupt status bit "
                },
                {
                    "name": "scsi",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Sub oscillation stabilization completion interrupt status bit"
                },
                {
                    "name": "mcsi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Main oscillation stabilization completion interrupt status bit "
                }
            ],
            "id": "crg.int_str",
            "name": "int_str",
            "offset": "0x64",
            "doc": "Interrupt Status Register"
        },
        "crg.int_clr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fcsc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Anomalous frequency detection interrupt cause clear bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcsc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PLL oscillation stabilization completion interrupt cause clear bit "
                },
                {
                    "name": "scsc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Sub oscillation stabilization completion interrupt cause clear bit"
                },
                {
                    "name": "mcsc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Main oscillation stabilization completion interrupt cause clear bit  "
                }
            ],
            "id": "crg.int_clr",
            "name": "int_clr",
            "offset": "0x68",
            "doc": "Interrupt Clear Register"
        },
        "crg.rst_str": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Software reset flag"
                },
                {
                    "name": "fcsr",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Flag for anomalous frequency detection reset"
                },
                {
                    "name": "csvr",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock failure detection reset flag"
                },
                {
                    "name": "hwdt",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Hardware watchdog reset flag"
                },
                {
                    "name": "swdt",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Software watchdog reset flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "initx",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "INITX pin input reset flag"
                },
                {
                    "name": "ponr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Power-on reset/low-voltage detection reset flag"
                }
            ],
            "id": "crg.rst_str",
            "name": "rst_str",
            "offset": "0xc",
            "doc": "Reset Cause Register"
        },
        "crg.stb_ctl": {
            "type": "reg",
            "fields": [
                {
                    "name": "key",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Standby mode control write control bit "
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spl",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Standby pin level setting bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "stm",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Standby mode selection bit"
                }
            ],
            "id": "crg.stb_ctl",
            "name": "stb_ctl",
            "offset": "0x8",
            "doc": "Standby Mode Control Register"
        },
        "crg.csv_ctl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fcd",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "FCS count cycle setting bits"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fcsre",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FCS reset output enable bit "
                },
                {
                    "name": "fcsde",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FCS function enable bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scsve",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Sub CSV function enable bit"
                },
                {
                    "name": "mcsve",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Main CSV function enable bit"
                }
            ],
            "id": "crg.csv_ctl",
            "name": "csv_ctl",
            "offset": "0x40",
            "doc": "CSV control register"
        },
        "crg.csv_str": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scmf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Sub clock failure detection flag"
                },
                {
                    "name": "mcmf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Main clock failure detection flag "
                }
            ],
            "id": "crg.csv_str",
            "name": "csv_str",
            "offset": "0x44",
            "doc": "CSV status register"
        },
        "crg.fcswh_ctl": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "crg.fcswh_ctl",
            "name": "fcswh_ctl",
            "offset": "0x48",
            "doc": "Frequency detection window setting register"
        },
        "crg.fcswl_ctl": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "crg.fcswl_ctl",
            "name": "fcswl_ctl",
            "offset": "0x4c",
            "doc": "Frequency detection window setting register"
        },
        "crg.fcswd_ctl": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "crg.fcswd_ctl",
            "name": "fcswd_ctl",
            "offset": "0x50",
            "doc": "Frequency detection counter register"
        },
        "crtrim": {
            "type": "blk",
            "children": [
                "crtrim.mcr_psr",
                "crtrim.mcr_ftrm",
                "crtrim.mcr_rlr"
            ],
            "id": "crtrim",
            "name": "crtrim",
            "offset": "0x4002e000",
            "doc": "CR Trimming Registers"
        },
        "crtrim.mcr_psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "csr",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "High-speed CR oscillation frequency division ratio setting bits"
                }
            ],
            "id": "crtrim.mcr_psr",
            "name": "mcr_psr",
            "offset": "0x0",
            "doc": "High-speed CR oscillation Frequency Division Setup Register"
        },
        "crtrim.mcr_ftrm": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trd",
                    "lsb": 0,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "384",
                    "doc": "Frequency trimming setup bits"
                }
            ],
            "id": "crtrim.mcr_ftrm",
            "name": "mcr_ftrm",
            "offset": "0x4",
            "doc": "High-speed CR oscillation Frequency Trimming Register"
        },
        "crtrim.mcr_rlr": {
            "type": "reg",
            "fields": [
                {
                    "name": "trmlck",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Register write-protect bits"
                }
            ],
            "id": "crtrim.mcr_rlr",
            "name": "mcr_rlr",
            "offset": "0xc",
            "doc": "High-Speed CR Oscillation Register Write-Protect Register "
        },
        "swwdt": {
            "type": "blk",
            "children": [
                "swwdt.wdogload",
                "swwdt.wdogvalue",
                "swwdt.wdogcontrol",
                "swwdt.wdogintclr",
                "swwdt.wdogris",
                "swwdt.wdoglock"
            ],
            "id": "swwdt",
            "name": "swwdt",
            "offset": "0x40012000",
            "doc": "Software Watchdog Timer"
        },
        "swwdt.wdogload": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "swwdt.wdogload",
            "name": "wdogload",
            "offset": "0x0",
            "doc": "Software Watchdog Timer Load Register"
        },
        "swwdt.wdogvalue": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "swwdt.wdogvalue",
            "name": "wdogvalue",
            "offset": "0x4",
            "doc": "Software Watchdog Timer Value Register"
        },
        "swwdt.wdogcontrol": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "resen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reset enable bit of the software watchdog"
                },
                {
                    "name": "inten",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt and counter enable bit of the software watchdog "
                }
            ],
            "id": "swwdt.wdogcontrol",
            "name": "wdogcontrol",
            "offset": "0x8",
            "doc": "Software Watchdog Timer Control Register"
        },
        "swwdt.wdogintclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "swwdt.wdogintclr",
            "name": "wdogintclr",
            "offset": "0xc",
            "doc": "Software Watchdog Timer Clear Register"
        },
        "swwdt.wdogris": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ris",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Software watchdog interrupt status bit"
                }
            ],
            "id": "swwdt.wdogris",
            "name": "wdogris",
            "offset": "0x10",
            "doc": "Software Watchdog Timer Interrupt Status Register"
        },
        "swwdt.wdoglock": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "swwdt.wdoglock",
            "name": "wdoglock",
            "offset": "0xc00",
            "doc": "Software Watchdog Timer Lock Register"
        },
        "hwwdt": {
            "type": "blk",
            "children": [
                "hwwdt.wdg_ldr",
                "hwwdt.wdg_vlr",
                "hwwdt.wdg_ctl",
                "hwwdt.wdg_icl",
                "hwwdt.wdg_ris",
                "hwwdt.wdg_lck"
            ],
            "id": "hwwdt",
            "name": "hwwdt",
            "offset": "0x40011000",
            "doc": "Hardware Watchdog Timer"
        },
        "hwwdt.wdg_ldr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "hwwdt.wdg_ldr",
            "name": "wdg_ldr",
            "offset": "0x0",
            "doc": "Hardware Watchdog Timer Load Register"
        },
        "hwwdt.wdg_vlr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "hwwdt.wdg_vlr",
            "name": "wdg_vlr",
            "offset": "0x4",
            "doc": "Hardware Watchdog Timer Value Register"
        },
        "hwwdt.wdg_ctl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "resen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Hardware watchdog reset enable bit"
                },
                {
                    "name": "inten",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Hardware watchdog interrupt and counter enable bit "
                }
            ],
            "id": "hwwdt.wdg_ctl",
            "name": "wdg_ctl",
            "offset": "0x8",
            "doc": "Hardware Watchdog Timer Control Register"
        },
        "hwwdt.wdg_icl": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "hwwdt.wdg_icl",
            "name": "wdg_icl",
            "offset": "0xc",
            "doc": "Hardware Watchdog Timer Clear Register"
        },
        "hwwdt.wdg_ris": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ris",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Hardware watchdog interrupt status bit"
                }
            ],
            "id": "hwwdt.wdg_ris",
            "name": "wdg_ris",
            "offset": "0x10",
            "doc": "Hardware Watchdog Timer Interrupt Status Register"
        },
        "hwwdt.wdg_lck": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "hwwdt.wdg_lck",
            "name": "wdg_lck",
            "offset": "0xc00",
            "doc": "Hardware Watchdog Timer Lock Register"
        },
        "dtim": {
            "type": "blk",
            "children": [
                "dtim.timer1load",
                "dtim.timer1value",
                "dtim.timer1control",
                "dtim.timer1intclr",
                "dtim.timer1ris",
                "dtim.timer1mis",
                "dtim.timer1bgload",
                "dtim.timer2load",
                "dtim.timer2value",
                "dtim.timer2control",
                "dtim.timer2intclr",
                "dtim.timer2ris",
                "dtim.timer2mis",
                "dtim.timer2bgload"
            ],
            "id": "dtim",
            "name": "dtim",
            "offset": "0x40015000",
            "doc": "Dual Timer"
        },
        "dtim.timer1load": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dtim.timer1load",
            "name": "timer1load",
            "offset": "0x0",
            "doc": "Load Register"
        },
        "dtim.timer1value": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dtim.timer1value",
            "name": "timer1value",
            "offset": "0x4",
            "doc": "Value Register"
        },
        "dtim.timer1control": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timeren",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable bit "
                },
                {
                    "name": "timermode",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Mode bit "
                },
                {
                    "name": "intenable",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Interrupt enable bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timerpre",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescale bits"
                },
                {
                    "name": "timersize",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter size bit "
                },
                {
                    "name": "oneshot",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "One-shot mode bit "
                }
            ],
            "id": "dtim.timer1control",
            "name": "timer1control",
            "offset": "0x8",
            "doc": "Control Register"
        },
        "dtim.timer1intclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dtim.timer1intclr",
            "name": "timer1intclr",
            "offset": "0xc",
            "doc": "Interrupt Clear Register"
        },
        "dtim.timer1ris": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timer1ris",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Status Register bit "
                }
            ],
            "id": "dtim.timer1ris",
            "name": "timer1ris",
            "offset": "0x10",
            "doc": "Interrupt Status Register"
        },
        "dtim.timer1mis": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timer1mis",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Masked Interrupt Status bit "
                }
            ],
            "id": "dtim.timer1mis",
            "name": "timer1mis",
            "offset": "0x14",
            "doc": "Masked Interrupt Status Register"
        },
        "dtim.timer1bgload": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dtim.timer1bgload",
            "name": "timer1bgload",
            "offset": "0x18",
            "doc": "Background Load Register"
        },
        "dtim.timer2load": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dtim.timer2load",
            "name": "timer2load",
            "offset": "0x20",
            "doc": "Load Register"
        },
        "dtim.timer2value": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dtim.timer2value",
            "name": "timer2value",
            "offset": "0x24",
            "doc": "Value Register"
        },
        "dtim.timer2control": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dtim.timer2control",
            "name": "timer2control",
            "offset": "0x28",
            "doc": "Control Register"
        },
        "dtim.timer2intclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dtim.timer2intclr",
            "name": "timer2intclr",
            "offset": "0x2c",
            "doc": "Interrupt Clear Register"
        },
        "dtim.timer2ris": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dtim.timer2ris",
            "name": "timer2ris",
            "offset": "0x30",
            "doc": "Interrupt Status Register"
        },
        "dtim.timer2mis": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dtim.timer2mis",
            "name": "timer2mis",
            "offset": "0x34",
            "doc": "Masked Interrupt Status Register"
        },
        "dtim.timer2bgload": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dtim.timer2bgload",
            "name": "timer2bgload",
            "offset": "0x38",
            "doc": "Background Load Register"
        },
        "mft0": {
            "type": "blk",
            "children": [
                "mft0.frt_tcsa0",
                "mft0.frt_tcsa1",
                "mft0.frt_tcsa2",
                "mft0.frt_tcsb0",
                "mft0.frt_tcsb1",
                "mft0.frt_tcsb2",
                "mft0.frt_tccp0",
                "mft0.frt_tccp1",
                "mft0.frt_tccp2",
                "mft0.frt_tcdt0",
                "mft0.frt_tcdt1",
                "mft0.frt_tcdt2",
                "mft0.ocu_ocfs10",
                "mft0.ocu_ocfs32",
                "mft0.ocu_ocfs54",
                "mft0.ocu_ocsa10",
                "mft0.ocu_ocsa32",
                "mft0.ocu_ocsa54",
                "mft0.ocu_ocsb10",
                "mft0.ocu_ocsb32",
                "mft0.ocu_ocsb54",
                "mft0.ocu_ocsc",
                "mft0.ocu_occp0",
                "mft0.ocu_occp1",
                "mft0.ocu_occp2",
                "mft0.ocu_occp3",
                "mft0.ocu_occp4",
                "mft0.ocu_occp5",
                "mft0.wfg_wfsa10",
                "mft0.wfg_wfsa32",
                "mft0.wfg_wfsa54",
                "mft0.wfg_wftm10",
                "mft0.wfg_wftm32",
                "mft0.wfg_wftm54",
                "mft0.wfg_nzcl",
                "mft0.wfg_wfir",
                "mft0.icu_icfs10",
                "mft0.icu_icfs32",
                "mft0.icu_icsa10",
                "mft0.icu_icsa32",
                "mft0.icu_icsb10",
                "mft0.icu_icsb32",
                "mft0.icu_iccp0",
                "mft0.icu_iccp1",
                "mft0.icu_iccp2",
                "mft0.icu_iccp3",
                "mft0.adcmp_acsa",
                "mft0.adcmp_acsb",
                "mft0.adcmp_accp0",
                "mft0.adcmp_accp1",
                "mft0.adcmp_accp2",
                "mft0.adcmp_accpdn0",
                "mft0.adcmp_accpdn1",
                "mft0.adcmp_accpdn2",
                "mft0.adcmp_atsa"
            ],
            "id": "mft0",
            "name": "mft0",
            "offset": "0x40020000",
            "doc": "Multifunction Timer 0"
        },
        "mft0.frt_tcsa0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ecke",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Uses an external input clock (FRCK) as FRT's count clock"
                },
                {
                    "name": "irqzf",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "zero interrupt flag"
                },
                {
                    "name": "irqze",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "\"Generates interrupt, when \"\"1\"\" is set to TCSA.IRQZF\""
                },
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iclr",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "interrupt flag"
                },
                {
                    "name": "icre",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "\"Generates interrupt when \"\"1\"\" is set to TCSA.ICLR\""
                },
                {
                    "name": "bfe",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enables TCCP's buffer function"
                },
                {
                    "name": "stop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Puts FRT in stopping state"
                },
                {
                    "name": "mode",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FRT's count mode"
                },
                {
                    "name": "sclr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "FRT operation state initialization request"
                },
                {
                    "name": "clk",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FRT clock cycle"
                }
            ],
            "id": "mft0.frt_tcsa0",
            "name": "frt_tcsa0",
            "offset": "0x30",
            "doc": "FRT-ch.0 Control Register A"
        },
        "mft0.frt_tcsa1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.frt_tcsa1",
            "name": "frt_tcsa1",
            "offset": "0x40",
            "doc": "FRT-ch.1 Control Register A"
        },
        "mft0.frt_tcsa2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.frt_tcsa2",
            "name": "frt_tcsa2",
            "offset": "0x50",
            "doc": "FRT-ch.2 Control Register A"
        },
        "mft0.frt_tcsb0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ad2e",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Outputs AD conversion start signal to ADCunit2 upon Zero value detection by FRT"
                },
                {
                    "name": "ad1e",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Outputs AD conversion start signal to ADCunit1 upon Zero value detection by FRT"
                },
                {
                    "name": "ad0e",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Outputs AD conversion start signal to ADCunit0 upon Zero value detection by FRT"
                }
            ],
            "id": "mft0.frt_tcsb0",
            "name": "frt_tcsb0",
            "offset": "0x34",
            "doc": "FRT-ch.0 Control Register B"
        },
        "mft0.frt_tcsb1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.frt_tcsb1",
            "name": "frt_tcsb1",
            "offset": "0x44",
            "doc": "FRT-ch.1 Control Register B"
        },
        "mft0.frt_tcsb2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.frt_tcsb2",
            "name": "frt_tcsb2",
            "offset": "0x54",
            "doc": "FRT-ch.2 Control Register B"
        },
        "mft0.frt_tccp0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.frt_tccp0",
            "name": "frt_tccp0",
            "offset": "0x28",
            "doc": "FRT-ch.0 Cycle Setting Register"
        },
        "mft0.frt_tccp1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.frt_tccp1",
            "name": "frt_tccp1",
            "offset": "0x38",
            "doc": "FRT-ch.1 Cycle Setting Register"
        },
        "mft0.frt_tccp2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.frt_tccp2",
            "name": "frt_tccp2",
            "offset": "0x48",
            "doc": "FRT-ch.2 Cycle Setting Register"
        },
        "mft0.frt_tcdt0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.frt_tcdt0",
            "name": "frt_tcdt0",
            "offset": "0x2c",
            "doc": "FRT-ch.0 Count Value Register"
        },
        "mft0.frt_tcdt1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.frt_tcdt1",
            "name": "frt_tcdt1",
            "offset": "0x3c",
            "doc": "FRT-ch.1 Count Value Register"
        },
        "mft0.frt_tcdt2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.frt_tcdt2",
            "name": "frt_tcdt2",
            "offset": "0x4c",
            "doc": "FRT-ch.2 Count Value Register"
        },
        "mft0.ocu_ocfs10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fso1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Connects FRT ch.x to OCU ch.1"
                },
                {
                    "name": "fso0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Connects FRT ch.x to OCU ch.0"
                }
            ],
            "id": "mft0.ocu_ocfs10",
            "name": "ocu_ocfs10",
            "offset": "0x58",
            "doc": "\"OCU ch.1,0 Connecting FRT Select Register\""
        },
        "mft0.ocu_ocfs32": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_ocfs32",
            "name": "ocu_ocfs32",
            "offset": "0x59",
            "doc": "\"OCU ch.3,2 Connecting FRT Select Register\""
        },
        "mft0.ocu_ocfs54": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_ocfs54",
            "name": "ocu_ocfs54",
            "offset": "0x5c",
            "doc": "\"OCU ch.5,4 Connecting FRT Select Register\""
        },
        "mft0.ocu_ocsa10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iop1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Indicates that a match has already been detected between FRT's count value and OCCP(1) value at OCU ch.(1)."
                },
                {
                    "name": "iop0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Indicates that a match has already been detected between FRT's count value and OCCP(0) value at OCU ch.(0). "
                },
                {
                    "name": "ioe1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "\"Generates interrupt, when \"\"1\"\" is set to OCSA.IOP1\""
                },
                {
                    "name": "ioe0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "\"Generates interrupt, when \"\"1\"\" is set to OCSA.IOP0\""
                },
                {
                    "name": "bdis1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Disables the buffer function of the OCCP(1) register"
                },
                {
                    "name": "bdis0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Disables the buffer function of the OCCP(0) register"
                },
                {
                    "name": "cst1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enables the operation of OCU ch.(1)"
                },
                {
                    "name": "cst0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enables the operation of OCU ch.(0)"
                }
            ],
            "id": "mft0.ocu_ocsa10",
            "name": "ocu_ocsa10",
            "offset": "0x18",
            "doc": "\"OCU ch.1,0 Control Register A\""
        },
        "mft0.ocu_ocsa32": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_ocsa32",
            "name": "ocu_ocsa32",
            "offset": "0x1c",
            "doc": "\"OCU ch.3,2 Control Register A\""
        },
        "mft0.ocu_ocsa54": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_ocsa54",
            "name": "ocu_ocsa54",
            "offset": "0x20",
            "doc": "\"OCU ch.5,4 Control Register A\""
        },
        "mft0.ocu_ocsb10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bts1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Performs buffer transfer of the OCCP(1) register upon Peak value detection by FRT"
                },
                {
                    "name": "bts0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Performs buffer transfer of the OCCP(0) register upon Peak value detection by FRT"
                },
                {
                    "name": "cmod",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "selects OCU's operation mode in combination with OCSC.MOD0 to MOD5"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "otd1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Indicates that the RT(1) output pin is in the High-level output state."
                },
                {
                    "name": "otd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Indicates that the RT(0) output pin is in the High-level output state. "
                }
            ],
            "id": "mft0.ocu_ocsb10",
            "name": "ocu_ocsb10",
            "offset": "0x19",
            "doc": "\"OCU ch.1,0 Control Register B\""
        },
        "mft0.ocu_ocsb32": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_ocsb32",
            "name": "ocu_ocsb32",
            "offset": "0x1d",
            "doc": "\"OCU ch.3,2 Control Register B\""
        },
        "mft0.ocu_ocsb54": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_ocsb54",
            "name": "ocu_ocsb54",
            "offset": "0x21",
            "doc": "\"OCU ch.5,4 Control Register B\""
        },
        "mft0.ocu_ocsc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mod5",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "OCSC.MOD4 and OCSC.MOD5 determine the operation mode of OCU ch.4/ch.5 in combination with OCSB54.CMOD"
                },
                {
                    "name": "mod4",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "OCSC.MOD4 and OCSC.MOD5 determine the operation mode of OCU ch.4/ch.5 in combination with OCSB54.CMOD"
                },
                {
                    "name": "mod3",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "OCSC.MOD2 and OCSC.MOD3 determine the operation mode of OCU ch.2/ch.3 in combination with OCSB32.CMOD"
                },
                {
                    "name": "mod2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "OCSC.MOD2 and OCSC.MOD3 determine the operation mode of OCU ch.2/ch.3 in combination with OCSB32.CMOD"
                },
                {
                    "name": "mod1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "OCSC.MOD0 and OCSC.MOD1 determine the operation mode of OCU ch.0/ch.1 in combination with OCSB10.CMOD"
                },
                {
                    "name": "mod0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "OCSC.MOD0 and OCSC.MOD1 determine the operation mode of OCU ch.0/ch.1 in combination with OCSB10.CMOD"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "mft0.ocu_ocsc",
            "name": "ocu_ocsc",
            "offset": "0x24",
            "doc": "OCU Control Register C"
        },
        "mft0.ocu_occp0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_occp0",
            "name": "ocu_occp0",
            "offset": "0x0",
            "doc": "OCU ch.0 Compare Value Store Register"
        },
        "mft0.ocu_occp1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_occp1",
            "name": "ocu_occp1",
            "offset": "0x4",
            "doc": "OCU ch.1 Compare Value Store Register"
        },
        "mft0.ocu_occp2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_occp2",
            "name": "ocu_occp2",
            "offset": "0x8",
            "doc": "OCU ch.2 Compare Value Store Register"
        },
        "mft0.ocu_occp3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_occp3",
            "name": "ocu_occp3",
            "offset": "0xc",
            "doc": "OCU ch.3 Compare Value Store Register"
        },
        "mft0.ocu_occp4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_occp4",
            "name": "ocu_occp4",
            "offset": "0x10",
            "doc": "OCU ch.4 Compare Value Store Register"
        },
        "mft0.ocu_occp5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.ocu_occp5",
            "name": "ocu_occp5",
            "offset": "0x14",
            "doc": "OCU ch.5 Compare Value Store Register"
        },
        "mft0.wfg_wfsa10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmod",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "specifies which polarity will be used to output the non-overlap signal"
                },
                {
                    "name": "pgen",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "specifies how to reflect the CH_PPG signal that is input to each channel of WFG on WFG output"
                },
                {
                    "name": "psel",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "the PPG timer unit to be used at each channel of WFG"
                },
                {
                    "name": "gten",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "the CH_GATE signal for each channel of WFG"
                },
                {
                    "name": "tmd",
                    "lsb": 3,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "WFG's operation mode"
                },
                {
                    "name": "dck",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "clock cycle of the WFG timer"
                }
            ],
            "id": "mft0.wfg_wfsa10",
            "name": "wfg_wfsa10",
            "offset": "0x8c",
            "doc": "WFG ch.10 Control Register A"
        },
        "mft0.wfg_wfsa32": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.wfg_wfsa32",
            "name": "wfg_wfsa32",
            "offset": "0x90",
            "doc": "WFG ch.32 Control Register A"
        },
        "mft0.wfg_wfsa54": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.wfg_wfsa54",
            "name": "wfg_wfsa54",
            "offset": "0x94",
            "doc": "WFG ch.54 Control Register A"
        },
        "mft0.wfg_wftm10": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.wfg_wftm10",
            "name": "wfg_wftm10",
            "offset": "0x80",
            "doc": "WFG ch.10 Timer Value Register"
        },
        "mft0.wfg_wftm32": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.wfg_wftm32",
            "name": "wfg_wftm32",
            "offset": "0x84",
            "doc": "WFG ch.32 Timer Value Register"
        },
        "mft0.wfg_wftm54": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.wfg_wftm54",
            "name": "wfg_wftm54",
            "offset": "0x88",
            "doc": "WFG ch.54 Timer Value Register"
        },
        "mft0.wfg_nzcl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sdti",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Forcibly generates DTIF interrupt"
                },
                {
                    "name": "nws",
                    "lsb": 1,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "noise-canceling width of the noise-canceller for the DTTIX pin"
                },
                {
                    "name": "dtie",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTIF interrupt enable"
                }
            ],
            "id": "mft0.wfg_nzcl",
            "name": "wfg_nzcl",
            "offset": "0x9c",
            "doc": "NZCL Control Register"
        },
        "mft0.wfg_wfir": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tmis54",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Stops the WFG54 timer"
                },
                {
                    "name": "tmie54",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Starts the WFG54 timer"
                },
                {
                    "name": "tmic54",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clears WFIR.TMIF54 and deasserts the WFG54 timer interrupt signal."
                },
                {
                    "name": "tmif54",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Indicates that WFG54 timer interrupt has been generated."
                },
                {
                    "name": "tmis32",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Stops the WFG32 timer"
                },
                {
                    "name": "tmie32",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Starts the WFG32 timer"
                },
                {
                    "name": "tmic32",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clears WFIR.TMIF32 and deasserts the WFG32 timer interrupt signal."
                },
                {
                    "name": "tmif32",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Indicates that WFG32 timer interrupt has been generated."
                },
                {
                    "name": "tmis10",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Stops the WFG10 timer"
                },
                {
                    "name": "tmie10",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Starts the WFG10 timer"
                },
                {
                    "name": "tmic10",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clears WFIR.TMIF10 and deasserts the WFG10 timer interrupt signal."
                },
                {
                    "name": "tmif10",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Indicates that WFG10 timer interrupt has been generated."
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtic",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clears WFIR.DTIF and deasserts the DTIF interrupt signal."
                },
                {
                    "name": "dtif",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Indicates that DTIF interrupt has been generated."
                }
            ],
            "id": "mft0.wfg_wfir",
            "name": "wfg_wfir",
            "offset": "0x98",
            "doc": "WFG Interrupt Control Register"
        },
        "mft0.icu_icfs10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fsi1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Connects FRT ch.x to ICU ch.(1)"
                },
                {
                    "name": "fsi0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Connects FRT ch.x to ICU ch.(0)"
                }
            ],
            "id": "mft0.icu_icfs10",
            "name": "icu_icfs10",
            "offset": "0x60",
            "doc": "\"ICU ch.1,0 Connecting FRT Select Register\""
        },
        "mft0.icu_icfs32": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.icu_icfs32",
            "name": "icu_icfs32",
            "offset": "0x61",
            "doc": "\"ICU ch.3,2 Connecting FRT Select Register\""
        },
        "mft0.icu_icsa10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icp1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Indicates that a valid edge has been detected at ICU ch.(1) and the capture operation has been performed"
                },
                {
                    "name": "icp0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Indicates that a valid edge has been detected at ICU ch.(0) and the capture operation has been performed"
                },
                {
                    "name": "ice1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "\"Generates interrupt, when \"\"1\"\" is set to ICSA.ICP1.\""
                },
                {
                    "name": "ice0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "\"Generates interrupt, when \"\"1\"\" is set to ICSA.ICP0.\""
                },
                {
                    "name": "eg1",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "enables/disables the operation of ICU-ch.(1) and selects a valid edge(s)"
                },
                {
                    "name": "eg0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "enables/disables the operation of ICU-ch.(0) and selects a valid edge(s)"
                }
            ],
            "id": "mft0.icu_icsa10",
            "name": "icu_icsa10",
            "offset": "0x78",
            "doc": "\"ICU ch.1,0 Control Register A\""
        },
        "mft0.icu_icsa32": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.icu_icsa32",
            "name": "icu_icsa32",
            "offset": "0x7c",
            "doc": "\"ICU ch.3,2 Control Register A\""
        },
        "mft0.icu_icsb10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iei1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "indicates the latest valid edge of ICU-ch.(1)"
                },
                {
                    "name": "iei0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "indicates the latest valid edge of ICU-ch.(0)"
                }
            ],
            "id": "mft0.icu_icsb10",
            "name": "icu_icsb10",
            "offset": "0x79",
            "doc": "\"ICU ch.1,0 Control Register B\""
        },
        "mft0.icu_icsb32": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.icu_icsb32",
            "name": "icu_icsb32",
            "offset": "0x7d",
            "doc": "\"ICU ch.3,2 Control Register B\""
        },
        "mft0.icu_iccp0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.icu_iccp0",
            "name": "icu_iccp0",
            "offset": "0x68",
            "doc": "ICU ch.0 Capture value store register"
        },
        "mft0.icu_iccp1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.icu_iccp1",
            "name": "icu_iccp1",
            "offset": "0x6c",
            "doc": "ICU ch.1 Capture value store register"
        },
        "mft0.icu_iccp2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.icu_iccp2",
            "name": "icu_iccp2",
            "offset": "0x70",
            "doc": "ICU ch.2 Capture value store register"
        },
        "mft0.icu_iccp3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.icu_iccp3",
            "name": "icu_iccp3",
            "offset": "0x74",
            "doc": "ICU ch.3 Capture value store register"
        },
        "mft0.adcmp_acsa": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sel2",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "which count state FRT should be in to instruct AD conversion to be started at ADCMP-ch.2"
                },
                {
                    "name": "sel1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "which count state FRT should be in to instruct AD conversion to be started at ADCMP-ch.1"
                },
                {
                    "name": "sel0",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "which count state FRT should be in to instruct AD conversion to be started at ADCMP-ch.0"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ce2",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "enable or disable the operation of ADCMP-ch.2 and select the FRT to be connected"
                },
                {
                    "name": "ce1",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "enable or disable the operation of ADCMP-ch.1 and select the FRT to be connected"
                },
                {
                    "name": "ce0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "enable or disable the operation of ADCMP-ch.0 and select the FRT to be connected"
                }
            ],
            "id": "mft0.adcmp_acsa",
            "name": "adcmp_acsa",
            "offset": "0xbc",
            "doc": "ADCMP Control Register A"
        },
        "mft0.adcmp_acsb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bts2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Performs buffer transfer of the ACCP2 and ACCPDN2 registers upon Peak value detection by FRT"
                },
                {
                    "name": "bts1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Performs buffer transfer of the ACCP1 and ACCPDN1 registers upon Peak value detection by FRT"
                },
                {
                    "name": "bts0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Performs buffer transfer of the ACCP0 and ACCPDN0 registers upon Peak value detection by FRT"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bdis2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Disables the buffer function of the ACCP2 and ACCPDN2 registers"
                },
                {
                    "name": "bdis1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Disables the buffer function of the ACCP1 and ACCPDN1 registers"
                },
                {
                    "name": "bdis0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Disables the buffer function of the ACCP0 and ACCPDN0 registers"
                }
            ],
            "id": "mft0.adcmp_acsb",
            "name": "adcmp_acsb",
            "offset": "0xb8",
            "doc": "ADCMP Control Register B"
        },
        "mft0.adcmp_accp0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.adcmp_accp0",
            "name": "adcmp_accp0",
            "offset": "0xa0",
            "doc": "ADCMP ch.0 Compare Value Store Register"
        },
        "mft0.adcmp_accp1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.adcmp_accp1",
            "name": "adcmp_accp1",
            "offset": "0xa8",
            "doc": "ADCMP ch.1 Compare Value Store Register"
        },
        "mft0.adcmp_accp2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.adcmp_accp2",
            "name": "adcmp_accp2",
            "offset": "0xb0",
            "doc": "ADCMP ch.2 Compare Value Store Register"
        },
        "mft0.adcmp_accpdn0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.adcmp_accpdn0",
            "name": "adcmp_accpdn0",
            "offset": "0xa4",
            "doc": "ADCMP ch.0 Compare Value Store Register"
        },
        "mft0.adcmp_accpdn1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.adcmp_accpdn1",
            "name": "adcmp_accpdn1",
            "offset": "0xac",
            "doc": "ADCMP ch.1 Compare Value Store Register"
        },
        "mft0.adcmp_accpdn2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft0.adcmp_accpdn2",
            "name": "adcmp_accpdn2",
            "offset": "0xb4",
            "doc": "ADCMP ch.2 Compare Value Store Register"
        },
        "mft0.adcmp_atsa": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ad2p",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "selects the start signal to be used to start priority conversion of ADC unit2"
                },
                {
                    "name": "ad1p",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "selects the start signal to be used to start priority conversion of ADC unit1"
                },
                {
                    "name": "ad0p",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "selects the start signal to be used to start priority conversion of ADC unit0"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ad2s",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "selects the start signal to be used to start the scan conversion of ADC unit2"
                },
                {
                    "name": "ad1s",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "selects the start signal to be used to start the scan conversion of ADC unit1"
                },
                {
                    "name": "ad0s",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "selects the start signal to be used to start the scan conversion of ADC unit0"
                }
            ],
            "id": "mft0.adcmp_atsa",
            "name": "adcmp_atsa",
            "offset": "0xc0",
            "doc": "ADC Start Trigger Select Register"
        },
        "mft1": {
            "type": "blk",
            "children": [],
            "id": "mft1",
            "name": "mft1",
            "offset": "0x40021000",
            "doc": ""
        },
        "btiosel03": {
            "type": "blk",
            "children": [
                "btiosel03.btsel0123"
            ],
            "id": "btiosel03",
            "name": "btiosel03",
            "offset": "0x40025100",
            "doc": " Base Timer I/O Select"
        },
        "btiosel03.btsel0123": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sel23_",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O select bits for Ch.2/Ch.3 "
                },
                {
                    "name": "sel01_",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O select bits for Ch.0/Ch.1 "
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "btiosel03.btsel0123",
            "name": "btsel0123",
            "offset": "0x0",
            "doc": "I/O Select Register"
        },
        "btiosel47": {
            "type": "blk",
            "children": [
                "btiosel47.btsel4567"
            ],
            "id": "btiosel47",
            "name": "btiosel47",
            "offset": "0x40025300",
            "doc": " Base Timer I/O Select"
        },
        "btiosel47.btsel4567": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sel67_",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O select bits for Ch.6/Ch.7 "
                },
                {
                    "name": "sel45_",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O select bits for Ch.4/Ch.5"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "btiosel47.btsel4567",
            "name": "btsel4567",
            "offset": "0x0",
            "doc": "I/O Select Register"
        },
        "sbssr": {
            "type": "blk",
            "children": [
                "sbssr.btsssr"
            ],
            "id": "sbssr",
            "name": "sbssr",
            "offset": "0x40025f00",
            "doc": "Software-based Simultaneous Startup Register"
        },
        "sbssr.btsssr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sssr15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit15 of BTSSSR"
                },
                {
                    "name": "sssr14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit14 of BTSSSR"
                },
                {
                    "name": "sssr13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit13 of BTSSSR"
                },
                {
                    "name": "sssr12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit12 of BTSSSR"
                },
                {
                    "name": "sssr11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit11 of BTSSSR"
                },
                {
                    "name": "sssr10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit10 of BTSSSR"
                },
                {
                    "name": "sssr9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit9 of BTSSSR"
                },
                {
                    "name": "sssr8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit8 of BTSSSR"
                },
                {
                    "name": "sssr7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit7 of BTSSSR"
                },
                {
                    "name": "sssr6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit6 of BTSSSR"
                },
                {
                    "name": "sssr5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit5 of BTSSSR"
                },
                {
                    "name": "sssr4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit4 of BTSSSR"
                },
                {
                    "name": "sssr3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit3 of BTSSSR"
                },
                {
                    "name": "sssr2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit2 of BTSSSR"
                },
                {
                    "name": "sssr1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit1 of BTSSSR"
                },
                {
                    "name": "sssr0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Bit0 of BTSSSR"
                }
            ],
            "id": "sbssr.btsssr",
            "name": "btsssr",
            "offset": "0xfc",
            "doc": "Software-based Simultaneous Startup Register"
        },
        "bt0": {
            "type": "blk",
            "children": [
                "bt0.pwm_tmcr",
                "bt0.pwm_tmcr2",
                "bt0.pwm_stc",
                "bt0.pwm_pcsr",
                "bt0.pwm_pdut",
                "bt0.pwm_tmr",
                "bt0.ppg_tmcr",
                "bt0.ppg_tmcr2",
                "bt0.ppg_stc",
                "bt0.ppg_prll",
                "bt0.ppg_prlh",
                "bt0.ppg_tmr",
                "bt0.rt_tmcr",
                "bt0.rt_tmcr2",
                "bt0.rt_stc",
                "bt0.rt_pcsr",
                "bt0.rt_tmr",
                "bt0.pwc_tmcr",
                "bt0.pwc_tmcr2",
                "bt0.pwc_stc",
                "bt0.pwc_dtbf"
            ],
            "id": "bt0",
            "name": "bt0",
            "offset": "0x40025000",
            "doc": "Base Timer 0"
        },
        "bt0.pwm_tmcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cks2_0",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count clock selection bit"
                },
                {
                    "name": "rtgen",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Restart enable bit "
                },
                {
                    "name": "pmsk",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pulse output mask bit"
                },
                {
                    "name": "egs",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger input edge selection bits "
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fmd",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer function selection bits "
                },
                {
                    "name": "osel",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output polarity specification bit "
                },
                {
                    "name": "mdse",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Mode selection bit "
                },
                {
                    "name": "cten",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count operation enable bit "
                },
                {
                    "name": "strg",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software trigger bit "
                }
            ],
            "id": "bt0.pwm_tmcr",
            "name": "pwm_tmcr",
            "offset": "0xc",
            "doc": "Timer Control Register"
        },
        "bt0.pwm_tmcr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cks3",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count clock selection bit"
                }
            ],
            "id": "bt0.pwm_tmcr2",
            "name": "pwm_tmcr2",
            "offset": "0x11",
            "doc": "Timer Control Register 2"
        },
        "bt0.pwm_stc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tgie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger interrupt request enable bit"
                },
                {
                    "name": "dtie",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Duty match interrupt request enable bit "
                },
                {
                    "name": "udie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow interrupt request enable bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tgir",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger interrupt request bit "
                },
                {
                    "name": "dtir",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Duty match interrupt request bit "
                },
                {
                    "name": "udir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow interrupt request bit "
                }
            ],
            "id": "bt0.pwm_stc",
            "name": "pwm_stc",
            "offset": "0x10",
            "doc": " Status Control Register"
        },
        "bt0.pwm_pcsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "bt0.pwm_pcsr",
            "name": "pwm_pcsr",
            "offset": "0x0",
            "doc": "PWM Cycle Set Register"
        },
        "bt0.pwm_pdut": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "bt0.pwm_pdut",
            "name": "pwm_pdut",
            "offset": "0x4",
            "doc": "PWM Duty Set Register"
        },
        "bt0.pwm_tmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "bt0.pwm_tmr",
            "name": "pwm_tmr",
            "offset": "0x8",
            "doc": "Timer Register"
        },
        "bt0.ppg_tmcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cks2_0",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count clock selection bit "
                },
                {
                    "name": "rtgen",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Restart enable bit"
                },
                {
                    "name": "pmsk",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": " Pulse output mask bit "
                },
                {
                    "name": "egs",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger input edge selection bits"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fmd",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer function selection bits"
                },
                {
                    "name": "osel",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output polarity specification bit"
                },
                {
                    "name": "mdse",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Mode selection bit "
                },
                {
                    "name": "cten",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count operation enable bit "
                },
                {
                    "name": "strg",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software trigger bit "
                }
            ],
            "id": "bt0.ppg_tmcr",
            "name": "ppg_tmcr",
            "offset": "0xc",
            "doc": "Timer Control Register"
        },
        "bt0.ppg_tmcr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cks3",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count clock selection bit"
                }
            ],
            "id": "bt0.ppg_tmcr2",
            "name": "ppg_tmcr2",
            "offset": "0x11",
            "doc": "Timer Control Register 2"
        },
        "bt0.ppg_stc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tgie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger interrupt request enable bit "
                },
                {
                    "name": "rsvd2",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "udie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow interrupt request enable bit"
                },
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tgir",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger interrupt request bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "udir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow interrupt request bit "
                }
            ],
            "id": "bt0.ppg_stc",
            "name": "ppg_stc",
            "offset": "0x10",
            "doc": "Status Control Register"
        },
        "bt0.ppg_prll": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "bt0.ppg_prll",
            "name": "ppg_prll",
            "offset": "0x0",
            "doc": "LOW Width Reload Register"
        },
        "bt0.ppg_prlh": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "bt0.ppg_prlh",
            "name": "ppg_prlh",
            "offset": "0x4",
            "doc": "HIGH Width Reload Register"
        },
        "bt0.ppg_tmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "bt0.ppg_tmr",
            "name": "ppg_tmr",
            "offset": "0x8",
            "doc": "Timer Register"
        },
        "bt0.rt_tmcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cks2_0",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count clock selection bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "egs",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger input edge selection bits"
                },
                {
                    "name": "t32",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "32-bit timer selection bit "
                },
                {
                    "name": "fmd",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer function selection bits "
                },
                {
                    "name": "osel",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output polarity specification bit "
                },
                {
                    "name": "mdse",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Mode selection bit"
                },
                {
                    "name": "cten",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer enable bit "
                },
                {
                    "name": "strg",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software trigger bit "
                }
            ],
            "id": "bt0.rt_tmcr",
            "name": "rt_tmcr",
            "offset": "0xc",
            "doc": "Timer Control Register"
        },
        "bt0.rt_tmcr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cks3",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count clock selection bit"
                }
            ],
            "id": "bt0.rt_tmcr2",
            "name": "rt_tmcr2",
            "offset": "0x11",
            "doc": "Timer Control Register 2"
        },
        "bt0.rt_stc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tgie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger interrupt request enable bit"
                },
                {
                    "name": "rsvd2",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "udie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow interrupt request enable bit "
                },
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tgir",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger interrupt request bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "udir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow interrupt request bit "
                }
            ],
            "id": "bt0.rt_stc",
            "name": "rt_stc",
            "offset": "0x10",
            "doc": "Status Control Register"
        },
        "bt0.rt_pcsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "bt0.rt_pcsr",
            "name": "rt_pcsr",
            "offset": "0x0",
            "doc": "PWM Cycle Set Register"
        },
        "bt0.rt_tmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "bt0.rt_tmr",
            "name": "rt_tmr",
            "offset": "0x8",
            "doc": "Timer Register"
        },
        "bt0.pwc_tmcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cks2_0",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count clock selection bit "
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "egs",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Measurement edge selection bits "
                },
                {
                    "name": "t32",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "32-bit timer selection bit "
                },
                {
                    "name": "fmd",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer function selection bits "
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mdse",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Mode selection bit "
                },
                {
                    "name": "cten",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer enable bit "
                },
                {
                    "name": "rsvd2",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "bt0.pwc_tmcr",
            "name": "pwc_tmcr",
            "offset": "0xc",
            "doc": "Timer Control Register"
        },
        "bt0.pwc_tmcr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cks3",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count clock selection bit"
                }
            ],
            "id": "bt0.pwc_tmcr2",
            "name": "pwc_tmcr2",
            "offset": "0x11",
            "doc": "Timer Control Register 2"
        },
        "bt0.pwc_stc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "err",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error flag bit"
                },
                {
                    "name": "edie",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Measurement completion interrupt request enable bit "
                },
                {
                    "name": "rsvd2",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Overflow interrupt request enable bit "
                },
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "edir",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Measurement completion interrupt request bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Overflow interrupt request bit "
                }
            ],
            "id": "bt0.pwc_stc",
            "name": "pwc_stc",
            "offset": "0x10",
            "doc": "Status Control Register"
        },
        "bt0.pwc_dtbf": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "bt0.pwc_dtbf",
            "name": "pwc_dtbf",
            "offset": "0x4",
            "doc": "Data Buffer Register"
        },
        "bt1": {
            "type": "blk",
            "children": [],
            "id": "bt1",
            "name": "bt1",
            "offset": "0x40025040",
            "doc": ""
        },
        "bt2": {
            "type": "blk",
            "children": [],
            "id": "bt2",
            "name": "bt2",
            "offset": "0x40025080",
            "doc": ""
        },
        "bt3": {
            "type": "blk",
            "children": [],
            "id": "bt3",
            "name": "bt3",
            "offset": "0x400250c0",
            "doc": ""
        },
        "bt4": {
            "type": "blk",
            "children": [],
            "id": "bt4",
            "name": "bt4",
            "offset": "0x40025200",
            "doc": ""
        },
        "bt5": {
            "type": "blk",
            "children": [],
            "id": "bt5",
            "name": "bt5",
            "offset": "0x40025240",
            "doc": ""
        },
        "bt6": {
            "type": "blk",
            "children": [],
            "id": "bt6",
            "name": "bt6",
            "offset": "0x40025280",
            "doc": ""
        },
        "bt7": {
            "type": "blk",
            "children": [],
            "id": "bt7",
            "name": "bt7",
            "offset": "0x400252c0",
            "doc": ""
        },
        "qprc0": {
            "type": "blk",
            "children": [
                "qprc0.qpcr",
                "qprc0.qrcr",
                "qprc0.qpccr",
                "qprc0.qprcr",
                "qprc0.qcr",
                "qprc0.qecr",
                "qprc0.qicrl",
                "qprc0.qicrh",
                "qprc0.qmpr"
            ],
            "id": "qprc0",
            "name": "qprc0",
            "offset": "0x40026000",
            "doc": "Quadrature Position/Revolution Counter 0"
        },
        "qprc0.qpcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qprc0.qpcr",
            "name": "qpcr",
            "offset": "0x0",
            "doc": "QPRC Position Count Register"
        },
        "qprc0.qrcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qprc0.qrcr",
            "name": "qrcr",
            "offset": "0x4",
            "doc": "QPRC Revolution Count Register"
        },
        "qprc0.qpccr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qprc0.qpccr",
            "name": "qpccr",
            "offset": "0x8",
            "doc": "QPRC Position Counter Compare Register"
        },
        "qprc0.qprcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qprc0.qprcr",
            "name": "qprcr",
            "offset": "0xc",
            "doc": "QPRC Position and Revolution Counter Compare Register"
        },
        "qprc0.qcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cge",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Detection edge selection bits"
                },
                {
                    "name": "bes",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "BIN detection edge selection bits"
                },
                {
                    "name": "aes",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "AIN detection edge selection bits"
                },
                {
                    "name": "pcrm",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Position counter reset mask bits"
                },
                {
                    "name": "swap",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Swap bit"
                },
                {
                    "name": "rsel",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register function selection bit"
                },
                {
                    "name": "cgsc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count clear or gate selection bit "
                },
                {
                    "name": "pstp",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Position counter stop bit"
                },
                {
                    "name": "rcm",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Revolution counter mode bits"
                },
                {
                    "name": "pcm",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Position counter mode bits"
                }
            ],
            "id": "qprc0.qcr",
            "name": "qcr",
            "offset": "0x18",
            "doc": "QPRC Control Register"
        },
        "qprc0.qecr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "orngie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Outrange interrupt enable bit "
                },
                {
                    "name": "orngf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Outrange interrupt request flag bit"
                },
                {
                    "name": "orngmd",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Outrange mode selection bit "
                }
            ],
            "id": "qprc0.qecr",
            "name": "qecr",
            "offset": "0x1c",
            "doc": "QPRC Extension Control Register"
        },
        "qprc0.qicrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ziif",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Zero index interrupt request flag bit"
                },
                {
                    "name": "ofdf",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Overflow interrupt request flag bit "
                },
                {
                    "name": "ufdf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow interrupt request flag bit"
                },
                {
                    "name": "ouzie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "\"Overflow, underflow, or zero index interrupt enable bit\""
                },
                {
                    "name": "qprcmf",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC and RC match interrupt request flag bit "
                },
                {
                    "name": "qprcmie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC and RC match interrupt enable bit "
                },
                {
                    "name": "qpcmf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC match interrupt request flag bit"
                },
                {
                    "name": "qpcmie",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC match interrupt enable bit "
                }
            ],
            "id": "qprc0.qicrl",
            "name": "qicrl",
            "offset": "0x14",
            "doc": "Low-Order Bytes of QPRC Interrupt Control Register"
        },
        "qprc0.qicrh": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "qpcnrcmf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC match and RC match interrupt request flag bit"
                },
                {
                    "name": "qpcnrcmie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC match and RC match interrupt enable bit"
                },
                {
                    "name": "dirou",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Last position counter flow direction bit"
                },
                {
                    "name": "dirpc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Last position counter direction bit "
                },
                {
                    "name": "cdcf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count inversion interrupt request flag bit"
                },
                {
                    "name": "cdcie",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count inversion interrupt enable bit"
                }
            ],
            "id": "qprc0.qicrh",
            "name": "qicrh",
            "offset": "0x15",
            "doc": "High-Order Bytes of QPRC Interrupt Control Register"
        },
        "qprc0.qmpr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "qprc0.qmpr",
            "name": "qmpr",
            "offset": "0x10",
            "doc": "QPRC Maximum Position Register"
        },
        "qprc1": {
            "type": "blk",
            "children": [],
            "id": "qprc1",
            "name": "qprc1",
            "offset": "0x40026040",
            "doc": ""
        },
        "wc": {
            "type": "blk",
            "children": [
                "wc.wcrd",
                "wc.wcrl",
                "wc.wccr",
                "wc.clk_sel",
                "wc.clk_en"
            ],
            "id": "wc",
            "name": "wc",
            "offset": "0x4003a000",
            "doc": "Watch Counter"
        },
        "wc.wcrd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctr",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "counter value"
                }
            ],
            "id": "wc.wcrd",
            "name": "wcrd",
            "offset": "0x0",
            "doc": "Watch Counter Read Register"
        },
        "wc.wcrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rlc",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "reload value"
                }
            ],
            "id": "wc.wcrl",
            "name": "wcrl",
            "offset": "0x1",
            "doc": "Watch Counter Reload Register"
        },
        "wc.wccr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wcen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Watch counter operation enable bit"
                },
                {
                    "name": "wcop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Watch counter operating state flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cs",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Count clock select bits"
                },
                {
                    "name": "wcie",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request enable bit "
                },
                {
                    "name": "wcif",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request flag bit "
                }
            ],
            "id": "wc.wccr",
            "name": "wccr",
            "offset": "0x2",
            "doc": "Watch Counter Control Register"
        },
        "wc.clk_sel": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sel_out",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output clock selection bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sel_in",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input clock selection bit "
                }
            ],
            "id": "wc.clk_sel",
            "name": "clk_sel",
            "offset": "0x10",
            "doc": "Clock Selection Register"
        },
        "wc.clk_en": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clk_en_r",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Division clock enable read bit "
                },
                {
                    "name": "clk_en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Division clock enable bit"
                }
            ],
            "id": "wc.clk_en",
            "name": "clk_en",
            "offset": "0x14",
            "doc": "Division Clock Enable Register"
        },
        "mft_ppg": {
            "type": "blk",
            "children": [
                "mft_ppg.ttcr0",
                "mft_ppg.ttcr1",
                "mft_ppg.comp0",
                "mft_ppg.comp2",
                "mft_ppg.comp4",
                "mft_ppg.comp6",
                "mft_ppg.comp1",
                "mft_ppg.comp3",
                "mft_ppg.comp5",
                "mft_ppg.comp7",
                "mft_ppg.trg",
                "mft_ppg.revc",
                "mft_ppg.ppgc0",
                "mft_ppg.ppgc1",
                "mft_ppg.ppgc2",
                "mft_ppg.ppgc3",
                "mft_ppg.ppgc4",
                "mft_ppg.ppgc5",
                "mft_ppg.ppgc6",
                "mft_ppg.ppgc7",
                "mft_ppg.ppgc8",
                "mft_ppg.ppgc9",
                "mft_ppg.ppgc10",
                "mft_ppg.ppgc11",
                "mft_ppg.ppgc12",
                "mft_ppg.ppgc13",
                "mft_ppg.ppgc14",
                "mft_ppg.ppgc15",
                "mft_ppg.prlh0",
                "mft_ppg.prll0",
                "mft_ppg.prlh1",
                "mft_ppg.prll1",
                "mft_ppg.prlh2",
                "mft_ppg.prll2",
                "mft_ppg.prlh3",
                "mft_ppg.prll3",
                "mft_ppg.prlh4",
                "mft_ppg.prll4",
                "mft_ppg.prlh5",
                "mft_ppg.prll5",
                "mft_ppg.prlh6",
                "mft_ppg.prll6",
                "mft_ppg.prlh7",
                "mft_ppg.prll7",
                "mft_ppg.prlh8",
                "mft_ppg.prll8",
                "mft_ppg.prlh9",
                "mft_ppg.prll9",
                "mft_ppg.prlh10",
                "mft_ppg.prll10",
                "mft_ppg.prlh11",
                "mft_ppg.prll11",
                "mft_ppg.prlh12",
                "mft_ppg.prll12",
                "mft_ppg.prlh13",
                "mft_ppg.prll13",
                "mft_ppg.prlh14",
                "mft_ppg.prll14",
                "mft_ppg.prlh15",
                "mft_ppg.prll15",
                "mft_ppg.gatec0",
                "mft_ppg.gatec4",
                "mft_ppg.gatec8",
                "mft_ppg.gatec12"
            ],
            "id": "mft_ppg",
            "name": "mft_ppg",
            "offset": "0x40024000",
            "doc": "PPG Configuration"
        },
        "mft_ppg.ttcr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trg6o",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "PPG6 trigger stop bit"
                },
                {
                    "name": "trg4o",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "PPG4 trigger stop bit"
                },
                {
                    "name": "trg2o",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "PPG2 trigger stop bit"
                },
                {
                    "name": "trg0o",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "PPG0 trigger stop bit"
                },
                {
                    "name": "cs0",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "8-bit UP counter clock select bits for comparison"
                },
                {
                    "name": "moni0",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "8-bit UP counter operation state monitor bit for comparison"
                },
                {
                    "name": "str0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "8-bit UP counter operation enable bit for comparison"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "mft_ppg.ttcr0",
            "name": "ttcr0",
            "offset": "0x0",
            "doc": "PPG Start Trigger Control Register 0"
        },
        "mft_ppg.ttcr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trg7o",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "PPG7 trigger stop bit"
                },
                {
                    "name": "trg5o",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "PPG5 trigger stop bit"
                },
                {
                    "name": "trg3o",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "PPG3 trigger stop bit"
                },
                {
                    "name": "trg1o",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "PPG1 trigger stop bit"
                },
                {
                    "name": "cs1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "8-bit UP counter clock select bits for comparison"
                },
                {
                    "name": "moni1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "8-bit UP counter operation state monitor bit for comparison"
                },
                {
                    "name": "str1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "8-bit UP counter operation enable bit for comparison"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "mft_ppg.ttcr1",
            "name": "ttcr1",
            "offset": "0x20",
            "doc": "PPG Start Trigger Control Register 1"
        },
        "mft_ppg.comp0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.comp0",
            "name": "comp0",
            "offset": "0x8",
            "doc": "PPG Compare Register 0"
        },
        "mft_ppg.comp2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.comp2",
            "name": "comp2",
            "offset": "0xc",
            "doc": "PPG Compare Register 2"
        },
        "mft_ppg.comp4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.comp4",
            "name": "comp4",
            "offset": "0x10",
            "doc": "PPG Compare Register 4"
        },
        "mft_ppg.comp6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.comp6",
            "name": "comp6",
            "offset": "0x14",
            "doc": "PPG Compare Register 6"
        },
        "mft_ppg.comp1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.comp1",
            "name": "comp1",
            "offset": "0x28",
            "doc": "PPG Compare Register 1"
        },
        "mft_ppg.comp3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.comp3",
            "name": "comp3",
            "offset": "0x2c",
            "doc": "PPG Compare Register 3"
        },
        "mft_ppg.comp5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.comp5",
            "name": "comp5",
            "offset": "0x30",
            "doc": "PPG Compare Register 5"
        },
        "mft_ppg.comp7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.comp7",
            "name": "comp7",
            "offset": "0x34",
            "doc": "PPG Compare Register 7"
        },
        "mft_ppg.trg": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pen15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG15 Start Trigger bit"
                },
                {
                    "name": "pen14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG14 Start Trigger bit"
                },
                {
                    "name": "pen13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG13 Start Trigger bit"
                },
                {
                    "name": "pen12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG12 Start Trigger bit"
                },
                {
                    "name": "pen11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG11 Start Trigger bit"
                },
                {
                    "name": "pen10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG10 Start Trigger bit"
                },
                {
                    "name": "pen09",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG9 Start Trigger bit"
                },
                {
                    "name": "pen08",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG8 Start Trigger bit"
                },
                {
                    "name": "pen07",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG7 Start Trigger bit"
                },
                {
                    "name": "pen06",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG6 Start Trigger bit"
                },
                {
                    "name": "pen05",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG5 Start Trigger bit"
                },
                {
                    "name": "pen04",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG4 Start Trigger bit"
                },
                {
                    "name": "pen03",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG3 Start Trigger bit"
                },
                {
                    "name": "pen02",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG2 Start Trigger bit"
                },
                {
                    "name": "pen01",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG1 Start Trigger bit"
                },
                {
                    "name": "pen00",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG0 Start Trigger bit"
                }
            ],
            "id": "mft_ppg.trg",
            "name": "trg",
            "offset": "0x100",
            "doc": "PPG Start Register 0"
        },
        "mft_ppg.revc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rev15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG15 Output Reverse Enable bit"
                },
                {
                    "name": "rev14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG14 Output Reverse Enable bit"
                },
                {
                    "name": "rev13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG13 Output Reverse Enable bit"
                },
                {
                    "name": "rev12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG12 Output Reverse Enable bit"
                },
                {
                    "name": "rev11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG11 Output Reverse Enable bit"
                },
                {
                    "name": "rev10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG10 Output Reverse Enable bit"
                },
                {
                    "name": "rev09",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG9 Output Reverse Enable bit"
                },
                {
                    "name": "rev08",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG8 Output Reverse Enable bit"
                },
                {
                    "name": "rev07",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG7 Output Reverse Enable bit"
                },
                {
                    "name": "rev06",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG6 Output Reverse Enable bit"
                },
                {
                    "name": "rev05",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG5 Output Reverse Enable bit"
                },
                {
                    "name": "rev04",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG4 Output Reverse Enable bit"
                },
                {
                    "name": "rev03",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG3 Output Reverse Enable bit"
                },
                {
                    "name": "rev02",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG2 Output Reverse Enable bit"
                },
                {
                    "name": "rev01",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG1 Output Reverse Enable bit"
                },
                {
                    "name": "rev00",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG0 Output Reverse Enable bit"
                }
            ],
            "id": "mft_ppg.revc",
            "name": "revc",
            "offset": "0x104",
            "doc": "Output Reverse Register 0"
        },
        "mft_ppg.ppgc0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pie",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG Interrupt Enable bit"
                },
                {
                    "name": "puf",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG Counter Underflow bit"
                },
                {
                    "name": "intm",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Mode Select bit "
                },
                {
                    "name": "pcs",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG DOWN Counter Operation Clock Select bits"
                },
                {
                    "name": "md",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG Operation Mode Set bits"
                },
                {
                    "name": "ttrg",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PPG start trigger select bit"
                }
            ],
            "id": "mft_ppg.ppgc0",
            "name": "ppgc0",
            "offset": "0x201",
            "doc": "PPG Operation Mode Control Register 0"
        },
        "mft_ppg.ppgc1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc1",
            "name": "ppgc1",
            "offset": "0x200",
            "doc": "PPG Operation Mode Control Register 1"
        },
        "mft_ppg.ppgc2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc2",
            "name": "ppgc2",
            "offset": "0x205",
            "doc": "PPG Operation Mode Control Register 2"
        },
        "mft_ppg.ppgc3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc3",
            "name": "ppgc3",
            "offset": "0x204",
            "doc": "PPG Operation Mode Control Register 3"
        },
        "mft_ppg.ppgc4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc4",
            "name": "ppgc4",
            "offset": "0x241",
            "doc": "PPG Operation Mode Control Register 4"
        },
        "mft_ppg.ppgc5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc5",
            "name": "ppgc5",
            "offset": "0x240",
            "doc": "PPG Operation Mode Control Register 5"
        },
        "mft_ppg.ppgc6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc6",
            "name": "ppgc6",
            "offset": "0x245",
            "doc": "PPG Operation Mode Control Register 6"
        },
        "mft_ppg.ppgc7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc7",
            "name": "ppgc7",
            "offset": "0x244",
            "doc": "PPG Operation Mode Control Register 7"
        },
        "mft_ppg.ppgc8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc8",
            "name": "ppgc8",
            "offset": "0x281",
            "doc": "PPG Operation Mode Control Register 8"
        },
        "mft_ppg.ppgc9": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc9",
            "name": "ppgc9",
            "offset": "0x280",
            "doc": "PPG Operation Mode Control Register 9"
        },
        "mft_ppg.ppgc10": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc10",
            "name": "ppgc10",
            "offset": "0x285",
            "doc": "PPG Operation Mode Control Register 10"
        },
        "mft_ppg.ppgc11": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc11",
            "name": "ppgc11",
            "offset": "0x284",
            "doc": "PPG Operation Mode Control Register 11"
        },
        "mft_ppg.ppgc12": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc12",
            "name": "ppgc12",
            "offset": "0x2c1",
            "doc": "PPG Operation Mode Control Register 12"
        },
        "mft_ppg.ppgc13": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc13",
            "name": "ppgc13",
            "offset": "0x2c0",
            "doc": "PPG Operation Mode Control Register 13"
        },
        "mft_ppg.ppgc14": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc14",
            "name": "ppgc14",
            "offset": "0x2c5",
            "doc": "PPG Operation Mode Control Register 14"
        },
        "mft_ppg.ppgc15": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.ppgc15",
            "name": "ppgc15",
            "offset": "0x2c4",
            "doc": "PPG Operation Mode Control Register 15"
        },
        "mft_ppg.prlh0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prlh",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reload Registers High"
                }
            ],
            "id": "mft_ppg.prlh0",
            "name": "prlh0",
            "offset": "0x209",
            "doc": "PPG0 Reload Registers High"
        },
        "mft_ppg.prll0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prll",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reload Registers Low"
                }
            ],
            "id": "mft_ppg.prll0",
            "name": "prll0",
            "offset": "0x208",
            "doc": "PPG0 Reload Registers Low"
        },
        "mft_ppg.prlh1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh1",
            "name": "prlh1",
            "offset": "0x20d",
            "doc": "PPG1 Reload Registers High"
        },
        "mft_ppg.prll1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll1",
            "name": "prll1",
            "offset": "0x20c",
            "doc": "PPG1 Reload Registers Low"
        },
        "mft_ppg.prlh2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh2",
            "name": "prlh2",
            "offset": "0x211",
            "doc": "PPG2 Reload Registers High"
        },
        "mft_ppg.prll2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll2",
            "name": "prll2",
            "offset": "0x210",
            "doc": "PPG2 Reload Registers Low"
        },
        "mft_ppg.prlh3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh3",
            "name": "prlh3",
            "offset": "0x215",
            "doc": "PPG3 Reload Registers High"
        },
        "mft_ppg.prll3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll3",
            "name": "prll3",
            "offset": "0x214",
            "doc": "PPG3 Reload Registers Low"
        },
        "mft_ppg.prlh4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh4",
            "name": "prlh4",
            "offset": "0x249",
            "doc": "PPG4 Reload Registers High"
        },
        "mft_ppg.prll4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll4",
            "name": "prll4",
            "offset": "0x248",
            "doc": "PPG4 Reload Registers Low"
        },
        "mft_ppg.prlh5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh5",
            "name": "prlh5",
            "offset": "0x24d",
            "doc": "PPG5 Reload Registers High"
        },
        "mft_ppg.prll5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll5",
            "name": "prll5",
            "offset": "0x24c",
            "doc": "PPG5 Reload Registers Low"
        },
        "mft_ppg.prlh6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh6",
            "name": "prlh6",
            "offset": "0x251",
            "doc": "PPG6 Reload Registers High"
        },
        "mft_ppg.prll6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll6",
            "name": "prll6",
            "offset": "0x250",
            "doc": "PPG6 Reload Registers Low"
        },
        "mft_ppg.prlh7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh7",
            "name": "prlh7",
            "offset": "0x255",
            "doc": "PPG7 Reload Registers High"
        },
        "mft_ppg.prll7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll7",
            "name": "prll7",
            "offset": "0x254",
            "doc": "PPG7 Reload Registers Low"
        },
        "mft_ppg.prlh8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh8",
            "name": "prlh8",
            "offset": "0x289",
            "doc": "PPG8 Reload Registers High"
        },
        "mft_ppg.prll8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll8",
            "name": "prll8",
            "offset": "0x288",
            "doc": "PPG8 Reload Registers Low"
        },
        "mft_ppg.prlh9": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh9",
            "name": "prlh9",
            "offset": "0x28d",
            "doc": "PPG9 Reload Registers High"
        },
        "mft_ppg.prll9": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll9",
            "name": "prll9",
            "offset": "0x28c",
            "doc": "PPG9 Reload Registers Low"
        },
        "mft_ppg.prlh10": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh10",
            "name": "prlh10",
            "offset": "0x291",
            "doc": "PPG10 Reload Registers High"
        },
        "mft_ppg.prll10": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll10",
            "name": "prll10",
            "offset": "0x290",
            "doc": "PPG10 Reload Registers Low"
        },
        "mft_ppg.prlh11": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh11",
            "name": "prlh11",
            "offset": "0x295",
            "doc": "PPG11 Reload Registers High"
        },
        "mft_ppg.prll11": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll11",
            "name": "prll11",
            "offset": "0x294",
            "doc": "PPG11 Reload Registers Low"
        },
        "mft_ppg.prlh12": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh12",
            "name": "prlh12",
            "offset": "0x2c9",
            "doc": "PPG12 Reload Registers High"
        },
        "mft_ppg.prll12": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll12",
            "name": "prll12",
            "offset": "0x2c8",
            "doc": "PPG12 Reload Registers Low"
        },
        "mft_ppg.prlh13": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh13",
            "name": "prlh13",
            "offset": "0x2cd",
            "doc": "PPG13 Reload Registers High"
        },
        "mft_ppg.prll13": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll13",
            "name": "prll13",
            "offset": "0x2cc",
            "doc": "PPG13 Reload Registers Low"
        },
        "mft_ppg.prlh14": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh14",
            "name": "prlh14",
            "offset": "0x2d1",
            "doc": "PPG14 Reload Registers High"
        },
        "mft_ppg.prll14": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll14",
            "name": "prll14",
            "offset": "0x2d0",
            "doc": "PPG14 Reload Registers Low"
        },
        "mft_ppg.prlh15": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prlh15",
            "name": "prlh15",
            "offset": "0x2d5",
            "doc": "PPG15 Reload Registers High"
        },
        "mft_ppg.prll15": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mft_ppg.prll15",
            "name": "prll15",
            "offset": "0x2d4",
            "doc": "PPG15 Reload Registers Low"
        },
        "mft_ppg.gatec0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "strg2",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select a trigger for PPG2"
                },
                {
                    "name": "edge2",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select Start Effective Level for PPG2"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "strg0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select a trigger for PPG0"
                },
                {
                    "name": "edge0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select Start Effective Level for PPG0"
                }
            ],
            "id": "mft_ppg.gatec0",
            "name": "gatec0",
            "offset": "0x218",
            "doc": "PPG Gate Function Control Registers 0"
        },
        "mft_ppg.gatec4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "strg6",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select a trigger for PPG6"
                },
                {
                    "name": "edge6",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select Start Effective Level for PPG6"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "strg4",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select a trigger for PPG4"
                },
                {
                    "name": "edge4",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select Start Effective Level for PPG4"
                }
            ],
            "id": "mft_ppg.gatec4",
            "name": "gatec4",
            "offset": "0x258",
            "doc": "PPG Gate Function Control Registers 4"
        },
        "mft_ppg.gatec8": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "strg10",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select a trigger for PPG10"
                },
                {
                    "name": "edge10",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select Start Effective Level for PPG10"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "strg8",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select a trigger for PPG8"
                },
                {
                    "name": "edge8",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select Start Effective Level for PPG8"
                }
            ],
            "id": "mft_ppg.gatec8",
            "name": "gatec8",
            "offset": "0x298",
            "doc": "PPG Gate Function Control Registers 8"
        },
        "mft_ppg.gatec12": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "strg14",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select a trigger for PPG14"
                },
                {
                    "name": "edge14",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select Start Effective Level for PPG14"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "strg12",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select a trigger for PPG12"
                },
                {
                    "name": "edge12",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Select Start Effective Level for PPG12"
                }
            ],
            "id": "mft_ppg.gatec12",
            "name": "gatec12",
            "offset": "0x2d8",
            "doc": "PPG Gate Function Control Registers 12"
        },
        "adc0": {
            "type": "blk",
            "children": [
                "adc0.adcr",
                "adc0.adsr",
                "adc0.sccr",
                "adc0.sfns",
                "adc0.scfd",
                "adc0.scis3",
                "adc0.scis2",
                "adc0.scis1",
                "adc0.scis0",
                "adc0.pfns",
                "adc0.pccr",
                "adc0.pcfd",
                "adc0.pcis",
                "adc0.cmpcr",
                "adc0.cmpd",
                "adc0.adss3",
                "adc0.adss2",
                "adc0.adss1",
                "adc0.adss0",
                "adc0.adst1",
                "adc0.adst0",
                "adc0.adct",
                "adc0.prtsl",
                "adc0.sctsl",
                "adc0.adcen"
            ],
            "id": "adc0",
            "name": "adc0",
            "offset": "0x40027000",
            "doc": "ADC0 Registers"
        },
        "adc0.adcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scif",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion interrupt request bit"
                },
                {
                    "name": "pcif",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion interrupt request bit"
                },
                {
                    "name": "cmpif",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Conversion result comparison interrupt request bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion interrupt enable bit"
                },
                {
                    "name": "pcie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion interrupt enable bit "
                },
                {
                    "name": "cmpie",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Conversion result comparison interrupt enable bit"
                },
                {
                    "name": "ovrie",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO overrun interrupt enable bit "
                }
            ],
            "id": "adc0.adcr",
            "name": "adcr",
            "offset": "0x1",
            "doc": "A/D Control Register"
        },
        "adc0.adsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adstp",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "A/D conversion forced stop bit "
                },
                {
                    "name": "fdas",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO data placement selection bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcns",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion pending flag "
                },
                {
                    "name": "pcs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion status flag "
                },
                {
                    "name": "scs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion status flag "
                }
            ],
            "id": "adc0.adsr",
            "name": "adsr",
            "offset": "0x0",
            "doc": "A/D Status Register"
        },
        "adc0.sccr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "semp",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Scan conversion FIFO empty bit "
                },
                {
                    "name": "sful",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan conversion FIFO full bit"
                },
                {
                    "name": "sovr",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion overrun flag "
                },
                {
                    "name": "sfclr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion FIFO clear bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rpt",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion repeat bit "
                },
                {
                    "name": "shen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion timer start enable bit"
                },
                {
                    "name": "sstr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion start bit"
                }
            ],
            "id": "adc0.sccr",
            "name": "sccr",
            "offset": "0x9",
            "doc": "Scan Conversion Control Register"
        },
        "adc0.sfns": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sfs",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion FIFO stage count setting bit "
                }
            ],
            "id": "adc0.sfns",
            "name": "sfns",
            "offset": "0x8",
            "doc": "Scan Conversion FIFO Stage Count Setup Register"
        },
        "adc0.scfd": {
            "type": "reg",
            "fields": [
                {
                    "name": "sd",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan conversion result "
                },
                {
                    "name": "rsvd2",
                    "lsb": 13,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "invl",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "A/D conversion result disable bit "
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rs",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan conversion start factor"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sc",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Conversion input channel bits"
                }
            ],
            "id": "adc0.scfd",
            "name": "scfd",
            "offset": "0xc",
            "doc": "Scan Conversion FIFO Data Register"
        },
        "adc0.scis3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "an31",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of SCIS3"
                },
                {
                    "name": "an30",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of SCIS3"
                },
                {
                    "name": "an29",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of SCIS3"
                },
                {
                    "name": "an28",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of SCIS3"
                },
                {
                    "name": "an27",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of SCIS3"
                },
                {
                    "name": "an26",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of SCIS3"
                },
                {
                    "name": "an25",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of SCIS3"
                },
                {
                    "name": "an24",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of SCIS3"
                }
            ],
            "id": "adc0.scis3",
            "name": "scis3",
            "offset": "0x11",
            "doc": "Scan Conversion Input Selection Register 3"
        },
        "adc0.scis2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "an23",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of SCIS2"
                },
                {
                    "name": "an22",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of SCIS2"
                },
                {
                    "name": "an21",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of SCIS2"
                },
                {
                    "name": "an20",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of SCIS2"
                },
                {
                    "name": "an19",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of SCIS2"
                },
                {
                    "name": "an18",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of SCIS2"
                },
                {
                    "name": "an17",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of SCIS2"
                },
                {
                    "name": "an16",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of SCIS2"
                }
            ],
            "id": "adc0.scis2",
            "name": "scis2",
            "offset": "0x10",
            "doc": "Scan Conversion Input Selection Register 2"
        },
        "adc0.scis1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "an15",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of SCIS1"
                },
                {
                    "name": "an14",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of SCIS1"
                },
                {
                    "name": "an13",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of SCIS1"
                },
                {
                    "name": "an12",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of SCIS1"
                },
                {
                    "name": "an11",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of SCIS1"
                },
                {
                    "name": "an10",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of SCIS1"
                },
                {
                    "name": "an9",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of SCIS1"
                },
                {
                    "name": "an8",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of SCIS1"
                }
            ],
            "id": "adc0.scis1",
            "name": "scis1",
            "offset": "0x15",
            "doc": "Scan Conversion Input Selection Register 1"
        },
        "adc0.scis0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "an7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of SCIS0"
                },
                {
                    "name": "an6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of SCIS0"
                },
                {
                    "name": "an5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of SCIS0"
                },
                {
                    "name": "an4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of SCIS0"
                },
                {
                    "name": "an3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of SCIS0"
                },
                {
                    "name": "an2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of SCIS0"
                },
                {
                    "name": "an1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of SCIS0"
                },
                {
                    "name": "an0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of SCIS0"
                }
            ],
            "id": "adc0.scis0",
            "name": "scis0",
            "offset": "0x14",
            "doc": "Scan Conversion Input Selection Register 0"
        },
        "adc0.pfns": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "test",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Test bits"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pfs",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion FIFO stage count setting bits "
                }
            ],
            "id": "adc0.pfns",
            "name": "pfns",
            "offset": "0x18",
            "doc": "Priority Conversion FIFO Stage Count Setup Register"
        },
        "adc0.pccr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pemp",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Priority conversion FIFO empty bit"
                },
                {
                    "name": "pful",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Priority conversion FIFO full bit "
                },
                {
                    "name": "povr",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion overrun flag"
                },
                {
                    "name": "pfclr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion FIFO clear bit "
                },
                {
                    "name": "esce",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External trigger analog input selection bit "
                },
                {
                    "name": "peen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion external start enable bit "
                },
                {
                    "name": "phen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion timer start enable bit "
                },
                {
                    "name": "pstr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion start bit "
                }
            ],
            "id": "adc0.pccr",
            "name": "pccr",
            "offset": "0x19",
            "doc": "Priority Conversion Control Register"
        },
        "adc0.pcfd": {
            "type": "reg",
            "fields": [
                {
                    "name": "pd",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Priority conversion result "
                },
                {
                    "name": "rsvd2",
                    "lsb": 13,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "invl",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "A/D conversion result disable bit "
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rs",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan conversion start factor"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pc",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Conversion input channel bits "
                }
            ],
            "id": "adc0.pcfd",
            "name": "pcfd",
            "offset": "0x1c",
            "doc": "Priority Conversion FIFO Data Register"
        },
        "adc0.pcis": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "p2a",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority level 2 analog input selection "
                },
                {
                    "name": "p1a",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority level 1 analog input selection "
                }
            ],
            "id": "adc0.pcis",
            "name": "pcis",
            "offset": "0x20",
            "doc": "Priority Conversion Input Selection Register"
        },
        "adc0.cmpcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cmpen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Conversion result comparison function operation enable bit "
                },
                {
                    "name": "cmd1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparison mode 1"
                },
                {
                    "name": "cmd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparison mode 0"
                },
                {
                    "name": "cch",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparison target analog input channel"
                }
            ],
            "id": "adc0.cmpcr",
            "name": "cmpcr",
            "offset": "0x24",
            "doc": "A/D Comparison Control Register"
        },
        "adc0.cmpd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cmad",
                    "lsb": 6,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "A/D conversion result value setting bits "
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "adc0.cmpd",
            "name": "cmpd",
            "offset": "0x26",
            "doc": "A/D Comparison Value Setup Register"
        },
        "adc0.adss3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ts31",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of ADSS3"
                },
                {
                    "name": "ts30",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of ADSS3"
                },
                {
                    "name": "ts29",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of ADSS3"
                },
                {
                    "name": "ts28",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of ADSS3"
                },
                {
                    "name": "ts27",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of ADSS3"
                },
                {
                    "name": "ts26",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of ADSS3"
                },
                {
                    "name": "ts25",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of ADSS3"
                },
                {
                    "name": "ts24",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of ADSS3"
                }
            ],
            "id": "adc0.adss3",
            "name": "adss3",
            "offset": "0x29",
            "doc": "Sampling Time Selection Register 3"
        },
        "adc0.adss2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ts23",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of ADSS2"
                },
                {
                    "name": "ts22",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of ADSS2"
                },
                {
                    "name": "ts21",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of ADSS2"
                },
                {
                    "name": "ts20",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of ADSS2"
                },
                {
                    "name": "ts19",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of ADSS2"
                },
                {
                    "name": "ts18",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of ADSS2"
                },
                {
                    "name": "ts17",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of ADSS2"
                },
                {
                    "name": "ts16",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of ADSS2"
                }
            ],
            "id": "adc0.adss2",
            "name": "adss2",
            "offset": "0x28",
            "doc": "Sampling Time Selection Register 2"
        },
        "adc0.adss1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ts15",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of ADSS1"
                },
                {
                    "name": "ts14",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of ADSS1"
                },
                {
                    "name": "ts13",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of ADSS1"
                },
                {
                    "name": "ts12",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of ADSS1"
                },
                {
                    "name": "ts11",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of ADSS1"
                },
                {
                    "name": "ts10",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of ADSS1"
                },
                {
                    "name": "ts9",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of ADSS1"
                },
                {
                    "name": "ts8",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of ADSS1"
                }
            ],
            "id": "adc0.adss1",
            "name": "adss1",
            "offset": "0x2d",
            "doc": "Sampling Time Selection Register 1"
        },
        "adc0.adss0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ts7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of ADSS0"
                },
                {
                    "name": "ts6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of ADSS0"
                },
                {
                    "name": "ts5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of ADSS0"
                },
                {
                    "name": "ts4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of ADSS0"
                },
                {
                    "name": "ts3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of ADSS0"
                },
                {
                    "name": "ts2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of ADSS0"
                },
                {
                    "name": "ts1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of ADSS0"
                },
                {
                    "name": "ts0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of ADSS0"
                }
            ],
            "id": "adc0.adss0",
            "name": "adss0",
            "offset": "0x2c",
            "doc": "Sampling Time Selection Register 0"
        },
        "adc0.adst1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "stx1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sampling time N times setting bits"
                },
                {
                    "name": "st1",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "16",
                    "doc": "Sampling time setting bits"
                }
            ],
            "id": "adc0.adst1",
            "name": "adst1",
            "offset": "0x30",
            "doc": "Sampling Time Setup Register 1"
        },
        "adc0.adst0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "stx0",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sampling time N times setting bits "
                },
                {
                    "name": "st0",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "16",
                    "doc": "Sampling time setting bits"
                }
            ],
            "id": "adc0.adst0",
            "name": "adst0",
            "offset": "0x31",
            "doc": "Sampling Time Setup Register 0"
        },
        "adc0.adct": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ct",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "Compare clock frequency division ratio setting bits"
                }
            ],
            "id": "adc0.adct",
            "name": "adct",
            "offset": "0x34",
            "doc": "Comparison Time Setup Register"
        },
        "adc0.prtsl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prtsl",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion timer trigger selection bit "
                }
            ],
            "id": "adc0.prtsl",
            "name": "prtsl",
            "offset": "0x38",
            "doc": "Priority Conversion Timer Trigger Selection Register"
        },
        "adc0.sctsl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sctsl",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion timer trigger selection bit "
                }
            ],
            "id": "adc0.sctsl",
            "name": "sctsl",
            "offset": "0x39",
            "doc": "Scan Conversion Timer Trigger Selection Register"
        },
        "adc0.adcen": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ready",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "A/D operation enable state bit "
                },
                {
                    "name": "enbl",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "A/D operation enable bit "
                }
            ],
            "id": "adc0.adcen",
            "name": "adcen",
            "offset": "0x3c",
            "doc": "A/D Operation Enable Setup Register"
        },
        "adc1": {
            "type": "blk",
            "children": [],
            "id": "adc1",
            "name": "adc1",
            "offset": "0x40027100",
            "doc": ""
        },
        "adc2": {
            "type": "blk",
            "children": [],
            "id": "adc2",
            "name": "adc2",
            "offset": "0x40027200",
            "doc": ""
        },
        "exti": {
            "type": "blk",
            "children": [
                "exti.enir",
                "exti.eirr",
                "exti.eicl",
                "exti.elvr",
                "exti.nmirr",
                "exti.nmicl"
            ],
            "id": "exti",
            "name": "exti",
            "offset": "0x40030000",
            "doc": "External Interrupt and NMI Control"
        },
        "exti.enir": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "en15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit15 of ENIR"
                },
                {
                    "name": "en14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit14 of ENIR"
                },
                {
                    "name": "en13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit13 of ENIR"
                },
                {
                    "name": "en12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit12 of ENIR"
                },
                {
                    "name": "en11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit11 of ENIR"
                },
                {
                    "name": "en10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit10 of ENIR"
                },
                {
                    "name": "en9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit9 of ENIR"
                },
                {
                    "name": "en8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit8 of ENIR"
                },
                {
                    "name": "en7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of ENIR"
                },
                {
                    "name": "en6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of ENIR"
                },
                {
                    "name": "en5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of ENIR"
                },
                {
                    "name": "en4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of ENIR"
                },
                {
                    "name": "en3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of ENIR"
                },
                {
                    "name": "en2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of ENIR"
                },
                {
                    "name": "en1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of ENIR"
                },
                {
                    "name": "en0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of ENIR"
                }
            ],
            "id": "exti.enir",
            "name": "enir",
            "offset": "0x0",
            "doc": "Enable Interrupt Request Register"
        },
        "exti.eirr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "er15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit15 of EIRR"
                },
                {
                    "name": "er14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit14 of EIRR"
                },
                {
                    "name": "er13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit13 of EIRR"
                },
                {
                    "name": "er12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit12 of EIRR"
                },
                {
                    "name": "er11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit11 of EIRR"
                },
                {
                    "name": "er10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit10 of EIRR"
                },
                {
                    "name": "er9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit9 of EIRR"
                },
                {
                    "name": "er8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit8 of EIRR"
                },
                {
                    "name": "er7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit7 of EIRR"
                },
                {
                    "name": "er6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit6 of EIRR"
                },
                {
                    "name": "er5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit5 of EIRR"
                },
                {
                    "name": "er4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit4 of EIRR"
                },
                {
                    "name": "er3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit3 of EIRR"
                },
                {
                    "name": "er2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit2 of EIRR"
                },
                {
                    "name": "er1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit1 of EIRR"
                },
                {
                    "name": "er0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bit0 of EIRR"
                }
            ],
            "id": "exti.eirr",
            "name": "eirr",
            "offset": "0x4",
            "doc": "External Interrupt Request Register"
        },
        "exti.eicl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ecl15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit15 of EICL"
                },
                {
                    "name": "ecl14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit14 of EICL"
                },
                {
                    "name": "ecl13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit13 of EICL"
                },
                {
                    "name": "ecl12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit12 of EICL"
                },
                {
                    "name": "ecl11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit11 of EICL"
                },
                {
                    "name": "ecl10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit10 of EICL"
                },
                {
                    "name": "ecl9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit9 of EICL"
                },
                {
                    "name": "ecl8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit8 of EICL"
                },
                {
                    "name": "ecl7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit7 of EICL"
                },
                {
                    "name": "ecl6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit6 of EICL"
                },
                {
                    "name": "ecl5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit5 of EICL"
                },
                {
                    "name": "ecl4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit4 of EICL"
                },
                {
                    "name": "ecl3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit3 of EICL"
                },
                {
                    "name": "ecl2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit2 of EICL"
                },
                {
                    "name": "ecl1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit1 of EICL"
                },
                {
                    "name": "ecl0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit0 of EICL"
                }
            ],
            "id": "exti.eicl",
            "name": "eicl",
            "offset": "0x8",
            "doc": "External Interrupt Clear Register"
        },
        "exti.elvr": {
            "type": "reg",
            "fields": [
                {
                    "name": "lb15",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit31 of ELVR"
                },
                {
                    "name": "la15",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit30 of ELVR"
                },
                {
                    "name": "lb14",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit29 of ELVR"
                },
                {
                    "name": "la14",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit28 of ELVR"
                },
                {
                    "name": "lb13",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit27 of ELVR"
                },
                {
                    "name": "la13",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit26 of ELVR"
                },
                {
                    "name": "lb12",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit25 of ELVR"
                },
                {
                    "name": "la12",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit24 of ELVR"
                },
                {
                    "name": "lb11",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit23 of ELVR"
                },
                {
                    "name": "la11",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit22 of ELVR"
                },
                {
                    "name": "lb10",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit21 of ELVR"
                },
                {
                    "name": "la10",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit20 of ELVR"
                },
                {
                    "name": "lb9",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit19 of ELVR"
                },
                {
                    "name": "la9",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit18 of ELVR"
                },
                {
                    "name": "lb8",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit17 of ELVR"
                },
                {
                    "name": "la8",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit16 of ELVR"
                },
                {
                    "name": "lb7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit15 of ELVR"
                },
                {
                    "name": "la7",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit14 of ELVR"
                },
                {
                    "name": "lb6",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit13 of ELVR"
                },
                {
                    "name": "la6",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit12 of ELVR"
                },
                {
                    "name": "lb5",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit11 of ELVR"
                },
                {
                    "name": "la5",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit10 of ELVR"
                },
                {
                    "name": "lb4",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit9 of ELVR"
                },
                {
                    "name": "la4",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit8 of ELVR"
                },
                {
                    "name": "lb3",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of ELVR"
                },
                {
                    "name": "la3",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of ELVR"
                },
                {
                    "name": "lb2",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of ELVR"
                },
                {
                    "name": "la2",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of ELVR"
                },
                {
                    "name": "lb1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of ELVR"
                },
                {
                    "name": "la1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of ELVR"
                },
                {
                    "name": "lb0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of ELVR"
                },
                {
                    "name": "la0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of ELVR"
                }
            ],
            "id": "exti.elvr",
            "name": "elvr",
            "offset": "0xc",
            "doc": "External Interrupt Level Register"
        },
        "exti.nmirr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "NMI interrupt request detection bit "
                }
            ],
            "id": "exti.nmirr",
            "name": "nmirr",
            "offset": "0x14",
            "doc": "Non Maskable Interrupt Request Register"
        },
        "exti.nmicl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncl",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NMI interrupt cause clear bit"
                }
            ],
            "id": "exti.nmicl",
            "name": "nmicl",
            "offset": "0x18",
            "doc": "Non Maskable Interrupt Clear Register"
        },
        "intreq": {
            "type": "blk",
            "children": [
                "intreq.drqsel",
                "intreq.exc02mon",
                "intreq.irq00mon",
                "intreq.irq01mon",
                "intreq.irq02mon",
                "intreq.irq03mon",
                "intreq.irq04mon",
                "intreq.irq05mon",
                "intreq.irq06mon",
                "intreq.irq07mon",
                "intreq.irq08mon",
                "intreq.irq09mon",
                "intreq.irq10mon",
                "intreq.irq11mon",
                "intreq.irq12mon",
                "intreq.irq13mon",
                "intreq.irq14mon",
                "intreq.irq15mon",
                "intreq.irq16mon",
                "intreq.irq17mon",
                "intreq.irq18mon",
                "intreq.irq19mon",
                "intreq.irq20mon",
                "intreq.irq21mon",
                "intreq.irq22mon",
                "intreq.irq23mon",
                "intreq.irq24mon",
                "intreq.irq25mon",
                "intreq.irq26mon",
                "intreq.irq27mon",
                "intreq.irq28mon",
                "intreq.irq29mon",
                "intreq.irq30mon",
                "intreq.irq31mon",
                "intreq.irq38mon",
                "intreq.irq39mon",
                "intreq.irq40mon",
                "intreq.irq41mon",
                "intreq.irq42mon",
                "intreq.irq43mon",
                "intreq.irq44mon",
                "intreq.irq45mon"
            ],
            "id": "intreq",
            "name": "intreq",
            "offset": "0x40031000",
            "doc": "Interrupts"
        },
        "intreq.drqsel": {
            "type": "reg",
            "fields": [
                {
                    "name": "exint3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The interrupt signal of the external interrupt ch.3 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "exint2",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The interrupt signal of the external interrupt ch.2 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "exint1",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The interrupt signal of the external interrupt ch.1 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "exint0",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The interrupt signal of the external interrupt ch.0 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs7tx",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The transmission interrupt signal of the MFS ch.7 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs7rx",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The reception interrupt signal of the MFS ch.7 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs6tx",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The transmission interrupt signal of the MFS ch.6 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs6rx",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The reception interrupt signal of the MFS ch.6 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs5tx",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The transmission interrupt signal of the MFS ch.5 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs5rx",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The reception interrupt signal of the MFS ch.5 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs4tx",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The transmission interrupt signal of the MFS ch.4 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs4rx",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The reception interrupt signal of the MFS ch.4 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs3tx",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The transmission interrupt signal of the MFS ch.3 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs3rx",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The reception interrupt signal of the MFS ch.3 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs2tx",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The transmission interrupt signal of the MFS ch.2 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs2rx",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The reception interrupt signal of the MFS ch.2 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs1tx",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The transmission interrupt signal of the MFS ch.1 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs1rx",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The reception interrupt signal of the MFS ch.1 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs0tx",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The transmission interrupt signal of the MFS ch.0 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "mfs0rx",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The reception interrupt signal of the MFS ch.0 is output as a transfer request to the DMAC (including extension)."
                },
                {
                    "name": "irq0bt6",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The IRQ0 interrupt signal of the base timer ch.6 is output as a transfer request to the DMAC."
                },
                {
                    "name": "irq0bt4",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The IRQ0 interrupt signal of the base timer ch.4 is output as a transfer request to the DMAC."
                },
                {
                    "name": "irq0bt2",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The IRQ0 interrupt signal of the base timer ch.3 is output as a transfer request to the DMAC."
                },
                {
                    "name": "irq0bt0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The IRQ0 interrupt signal of the base timer ch.0 is output as a transfer request to the DMAC."
                },
                {
                    "name": "adcscan2",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The scan conversion interrupt signal of the A/D converter unit 2 is output as a transfer request to the DMAC."
                },
                {
                    "name": "adcscan1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The scan conversion interrupt signal of the A/D converter unit 1 is output as a transfer request to the DMAC."
                },
                {
                    "name": "adcscan0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "The scan conversion interrupt signal of the A/D converter unit 0 is output as a transfer request to the DMAC."
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "intreq.drqsel",
            "name": "drqsel",
            "offset": "0x0",
            "doc": "DMA Request Selection Register"
        },
        "intreq.exc02mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hwint",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hardware watchdog timer interrupt request"
                },
                {
                    "name": "nmi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External NMIX pin interrupt request "
                }
            ],
            "id": "intreq.exc02mon",
            "name": "exc02mon",
            "offset": "0x10",
            "doc": "EXC02 batch read register"
        },
        "intreq.irq00mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fcsint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Anomalous frequency detection by CSV interrupt request "
                }
            ],
            "id": "intreq.irq00mon",
            "name": "irq00mon",
            "offset": "0x14",
            "doc": "IRQ00 Batch Read Register"
        },
        "intreq.irq01mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swwdtint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software watchdog timer interrupt request "
                }
            ],
            "id": "intreq.irq01mon",
            "name": "irq01mon",
            "offset": "0x18",
            "doc": "IRQ01 Batch Read Register"
        },
        "intreq.irq02mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lvdint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low voltage detection (LVD) interrupt request "
                }
            ],
            "id": "intreq.irq02mon",
            "name": "irq02mon",
            "offset": "0x1c",
            "doc": "IRQ02 Batch Read Register"
        },
        "intreq.irq03mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wave1int3",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "WFG timer 54 interrupt request in MFT unit 1 "
                },
                {
                    "name": "wave1int2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "WFG timer 32 interrupt request in MFT unit 1 "
                },
                {
                    "name": "wave1int1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "WFG timer 10 interrupt request in MFT unit 1 "
                },
                {
                    "name": "wave1int0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTIF (motor emergency stop) interrupt request in MFT unit 1 "
                },
                {
                    "name": "wave0int3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "WFG timer 54 interrupt request in MFT unit 0 "
                },
                {
                    "name": "wave0int2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "WFG timer 32 interrupt request in MFT unit 0 "
                },
                {
                    "name": "wave0int1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "WFG timer 10 interrupt request in MFT unit 0 "
                },
                {
                    "name": "wave0int0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTIF (motor emergency stop) interrupt request in MFT unit 0 "
                }
            ],
            "id": "intreq.irq03mon",
            "name": "irq03mon",
            "offset": "0x20",
            "doc": "IRQ03 Batch Read Register"
        },
        "intreq.irq04mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extint7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.7"
                },
                {
                    "name": "extint6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.6"
                },
                {
                    "name": "extint5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.5"
                },
                {
                    "name": "extint4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.4"
                },
                {
                    "name": "extint3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.3"
                },
                {
                    "name": "extint2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.2"
                },
                {
                    "name": "extint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.1"
                },
                {
                    "name": "extint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.0"
                }
            ],
            "id": "intreq.irq04mon",
            "name": "irq04mon",
            "offset": "0x24",
            "doc": "IRQ04 Batch Read Register"
        },
        "intreq.irq05mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extint7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.15"
                },
                {
                    "name": "extint6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.14"
                },
                {
                    "name": "extint5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.13"
                },
                {
                    "name": "extint4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.12"
                },
                {
                    "name": "extint3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.11"
                },
                {
                    "name": "extint2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.10"
                },
                {
                    "name": "extint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.9"
                },
                {
                    "name": "extint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on external interrupt ch.8"
                }
            ],
            "id": "intreq.irq05mon",
            "name": "irq05mon",
            "offset": "0x28",
            "doc": "IRQ05 Batch Read Register"
        },
        "intreq.irq06mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "qud1int5",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC match and RC match interrupt request on QPRC ch.1 "
                },
                {
                    "name": "qud1int4",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request detected RC out of range on QPRC ch.1 "
                },
                {
                    "name": "qud1int3",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC count invert interrupt request on QPRC ch.1 "
                },
                {
                    "name": "qud1int2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Overflow/underflow/zero index interrupt request on QPRC ch.1 "
                },
                {
                    "name": "qud1int1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC and RC match interrupt request on QPRC ch.1 "
                },
                {
                    "name": "qud1int0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC match interrupt request on QPRC ch.1 "
                },
                {
                    "name": "qud0int5",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC match and RC match interrupt request on QPRC ch.0"
                },
                {
                    "name": "qud0int4",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request detected RC out of range on QPRC ch.0"
                },
                {
                    "name": "qud0int3",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC count invert interrupt request on QPRC ch.0"
                },
                {
                    "name": "qud0int2",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Overflow/underflow/zero index interrupt request on QPRC ch.0"
                },
                {
                    "name": "qud0int1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC and RC match interrupt request on QPRC ch.0"
                },
                {
                    "name": "qud0int0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PC match interrupt request on QPRC ch.0"
                },
                {
                    "name": "timint2",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual timer 2 interrupt request "
                },
                {
                    "name": "timint1",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual timer 1 interrupt request "
                }
            ],
            "id": "intreq.irq06mon",
            "name": "irq06mon",
            "offset": "0x2c",
            "doc": "IRQ06 Batch Read Register"
        },
        "intreq.irq07mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reception interrupt request on MFS ch.0"
                }
            ],
            "id": "intreq.irq07mon",
            "name": "irq07mon",
            "offset": "0x30",
            "doc": "IRQ07 Batch Read Register"
        },
        "intreq.irq08mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Status interrupt request on MFS ch.0"
                },
                {
                    "name": "mfsint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission interrupt request on MFS ch.0"
                }
            ],
            "id": "intreq.irq08mon",
            "name": "irq08mon",
            "offset": "0x34",
            "doc": "IRQ08 Batch Read Register"
        },
        "intreq.irq09mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reception interrupt request on MFS ch.1"
                }
            ],
            "id": "intreq.irq09mon",
            "name": "irq09mon",
            "offset": "0x38",
            "doc": "IRQ09 Batch Read Register"
        },
        "intreq.irq10mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Status interrupt request on MFS ch.1"
                },
                {
                    "name": "mfsint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission interrupt request on MFS ch.1"
                }
            ],
            "id": "intreq.irq10mon",
            "name": "irq10mon",
            "offset": "0x3c",
            "doc": "IRQ10 Batch Read Register"
        },
        "intreq.irq11mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reception interrupt request on MFS ch.2"
                }
            ],
            "id": "intreq.irq11mon",
            "name": "irq11mon",
            "offset": "0x40",
            "doc": "IRQ11 Batch Read Register"
        },
        "intreq.irq12mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Status interrupt request on MFS ch.2"
                },
                {
                    "name": "mfsint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission interrupt request on MFS ch.2"
                }
            ],
            "id": "intreq.irq12mon",
            "name": "irq12mon",
            "offset": "0x44",
            "doc": "IRQ12 Batch Read Register"
        },
        "intreq.irq13mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reception interrupt request on MFS ch.3"
                }
            ],
            "id": "intreq.irq13mon",
            "name": "irq13mon",
            "offset": "0x48",
            "doc": "IRQ13 Batch Read Register"
        },
        "intreq.irq14mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Status interrupt request on MFS ch.3"
                },
                {
                    "name": "mfsint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission interrupt request on MFS ch.3"
                }
            ],
            "id": "intreq.irq14mon",
            "name": "irq14mon",
            "offset": "0x4c",
            "doc": "IRQ14 Batch Read Register"
        },
        "intreq.irq15mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reception interrupt request on MFS ch.4"
                }
            ],
            "id": "intreq.irq15mon",
            "name": "irq15mon",
            "offset": "0x50",
            "doc": "IRQ15 Batch Read Register"
        },
        "intreq.irq16mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Status interrupt request on MFS ch.4"
                },
                {
                    "name": "mfsint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission interrupt request on MFS ch.4"
                }
            ],
            "id": "intreq.irq16mon",
            "name": "irq16mon",
            "offset": "0x54",
            "doc": "IRQ16 Batch Read Register"
        },
        "intreq.irq17mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reception interrupt request on MFS ch.5"
                }
            ],
            "id": "intreq.irq17mon",
            "name": "irq17mon",
            "offset": "0x58",
            "doc": "IRQ17 Batch Read Register"
        },
        "intreq.irq18mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Status interrupt request on MFS ch.5"
                },
                {
                    "name": "mfsint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission interrupt request on MFS ch.5"
                }
            ],
            "id": "intreq.irq18mon",
            "name": "irq18mon",
            "offset": "0x5c",
            "doc": "IRQ18 Batch Read Register"
        },
        "intreq.irq19mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reception interrupt request on MFS ch.6"
                }
            ],
            "id": "intreq.irq19mon",
            "name": "irq19mon",
            "offset": "0x60",
            "doc": "IRQ19 Batch Read Register"
        },
        "intreq.irq20mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Status interrupt request on MFS ch.6"
                },
                {
                    "name": "mfsint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission interrupt request on MFS ch.6"
                }
            ],
            "id": "intreq.irq20mon",
            "name": "irq20mon",
            "offset": "0x64",
            "doc": "IRQ20 Batch Read Register"
        },
        "intreq.irq21mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reception interrupt request on MFS ch.7"
                }
            ],
            "id": "intreq.irq21mon",
            "name": "irq21mon",
            "offset": "0x68",
            "doc": "IRQ21 Batch Read Register"
        },
        "intreq.irq22mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mfsint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Status interrupt request on MFS ch.7"
                },
                {
                    "name": "mfsint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission interrupt request on MFS ch.7"
                }
            ],
            "id": "intreq.irq22mon",
            "name": "irq22mon",
            "offset": "0x6c",
            "doc": "IRQ22 Batch Read Register"
        },
        "intreq.irq23mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ppgint5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on PPG ch.12"
                },
                {
                    "name": "ppgint4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on PPG ch.10"
                },
                {
                    "name": "ppgint3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on PPG ch.8"
                },
                {
                    "name": "ppgint2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on PPG ch.4 "
                },
                {
                    "name": "ppgint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on PPG ch.2 "
                },
                {
                    "name": "ppgint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on PPG ch.0 "
                }
            ],
            "id": "intreq.irq23mon",
            "name": "irq23mon",
            "offset": "0x70",
            "doc": "IRQ23 Batch Read Register"
        },
        "intreq.irq24mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wcint",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Watch counter interrupt request"
                },
                {
                    "name": "upllint",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stabilization wait completion interrupt request for USB or USB/Ethernet PLL oscillation."
                },
                {
                    "name": "mpllint",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stabilization wait completion interrupt request for main PLL oscillation "
                },
                {
                    "name": "soscint",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stabilization wait completion interrupt request for sub-clock oscillation"
                },
                {
                    "name": "moscint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stabilization wait completion interrupt request for main clock oscillation "
                }
            ],
            "id": "intreq.irq24mon",
            "name": "irq24mon",
            "offset": "0x74",
            "doc": "IRQ24 Batch Read Register"
        },
        "intreq.irq25mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adcint3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Conversion result comparison interrupt request in the corresponding A/D unit 0. "
                },
                {
                    "name": "adcint2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO overrun interrupt request in the corresponding A/D unit 0. "
                },
                {
                    "name": "adcint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion interrupt request in the corresponding A/D unit 0. "
                },
                {
                    "name": "adcint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion interrupt request in the corresponding A/D unit 0."
                }
            ],
            "id": "intreq.irq25mon",
            "name": "irq25mon",
            "offset": "0x78",
            "doc": "IRQ25 Batch Read Register"
        },
        "intreq.irq26mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adcint3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Conversion result comparison interrupt request in the corresponding A/D unit 1 "
                },
                {
                    "name": "adcint2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO overrun interrupt request in the corresponding A/D unit 1 "
                },
                {
                    "name": "adcint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion interrupt request in the corresponding A/D unit 1 "
                },
                {
                    "name": "adcint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion interrupt request in the corresponding A/D unit 1"
                }
            ],
            "id": "intreq.irq26mon",
            "name": "irq26mon",
            "offset": "0x7c",
            "doc": "IRQ26 Batch Read Register"
        },
        "intreq.irq27mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adcint3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Conversion result comparison interrupt request in the corresponding A/D unit 2 "
                },
                {
                    "name": "adcint2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO overrun interrupt request in the corresponding A/D unit 2 "
                },
                {
                    "name": "adcint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan conversion interrupt request in the corresponding A/D unit 2 "
                },
                {
                    "name": "adcint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority conversion interrupt request in the corresponding A/D unit 2"
                }
            ],
            "id": "intreq.irq27mon",
            "name": "irq27mon",
            "offset": "0x80",
            "doc": "IRQ27 Batch Read Register"
        },
        "intreq.irq28mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "frt1int5",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Zero detection interrupt request on the free run timer ch.2 in the MFT unit 1"
                },
                {
                    "name": "frt1int4",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Zero detection interrupt request on the free run timer ch.1 in the MFT unit 1"
                },
                {
                    "name": "frt1int3",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Zero detection interrupt request on the free run timer ch.0 in the MFT unit 1"
                },
                {
                    "name": "frt1int2",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peak value detection interrupt request on the free run timer ch.2 in the MFT unit 1"
                },
                {
                    "name": "frt1int1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peak value detection interrupt request on the free run timer ch.1 in the MFT unit 1"
                },
                {
                    "name": "frt1int0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peak value detection interrupt request on the free run timer ch.0 in the MFT unit 1"
                },
                {
                    "name": "frt0int5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Zero detection interrupt request on the free run timer ch.2 in the MFT unit 0"
                },
                {
                    "name": "frt0int4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Zero detection interrupt request on the free run timer ch.1 in the MFT unit 0"
                },
                {
                    "name": "frt0int3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Zero detection interrupt request on the free run timer ch.0 in the MFT unit 0"
                },
                {
                    "name": "frt0int2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peak value detection interrupt request on the free run timer ch.2 in the MFT unit 0"
                },
                {
                    "name": "frt0int1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peak value detection interrupt request on the free run timer ch.1 in the MFT unit 0"
                },
                {
                    "name": "frt0int0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peak value detection interrupt request on the free run timer ch.0 in the MFT unit 0"
                }
            ],
            "id": "intreq.irq28mon",
            "name": "irq28mon",
            "offset": "0x84",
            "doc": "IRQ28 Batch Read Register"
        },
        "intreq.irq29mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icu1int3",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the input capture ch.3 in the MFT unit 1"
                },
                {
                    "name": "icu1int2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the input capture ch.2 in the MFT unit 1"
                },
                {
                    "name": "icu1int1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the input capture ch.1 in the MFT unit 1"
                },
                {
                    "name": "icu1int0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the input capture ch.0 in the MFT unit 1"
                },
                {
                    "name": "icu0int3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the input capture ch.3 in the MFT unit 0"
                },
                {
                    "name": "icu0int2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the input capture ch.2 in the MFT unit 0"
                },
                {
                    "name": "icu0int1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the input capture ch.1 in the MFT unit 0"
                },
                {
                    "name": "icu0int0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the input capture ch.0 in the MFT unit 0"
                }
            ],
            "id": "intreq.irq29mon",
            "name": "irq29mon",
            "offset": "0x88",
            "doc": "IRQ29 Batch Read Register"
        },
        "intreq.irq30mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ocu1int5",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.5 in the MFT unit 1 "
                },
                {
                    "name": "ocu1int4",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.4 in the MFT unit 1 "
                },
                {
                    "name": "ocu1int3",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.3 in the MFT unit 1 "
                },
                {
                    "name": "ocu1int2",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.2 in the MFT unit 1 "
                },
                {
                    "name": "ocu1int1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.1 in the MFT unit 1 "
                },
                {
                    "name": "ocu1int0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.0 in the MFT unit 1 "
                },
                {
                    "name": "ocu0int5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.5 in the MFT unit 0 "
                },
                {
                    "name": "ocu0int4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.4 in the MFT unit 0 "
                },
                {
                    "name": "ocu0int3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.3 in the MFT unit 0 "
                },
                {
                    "name": "ocu0int2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.2 in the MFT unit 0 "
                },
                {
                    "name": "ocu0int1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.1 in the MFT unit 0 "
                },
                {
                    "name": "ocu0int0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on the output compare ch.0 in the MFT unit 0 "
                }
            ],
            "id": "intreq.irq30mon",
            "name": "irq30mon",
            "offset": "0x8c",
            "doc": "IRQ30 Batch Read Register"
        },
        "intreq.irq31mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "btint15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ1 interrupt request on the base timer ch.7"
                },
                {
                    "name": "btint14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ0 interrupt request on the base timer ch.7"
                },
                {
                    "name": "btint13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ1 interrupt request on the base timer ch.6"
                },
                {
                    "name": "btint12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ0 interrupt request on the base timer ch.6"
                },
                {
                    "name": "btint11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ1 interrupt request on the base timer ch.5"
                },
                {
                    "name": "btint10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ0 interrupt request on the base timer ch.5"
                },
                {
                    "name": "btint9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ1 interrupt request on the base timer ch.4"
                },
                {
                    "name": "btint8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ0 interrupt request on the base timer ch.4"
                },
                {
                    "name": "btint7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ1 interrupt request on the base timer ch.3"
                },
                {
                    "name": "btint6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ0 interrupt request on the base timer ch.3"
                },
                {
                    "name": "btint5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ1 interrupt request on the base timer ch.2"
                },
                {
                    "name": "btint4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ0 interrupt request on the base timer ch.2"
                },
                {
                    "name": "btint3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ1 interrupt request on the base timer ch.1"
                },
                {
                    "name": "btint2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ0 interrupt request on the base timer ch.1"
                },
                {
                    "name": "btint1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ1 interrupt request on the base timer ch.0"
                },
                {
                    "name": "btint0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IRQ0 interrupt request on the base timer ch.0"
                }
            ],
            "id": "intreq.irq31mon",
            "name": "irq31mon",
            "offset": "0x90",
            "doc": "IRQ31 Batch Read Register"
        },
        "intreq.irq38mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on DMA ch.0."
                }
            ],
            "id": "intreq.irq38mon",
            "name": "irq38mon",
            "offset": "0xac",
            "doc": "IRQ38 Batch Read Register"
        },
        "intreq.irq39mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on DMA ch.1."
                }
            ],
            "id": "intreq.irq39mon",
            "name": "irq39mon",
            "offset": "0xb0",
            "doc": "IRQ39 Batch Read Register"
        },
        "intreq.irq40mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on DMA ch.2."
                }
            ],
            "id": "intreq.irq40mon",
            "name": "irq40mon",
            "offset": "0xb4",
            "doc": "IRQ40 Batch Read Register"
        },
        "intreq.irq41mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on DMA ch.3."
                }
            ],
            "id": "intreq.irq41mon",
            "name": "irq41mon",
            "offset": "0xb8",
            "doc": "IRQ41 Batch Read Register"
        },
        "intreq.irq42mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on DMA ch.4."
                }
            ],
            "id": "intreq.irq42mon",
            "name": "irq42mon",
            "offset": "0xbc",
            "doc": "IRQ42 Batch Read Register"
        },
        "intreq.irq43mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on DMA ch.5."
                }
            ],
            "id": "intreq.irq43mon",
            "name": "irq43mon",
            "offset": "0xc0",
            "doc": "IRQ43 Batch Read Register"
        },
        "intreq.irq44mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on DMA ch.6."
                }
            ],
            "id": "intreq.irq44mon",
            "name": "irq44mon",
            "offset": "0xc4",
            "doc": "IRQ44 Batch Read Register"
        },
        "intreq.irq45mon": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaint",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt request on DMA ch.7."
                }
            ],
            "id": "intreq.irq45mon",
            "name": "irq45mon",
            "offset": "0xc8",
            "doc": "IRQ45 Batch Read Register"
        },
        "gpio": {
            "type": "blk",
            "children": [
                "gpio.pfr0",
                "gpio.pfr1",
                "gpio.pfr2",
                "gpio.pfr3",
                "gpio.pfr4",
                "gpio.pfr5",
                "gpio.pfr6",
                "gpio.pfr8",
                "gpio.pcr0",
                "gpio.pcr1",
                "gpio.pcr2",
                "gpio.pcr3",
                "gpio.pcr4",
                "gpio.pcr5",
                "gpio.pcr6",
                "gpio.pcr8",
                "gpio.ddr0",
                "gpio.ddr1",
                "gpio.ddr2",
                "gpio.ddr3",
                "gpio.ddr4",
                "gpio.ddr5",
                "gpio.ddr6",
                "gpio.ddr8",
                "gpio.pdir0",
                "gpio.pdir1",
                "gpio.pdir2",
                "gpio.pdir3",
                "gpio.pdir4",
                "gpio.pdir5",
                "gpio.pdir6",
                "gpio.pdir8",
                "gpio.pdor0",
                "gpio.pdor1",
                "gpio.pdor2",
                "gpio.pdor3",
                "gpio.pdor4",
                "gpio.pdor5",
                "gpio.pdor6",
                "gpio.pdor8",
                "gpio.ade",
                "gpio.epfr00",
                "gpio.epfr01",
                "gpio.epfr02",
                "gpio.epfr04",
                "gpio.epfr05",
                "gpio.epfr06",
                "gpio.epfr07",
                "gpio.epfr08",
                "gpio.epfr09",
                "gpio.epfr10",
                "gpio.spsr"
            ],
            "id": "gpio",
            "name": "gpio",
            "offset": "0x40033000",
            "doc": "General-purpose I/O ports"
        },
        "gpio.pfr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pf",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit15 of PFR0"
                },
                {
                    "name": "pe",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit14 of PFR0"
                },
                {
                    "name": "pd",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit13 of PFR0"
                },
                {
                    "name": "pc",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit12 of PFR0"
                },
                {
                    "name": "pb",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit11 of PFR0"
                },
                {
                    "name": "pa",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit10 of PFR0"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit9 of PFR0"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit8 of PFR0"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of PFR0"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of PFR0"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of PFR0"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit4 of PFR0"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit3 of PFR0"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit2 of PFR0"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit1 of PFR0"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit0 of PFR0"
                }
            ],
            "id": "gpio.pfr0",
            "name": "pfr0",
            "offset": "0x0",
            "doc": "Port function setting register 0"
        },
        "gpio.pfr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pf",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit15 of PFR1"
                },
                {
                    "name": "pe",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit14 of PFR1"
                },
                {
                    "name": "pd",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit13 of PFR1"
                },
                {
                    "name": "pc",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit12 of PFR1"
                },
                {
                    "name": "pb",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit11 of PFR1"
                },
                {
                    "name": "pa",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit10 of PFR1"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit9 of PFR1"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit8 of PFR1"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of PFR1"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of PFR1"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of PFR1"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of PFR1"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of PFR1"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of PFR1"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of PFR1"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of PFR1"
                }
            ],
            "id": "gpio.pfr1",
            "name": "pfr1",
            "offset": "0x4",
            "doc": "Port function setting register 1"
        },
        "gpio.pfr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of PFR2"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of PFR2"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of PFR2"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of PFR2"
                }
            ],
            "id": "gpio.pfr2",
            "name": "pfr2",
            "offset": "0x8",
            "doc": "Port function setting register 2"
        },
        "gpio.pfr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pf",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit15 of PFR3"
                },
                {
                    "name": "pe",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit14 of PFR3"
                },
                {
                    "name": "pd",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit13 of PFR3"
                },
                {
                    "name": "pc",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit12 of PFR3"
                },
                {
                    "name": "pb",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit11 of PFR3"
                },
                {
                    "name": "pa",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit10 of PFR3"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit9 of PFR3"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit8 of PFR3"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of PFR3"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of PFR3"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of PFR3"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of PFR3"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of PFR3"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of PFR3"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of PFR3"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of PFR3"
                }
            ],
            "id": "gpio.pfr3",
            "name": "pfr3",
            "offset": "0xc",
            "doc": "Port function setting register 3"
        },
        "gpio.pfr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pe",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit14 of PFR4"
                },
                {
                    "name": "pd",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit13 of PFR4"
                },
                {
                    "name": "pc",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit12 of PFR4"
                },
                {
                    "name": "pb",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit11 of PFR4"
                },
                {
                    "name": "pa",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit10 of PFR4"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit9 of PFR4"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit8 of PFR4"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of PFR4"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of PFR4"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of PFR4"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of PFR4"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of PFR4"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of PFR4"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of PFR4"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of PFR4"
                }
            ],
            "id": "gpio.pfr4",
            "name": "pfr4",
            "offset": "0x10",
            "doc": "Port function setting register 4"
        },
        "gpio.pfr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of PFR5"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of PFR5"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of PFR5"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of PFR5"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of PFR5"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of PFR5"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of PFR5"
                }
            ],
            "id": "gpio.pfr5",
            "name": "pfr5",
            "offset": "0x14",
            "doc": "Port function setting register 5"
        },
        "gpio.pfr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of PFR6"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of PFR6"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of PFR6"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of PFR6"
                }
            ],
            "id": "gpio.pfr6",
            "name": "pfr6",
            "offset": "0x18",
            "doc": "Port function setting register 6"
        },
        "gpio.pfr8": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of PFR8"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of PFR8"
                }
            ],
            "id": "gpio.pfr8",
            "name": "pfr8",
            "offset": "0x20",
            "doc": "Port function setting register 8"
        },
        "gpio.pcr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pcr0",
            "name": "pcr0",
            "offset": "0x100",
            "doc": "Pull-up Setting Register 0"
        },
        "gpio.pcr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pcr1",
            "name": "pcr1",
            "offset": "0x104",
            "doc": "Pull-up Setting Register 1"
        },
        "gpio.pcr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pcr2",
            "name": "pcr2",
            "offset": "0x108",
            "doc": "Pull-up Setting Register 2"
        },
        "gpio.pcr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pcr3",
            "name": "pcr3",
            "offset": "0x10c",
            "doc": "Pull-up Setting Register 3"
        },
        "gpio.pcr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pcr4",
            "name": "pcr4",
            "offset": "0x110",
            "doc": "Pull-up Setting Register 4"
        },
        "gpio.pcr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pcr5",
            "name": "pcr5",
            "offset": "0x114",
            "doc": "Pull-up Setting Register 5"
        },
        "gpio.pcr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pcr6",
            "name": "pcr6",
            "offset": "0x118",
            "doc": "Pull-up Setting Register 6"
        },
        "gpio.pcr8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pcr8",
            "name": "pcr8",
            "offset": "0x120",
            "doc": "Pull-up Setting Register 8"
        },
        "gpio.ddr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pf",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit15 of DDR0"
                },
                {
                    "name": "pe",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit14 of DDR0"
                },
                {
                    "name": "pd",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit13 of DDR0"
                },
                {
                    "name": "pc",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit12 of DDR0"
                },
                {
                    "name": "pb",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit11 of DDR0"
                },
                {
                    "name": "pa",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit10 of DDR0"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit9 of DDR0"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit8 of DDR0"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit7 of DDR0"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit6 of DDR0"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit5 of DDR0"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit4 of DDR0"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit3 of DDR0"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit2 of DDR0"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit1 of DDR0"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit0 of DDR0"
                }
            ],
            "id": "gpio.ddr0",
            "name": "ddr0",
            "offset": "0x200",
            "doc": "Port input/output direction setting register 0"
        },
        "gpio.ddr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.ddr1",
            "name": "ddr1",
            "offset": "0x204",
            "doc": "Port input/output direction setting register 1"
        },
        "gpio.ddr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.ddr2",
            "name": "ddr2",
            "offset": "0x208",
            "doc": "Port input/output direction setting register 2"
        },
        "gpio.ddr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.ddr3",
            "name": "ddr3",
            "offset": "0x20c",
            "doc": "Port input/output direction setting register 3"
        },
        "gpio.ddr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.ddr4",
            "name": "ddr4",
            "offset": "0x210",
            "doc": "Port input/output direction setting register 4"
        },
        "gpio.ddr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.ddr5",
            "name": "ddr5",
            "offset": "0x214",
            "doc": "Port input/output direction setting register 5"
        },
        "gpio.ddr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.ddr6",
            "name": "ddr6",
            "offset": "0x218",
            "doc": "Port input/output direction setting register 6"
        },
        "gpio.ddr8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.ddr8",
            "name": "ddr8",
            "offset": "0x220",
            "doc": "Port input/output direction setting register 8"
        },
        "gpio.pdir0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdir0",
            "name": "pdir0",
            "offset": "0x300",
            "doc": "Port input data register 0"
        },
        "gpio.pdir1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdir1",
            "name": "pdir1",
            "offset": "0x304",
            "doc": "Port input data register 1"
        },
        "gpio.pdir2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdir2",
            "name": "pdir2",
            "offset": "0x308",
            "doc": "Port input data register 2"
        },
        "gpio.pdir3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdir3",
            "name": "pdir3",
            "offset": "0x30c",
            "doc": "Port input data register 3"
        },
        "gpio.pdir4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdir4",
            "name": "pdir4",
            "offset": "0x310",
            "doc": "Port input data register 4"
        },
        "gpio.pdir5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdir5",
            "name": "pdir5",
            "offset": "0x314",
            "doc": "Port input data register 5"
        },
        "gpio.pdir6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdir6",
            "name": "pdir6",
            "offset": "0x318",
            "doc": "Port input data register 6"
        },
        "gpio.pdir8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdir8",
            "name": "pdir8",
            "offset": "0x320",
            "doc": "Port input data register 8"
        },
        "gpio.pdor0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdor0",
            "name": "pdor0",
            "offset": "0x400",
            "doc": "Port output data register 0"
        },
        "gpio.pdor1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdor1",
            "name": "pdor1",
            "offset": "0x404",
            "doc": "Port output data register 1"
        },
        "gpio.pdor2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdor2",
            "name": "pdor2",
            "offset": "0x408",
            "doc": "Port output data register 2"
        },
        "gpio.pdor3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdor3",
            "name": "pdor3",
            "offset": "0x40c",
            "doc": "Port output data register 3"
        },
        "gpio.pdor4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdor4",
            "name": "pdor4",
            "offset": "0x410",
            "doc": "Port output data register 4"
        },
        "gpio.pdor5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdor5",
            "name": "pdor5",
            "offset": "0x414",
            "doc": "Port output data register 5"
        },
        "gpio.pdor6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdor6",
            "name": "pdor6",
            "offset": "0x418",
            "doc": "Port output data register 6"
        },
        "gpio.pdor8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "gpio.pdor8",
            "name": "pdor8",
            "offset": "0x420",
            "doc": "Port output data register 8"
        },
        "gpio.ade": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "an15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit15 of ADE"
                },
                {
                    "name": "an14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit14 of ADE"
                },
                {
                    "name": "an13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit13 of ADE"
                },
                {
                    "name": "an12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit12 of ADE"
                },
                {
                    "name": "an11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit11 of ADE"
                },
                {
                    "name": "an10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit10 of ADE"
                },
                {
                    "name": "an9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit9 of ADE"
                },
                {
                    "name": "an8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit8 of ADE"
                },
                {
                    "name": "an7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit7 of ADE"
                },
                {
                    "name": "an6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit6 of ADE"
                },
                {
                    "name": "an5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit5 of ADE"
                },
                {
                    "name": "an4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit4 of ADE"
                },
                {
                    "name": "an3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit3 of ADE"
                },
                {
                    "name": "an2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit2 of ADE"
                },
                {
                    "name": "an1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit1 of ADE"
                },
                {
                    "name": "an0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bit0 of ADE"
                }
            ],
            "id": "gpio.ade",
            "name": "ade",
            "offset": "0x500",
            "doc": "Analog input setting register"
        },
        "gpio.epfr00": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trc1e",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TRACED function select bit1"
                },
                {
                    "name": "trc0e",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TRACED function select bit0"
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "jtagen1s",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "JTAG function select bit1"
                },
                {
                    "name": "jtagen0b",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "JTAG function select bit0"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "usbp0e",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USBch0 function select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "croute",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Internal high-speed CR oscillation output function select bit"
                },
                {
                    "name": "nmis",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NMIX function select bit"
                }
            ],
            "id": "gpio.epfr00",
            "name": "epfr00",
            "offset": "0x600",
            "doc": "Extended pin function setting register 00"
        },
        "gpio.epfr01": {
            "type": "reg",
            "fields": [
                {
                    "name": "ic03s",
                    "lsb": 29,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IC03 input select bit"
                },
                {
                    "name": "ic02s",
                    "lsb": 26,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IC02 input select bit"
                },
                {
                    "name": "ic01s",
                    "lsb": 23,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IC01 input select bit"
                },
                {
                    "name": "ic00s",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IC00 input select bit"
                },
                {
                    "name": "frck0s",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FRCK0 input select bit"
                },
                {
                    "name": "dtti0s",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTTIX0 input select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtti0c",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTTIX0 function select bit"
                },
                {
                    "name": "rto05e",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO05E output select bit"
                },
                {
                    "name": "rto04e",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO04E output select bit"
                },
                {
                    "name": "rto03e",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO03E output select bit"
                },
                {
                    "name": "rto02e",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO02E output select bit"
                },
                {
                    "name": "rto01e",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO01E output select bit"
                },
                {
                    "name": "rto00e",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO00E output select bit"
                }
            ],
            "id": "gpio.epfr01",
            "name": "epfr01",
            "offset": "0x604",
            "doc": "Extended pin function setting register 01"
        },
        "gpio.epfr02": {
            "type": "reg",
            "fields": [
                {
                    "name": "ic13s",
                    "lsb": 29,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IC13 input select bit"
                },
                {
                    "name": "ic12s",
                    "lsb": 26,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IC12 input select bit"
                },
                {
                    "name": "ic11s",
                    "lsb": 23,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IC11 input select bit"
                },
                {
                    "name": "ic10s",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IC10 input select bit"
                },
                {
                    "name": "frck1s",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FRCK1 input select bit"
                },
                {
                    "name": "dtti1s",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTTIX1 input select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtti1c",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTTIX1 function select bit"
                },
                {
                    "name": "rto15e",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO15E output select bit"
                },
                {
                    "name": "rto14e",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO14E output select bit"
                },
                {
                    "name": "rto13e",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO13E output select bit"
                },
                {
                    "name": "rto12e",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO12E output select bit"
                },
                {
                    "name": "rto11e",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO11E output select bit"
                },
                {
                    "name": "rto10e",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTO10E output select bit"
                }
            ],
            "id": "gpio.epfr02",
            "name": "epfr02",
            "offset": "0x608",
            "doc": "Extended pin function setting register 02"
        },
        "gpio.epfr04": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tiob3s",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOB3 input select bit"
                },
                {
                    "name": "tioa3e",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA3E output select bit"
                },
                {
                    "name": "tioa3s",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA3 input select bit"
                },
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tiob2s",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOB2 input select bit"
                },
                {
                    "name": "tioa2e",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA2 output select bit"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tiob1s",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOB1 input select bit"
                },
                {
                    "name": "tioa1e",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA1E output select bit"
                },
                {
                    "name": "tioa1s",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA1 input select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tiob0s",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOB0 input select bit"
                },
                {
                    "name": "tioa0e",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA0 output select bit"
                },
                {
                    "name": "rsvd3",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "gpio.epfr04",
            "name": "epfr04",
            "offset": "0x610",
            "doc": "Extended pin function setting register 04"
        },
        "gpio.epfr05": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tiob7s",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOB7 input select Bit"
                },
                {
                    "name": "tioa7e",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA7E output select bit"
                },
                {
                    "name": "tioa7s",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA7 input select bit"
                },
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tiob6s",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOB6 input select bit"
                },
                {
                    "name": "tioa6e",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA6 output select bit"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tiob5s",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOB5 input select bit"
                },
                {
                    "name": "tioa5e",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA5E output select bit"
                },
                {
                    "name": "tioa5s",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA5 input select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tiob4s",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOB4 input select bit"
                },
                {
                    "name": "tioa4e",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA4 output select bit"
                },
                {
                    "name": "rsvd3",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "gpio.epfr05",
            "name": "epfr05",
            "offset": "0x614",
            "doc": "Extended pin function setting register 05"
        },
        "gpio.epfr06": {
            "type": "reg",
            "fields": [
                {
                    "name": "eint15s",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 15 input select bit"
                },
                {
                    "name": "eint14s",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 14 input select bit"
                },
                {
                    "name": "eint13s",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 13 input select bit"
                },
                {
                    "name": "eint12s",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 12 input select bit"
                },
                {
                    "name": "eint11s",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 11 input select bit"
                },
                {
                    "name": "eint10s",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 10 input select bit"
                },
                {
                    "name": "eint09s",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 9 input select bit"
                },
                {
                    "name": "eint08s",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 8 input select bit"
                },
                {
                    "name": "eint07s",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 7 input select bit"
                },
                {
                    "name": "eint06s",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 6 input select bit"
                },
                {
                    "name": "eint05s",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 5 input select bit"
                },
                {
                    "name": "eint04s",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 4 input select bit"
                },
                {
                    "name": "eint03s",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 3 input select bit"
                },
                {
                    "name": "eint02s",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 2 input select bit"
                },
                {
                    "name": "eint01s",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 1 input select bit"
                },
                {
                    "name": "eint00s",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External interrupt 0 input select bit"
                }
            ],
            "id": "gpio.epfr06",
            "name": "epfr06",
            "offset": "0x618",
            "doc": "Extended pin function setting register 06"
        },
        "gpio.epfr07": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sck3b",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCK3 input/output select bit"
                },
                {
                    "name": "sot3b",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SOT3B input/output select bit"
                },
                {
                    "name": "sin3s",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SIN3S input select bit"
                },
                {
                    "name": "sck2b",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCK2 input/output select bit"
                },
                {
                    "name": "sot2b",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SOT2B input/output select bit"
                },
                {
                    "name": "sin2s",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SIN2S input select bit"
                },
                {
                    "name": "sck1b",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCK1 input/output select bit"
                },
                {
                    "name": "sot1b",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCK1B input/output select bit"
                },
                {
                    "name": "sin1s",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SIN1S input select bit"
                },
                {
                    "name": "sck0b",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCK0 input/output select bit"
                },
                {
                    "name": "sot0b",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SOT0B input/output select bit"
                },
                {
                    "name": "sin0s",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SIN0S input select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "gpio.epfr07",
            "name": "epfr07",
            "offset": "0x61c",
            "doc": "Extended pin function setting register 07"
        },
        "gpio.epfr08": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sck7b",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCK7 input/output select bit"
                },
                {
                    "name": "sot7b",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SOT7B input/output select bit"
                },
                {
                    "name": "sin7s",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SIN7S input select bit"
                },
                {
                    "name": "sck6b",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCK6 input/output select bit"
                },
                {
                    "name": "sot6b",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SOT6B input/output select bit"
                },
                {
                    "name": "sin6s",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SIN6S input select bit"
                },
                {
                    "name": "sck5b",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCK5 input/output select bit"
                },
                {
                    "name": "sot5b",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SOT5B input/output select bit"
                },
                {
                    "name": "sin5s",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SIN5S input select bit"
                },
                {
                    "name": "sck4b",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCK4 input/output select bit"
                },
                {
                    "name": "sot4b",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SOT4B input/output select bit"
                },
                {
                    "name": "sin4s",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SIN4S input select bit"
                },
                {
                    "name": "cts4s",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CTS4S input select bit"
                },
                {
                    "name": "rts4e",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTS4E output select bit"
                }
            ],
            "id": "gpio.epfr08",
            "name": "epfr08",
            "offset": "0x620",
            "doc": "Extended pin function setting register 08"
        },
        "gpio.epfr09": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adtrg2s",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ADTRG2 input select bit"
                },
                {
                    "name": "adtrg1s",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ADTRG1 input select bit"
                },
                {
                    "name": "adtrg0s",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ADTRG0 input select bit"
                },
                {
                    "name": "qzin1s",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "QZIN1S input select bit"
                },
                {
                    "name": "qbin1s",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "QBIN1S input select bit"
                },
                {
                    "name": "qain1s",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "QAIN1S input select bit"
                },
                {
                    "name": "qzin0s",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "QZIN0S input select bit"
                },
                {
                    "name": "qbin0s",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "QBIN0S input select bit"
                },
                {
                    "name": "qain0s",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "QAIN0S input select bit"
                }
            ],
            "id": "gpio.epfr09",
            "name": "epfr09",
            "offset": "0x624",
            "doc": "Extended pin function setting register 09"
        },
        "gpio.epfr10": {
            "type": "reg",
            "fields": [
                {
                    "name": "uea24e",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA24E output select bit"
                },
                {
                    "name": "uea23e",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA23E output select bit"
                },
                {
                    "name": "uea22e",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA22E output select bit"
                },
                {
                    "name": "uea21e",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA21E output select bit"
                },
                {
                    "name": "uea20e",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA20E output select bit"
                },
                {
                    "name": "uea19e",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA19E output select bit"
                },
                {
                    "name": "uea18e",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA18E output select bit"
                },
                {
                    "name": "uea17e",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA17E output select bit"
                },
                {
                    "name": "uea16e",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA16E output select bit"
                },
                {
                    "name": "uea15e",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA15E output select bit"
                },
                {
                    "name": "uea14e",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA14E output select bit"
                },
                {
                    "name": "uea13e",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA13E output select bit"
                },
                {
                    "name": "uea12e",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA12E output select bit"
                },
                {
                    "name": "uea11e",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA11E output select bit"
                },
                {
                    "name": "uea10e",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA10E output select bit"
                },
                {
                    "name": "uea09e",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA09E output select bit"
                },
                {
                    "name": "uea08e",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEA08E output select bit"
                },
                {
                    "name": "ueaooe",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEAOOE output select bit"
                },
                {
                    "name": "uecs7e",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UECS7E output select bit"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "uecs3e",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UECS3E output select bit"
                },
                {
                    "name": "uecs2e",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UECS2E output select bit"
                },
                {
                    "name": "uecs1e",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UECS1E output select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ueoexe",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEOEXE output select bit"
                },
                {
                    "name": "uedqme",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEDQME output select bit"
                },
                {
                    "name": "uewexe",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEWEXE output select bit"
                },
                {
                    "name": "testb",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UECLKE output select bit"
                },
                {
                    "name": "uedthb",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEDTHB input/output select bit"
                },
                {
                    "name": "uedefb",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "UEDEFB input/output select bit"
                }
            ],
            "id": "gpio.epfr10",
            "name": "epfr10",
            "offset": "0x628",
            "doc": "Extended pin function setting register 10"
        },
        "gpio.spsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "subxc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sub clock(oscillation) pin setting bit"
                }
            ],
            "id": "gpio.spsr",
            "name": "spsr",
            "offset": "0x580",
            "doc": "Special port setting register"
        },
        "lvd": {
            "type": "blk",
            "children": [
                "lvd.lvd_ctl",
                "lvd.lvd_str",
                "lvd.lvd_clr",
                "lvd.lvd_rlr",
                "lvd.lvd_str2"
            ],
            "id": "lvd",
            "name": "lvd",
            "offset": "0x40035000",
            "doc": "Low-voltage Detection"
        },
        "lvd.lvd_ctl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lvdie",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low-voltage detection interrupt enable bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "svhi",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low-voltage detection interrupt voltage setting bits"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "lvd.lvd_ctl",
            "name": "lvd_ctl",
            "offset": "0x0",
            "doc": "Low-voltage Detection Voltage Control Register"
        },
        "lvd.lvd_str": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lvdir",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Low-voltage detection interrupt bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "lvd.lvd_str",
            "name": "lvd_str",
            "offset": "0x4",
            "doc": "Low-voltage Detection Interrupt Register"
        },
        "lvd.lvd_clr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lvdcl",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Low-voltage detection interrupt clear bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "lvd.lvd_clr",
            "name": "lvd_clr",
            "offset": "0x8",
            "doc": "Low-voltage Detection Interrupt Clear Register "
        },
        "lvd.lvd_rlr": {
            "type": "reg",
            "fields": [
                {
                    "name": "lvdlck",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Low-voltage Detection Voltage Control Register protection bits"
                }
            ],
            "id": "lvd.lvd_rlr",
            "name": "lvd_rlr",
            "offset": "0xc",
            "doc": "Low-voltage Detection Voltage Protection Register"
        },
        "lvd.lvd_str2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lvdirdy",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Low-voltage detection interrupt status flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "lvd.lvd_str2",
            "name": "lvd_str2",
            "offset": "0x10",
            "doc": "Low-voltage Detection Circuit Status Register"
        },
        "mfs0": {
            "type": "blk",
            "children": [
                "mfs0.uart_scr",
                "mfs0.uart_smr",
                "mfs0.uart_ssr",
                "mfs0.uart_escr",
                "mfs0.uart_rdr",
                "mfs0.uart_tdr",
                "mfs0.uart_bgr",
                "mfs0.csio_scr",
                "mfs0.csio_smr",
                "mfs0.csio_ssr",
                "mfs0.csio_escr",
                "mfs0.csio_rdr",
                "mfs0.csio_tdr",
                "mfs0.csio_bgr",
                "mfs0.lin_scr",
                "mfs0.lin_smr",
                "mfs0.lin_ssr",
                "mfs0.lin_escr",
                "mfs0.lin_rdr",
                "mfs0.lin_tdr",
                "mfs0.lin_bgr",
                "mfs0.i2c_ibcr",
                "mfs0.i2c_smr",
                "mfs0.i2c_ibsr",
                "mfs0.i2c_ssr",
                "mfs0.i2c_rdr",
                "mfs0.i2c_tdr",
                "mfs0.i2c_ismk",
                "mfs0.i2c_isba",
                "mfs0.i2c_bgr"
            ],
            "id": "mfs0",
            "name": "mfs0",
            "offset": "0x40038000",
            "doc": "Multi-function Serial Interface 0"
        },
        "mfs0.uart_scr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "upcl",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Programmable Clear bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received interrupt enable bit "
                },
                {
                    "name": "tie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit interrupt enable bit "
                },
                {
                    "name": "tbie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit bus idle interrupt enable bit "
                },
                {
                    "name": "rxe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received operation enable bit "
                },
                {
                    "name": "txe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission operation enable bit "
                }
            ],
            "id": "mfs0.uart_scr",
            "name": "uart_scr",
            "offset": "0x1",
            "doc": "Serial Control Register"
        },
        "mfs0.uart_smr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "md",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Operation mode set bit"
                },
                {
                    "name": "wucr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wake-up control bit"
                },
                {
                    "name": "sbl",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop bit length select bit "
                },
                {
                    "name": "bds",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer direction select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "soe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial data output enable bit "
                }
            ],
            "id": "mfs0.uart_smr",
            "name": "uart_smr",
            "offset": "0x0",
            "doc": "Serial Mode Register"
        },
        "mfs0.uart_ssr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rec",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received error flag clear bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pe",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity error flag bit (only functions in operation mode 0) "
                },
                {
                    "name": "fre",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing error flag bit "
                },
                {
                    "name": "ore",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun error flag bit"
                },
                {
                    "name": "rdrf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received data full flag bit "
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit data empty flag bit"
                },
                {
                    "name": "tbi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit bus idle flag"
                }
            ],
            "id": "mfs0.uart_ssr",
            "name": "uart_ssr",
            "offset": "0x5",
            "doc": "Serial Status Register"
        },
        "mfs0.uart_escr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flwen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flow control enable bit"
                },
                {
                    "name": "esbl",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Extension stop bit length select bit"
                },
                {
                    "name": "inv",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inverted serial data format bit"
                },
                {
                    "name": "pen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity enable bit (only functions in operation mode 0) "
                },
                {
                    "name": "p",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity select bit (only functions in operation mode 0)"
                },
                {
                    "name": "l",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data length select bit"
                }
            ],
            "id": "mfs0.uart_escr",
            "name": "uart_escr",
            "offset": "0x4",
            "doc": "Extended Communication Control Register"
        },
        "mfs0.uart_rdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs0.uart_rdr",
            "name": "uart_rdr",
            "offset": "0x8",
            "doc": "Received Data Register"
        },
        "mfs0.uart_tdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs0.uart_tdr",
            "name": "uart_tdr",
            "offset": "0x8",
            "doc": "Transmit Data Register"
        },
        "mfs0.uart_bgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ext",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External clock select bit"
                },
                {
                    "name": "bgr1",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 1"
                },
                {
                    "name": "bgr0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 0"
                }
            ],
            "id": "mfs0.uart_bgr",
            "name": "uart_bgr",
            "offset": "0xc",
            "doc": "Baud Rate Generator Registers"
        },
        "mfs0.csio_scr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "upcl",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Programmable clear bit "
                },
                {
                    "name": "ms",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master/Slave function select bit "
                },
                {
                    "name": "spi",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI corresponding bit "
                },
                {
                    "name": "rie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received interrupt enable bit "
                },
                {
                    "name": "tie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit interrupt enable bit"
                },
                {
                    "name": "tbie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit bus idle interrupt enable bit "
                },
                {
                    "name": "rxe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data received enable bit"
                },
                {
                    "name": "txe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data transmission enable bit "
                }
            ],
            "id": "mfs0.csio_scr",
            "name": "csio_scr",
            "offset": "0x1",
            "doc": "Serial Control Register"
        },
        "mfs0.csio_smr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "md",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Operation mode set bits"
                },
                {
                    "name": "wucr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wake-up control bit"
                },
                {
                    "name": "scinv",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial clock invert bit "
                },
                {
                    "name": "bds",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer direction select bit "
                },
                {
                    "name": "scke",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master mode serial clock output enable bit"
                },
                {
                    "name": "soe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial data output enable bit"
                }
            ],
            "id": "mfs0.csio_smr",
            "name": "csio_smr",
            "offset": "0x0",
            "doc": "Serial Mode Register"
        },
        "mfs0.csio_ssr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rec",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received error flag clear bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ore",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun error flag bit "
                },
                {
                    "name": "rdrf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received data full flag bit "
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit data empty flag bit "
                },
                {
                    "name": "tbi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit bus idle flag bit"
                }
            ],
            "id": "mfs0.csio_ssr",
            "name": "csio_ssr",
            "offset": "0x5",
            "doc": "Serial Status Register"
        },
        "mfs0.csio_escr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sop",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial output pin set bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wt",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data transmit/received wait select bits"
                },
                {
                    "name": "l",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data length select bits"
                }
            ],
            "id": "mfs0.csio_escr",
            "name": "csio_escr",
            "offset": "0x4",
            "doc": "Extended Communication Control Register"
        },
        "mfs0.csio_rdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs0.csio_rdr",
            "name": "csio_rdr",
            "offset": "0x8",
            "doc": "Received Data Register"
        },
        "mfs0.csio_tdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs0.csio_tdr",
            "name": "csio_tdr",
            "offset": "0x8",
            "doc": "Transmit Data Register"
        },
        "mfs0.csio_bgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bgr1",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 1"
                },
                {
                    "name": "bgr0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 0"
                }
            ],
            "id": "mfs0.csio_bgr",
            "name": "csio_bgr",
            "offset": "0xc",
            "doc": "Baud Rate Generator Registers"
        },
        "mfs0.lin_scr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "upcl",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Programmable clear bit"
                },
                {
                    "name": "ms",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master/Slave function select bit "
                },
                {
                    "name": "lbr",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break Field setting bit (valid in master mode only) "
                },
                {
                    "name": "rie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received interrupt enable bit "
                },
                {
                    "name": "tie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit interrupt enable bit "
                },
                {
                    "name": "tbie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit bus idle interrupt enable bit "
                },
                {
                    "name": "rxe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data reception enable bit "
                },
                {
                    "name": "txe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data transmission enable bit "
                }
            ],
            "id": "mfs0.lin_scr",
            "name": "lin_scr",
            "offset": "0x1",
            "doc": "Serial Control Register"
        },
        "mfs0.lin_smr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "md",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Operation mode setting bits "
                },
                {
                    "name": "wucr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wake-up control bit"
                },
                {
                    "name": "sbl",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop bit length select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "soe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial data output enable bit "
                }
            ],
            "id": "mfs0.lin_smr",
            "name": "lin_smr",
            "offset": "0x0",
            "doc": "Serial Mode Register"
        },
        "mfs0.lin_ssr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rec",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received Error flag clear bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lbd",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break field detection flag bit"
                },
                {
                    "name": "fre",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing error flag bit "
                },
                {
                    "name": "ore",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun error flag bit "
                },
                {
                    "name": "rdrf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received data full flag bit"
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit data empty flag bit "
                },
                {
                    "name": "tbi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit bus idle flag bit"
                }
            ],
            "id": "mfs0.lin_ssr",
            "name": "lin_ssr",
            "offset": "0x5",
            "doc": "Serial Status Register"
        },
        "mfs0.lin_escr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "esbl",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Extended stop bit length select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lbie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break field detect interrupt enable bit "
                },
                {
                    "name": "lbl",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break field length select bits (valid in master mode only) "
                },
                {
                    "name": "del",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break delimiter length select bits (valid in master mode only) "
                }
            ],
            "id": "mfs0.lin_escr",
            "name": "lin_escr",
            "offset": "0x4",
            "doc": "Extended Communication Control Register"
        },
        "mfs0.lin_rdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs0.lin_rdr",
            "name": "lin_rdr",
            "offset": "0x8",
            "doc": "Received Data Register"
        },
        "mfs0.lin_tdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs0.lin_tdr",
            "name": "lin_tdr",
            "offset": "0x8",
            "doc": "Transmit Data Register"
        },
        "mfs0.lin_bgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ext",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External clock select bit "
                },
                {
                    "name": "bgr1",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 1"
                },
                {
                    "name": "bgr0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 0"
                }
            ],
            "id": "mfs0.lin_bgr",
            "name": "lin_bgr",
            "offset": "0xc",
            "doc": "Baud Rate Generator Registers"
        },
        "mfs0.i2c_ibcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mss",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master/slave select bit "
                },
                {
                    "name": "act_scc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Operation flag/iteration start condition generation bit"
                },
                {
                    "name": "acke",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data byte acknowledge enable bit "
                },
                {
                    "name": "wsel",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wait selection bit "
                },
                {
                    "name": "cnde",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Condition detection interrupt enable bit "
                },
                {
                    "name": "inte",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt enable bit "
                },
                {
                    "name": "ber",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bus error flag bit "
                },
                {
                    "name": "int",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "interrupt flag bit "
                }
            ],
            "id": "mfs0.i2c_ibcr",
            "name": "i2c_ibcr",
            "offset": "0x1",
            "doc": "I2C Bus Control Register"
        },
        "mfs0.i2c_smr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "md",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "operation mode set bits"
                },
                {
                    "name": "wucr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wake-up control bit"
                },
                {
                    "name": "rie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received interrupt enable bit"
                },
                {
                    "name": "tie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit interrupt enable bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "mfs0.i2c_smr",
            "name": "i2c_smr",
            "offset": "0x0",
            "doc": "Serial Mode Register"
        },
        "mfs0.i2c_ibsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fbt",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "First byte bit"
                },
                {
                    "name": "rack",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Acknowledge flag bit"
                },
                {
                    "name": "rsa",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Reserved address detection bit"
                },
                {
                    "name": "trx",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data direction bit "
                },
                {
                    "name": "al",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Arbitration lost bit"
                },
                {
                    "name": "rsc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Iteration start condition check bit "
                },
                {
                    "name": "spc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop condition check bit "
                },
                {
                    "name": "bb",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bus state bit "
                }
            ],
            "id": "mfs0.i2c_ibsr",
            "name": "i2c_ibsr",
            "offset": "0x4",
            "doc": "I2C Bus Status Register"
        },
        "mfs0.i2c_ssr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rec",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received error flag clear bit"
                },
                {
                    "name": "tset",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit empty flag set bit"
                },
                {
                    "name": "dma",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA mode enable bit "
                },
                {
                    "name": "tbie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit bus idle interrupt enable bit (Effective only when DMA mode is enabled) "
                },
                {
                    "name": "ore",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun error flag bit"
                },
                {
                    "name": "rdrf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received data full flag bit "
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit data empty flag bit "
                },
                {
                    "name": "tbi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit bus idle flag bit (Effective only when DMA mode is enabled) "
                }
            ],
            "id": "mfs0.i2c_ssr",
            "name": "i2c_ssr",
            "offset": "0x5",
            "doc": "Serial Status Register "
        },
        "mfs0.i2c_rdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs0.i2c_rdr",
            "name": "i2c_rdr",
            "offset": "0x8",
            "doc": "Received Data Register"
        },
        "mfs0.i2c_tdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs0.i2c_tdr",
            "name": "i2c_tdr",
            "offset": "0x8",
            "doc": "Transmit Data Register"
        },
        "mfs0.i2c_ismk": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "en",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I2C interface operation enable bit"
                },
                {
                    "name": "sm",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "127",
                    "doc": "Slave address mask bits"
                }
            ],
            "id": "mfs0.i2c_ismk",
            "name": "i2c_ismk",
            "offset": "0x11",
            "doc": "7-bit Slave Address Mask Register"
        },
        "mfs0.i2c_isba": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "saen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slave address enable bit"
                },
                {
                    "name": "sa",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "7-bit slave address"
                }
            ],
            "id": "mfs0.i2c_isba",
            "name": "i2c_isba",
            "offset": "0x10",
            "doc": "7-bit Slave Address Register"
        },
        "mfs0.i2c_bgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bgr1",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 1"
                },
                {
                    "name": "bgr0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 0"
                }
            ],
            "id": "mfs0.i2c_bgr",
            "name": "i2c_bgr",
            "offset": "0xc",
            "doc": "Baud Rate Generator Registers"
        },
        "mfs1": {
            "type": "blk",
            "children": [],
            "id": "mfs1",
            "name": "mfs1",
            "offset": "0x40038100",
            "doc": ""
        },
        "mfs2": {
            "type": "blk",
            "children": [],
            "id": "mfs2",
            "name": "mfs2",
            "offset": "0x40038200",
            "doc": ""
        },
        "mfs3": {
            "type": "blk",
            "children": [],
            "id": "mfs3",
            "name": "mfs3",
            "offset": "0x40038300",
            "doc": ""
        },
        "mfs4": {
            "type": "blk",
            "children": [
                "mfs4.uart_scr",
                "mfs4.uart_smr",
                "mfs4.uart_ssr",
                "mfs4.uart_escr",
                "mfs4.uart_rdr",
                "mfs4.uart_tdr",
                "mfs4.uart_bgr",
                "mfs4.uart_fcr1",
                "mfs4.uart_fcr0",
                "mfs4.uart_fbyte1",
                "mfs4.uart_fbyte2",
                "mfs4.csio_scr",
                "mfs4.csio_smr",
                "mfs4.csio_ssr",
                "mfs4.csio_escr",
                "mfs4.csio_rdr",
                "mfs4.csio_tdr",
                "mfs4.csio_bgr",
                "mfs4.csio_fcr1",
                "mfs4.csio_fcr0",
                "mfs4.csio_fbyte1",
                "mfs4.csio_fbyte2",
                "mfs4.lin_scr",
                "mfs4.lin_smr",
                "mfs4.lin_ssr",
                "mfs4.lin_escr",
                "mfs4.lin_rdr",
                "mfs4.lin_tdr",
                "mfs4.lin_bgr",
                "mfs4.lin_fcr1",
                "mfs4.lin_fcr0",
                "mfs4.lin_fbyte1",
                "mfs4.lin_fbyte2",
                "mfs4.i2c_ibcr",
                "mfs4.i2c_smr",
                "mfs4.i2c_ibsr",
                "mfs4.i2c_ssr",
                "mfs4.i2c_rdr",
                "mfs4.i2c_tdr",
                "mfs4.i2c_ismk",
                "mfs4.i2c_isba",
                "mfs4.i2c_bgr",
                "mfs4.i2c_fcr1",
                "mfs4.i2c_fcr0",
                "mfs4.i2c_fbyte1",
                "mfs4.i2c_fbyte2"
            ],
            "id": "mfs4",
            "name": "mfs4",
            "offset": "0x40038400",
            "doc": "Multi-function Serial Interface 4"
        },
        "mfs4.uart_scr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "upcl",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Programmable Clear bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received interrupt enable bit "
                },
                {
                    "name": "tie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit interrupt enable bit "
                },
                {
                    "name": "tbie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit bus idle interrupt enable bit "
                },
                {
                    "name": "rxe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received operation enable bit "
                },
                {
                    "name": "txe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmission operation enable bit "
                }
            ],
            "id": "mfs4.uart_scr",
            "name": "uart_scr",
            "offset": "0x1",
            "doc": "Serial Control Register"
        },
        "mfs4.uart_smr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "md",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Operation mode set bit"
                },
                {
                    "name": "wucr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wake-up control bit"
                },
                {
                    "name": "sbl",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop bit length select bit "
                },
                {
                    "name": "bds",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer direction select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "soe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial data output enable bit "
                }
            ],
            "id": "mfs4.uart_smr",
            "name": "uart_smr",
            "offset": "0x0",
            "doc": "Serial Mode Register"
        },
        "mfs4.uart_ssr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rec",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received error flag clear bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pe",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity error flag bit (only functions in operation mode 0) "
                },
                {
                    "name": "fre",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing error flag bit "
                },
                {
                    "name": "ore",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun error flag bit"
                },
                {
                    "name": "rdrf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received data full flag bit "
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit data empty flag bit"
                },
                {
                    "name": "tbi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit bus idle flag"
                }
            ],
            "id": "mfs4.uart_ssr",
            "name": "uart_ssr",
            "offset": "0x5",
            "doc": "Serial Status Register"
        },
        "mfs4.uart_escr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flwen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flow control enable bit"
                },
                {
                    "name": "esbl",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Extension stop bit length select bit"
                },
                {
                    "name": "inv",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inverted serial data format bit"
                },
                {
                    "name": "pen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity enable bit (only functions in operation mode 0) "
                },
                {
                    "name": "p",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity select bit (only functions in operation mode 0)"
                },
                {
                    "name": "l",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data length select bit"
                }
            ],
            "id": "mfs4.uart_escr",
            "name": "uart_escr",
            "offset": "0x4",
            "doc": "Extended Communication Control Register"
        },
        "mfs4.uart_rdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.uart_rdr",
            "name": "uart_rdr",
            "offset": "0x8",
            "doc": "Received Data Register"
        },
        "mfs4.uart_tdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.uart_tdr",
            "name": "uart_tdr",
            "offset": "0x8",
            "doc": "Transmit Data Register"
        },
        "mfs4.uart_bgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ext",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External clock select bit"
                },
                {
                    "name": "bgr1",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 1"
                },
                {
                    "name": "bgr0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 0"
                }
            ],
            "id": "mfs4.uart_bgr",
            "name": "uart_bgr",
            "offset": "0xc",
            "doc": "Baud Rate Generator Registers"
        },
        "mfs4.uart_fcr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flste",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Re-transmission data lost detect enable bit "
                },
                {
                    "name": "friie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received FIFO idle detection enable bit "
                },
                {
                    "name": "fdrq",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Transmit FIFO data request bit"
                },
                {
                    "name": "ftie",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO interrupt enable bit "
                },
                {
                    "name": "fsel",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO select bit "
                }
            ],
            "id": "mfs4.uart_fcr1",
            "name": "uart_fcr1",
            "offset": "0x15",
            "doc": "FIFO Control Register 1"
        },
        "mfs4.uart_fcr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flst",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FIFO re-transmit data lost flag bit "
                },
                {
                    "name": "fld",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO pointer reload bit "
                },
                {
                    "name": "fset",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO pointer save bit"
                },
                {
                    "name": "fcl2",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO2 reset bit "
                },
                {
                    "name": "fcl1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO1 reset bit "
                },
                {
                    "name": "fe2",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO2 operation enable bit "
                },
                {
                    "name": "fe1",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO1 operation enable bit"
                }
            ],
            "id": "mfs4.uart_fcr0",
            "name": "uart_fcr0",
            "offset": "0x14",
            "doc": "FIFO Control Register 0"
        },
        "mfs4.uart_fbyte1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.uart_fbyte1",
            "name": "uart_fbyte1",
            "offset": "0x18",
            "doc": "FIFO Byte Register 1"
        },
        "mfs4.uart_fbyte2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.uart_fbyte2",
            "name": "uart_fbyte2",
            "offset": "0x19",
            "doc": "FIFO Byte Register 2"
        },
        "mfs4.csio_scr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "upcl",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Programmable clear bit "
                },
                {
                    "name": "ms",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master/Slave function select bit "
                },
                {
                    "name": "spi",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI corresponding bit "
                },
                {
                    "name": "rie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received interrupt enable bit "
                },
                {
                    "name": "tie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit interrupt enable bit"
                },
                {
                    "name": "tbie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit bus idle interrupt enable bit "
                },
                {
                    "name": "rxe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data received enable bit"
                },
                {
                    "name": "txe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data transmission enable bit "
                }
            ],
            "id": "mfs4.csio_scr",
            "name": "csio_scr",
            "offset": "0x1",
            "doc": "Serial Control Register"
        },
        "mfs4.csio_smr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "md",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Operation mode set bits"
                },
                {
                    "name": "wucr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wake-up control bit"
                },
                {
                    "name": "scinv",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial clock invert bit "
                },
                {
                    "name": "bds",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer direction select bit "
                },
                {
                    "name": "scke",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master mode serial clock output enable bit"
                },
                {
                    "name": "soe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial data output enable bit"
                }
            ],
            "id": "mfs4.csio_smr",
            "name": "csio_smr",
            "offset": "0x0",
            "doc": "Serial Mode Register"
        },
        "mfs4.csio_ssr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rec",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received error flag clear bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ore",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun error flag bit "
                },
                {
                    "name": "rdrf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received data full flag bit "
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit data empty flag bit "
                },
                {
                    "name": "tbi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit bus idle flag bit"
                }
            ],
            "id": "mfs4.csio_ssr",
            "name": "csio_ssr",
            "offset": "0x5",
            "doc": "Serial Status Register"
        },
        "mfs4.csio_escr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sop",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial output pin set bit "
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wt",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data transmit/received wait select bits"
                },
                {
                    "name": "l",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data length select bits"
                }
            ],
            "id": "mfs4.csio_escr",
            "name": "csio_escr",
            "offset": "0x4",
            "doc": "Extended Communication Control Register"
        },
        "mfs4.csio_rdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.csio_rdr",
            "name": "csio_rdr",
            "offset": "0x8",
            "doc": "Received Data Register"
        },
        "mfs4.csio_tdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.csio_tdr",
            "name": "csio_tdr",
            "offset": "0x8",
            "doc": "Transmit Data Register"
        },
        "mfs4.csio_bgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bgr1",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 1"
                },
                {
                    "name": "bgr0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 0"
                }
            ],
            "id": "mfs4.csio_bgr",
            "name": "csio_bgr",
            "offset": "0xc",
            "doc": "Baud Rate Generator Registers"
        },
        "mfs4.csio_fcr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flste",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Re-transmission data lost detect enable bit "
                },
                {
                    "name": "friie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received FIFO idle detection enable bit "
                },
                {
                    "name": "fdrq",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Transmit FIFO data request bit"
                },
                {
                    "name": "ftie",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO interrupt enable bit "
                },
                {
                    "name": "fsel",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO select bit "
                }
            ],
            "id": "mfs4.csio_fcr1",
            "name": "csio_fcr1",
            "offset": "0x15",
            "doc": "FIFO Control Register 1"
        },
        "mfs4.csio_fcr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flst",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FIFO re-transmit data lost flag bit "
                },
                {
                    "name": "fld",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO pointer reload bit "
                },
                {
                    "name": "fset",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO pointer save bit"
                },
                {
                    "name": "fcl2",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO2 reset bit "
                },
                {
                    "name": "fcl1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO1 reset bit "
                },
                {
                    "name": "fe2",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO2 operation enable bit "
                },
                {
                    "name": "fe1",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO1 operation enable bit"
                }
            ],
            "id": "mfs4.csio_fcr0",
            "name": "csio_fcr0",
            "offset": "0x14",
            "doc": "FIFO Control Register 0"
        },
        "mfs4.csio_fbyte1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.csio_fbyte1",
            "name": "csio_fbyte1",
            "offset": "0x18",
            "doc": "FIFO Byte Register 1"
        },
        "mfs4.csio_fbyte2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.csio_fbyte2",
            "name": "csio_fbyte2",
            "offset": "0x19",
            "doc": "FIFO Byte Register 2"
        },
        "mfs4.lin_scr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "upcl",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Programmable clear bit"
                },
                {
                    "name": "ms",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master/Slave function select bit "
                },
                {
                    "name": "lbr",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break Field setting bit (valid in master mode only) "
                },
                {
                    "name": "rie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received interrupt enable bit "
                },
                {
                    "name": "tie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit interrupt enable bit "
                },
                {
                    "name": "tbie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit bus idle interrupt enable bit "
                },
                {
                    "name": "rxe",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data reception enable bit "
                },
                {
                    "name": "txe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data transmission enable bit "
                }
            ],
            "id": "mfs4.lin_scr",
            "name": "lin_scr",
            "offset": "0x1",
            "doc": "Serial Control Register"
        },
        "mfs4.lin_smr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "md",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Operation mode setting bits "
                },
                {
                    "name": "wucr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wake-up control bit"
                },
                {
                    "name": "sbl",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop bit length select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "soe",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial data output enable bit "
                }
            ],
            "id": "mfs4.lin_smr",
            "name": "lin_smr",
            "offset": "0x0",
            "doc": "Serial Mode Register"
        },
        "mfs4.lin_ssr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rec",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received Error flag clear bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lbd",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break field detection flag bit"
                },
                {
                    "name": "fre",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing error flag bit "
                },
                {
                    "name": "ore",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun error flag bit "
                },
                {
                    "name": "rdrf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received data full flag bit"
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit data empty flag bit "
                },
                {
                    "name": "tbi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit bus idle flag bit"
                }
            ],
            "id": "mfs4.lin_ssr",
            "name": "lin_ssr",
            "offset": "0x5",
            "doc": "Serial Status Register"
        },
        "mfs4.lin_escr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "esbl",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Extended stop bit length select bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lbie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break field detect interrupt enable bit "
                },
                {
                    "name": "lbl",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break field length select bits (valid in master mode only) "
                },
                {
                    "name": "del",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Break delimiter length select bits (valid in master mode only) "
                }
            ],
            "id": "mfs4.lin_escr",
            "name": "lin_escr",
            "offset": "0x4",
            "doc": "Extended Communication Control Register"
        },
        "mfs4.lin_rdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.lin_rdr",
            "name": "lin_rdr",
            "offset": "0x8",
            "doc": "Received Data Register"
        },
        "mfs4.lin_tdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.lin_tdr",
            "name": "lin_tdr",
            "offset": "0x8",
            "doc": "Transmit Data Register"
        },
        "mfs4.lin_bgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ext",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External clock select bit "
                },
                {
                    "name": "bgr1",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 1"
                },
                {
                    "name": "bgr0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 0"
                }
            ],
            "id": "mfs4.lin_bgr",
            "name": "lin_bgr",
            "offset": "0xc",
            "doc": "Baud Rate Generator Registers"
        },
        "mfs4.lin_fcr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flste",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Re-transmission data lost detect enable bit "
                },
                {
                    "name": "friie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received FIFO idle detection enable bit "
                },
                {
                    "name": "fdrq",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Transmit FIFO data request bit"
                },
                {
                    "name": "ftie",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO interrupt enable bit "
                },
                {
                    "name": "fsel",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO select bit "
                }
            ],
            "id": "mfs4.lin_fcr1",
            "name": "lin_fcr1",
            "offset": "0x15",
            "doc": "FIFO Control Register 1"
        },
        "mfs4.lin_fcr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flst",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FIFO re-transmit data lost flag bit "
                },
                {
                    "name": "fld",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO pointer reload bit "
                },
                {
                    "name": "fset",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO pointer save bit"
                },
                {
                    "name": "fcl2",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO2 reset bit "
                },
                {
                    "name": "fcl1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO1 reset bit "
                },
                {
                    "name": "fe2",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO2 operation enable bit "
                },
                {
                    "name": "fe1",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO1 operation enable bit"
                }
            ],
            "id": "mfs4.lin_fcr0",
            "name": "lin_fcr0",
            "offset": "0x14",
            "doc": "FIFO Control Register 0"
        },
        "mfs4.lin_fbyte1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.lin_fbyte1",
            "name": "lin_fbyte1",
            "offset": "0x18",
            "doc": "FIFO Byte Register 1"
        },
        "mfs4.lin_fbyte2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.lin_fbyte2",
            "name": "lin_fbyte2",
            "offset": "0x19",
            "doc": "FIFO Byte Register 2"
        },
        "mfs4.i2c_ibcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mss",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master/slave select bit "
                },
                {
                    "name": "act_scc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Operation flag/iteration start condition generation bit"
                },
                {
                    "name": "acke",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data byte acknowledge enable bit "
                },
                {
                    "name": "wsel",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wait selection bit "
                },
                {
                    "name": "cnde",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Condition detection interrupt enable bit "
                },
                {
                    "name": "inte",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt enable bit "
                },
                {
                    "name": "ber",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bus error flag bit "
                },
                {
                    "name": "int",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "interrupt flag bit "
                }
            ],
            "id": "mfs4.i2c_ibcr",
            "name": "i2c_ibcr",
            "offset": "0x1",
            "doc": "I2C Bus Control Register"
        },
        "mfs4.i2c_smr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "md",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "operation mode set bits"
                },
                {
                    "name": "wucr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wake-up control bit"
                },
                {
                    "name": "rie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received interrupt enable bit"
                },
                {
                    "name": "tie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit interrupt enable bit"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "mfs4.i2c_smr",
            "name": "i2c_smr",
            "offset": "0x0",
            "doc": "Serial Mode Register"
        },
        "mfs4.i2c_ibsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fbt",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "First byte bit"
                },
                {
                    "name": "rack",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Acknowledge flag bit"
                },
                {
                    "name": "rsa",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Reserved address detection bit"
                },
                {
                    "name": "trx",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data direction bit "
                },
                {
                    "name": "al",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Arbitration lost bit"
                },
                {
                    "name": "rsc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Iteration start condition check bit "
                },
                {
                    "name": "spc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop condition check bit "
                },
                {
                    "name": "bb",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bus state bit "
                }
            ],
            "id": "mfs4.i2c_ibsr",
            "name": "i2c_ibsr",
            "offset": "0x4",
            "doc": "I2C Bus Status Register"
        },
        "mfs4.i2c_ssr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rec",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received error flag clear bit"
                },
                {
                    "name": "tset",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit empty flag set bit"
                },
                {
                    "name": "dma",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA mode enable bit "
                },
                {
                    "name": "tbie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit bus idle interrupt enable bit (Effective only when DMA mode is enabled) "
                },
                {
                    "name": "ore",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun error flag bit"
                },
                {
                    "name": "rdrf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received data full flag bit "
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit data empty flag bit "
                },
                {
                    "name": "tbi",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit bus idle flag bit (Effective only when DMA mode is enabled) "
                }
            ],
            "id": "mfs4.i2c_ssr",
            "name": "i2c_ssr",
            "offset": "0x5",
            "doc": "Serial Status Register "
        },
        "mfs4.i2c_rdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.i2c_rdr",
            "name": "i2c_rdr",
            "offset": "0x8",
            "doc": "Received Data Register"
        },
        "mfs4.i2c_tdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.i2c_tdr",
            "name": "i2c_tdr",
            "offset": "0x8",
            "doc": "Transmit Data Register"
        },
        "mfs4.i2c_ismk": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "en",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I2C interface operation enable bit"
                },
                {
                    "name": "sm",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "127",
                    "doc": "Slave address mask bits"
                }
            ],
            "id": "mfs4.i2c_ismk",
            "name": "i2c_ismk",
            "offset": "0x11",
            "doc": "7-bit Slave Address Mask Register"
        },
        "mfs4.i2c_isba": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "saen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slave address enable bit"
                },
                {
                    "name": "sa",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "7-bit slave address"
                }
            ],
            "id": "mfs4.i2c_isba",
            "name": "i2c_isba",
            "offset": "0x10",
            "doc": "7-bit Slave Address Register"
        },
        "mfs4.i2c_bgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bgr1",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 1"
                },
                {
                    "name": "bgr0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Baud Rate Generator Registers 0"
                }
            ],
            "id": "mfs4.i2c_bgr",
            "name": "i2c_bgr",
            "offset": "0xc",
            "doc": "Baud Rate Generator Registers"
        },
        "mfs4.i2c_fcr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flste",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Re-transmission data lost detect enable bit "
                },
                {
                    "name": "friie",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received FIFO idle detection enable bit "
                },
                {
                    "name": "fdrq",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Transmit FIFO data request bit"
                },
                {
                    "name": "ftie",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit FIFO interrupt enable bit "
                },
                {
                    "name": "fsel",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO select bit "
                }
            ],
            "id": "mfs4.i2c_fcr1",
            "name": "i2c_fcr1",
            "offset": "0x15",
            "doc": "FIFO Control Register 1"
        },
        "mfs4.i2c_fcr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "flst",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FIFO re-transmit data lost flag bit "
                },
                {
                    "name": "fld",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO pointer reload bit "
                },
                {
                    "name": "fset",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO pointer save bit"
                },
                {
                    "name": "fcl2",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO2 reset bit "
                },
                {
                    "name": "fcl1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO1 reset bit "
                },
                {
                    "name": "fe2",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO2 operation enable bit "
                },
                {
                    "name": "fe1",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO1 operation enable bit"
                }
            ],
            "id": "mfs4.i2c_fcr0",
            "name": "i2c_fcr0",
            "offset": "0x14",
            "doc": "FIFO Control Register 0"
        },
        "mfs4.i2c_fbyte1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.i2c_fbyte1",
            "name": "i2c_fbyte1",
            "offset": "0x18",
            "doc": "FIFO Byte Register 1"
        },
        "mfs4.i2c_fbyte2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "mfs4.i2c_fbyte2",
            "name": "i2c_fbyte2",
            "offset": "0x19",
            "doc": "FIFO Byte Register 2"
        },
        "mfs5": {
            "type": "blk",
            "children": [],
            "id": "mfs5",
            "name": "mfs5",
            "offset": "0x40038500",
            "doc": ""
        },
        "mfs6": {
            "type": "blk",
            "children": [],
            "id": "mfs6",
            "name": "mfs6",
            "offset": "0x40038600",
            "doc": ""
        },
        "mfs7": {
            "type": "blk",
            "children": [],
            "id": "mfs7",
            "name": "mfs7",
            "offset": "0x40038700",
            "doc": ""
        },
        "crc": {
            "type": "blk",
            "children": [
                "crc.crccr",
                "crc.crcinit",
                "crc.crcin",
                "crc.crcr"
            ],
            "id": "crc",
            "name": "crc",
            "offset": "0x40039000",
            "doc": "CRC Registers"
        },
        "crc.crccr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fxor",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Initialization bit"
                },
                {
                    "name": "crclsf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Final XOR control bit"
                },
                {
                    "name": "crclte",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CRC result bit-order setting bit "
                },
                {
                    "name": "lsbfst",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CRC result byte-order setting bit "
                },
                {
                    "name": "ltlend",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit-order setting bit "
                },
                {
                    "name": "crc32",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Byte-order setting bit "
                },
                {
                    "name": "init",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CRC mode selection bit"
                }
            ],
            "id": "crc.crccr",
            "name": "crccr",
            "offset": "0x0",
            "doc": "CRC Control Register"
        },
        "crc.crcinit": {
            "type": "reg",
            "fields": [
                {
                    "name": "d",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "4294967295",
                    "doc": "Initial value"
                }
            ],
            "id": "crc.crcinit",
            "name": "crcinit",
            "offset": "0x4",
            "doc": "Initial Value Register"
        },
        "crc.crcin": {
            "type": "reg",
            "fields": [
                {
                    "name": "d",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input data"
                }
            ],
            "id": "crc.crcin",
            "name": "crcin",
            "offset": "0x8",
            "doc": "Input Data Register"
        },
        "crc.crcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "d",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "4294967295",
                    "doc": "CRC Data"
                }
            ],
            "id": "crc.crcr",
            "name": "crcr",
            "offset": "0xc",
            "doc": "CRC Register"
        },
        "exbus": {
            "type": "blk",
            "children": [
                "exbus.mode0",
                "exbus.mode1",
                "exbus.mode2",
                "exbus.mode3",
                "exbus.mode7",
                "exbus.tim0",
                "exbus.tim1",
                "exbus.tim2",
                "exbus.tim3",
                "exbus.tim7",
                "exbus.area0",
                "exbus.area1",
                "exbus.area2",
                "exbus.area3",
                "exbus.area7"
            ],
            "id": "exbus",
            "name": "exbus",
            "offset": "0x4003f000",
            "doc": "External Bus Interface"
        },
        "exbus.mode0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "shrtdout",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "select to which idle cycle the write data output is extended"
                },
                {
                    "name": "rdy",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "control the external RDY function"
                },
                {
                    "name": "page",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NOR Flash memory page access mode "
                },
                {
                    "name": "nand",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NAND Flash memory mode"
                },
                {
                    "name": "weoff",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "disable the write enable signal (MWEX) operation"
                },
                {
                    "name": "rbmon",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Read Byte Mask ON"
                },
                {
                    "name": "wdth",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "specify Data Width "
                }
            ],
            "id": "exbus.mode0",
            "name": "mode0",
            "offset": "0x0",
            "doc": "Mode Register 0"
        },
        "exbus.mode1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "exbus.mode1",
            "name": "mode1",
            "offset": "0x4",
            "doc": "Mode Register 1"
        },
        "exbus.mode2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "exbus.mode2",
            "name": "mode2",
            "offset": "0x8",
            "doc": "Mode Register 2"
        },
        "exbus.mode3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "exbus.mode3",
            "name": "mode3",
            "offset": "0xc",
            "doc": "Mode Register 3"
        },
        "exbus.mode7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "exbus.mode7",
            "name": "mode7",
            "offset": "0x1c",
            "doc": "Mode Register 7"
        },
        "exbus.tim0": {
            "type": "reg",
            "fields": [
                {
                    "name": "widlc",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Idle Cycle "
                },
                {
                    "name": "wwec",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "5",
                    "doc": "Write Enable Cycle"
                },
                {
                    "name": "wadc",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "5",
                    "doc": "Write Address Setup cycle"
                },
                {
                    "name": "wacc",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "Write Access Cycle"
                },
                {
                    "name": "ridlc",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "Read Idle Cycle"
                },
                {
                    "name": "fradc",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "First Read Address Cycle "
                },
                {
                    "name": "radc",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Read Address Setup cycle"
                },
                {
                    "name": "racc",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "Read Access Cycle"
                }
            ],
            "id": "exbus.tim0",
            "name": "tim0",
            "offset": "0x20",
            "doc": "Timing Register 0"
        },
        "exbus.tim1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "exbus.tim1",
            "name": "tim1",
            "offset": "0x24",
            "doc": "Timing Register 1"
        },
        "exbus.tim2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "exbus.tim2",
            "name": "tim2",
            "offset": "0x28",
            "doc": "Timing Register 2"
        },
        "exbus.tim3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "exbus.tim3",
            "name": "tim3",
            "offset": "0x2c",
            "doc": "Timing Register 3"
        },
        "exbus.tim7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "exbus.tim7",
            "name": "tim7",
            "offset": "0x3c",
            "doc": "Timing Register 7"
        },
        "exbus.area0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mask",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "address mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "addr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Address"
                }
            ],
            "id": "exbus.area0",
            "name": "area0",
            "offset": "0x40",
            "doc": "Area Register 0"
        },
        "exbus.area1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mask",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "address mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "addr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "16",
                    "doc": "Address"
                }
            ],
            "id": "exbus.area1",
            "name": "area1",
            "offset": "0x44",
            "doc": "Area Register 1"
        },
        "exbus.area2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mask",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "address mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "addr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "32",
                    "doc": "Address"
                }
            ],
            "id": "exbus.area2",
            "name": "area2",
            "offset": "0x48",
            "doc": "Area Register 2"
        },
        "exbus.area3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mask",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "address mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "addr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "48",
                    "doc": "Address"
                }
            ],
            "id": "exbus.area3",
            "name": "area3",
            "offset": "0x4c",
            "doc": "Area Register 3"
        },
        "exbus.area7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mask",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "address mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "addr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "112",
                    "doc": "Address"
                }
            ],
            "id": "exbus.area7",
            "name": "area7",
            "offset": "0x5c",
            "doc": "Area Register 7"
        },
        "dmac": {
            "type": "blk",
            "children": [
                "dmac.dmacr",
                "dmac.dmaca0",
                "dmac.dmacb0",
                "dmac.dmacsa0",
                "dmac.dmacda0",
                "dmac.dmaca1",
                "dmac.dmacb1",
                "dmac.dmacsa1",
                "dmac.dmacda1",
                "dmac.dmaca2",
                "dmac.dmacb2",
                "dmac.dmacsa2",
                "dmac.dmacda2",
                "dmac.dmaca3",
                "dmac.dmacb3",
                "dmac.dmacsa3",
                "dmac.dmacda3",
                "dmac.dmaca4",
                "dmac.dmacb4",
                "dmac.dmacsa4",
                "dmac.dmacda4",
                "dmac.dmaca5",
                "dmac.dmacb5",
                "dmac.dmacsa5",
                "dmac.dmacda5",
                "dmac.dmaca6",
                "dmac.dmacb6",
                "dmac.dmacsa6",
                "dmac.dmacda6",
                "dmac.dmaca7",
                "dmac.dmacb7",
                "dmac.dmacsa7",
                "dmac.dmacda7"
            ],
            "id": "dmac",
            "name": "dmac",
            "offset": "0x40060000",
            "doc": "DMAC Registers"
        },
        "dmac.dmacr": {
            "type": "reg",
            "fields": [
                {
                    "name": "de",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Enable (all-channel operation enable bit) "
                },
                {
                    "name": "ds",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Stop"
                },
                {
                    "name": "rsvd0",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pr",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Rotation"
                },
                {
                    "name": "dh",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Halt (All-channel pause bit) "
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "dmac.dmacr",
            "name": "dmacr",
            "offset": "0x0",
            "doc": "Entire DMAC Configuration Register"
        },
        "dmac.dmaca0": {
            "type": "reg",
            "fields": [
                {
                    "name": "eb",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable bit (individual-channel operation enable bit)"
                },
                {
                    "name": "pb",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pause bit (individual-channel pause bit) "
                },
                {
                    "name": "st",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger"
                },
                {
                    "name": "is",
                    "lsb": 23,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Select "
                },
                {
                    "name": "rsvd0",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bc",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Block Count "
                },
                {
                    "name": "tc",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Count"
                }
            ],
            "id": "dmac.dmaca0",
            "name": "dmaca0",
            "offset": "0x10",
            "doc": "Configuration A Register"
        },
        "dmac.dmacb0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ms",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Mode Select"
                },
                {
                    "name": "tw",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width "
                },
                {
                    "name": "fs",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fixed Source "
                },
                {
                    "name": "fd",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fixed Destination"
                },
                {
                    "name": "rc",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reload Count (BC/TC reload)"
                },
                {
                    "name": "rs",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reload Source"
                },
                {
                    "name": "rd",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reload Destination"
                },
                {
                    "name": "ei",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Error Interrupt (unsuccessful transfer completion interrupt enable)"
                },
                {
                    "name": "ci",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Completion Interrupt (successful transfer completion interrupt enable)"
                },
                {
                    "name": "ss",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop Status (stop status notification)"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "em",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable bit Mask (EB bit clear mask)"
                }
            ],
            "id": "dmac.dmacb0",
            "name": "dmacb0",
            "offset": "0x14",
            "doc": "Configuration B Register"
        },
        "dmac.dmacsa0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacsa0",
            "name": "dmacsa0",
            "offset": "0x18",
            "doc": "Transfer Source Address Register"
        },
        "dmac.dmacda0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacda0",
            "name": "dmacda0",
            "offset": "0x1c",
            "doc": "Transfer Destination Address Register"
        },
        "dmac.dmaca1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmaca1",
            "name": "dmaca1",
            "offset": "0x20",
            "doc": "Configuration A Register 1"
        },
        "dmac.dmacb1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacb1",
            "name": "dmacb1",
            "offset": "0x24",
            "doc": "Configuration B Register 1"
        },
        "dmac.dmacsa1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacsa1",
            "name": "dmacsa1",
            "offset": "0x28",
            "doc": "Transfer Source Address Register 1"
        },
        "dmac.dmacda1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacda1",
            "name": "dmacda1",
            "offset": "0x2c",
            "doc": "Transfer Destination Address Register 1"
        },
        "dmac.dmaca2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmaca2",
            "name": "dmaca2",
            "offset": "0x30",
            "doc": "Configuration A Register 2"
        },
        "dmac.dmacb2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacb2",
            "name": "dmacb2",
            "offset": "0x34",
            "doc": "Configuration B Register 2"
        },
        "dmac.dmacsa2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacsa2",
            "name": "dmacsa2",
            "offset": "0x38",
            "doc": "Transfer Source Address Register 2"
        },
        "dmac.dmacda2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacda2",
            "name": "dmacda2",
            "offset": "0x3c",
            "doc": "Transfer Destination Address Register 2"
        },
        "dmac.dmaca3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmaca3",
            "name": "dmaca3",
            "offset": "0x40",
            "doc": "Configuration A Register 3"
        },
        "dmac.dmacb3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacb3",
            "name": "dmacb3",
            "offset": "0x44",
            "doc": "Configuration B Register 3"
        },
        "dmac.dmacsa3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacsa3",
            "name": "dmacsa3",
            "offset": "0x48",
            "doc": "Transfer Source Address Register 3"
        },
        "dmac.dmacda3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacda3",
            "name": "dmacda3",
            "offset": "0x4c",
            "doc": "Transfer Destination Address Register 3"
        },
        "dmac.dmaca4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmaca4",
            "name": "dmaca4",
            "offset": "0x50",
            "doc": "Configuration A Register 4"
        },
        "dmac.dmacb4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacb4",
            "name": "dmacb4",
            "offset": "0x54",
            "doc": "Configuration B Register 4"
        },
        "dmac.dmacsa4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacsa4",
            "name": "dmacsa4",
            "offset": "0x58",
            "doc": "Transfer Source Address Register 4"
        },
        "dmac.dmacda4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacda4",
            "name": "dmacda4",
            "offset": "0x5c",
            "doc": "Transfer Destination Address Register 4"
        },
        "dmac.dmaca5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmaca5",
            "name": "dmaca5",
            "offset": "0x60",
            "doc": "Configuration A Register 5"
        },
        "dmac.dmacb5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacb5",
            "name": "dmacb5",
            "offset": "0x64",
            "doc": "Configuration B Register 5"
        },
        "dmac.dmacsa5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacsa5",
            "name": "dmacsa5",
            "offset": "0x68",
            "doc": "Transfer Source Address Register 5"
        },
        "dmac.dmacda5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacda5",
            "name": "dmacda5",
            "offset": "0x6c",
            "doc": "Transfer Destination Address Register 5"
        },
        "dmac.dmaca6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmaca6",
            "name": "dmaca6",
            "offset": "0x70",
            "doc": "Configuration A Register 6"
        },
        "dmac.dmacb6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacb6",
            "name": "dmacb6",
            "offset": "0x74",
            "doc": "Configuration B Register 6"
        },
        "dmac.dmacsa6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacsa6",
            "name": "dmacsa6",
            "offset": "0x78",
            "doc": "Transfer Source Address Register 6"
        },
        "dmac.dmacda6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacda6",
            "name": "dmacda6",
            "offset": "0x7c",
            "doc": "Transfer Destination Address Register 6"
        },
        "dmac.dmaca7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmaca7",
            "name": "dmaca7",
            "offset": "0x80",
            "doc": "Configuration A Register 7"
        },
        "dmac.dmacb7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacb7",
            "name": "dmacb7",
            "offset": "0x84",
            "doc": "Configuration B Register 7"
        },
        "dmac.dmacsa7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacsa7",
            "name": "dmacsa7",
            "offset": "0x88",
            "doc": "Transfer Source Address Register 7"
        },
        "dmac.dmacda7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "dmac.dmacda7",
            "name": "dmacda7",
            "offset": "0x8c",
            "doc": "Transfer Destination Address Register 7"
        }
    }
}