
ping_pong.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000130  00800100  00001776  0000180a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001776  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003f  00800230  00800230  0000193a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000193a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000368  00000000  00000000  00001996  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003b6c  00000000  00000000  00001cfe  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000014c8  00000000  00000000  0000586a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001472  00000000  00000000  00006d32  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000009e4  00000000  00000000  000081a4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000a5b  00000000  00000000  00008b88  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00002248  00000000  00000000  000095e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000330  00000000  00000000  0000b82b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b4 01 	jmp	0x368	; 0x368 <__ctors_end>
       4:	0c 94 48 02 	jmp	0x490	; 0x490 <__vector_1>
       8:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
       c:	0c 94 e7 01 	jmp	0x3ce	; 0x3ce <__vector_3>
      10:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      14:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      18:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      1c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      20:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      24:	0c 94 89 02 	jmp	0x512	; 0x512 <__vector_9>
      28:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      2c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      30:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      34:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      38:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      3c:	0c 94 6c 02 	jmp	0x4d8	; 0x4d8 <__vector_15>
      40:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      44:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      48:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      4c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      50:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      54:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      58:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      5c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      60:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      64:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      68:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      6c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>

00000070 <__trampolines_end>:
	...
      78:	00 06       	cpc	r0, r16
      7a:	5f 5f       	subi	r21, 0xFF	; 255
      7c:	06 00       	.word	0x0006	; ????
      7e:	00 00       	nop
      80:	00 07       	cpc	r16, r16
      82:	07 00       	.word	0x0007	; ????
      84:	07 07       	cpc	r16, r23
      86:	00 00       	nop
      88:	14 7f       	andi	r17, 0xF4	; 244
      8a:	7f 14       	cp	r7, r15
      8c:	7f 7f       	andi	r23, 0xFF	; 255
      8e:	14 00       	.word	0x0014	; ????
      90:	24 2e       	mov	r2, r20
      92:	6b 6b       	ori	r22, 0xBB	; 187
      94:	3a 12       	cpse	r3, r26
      96:	00 00       	nop
      98:	46 66       	ori	r20, 0x66	; 102
      9a:	30 18       	sub	r3, r0
      9c:	0c 66       	ori	r16, 0x6C	; 108
      9e:	62 00       	.word	0x0062	; ????
      a0:	30 7a       	andi	r19, 0xA0	; 160
      a2:	4f 5d       	subi	r20, 0xDF	; 223
      a4:	37 7a       	andi	r19, 0xA7	; 167
      a6:	48 00       	.word	0x0048	; ????
      a8:	04 07       	cpc	r16, r20
      aa:	03 00       	.word	0x0003	; ????
      ac:	00 00       	nop
      ae:	00 00       	nop
      b0:	00 1c       	adc	r0, r0
      b2:	3e 63       	ori	r19, 0x3E	; 62
      b4:	41 00       	.word	0x0041	; ????
      b6:	00 00       	nop
      b8:	00 41       	sbci	r16, 0x10	; 16
      ba:	63 3e       	cpi	r22, 0xE3	; 227
      bc:	1c 00       	.word	0x001c	; ????
      be:	00 00       	nop
      c0:	08 2a       	or	r0, r24
      c2:	3e 1c       	adc	r3, r14
      c4:	1c 3e       	cpi	r17, 0xEC	; 236
      c6:	2a 08       	sbc	r2, r10
      c8:	08 08       	sbc	r0, r8
      ca:	3e 3e       	cpi	r19, 0xEE	; 238
      cc:	08 08       	sbc	r0, r8
      ce:	00 00       	nop
      d0:	00 a0       	ldd	r0, Z+32	; 0x20
      d2:	e0 60       	ori	r30, 0x00	; 0
      d4:	00 00       	nop
      d6:	00 00       	nop
      d8:	08 08       	sbc	r0, r8
      da:	08 08       	sbc	r0, r8
      dc:	08 08       	sbc	r0, r8
      de:	00 00       	nop
      e0:	00 00       	nop
      e2:	60 60       	ori	r22, 0x00	; 0
      e4:	00 00       	nop
      e6:	00 00       	nop
      e8:	60 30       	cpi	r22, 0x00	; 0
      ea:	18 0c       	add	r1, r8
      ec:	06 03       	mulsu	r16, r22
      ee:	01 00       	.word	0x0001	; ????
      f0:	3e 7f       	andi	r19, 0xFE	; 254
      f2:	59 4d       	sbci	r21, 0xD9	; 217
      f4:	7f 3e       	cpi	r23, 0xEF	; 239
      f6:	00 00       	nop
      f8:	42 42       	sbci	r20, 0x22	; 34
      fa:	7f 7f       	andi	r23, 0xFF	; 255
      fc:	40 40       	sbci	r20, 0x00	; 0
      fe:	00 00       	nop
     100:	62 73       	andi	r22, 0x32	; 50
     102:	59 49       	sbci	r21, 0x99	; 153
     104:	6f 66       	ori	r22, 0x6F	; 111
     106:	00 00       	nop
     108:	22 63       	ori	r18, 0x32	; 50
     10a:	49 49       	sbci	r20, 0x99	; 153
     10c:	7f 36       	cpi	r23, 0x6F	; 111
     10e:	00 00       	nop
     110:	18 1c       	adc	r1, r8
     112:	16 13       	cpse	r17, r22
     114:	7f 7f       	andi	r23, 0xFF	; 255
     116:	10 00       	.word	0x0010	; ????
     118:	27 67       	ori	r18, 0x77	; 119
     11a:	45 45       	sbci	r20, 0x55	; 85
     11c:	7d 39       	cpi	r23, 0x9D	; 157
     11e:	00 00       	nop
     120:	3c 7e       	andi	r19, 0xEC	; 236
     122:	4b 49       	sbci	r20, 0x9B	; 155
     124:	79 30       	cpi	r23, 0x09	; 9
     126:	00 00       	nop
     128:	03 63       	ori	r16, 0x33	; 51
     12a:	71 19       	sub	r23, r1
     12c:	0f 07       	cpc	r16, r31
     12e:	00 00       	nop
     130:	36 7f       	andi	r19, 0xF6	; 246
     132:	49 49       	sbci	r20, 0x99	; 153
     134:	7f 36       	cpi	r23, 0x6F	; 111
     136:	00 00       	nop
     138:	06 4f       	sbci	r16, 0xF6	; 246
     13a:	49 69       	ori	r20, 0x99	; 153
     13c:	3f 1e       	adc	r3, r31
     13e:	00 00       	nop
     140:	00 00       	nop
     142:	6c 6c       	ori	r22, 0xCC	; 204
     144:	00 00       	nop
     146:	00 00       	nop
     148:	00 a0       	ldd	r0, Z+32	; 0x20
     14a:	ec 6c       	ori	r30, 0xCC	; 204
     14c:	00 00       	nop
     14e:	00 00       	nop
     150:	08 1c       	adc	r0, r8
     152:	36 63       	ori	r19, 0x36	; 54
     154:	41 00       	.word	0x0041	; ????
     156:	00 00       	nop
     158:	14 14       	cp	r1, r4
     15a:	14 14       	cp	r1, r4
     15c:	14 14       	cp	r1, r4
     15e:	00 00       	nop
     160:	00 41       	sbci	r16, 0x10	; 16
     162:	63 36       	cpi	r22, 0x63	; 99
     164:	1c 08       	sbc	r1, r12
     166:	00 00       	nop
     168:	02 03       	mulsu	r16, r18
     16a:	51 59       	subi	r21, 0x91	; 145
     16c:	0f 06       	cpc	r0, r31
     16e:	00 00       	nop
     170:	3e 7f       	andi	r19, 0xFE	; 254
     172:	41 5d       	subi	r20, 0xD1	; 209
     174:	5d 1f       	adc	r21, r29
     176:	1e 00       	.word	0x001e	; ????
     178:	7c 7e       	andi	r23, 0xEC	; 236
     17a:	13 13       	cpse	r17, r19
     17c:	7e 7c       	andi	r23, 0xCE	; 206
     17e:	00 00       	nop
     180:	41 7f       	andi	r20, 0xF1	; 241
     182:	7f 49       	sbci	r23, 0x9F	; 159
     184:	49 7f       	andi	r20, 0xF9	; 249
     186:	36 00       	.word	0x0036	; ????
     188:	1c 3e       	cpi	r17, 0xEC	; 236
     18a:	63 41       	sbci	r22, 0x13	; 19
     18c:	41 63       	ori	r20, 0x31	; 49
     18e:	22 00       	.word	0x0022	; ????
     190:	41 7f       	andi	r20, 0xF1	; 241
     192:	7f 41       	sbci	r23, 0x1F	; 31
     194:	63 7f       	andi	r22, 0xF3	; 243
     196:	1c 00       	.word	0x001c	; ????
     198:	41 7f       	andi	r20, 0xF1	; 241
     19a:	7f 49       	sbci	r23, 0x9F	; 159
     19c:	5d 41       	sbci	r21, 0x1D	; 29
     19e:	63 00       	.word	0x0063	; ????
     1a0:	41 7f       	andi	r20, 0xF1	; 241
     1a2:	7f 49       	sbci	r23, 0x9F	; 159
     1a4:	1d 01       	movw	r2, r26
     1a6:	03 00       	.word	0x0003	; ????
     1a8:	1c 3e       	cpi	r17, 0xEC	; 236
     1aa:	63 41       	sbci	r22, 0x13	; 19
     1ac:	51 73       	andi	r21, 0x31	; 49
     1ae:	72 00       	.word	0x0072	; ????
     1b0:	7f 7f       	andi	r23, 0xFF	; 255
     1b2:	08 08       	sbc	r0, r8
     1b4:	7f 7f       	andi	r23, 0xFF	; 255
     1b6:	00 00       	nop
     1b8:	00 41       	sbci	r16, 0x10	; 16
     1ba:	7f 7f       	andi	r23, 0xFF	; 255
     1bc:	41 00       	.word	0x0041	; ????
     1be:	00 00       	nop
     1c0:	30 70       	andi	r19, 0x00	; 0
     1c2:	40 41       	sbci	r20, 0x10	; 16
     1c4:	7f 3f       	cpi	r23, 0xFF	; 255
     1c6:	01 00       	.word	0x0001	; ????
     1c8:	41 7f       	andi	r20, 0xF1	; 241
     1ca:	7f 08       	sbc	r7, r15
     1cc:	1c 77       	andi	r17, 0x7C	; 124
     1ce:	63 00       	.word	0x0063	; ????
     1d0:	41 7f       	andi	r20, 0xF1	; 241
     1d2:	7f 41       	sbci	r23, 0x1F	; 31
     1d4:	40 60       	ori	r20, 0x00	; 0
     1d6:	70 00       	.word	0x0070	; ????
     1d8:	7f 7f       	andi	r23, 0xFF	; 255
     1da:	06 0c       	add	r0, r6
     1dc:	06 7f       	andi	r16, 0xF6	; 246
     1de:	7f 00       	.word	0x007f	; ????
     1e0:	7f 7f       	andi	r23, 0xFF	; 255
     1e2:	06 0c       	add	r0, r6
     1e4:	18 7f       	andi	r17, 0xF8	; 248
     1e6:	7f 00       	.word	0x007f	; ????
     1e8:	1c 3e       	cpi	r17, 0xEC	; 236
     1ea:	63 41       	sbci	r22, 0x13	; 19
     1ec:	63 3e       	cpi	r22, 0xE3	; 227
     1ee:	1c 00       	.word	0x001c	; ????
     1f0:	41 7f       	andi	r20, 0xF1	; 241
     1f2:	7f 49       	sbci	r23, 0x9F	; 159
     1f4:	09 0f       	add	r16, r25
     1f6:	06 00       	.word	0x0006	; ????
     1f8:	1e 3f       	cpi	r17, 0xFE	; 254
     1fa:	21 71       	andi	r18, 0x11	; 17
     1fc:	7f 5e       	subi	r23, 0xEF	; 239
     1fe:	00 00       	nop
     200:	41 7f       	andi	r20, 0xF1	; 241
     202:	7f 19       	sub	r23, r15
     204:	39 6f       	ori	r19, 0xF9	; 249
     206:	46 00       	.word	0x0046	; ????
     208:	26 67       	ori	r18, 0x76	; 118
     20a:	4d 59       	subi	r20, 0x9D	; 157
     20c:	7b 32       	cpi	r23, 0x2B	; 43
     20e:	00 00       	nop
     210:	03 41       	sbci	r16, 0x13	; 19
     212:	7f 7f       	andi	r23, 0xFF	; 255
     214:	41 03       	mulsu	r20, r17
     216:	00 00       	nop
     218:	7f 7f       	andi	r23, 0xFF	; 255
     21a:	40 40       	sbci	r20, 0x00	; 0
     21c:	7f 7f       	andi	r23, 0xFF	; 255
     21e:	00 00       	nop
     220:	1f 3f       	cpi	r17, 0xFF	; 255
     222:	60 60       	ori	r22, 0x00	; 0
     224:	3f 1f       	adc	r19, r31
     226:	00 00       	nop
     228:	7f 7f       	andi	r23, 0xFF	; 255
     22a:	30 18       	sub	r3, r0
     22c:	30 7f       	andi	r19, 0xF0	; 240
     22e:	7f 00       	.word	0x007f	; ????
     230:	63 77       	andi	r22, 0x73	; 115
     232:	1c 08       	sbc	r1, r12
     234:	1c 77       	andi	r17, 0x7C	; 124
     236:	63 00       	.word	0x0063	; ????
     238:	07 4f       	sbci	r16, 0xF7	; 247
     23a:	78 78       	andi	r23, 0x88	; 136
     23c:	4f 07       	cpc	r20, r31
     23e:	00 00       	nop
     240:	67 73       	andi	r22, 0x37	; 55
     242:	59 4d       	sbci	r21, 0xD9	; 217
     244:	47 63       	ori	r20, 0x37	; 55
     246:	71 00       	.word	0x0071	; ????
     248:	00 7f       	andi	r16, 0xF0	; 240
     24a:	7f 41       	sbci	r23, 0x1F	; 31
     24c:	41 00       	.word	0x0041	; ????
     24e:	00 00       	nop
     250:	01 03       	mulsu	r16, r17
     252:	06 0c       	add	r0, r6
     254:	18 30       	cpi	r17, 0x08	; 8
     256:	60 00       	.word	0x0060	; ????
     258:	00 41       	sbci	r16, 0x10	; 16
     25a:	41 7f       	andi	r20, 0xF1	; 241
     25c:	7f 00       	.word	0x007f	; ????
     25e:	00 00       	nop
     260:	08 0c       	add	r0, r8
     262:	06 03       	mulsu	r16, r22
     264:	06 0c       	add	r0, r6
     266:	08 00       	.word	0x0008	; ????
     268:	80 80       	ld	r8, Z
     26a:	80 80       	ld	r8, Z
     26c:	80 80       	ld	r8, Z
     26e:	80 80       	ld	r8, Z
     270:	00 00       	nop
     272:	03 07       	cpc	r16, r19
     274:	04 00       	.word	0x0004	; ????
     276:	00 00       	nop
     278:	20 74       	andi	r18, 0x40	; 64
     27a:	54 54       	subi	r21, 0x44	; 68
     27c:	3c 78       	andi	r19, 0x8C	; 140
     27e:	40 00       	.word	0x0040	; ????
     280:	41 3f       	cpi	r20, 0xF1	; 241
     282:	7f 44       	sbci	r23, 0x4F	; 79
     284:	44 7c       	andi	r20, 0xC4	; 196
     286:	38 00       	.word	0x0038	; ????
     288:	38 7c       	andi	r19, 0xC8	; 200
     28a:	44 44       	sbci	r20, 0x44	; 68
     28c:	6c 28       	or	r6, r12
     28e:	00 00       	nop
     290:	30 78       	andi	r19, 0x80	; 128
     292:	48 49       	sbci	r20, 0x98	; 152
     294:	3f 7f       	andi	r19, 0xFF	; 255
     296:	40 00       	.word	0x0040	; ????
     298:	38 7c       	andi	r19, 0xC8	; 200
     29a:	54 54       	subi	r21, 0x44	; 68
     29c:	5c 18       	sub	r5, r12
     29e:	00 00       	nop
     2a0:	48 7e       	andi	r20, 0xE8	; 232
     2a2:	7f 49       	sbci	r23, 0x9F	; 159
     2a4:	03 02       	muls	r16, r19
     2a6:	00 00       	nop
     2a8:	98 bc       	out	0x28, r9	; 40
     2aa:	a4 a4       	ldd	r10, Z+44	; 0x2c
     2ac:	f8 7c       	andi	r31, 0xC8	; 200
     2ae:	04 00       	.word	0x0004	; ????
     2b0:	41 7f       	andi	r20, 0xF1	; 241
     2b2:	7f 08       	sbc	r7, r15
     2b4:	04 7c       	andi	r16, 0xC4	; 196
     2b6:	78 00       	.word	0x0078	; ????
     2b8:	00 44       	sbci	r16, 0x40	; 64
     2ba:	7d 7d       	andi	r23, 0xDD	; 221
     2bc:	40 00       	.word	0x0040	; ????
     2be:	00 00       	nop
     2c0:	40 c4       	rjmp	.+2176   	; 0xb42 <oled_sram_string+0x78>
     2c2:	84 fd       	sbrc	r24, 4
     2c4:	7d 00       	.word	0x007d	; ????
     2c6:	00 00       	nop
     2c8:	41 7f       	andi	r20, 0xF1	; 241
     2ca:	7f 10       	cpse	r7, r15
     2cc:	38 6c       	ori	r19, 0xC8	; 200
     2ce:	44 00       	.word	0x0044	; ????
     2d0:	00 41       	sbci	r16, 0x10	; 16
     2d2:	7f 7f       	andi	r23, 0xFF	; 255
     2d4:	40 00       	.word	0x0040	; ????
     2d6:	00 00       	nop
     2d8:	7c 7c       	andi	r23, 0xCC	; 204
     2da:	0c 18       	sub	r0, r12
     2dc:	0c 7c       	andi	r16, 0xCC	; 204
     2de:	78 00       	.word	0x0078	; ????
     2e0:	7c 7c       	andi	r23, 0xCC	; 204
     2e2:	04 04       	cpc	r0, r4
     2e4:	7c 78       	andi	r23, 0x8C	; 140
     2e6:	00 00       	nop
     2e8:	38 7c       	andi	r19, 0xC8	; 200
     2ea:	44 44       	sbci	r20, 0x44	; 68
     2ec:	7c 38       	cpi	r23, 0x8C	; 140
     2ee:	00 00       	nop
     2f0:	84 fc       	sbrc	r8, 4
     2f2:	f8 a4       	ldd	r15, Y+40	; 0x28
     2f4:	24 3c       	cpi	r18, 0xC4	; 196
     2f6:	18 00       	.word	0x0018	; ????
     2f8:	18 3c       	cpi	r17, 0xC8	; 200
     2fa:	24 a4       	ldd	r2, Z+44	; 0x2c
     2fc:	f8 fc       	.word	0xfcf8	; ????
     2fe:	84 00       	.word	0x0084	; ????
     300:	44 7c       	andi	r20, 0xC4	; 196
     302:	78 44       	sbci	r23, 0x48	; 72
     304:	1c 18       	sub	r1, r12
     306:	00 00       	nop
     308:	48 5c       	subi	r20, 0xC8	; 200
     30a:	54 54       	subi	r21, 0x44	; 68
     30c:	74 24       	eor	r7, r4
     30e:	00 00       	nop
     310:	00 04       	cpc	r0, r0
     312:	3e 7f       	andi	r19, 0xFE	; 254
     314:	44 24       	eor	r4, r4
     316:	00 00       	nop
     318:	3c 7c       	andi	r19, 0xCC	; 204
     31a:	40 40       	sbci	r20, 0x00	; 0
     31c:	3c 7c       	andi	r19, 0xCC	; 204
     31e:	40 00       	.word	0x0040	; ????
     320:	1c 3c       	cpi	r17, 0xCC	; 204
     322:	60 60       	ori	r22, 0x00	; 0
     324:	3c 1c       	adc	r3, r12
     326:	00 00       	nop
     328:	3c 7c       	andi	r19, 0xCC	; 204
     32a:	60 30       	cpi	r22, 0x00	; 0
     32c:	60 7c       	andi	r22, 0xC0	; 192
     32e:	3c 00       	.word	0x003c	; ????
     330:	44 6c       	ori	r20, 0xC4	; 196
     332:	38 10       	cpse	r3, r8
     334:	38 6c       	ori	r19, 0xC8	; 200
     336:	44 00       	.word	0x0044	; ????
     338:	9c bc       	out	0x2c, r9	; 44
     33a:	a0 a0       	ldd	r10, Z+32	; 0x20
     33c:	fc 7c       	andi	r31, 0xCC	; 204
     33e:	00 00       	nop
     340:	4c 64       	ori	r20, 0x4C	; 76
     342:	74 5c       	subi	r23, 0xC4	; 196
     344:	4c 64       	ori	r20, 0x4C	; 76
     346:	00 00       	nop
     348:	08 08       	sbc	r0, r8
     34a:	3e 77       	andi	r19, 0x7E	; 126
     34c:	41 41       	sbci	r20, 0x11	; 17
     34e:	00 00       	nop
     350:	00 00       	nop
     352:	00 77       	andi	r16, 0x70	; 112
     354:	77 00       	.word	0x0077	; ????
     356:	00 00       	nop
     358:	41 41       	sbci	r20, 0x11	; 17
     35a:	77 3e       	cpi	r23, 0xE7	; 231
     35c:	08 08       	sbc	r0, r8
     35e:	00 00       	nop
     360:	02 03       	mulsu	r16, r18
     362:	01 03       	mulsu	r16, r17
     364:	02 03       	mulsu	r16, r18
     366:	01 00       	.word	0x0001	; ????

00000368 <__ctors_end>:
     368:	11 24       	eor	r1, r1
     36a:	1f be       	out	0x3f, r1	; 63
     36c:	cf ef       	ldi	r28, 0xFF	; 255
     36e:	d4 e0       	ldi	r29, 0x04	; 4
     370:	de bf       	out	0x3e, r29	; 62
     372:	cd bf       	out	0x3d, r28	; 61

00000374 <__do_copy_data>:
     374:	12 e0       	ldi	r17, 0x02	; 2
     376:	a0 e0       	ldi	r26, 0x00	; 0
     378:	b1 e0       	ldi	r27, 0x01	; 1
     37a:	e6 e7       	ldi	r30, 0x76	; 118
     37c:	f7 e1       	ldi	r31, 0x17	; 23
     37e:	02 c0       	rjmp	.+4      	; 0x384 <__do_copy_data+0x10>
     380:	05 90       	lpm	r0, Z+
     382:	0d 92       	st	X+, r0
     384:	a0 33       	cpi	r26, 0x30	; 48
     386:	b1 07       	cpc	r27, r17
     388:	d9 f7       	brne	.-10     	; 0x380 <__do_copy_data+0xc>

0000038a <__do_clear_bss>:
     38a:	22 e0       	ldi	r18, 0x02	; 2
     38c:	a0 e3       	ldi	r26, 0x30	; 48
     38e:	b2 e0       	ldi	r27, 0x02	; 2
     390:	01 c0       	rjmp	.+2      	; 0x394 <.do_clear_bss_start>

00000392 <.do_clear_bss_loop>:
     392:	1d 92       	st	X+, r1

00000394 <.do_clear_bss_start>:
     394:	af 36       	cpi	r26, 0x6F	; 111
     396:	b2 07       	cpc	r27, r18
     398:	e1 f7       	brne	.-8      	; 0x392 <.do_clear_bss_loop>
     39a:	0e 94 0c 07 	call	0xe18	; 0xe18 <main>
     39e:	0c 94 b9 0b 	jmp	0x1772	; 0x1772 <_exit>

000003a2 <__bad_interrupt>:
     3a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003a6 <ADC_init>:

volatile int ADC_ready;

int ADC_init(void) {
	// Interrupt on rising edge PE0
	EMCUCR |= (1<<ISC2);
     3a6:	86 b7       	in	r24, 0x36	; 54
     3a8:	81 60       	ori	r24, 0x01	; 1
     3aa:	86 bf       	out	0x36, r24	; 54

	// Enable interrupt on PE0
	GICR |= (1<<INT2);
     3ac:	8b b7       	in	r24, 0x3b	; 59
     3ae:	80 62       	ori	r24, 0x20	; 32
     3b0:	8b bf       	out	0x3b, r24	; 59
	
	// Button input
	clr_bit(DDRE, PE0);
     3b2:	30 98       	cbi	0x06, 0	; 6
	
	//Enable the external memory interface/4 bits address
	MCUCR |= (1<<SRE);
     3b4:	85 b7       	in	r24, 0x35	; 53
     3b6:	80 68       	ori	r24, 0x80	; 128
     3b8:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1<<XMM2);
     3ba:	80 b7       	in	r24, 0x30	; 48
     3bc:	80 62       	ori	r24, 0x20	; 32
     3be:	80 bf       	out	0x30, r24	; 48
	
	//Set the interrupt pin to input
	DDRE &= ~(1<<PINE0);
     3c0:	30 98       	cbi	0x06, 0	; 6

	//set button pins to input
	clr_bit(DDRB, DDB0);
     3c2:	b8 98       	cbi	0x17, 0	; 23
	clr_bit(DDRB, DDB1);
     3c4:	b9 98       	cbi	0x17, 1	; 23
	
	//set joystick button to input
	clr_bit(DDRB, DDB2);
     3c6:	ba 98       	cbi	0x17, 2	; 23
	return 0;
}
     3c8:	80 e0       	ldi	r24, 0x00	; 0
     3ca:	90 e0       	ldi	r25, 0x00	; 0
     3cc:	08 95       	ret

000003ce <__vector_3>:
	ADC_ready = 0; 
	return *adc;
}


ISR(INT2_vect){
     3ce:	1f 92       	push	r1
     3d0:	0f 92       	push	r0
     3d2:	0f b6       	in	r0, 0x3f	; 63
     3d4:	0f 92       	push	r0
     3d6:	11 24       	eor	r1, r1
     3d8:	8f 93       	push	r24
     3da:	9f 93       	push	r25
	ADC_ready = 1;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	90 93 3c 02 	sts	0x023C, r25
     3e4:	80 93 3b 02 	sts	0x023B, r24
	//wake up the CPU
}
     3e8:	9f 91       	pop	r25
     3ea:	8f 91       	pop	r24
     3ec:	0f 90       	pop	r0
     3ee:	0f be       	out	0x3f, r0	; 63
     3f0:	0f 90       	pop	r0
     3f2:	1f 90       	pop	r1
     3f4:	18 95       	reti

000003f6 <CAN_init>:
extern volatile uint8_t rx_int_flag; 


Message msg;

int CAN_init(){
     3f6:	cf 93       	push	r28
     3f8:	df 93       	push	r29
     3fa:	1f 92       	push	r1
     3fc:	cd b7       	in	r28, 0x3d	; 61
     3fe:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	//config-mode
	MCP2515_init();
     400:	0e 94 f7 02 	call	0x5ee	; 0x5ee <MCP2515_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     404:	8c ec       	ldi	r24, 0xCC	; 204
     406:	94 e0       	ldi	r25, 0x04	; 4
     408:	01 97       	sbiw	r24, 0x01	; 1
     40a:	f1 f7       	brne	.-4      	; 0x408 <CAN_init+0x12>
     40c:	00 c0       	rjmp	.+0      	; 0x40e <CAN_init+0x18>
     40e:	00 00       	nop
	//enable interrupts in MCP
	//Interrupt when message received in RXB0
		
	
	
	value = MCP2515_read(MCP_CANSTAT);
     410:	8e e0       	ldi	r24, 0x0E	; 14
     412:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <MCP2515_read>
     416:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG) {
     418:	89 81       	ldd	r24, Y+1	; 0x01
     41a:	80 7e       	andi	r24, 0xE0	; 224
     41c:	80 38       	cpi	r24, 0x80	; 128
     41e:	39 f0       	breq	.+14     	; 0x42e <CAN_init+0x38>
		printf("MCP2515 is NOT in config mode after reset!\n");
     420:	82 e2       	ldi	r24, 0x22	; 34
     422:	91 e0       	ldi	r25, 0x01	; 1
     424:	0e 94 ba 08 	call	0x1174	; 0x1174 <puts>
		return 1;
     428:	81 e0       	ldi	r24, 0x01	; 1
     42a:	90 e0       	ldi	r25, 0x00	; 0
     42c:	1f c0       	rjmp	.+62     	; 0x46c <CAN_init+0x76>
	}
	
	MCP2515_bit_modify(MCP_CANINTE, 0x01, 0x01);
     42e:	41 e0       	ldi	r20, 0x01	; 1
     430:	61 e0       	ldi	r22, 0x01	; 1
     432:	8b e2       	ldi	r24, 0x2B	; 43
     434:	0e 94 0f 03 	call	0x61e	; 0x61e <MCP2515_bit_modify>
	MCP2515_bit_modify(MCP_RXB0CTRL, 0x60, 0xFF);
     438:	4f ef       	ldi	r20, 0xFF	; 255
     43a:	60 e6       	ldi	r22, 0x60	; 96
     43c:	80 e6       	ldi	r24, 0x60	; 96
     43e:	0e 94 0f 03 	call	0x61e	; 0x61e <MCP2515_bit_modify>
	
	//Set Normal-mode
	MCP2515_bit_modify(MCP_CANCTRL, MODE_MASK , MODE_NORMAL);
     442:	40 e0       	ldi	r20, 0x00	; 0
     444:	60 ee       	ldi	r22, 0xE0	; 224
     446:	8f e0       	ldi	r24, 0x0F	; 15
     448:	0e 94 0f 03 	call	0x61e	; 0x61e <MCP2515_bit_modify>
	
	value = MCP2515_read(MCP_CANSTAT);
     44c:	8e e0       	ldi	r24, 0x0E	; 14
     44e:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <MCP2515_read>
     452:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_NORMAL) {
     454:	89 81       	ldd	r24, Y+1	; 0x01
     456:	80 7e       	andi	r24, 0xE0	; 224
     458:	39 f0       	breq	.+14     	; 0x468 <CAN_init+0x72>
		printf("MCP2515 is NOT in normal mode!\n");
     45a:	8d e4       	ldi	r24, 0x4D	; 77
     45c:	91 e0       	ldi	r25, 0x01	; 1
     45e:	0e 94 ba 08 	call	0x1174	; 0x1174 <puts>
		return 1;
     462:	81 e0       	ldi	r24, 0x01	; 1
     464:	90 e0       	ldi	r25, 0x00	; 0
     466:	02 c0       	rjmp	.+4      	; 0x46c <CAN_init+0x76>
	}
	
	return 0;
     468:	80 e0       	ldi	r24, 0x00	; 0
     46a:	90 e0       	ldi	r25, 0x00	; 0
}
     46c:	0f 90       	pop	r0
     46e:	df 91       	pop	r29
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <CAN_int_vect>:
	return 0; 
}

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     474:	40 e0       	ldi	r20, 0x00	; 0
     476:	61 e0       	ldi	r22, 0x01	; 1
     478:	8c e2       	ldi	r24, 0x2C	; 44
     47a:	0e 94 0f 03 	call	0x61e	; 0x61e <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     47e:	40 e0       	ldi	r20, 0x00	; 0
     480:	64 e0       	ldi	r22, 0x04	; 4
     482:	8c e2       	ldi	r24, 0x2C	; 44
     484:	0e 94 0f 03 	call	0x61e	; 0x61e <MCP2515_bit_modify>
	rx_int_flag = 1;
     488:	81 e0       	ldi	r24, 0x01	; 1
     48a:	80 93 30 02 	sts	0x0230, r24
     48e:	08 95       	ret

00000490 <__vector_1>:
		
}



ISR(INT0_vect){
     490:	1f 92       	push	r1
     492:	0f 92       	push	r0
     494:	0f b6       	in	r0, 0x3f	; 63
     496:	0f 92       	push	r0
     498:	11 24       	eor	r1, r1
     49a:	2f 93       	push	r18
     49c:	3f 93       	push	r19
     49e:	4f 93       	push	r20
     4a0:	5f 93       	push	r21
     4a2:	6f 93       	push	r22
     4a4:	7f 93       	push	r23
     4a6:	8f 93       	push	r24
     4a8:	9f 93       	push	r25
     4aa:	af 93       	push	r26
     4ac:	bf 93       	push	r27
     4ae:	ef 93       	push	r30
     4b0:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     4b2:	0e 94 3a 02 	call	0x474	; 0x474 <CAN_int_vect>
}
     4b6:	ff 91       	pop	r31
     4b8:	ef 91       	pop	r30
     4ba:	bf 91       	pop	r27
     4bc:	af 91       	pop	r26
     4be:	9f 91       	pop	r25
     4c0:	8f 91       	pop	r24
     4c2:	7f 91       	pop	r23
     4c4:	6f 91       	pop	r22
     4c6:	5f 91       	pop	r21
     4c8:	4f 91       	pop	r20
     4ca:	3f 91       	pop	r19
     4cc:	2f 91       	pop	r18
     4ce:	0f 90       	pop	r0
     4d0:	0f be       	out	0x3f, r0	; 63
     4d2:	0f 90       	pop	r0
     4d4:	1f 90       	pop	r1
     4d6:	18 95       	reti

000004d8 <__vector_15>:
}*/




ISR(TIMER1_OVF_vect){
     4d8:	1f 92       	push	r1
     4da:	0f 92       	push	r0
     4dc:	0f b6       	in	r0, 0x3f	; 63
     4de:	0f 92       	push	r0
     4e0:	11 24       	eor	r1, r1
     4e2:	8f 93       	push	r24
     4e4:	9f 93       	push	r25
	oled_flag = 1;
     4e6:	81 e0       	ldi	r24, 0x01	; 1
     4e8:	90 e0       	ldi	r25, 0x00	; 0
     4ea:	90 93 3a 02 	sts	0x023A, r25
     4ee:	80 93 39 02 	sts	0x0239, r24
	score += 1;	
     4f2:	80 91 33 02 	lds	r24, 0x0233
     4f6:	90 91 34 02 	lds	r25, 0x0234
     4fa:	01 96       	adiw	r24, 0x01	; 1
     4fc:	90 93 34 02 	sts	0x0234, r25
     500:	80 93 33 02 	sts	0x0233, r24
}
     504:	9f 91       	pop	r25
     506:	8f 91       	pop	r24
     508:	0f 90       	pop	r0
     50a:	0f be       	out	0x3f, r0	; 63
     50c:	0f 90       	pop	r0
     50e:	1f 90       	pop	r1
     510:	18 95       	reti

00000512 <__vector_9>:

ISR(TIMER3_OVF_vect){
     512:	1f 92       	push	r1
     514:	0f 92       	push	r0
     516:	0f b6       	in	r0, 0x3f	; 63
     518:	0f 92       	push	r0
     51a:	11 24       	eor	r1, r1
     51c:	8f 93       	push	r24
     51e:	9f 93       	push	r25
	send_can_flag = 1;
     520:	81 e0       	ldi	r24, 0x01	; 1
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	90 93 32 02 	sts	0x0232, r25
     528:	80 93 31 02 	sts	0x0231, r24
	
}
     52c:	9f 91       	pop	r25
     52e:	8f 91       	pop	r24
     530:	0f 90       	pop	r0
     532:	0f be       	out	0x3f, r0	; 63
     534:	0f 90       	pop	r0
     536:	1f 90       	pop	r1
     538:	18 95       	reti

0000053a <EEPROM_read>:

unsigned char EEPROM_read(unsigned int uiAddress)
{	
	
	/* Wait for completion of previous write */
	while(EECR & (1<<EEWE));
     53a:	e1 99       	sbic	0x1c, 1	; 28
     53c:	fe cf       	rjmp	.-4      	; 0x53a <EEPROM_read>
	
	/* Set up address register */
	EEAR = uiAddress;
     53e:	9f bb       	out	0x1f, r25	; 31
     540:	8e bb       	out	0x1e, r24	; 30
	/* Start eeprom read by writing EERE */
	EECR |= (1<<EERE);
     542:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	return EEDR;
     544:	8d b3       	in	r24, 0x1d	; 29
	 
}
     546:	08 95       	ret

00000548 <read_highscore_list>:
	highscore_names[place] =  new_name;
	update_highscore_list();
}
	
	
void read_highscore_list(void){
     548:	af 92       	push	r10
     54a:	bf 92       	push	r11
     54c:	cf 92       	push	r12
     54e:	df 92       	push	r13
     550:	ef 92       	push	r14
     552:	ff 92       	push	r15
     554:	0f 93       	push	r16
     556:	1f 93       	push	r17
     558:	cf 93       	push	r28
     55a:	df 93       	push	r29
     55c:	0f 2e       	mov	r0, r31
     55e:	f0 e1       	ldi	r31, 0x10	; 16
     560:	cf 2e       	mov	r12, r31
     562:	f1 e0       	ldi	r31, 0x01	; 1
     564:	df 2e       	mov	r13, r31
     566:	f0 2d       	mov	r31, r0
     568:	00 e0       	ldi	r16, 0x00	; 0
     56a:	10 e0       	ldi	r17, 0x00	; 0
     56c:	a1 2c       	mov	r10, r1
     56e:	b1 2c       	mov	r11, r1
     570:	18 c0       	rjmp	.+48     	; 0x5a2 <read_highscore_list+0x5a>
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
     572:	f6 01       	movw	r30, r12
     574:	e0 80       	ld	r14, Z
     576:	f1 80       	ldd	r15, Z+1	; 0x01
     578:	ec 0e       	add	r14, r28
     57a:	fd 1e       	adc	r15, r29
     57c:	ce 01       	movw	r24, r28
     57e:	80 0f       	add	r24, r16
     580:	91 1f       	adc	r25, r17
     582:	0e 94 9d 02 	call	0x53a	; 0x53a <EEPROM_read>
     586:	f7 01       	movw	r30, r14
     588:	80 83       	st	Z, r24
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
     58a:	21 96       	adiw	r28, 0x01	; 1
     58c:	c3 30       	cpi	r28, 0x03	; 3
     58e:	d1 05       	cpc	r29, r1
     590:	81 f7       	brne	.-32     	; 0x572 <read_highscore_list+0x2a>
     592:	f2 e0       	ldi	r31, 0x02	; 2
     594:	cf 0e       	add	r12, r31
     596:	d1 1c       	adc	r13, r1
     598:	0d 5f       	subi	r16, 0xFD	; 253
     59a:	1f 4f       	sbci	r17, 0xFF	; 255
	update_highscore_list();
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
     59c:	0f 30       	cpi	r16, 0x0F	; 15
     59e:	11 05       	cpc	r17, r1
     5a0:	19 f0       	breq	.+6      	; 0x5a8 <read_highscore_list+0x60>
	highscore_names[place] =  new_name;
	update_highscore_list();
}
	
	
void read_highscore_list(void){
     5a2:	ca 2d       	mov	r28, r10
     5a4:	db 2d       	mov	r29, r11
     5a6:	e5 cf       	rjmp	.-54     	; 0x572 <read_highscore_list+0x2a>
     5a8:	06 e0       	ldi	r16, 0x06	; 6
     5aa:	11 e0       	ldi	r17, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
     5ac:	cf e0       	ldi	r28, 0x0F	; 15
     5ae:	d0 e0       	ldi	r29, 0x00	; 0
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
		highscore_scores[i] = EEPROM_read(i+15);
     5b0:	ce 01       	movw	r24, r28
     5b2:	0e 94 9d 02 	call	0x53a	; 0x53a <EEPROM_read>
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	f8 01       	movw	r30, r16
     5ba:	81 93       	st	Z+, r24
     5bc:	91 93       	st	Z+, r25
     5be:	8f 01       	movw	r16, r30
     5c0:	21 96       	adiw	r28, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
     5c2:	c4 31       	cpi	r28, 0x14	; 20
     5c4:	d1 05       	cpc	r29, r1
     5c6:	a1 f7       	brne	.-24     	; 0x5b0 <read_highscore_list+0x68>
		highscore_scores[i] = EEPROM_read(i+15);
	}
}
     5c8:	df 91       	pop	r29
     5ca:	cf 91       	pop	r28
     5cc:	1f 91       	pop	r17
     5ce:	0f 91       	pop	r16
     5d0:	ff 90       	pop	r15
     5d2:	ef 90       	pop	r14
     5d4:	df 90       	pop	r13
     5d6:	cf 90       	pop	r12
     5d8:	bf 90       	pop	r11
     5da:	af 90       	pop	r10
     5dc:	08 95       	ret

000005de <MCP2515_reset>:
	//set MCP2515 in configuration mode
	MCP2515_reset(); 
}

void MCP2515_reset(void){
	SPI_activate_SS();
     5de:	0e 94 c6 06 	call	0xd8c	; 0xd8c <SPI_activate_SS>
	SPI_read_write(MCP_RESET);
     5e2:	80 ec       	ldi	r24, 0xC0	; 192
     5e4:	0e 94 b6 06 	call	0xd6c	; 0xd6c <SPI_read_write>
	SPI_deactivate_SS();
     5e8:	0e 94 c8 06 	call	0xd90	; 0xd90 <SPI_deactivate_SS>
     5ec:	08 95       	ret

000005ee <MCP2515_init>:
#include "MCP2515.h"
#include "MCP2515_driver.h"
#include <string.h>

void MCP2515_init(void){
	SPI_init();
     5ee:	0e 94 ce 06 	call	0xd9c	; 0xd9c <SPI_init>
	//set MCP2515 in configuration mode
	MCP2515_reset(); 
     5f2:	0e 94 ef 02 	call	0x5de	; 0x5de <MCP2515_reset>
     5f6:	08 95       	ret

000005f8 <MCP2515_read>:
	SPI_activate_SS();
	SPI_read_write(MCP_RESET);
	SPI_deactivate_SS();
}

uint8_t MCP2515_read(uint8_t address){
     5f8:	cf 93       	push	r28
     5fa:	c8 2f       	mov	r28, r24
	uint8_t data;
	SPI_activate_SS();
     5fc:	0e 94 c6 06 	call	0xd8c	; 0xd8c <SPI_activate_SS>
	SPI_read_write(MCP_READ);
     600:	83 e0       	ldi	r24, 0x03	; 3
     602:	0e 94 b6 06 	call	0xd6c	; 0xd6c <SPI_read_write>
	SPI_read_write(address);
     606:	8c 2f       	mov	r24, r28
     608:	0e 94 b6 06 	call	0xd6c	; 0xd6c <SPI_read_write>
	data = SPI_read_write(0x00);
     60c:	80 e0       	ldi	r24, 0x00	; 0
     60e:	0e 94 b6 06 	call	0xd6c	; 0xd6c <SPI_read_write>
     612:	c8 2f       	mov	r28, r24
	SPI_deactivate_SS();
     614:	0e 94 c8 06 	call	0xd90	; 0xd90 <SPI_deactivate_SS>
	return data;
}
     618:	8c 2f       	mov	r24, r28
     61a:	cf 91       	pop	r28
     61c:	08 95       	ret

0000061e <MCP2515_bit_modify>:
	SPI_deactivate_SS();	
	return status;
}


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     61e:	1f 93       	push	r17
     620:	cf 93       	push	r28
     622:	df 93       	push	r29
     624:	18 2f       	mov	r17, r24
     626:	d6 2f       	mov	r29, r22
     628:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     62a:	0e 94 c6 06 	call	0xd8c	; 0xd8c <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     62e:	85 e0       	ldi	r24, 0x05	; 5
     630:	0e 94 b6 06 	call	0xd6c	; 0xd6c <SPI_read_write>
	SPI_read_write(address);
     634:	81 2f       	mov	r24, r17
     636:	0e 94 b6 06 	call	0xd6c	; 0xd6c <SPI_read_write>
	SPI_read_write(mask_byte);
     63a:	8d 2f       	mov	r24, r29
     63c:	0e 94 b6 06 	call	0xd6c	; 0xd6c <SPI_read_write>
	SPI_read_write(data_byte);
     640:	8c 2f       	mov	r24, r28
     642:	0e 94 b6 06 	call	0xd6c	; 0xd6c <SPI_read_write>
	SPI_deactivate_SS();
     646:	0e 94 c8 06 	call	0xd90	; 0xd90 <SPI_deactivate_SS>
     64a:	df 91       	pop	r29
     64c:	cf 91       	pop	r28
     64e:	1f 91       	pop	r17
     650:	08 95       	ret

00000652 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while( !( UCSR0A & (1<<UDRE0)) );
     652:	5d 9b       	sbis	0x0b, 5	; 11
     654:	fe cf       	rjmp	.-4      	; 0x652 <UART_transmit>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     656:	8c b9       	out	0x0c, r24	; 12
	return 0; 
}
     658:	80 e0       	ldi	r24, 0x00	; 0
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	08 95       	ret

0000065e <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     65e:	5f 9b       	sbis	0x0b, 7	; 11
     660:	fe cf       	rjmp	.-4      	; 0x65e <UART_receive>
 
	//Get and return received data from buffer
 
	return UDR0;
     662:	8c b1       	in	r24, 0x0c	; 12
}
     664:	08 95       	ret

00000666 <UART_init>:

int UART_init(unsigned int ubrr ){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     666:	89 b9       	out	0x09, r24	; 9

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     668:	88 e1       	ldi	r24, 0x18	; 24
     66a:	8a b9       	out	0x0a, r24	; 10
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     66c:	6f e2       	ldi	r22, 0x2F	; 47
     66e:	73 e0       	ldi	r23, 0x03	; 3
     670:	89 e2       	ldi	r24, 0x29	; 41
     672:	93 e0       	ldi	r25, 0x03	; 3
     674:	0e 94 5b 08 	call	0x10b6	; 0x10b6 <fdevopen>
     678:	90 93 3e 02 	sts	0x023E, r25
     67c:	80 93 3d 02 	sts	0x023D, r24
	
	return 0; 
}
     680:	80 e0       	ldi	r24, 0x00	; 0
     682:	90 e0       	ldi	r25, 0x00	; 0
     684:	08 95       	ret

00000686 <menu_sram_update>:
	}
	print_selection_sign(page);
	
}*/

void menu_sram_update(menu* menu_node, int selector_pos){
     686:	ef 92       	push	r14
     688:	ff 92       	push	r15
     68a:	0f 93       	push	r16
     68c:	1f 93       	push	r17
     68e:	cf 93       	push	r28
     690:	df 93       	push	r29
     692:	8c 01       	movw	r16, r24
     694:	7b 01       	movw	r14, r22
	int col = 0; 
	int page = 0; 
	oled_sram_reset();
     696:	0e 94 e9 04 	call	0x9d2	; 0x9d2 <oled_sram_reset>
	
	menu* current = menu_node->child;
     69a:	f8 01       	movw	r30, r16
     69c:	c6 81       	ldd	r28, Z+6	; 0x06
     69e:	d7 81       	ldd	r29, Z+7	; 0x07
	
	oled_sram_string(menu_node->name, page, col);
     6a0:	40 e0       	ldi	r20, 0x00	; 0
     6a2:	50 e0       	ldi	r21, 0x00	; 0
     6a4:	60 e0       	ldi	r22, 0x00	; 0
     6a6:	70 e0       	ldi	r23, 0x00	; 0
     6a8:	80 81       	ld	r24, Z
     6aa:	91 81       	ldd	r25, Z+1	; 0x01
     6ac:	0e 94 65 05 	call	0xaca	; 0xaca <oled_sram_string>
	
	page = 1;
	col = 2;
	while(current != NULL){
     6b0:	20 97       	sbiw	r28, 0x00	; 0
     6b2:	81 f0       	breq	.+32     	; 0x6d4 <menu_sram_update+0x4e>
	
	menu* current = menu_node->child;
	
	oled_sram_string(menu_node->name, page, col);
	
	page = 1;
     6b4:	01 e0       	ldi	r16, 0x01	; 1
     6b6:	10 e0       	ldi	r17, 0x00	; 0
	col = 2;
	while(current != NULL){
		oled_sram_string(current->name, page, col);
     6b8:	42 e0       	ldi	r20, 0x02	; 2
     6ba:	50 e0       	ldi	r21, 0x00	; 0
     6bc:	b8 01       	movw	r22, r16
     6be:	88 81       	ld	r24, Y
     6c0:	99 81       	ldd	r25, Y+1	; 0x01
     6c2:	0e 94 65 05 	call	0xaca	; 0xaca <oled_sram_string>
		current = current->next_sibling;
     6c6:	0a 80       	ldd	r0, Y+2	; 0x02
     6c8:	db 81       	ldd	r29, Y+3	; 0x03
     6ca:	c0 2d       	mov	r28, r0
		page++;
     6cc:	0f 5f       	subi	r16, 0xFF	; 255
     6ce:	1f 4f       	sbci	r17, 0xFF	; 255
	
	oled_sram_string(menu_node->name, page, col);
	
	page = 1;
	col = 2;
	while(current != NULL){
     6d0:	20 97       	sbiw	r28, 0x00	; 0
     6d2:	91 f7       	brne	.-28     	; 0x6b8 <menu_sram_update+0x32>
		oled_sram_string(current->name, page, col);
		current = current->next_sibling;
		page++;
	}
	oled_sram_char('*', selector_pos, 0);
     6d4:	40 e0       	ldi	r20, 0x00	; 0
     6d6:	50 e0       	ldi	r21, 0x00	; 0
     6d8:	b7 01       	movw	r22, r14
     6da:	8a e2       	ldi	r24, 0x2A	; 42
     6dc:	0e 94 a9 05 	call	0xb52	; 0xb52 <oled_sram_char>
	
}
     6e0:	df 91       	pop	r29
     6e2:	cf 91       	pop	r28
     6e4:	1f 91       	pop	r17
     6e6:	0f 91       	pop	r16
     6e8:	ff 90       	pop	r15
     6ea:	ef 90       	pop	r14
     6ec:	08 95       	ret

000006ee <create_menu>:


menu* create_menu(char* new_name){
     6ee:	cf 93       	push	r28
     6f0:	df 93       	push	r29
     6f2:	ec 01       	movw	r28, r24
	menu* new_menu = (menu*)malloc(sizeof(menu));
     6f4:	8c e0       	ldi	r24, 0x0C	; 12
     6f6:	90 e0       	ldi	r25, 0x00	; 0
     6f8:	0e 94 34 07 	call	0xe68	; 0xe68 <malloc>
     6fc:	fc 01       	movw	r30, r24
	
	if(new_menu == NULL){
     6fe:	00 97       	sbiw	r24, 0x00	; 0
     700:	41 f4       	brne	.+16     	; 0x712 <create_menu+0x24>
		printf("Out of mem\n");
     702:	8e ea       	ldi	r24, 0xAE	; 174
     704:	91 e0       	ldi	r25, 0x01	; 1
     706:	0e 94 ba 08 	call	0x1174	; 0x1174 <puts>
		exit(1);
     70a:	81 e0       	ldi	r24, 0x01	; 1
     70c:	90 e0       	ldi	r25, 0x00	; 0
     70e:	0e 94 b9 0b 	call	0x1772	; 0x1772 <_exit>
	}
	
	new_menu->name = new_name;
     712:	d1 83       	std	Z+1, r29	; 0x01
     714:	c0 83       	st	Z, r28
	new_menu->next_sibling = NULL;
     716:	13 82       	std	Z+3, r1	; 0x03
     718:	12 82       	std	Z+2, r1	; 0x02
	new_menu->prev_sibling = NULL;
     71a:	15 82       	std	Z+5, r1	; 0x05
     71c:	14 82       	std	Z+4, r1	; 0x04
	new_menu->parent = NULL;
     71e:	11 86       	std	Z+9, r1	; 0x09
     720:	10 86       	std	Z+8, r1	; 0x08
	new_menu->child = NULL;
     722:	17 82       	std	Z+7, r1	; 0x07
     724:	16 82       	std	Z+6, r1	; 0x06
	new_menu->number_of_childs = 0;
     726:	13 86       	std	Z+11, r1	; 0x0b
     728:	12 86       	std	Z+10, r1	; 0x0a
	
	return new_menu;
}
     72a:	df 91       	pop	r29
     72c:	cf 91       	pop	r28
     72e:	08 95       	ret

00000730 <create_submenu>:

menu* create_submenu(menu* parent_menu, menu* child_menu){ //tar inn liste av submenu struct
	if (parent_menu->child == NULL){
     730:	dc 01       	movw	r26, r24
     732:	16 96       	adiw	r26, 0x06	; 6
     734:	ed 91       	ld	r30, X+
     736:	fc 91       	ld	r31, X
     738:	17 97       	sbiw	r26, 0x07	; 7
     73a:	30 97       	sbiw	r30, 0x00	; 0
     73c:	29 f4       	brne	.+10     	; 0x748 <create_submenu+0x18>
		//make new child
		parent_menu->child = child_menu;
     73e:	17 96       	adiw	r26, 0x07	; 7
     740:	7c 93       	st	X, r23
     742:	6e 93       	st	-X, r22
     744:	16 97       	sbiw	r26, 0x06	; 6
     746:	0e c0       	rjmp	.+28     	; 0x764 <create_submenu+0x34>
	}
	
	else{
		//make new sibling
		menu* current = parent_menu->child;
		while (current->next_sibling != NULL){
     748:	22 81       	ldd	r18, Z+2	; 0x02
     74a:	33 81       	ldd	r19, Z+3	; 0x03
     74c:	21 15       	cp	r18, r1
     74e:	31 05       	cpc	r19, r1
     750:	11 f0       	breq	.+4      	; 0x756 <create_submenu+0x26>
			current = current->next_sibling;
     752:	f9 01       	movw	r30, r18
     754:	f9 cf       	rjmp	.-14     	; 0x748 <create_submenu+0x18>
		}
		
		current->next_sibling =child_menu;
     756:	73 83       	std	Z+3, r23	; 0x03
     758:	62 83       	std	Z+2, r22	; 0x02
		child_menu->prev_sibling =current;
     75a:	db 01       	movw	r26, r22
     75c:	15 96       	adiw	r26, 0x05	; 5
     75e:	fc 93       	st	X, r31
     760:	ee 93       	st	-X, r30
     762:	14 97       	sbiw	r26, 0x04	; 4
		
	}
	parent_menu->number_of_childs++;
     764:	fc 01       	movw	r30, r24
     766:	22 85       	ldd	r18, Z+10	; 0x0a
     768:	33 85       	ldd	r19, Z+11	; 0x0b
     76a:	2f 5f       	subi	r18, 0xFF	; 255
     76c:	3f 4f       	sbci	r19, 0xFF	; 255
     76e:	33 87       	std	Z+11, r19	; 0x0b
     770:	22 87       	std	Z+10, r18	; 0x0a
	child_menu->parent = parent_menu;
     772:	db 01       	movw	r26, r22
     774:	19 96       	adiw	r26, 0x09	; 9
     776:	9c 93       	st	X, r25
     778:	8e 93       	st	-X, r24
     77a:	18 97       	sbiw	r26, 0x08	; 8
	
	return parent_menu;
}
     77c:	08 95       	ret

0000077e <menu_setup>:


extern states current_state; 


void menu_setup(void){
     77e:	2f 92       	push	r2
     780:	3f 92       	push	r3
     782:	4f 92       	push	r4
     784:	5f 92       	push	r5
     786:	6f 92       	push	r6
     788:	7f 92       	push	r7
     78a:	8f 92       	push	r8
     78c:	9f 92       	push	r9
     78e:	af 92       	push	r10
     790:	bf 92       	push	r11
     792:	cf 92       	push	r12
     794:	df 92       	push	r13
     796:	ef 92       	push	r14
     798:	ff 92       	push	r15
     79a:	0f 93       	push	r16
     79c:	1f 93       	push	r17
     79e:	cf 93       	push	r28
     7a0:	df 93       	push	r29
     7a2:	00 d0       	rcall	.+0      	; 0x7a4 <menu_setup+0x26>
     7a4:	00 d0       	rcall	.+0      	; 0x7a6 <menu_setup+0x28>
     7a6:	cd b7       	in	r28, 0x3d	; 61
     7a8:	de b7       	in	r29, 0x3e	; 62
	menu* menu_front_page = create_menu("JAJ PINGPONG");
     7aa:	89 eb       	ldi	r24, 0xB9	; 185
     7ac:	91 e0       	ldi	r25, 0x01	; 1
     7ae:	0e 94 77 03 	call	0x6ee	; 0x6ee <create_menu>
     7b2:	6c 01       	movw	r12, r24
	display_menu = menu_front_page;
     7b4:	90 93 40 02 	sts	0x0240, r25
     7b8:	80 93 3f 02 	sts	0x023F, r24

	menu* sub1 = create_menu("Play game");
     7bc:	86 ec       	ldi	r24, 0xC6	; 198
     7be:	91 e0       	ldi	r25, 0x01	; 1
     7c0:	0e 94 77 03 	call	0x6ee	; 0x6ee <create_menu>
     7c4:	9c 83       	std	Y+4, r25	; 0x04
     7c6:	8b 83       	std	Y+3, r24	; 0x03
	menu* sub2 = create_menu("Highscore");
     7c8:	80 ed       	ldi	r24, 0xD0	; 208
     7ca:	91 e0       	ldi	r25, 0x01	; 1
     7cc:	0e 94 77 03 	call	0x6ee	; 0x6ee <create_menu>
     7d0:	7c 01       	movw	r14, r24
	menu* subsub1 = create_menu("Easy");
     7d2:	8a ed       	ldi	r24, 0xDA	; 218
     7d4:	91 e0       	ldi	r25, 0x01	; 1
     7d6:	0e 94 77 03 	call	0x6ee	; 0x6ee <create_menu>
     7da:	5c 01       	movw	r10, r24
	menu* subsub2 = create_menu("Medium");
     7dc:	8f ed       	ldi	r24, 0xDF	; 223
     7de:	91 e0       	ldi	r25, 0x01	; 1
     7e0:	0e 94 77 03 	call	0x6ee	; 0x6ee <create_menu>
     7e4:	4c 01       	movw	r8, r24
	menu* subsub3 = create_menu("Hard");
     7e6:	86 ee       	ldi	r24, 0xE6	; 230
     7e8:	91 e0       	ldi	r25, 0x01	; 1
     7ea:	0e 94 77 03 	call	0x6ee	; 0x6ee <create_menu>
     7ee:	3c 01       	movw	r6, r24
	menu* subsub4 = create_menu("View");
     7f0:	8b ee       	ldi	r24, 0xEB	; 235
     7f2:	91 e0       	ldi	r25, 0x01	; 1
     7f4:	0e 94 77 03 	call	0x6ee	; 0x6ee <create_menu>
     7f8:	2c 01       	movw	r4, r24
	menu* subsub5 = create_menu("Reset");
     7fa:	80 ef       	ldi	r24, 0xF0	; 240
     7fc:	91 e0       	ldi	r25, 0x01	; 1
     7fe:	0e 94 77 03 	call	0x6ee	; 0x6ee <create_menu>
     802:	8c 01       	movw	r16, r24
	menu* subsubsub1 = create_menu("YES");
     804:	86 ef       	ldi	r24, 0xF6	; 246
     806:	91 e0       	ldi	r25, 0x01	; 1
     808:	0e 94 77 03 	call	0x6ee	; 0x6ee <create_menu>
     80c:	1c 01       	movw	r2, r24
	menu* subsubsub2 = create_menu("NO");
     80e:	8a ef       	ldi	r24, 0xFA	; 250
     810:	91 e0       	ldi	r25, 0x01	; 1
     812:	0e 94 77 03 	call	0x6ee	; 0x6ee <create_menu>
     816:	9a 83       	std	Y+2, r25	; 0x02
     818:	89 83       	std	Y+1, r24	; 0x01
	
	
	create_submenu(menu_front_page, sub1);
     81a:	6b 81       	ldd	r22, Y+3	; 0x03
     81c:	7c 81       	ldd	r23, Y+4	; 0x04
     81e:	c6 01       	movw	r24, r12
     820:	0e 94 98 03 	call	0x730	; 0x730 <create_submenu>
	create_submenu(menu_front_page, sub2);
     824:	b7 01       	movw	r22, r14
     826:	c6 01       	movw	r24, r12
     828:	0e 94 98 03 	call	0x730	; 0x730 <create_submenu>
	create_submenu(sub1, subsub1);
     82c:	b5 01       	movw	r22, r10
     82e:	8b 81       	ldd	r24, Y+3	; 0x03
     830:	9c 81       	ldd	r25, Y+4	; 0x04
     832:	0e 94 98 03 	call	0x730	; 0x730 <create_submenu>
	create_submenu(sub1, subsub2);
     836:	b4 01       	movw	r22, r8
     838:	8b 81       	ldd	r24, Y+3	; 0x03
     83a:	9c 81       	ldd	r25, Y+4	; 0x04
     83c:	0e 94 98 03 	call	0x730	; 0x730 <create_submenu>
	create_submenu(sub1, subsub3);
     840:	b3 01       	movw	r22, r6
     842:	8b 81       	ldd	r24, Y+3	; 0x03
     844:	9c 81       	ldd	r25, Y+4	; 0x04
     846:	0e 94 98 03 	call	0x730	; 0x730 <create_submenu>
	create_submenu(sub2, subsub4);
     84a:	b2 01       	movw	r22, r4
     84c:	c7 01       	movw	r24, r14
     84e:	0e 94 98 03 	call	0x730	; 0x730 <create_submenu>
	create_submenu(sub2, subsub5);
     852:	b8 01       	movw	r22, r16
     854:	c7 01       	movw	r24, r14
     856:	0e 94 98 03 	call	0x730	; 0x730 <create_submenu>
	create_submenu(subsub5, subsubsub1);
     85a:	b1 01       	movw	r22, r2
     85c:	c8 01       	movw	r24, r16
     85e:	0e 94 98 03 	call	0x730	; 0x730 <create_submenu>
	create_submenu(subsub5, subsubsub2);
     862:	69 81       	ldd	r22, Y+1	; 0x01
     864:	7a 81       	ldd	r23, Y+2	; 0x02
     866:	c8 01       	movw	r24, r16
     868:	0e 94 98 03 	call	0x730	; 0x730 <create_submenu>
	
	oled_reset();
     86c:	0e 94 29 05 	call	0xa52	; 0xa52 <oled_reset>
	menu_sram_update(display_menu, current_page);
     870:	60 91 1a 01 	lds	r22, 0x011A
     874:	70 91 1b 01 	lds	r23, 0x011B
     878:	80 91 3f 02 	lds	r24, 0x023F
     87c:	90 91 40 02 	lds	r25, 0x0240
     880:	0e 94 43 03 	call	0x686	; 0x686 <menu_sram_update>
	oled_update();
     884:	0e 94 c7 05 	call	0xb8e	; 0xb8e <oled_update>
	current_menu = display_menu->child;
     888:	e0 91 3f 02 	lds	r30, 0x023F
     88c:	f0 91 40 02 	lds	r31, 0x0240
     890:	86 81       	ldd	r24, Z+6	; 0x06
     892:	97 81       	ldd	r25, Z+7	; 0x07
     894:	90 93 36 02 	sts	0x0236, r25
     898:	80 93 35 02 	sts	0x0235, r24
}
     89c:	0f 90       	pop	r0
     89e:	0f 90       	pop	r0
     8a0:	0f 90       	pop	r0
     8a2:	0f 90       	pop	r0
     8a4:	df 91       	pop	r29
     8a6:	cf 91       	pop	r28
     8a8:	1f 91       	pop	r17
     8aa:	0f 91       	pop	r16
     8ac:	ff 90       	pop	r15
     8ae:	ef 90       	pop	r14
     8b0:	df 90       	pop	r13
     8b2:	cf 90       	pop	r12
     8b4:	bf 90       	pop	r11
     8b6:	af 90       	pop	r10
     8b8:	9f 90       	pop	r9
     8ba:	8f 90       	pop	r8
     8bc:	7f 90       	pop	r7
     8be:	6f 90       	pop	r6
     8c0:	5f 90       	pop	r5
     8c2:	4f 90       	pop	r4
     8c4:	3f 90       	pop	r3
     8c6:	2f 90       	pop	r2
     8c8:	08 95       	ret

000008ca <oled_init>:
static uint8_t current_page, current_col;


void oled_init(){
	//  display  off
	*OLED_c = 0xae;
     8ca:	e0 91 20 01 	lds	r30, 0x0120
     8ce:	f0 91 21 01 	lds	r31, 0x0121
     8d2:	8e ea       	ldi	r24, 0xAE	; 174
     8d4:	80 83       	st	Z, r24

	//segment  remap
	*OLED_c = 0xa1;	
     8d6:	e0 91 20 01 	lds	r30, 0x0120
     8da:	f0 91 21 01 	lds	r31, 0x0121
     8de:	81 ea       	ldi	r24, 0xA1	; 161
     8e0:	80 83       	st	Z, r24

	//common  pads  hardware:  alternative		
	*OLED_c = 0xda;			
     8e2:	e0 91 20 01 	lds	r30, 0x0120
     8e6:	f0 91 21 01 	lds	r31, 0x0121
     8ea:	8a ed       	ldi	r24, 0xDA	; 218
     8ec:	80 83       	st	Z, r24
	*OLED_c = 0x12;
     8ee:	e0 91 20 01 	lds	r30, 0x0120
     8f2:	f0 91 21 01 	lds	r31, 0x0121
     8f6:	82 e1       	ldi	r24, 0x12	; 18
     8f8:	80 83       	st	Z, r24

	//common output scan direction:com63~com0
	*OLED_c = 0xc8;
     8fa:	e0 91 20 01 	lds	r30, 0x0120
     8fe:	f0 91 21 01 	lds	r31, 0x0121
     902:	88 ec       	ldi	r24, 0xC8	; 200
     904:	80 83       	st	Z, r24

	//multiplex  ration  mode:63
	*OLED_c = 0xa8;
     906:	e0 91 20 01 	lds	r30, 0x0120
     90a:	f0 91 21 01 	lds	r31, 0x0121
     90e:	88 ea       	ldi	r24, 0xA8	; 168
     910:	80 83       	st	Z, r24
	*OLED_c = 0x3f;
     912:	e0 91 20 01 	lds	r30, 0x0120
     916:	f0 91 21 01 	lds	r31, 0x0121
     91a:	8f e3       	ldi	r24, 0x3F	; 63
     91c:	80 83       	st	Z, r24

	//display divide ratio/osc. freq. mode
	*OLED_c = 0xd5;
     91e:	e0 91 20 01 	lds	r30, 0x0120
     922:	f0 91 21 01 	lds	r31, 0x0121
     926:	85 ed       	ldi	r24, 0xD5	; 213
     928:	80 83       	st	Z, r24
	*OLED_c = 0x80;
     92a:	e0 91 20 01 	lds	r30, 0x0120
     92e:	f0 91 21 01 	lds	r31, 0x0121
     932:	80 e8       	ldi	r24, 0x80	; 128
     934:	80 83       	st	Z, r24

	//contrast  control
	*OLED_c = 0x81;
     936:	e0 91 20 01 	lds	r30, 0x0120
     93a:	f0 91 21 01 	lds	r31, 0x0121
     93e:	81 e8       	ldi	r24, 0x81	; 129
     940:	80 83       	st	Z, r24
	*OLED_c = 0x50;
     942:	e0 91 20 01 	lds	r30, 0x0120
     946:	f0 91 21 01 	lds	r31, 0x0121
     94a:	80 e5       	ldi	r24, 0x50	; 80
     94c:	80 83       	st	Z, r24

	//set  pre-charge  period
	*OLED_c = 0xd9;
     94e:	e0 91 20 01 	lds	r30, 0x0120
     952:	f0 91 21 01 	lds	r31, 0x0121
     956:	89 ed       	ldi	r24, 0xD9	; 217
     958:	80 83       	st	Z, r24
	*OLED_c = 0x21;
     95a:	e0 91 20 01 	lds	r30, 0x0120
     95e:	f0 91 21 01 	lds	r31, 0x0121
     962:	81 e2       	ldi	r24, 0x21	; 33
     964:	80 83       	st	Z, r24

	 //Set  Memory  Addressing  Mode
	*OLED_c = 0x20;
     966:	e0 91 20 01 	lds	r30, 0x0120
     96a:	f0 91 21 01 	lds	r31, 0x0121
     96e:	80 e2       	ldi	r24, 0x20	; 32
     970:	80 83       	st	Z, r24
	*OLED_c = 0x02;
     972:	e0 91 20 01 	lds	r30, 0x0120
     976:	f0 91 21 01 	lds	r31, 0x0121
     97a:	82 e0       	ldi	r24, 0x02	; 2
     97c:	80 83       	st	Z, r24

	//VCOM  deselect  level  mode
	*OLED_c = 0xdb;
     97e:	e0 91 20 01 	lds	r30, 0x0120
     982:	f0 91 21 01 	lds	r31, 0x0121
     986:	8b ed       	ldi	r24, 0xDB	; 219
     988:	80 83       	st	Z, r24
	*OLED_c = 0x30;
     98a:	e0 91 20 01 	lds	r30, 0x0120
     98e:	f0 91 21 01 	lds	r31, 0x0121
     992:	80 e3       	ldi	r24, 0x30	; 48
     994:	80 83       	st	Z, r24

	//master  configuration
	*OLED_c = 0xad;
     996:	e0 91 20 01 	lds	r30, 0x0120
     99a:	f0 91 21 01 	lds	r31, 0x0121
     99e:	8d ea       	ldi	r24, 0xAD	; 173
     9a0:	80 83       	st	Z, r24

	//out follows RAM content 
	*OLED_c = 0x00;
     9a2:	e0 91 20 01 	lds	r30, 0x0120
     9a6:	f0 91 21 01 	lds	r31, 0x0121
     9aa:	10 82       	st	Z, r1
	
	//set  normal  display
	*OLED_c = 0xa4;
     9ac:	e0 91 20 01 	lds	r30, 0x0120
     9b0:	f0 91 21 01 	lds	r31, 0x0121
     9b4:	84 ea       	ldi	r24, 0xA4	; 164
     9b6:	80 83       	st	Z, r24
	*OLED_c = 0xa6;
     9b8:	e0 91 20 01 	lds	r30, 0x0120
     9bc:	f0 91 21 01 	lds	r31, 0x0121
     9c0:	86 ea       	ldi	r24, 0xA6	; 166
     9c2:	80 83       	st	Z, r24
	
	//  display  on
	*OLED_c = 0xaf;
     9c4:	e0 91 20 01 	lds	r30, 0x0120
     9c8:	f0 91 21 01 	lds	r31, 0x0121
     9cc:	8f ea       	ldi	r24, 0xAF	; 175
     9ce:	80 83       	st	Z, r24
     9d0:	08 95       	ret

000009d2 <oled_sram_reset>:
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
     9d2:	80 e0       	ldi	r24, 0x00	; 0
     9d4:	90 e0       	ldi	r25, 0x00	; 0
		SRAM[i] = ' ';
     9d6:	20 e2       	ldi	r18, 0x20	; 32
     9d8:	e0 91 1c 01 	lds	r30, 0x011C
     9dc:	f0 91 1d 01 	lds	r31, 0x011D
     9e0:	e8 0f       	add	r30, r24
     9e2:	f9 1f       	adc	r31, r25
     9e4:	20 83       	st	Z, r18
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
     9e6:	01 96       	adiw	r24, 0x01	; 1
     9e8:	81 15       	cp	r24, r1
     9ea:	34 e0       	ldi	r19, 0x04	; 4
     9ec:	93 07       	cpc	r25, r19
     9ee:	a1 f7       	brne	.-24     	; 0x9d8 <oled_sram_reset+0x6>
		SRAM[i] = ' ';
	}
}
     9f0:	08 95       	ret

000009f2 <oled_goto_page>:
		}
	}
}

void oled_goto_page(int page){
	*OLED_c = (page | 0xb0);
     9f2:	e0 91 20 01 	lds	r30, 0x0120
     9f6:	f0 91 21 01 	lds	r31, 0x0121
     9fa:	98 2f       	mov	r25, r24
     9fc:	90 6b       	ori	r25, 0xB0	; 176
     9fe:	90 83       	st	Z, r25
	current_page = page;
     a00:	80 93 38 02 	sts	0x0238, r24
     a04:	08 95       	ret

00000a06 <oled_goto_column>:
}


void oled_goto_column(int column){
	*OLED_c = (column & 0x0f); //clearer de 4 frste bitsene
     a06:	e0 91 20 01 	lds	r30, 0x0120
     a0a:	f0 91 21 01 	lds	r31, 0x0121
     a0e:	28 2f       	mov	r18, r24
     a10:	2f 70       	andi	r18, 0x0F	; 15
     a12:	20 83       	st	Z, r18
	*OLED_c = ((column & 0xf0) >> 4) | (0x10);
     a14:	e0 91 20 01 	lds	r30, 0x0120
     a18:	f0 91 21 01 	lds	r31, 0x0121
     a1c:	9c 01       	movw	r18, r24
     a1e:	20 7f       	andi	r18, 0xF0	; 240
     a20:	33 27       	eor	r19, r19
     a22:	35 95       	asr	r19
     a24:	27 95       	ror	r18
     a26:	35 95       	asr	r19
     a28:	27 95       	ror	r18
     a2a:	35 95       	asr	r19
     a2c:	27 95       	ror	r18
     a2e:	35 95       	asr	r19
     a30:	27 95       	ror	r18
     a32:	20 61       	ori	r18, 0x10	; 16
     a34:	20 83       	st	Z, r18
	current_col = column;
     a36:	80 93 37 02 	sts	0x0237, r24
     a3a:	08 95       	ret

00000a3c <oled_pos>:

int oled_return_page(void){
	return current_page;
}

void oled_pos(int row,int column){
     a3c:	cf 93       	push	r28
     a3e:	df 93       	push	r29
     a40:	eb 01       	movw	r28, r22
	oled_goto_page(row);
     a42:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <oled_goto_page>
	oled_goto_column(column);
     a46:	ce 01       	movw	r24, r28
     a48:	0e 94 03 05 	call	0xa06	; 0xa06 <oled_goto_column>
}
     a4c:	df 91       	pop	r29
     a4e:	cf 91       	pop	r28
     a50:	08 95       	ret

00000a52 <oled_reset>:
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
		SRAM[i] = ' ';
	}
}
void oled_reset(){
     a52:	0f 93       	push	r16
     a54:	1f 93       	push	r17
     a56:	cf 93       	push	r28
     a58:	df 93       	push	r29
     a5a:	c0 e0       	ldi	r28, 0x00	; 0
     a5c:	d0 e0       	ldi	r29, 0x00	; 0
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
     a5e:	00 e8       	ldi	r16, 0x80	; 128
     a60:	10 e0       	ldi	r17, 0x00	; 0
     a62:	60 e0       	ldi	r22, 0x00	; 0
     a64:	70 e0       	ldi	r23, 0x00	; 0
     a66:	ce 01       	movw	r24, r28
     a68:	0e 94 1e 05 	call	0xa3c	; 0xa3c <oled_pos>
     a6c:	20 2f       	mov	r18, r16
     a6e:	31 2f       	mov	r19, r17
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
     a70:	e0 91 1e 01 	lds	r30, 0x011E
     a74:	f0 91 1f 01 	lds	r31, 0x011F
     a78:	10 82       	st	Z, r1
     a7a:	21 50       	subi	r18, 0x01	; 1
     a7c:	31 09       	sbc	r19, r1
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
     a7e:	21 15       	cp	r18, r1
     a80:	31 05       	cpc	r19, r1
     a82:	b1 f7       	brne	.-20     	; 0xa70 <oled_reset+0x1e>
     a84:	21 96       	adiw	r28, 0x01	; 1
		SRAM[i] = ' ';
	}
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
     a86:	c8 30       	cpi	r28, 0x08	; 8
     a88:	d1 05       	cpc	r29, r1
     a8a:	59 f7       	brne	.-42     	; 0xa62 <oled_reset+0x10>
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
		}
	}
}
     a8c:	df 91       	pop	r29
     a8e:	cf 91       	pop	r28
     a90:	1f 91       	pop	r17
     a92:	0f 91       	pop	r16
     a94:	08 95       	ret

00000a96 <oled_home>:
	oled_goto_column(column);
}


void oled_home(){
	oled_pos(0,0);
     a96:	60 e0       	ldi	r22, 0x00	; 0
     a98:	70 e0       	ldi	r23, 0x00	; 0
     a9a:	80 e0       	ldi	r24, 0x00	; 0
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	0e 94 1e 05 	call	0xa3c	; 0xa3c <oled_pos>
     aa2:	08 95       	ret

00000aa4 <oled_print_char>:
	for (uint16_t i = 0 ; i < 128; i++){
		*OLED_d = 0xff;
	}
}

void oled_print_char(char c){
     aa4:	28 e0       	ldi	r18, 0x08	; 8
     aa6:	82 9f       	mul	r24, r18
     aa8:	c0 01       	movw	r24, r0
     aaa:	11 24       	eor	r1, r1
     aac:	fc 01       	movw	r30, r24
     aae:	e0 59       	subi	r30, 0x90	; 144
     ab0:	f0 40       	sbci	r31, 0x00	; 0
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
     ab2:	80 e0       	ldi	r24, 0x00	; 0
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
     ab4:	a0 91 1e 01 	lds	r26, 0x011E
     ab8:	b0 91 1f 01 	lds	r27, 0x011F
     abc:	94 91       	lpm	r25, Z
     abe:	9c 93       	st	X, r25
		*OLED_d = 0xff;
	}
}

void oled_print_char(char c){
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
     ac0:	8f 5f       	subi	r24, 0xFF	; 255
     ac2:	31 96       	adiw	r30, 0x01	; 1
     ac4:	88 30       	cpi	r24, 0x08	; 8
     ac6:	b1 f7       	brne	.-20     	; 0xab4 <oled_print_char+0x10>
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}
     ac8:	08 95       	ret

00000aca <oled_sram_string>:
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}

void oled_sram_string(char* string, int page, int start_col){
     aca:	0f 93       	push	r16
     acc:	1f 93       	push	r17
     ace:	cf 93       	push	r28
     ad0:	df 93       	push	r29
     ad2:	dc 01       	movw	r26, r24
	int col = start_col;
     ad4:	9a 01       	movw	r18, r20
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     ad6:	c0 e0       	ldi	r28, 0x00	; 0
		if (i+start_col == 16){
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
     ad8:	14 2f       	mov	r17, r20
     ada:	d5 2f       	mov	r29, r21
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     adc:	29 c0       	rjmp	.+82     	; 0xb30 <oled_sram_string+0x66>
		if (i+start_col == 16){
     ade:	fa 01       	movw	r30, r20
     ae0:	ec 0f       	add	r30, r28
     ae2:	f1 1d       	adc	r31, r1
     ae4:	70 97       	sbiw	r30, 0x10	; 16
     ae6:	71 f4       	brne	.+28     	; 0xb04 <oled_sram_string+0x3a>
			//16 char per column, linjeskift
			page = (page+1)%8;
     ae8:	6f 5f       	subi	r22, 0xFF	; 255
     aea:	7f 4f       	sbci	r23, 0xFF	; 255
     aec:	67 70       	andi	r22, 0x07	; 7
     aee:	70 78       	andi	r23, 0x80	; 128
     af0:	77 23       	and	r23, r23
     af2:	34 f4       	brge	.+12     	; 0xb00 <oled_sram_string+0x36>
     af4:	61 50       	subi	r22, 0x01	; 1
     af6:	71 09       	sbc	r23, r1
     af8:	68 6f       	ori	r22, 0xF8	; 248
     afa:	7f 6f       	ori	r23, 0xFF	; 255
     afc:	6f 5f       	subi	r22, 0xFF	; 255
     afe:	7f 4f       	sbci	r23, 0xFF	; 255
			col = start_col;
     b00:	21 2f       	mov	r18, r17
     b02:	3d 2f       	mov	r19, r29
		}
		oled_sram_char(string[i], page, col);
     b04:	fd 01       	movw	r30, r26
     b06:	e8 0f       	add	r30, r24
     b08:	f9 1f       	adc	r31, r25
     b0a:	00 81       	ld	r16, Z
	}
}


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
     b0c:	fb 01       	movw	r30, r22
     b0e:	f6 95       	lsr	r31
     b10:	fe 2f       	mov	r31, r30
     b12:	ee 27       	eor	r30, r30
     b14:	f7 95       	ror	r31
     b16:	e7 95       	ror	r30
     b18:	e2 0f       	add	r30, r18
     b1a:	f3 1f       	adc	r31, r19
     b1c:	80 91 1c 01 	lds	r24, 0x011C
     b20:	90 91 1d 01 	lds	r25, 0x011D
     b24:	e8 0f       	add	r30, r24
     b26:	f9 1f       	adc	r31, r25
     b28:	00 83       	st	Z, r16
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
     b2a:	2f 5f       	subi	r18, 0xFF	; 255
     b2c:	3f 4f       	sbci	r19, 0xFF	; 255
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     b2e:	cf 5f       	subi	r28, 0xFF	; 255
     b30:	8c 2f       	mov	r24, r28
     b32:	90 e0       	ldi	r25, 0x00	; 0
     b34:	fd 01       	movw	r30, r26
     b36:	01 90       	ld	r0, Z+
     b38:	00 20       	and	r0, r0
     b3a:	e9 f7       	brne	.-6      	; 0xb36 <oled_sram_string+0x6c>
     b3c:	31 97       	sbiw	r30, 0x01	; 1
     b3e:	ea 1b       	sub	r30, r26
     b40:	fb 0b       	sbc	r31, r27
     b42:	8e 17       	cp	r24, r30
     b44:	9f 07       	cpc	r25, r31
     b46:	58 f2       	brcs	.-106    	; 0xade <oled_sram_string+0x14>
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
	}
}
     b48:	df 91       	pop	r29
     b4a:	cf 91       	pop	r28
     b4c:	1f 91       	pop	r17
     b4e:	0f 91       	pop	r16
     b50:	08 95       	ret

00000b52 <oled_sram_char>:


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
     b52:	76 95       	lsr	r23
     b54:	76 2f       	mov	r23, r22
     b56:	66 27       	eor	r22, r22
     b58:	77 95       	ror	r23
     b5a:	67 95       	ror	r22
     b5c:	64 0f       	add	r22, r20
     b5e:	75 1f       	adc	r23, r21
     b60:	e0 91 1c 01 	lds	r30, 0x011C
     b64:	f0 91 1d 01 	lds	r31, 0x011D
     b68:	e6 0f       	add	r30, r22
     b6a:	f7 1f       	adc	r31, r23
     b6c:	80 83       	st	Z, r24
     b6e:	08 95       	ret

00000b70 <oled_read_SRAM>:
}


char oled_read_SRAM(int page, int col){
	return SRAM[128 * page + col];
     b70:	96 95       	lsr	r25
     b72:	98 2f       	mov	r25, r24
     b74:	88 27       	eor	r24, r24
     b76:	97 95       	ror	r25
     b78:	87 95       	ror	r24
     b7a:	68 0f       	add	r22, r24
     b7c:	79 1f       	adc	r23, r25
     b7e:	e0 91 1c 01 	lds	r30, 0x011C
     b82:	f0 91 1d 01 	lds	r31, 0x011D
     b86:	e6 0f       	add	r30, r22
     b88:	f7 1f       	adc	r31, r23
     b8a:	80 81       	ld	r24, Z
}
     b8c:	08 95       	ret

00000b8e <oled_update>:
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}


void oled_update(){
     b8e:	0f 93       	push	r16
     b90:	1f 93       	push	r17
     b92:	cf 93       	push	r28
     b94:	df 93       	push	r29
	oled_reset();
     b96:	0e 94 29 05 	call	0xa52	; 0xa52 <oled_reset>
	oled_home();
     b9a:	0e 94 4b 05 	call	0xa96	; 0xa96 <oled_home>
	for(int i = 0; i<8; i++){
     b9e:	00 e0       	ldi	r16, 0x00	; 0
     ba0:	10 e0       	ldi	r17, 0x00	; 0
		oled_pos(i,0);
     ba2:	60 e0       	ldi	r22, 0x00	; 0
     ba4:	70 e0       	ldi	r23, 0x00	; 0
     ba6:	c8 01       	movw	r24, r16
     ba8:	0e 94 1e 05 	call	0xa3c	; 0xa3c <oled_pos>
		for(int j = 0; j < 16; j++){
     bac:	c0 e0       	ldi	r28, 0x00	; 0
     bae:	d0 e0       	ldi	r29, 0x00	; 0
			oled_print_char(oled_read_SRAM(i, j)); 
     bb0:	be 01       	movw	r22, r28
     bb2:	c8 01       	movw	r24, r16
     bb4:	0e 94 b8 05 	call	0xb70	; 0xb70 <oled_read_SRAM>
     bb8:	0e 94 52 05 	call	0xaa4	; 0xaa4 <oled_print_char>
void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
     bbc:	21 96       	adiw	r28, 0x01	; 1
     bbe:	c0 31       	cpi	r28, 0x10	; 16
     bc0:	d1 05       	cpc	r29, r1
     bc2:	b1 f7       	brne	.-20     	; 0xbb0 <oled_update+0x22>


void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
     bc4:	0f 5f       	subi	r16, 0xFF	; 255
     bc6:	1f 4f       	sbci	r17, 0xFF	; 255
     bc8:	08 30       	cpi	r16, 0x08	; 8
     bca:	11 05       	cpc	r17, r1
     bcc:	51 f7       	brne	.-44     	; 0xba2 <oled_update+0x14>
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}
     bce:	df 91       	pop	r29
     bd0:	cf 91       	pop	r28
     bd2:	1f 91       	pop	r17
     bd4:	0f 91       	pop	r16
     bd6:	08 95       	ret

00000bd8 <ps2_poll>:

// The poll command is sent to get the status of each button,
//  and to set the speed of the motors. Can also turn on the
//  small motor
void ps2_poll(uint8_t speed, uint8_t smallmotor)
{
     bd8:	0f 93       	push	r16
     bda:	1f 93       	push	r17
     bdc:	cf 93       	push	r28
     bde:	df 93       	push	r29
     be0:	c8 2f       	mov	r28, r24
     be2:	d6 2f       	mov	r29, r22
    uint8_t i = 0;


    SPI_activate_SS_2(); // Attention
     be4:	0e 94 ca 06 	call	0xd94	; 0xd94 <SPI_activate_SS_2>

    // Send header
    rx_buffer[0] = SPI_read_write_PS2(0x01);
     be8:	81 e0       	ldi	r24, 0x01	; 1
     bea:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
     bee:	80 93 41 02 	sts	0x0241, r24
    rx_buffer[1] = SPI_read_write_PS2(0x42);
     bf2:	82 e4       	ldi	r24, 0x42	; 66
     bf4:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
     bf8:	80 93 42 02 	sts	0x0242, r24
    rx_buffer[2] = SPI_read_write_PS2(0x00);
     bfc:	80 e0       	ldi	r24, 0x00	; 0
     bfe:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
     c02:	80 93 43 02 	sts	0x0243, r24

    // Motors on/off
    rx_buffer[3] = SPI_read_write_PS2(smallmotor); // 0x01 => small motor on
     c06:	8d 2f       	mov	r24, r29
     c08:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
     c0c:	80 93 44 02 	sts	0x0244, r24
    rx_buffer[4] = SPI_read_write_PS2(speed);      // Big motor speed
     c10:	8c 2f       	mov	r24, r28
     c12:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
     c16:	80 93 45 02 	sts	0x0245, r24


    // Joystick:
    ps2.rx = SPI_read_write_PS2(0x00);
     c1a:	80 e0       	ldi	r24, 0x00	; 0
     c1c:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
     c20:	07 e5       	ldi	r16, 0x57	; 87
     c22:	12 e0       	ldi	r17, 0x02	; 2
     c24:	f8 01       	movw	r30, r16
     c26:	80 83       	st	Z, r24
    ps2.ry = SPI_read_write_PS2(0x00);
     c28:	80 e0       	ldi	r24, 0x00	; 0
     c2a:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
     c2e:	80 93 58 02 	sts	0x0258, r24
    ps2.lx = SPI_read_write_PS2(0x00);
     c32:	80 e0       	ldi	r24, 0x00	; 0
     c34:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
     c38:	c5 e5       	ldi	r28, 0x55	; 85
     c3a:	d2 e0       	ldi	r29, 0x02	; 2
     c3c:	88 83       	st	Y, r24
    ps2.ly = SPI_read_write_PS2(0x00);
     c3e:	80 e0       	ldi	r24, 0x00	; 0
     c40:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
     c44:	80 93 56 02 	sts	0x0256, r24
	printf("ps2.rx %d \n", ps2.rx);
     c48:	f8 01       	movw	r30, r16
     c4a:	80 81       	ld	r24, Z
     c4c:	1f 92       	push	r1
     c4e:	8f 93       	push	r24
     c50:	8f ef       	ldi	r24, 0xFF	; 255
     c52:	91 e0       	ldi	r25, 0x01	; 1
     c54:	9f 93       	push	r25
     c56:	8f 93       	push	r24
     c58:	0e 94 a6 08 	call	0x114c	; 0x114c <printf>
	printf("ps2.lx %d \n", ps2.lx);
     c5c:	88 81       	ld	r24, Y
     c5e:	1f 92       	push	r1
     c60:	8f 93       	push	r24
     c62:	8b e0       	ldi	r24, 0x0B	; 11
     c64:	92 e0       	ldi	r25, 0x02	; 2
     c66:	9f 93       	push	r25
     c68:	8f 93       	push	r24
     c6a:	0e 94 a6 08 	call	0x114c	; 0x114c <printf>
     c6e:	c9 e5       	ldi	r28, 0x59	; 89
     c70:	d2 e0       	ldi	r29, 0x02	; 2
     c72:	05 e6       	ldi	r16, 0x65	; 101
     c74:	12 e0       	ldi	r17, 0x02	; 2
     c76:	8d b7       	in	r24, 0x3d	; 61
     c78:	9e b7       	in	r25, 0x3e	; 62
     c7a:	08 96       	adiw	r24, 0x08	; 8
     c7c:	0f b6       	in	r0, 0x3f	; 63
     c7e:	f8 94       	cli
     c80:	9e bf       	out	0x3e, r25	; 62
     c82:	0f be       	out	0x3f, r0	; 63
     c84:	8d bf       	out	0x3d, r24	; 61

    // Pressure buttons:
    for(i=0; i<12; i++) ps2.pressure[i] = SPI_read_write_PS2(0x00);
     c86:	80 e0       	ldi	r24, 0x00	; 0
     c88:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
     c8c:	89 93       	st	Y+, r24
     c8e:	c0 17       	cp	r28, r16
     c90:	d1 07       	cpc	r29, r17
     c92:	c9 f7       	brne	.-14     	; 0xc86 <ps2_poll+0xae>


    SPI_deactivate_SS_2(); // Attention off
     c94:	0e 94 cc 06 	call	0xd98	; 0xd98 <SPI_deactivate_SS_2>

}
     c98:	df 91       	pop	r29
     c9a:	cf 91       	pop	r28
     c9c:	1f 91       	pop	r17
     c9e:	0f 91       	pop	r16
     ca0:	08 95       	ret

00000ca2 <ps2_send>:

// A general function for sending commands to the ps2 controller via SPI
void ps2_send(const uint8_t *cmd, uint8_t length)
{
     ca2:	cf 92       	push	r12
     ca4:	df 92       	push	r13
     ca6:	ef 92       	push	r14
     ca8:	ff 92       	push	r15
     caa:	0f 93       	push	r16
     cac:	1f 93       	push	r17
     cae:	cf 93       	push	r28
     cb0:	df 93       	push	r29
     cb2:	ec 01       	movw	r28, r24
     cb4:	16 2f       	mov	r17, r22
    uint8_t i = 0;
    SPI_activate_SS_2();
     cb6:	0e 94 ca 06 	call	0xd94	; 0xd94 <SPI_activate_SS_2>
    for(i=0; i<length; i++) rx_buffer[i] = SPI_read_write_PS2(cmd[i]);
     cba:	11 23       	and	r17, r17
     cbc:	a9 f0       	breq	.+42     	; 0xce8 <ps2_send+0x46>
     cbe:	6e 01       	movw	r12, r28
     cc0:	7e 01       	movw	r14, r28
     cc2:	8f ef       	ldi	r24, 0xFF	; 255
     cc4:	e8 1a       	sub	r14, r24
     cc6:	f8 0a       	sbc	r15, r24
     cc8:	11 50       	subi	r17, 0x01	; 1
     cca:	e1 0e       	add	r14, r17
     ccc:	f1 1c       	adc	r15, r1
     cce:	8e 01       	movw	r16, r28
     cd0:	0c 19       	sub	r16, r12
     cd2:	1d 09       	sbc	r17, r13
     cd4:	89 91       	ld	r24, Y+
     cd6:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
     cda:	f8 01       	movw	r30, r16
     cdc:	ef 5b       	subi	r30, 0xBF	; 191
     cde:	fd 4f       	sbci	r31, 0xFD	; 253
     ce0:	80 83       	st	Z, r24
     ce2:	ce 15       	cp	r28, r14
     ce4:	df 05       	cpc	r29, r15
     ce6:	99 f7       	brne	.-26     	; 0xcce <ps2_send+0x2c>
    SPI_deactivate_SS_2();    
     ce8:	0e 94 cc 06 	call	0xd98	; 0xd98 <SPI_deactivate_SS_2>
}
     cec:	df 91       	pop	r29
     cee:	cf 91       	pop	r28
     cf0:	1f 91       	pop	r17
     cf2:	0f 91       	pop	r16
     cf4:	ff 90       	pop	r15
     cf6:	ef 90       	pop	r14
     cf8:	df 90       	pop	r13
     cfa:	cf 90       	pop	r12
     cfc:	08 95       	ret

00000cfe <ps2_configmode>:

// Go into configuration mode to adjust the settings
void ps2_configmode()
{
    ps2_send(PS2_CONFIGMODE, 5);
     cfe:	65 e0       	ldi	r22, 0x05	; 5
     d00:	80 e2       	ldi	r24, 0x20	; 32
     d02:	92 e0       	ldi	r25, 0x02	; 2
     d04:	0e 94 51 06 	call	0xca2	; 0xca2 <ps2_send>
     d08:	08 95       	ret

00000d0a <ps2_analogmode>:
}

// Force analog mode to enable pressure values
void ps2_analogmode()
{
    ps2_send(PS2_ANALOGMODE, 9);
     d0a:	69 e0       	ldi	r22, 0x09	; 9
     d0c:	87 e1       	ldi	r24, 0x17	; 23
     d0e:	92 e0       	ldi	r25, 0x02	; 2
     d10:	0e 94 51 06 	call	0xca2	; 0xca2 <ps2_send>
     d14:	08 95       	ret

00000d16 <ps2_init>:

// Initialize the ps2 controller
void ps2_init()
{
    // Attention pin idle high
    SPI_deactivate_SS_2();
     d16:	0e 94 cc 06 	call	0xd98	; 0xd98 <SPI_deactivate_SS_2>

    // Configure controller to send everything
    ps2_configmode();
     d1a:	0e 94 7f 06 	call	0xcfe	; 0xcfe <ps2_configmode>
     d1e:	2f ef       	ldi	r18, 0xFF	; 255
     d20:	8f eb       	ldi	r24, 0xBF	; 191
     d22:	93 e0       	ldi	r25, 0x03	; 3
     d24:	21 50       	subi	r18, 0x01	; 1
     d26:	80 40       	sbci	r24, 0x00	; 0
     d28:	90 40       	sbci	r25, 0x00	; 0
     d2a:	e1 f7       	brne	.-8      	; 0xd24 <ps2_init+0xe>
     d2c:	00 c0       	rjmp	.+0      	; 0xd2e <ps2_init+0x18>
     d2e:	00 00       	nop
    _delay_ms(250);
    ps2_analogmode();
     d30:	0e 94 85 06 	call	0xd0a	; 0xd0a <ps2_analogmode>
     d34:	2f ef       	ldi	r18, 0xFF	; 255
     d36:	8f eb       	ldi	r24, 0xBF	; 191
     d38:	93 e0       	ldi	r25, 0x03	; 3
     d3a:	21 50       	subi	r18, 0x01	; 1
     d3c:	80 40       	sbci	r24, 0x00	; 0
     d3e:	90 40       	sbci	r25, 0x00	; 0
     d40:	e1 f7       	brne	.-8      	; 0xd3a <ps2_init+0x24>
     d42:	00 c0       	rjmp	.+0      	; 0xd44 <ps2_init+0x2e>
     d44:	00 00       	nop
     d46:	2f ef       	ldi	r18, 0xFF	; 255
     d48:	8f eb       	ldi	r24, 0xBF	; 191
     d4a:	93 e0       	ldi	r25, 0x03	; 3
     d4c:	21 50       	subi	r18, 0x01	; 1
     d4e:	80 40       	sbci	r24, 0x00	; 0
     d50:	90 40       	sbci	r25, 0x00	; 0
     d52:	e1 f7       	brne	.-8      	; 0xd4c <ps2_init+0x36>
     d54:	00 c0       	rjmp	.+0      	; 0xd56 <ps2_init+0x40>
     d56:	00 00       	nop
     d58:	2f ef       	ldi	r18, 0xFF	; 255
     d5a:	8f eb       	ldi	r24, 0xBF	; 191
     d5c:	93 e0       	ldi	r25, 0x03	; 3
     d5e:	21 50       	subi	r18, 0x01	; 1
     d60:	80 40       	sbci	r24, 0x00	; 0
     d62:	90 40       	sbci	r25, 0x00	; 0
     d64:	e1 f7       	brne	.-8      	; 0xd5e <ps2_init+0x48>
     d66:	00 c0       	rjmp	.+0      	; 0xd68 <ps2_init+0x52>
     d68:	00 00       	nop
     d6a:	08 95       	ret

00000d6c <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     d6c:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     d6e:	77 9b       	sbis	0x0e, 7	; 14
     d70:	fe cf       	rjmp	.-4      	; 0xd6e <SPI_read_write+0x2>
	return SPDR;
     d72:	8f b1       	in	r24, 0x0f	; 15
}
     d74:	08 95       	ret

00000d76 <SPI_read_write_PS2>:
uint8_t SPI_read_write_PS2(char cData){
	/* Start transmission */
	SPDR = cData;
     d76:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set.
     d78:	77 9b       	sbis	0x0e, 7	; 14
     d7a:	fe cf       	rjmp	.-4      	; 0xd78 <SPI_read_write_PS2+0x2>
     d7c:	8b e4       	ldi	r24, 0x4B	; 75
     d7e:	9d e1       	ldi	r25, 0x1D	; 29
     d80:	01 97       	sbiw	r24, 0x01	; 1
     d82:	f1 f7       	brne	.-4      	; 0xd80 <SPI_read_write_PS2+0xa>
     d84:	00 c0       	rjmp	.+0      	; 0xd86 <SPI_read_write_PS2+0x10>
     d86:	00 00       	nop
	_delay_ms(30);
	return SPDR;
     d88:	8f b1       	in	r24, 0x0f	; 15
}
     d8a:	08 95       	ret

00000d8c <SPI_activate_SS>:


void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     d8c:	c4 98       	cbi	0x18, 4	; 24
     d8e:	08 95       	ret

00000d90 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     d90:	c4 9a       	sbi	0x18, 4	; 24
     d92:	08 95       	ret

00000d94 <SPI_activate_SS_2>:
}

void SPI_activate_SS_2(){
	clr_bit(PORTB, PB3);
     d94:	c3 98       	cbi	0x18, 3	; 24
     d96:	08 95       	ret

00000d98 <SPI_deactivate_SS_2>:
}

void SPI_deactivate_SS_2(){
	set_bit(PORTB, PB3);
     d98:	c3 9a       	sbi	0x18, 3	; 24
     d9a:	08 95       	ret

00000d9c <SPI_init>:
#include <util/delay.h>


void SPI_init(void){
	//SPI enable
	set_bit(SPCR, SPE);
     d9c:	6e 9a       	sbi	0x0d, 6	; 13
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     d9e:	6c 9a       	sbi	0x0d, 4	; 13
	
	//set SPI clock rate = Fosc/64 TESTER PLAYSTATION (Hadde Fosc/2 tidligere)
	//set_bit(SPSR, SPI2X);
	set_bit(SPSR, SPR1);
     da0:	71 9a       	sbi	0x0e, 1	; 14
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     da2:	bd 9a       	sbi	0x17, 5	; 23
	set_bit(DDRB, SCK);
     da4:	bf 9a       	sbi	0x17, 7	; 23
	set_bit(DDRB, SS);
     da6:	bc 9a       	sbi	0x17, 4	; 23
	set_bit(DDRB, PB3);
     da8:	bb 9a       	sbi	0x17, 3	; 23
	
	SPI_deactivate_SS();
     daa:	0e 94 c8 06 	call	0xd90	; 0xd90 <SPI_deactivate_SS>
	SPI_deactivate_SS_2();
     dae:	0e 94 cc 06 	call	0xd98	; 0xd98 <SPI_deactivate_SS_2>
     db2:	08 95       	ret

00000db4 <register_init>:
#define REGISTER_INIT_H_
void register_init(void);

void register_init(void){
	//enabler externt minne i MCU
	set_bit(MCUCR, SRE);
     db4:	85 b7       	in	r24, 0x35	; 53
     db6:	80 68       	ori	r24, 0x80	; 128
     db8:	85 bf       	out	0x35, r24	; 53
	set_bit(SFIOR, XMM2);
     dba:	80 b7       	in	r24, 0x30	; 48
     dbc:	80 62       	ori	r24, 0x20	; 32
     dbe:	80 bf       	out	0x30, r24	; 48

	//enable interrupts in MCU
	clr_bit(MCUCR,ISC00);
     dc0:	85 b7       	in	r24, 0x35	; 53
     dc2:	8e 7f       	andi	r24, 0xFE	; 254
     dc4:	85 bf       	out	0x35, r24	; 53
	set_bit(MCUCR,ISC01);
     dc6:	85 b7       	in	r24, 0x35	; 53
     dc8:	82 60       	ori	r24, 0x02	; 2
     dca:	85 bf       	out	0x35, r24	; 53
	set_bit(GICR,INT0);
     dcc:	8b b7       	in	r24, 0x3b	; 59
     dce:	80 64       	ori	r24, 0x40	; 64
     dd0:	8b bf       	out	0x3b, r24	; 59
	
	
	clr_bit(DDRD, DDD2);
     dd2:	8a 98       	cbi	0x11, 2	; 17
	
	//Set timer/counter1 interrupt
	//Normal mode
	clr_bit(TCCR1A, WGM11);
     dd4:	8f b5       	in	r24, 0x2f	; 47
     dd6:	8d 7f       	andi	r24, 0xFD	; 253
     dd8:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR1A, WGM10);
     dda:	8f b5       	in	r24, 0x2f	; 47
     ddc:	8e 7f       	andi	r24, 0xFE	; 254
     dde:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR3A, WGM31);
     de0:	eb e8       	ldi	r30, 0x8B	; 139
     de2:	f0 e0       	ldi	r31, 0x00	; 0
     de4:	80 81       	ld	r24, Z
     de6:	8d 7f       	andi	r24, 0xFD	; 253
     de8:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     dea:	80 81       	ld	r24, Z
     dec:	8e 7f       	andi	r24, 0xFE	; 254
     dee:	80 83       	st	Z, r24
	
	//Timer 1: Prescaler Fosc/1024
	set_bit(TCCR1B, CS11);
     df0:	8e b5       	in	r24, 0x2e	; 46
     df2:	82 60       	ori	r24, 0x02	; 2
     df4:	8e bd       	out	0x2e, r24	; 46
	set_bit(TCCR1B, CS10);
     df6:	8e b5       	in	r24, 0x2e	; 46
     df8:	81 60       	ori	r24, 0x01	; 1
     dfa:	8e bd       	out	0x2e, r24	; 46
	
	
	//Timer 2: Precale Fosc/8
	set_bit(TCCR3B, CS31);
     dfc:	ea e8       	ldi	r30, 0x8A	; 138
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	82 60       	ori	r24, 0x02	; 2
     e04:	80 83       	st	Z, r24


	
	//Interrupt enable overflow
	set_bit(TIMSK, TOIE1);
     e06:	89 b7       	in	r24, 0x39	; 57
     e08:	80 68       	ori	r24, 0x80	; 128
     e0a:	89 bf       	out	0x39, r24	; 57
	set_bit(ETIMSK, TOIE3);		//Enable Can_send interrupt
     e0c:	ed e7       	ldi	r30, 0x7D	; 125
     e0e:	f0 e0       	ldi	r31, 0x00	; 0
     e10:	80 81       	ld	r24, Z
     e12:	84 60       	ori	r24, 0x04	; 4
     e14:	80 83       	st	Z, r24
     e16:	08 95       	ret

00000e18 <main>:
int highest_score;


int main(void) {
	// Disable global interrupts
	cli();
     e18:	f8 94       	cli
	UART_init(31);
     e1a:	8f e1       	ldi	r24, 0x1F	; 31
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	0e 94 33 03 	call	0x666	; 0x666 <UART_init>
	register_init();
     e22:	0e 94 da 06 	call	0xdb4	; 0xdb4 <register_init>
	oled_init();
     e26:	0e 94 65 04 	call	0x8ca	; 0x8ca <oled_init>
	ADC_init();
     e2a:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <ADC_init>
	CAN_init();
     e2e:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <CAN_init>
	ps2_init();
     e32:	0e 94 8b 06 	call	0xd16	; 0xd16 <ps2_init>
	//Enable global interrupts
	sei();
     e36:	78 94       	sei
	
	/*IKKE FJRN*/
	menu_setup();
     e38:	0e 94 bf 03 	call	0x77e	; 0x77e <menu_setup>
	read_highscore_list();
     e3c:	0e 94 a4 02 	call	0x548	; 0x548 <read_highscore_list>

	
	
	uint8_t data = SPI_read_write_PS2(0x00);
     e40:	80 e0       	ldi	r24, 0x00	; 0
     e42:	0e 94 bb 06 	call	0xd76	; 0xd76 <SPI_read_write_PS2>
	printf("Leser %d\n", data);
     e46:	1f 92       	push	r1
     e48:	8f 93       	push	r24
     e4a:	85 e2       	ldi	r24, 0x25	; 37
     e4c:	92 e0       	ldi	r25, 0x02	; 2
     e4e:	9f 93       	push	r25
     e50:	8f 93       	push	r24
     e52:	0e 94 a6 08 	call	0x114c	; 0x114c <printf>
     e56:	0f 90       	pop	r0
     e58:	0f 90       	pop	r0
     e5a:	0f 90       	pop	r0
     e5c:	0f 90       	pop	r0
	
	
	while(1){
		ps2_poll(255, 125);
     e5e:	6d e7       	ldi	r22, 0x7D	; 125
     e60:	8f ef       	ldi	r24, 0xFF	; 255
     e62:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <ps2_poll>
     e66:	fb cf       	rjmp	.-10     	; 0xe5e <main+0x46>

00000e68 <malloc>:
     e68:	cf 93       	push	r28
     e6a:	df 93       	push	r29
     e6c:	82 30       	cpi	r24, 0x02	; 2
     e6e:	91 05       	cpc	r25, r1
     e70:	10 f4       	brcc	.+4      	; 0xe76 <malloc+0xe>
     e72:	82 e0       	ldi	r24, 0x02	; 2
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	e0 91 67 02 	lds	r30, 0x0267
     e7a:	f0 91 68 02 	lds	r31, 0x0268
     e7e:	20 e0       	ldi	r18, 0x00	; 0
     e80:	30 e0       	ldi	r19, 0x00	; 0
     e82:	a0 e0       	ldi	r26, 0x00	; 0
     e84:	b0 e0       	ldi	r27, 0x00	; 0
     e86:	30 97       	sbiw	r30, 0x00	; 0
     e88:	39 f1       	breq	.+78     	; 0xed8 <malloc+0x70>
     e8a:	40 81       	ld	r20, Z
     e8c:	51 81       	ldd	r21, Z+1	; 0x01
     e8e:	48 17       	cp	r20, r24
     e90:	59 07       	cpc	r21, r25
     e92:	b8 f0       	brcs	.+46     	; 0xec2 <malloc+0x5a>
     e94:	48 17       	cp	r20, r24
     e96:	59 07       	cpc	r21, r25
     e98:	71 f4       	brne	.+28     	; 0xeb6 <malloc+0x4e>
     e9a:	82 81       	ldd	r24, Z+2	; 0x02
     e9c:	93 81       	ldd	r25, Z+3	; 0x03
     e9e:	10 97       	sbiw	r26, 0x00	; 0
     ea0:	29 f0       	breq	.+10     	; 0xeac <malloc+0x44>
     ea2:	13 96       	adiw	r26, 0x03	; 3
     ea4:	9c 93       	st	X, r25
     ea6:	8e 93       	st	-X, r24
     ea8:	12 97       	sbiw	r26, 0x02	; 2
     eaa:	2c c0       	rjmp	.+88     	; 0xf04 <malloc+0x9c>
     eac:	90 93 68 02 	sts	0x0268, r25
     eb0:	80 93 67 02 	sts	0x0267, r24
     eb4:	27 c0       	rjmp	.+78     	; 0xf04 <malloc+0x9c>
     eb6:	21 15       	cp	r18, r1
     eb8:	31 05       	cpc	r19, r1
     eba:	31 f0       	breq	.+12     	; 0xec8 <malloc+0x60>
     ebc:	42 17       	cp	r20, r18
     ebe:	53 07       	cpc	r21, r19
     ec0:	18 f0       	brcs	.+6      	; 0xec8 <malloc+0x60>
     ec2:	a9 01       	movw	r20, r18
     ec4:	db 01       	movw	r26, r22
     ec6:	01 c0       	rjmp	.+2      	; 0xeca <malloc+0x62>
     ec8:	ef 01       	movw	r28, r30
     eca:	9a 01       	movw	r18, r20
     ecc:	bd 01       	movw	r22, r26
     ece:	df 01       	movw	r26, r30
     ed0:	02 80       	ldd	r0, Z+2	; 0x02
     ed2:	f3 81       	ldd	r31, Z+3	; 0x03
     ed4:	e0 2d       	mov	r30, r0
     ed6:	d7 cf       	rjmp	.-82     	; 0xe86 <malloc+0x1e>
     ed8:	21 15       	cp	r18, r1
     eda:	31 05       	cpc	r19, r1
     edc:	f9 f0       	breq	.+62     	; 0xf1c <malloc+0xb4>
     ede:	28 1b       	sub	r18, r24
     ee0:	39 0b       	sbc	r19, r25
     ee2:	24 30       	cpi	r18, 0x04	; 4
     ee4:	31 05       	cpc	r19, r1
     ee6:	80 f4       	brcc	.+32     	; 0xf08 <malloc+0xa0>
     ee8:	8a 81       	ldd	r24, Y+2	; 0x02
     eea:	9b 81       	ldd	r25, Y+3	; 0x03
     eec:	61 15       	cp	r22, r1
     eee:	71 05       	cpc	r23, r1
     ef0:	21 f0       	breq	.+8      	; 0xefa <malloc+0x92>
     ef2:	fb 01       	movw	r30, r22
     ef4:	93 83       	std	Z+3, r25	; 0x03
     ef6:	82 83       	std	Z+2, r24	; 0x02
     ef8:	04 c0       	rjmp	.+8      	; 0xf02 <malloc+0x9a>
     efa:	90 93 68 02 	sts	0x0268, r25
     efe:	80 93 67 02 	sts	0x0267, r24
     f02:	fe 01       	movw	r30, r28
     f04:	32 96       	adiw	r30, 0x02	; 2
     f06:	44 c0       	rjmp	.+136    	; 0xf90 <malloc+0x128>
     f08:	fe 01       	movw	r30, r28
     f0a:	e2 0f       	add	r30, r18
     f0c:	f3 1f       	adc	r31, r19
     f0e:	81 93       	st	Z+, r24
     f10:	91 93       	st	Z+, r25
     f12:	22 50       	subi	r18, 0x02	; 2
     f14:	31 09       	sbc	r19, r1
     f16:	39 83       	std	Y+1, r19	; 0x01
     f18:	28 83       	st	Y, r18
     f1a:	3a c0       	rjmp	.+116    	; 0xf90 <malloc+0x128>
     f1c:	20 91 65 02 	lds	r18, 0x0265
     f20:	30 91 66 02 	lds	r19, 0x0266
     f24:	23 2b       	or	r18, r19
     f26:	41 f4       	brne	.+16     	; 0xf38 <malloc+0xd0>
     f28:	20 91 02 01 	lds	r18, 0x0102
     f2c:	30 91 03 01 	lds	r19, 0x0103
     f30:	30 93 66 02 	sts	0x0266, r19
     f34:	20 93 65 02 	sts	0x0265, r18
     f38:	20 91 00 01 	lds	r18, 0x0100
     f3c:	30 91 01 01 	lds	r19, 0x0101
     f40:	21 15       	cp	r18, r1
     f42:	31 05       	cpc	r19, r1
     f44:	41 f4       	brne	.+16     	; 0xf56 <malloc+0xee>
     f46:	2d b7       	in	r18, 0x3d	; 61
     f48:	3e b7       	in	r19, 0x3e	; 62
     f4a:	40 91 04 01 	lds	r20, 0x0104
     f4e:	50 91 05 01 	lds	r21, 0x0105
     f52:	24 1b       	sub	r18, r20
     f54:	35 0b       	sbc	r19, r21
     f56:	e0 91 65 02 	lds	r30, 0x0265
     f5a:	f0 91 66 02 	lds	r31, 0x0266
     f5e:	e2 17       	cp	r30, r18
     f60:	f3 07       	cpc	r31, r19
     f62:	a0 f4       	brcc	.+40     	; 0xf8c <malloc+0x124>
     f64:	2e 1b       	sub	r18, r30
     f66:	3f 0b       	sbc	r19, r31
     f68:	28 17       	cp	r18, r24
     f6a:	39 07       	cpc	r19, r25
     f6c:	78 f0       	brcs	.+30     	; 0xf8c <malloc+0x124>
     f6e:	ac 01       	movw	r20, r24
     f70:	4e 5f       	subi	r20, 0xFE	; 254
     f72:	5f 4f       	sbci	r21, 0xFF	; 255
     f74:	24 17       	cp	r18, r20
     f76:	35 07       	cpc	r19, r21
     f78:	48 f0       	brcs	.+18     	; 0xf8c <malloc+0x124>
     f7a:	4e 0f       	add	r20, r30
     f7c:	5f 1f       	adc	r21, r31
     f7e:	50 93 66 02 	sts	0x0266, r21
     f82:	40 93 65 02 	sts	0x0265, r20
     f86:	81 93       	st	Z+, r24
     f88:	91 93       	st	Z+, r25
     f8a:	02 c0       	rjmp	.+4      	; 0xf90 <malloc+0x128>
     f8c:	e0 e0       	ldi	r30, 0x00	; 0
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	cf 01       	movw	r24, r30
     f92:	df 91       	pop	r29
     f94:	cf 91       	pop	r28
     f96:	08 95       	ret

00000f98 <free>:
     f98:	cf 93       	push	r28
     f9a:	df 93       	push	r29
     f9c:	00 97       	sbiw	r24, 0x00	; 0
     f9e:	09 f4       	brne	.+2      	; 0xfa2 <free+0xa>
     fa0:	87 c0       	rjmp	.+270    	; 0x10b0 <free+0x118>
     fa2:	fc 01       	movw	r30, r24
     fa4:	32 97       	sbiw	r30, 0x02	; 2
     fa6:	13 82       	std	Z+3, r1	; 0x03
     fa8:	12 82       	std	Z+2, r1	; 0x02
     faa:	c0 91 67 02 	lds	r28, 0x0267
     fae:	d0 91 68 02 	lds	r29, 0x0268
     fb2:	20 97       	sbiw	r28, 0x00	; 0
     fb4:	81 f4       	brne	.+32     	; 0xfd6 <free+0x3e>
     fb6:	20 81       	ld	r18, Z
     fb8:	31 81       	ldd	r19, Z+1	; 0x01
     fba:	28 0f       	add	r18, r24
     fbc:	39 1f       	adc	r19, r25
     fbe:	80 91 65 02 	lds	r24, 0x0265
     fc2:	90 91 66 02 	lds	r25, 0x0266
     fc6:	82 17       	cp	r24, r18
     fc8:	93 07       	cpc	r25, r19
     fca:	79 f5       	brne	.+94     	; 0x102a <free+0x92>
     fcc:	f0 93 66 02 	sts	0x0266, r31
     fd0:	e0 93 65 02 	sts	0x0265, r30
     fd4:	6d c0       	rjmp	.+218    	; 0x10b0 <free+0x118>
     fd6:	de 01       	movw	r26, r28
     fd8:	20 e0       	ldi	r18, 0x00	; 0
     fda:	30 e0       	ldi	r19, 0x00	; 0
     fdc:	ae 17       	cp	r26, r30
     fde:	bf 07       	cpc	r27, r31
     fe0:	50 f4       	brcc	.+20     	; 0xff6 <free+0x5e>
     fe2:	12 96       	adiw	r26, 0x02	; 2
     fe4:	4d 91       	ld	r20, X+
     fe6:	5c 91       	ld	r21, X
     fe8:	13 97       	sbiw	r26, 0x03	; 3
     fea:	9d 01       	movw	r18, r26
     fec:	41 15       	cp	r20, r1
     fee:	51 05       	cpc	r21, r1
     ff0:	09 f1       	breq	.+66     	; 0x1034 <free+0x9c>
     ff2:	da 01       	movw	r26, r20
     ff4:	f3 cf       	rjmp	.-26     	; 0xfdc <free+0x44>
     ff6:	b3 83       	std	Z+3, r27	; 0x03
     ff8:	a2 83       	std	Z+2, r26	; 0x02
     ffa:	40 81       	ld	r20, Z
     ffc:	51 81       	ldd	r21, Z+1	; 0x01
     ffe:	84 0f       	add	r24, r20
    1000:	95 1f       	adc	r25, r21
    1002:	8a 17       	cp	r24, r26
    1004:	9b 07       	cpc	r25, r27
    1006:	71 f4       	brne	.+28     	; 0x1024 <free+0x8c>
    1008:	8d 91       	ld	r24, X+
    100a:	9c 91       	ld	r25, X
    100c:	11 97       	sbiw	r26, 0x01	; 1
    100e:	84 0f       	add	r24, r20
    1010:	95 1f       	adc	r25, r21
    1012:	02 96       	adiw	r24, 0x02	; 2
    1014:	91 83       	std	Z+1, r25	; 0x01
    1016:	80 83       	st	Z, r24
    1018:	12 96       	adiw	r26, 0x02	; 2
    101a:	8d 91       	ld	r24, X+
    101c:	9c 91       	ld	r25, X
    101e:	13 97       	sbiw	r26, 0x03	; 3
    1020:	93 83       	std	Z+3, r25	; 0x03
    1022:	82 83       	std	Z+2, r24	; 0x02
    1024:	21 15       	cp	r18, r1
    1026:	31 05       	cpc	r19, r1
    1028:	29 f4       	brne	.+10     	; 0x1034 <free+0x9c>
    102a:	f0 93 68 02 	sts	0x0268, r31
    102e:	e0 93 67 02 	sts	0x0267, r30
    1032:	3e c0       	rjmp	.+124    	; 0x10b0 <free+0x118>
    1034:	d9 01       	movw	r26, r18
    1036:	13 96       	adiw	r26, 0x03	; 3
    1038:	fc 93       	st	X, r31
    103a:	ee 93       	st	-X, r30
    103c:	12 97       	sbiw	r26, 0x02	; 2
    103e:	4d 91       	ld	r20, X+
    1040:	5d 91       	ld	r21, X+
    1042:	a4 0f       	add	r26, r20
    1044:	b5 1f       	adc	r27, r21
    1046:	ea 17       	cp	r30, r26
    1048:	fb 07       	cpc	r31, r27
    104a:	79 f4       	brne	.+30     	; 0x106a <free+0xd2>
    104c:	80 81       	ld	r24, Z
    104e:	91 81       	ldd	r25, Z+1	; 0x01
    1050:	84 0f       	add	r24, r20
    1052:	95 1f       	adc	r25, r21
    1054:	02 96       	adiw	r24, 0x02	; 2
    1056:	d9 01       	movw	r26, r18
    1058:	11 96       	adiw	r26, 0x01	; 1
    105a:	9c 93       	st	X, r25
    105c:	8e 93       	st	-X, r24
    105e:	82 81       	ldd	r24, Z+2	; 0x02
    1060:	93 81       	ldd	r25, Z+3	; 0x03
    1062:	13 96       	adiw	r26, 0x03	; 3
    1064:	9c 93       	st	X, r25
    1066:	8e 93       	st	-X, r24
    1068:	12 97       	sbiw	r26, 0x02	; 2
    106a:	e0 e0       	ldi	r30, 0x00	; 0
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	8a 81       	ldd	r24, Y+2	; 0x02
    1070:	9b 81       	ldd	r25, Y+3	; 0x03
    1072:	00 97       	sbiw	r24, 0x00	; 0
    1074:	19 f0       	breq	.+6      	; 0x107c <free+0xe4>
    1076:	fe 01       	movw	r30, r28
    1078:	ec 01       	movw	r28, r24
    107a:	f9 cf       	rjmp	.-14     	; 0x106e <free+0xd6>
    107c:	ce 01       	movw	r24, r28
    107e:	02 96       	adiw	r24, 0x02	; 2
    1080:	28 81       	ld	r18, Y
    1082:	39 81       	ldd	r19, Y+1	; 0x01
    1084:	82 0f       	add	r24, r18
    1086:	93 1f       	adc	r25, r19
    1088:	20 91 65 02 	lds	r18, 0x0265
    108c:	30 91 66 02 	lds	r19, 0x0266
    1090:	28 17       	cp	r18, r24
    1092:	39 07       	cpc	r19, r25
    1094:	69 f4       	brne	.+26     	; 0x10b0 <free+0x118>
    1096:	30 97       	sbiw	r30, 0x00	; 0
    1098:	29 f4       	brne	.+10     	; 0x10a4 <free+0x10c>
    109a:	10 92 68 02 	sts	0x0268, r1
    109e:	10 92 67 02 	sts	0x0267, r1
    10a2:	02 c0       	rjmp	.+4      	; 0x10a8 <free+0x110>
    10a4:	13 82       	std	Z+3, r1	; 0x03
    10a6:	12 82       	std	Z+2, r1	; 0x02
    10a8:	d0 93 66 02 	sts	0x0266, r29
    10ac:	c0 93 65 02 	sts	0x0265, r28
    10b0:	df 91       	pop	r29
    10b2:	cf 91       	pop	r28
    10b4:	08 95       	ret

000010b6 <fdevopen>:
    10b6:	0f 93       	push	r16
    10b8:	1f 93       	push	r17
    10ba:	cf 93       	push	r28
    10bc:	df 93       	push	r29
    10be:	ec 01       	movw	r28, r24
    10c0:	8b 01       	movw	r16, r22
    10c2:	00 97       	sbiw	r24, 0x00	; 0
    10c4:	31 f4       	brne	.+12     	; 0x10d2 <fdevopen+0x1c>
    10c6:	61 15       	cp	r22, r1
    10c8:	71 05       	cpc	r23, r1
    10ca:	19 f4       	brne	.+6      	; 0x10d2 <fdevopen+0x1c>
    10cc:	80 e0       	ldi	r24, 0x00	; 0
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	38 c0       	rjmp	.+112    	; 0x1142 <fdevopen+0x8c>
    10d2:	6e e0       	ldi	r22, 0x0E	; 14
    10d4:	70 e0       	ldi	r23, 0x00	; 0
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	90 e0       	ldi	r25, 0x00	; 0
    10da:	0e 94 b9 0a 	call	0x1572	; 0x1572 <calloc>
    10de:	fc 01       	movw	r30, r24
    10e0:	00 97       	sbiw	r24, 0x00	; 0
    10e2:	a1 f3       	breq	.-24     	; 0x10cc <fdevopen+0x16>
    10e4:	80 e8       	ldi	r24, 0x80	; 128
    10e6:	83 83       	std	Z+3, r24	; 0x03
    10e8:	01 15       	cp	r16, r1
    10ea:	11 05       	cpc	r17, r1
    10ec:	71 f0       	breq	.+28     	; 0x110a <fdevopen+0x54>
    10ee:	13 87       	std	Z+11, r17	; 0x0b
    10f0:	02 87       	std	Z+10, r16	; 0x0a
    10f2:	81 e8       	ldi	r24, 0x81	; 129
    10f4:	83 83       	std	Z+3, r24	; 0x03
    10f6:	80 91 69 02 	lds	r24, 0x0269
    10fa:	90 91 6a 02 	lds	r25, 0x026A
    10fe:	89 2b       	or	r24, r25
    1100:	21 f4       	brne	.+8      	; 0x110a <fdevopen+0x54>
    1102:	f0 93 6a 02 	sts	0x026A, r31
    1106:	e0 93 69 02 	sts	0x0269, r30
    110a:	20 97       	sbiw	r28, 0x00	; 0
    110c:	c9 f0       	breq	.+50     	; 0x1140 <fdevopen+0x8a>
    110e:	d1 87       	std	Z+9, r29	; 0x09
    1110:	c0 87       	std	Z+8, r28	; 0x08
    1112:	83 81       	ldd	r24, Z+3	; 0x03
    1114:	82 60       	ori	r24, 0x02	; 2
    1116:	83 83       	std	Z+3, r24	; 0x03
    1118:	80 91 6b 02 	lds	r24, 0x026B
    111c:	90 91 6c 02 	lds	r25, 0x026C
    1120:	89 2b       	or	r24, r25
    1122:	71 f4       	brne	.+28     	; 0x1140 <fdevopen+0x8a>
    1124:	f0 93 6c 02 	sts	0x026C, r31
    1128:	e0 93 6b 02 	sts	0x026B, r30
    112c:	80 91 6d 02 	lds	r24, 0x026D
    1130:	90 91 6e 02 	lds	r25, 0x026E
    1134:	89 2b       	or	r24, r25
    1136:	21 f4       	brne	.+8      	; 0x1140 <fdevopen+0x8a>
    1138:	f0 93 6e 02 	sts	0x026E, r31
    113c:	e0 93 6d 02 	sts	0x026D, r30
    1140:	cf 01       	movw	r24, r30
    1142:	df 91       	pop	r29
    1144:	cf 91       	pop	r28
    1146:	1f 91       	pop	r17
    1148:	0f 91       	pop	r16
    114a:	08 95       	ret

0000114c <printf>:
    114c:	a0 e0       	ldi	r26, 0x00	; 0
    114e:	b0 e0       	ldi	r27, 0x00	; 0
    1150:	ec ea       	ldi	r30, 0xAC	; 172
    1152:	f8 e0       	ldi	r31, 0x08	; 8
    1154:	0c 94 92 0b 	jmp	0x1724	; 0x1724 <__prologue_saves__+0x20>
    1158:	fe 01       	movw	r30, r28
    115a:	35 96       	adiw	r30, 0x05	; 5
    115c:	61 91       	ld	r22, Z+
    115e:	71 91       	ld	r23, Z+
    1160:	af 01       	movw	r20, r30
    1162:	80 91 6b 02 	lds	r24, 0x026B
    1166:	90 91 6c 02 	lds	r25, 0x026C
    116a:	0e 94 e7 08 	call	0x11ce	; 0x11ce <vfprintf>
    116e:	e2 e0       	ldi	r30, 0x02	; 2
    1170:	0c 94 ae 0b 	jmp	0x175c	; 0x175c <__epilogue_restores__+0x20>

00001174 <puts>:
    1174:	0f 93       	push	r16
    1176:	1f 93       	push	r17
    1178:	cf 93       	push	r28
    117a:	df 93       	push	r29
    117c:	e0 91 6b 02 	lds	r30, 0x026B
    1180:	f0 91 6c 02 	lds	r31, 0x026C
    1184:	23 81       	ldd	r18, Z+3	; 0x03
    1186:	21 ff       	sbrs	r18, 1
    1188:	1b c0       	rjmp	.+54     	; 0x11c0 <puts+0x4c>
    118a:	ec 01       	movw	r28, r24
    118c:	00 e0       	ldi	r16, 0x00	; 0
    118e:	10 e0       	ldi	r17, 0x00	; 0
    1190:	89 91       	ld	r24, Y+
    1192:	60 91 6b 02 	lds	r22, 0x026B
    1196:	70 91 6c 02 	lds	r23, 0x026C
    119a:	db 01       	movw	r26, r22
    119c:	18 96       	adiw	r26, 0x08	; 8
    119e:	ed 91       	ld	r30, X+
    11a0:	fc 91       	ld	r31, X
    11a2:	19 97       	sbiw	r26, 0x09	; 9
    11a4:	88 23       	and	r24, r24
    11a6:	31 f0       	breq	.+12     	; 0x11b4 <puts+0x40>
    11a8:	09 95       	icall
    11aa:	89 2b       	or	r24, r25
    11ac:	89 f3       	breq	.-30     	; 0x1190 <puts+0x1c>
    11ae:	0f ef       	ldi	r16, 0xFF	; 255
    11b0:	1f ef       	ldi	r17, 0xFF	; 255
    11b2:	ee cf       	rjmp	.-36     	; 0x1190 <puts+0x1c>
    11b4:	8a e0       	ldi	r24, 0x0A	; 10
    11b6:	09 95       	icall
    11b8:	89 2b       	or	r24, r25
    11ba:	11 f4       	brne	.+4      	; 0x11c0 <puts+0x4c>
    11bc:	c8 01       	movw	r24, r16
    11be:	02 c0       	rjmp	.+4      	; 0x11c4 <puts+0x50>
    11c0:	8f ef       	ldi	r24, 0xFF	; 255
    11c2:	9f ef       	ldi	r25, 0xFF	; 255
    11c4:	df 91       	pop	r29
    11c6:	cf 91       	pop	r28
    11c8:	1f 91       	pop	r17
    11ca:	0f 91       	pop	r16
    11cc:	08 95       	ret

000011ce <vfprintf>:
    11ce:	ac e0       	ldi	r26, 0x0C	; 12
    11d0:	b0 e0       	ldi	r27, 0x00	; 0
    11d2:	ed ee       	ldi	r30, 0xED	; 237
    11d4:	f8 e0       	ldi	r31, 0x08	; 8
    11d6:	0c 94 82 0b 	jmp	0x1704	; 0x1704 <__prologue_saves__>
    11da:	7c 01       	movw	r14, r24
    11dc:	6b 01       	movw	r12, r22
    11de:	8a 01       	movw	r16, r20
    11e0:	fc 01       	movw	r30, r24
    11e2:	17 82       	std	Z+7, r1	; 0x07
    11e4:	16 82       	std	Z+6, r1	; 0x06
    11e6:	83 81       	ldd	r24, Z+3	; 0x03
    11e8:	81 ff       	sbrs	r24, 1
    11ea:	bd c1       	rjmp	.+890    	; 0x1566 <vfprintf+0x398>
    11ec:	ce 01       	movw	r24, r28
    11ee:	01 96       	adiw	r24, 0x01	; 1
    11f0:	4c 01       	movw	r8, r24
    11f2:	f7 01       	movw	r30, r14
    11f4:	93 81       	ldd	r25, Z+3	; 0x03
    11f6:	f6 01       	movw	r30, r12
    11f8:	93 fd       	sbrc	r25, 3
    11fa:	85 91       	lpm	r24, Z+
    11fc:	93 ff       	sbrs	r25, 3
    11fe:	81 91       	ld	r24, Z+
    1200:	6f 01       	movw	r12, r30
    1202:	88 23       	and	r24, r24
    1204:	09 f4       	brne	.+2      	; 0x1208 <vfprintf+0x3a>
    1206:	ab c1       	rjmp	.+854    	; 0x155e <vfprintf+0x390>
    1208:	85 32       	cpi	r24, 0x25	; 37
    120a:	39 f4       	brne	.+14     	; 0x121a <vfprintf+0x4c>
    120c:	93 fd       	sbrc	r25, 3
    120e:	85 91       	lpm	r24, Z+
    1210:	93 ff       	sbrs	r25, 3
    1212:	81 91       	ld	r24, Z+
    1214:	6f 01       	movw	r12, r30
    1216:	85 32       	cpi	r24, 0x25	; 37
    1218:	29 f4       	brne	.+10     	; 0x1224 <vfprintf+0x56>
    121a:	b7 01       	movw	r22, r14
    121c:	90 e0       	ldi	r25, 0x00	; 0
    121e:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <fputc>
    1222:	e7 cf       	rjmp	.-50     	; 0x11f2 <vfprintf+0x24>
    1224:	51 2c       	mov	r5, r1
    1226:	31 2c       	mov	r3, r1
    1228:	20 e0       	ldi	r18, 0x00	; 0
    122a:	20 32       	cpi	r18, 0x20	; 32
    122c:	a0 f4       	brcc	.+40     	; 0x1256 <vfprintf+0x88>
    122e:	8b 32       	cpi	r24, 0x2B	; 43
    1230:	69 f0       	breq	.+26     	; 0x124c <vfprintf+0x7e>
    1232:	30 f4       	brcc	.+12     	; 0x1240 <vfprintf+0x72>
    1234:	80 32       	cpi	r24, 0x20	; 32
    1236:	59 f0       	breq	.+22     	; 0x124e <vfprintf+0x80>
    1238:	83 32       	cpi	r24, 0x23	; 35
    123a:	69 f4       	brne	.+26     	; 0x1256 <vfprintf+0x88>
    123c:	20 61       	ori	r18, 0x10	; 16
    123e:	2c c0       	rjmp	.+88     	; 0x1298 <vfprintf+0xca>
    1240:	8d 32       	cpi	r24, 0x2D	; 45
    1242:	39 f0       	breq	.+14     	; 0x1252 <vfprintf+0x84>
    1244:	80 33       	cpi	r24, 0x30	; 48
    1246:	39 f4       	brne	.+14     	; 0x1256 <vfprintf+0x88>
    1248:	21 60       	ori	r18, 0x01	; 1
    124a:	26 c0       	rjmp	.+76     	; 0x1298 <vfprintf+0xca>
    124c:	22 60       	ori	r18, 0x02	; 2
    124e:	24 60       	ori	r18, 0x04	; 4
    1250:	23 c0       	rjmp	.+70     	; 0x1298 <vfprintf+0xca>
    1252:	28 60       	ori	r18, 0x08	; 8
    1254:	21 c0       	rjmp	.+66     	; 0x1298 <vfprintf+0xca>
    1256:	27 fd       	sbrc	r18, 7
    1258:	27 c0       	rjmp	.+78     	; 0x12a8 <vfprintf+0xda>
    125a:	30 ed       	ldi	r19, 0xD0	; 208
    125c:	38 0f       	add	r19, r24
    125e:	3a 30       	cpi	r19, 0x0A	; 10
    1260:	78 f4       	brcc	.+30     	; 0x1280 <vfprintf+0xb2>
    1262:	26 ff       	sbrs	r18, 6
    1264:	06 c0       	rjmp	.+12     	; 0x1272 <vfprintf+0xa4>
    1266:	fa e0       	ldi	r31, 0x0A	; 10
    1268:	5f 9e       	mul	r5, r31
    126a:	30 0d       	add	r19, r0
    126c:	11 24       	eor	r1, r1
    126e:	53 2e       	mov	r5, r19
    1270:	13 c0       	rjmp	.+38     	; 0x1298 <vfprintf+0xca>
    1272:	8a e0       	ldi	r24, 0x0A	; 10
    1274:	38 9e       	mul	r3, r24
    1276:	30 0d       	add	r19, r0
    1278:	11 24       	eor	r1, r1
    127a:	33 2e       	mov	r3, r19
    127c:	20 62       	ori	r18, 0x20	; 32
    127e:	0c c0       	rjmp	.+24     	; 0x1298 <vfprintf+0xca>
    1280:	8e 32       	cpi	r24, 0x2E	; 46
    1282:	21 f4       	brne	.+8      	; 0x128c <vfprintf+0xbe>
    1284:	26 fd       	sbrc	r18, 6
    1286:	6b c1       	rjmp	.+726    	; 0x155e <vfprintf+0x390>
    1288:	20 64       	ori	r18, 0x40	; 64
    128a:	06 c0       	rjmp	.+12     	; 0x1298 <vfprintf+0xca>
    128c:	8c 36       	cpi	r24, 0x6C	; 108
    128e:	11 f4       	brne	.+4      	; 0x1294 <vfprintf+0xc6>
    1290:	20 68       	ori	r18, 0x80	; 128
    1292:	02 c0       	rjmp	.+4      	; 0x1298 <vfprintf+0xca>
    1294:	88 36       	cpi	r24, 0x68	; 104
    1296:	41 f4       	brne	.+16     	; 0x12a8 <vfprintf+0xda>
    1298:	f6 01       	movw	r30, r12
    129a:	93 fd       	sbrc	r25, 3
    129c:	85 91       	lpm	r24, Z+
    129e:	93 ff       	sbrs	r25, 3
    12a0:	81 91       	ld	r24, Z+
    12a2:	6f 01       	movw	r12, r30
    12a4:	81 11       	cpse	r24, r1
    12a6:	c1 cf       	rjmp	.-126    	; 0x122a <vfprintf+0x5c>
    12a8:	98 2f       	mov	r25, r24
    12aa:	9f 7d       	andi	r25, 0xDF	; 223
    12ac:	95 54       	subi	r25, 0x45	; 69
    12ae:	93 30       	cpi	r25, 0x03	; 3
    12b0:	28 f4       	brcc	.+10     	; 0x12bc <vfprintf+0xee>
    12b2:	0c 5f       	subi	r16, 0xFC	; 252
    12b4:	1f 4f       	sbci	r17, 0xFF	; 255
    12b6:	ff e3       	ldi	r31, 0x3F	; 63
    12b8:	f9 83       	std	Y+1, r31	; 0x01
    12ba:	0d c0       	rjmp	.+26     	; 0x12d6 <vfprintf+0x108>
    12bc:	83 36       	cpi	r24, 0x63	; 99
    12be:	31 f0       	breq	.+12     	; 0x12cc <vfprintf+0xfe>
    12c0:	83 37       	cpi	r24, 0x73	; 115
    12c2:	71 f0       	breq	.+28     	; 0x12e0 <vfprintf+0x112>
    12c4:	83 35       	cpi	r24, 0x53	; 83
    12c6:	09 f0       	breq	.+2      	; 0x12ca <vfprintf+0xfc>
    12c8:	5b c0       	rjmp	.+182    	; 0x1380 <vfprintf+0x1b2>
    12ca:	22 c0       	rjmp	.+68     	; 0x1310 <vfprintf+0x142>
    12cc:	f8 01       	movw	r30, r16
    12ce:	80 81       	ld	r24, Z
    12d0:	89 83       	std	Y+1, r24	; 0x01
    12d2:	0e 5f       	subi	r16, 0xFE	; 254
    12d4:	1f 4f       	sbci	r17, 0xFF	; 255
    12d6:	44 24       	eor	r4, r4
    12d8:	43 94       	inc	r4
    12da:	51 2c       	mov	r5, r1
    12dc:	54 01       	movw	r10, r8
    12de:	15 c0       	rjmp	.+42     	; 0x130a <vfprintf+0x13c>
    12e0:	38 01       	movw	r6, r16
    12e2:	f2 e0       	ldi	r31, 0x02	; 2
    12e4:	6f 0e       	add	r6, r31
    12e6:	71 1c       	adc	r7, r1
    12e8:	f8 01       	movw	r30, r16
    12ea:	a0 80       	ld	r10, Z
    12ec:	b1 80       	ldd	r11, Z+1	; 0x01
    12ee:	26 ff       	sbrs	r18, 6
    12f0:	03 c0       	rjmp	.+6      	; 0x12f8 <vfprintf+0x12a>
    12f2:	65 2d       	mov	r22, r5
    12f4:	70 e0       	ldi	r23, 0x00	; 0
    12f6:	02 c0       	rjmp	.+4      	; 0x12fc <vfprintf+0x12e>
    12f8:	6f ef       	ldi	r22, 0xFF	; 255
    12fa:	7f ef       	ldi	r23, 0xFF	; 255
    12fc:	c5 01       	movw	r24, r10
    12fe:	2c 87       	std	Y+12, r18	; 0x0c
    1300:	0e 94 e7 0a 	call	0x15ce	; 0x15ce <strnlen>
    1304:	2c 01       	movw	r4, r24
    1306:	83 01       	movw	r16, r6
    1308:	2c 85       	ldd	r18, Y+12	; 0x0c
    130a:	2f 77       	andi	r18, 0x7F	; 127
    130c:	22 2e       	mov	r2, r18
    130e:	17 c0       	rjmp	.+46     	; 0x133e <vfprintf+0x170>
    1310:	38 01       	movw	r6, r16
    1312:	f2 e0       	ldi	r31, 0x02	; 2
    1314:	6f 0e       	add	r6, r31
    1316:	71 1c       	adc	r7, r1
    1318:	f8 01       	movw	r30, r16
    131a:	a0 80       	ld	r10, Z
    131c:	b1 80       	ldd	r11, Z+1	; 0x01
    131e:	26 ff       	sbrs	r18, 6
    1320:	03 c0       	rjmp	.+6      	; 0x1328 <vfprintf+0x15a>
    1322:	65 2d       	mov	r22, r5
    1324:	70 e0       	ldi	r23, 0x00	; 0
    1326:	02 c0       	rjmp	.+4      	; 0x132c <vfprintf+0x15e>
    1328:	6f ef       	ldi	r22, 0xFF	; 255
    132a:	7f ef       	ldi	r23, 0xFF	; 255
    132c:	c5 01       	movw	r24, r10
    132e:	2c 87       	std	Y+12, r18	; 0x0c
    1330:	0e 94 d5 0a 	call	0x15aa	; 0x15aa <strnlen_P>
    1334:	2c 01       	movw	r4, r24
    1336:	2c 85       	ldd	r18, Y+12	; 0x0c
    1338:	20 68       	ori	r18, 0x80	; 128
    133a:	22 2e       	mov	r2, r18
    133c:	83 01       	movw	r16, r6
    133e:	23 fc       	sbrc	r2, 3
    1340:	1b c0       	rjmp	.+54     	; 0x1378 <vfprintf+0x1aa>
    1342:	83 2d       	mov	r24, r3
    1344:	90 e0       	ldi	r25, 0x00	; 0
    1346:	48 16       	cp	r4, r24
    1348:	59 06       	cpc	r5, r25
    134a:	b0 f4       	brcc	.+44     	; 0x1378 <vfprintf+0x1aa>
    134c:	b7 01       	movw	r22, r14
    134e:	80 e2       	ldi	r24, 0x20	; 32
    1350:	90 e0       	ldi	r25, 0x00	; 0
    1352:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <fputc>
    1356:	3a 94       	dec	r3
    1358:	f4 cf       	rjmp	.-24     	; 0x1342 <vfprintf+0x174>
    135a:	f5 01       	movw	r30, r10
    135c:	27 fc       	sbrc	r2, 7
    135e:	85 91       	lpm	r24, Z+
    1360:	27 fe       	sbrs	r2, 7
    1362:	81 91       	ld	r24, Z+
    1364:	5f 01       	movw	r10, r30
    1366:	b7 01       	movw	r22, r14
    1368:	90 e0       	ldi	r25, 0x00	; 0
    136a:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <fputc>
    136e:	31 10       	cpse	r3, r1
    1370:	3a 94       	dec	r3
    1372:	f1 e0       	ldi	r31, 0x01	; 1
    1374:	4f 1a       	sub	r4, r31
    1376:	51 08       	sbc	r5, r1
    1378:	41 14       	cp	r4, r1
    137a:	51 04       	cpc	r5, r1
    137c:	71 f7       	brne	.-36     	; 0x135a <vfprintf+0x18c>
    137e:	e5 c0       	rjmp	.+458    	; 0x154a <vfprintf+0x37c>
    1380:	84 36       	cpi	r24, 0x64	; 100
    1382:	11 f0       	breq	.+4      	; 0x1388 <vfprintf+0x1ba>
    1384:	89 36       	cpi	r24, 0x69	; 105
    1386:	39 f5       	brne	.+78     	; 0x13d6 <vfprintf+0x208>
    1388:	f8 01       	movw	r30, r16
    138a:	27 ff       	sbrs	r18, 7
    138c:	07 c0       	rjmp	.+14     	; 0x139c <vfprintf+0x1ce>
    138e:	60 81       	ld	r22, Z
    1390:	71 81       	ldd	r23, Z+1	; 0x01
    1392:	82 81       	ldd	r24, Z+2	; 0x02
    1394:	93 81       	ldd	r25, Z+3	; 0x03
    1396:	0c 5f       	subi	r16, 0xFC	; 252
    1398:	1f 4f       	sbci	r17, 0xFF	; 255
    139a:	08 c0       	rjmp	.+16     	; 0x13ac <vfprintf+0x1de>
    139c:	60 81       	ld	r22, Z
    139e:	71 81       	ldd	r23, Z+1	; 0x01
    13a0:	88 27       	eor	r24, r24
    13a2:	77 fd       	sbrc	r23, 7
    13a4:	80 95       	com	r24
    13a6:	98 2f       	mov	r25, r24
    13a8:	0e 5f       	subi	r16, 0xFE	; 254
    13aa:	1f 4f       	sbci	r17, 0xFF	; 255
    13ac:	2f 76       	andi	r18, 0x6F	; 111
    13ae:	b2 2e       	mov	r11, r18
    13b0:	97 ff       	sbrs	r25, 7
    13b2:	09 c0       	rjmp	.+18     	; 0x13c6 <vfprintf+0x1f8>
    13b4:	90 95       	com	r25
    13b6:	80 95       	com	r24
    13b8:	70 95       	com	r23
    13ba:	61 95       	neg	r22
    13bc:	7f 4f       	sbci	r23, 0xFF	; 255
    13be:	8f 4f       	sbci	r24, 0xFF	; 255
    13c0:	9f 4f       	sbci	r25, 0xFF	; 255
    13c2:	20 68       	ori	r18, 0x80	; 128
    13c4:	b2 2e       	mov	r11, r18
    13c6:	2a e0       	ldi	r18, 0x0A	; 10
    13c8:	30 e0       	ldi	r19, 0x00	; 0
    13ca:	a4 01       	movw	r20, r8
    13cc:	0e 94 24 0b 	call	0x1648	; 0x1648 <__ultoa_invert>
    13d0:	a8 2e       	mov	r10, r24
    13d2:	a8 18       	sub	r10, r8
    13d4:	44 c0       	rjmp	.+136    	; 0x145e <vfprintf+0x290>
    13d6:	85 37       	cpi	r24, 0x75	; 117
    13d8:	29 f4       	brne	.+10     	; 0x13e4 <vfprintf+0x216>
    13da:	2f 7e       	andi	r18, 0xEF	; 239
    13dc:	b2 2e       	mov	r11, r18
    13de:	2a e0       	ldi	r18, 0x0A	; 10
    13e0:	30 e0       	ldi	r19, 0x00	; 0
    13e2:	25 c0       	rjmp	.+74     	; 0x142e <vfprintf+0x260>
    13e4:	f2 2f       	mov	r31, r18
    13e6:	f9 7f       	andi	r31, 0xF9	; 249
    13e8:	bf 2e       	mov	r11, r31
    13ea:	8f 36       	cpi	r24, 0x6F	; 111
    13ec:	c1 f0       	breq	.+48     	; 0x141e <vfprintf+0x250>
    13ee:	18 f4       	brcc	.+6      	; 0x13f6 <vfprintf+0x228>
    13f0:	88 35       	cpi	r24, 0x58	; 88
    13f2:	79 f0       	breq	.+30     	; 0x1412 <vfprintf+0x244>
    13f4:	b4 c0       	rjmp	.+360    	; 0x155e <vfprintf+0x390>
    13f6:	80 37       	cpi	r24, 0x70	; 112
    13f8:	19 f0       	breq	.+6      	; 0x1400 <vfprintf+0x232>
    13fa:	88 37       	cpi	r24, 0x78	; 120
    13fc:	21 f0       	breq	.+8      	; 0x1406 <vfprintf+0x238>
    13fe:	af c0       	rjmp	.+350    	; 0x155e <vfprintf+0x390>
    1400:	2f 2f       	mov	r18, r31
    1402:	20 61       	ori	r18, 0x10	; 16
    1404:	b2 2e       	mov	r11, r18
    1406:	b4 fe       	sbrs	r11, 4
    1408:	0d c0       	rjmp	.+26     	; 0x1424 <vfprintf+0x256>
    140a:	8b 2d       	mov	r24, r11
    140c:	84 60       	ori	r24, 0x04	; 4
    140e:	b8 2e       	mov	r11, r24
    1410:	09 c0       	rjmp	.+18     	; 0x1424 <vfprintf+0x256>
    1412:	24 ff       	sbrs	r18, 4
    1414:	0a c0       	rjmp	.+20     	; 0x142a <vfprintf+0x25c>
    1416:	9f 2f       	mov	r25, r31
    1418:	96 60       	ori	r25, 0x06	; 6
    141a:	b9 2e       	mov	r11, r25
    141c:	06 c0       	rjmp	.+12     	; 0x142a <vfprintf+0x25c>
    141e:	28 e0       	ldi	r18, 0x08	; 8
    1420:	30 e0       	ldi	r19, 0x00	; 0
    1422:	05 c0       	rjmp	.+10     	; 0x142e <vfprintf+0x260>
    1424:	20 e1       	ldi	r18, 0x10	; 16
    1426:	30 e0       	ldi	r19, 0x00	; 0
    1428:	02 c0       	rjmp	.+4      	; 0x142e <vfprintf+0x260>
    142a:	20 e1       	ldi	r18, 0x10	; 16
    142c:	32 e0       	ldi	r19, 0x02	; 2
    142e:	f8 01       	movw	r30, r16
    1430:	b7 fe       	sbrs	r11, 7
    1432:	07 c0       	rjmp	.+14     	; 0x1442 <vfprintf+0x274>
    1434:	60 81       	ld	r22, Z
    1436:	71 81       	ldd	r23, Z+1	; 0x01
    1438:	82 81       	ldd	r24, Z+2	; 0x02
    143a:	93 81       	ldd	r25, Z+3	; 0x03
    143c:	0c 5f       	subi	r16, 0xFC	; 252
    143e:	1f 4f       	sbci	r17, 0xFF	; 255
    1440:	06 c0       	rjmp	.+12     	; 0x144e <vfprintf+0x280>
    1442:	60 81       	ld	r22, Z
    1444:	71 81       	ldd	r23, Z+1	; 0x01
    1446:	80 e0       	ldi	r24, 0x00	; 0
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	0e 5f       	subi	r16, 0xFE	; 254
    144c:	1f 4f       	sbci	r17, 0xFF	; 255
    144e:	a4 01       	movw	r20, r8
    1450:	0e 94 24 0b 	call	0x1648	; 0x1648 <__ultoa_invert>
    1454:	a8 2e       	mov	r10, r24
    1456:	a8 18       	sub	r10, r8
    1458:	fb 2d       	mov	r31, r11
    145a:	ff 77       	andi	r31, 0x7F	; 127
    145c:	bf 2e       	mov	r11, r31
    145e:	b6 fe       	sbrs	r11, 6
    1460:	0b c0       	rjmp	.+22     	; 0x1478 <vfprintf+0x2aa>
    1462:	2b 2d       	mov	r18, r11
    1464:	2e 7f       	andi	r18, 0xFE	; 254
    1466:	a5 14       	cp	r10, r5
    1468:	50 f4       	brcc	.+20     	; 0x147e <vfprintf+0x2b0>
    146a:	b4 fe       	sbrs	r11, 4
    146c:	0a c0       	rjmp	.+20     	; 0x1482 <vfprintf+0x2b4>
    146e:	b2 fc       	sbrc	r11, 2
    1470:	08 c0       	rjmp	.+16     	; 0x1482 <vfprintf+0x2b4>
    1472:	2b 2d       	mov	r18, r11
    1474:	2e 7e       	andi	r18, 0xEE	; 238
    1476:	05 c0       	rjmp	.+10     	; 0x1482 <vfprintf+0x2b4>
    1478:	7a 2c       	mov	r7, r10
    147a:	2b 2d       	mov	r18, r11
    147c:	03 c0       	rjmp	.+6      	; 0x1484 <vfprintf+0x2b6>
    147e:	7a 2c       	mov	r7, r10
    1480:	01 c0       	rjmp	.+2      	; 0x1484 <vfprintf+0x2b6>
    1482:	75 2c       	mov	r7, r5
    1484:	24 ff       	sbrs	r18, 4
    1486:	0d c0       	rjmp	.+26     	; 0x14a2 <vfprintf+0x2d4>
    1488:	fe 01       	movw	r30, r28
    148a:	ea 0d       	add	r30, r10
    148c:	f1 1d       	adc	r31, r1
    148e:	80 81       	ld	r24, Z
    1490:	80 33       	cpi	r24, 0x30	; 48
    1492:	11 f4       	brne	.+4      	; 0x1498 <vfprintf+0x2ca>
    1494:	29 7e       	andi	r18, 0xE9	; 233
    1496:	09 c0       	rjmp	.+18     	; 0x14aa <vfprintf+0x2dc>
    1498:	22 ff       	sbrs	r18, 2
    149a:	06 c0       	rjmp	.+12     	; 0x14a8 <vfprintf+0x2da>
    149c:	73 94       	inc	r7
    149e:	73 94       	inc	r7
    14a0:	04 c0       	rjmp	.+8      	; 0x14aa <vfprintf+0x2dc>
    14a2:	82 2f       	mov	r24, r18
    14a4:	86 78       	andi	r24, 0x86	; 134
    14a6:	09 f0       	breq	.+2      	; 0x14aa <vfprintf+0x2dc>
    14a8:	73 94       	inc	r7
    14aa:	23 fd       	sbrc	r18, 3
    14ac:	13 c0       	rjmp	.+38     	; 0x14d4 <vfprintf+0x306>
    14ae:	20 ff       	sbrs	r18, 0
    14b0:	06 c0       	rjmp	.+12     	; 0x14be <vfprintf+0x2f0>
    14b2:	5a 2c       	mov	r5, r10
    14b4:	73 14       	cp	r7, r3
    14b6:	18 f4       	brcc	.+6      	; 0x14be <vfprintf+0x2f0>
    14b8:	53 0c       	add	r5, r3
    14ba:	57 18       	sub	r5, r7
    14bc:	73 2c       	mov	r7, r3
    14be:	73 14       	cp	r7, r3
    14c0:	68 f4       	brcc	.+26     	; 0x14dc <vfprintf+0x30e>
    14c2:	b7 01       	movw	r22, r14
    14c4:	80 e2       	ldi	r24, 0x20	; 32
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	2c 87       	std	Y+12, r18	; 0x0c
    14ca:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <fputc>
    14ce:	73 94       	inc	r7
    14d0:	2c 85       	ldd	r18, Y+12	; 0x0c
    14d2:	f5 cf       	rjmp	.-22     	; 0x14be <vfprintf+0x2f0>
    14d4:	73 14       	cp	r7, r3
    14d6:	10 f4       	brcc	.+4      	; 0x14dc <vfprintf+0x30e>
    14d8:	37 18       	sub	r3, r7
    14da:	01 c0       	rjmp	.+2      	; 0x14de <vfprintf+0x310>
    14dc:	31 2c       	mov	r3, r1
    14de:	24 ff       	sbrs	r18, 4
    14e0:	12 c0       	rjmp	.+36     	; 0x1506 <vfprintf+0x338>
    14e2:	b7 01       	movw	r22, r14
    14e4:	80 e3       	ldi	r24, 0x30	; 48
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	2c 87       	std	Y+12, r18	; 0x0c
    14ea:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <fputc>
    14ee:	2c 85       	ldd	r18, Y+12	; 0x0c
    14f0:	22 ff       	sbrs	r18, 2
    14f2:	17 c0       	rjmp	.+46     	; 0x1522 <vfprintf+0x354>
    14f4:	21 ff       	sbrs	r18, 1
    14f6:	03 c0       	rjmp	.+6      	; 0x14fe <vfprintf+0x330>
    14f8:	88 e5       	ldi	r24, 0x58	; 88
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	02 c0       	rjmp	.+4      	; 0x1502 <vfprintf+0x334>
    14fe:	88 e7       	ldi	r24, 0x78	; 120
    1500:	90 e0       	ldi	r25, 0x00	; 0
    1502:	b7 01       	movw	r22, r14
    1504:	0c c0       	rjmp	.+24     	; 0x151e <vfprintf+0x350>
    1506:	82 2f       	mov	r24, r18
    1508:	86 78       	andi	r24, 0x86	; 134
    150a:	59 f0       	breq	.+22     	; 0x1522 <vfprintf+0x354>
    150c:	21 fd       	sbrc	r18, 1
    150e:	02 c0       	rjmp	.+4      	; 0x1514 <vfprintf+0x346>
    1510:	80 e2       	ldi	r24, 0x20	; 32
    1512:	01 c0       	rjmp	.+2      	; 0x1516 <vfprintf+0x348>
    1514:	8b e2       	ldi	r24, 0x2B	; 43
    1516:	27 fd       	sbrc	r18, 7
    1518:	8d e2       	ldi	r24, 0x2D	; 45
    151a:	b7 01       	movw	r22, r14
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <fputc>
    1522:	a5 14       	cp	r10, r5
    1524:	38 f4       	brcc	.+14     	; 0x1534 <vfprintf+0x366>
    1526:	b7 01       	movw	r22, r14
    1528:	80 e3       	ldi	r24, 0x30	; 48
    152a:	90 e0       	ldi	r25, 0x00	; 0
    152c:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <fputc>
    1530:	5a 94       	dec	r5
    1532:	f7 cf       	rjmp	.-18     	; 0x1522 <vfprintf+0x354>
    1534:	aa 94       	dec	r10
    1536:	f4 01       	movw	r30, r8
    1538:	ea 0d       	add	r30, r10
    153a:	f1 1d       	adc	r31, r1
    153c:	80 81       	ld	r24, Z
    153e:	b7 01       	movw	r22, r14
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <fputc>
    1546:	a1 10       	cpse	r10, r1
    1548:	f5 cf       	rjmp	.-22     	; 0x1534 <vfprintf+0x366>
    154a:	33 20       	and	r3, r3
    154c:	09 f4       	brne	.+2      	; 0x1550 <vfprintf+0x382>
    154e:	51 ce       	rjmp	.-862    	; 0x11f2 <vfprintf+0x24>
    1550:	b7 01       	movw	r22, r14
    1552:	80 e2       	ldi	r24, 0x20	; 32
    1554:	90 e0       	ldi	r25, 0x00	; 0
    1556:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <fputc>
    155a:	3a 94       	dec	r3
    155c:	f6 cf       	rjmp	.-20     	; 0x154a <vfprintf+0x37c>
    155e:	f7 01       	movw	r30, r14
    1560:	86 81       	ldd	r24, Z+6	; 0x06
    1562:	97 81       	ldd	r25, Z+7	; 0x07
    1564:	02 c0       	rjmp	.+4      	; 0x156a <vfprintf+0x39c>
    1566:	8f ef       	ldi	r24, 0xFF	; 255
    1568:	9f ef       	ldi	r25, 0xFF	; 255
    156a:	2c 96       	adiw	r28, 0x0c	; 12
    156c:	e2 e1       	ldi	r30, 0x12	; 18
    156e:	0c 94 9e 0b 	jmp	0x173c	; 0x173c <__epilogue_restores__>

00001572 <calloc>:
    1572:	0f 93       	push	r16
    1574:	1f 93       	push	r17
    1576:	cf 93       	push	r28
    1578:	df 93       	push	r29
    157a:	86 9f       	mul	r24, r22
    157c:	80 01       	movw	r16, r0
    157e:	87 9f       	mul	r24, r23
    1580:	10 0d       	add	r17, r0
    1582:	96 9f       	mul	r25, r22
    1584:	10 0d       	add	r17, r0
    1586:	11 24       	eor	r1, r1
    1588:	c8 01       	movw	r24, r16
    158a:	0e 94 34 07 	call	0xe68	; 0xe68 <malloc>
    158e:	ec 01       	movw	r28, r24
    1590:	00 97       	sbiw	r24, 0x00	; 0
    1592:	29 f0       	breq	.+10     	; 0x159e <calloc+0x2c>
    1594:	a8 01       	movw	r20, r16
    1596:	60 e0       	ldi	r22, 0x00	; 0
    1598:	70 e0       	ldi	r23, 0x00	; 0
    159a:	0e 94 e0 0a 	call	0x15c0	; 0x15c0 <memset>
    159e:	ce 01       	movw	r24, r28
    15a0:	df 91       	pop	r29
    15a2:	cf 91       	pop	r28
    15a4:	1f 91       	pop	r17
    15a6:	0f 91       	pop	r16
    15a8:	08 95       	ret

000015aa <strnlen_P>:
    15aa:	fc 01       	movw	r30, r24
    15ac:	05 90       	lpm	r0, Z+
    15ae:	61 50       	subi	r22, 0x01	; 1
    15b0:	70 40       	sbci	r23, 0x00	; 0
    15b2:	01 10       	cpse	r0, r1
    15b4:	d8 f7       	brcc	.-10     	; 0x15ac <strnlen_P+0x2>
    15b6:	80 95       	com	r24
    15b8:	90 95       	com	r25
    15ba:	8e 0f       	add	r24, r30
    15bc:	9f 1f       	adc	r25, r31
    15be:	08 95       	ret

000015c0 <memset>:
    15c0:	dc 01       	movw	r26, r24
    15c2:	01 c0       	rjmp	.+2      	; 0x15c6 <memset+0x6>
    15c4:	6d 93       	st	X+, r22
    15c6:	41 50       	subi	r20, 0x01	; 1
    15c8:	50 40       	sbci	r21, 0x00	; 0
    15ca:	e0 f7       	brcc	.-8      	; 0x15c4 <memset+0x4>
    15cc:	08 95       	ret

000015ce <strnlen>:
    15ce:	fc 01       	movw	r30, r24
    15d0:	61 50       	subi	r22, 0x01	; 1
    15d2:	70 40       	sbci	r23, 0x00	; 0
    15d4:	01 90       	ld	r0, Z+
    15d6:	01 10       	cpse	r0, r1
    15d8:	d8 f7       	brcc	.-10     	; 0x15d0 <strnlen+0x2>
    15da:	80 95       	com	r24
    15dc:	90 95       	com	r25
    15de:	8e 0f       	add	r24, r30
    15e0:	9f 1f       	adc	r25, r31
    15e2:	08 95       	ret

000015e4 <fputc>:
    15e4:	0f 93       	push	r16
    15e6:	1f 93       	push	r17
    15e8:	cf 93       	push	r28
    15ea:	df 93       	push	r29
    15ec:	18 2f       	mov	r17, r24
    15ee:	09 2f       	mov	r16, r25
    15f0:	eb 01       	movw	r28, r22
    15f2:	8b 81       	ldd	r24, Y+3	; 0x03
    15f4:	81 fd       	sbrc	r24, 1
    15f6:	03 c0       	rjmp	.+6      	; 0x15fe <fputc+0x1a>
    15f8:	8f ef       	ldi	r24, 0xFF	; 255
    15fa:	9f ef       	ldi	r25, 0xFF	; 255
    15fc:	20 c0       	rjmp	.+64     	; 0x163e <fputc+0x5a>
    15fe:	82 ff       	sbrs	r24, 2
    1600:	10 c0       	rjmp	.+32     	; 0x1622 <fputc+0x3e>
    1602:	4e 81       	ldd	r20, Y+6	; 0x06
    1604:	5f 81       	ldd	r21, Y+7	; 0x07
    1606:	2c 81       	ldd	r18, Y+4	; 0x04
    1608:	3d 81       	ldd	r19, Y+5	; 0x05
    160a:	42 17       	cp	r20, r18
    160c:	53 07       	cpc	r21, r19
    160e:	7c f4       	brge	.+30     	; 0x162e <fputc+0x4a>
    1610:	e8 81       	ld	r30, Y
    1612:	f9 81       	ldd	r31, Y+1	; 0x01
    1614:	9f 01       	movw	r18, r30
    1616:	2f 5f       	subi	r18, 0xFF	; 255
    1618:	3f 4f       	sbci	r19, 0xFF	; 255
    161a:	39 83       	std	Y+1, r19	; 0x01
    161c:	28 83       	st	Y, r18
    161e:	10 83       	st	Z, r17
    1620:	06 c0       	rjmp	.+12     	; 0x162e <fputc+0x4a>
    1622:	e8 85       	ldd	r30, Y+8	; 0x08
    1624:	f9 85       	ldd	r31, Y+9	; 0x09
    1626:	81 2f       	mov	r24, r17
    1628:	09 95       	icall
    162a:	89 2b       	or	r24, r25
    162c:	29 f7       	brne	.-54     	; 0x15f8 <fputc+0x14>
    162e:	2e 81       	ldd	r18, Y+6	; 0x06
    1630:	3f 81       	ldd	r19, Y+7	; 0x07
    1632:	2f 5f       	subi	r18, 0xFF	; 255
    1634:	3f 4f       	sbci	r19, 0xFF	; 255
    1636:	3f 83       	std	Y+7, r19	; 0x07
    1638:	2e 83       	std	Y+6, r18	; 0x06
    163a:	81 2f       	mov	r24, r17
    163c:	90 2f       	mov	r25, r16
    163e:	df 91       	pop	r29
    1640:	cf 91       	pop	r28
    1642:	1f 91       	pop	r17
    1644:	0f 91       	pop	r16
    1646:	08 95       	ret

00001648 <__ultoa_invert>:
    1648:	fa 01       	movw	r30, r20
    164a:	aa 27       	eor	r26, r26
    164c:	28 30       	cpi	r18, 0x08	; 8
    164e:	51 f1       	breq	.+84     	; 0x16a4 <__ultoa_invert+0x5c>
    1650:	20 31       	cpi	r18, 0x10	; 16
    1652:	81 f1       	breq	.+96     	; 0x16b4 <__ultoa_invert+0x6c>
    1654:	e8 94       	clt
    1656:	6f 93       	push	r22
    1658:	6e 7f       	andi	r22, 0xFE	; 254
    165a:	6e 5f       	subi	r22, 0xFE	; 254
    165c:	7f 4f       	sbci	r23, 0xFF	; 255
    165e:	8f 4f       	sbci	r24, 0xFF	; 255
    1660:	9f 4f       	sbci	r25, 0xFF	; 255
    1662:	af 4f       	sbci	r26, 0xFF	; 255
    1664:	b1 e0       	ldi	r27, 0x01	; 1
    1666:	3e d0       	rcall	.+124    	; 0x16e4 <__ultoa_invert+0x9c>
    1668:	b4 e0       	ldi	r27, 0x04	; 4
    166a:	3c d0       	rcall	.+120    	; 0x16e4 <__ultoa_invert+0x9c>
    166c:	67 0f       	add	r22, r23
    166e:	78 1f       	adc	r23, r24
    1670:	89 1f       	adc	r24, r25
    1672:	9a 1f       	adc	r25, r26
    1674:	a1 1d       	adc	r26, r1
    1676:	68 0f       	add	r22, r24
    1678:	79 1f       	adc	r23, r25
    167a:	8a 1f       	adc	r24, r26
    167c:	91 1d       	adc	r25, r1
    167e:	a1 1d       	adc	r26, r1
    1680:	6a 0f       	add	r22, r26
    1682:	71 1d       	adc	r23, r1
    1684:	81 1d       	adc	r24, r1
    1686:	91 1d       	adc	r25, r1
    1688:	a1 1d       	adc	r26, r1
    168a:	20 d0       	rcall	.+64     	; 0x16cc <__ultoa_invert+0x84>
    168c:	09 f4       	brne	.+2      	; 0x1690 <__ultoa_invert+0x48>
    168e:	68 94       	set
    1690:	3f 91       	pop	r19
    1692:	2a e0       	ldi	r18, 0x0A	; 10
    1694:	26 9f       	mul	r18, r22
    1696:	11 24       	eor	r1, r1
    1698:	30 19       	sub	r19, r0
    169a:	30 5d       	subi	r19, 0xD0	; 208
    169c:	31 93       	st	Z+, r19
    169e:	de f6       	brtc	.-74     	; 0x1656 <__ultoa_invert+0xe>
    16a0:	cf 01       	movw	r24, r30
    16a2:	08 95       	ret
    16a4:	46 2f       	mov	r20, r22
    16a6:	47 70       	andi	r20, 0x07	; 7
    16a8:	40 5d       	subi	r20, 0xD0	; 208
    16aa:	41 93       	st	Z+, r20
    16ac:	b3 e0       	ldi	r27, 0x03	; 3
    16ae:	0f d0       	rcall	.+30     	; 0x16ce <__ultoa_invert+0x86>
    16b0:	c9 f7       	brne	.-14     	; 0x16a4 <__ultoa_invert+0x5c>
    16b2:	f6 cf       	rjmp	.-20     	; 0x16a0 <__ultoa_invert+0x58>
    16b4:	46 2f       	mov	r20, r22
    16b6:	4f 70       	andi	r20, 0x0F	; 15
    16b8:	40 5d       	subi	r20, 0xD0	; 208
    16ba:	4a 33       	cpi	r20, 0x3A	; 58
    16bc:	18 f0       	brcs	.+6      	; 0x16c4 <__ultoa_invert+0x7c>
    16be:	49 5d       	subi	r20, 0xD9	; 217
    16c0:	31 fd       	sbrc	r19, 1
    16c2:	40 52       	subi	r20, 0x20	; 32
    16c4:	41 93       	st	Z+, r20
    16c6:	02 d0       	rcall	.+4      	; 0x16cc <__ultoa_invert+0x84>
    16c8:	a9 f7       	brne	.-22     	; 0x16b4 <__ultoa_invert+0x6c>
    16ca:	ea cf       	rjmp	.-44     	; 0x16a0 <__ultoa_invert+0x58>
    16cc:	b4 e0       	ldi	r27, 0x04	; 4
    16ce:	a6 95       	lsr	r26
    16d0:	97 95       	ror	r25
    16d2:	87 95       	ror	r24
    16d4:	77 95       	ror	r23
    16d6:	67 95       	ror	r22
    16d8:	ba 95       	dec	r27
    16da:	c9 f7       	brne	.-14     	; 0x16ce <__ultoa_invert+0x86>
    16dc:	00 97       	sbiw	r24, 0x00	; 0
    16de:	61 05       	cpc	r22, r1
    16e0:	71 05       	cpc	r23, r1
    16e2:	08 95       	ret
    16e4:	9b 01       	movw	r18, r22
    16e6:	ac 01       	movw	r20, r24
    16e8:	0a 2e       	mov	r0, r26
    16ea:	06 94       	lsr	r0
    16ec:	57 95       	ror	r21
    16ee:	47 95       	ror	r20
    16f0:	37 95       	ror	r19
    16f2:	27 95       	ror	r18
    16f4:	ba 95       	dec	r27
    16f6:	c9 f7       	brne	.-14     	; 0x16ea <__ultoa_invert+0xa2>
    16f8:	62 0f       	add	r22, r18
    16fa:	73 1f       	adc	r23, r19
    16fc:	84 1f       	adc	r24, r20
    16fe:	95 1f       	adc	r25, r21
    1700:	a0 1d       	adc	r26, r0
    1702:	08 95       	ret

00001704 <__prologue_saves__>:
    1704:	2f 92       	push	r2
    1706:	3f 92       	push	r3
    1708:	4f 92       	push	r4
    170a:	5f 92       	push	r5
    170c:	6f 92       	push	r6
    170e:	7f 92       	push	r7
    1710:	8f 92       	push	r8
    1712:	9f 92       	push	r9
    1714:	af 92       	push	r10
    1716:	bf 92       	push	r11
    1718:	cf 92       	push	r12
    171a:	df 92       	push	r13
    171c:	ef 92       	push	r14
    171e:	ff 92       	push	r15
    1720:	0f 93       	push	r16
    1722:	1f 93       	push	r17
    1724:	cf 93       	push	r28
    1726:	df 93       	push	r29
    1728:	cd b7       	in	r28, 0x3d	; 61
    172a:	de b7       	in	r29, 0x3e	; 62
    172c:	ca 1b       	sub	r28, r26
    172e:	db 0b       	sbc	r29, r27
    1730:	0f b6       	in	r0, 0x3f	; 63
    1732:	f8 94       	cli
    1734:	de bf       	out	0x3e, r29	; 62
    1736:	0f be       	out	0x3f, r0	; 63
    1738:	cd bf       	out	0x3d, r28	; 61
    173a:	09 94       	ijmp

0000173c <__epilogue_restores__>:
    173c:	2a 88       	ldd	r2, Y+18	; 0x12
    173e:	39 88       	ldd	r3, Y+17	; 0x11
    1740:	48 88       	ldd	r4, Y+16	; 0x10
    1742:	5f 84       	ldd	r5, Y+15	; 0x0f
    1744:	6e 84       	ldd	r6, Y+14	; 0x0e
    1746:	7d 84       	ldd	r7, Y+13	; 0x0d
    1748:	8c 84       	ldd	r8, Y+12	; 0x0c
    174a:	9b 84       	ldd	r9, Y+11	; 0x0b
    174c:	aa 84       	ldd	r10, Y+10	; 0x0a
    174e:	b9 84       	ldd	r11, Y+9	; 0x09
    1750:	c8 84       	ldd	r12, Y+8	; 0x08
    1752:	df 80       	ldd	r13, Y+7	; 0x07
    1754:	ee 80       	ldd	r14, Y+6	; 0x06
    1756:	fd 80       	ldd	r15, Y+5	; 0x05
    1758:	0c 81       	ldd	r16, Y+4	; 0x04
    175a:	1b 81       	ldd	r17, Y+3	; 0x03
    175c:	aa 81       	ldd	r26, Y+2	; 0x02
    175e:	b9 81       	ldd	r27, Y+1	; 0x01
    1760:	ce 0f       	add	r28, r30
    1762:	d1 1d       	adc	r29, r1
    1764:	0f b6       	in	r0, 0x3f	; 63
    1766:	f8 94       	cli
    1768:	de bf       	out	0x3e, r29	; 62
    176a:	0f be       	out	0x3f, r0	; 63
    176c:	cd bf       	out	0x3d, r28	; 61
    176e:	ed 01       	movw	r28, r26
    1770:	08 95       	ret

00001772 <_exit>:
    1772:	f8 94       	cli

00001774 <__stop_program>:
    1774:	ff cf       	rjmp	.-2      	; 0x1774 <__stop_program>
