<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1736296229" />
    <testcase name="test_systolic_array" classname="test_bench" file="/home/haruhiko/Program/SystolicArray/Verilog/test_bench.py" lineno="74" time="0.0705575942993164" sim_time_ns="1050.001" ratio_time="14881.47392817463" />
  </testsuite>
</testsuites>
