
---------- Begin Simulation Statistics ----------
final_tick                                 2213602500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127616                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725096                       # Number of bytes of host memory used
host_op_rate                                   234740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.98                       # Real time elapsed on the host
host_tick_rate                               73828240                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826311                       # Number of instructions simulated
sim_ops                                       7038252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002214                       # Number of seconds simulated
sim_ticks                                  2213602500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5090917                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3576525                       # number of cc regfile writes
system.cpu.committedInsts                     3826311                       # Number of Instructions Simulated
system.cpu.committedOps                       7038252                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.157043                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.157043                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    216856                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   143134                       # number of floating regfile writes
system.cpu.idleCycles                          164610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84155                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980225                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.073188                       # Inst execution rate
system.cpu.iew.exec_refs                      1563019                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     484339                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  491817                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1217035                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                234                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8507                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               618956                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10337405                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1078680                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            170951                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9178431                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5418                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                143111                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80693                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                150660                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            372                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46836                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37319                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12921031                       # num instructions consuming a value
system.cpu.iew.wb_count                       9067650                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532286                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6877681                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.048165                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9126424                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15169660                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8741639                       # number of integer regfile writes
system.cpu.ipc                               0.864272                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.864272                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182178      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6851606     73.28%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20588      0.22%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632012      6.76%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1294      0.01%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31577      0.34%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12012      0.13%     82.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8721      0.09%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1230      0.01%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             540      0.01%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             240      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1027253     10.99%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              447398      4.79%     98.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77505      0.83%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          52766      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9349382                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227568                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              437207                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195401                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             355234                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      138843                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014851                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  110776     79.79%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    473      0.34%     80.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     56      0.04%     80.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    90      0.06%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3824      2.75%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5004      3.60%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12756      9.19%     95.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5864      4.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9078479                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22680570                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8872249                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13281646                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10334706                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9349382                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2699                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3299147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17574                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2484                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4200216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4262596                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.193354                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.355151                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1747770     41.00%     41.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              337760      7.92%     48.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              475993     11.17%     60.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              450181     10.56%     70.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              402513      9.44%     80.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              310220      7.28%     87.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              289360      6.79%     94.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              178611      4.19%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               70188      1.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4262596                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.111802                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            224901                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           154294                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1217035                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              618956                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3401502                       # number of misc regfile reads
system.cpu.numCycles                          4427206                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1522                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72753                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1522                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3319                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2554                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3948                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3948                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4281                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        22331                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        22331                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  22331                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       739072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       739072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  739072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8229                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8229    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8229                       # Request fanout histogram
system.membus.reqLayer2.occupancy            29178500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43598750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26682                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10150                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10373                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10206                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10663                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16020                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31475                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        78166                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                109641                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1331968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2912320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4244288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7257                       # Total snoops (count)
system.tol2bus.snoopTraffic                    212416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            44146                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034590                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.182740                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  42619     96.54%     96.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1527      3.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44146                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           65805500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39339998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15994497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 8676                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19982                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28658                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8676                       # number of overall hits
system.l2.overall_hits::.cpu.data               19982                       # number of overall hits
system.l2.overall_hits::total                   28658                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1987                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6244                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8231                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1987                       # number of overall misses
system.l2.overall_misses::.cpu.data              6244                       # number of overall misses
system.l2.overall_misses::total                  8231                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    162400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    489132500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        651532500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    162400000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    489132500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       651532500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            10663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26226                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36889                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           10663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26226                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36889                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.186345                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.238084                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223129                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.186345                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.238084                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223129                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81731.253145                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78336.402947                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79155.934880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81731.253145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78336.402947                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79155.934880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3319                       # number of writebacks
system.l2.writebacks::total                      3319                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8230                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8230                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    142540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    426608000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    569148000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    142540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    426608000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    569148000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.186345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.238046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223102                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.186345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.238046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223102                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71736.285858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68333.813872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69155.285541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71736.285858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68333.813872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69155.285541                       # average overall mshr miss latency
system.l2.replacements                           7257                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19279                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19279                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10148                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10148                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10148                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10148                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          138                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           138                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6258                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3948                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3948                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    304597000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     304597000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.386831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.386831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77152.228977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77152.228977                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    265117000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    265117000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.386831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.386831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67152.228977                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67152.228977                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    162400000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    162400000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        10663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.186345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.186345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81731.253145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81731.253145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    142540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    142540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.186345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.186345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71736.285858                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71736.285858                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2296                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2296                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    184535500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    184535500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.143321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80372.604530                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80372.604530                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    161491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    161491000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.143258                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.143258                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70366.448802                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70366.448802                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1953.912239                       # Cycle average of tags in use
system.l2.tags.total_refs                       72608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9305                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.803117                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     160.352306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       351.575491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1441.984442                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.078297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.171668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.704094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954059                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          174                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    591289                       # Number of tag accesses
system.l2.tags.data_accesses                   591289                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000952623750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          195                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          195                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19695                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3097                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8229                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3319                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8229                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3319                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     93                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.56                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8229                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3319                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.682051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.997191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.243529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           190     97.44%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      1.03%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      1.03%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           195                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.871795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.829843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.217981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              123     63.08%     63.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.05%     65.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42     21.54%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23     11.79%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.03%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           195                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  526656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               212416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    237.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2213497000                       # Total gap between requests
system.mem_ctrls.avgGap                     191677.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       127104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       393600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       210560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 57419523.152869589627                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 177809701.606318205595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 95120962.322729572654                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1986                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6243                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3319                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60741250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    171159750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  44969228500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30584.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27416.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13549029.38                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       127104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       399552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        526656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       127104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       127104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       212416                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       212416                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1986                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6243                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8229                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3319                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3319                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     57419523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    180498531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        237918054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     57419523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     57419523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     95959415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        95959415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     95959415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     57419523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    180498531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       333877469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8136                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3290                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          206                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          238                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          161                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                79351000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              40680000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          231901000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9753.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28503.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6528                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2732                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2156                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   337.929499                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   207.277671                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   329.348485                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          667     30.94%     30.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          506     23.47%     54.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          268     12.43%     66.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          163      7.56%     74.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          110      5.10%     79.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           81      3.76%     83.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           54      2.50%     85.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           53      2.46%     88.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          254     11.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2156                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                520704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             210560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              235.229225                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               95.120962                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7247100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3832950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       27781740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       7652520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 174557760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    589632510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    353490720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1164195300                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   525.927894                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    913121500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     73840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1226641000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         8218140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4349070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       30309300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       9521280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 174557760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    551400330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    385686240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1164042120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   525.858694                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    997085750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     73840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1142676750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80693                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1131524                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  710338                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1326                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1527220                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                811495                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10914939                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2340                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 240385                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  62304                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 410756                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31423                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14783752                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29444520                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18405035                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254939                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881016                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4902730                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1219850                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       906289                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           906289                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       906289                       # number of overall hits
system.cpu.icache.overall_hits::total          906289                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12130                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12130                       # number of overall misses
system.cpu.icache.overall_misses::total         12130                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    336042999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    336042999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    336042999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    336042999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       918419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       918419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       918419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       918419                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013207                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013207                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013207                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013207                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27703.462407                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27703.462407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27703.462407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27703.462407                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          753                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.923077                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        10150                       # number of writebacks
system.cpu.icache.writebacks::total             10150                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1467                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1467                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1467                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1467                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        10663                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10663                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10663                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10663                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    270416999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    270416999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    270416999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    270416999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011610                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011610                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011610                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011610                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25360.311263                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25360.311263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25360.311263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25360.311263                       # average overall mshr miss latency
system.cpu.icache.replacements                  10150                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       906289                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          906289                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12130                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12130                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    336042999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    336042999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       918419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       918419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27703.462407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27703.462407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1467                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1467                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10663                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10663                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    270416999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    270416999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25360.311263                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25360.311263                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.697721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              916951                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10662                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.001782                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.697721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985738                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1847500                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1847500                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       81292                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  424229                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1105                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 372                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 255843                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  603                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    240                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1081321                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      485052                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           441                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           259                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919161                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           898                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1004991                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1498545                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1385277                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                293090                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80693                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               694910                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3919                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11220301                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 16979                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13635414                       # The number of ROB reads
system.cpu.rob.writes                        20974081                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1271596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1271596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1279372                       # number of overall hits
system.cpu.dcache.overall_hits::total         1279372                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        82731                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          82731                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        83357                       # number of overall misses
system.cpu.dcache.overall_misses::total         83357                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1860688994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1860688994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1860688994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1860688994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1354327                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1354327                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1362729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1362729                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061086                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061086                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061169                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061169                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22490.831659                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22490.831659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22321.928500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22321.928500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7988                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           85                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               295                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.077966                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    42.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19279                       # number of writebacks
system.cpu.dcache.writebacks::total             19279                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56945                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56945                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56945                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56945                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        25786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26226                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26226                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    728327495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    728327495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    740325495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    740325495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019040                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019040                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019245                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019245                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28245.074653                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28245.074653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28228.685084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28228.685084                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25714                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       917994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          917994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        72516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         72516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1463794500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1463794500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       990510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       990510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.073211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20185.814165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20185.814165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        56936                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56936                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    342024500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    342024500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21952.792041                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21952.792041                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       353602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         353602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    396894494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    396894494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363817                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363817                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38854.086539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38854.086539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    386302995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    386302995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37850.577601                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37850.577601                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7776                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7776                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          626                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          626                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8402                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8402                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.074506                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.074506                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11998000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11998000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.052368                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.052368                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27268.181818                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27268.181818                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.569863                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1305598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26226                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.782582                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.569863                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2751684                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2751684                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2213602500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1375924                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1202750                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80748                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745124                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  739200                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.204965                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40797                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11012                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4171                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          796                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3222134                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77631                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3811382                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.846640                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.599455                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1805679     47.38%     47.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          651870     17.10%     64.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          308603      8.10%     72.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          326270      8.56%     81.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151484      3.97%     85.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           70349      1.85%     86.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           47457      1.25%     88.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49417      1.30%     89.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          400253     10.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3811382                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826311                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038252                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1155919                       # Number of memory references committed
system.cpu.commit.loads                        792806                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810715                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818560                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29680                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138399      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5098835     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20122      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765048     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343516      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038252                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        400253                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826311                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038252                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1186748                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6645849                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1375924                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791009                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2985939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168962                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  831                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4530                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    918420                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30383                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4262596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.776491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.415416                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2316116     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84709      1.99%     56.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   151837      3.56%     59.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   164776      3.87%     63.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122097      2.86%     66.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151781      3.56%     70.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   138060      3.24%     73.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189064      4.44%     77.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   944156     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4262596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.310788                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.501138                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
