#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 22 14:32:20 2017
# Process ID: 3392
# Current directory: C:/JPEG_Thesis_2/Final_PR/DCT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5568 C:\JPEG_Thesis_2\Final_PR\DCT\DCT.xpr
# Log file: C:/JPEG_Thesis_2/Final_PR/DCT/vivado.log
# Journal file: C:/JPEG_Thesis_2/Final_PR/DCT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/Final_PR/DCT/DCT.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/JPEG_Thesis_2/Final_PR/DCT/DCT.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo/JPEG_PR_REV2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/ip_repo/DARC_DCT_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 731.016 ; gain = 95.672
create_peripheral xilinx.com user REV2_JPEG_IP_DESIGN 1.0 -dir C:/JPEG_Thesis_2/Final_PR/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:REV2_JPEG_IP_DESIGN:1.0]
set_property VALUE 300 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:REV2_JPEG_IP_DESIGN:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:REV2_JPEG_IP_DESIGN:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:REV2_JPEG_IP_DESIGN:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis_2/Final_PR/ip_repo/REV2_JPEG_IP_DESIGN_1.0 C:/JPEG_Thesis_2/Final_PR/ip_repo/JPEG_PR_REV2_1.0 C:/JPEG_Thesis/ip_repo/DARC_DCT_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo/REV2_JPEG_IP_DESIGN_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo/JPEG_PR_REV2_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/ip_repo/DARC_DCT_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_REV2_JPEG_IP_DESIGN_v1_0 -directory C:/JPEG_Thesis_2/Final_PR/ip_repo c:/JPEG_Thesis_2/Final_PR/ip_repo/REV2_JPEG_IP_DESIGN_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo/REV2_JPEG_IP_DESIGN_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo/JPEG_PR_REV2_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis/ip_repo/DARC_DCT_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 822.285 ; gain = 0.000
add_files -norecurse -copy_to C:/JPEG_Thesis_2/Final_PR/ip_repo/REV2_JPEG_IP_DESIGN_1.0/src C:/JPEG_Thesis_2/Final_PR/jpeg.v
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/final_pr/ip_repo/edit_REV2_JPEG_IP_DESIGN_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/final_pr/ip_repo/edit_REV2_JPEG_IP_DESIGN_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Nov 22 17:31:17 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 17:31:17 2017...
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/Final_PR/ip_repo/REV2_JPEG_IP_DESIGN_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/JPEG_Thesis_2/Final_PR/ip_repo/REV2_JPEG_IP_DESIGN_1.0'
close_project
pwd
C:/JPEG_Thesis_2/Final_PR/DCT
cd ..
cd PRLab
pwd
C:/JPEG_Thesis_2/Final_PR/PRLab
ls
ambiguous command name "ls": lsearch lset lsort
source synth_reconfig_modules.tcl
# read_verilog Sources/reconfig_modules/jpeg_dct/dct.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
# synth_design -mode out_of_context -flatten_hierarchy rebuilt -top jpeg -part xc7z020clg484-1
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top jpeg -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18968 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:02:37 ; elapsed = 03:39:27 . Memory (MB): peak = 880.578 ; gain = 671.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jpeg' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:15]
INFO: [Synth 8-638] synthesizing module 'jpeg_fsm' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:552]
	Parameter ST1_01 bound to: 8'b00000000 
	Parameter ST1_02 bound to: 8'b00000001 
	Parameter ST1_03 bound to: 8'b00000010 
	Parameter ST1_04 bound to: 8'b00000011 
	Parameter ST1_05 bound to: 8'b00000100 
	Parameter ST1_06 bound to: 8'b00000101 
	Parameter ST1_07 bound to: 8'b00000110 
	Parameter ST1_08 bound to: 8'b00000111 
	Parameter ST1_09 bound to: 8'b00001000 
	Parameter ST1_10 bound to: 8'b00001001 
	Parameter ST1_11 bound to: 8'b00001010 
	Parameter ST1_12 bound to: 8'b00001011 
	Parameter ST1_13 bound to: 8'b00001100 
	Parameter ST1_14 bound to: 8'b00001101 
	Parameter ST1_15 bound to: 8'b00001110 
	Parameter ST1_16 bound to: 8'b00001111 
	Parameter ST1_17 bound to: 8'b00010000 
	Parameter ST1_18 bound to: 8'b00010001 
	Parameter ST1_19 bound to: 8'b00010010 
	Parameter ST1_20 bound to: 8'b00010011 
	Parameter ST1_21 bound to: 8'b00010100 
	Parameter ST1_22 bound to: 8'b00010101 
	Parameter ST1_23 bound to: 8'b00010110 
	Parameter ST1_24 bound to: 8'b00010111 
	Parameter ST1_25 bound to: 8'b00011000 
	Parameter ST1_26 bound to: 8'b00011001 
	Parameter ST1_27 bound to: 8'b00011010 
	Parameter ST1_28 bound to: 8'b00011011 
	Parameter ST1_29 bound to: 8'b00011100 
	Parameter ST1_30 bound to: 8'b00011101 
	Parameter ST1_31 bound to: 8'b00011110 
	Parameter ST1_32 bound to: 8'b00011111 
	Parameter ST1_33 bound to: 8'b00100000 
	Parameter ST1_34 bound to: 8'b00100001 
	Parameter ST1_35 bound to: 8'b00100010 
	Parameter ST1_36 bound to: 8'b00100011 
	Parameter ST1_37 bound to: 8'b00100100 
	Parameter ST1_38 bound to: 8'b00100101 
	Parameter ST1_39 bound to: 8'b00100110 
	Parameter ST1_40 bound to: 8'b00100111 
	Parameter ST1_41 bound to: 8'b00101000 
	Parameter ST1_42 bound to: 8'b00101001 
	Parameter ST1_43 bound to: 8'b00101010 
	Parameter ST1_44 bound to: 8'b00101011 
	Parameter ST1_45 bound to: 8'b00101100 
	Parameter ST1_46 bound to: 8'b00101101 
	Parameter ST1_47 bound to: 8'b00101110 
	Parameter ST1_48 bound to: 8'b00101111 
	Parameter ST1_49 bound to: 8'b00110000 
	Parameter ST1_50 bound to: 8'b00110001 
	Parameter ST1_51 bound to: 8'b00110010 
	Parameter ST1_52 bound to: 8'b00110011 
	Parameter ST1_53 bound to: 8'b00110100 
	Parameter ST1_54 bound to: 8'b00110101 
	Parameter ST1_55 bound to: 8'b00110110 
	Parameter ST1_56 bound to: 8'b00110111 
	Parameter ST1_57 bound to: 8'b00111000 
	Parameter ST1_58 bound to: 8'b00111001 
	Parameter ST1_59 bound to: 8'b00111010 
	Parameter ST1_60 bound to: 8'b00111011 
	Parameter ST1_61 bound to: 8'b00111100 
	Parameter ST1_62 bound to: 8'b00111101 
	Parameter ST1_63 bound to: 8'b00111110 
	Parameter ST1_64 bound to: 8'b00111111 
	Parameter ST1_65 bound to: 8'b01000000 
	Parameter ST1_66 bound to: 8'b01000001 
	Parameter ST1_67 bound to: 8'b01000010 
	Parameter ST1_68 bound to: 8'b01000011 
	Parameter ST1_69 bound to: 8'b01000100 
	Parameter ST1_70 bound to: 8'b01000101 
	Parameter ST1_71 bound to: 8'b01000110 
	Parameter ST1_72 bound to: 8'b01000111 
	Parameter ST1_73 bound to: 8'b01001000 
	Parameter ST1_74 bound to: 8'b01001001 
	Parameter ST1_75 bound to: 8'b01001010 
	Parameter ST1_76 bound to: 8'b01001011 
	Parameter ST1_77 bound to: 8'b01001100 
	Parameter ST1_78 bound to: 8'b01001101 
	Parameter ST1_79 bound to: 8'b01001110 
	Parameter ST1_80 bound to: 8'b01001111 
	Parameter ST1_81 bound to: 8'b01010000 
	Parameter ST1_82 bound to: 8'b01010001 
	Parameter ST1_83 bound to: 8'b01010010 
	Parameter ST1_84 bound to: 8'b01010011 
	Parameter ST1_85 bound to: 8'b01010100 
	Parameter ST1_86 bound to: 8'b01010101 
	Parameter ST1_87 bound to: 8'b01010110 
	Parameter ST1_88 bound to: 8'b01010111 
	Parameter ST1_89 bound to: 8'b01011000 
	Parameter ST1_90 bound to: 8'b01011001 
	Parameter ST1_91 bound to: 8'b01011010 
	Parameter ST1_92 bound to: 8'b01011011 
	Parameter ST1_93 bound to: 8'b01011100 
	Parameter ST1_94 bound to: 8'b01011101 
	Parameter ST1_95 bound to: 8'b01011110 
	Parameter ST1_96 bound to: 8'b01011111 
	Parameter ST1_97 bound to: 8'b01100000 
	Parameter ST1_98 bound to: 8'b01100001 
	Parameter ST1_99 bound to: 8'b01100010 
	Parameter ST1_100 bound to: 8'b01100011 
	Parameter ST1_101 bound to: 8'b01100100 
	Parameter ST1_102 bound to: 8'b01100101 
	Parameter ST1_103 bound to: 8'b01100110 
	Parameter ST1_104 bound to: 8'b01100111 
	Parameter ST1_105 bound to: 8'b01101000 
	Parameter ST1_106 bound to: 8'b01101001 
	Parameter ST1_107 bound to: 8'b01101010 
	Parameter ST1_108 bound to: 8'b01101011 
	Parameter ST1_109 bound to: 8'b01101100 
	Parameter ST1_110 bound to: 8'b01101101 
	Parameter ST1_111 bound to: 8'b01101110 
	Parameter ST1_112 bound to: 8'b01101111 
	Parameter ST1_113 bound to: 8'b01110000 
	Parameter ST1_114 bound to: 8'b01110001 
	Parameter ST1_115 bound to: 8'b01110010 
	Parameter ST1_116 bound to: 8'b01110011 
	Parameter ST1_117 bound to: 8'b01110100 
	Parameter ST1_118 bound to: 8'b01110101 
	Parameter ST1_119 bound to: 8'b01110110 
	Parameter ST1_120 bound to: 8'b01110111 
	Parameter ST1_121 bound to: 8'b01111000 
	Parameter ST1_122 bound to: 8'b01111001 
	Parameter ST1_123 bound to: 8'b01111010 
	Parameter ST1_124 bound to: 8'b01111011 
	Parameter ST1_125 bound to: 8'b01111100 
	Parameter ST1_126 bound to: 8'b01111101 
	Parameter ST1_127 bound to: 8'b01111110 
	Parameter ST1_128 bound to: 8'b01111111 
	Parameter ST1_129 bound to: 8'b10000000 
	Parameter ST1_130 bound to: 8'b10000001 
	Parameter ST1_131 bound to: 8'b10000010 
	Parameter ST1_132 bound to: 8'b10000011 
	Parameter ST1_133 bound to: 8'b10000100 
	Parameter ST1_134 bound to: 8'b10000101 
INFO: [Synth 8-256] done synthesizing module 'jpeg_fsm' (1#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:552]
INFO: [Synth 8-638] synthesizing module 'jpeg_dat' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:1272]
INFO: [Synth 8-638] synthesizing module 'jpeg_sub24s_24' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:4966]
INFO: [Synth 8-256] done synthesizing module 'jpeg_sub24s_24' (2#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:4966]
INFO: [Synth 8-638] synthesizing module 'jpeg_sub20s_20' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:4975]
INFO: [Synth 8-256] done synthesizing module 'jpeg_sub20s_20' (3#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:4975]
INFO: [Synth 8-638] synthesizing module 'jpeg_add24s_21' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:4984]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add24s_21' (4#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:4984]
INFO: [Synth 8-638] synthesizing module 'jpeg_add20s_18_18_1' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:4993]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add20s_18_18_1' (5#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:4993]
INFO: [Synth 8-638] synthesizing module 'jpeg_add20s_18_18' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5002]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add20s_18_18' (6#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5002]
INFO: [Synth 8-638] synthesizing module 'jpeg_add71_71s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5011]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add71_71s' (7#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5011]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2171]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2192]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2213]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2235]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2256]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2277]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2298]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2319]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2340]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2361]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2382]
INFO: [Synth 8-638] synthesizing module 'jpeg_incr3u' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5020]
INFO: [Synth 8-256] done synthesizing module 'jpeg_incr3u' (8#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5020]
INFO: [Synth 8-638] synthesizing module 'jpeg_mul12s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5028]
INFO: [Synth 8-256] done synthesizing module 'jpeg_mul12s' (9#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5028]
INFO: [Synth 8-638] synthesizing module 'jpeg_mul12u' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5039]
INFO: [Synth 8-256] done synthesizing module 'jpeg_mul12u' (10#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5039]
INFO: [Synth 8-638] synthesizing module 'jpeg_mul8u' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5050]
INFO: [Synth 8-256] done synthesizing module 'jpeg_mul8u' (11#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5050]
INFO: [Synth 8-638] synthesizing module 'jpeg_sub64s_61' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5061]
INFO: [Synth 8-256] done synthesizing module 'jpeg_sub64s_61' (12#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5061]
INFO: [Synth 8-638] synthesizing module 'jpeg_sub36s_35' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5070]
INFO: [Synth 8-256] done synthesizing module 'jpeg_sub36s_35' (13#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5070]
INFO: [Synth 8-638] synthesizing module 'jpeg_sub32s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5079]
INFO: [Synth 8-256] done synthesizing module 'jpeg_sub32s' (14#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5079]
INFO: [Synth 8-638] synthesizing module 'jpeg_sub24s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5088]
INFO: [Synth 8-256] done synthesizing module 'jpeg_sub24s' (15#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5088]
INFO: [Synth 8-638] synthesizing module 'jpeg_sub20s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5097]
INFO: [Synth 8-256] done synthesizing module 'jpeg_sub20s' (16#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5097]
INFO: [Synth 8-638] synthesizing module 'jpeg_add64s_61' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5106]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add64s_61' (17#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5106]
INFO: [Synth 8-638] synthesizing module 'jpeg_add24s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5115]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add24s' (18#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5115]
INFO: [Synth 8-638] synthesizing module 'jpeg_add20s_18' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5124]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add20s_18' (19#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5124]
INFO: [Synth 8-638] synthesizing module 'jpeg_add12u_10' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5133]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add12u_10' (20#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5133]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2516]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2529]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2542]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:2948]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEMB14W64' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5142]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEMB14W64_sub' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5157]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5167]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEMB14W64_sub' (21#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5157]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEMB14W64' (22#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:5142]
INFO: [Synth 8-256] done synthesizing module 'jpeg_dat' (23#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:1272]
INFO: [Synth 8-256] done synthesizing module 'jpeg' (24#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_dct/dct.v:15]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[63]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[62]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[61]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[60]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[59]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[58]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[57]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[56]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[55]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[54]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[53]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[52]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[51]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[50]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[49]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[48]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[47]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[46]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[45]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[44]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[43]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[42]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[41]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[40]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[39]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[38]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[37]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[36]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[35]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[34]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[33]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[32]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[31]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[30]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[29]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[28]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[27]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[26]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[25]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[24]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[23]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[22]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[21]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[20]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[19]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[18]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[17]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[16]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[15]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[14]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[13]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[12]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[11]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[10]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[9]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[8]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[63]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[62]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[61]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[60]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[59]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[58]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[57]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[56]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[55]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[54]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[53]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[52]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[51]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[50]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[49]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[48]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[47]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[46]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[45]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[44]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[43]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[42]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[41]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[40]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[39]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[38]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[37]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[36]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[35]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[34]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[33]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[32]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[31]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[30]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[29]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[28]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[27]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[26]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[25]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[24]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[23]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[22]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[21]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:02:41 ; elapsed = 03:39:29 . Memory (MB): peak = 921.113 ; gain = 711.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:41 ; elapsed = 03:39:29 . Memory (MB): peak = 921.113 ; gain = 711.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:41 ; elapsed = 03:39:29 . Memory (MB): peak = 921.113 ; gain = 711.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'B01_streg_reg' in module 'jpeg_fsm'
INFO: [Synth 8-5546] ROM "ST1_01d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_02d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_03d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_04d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_05d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_06d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_07d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_08d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_09d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_10d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_11d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_12d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_13d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_14d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_15d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_16d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_17d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_18d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_19d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_20d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_21d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_22d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_23d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_24d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_25d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_26d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_27d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_28d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_29d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_30d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_31d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_32d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_33d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_34d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_35d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_36d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_37d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_38d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_39d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_40d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_41d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_42d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_43d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_44d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_45d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_46d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_47d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_48d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_49d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_50d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_51d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_52d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_53d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_54d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_55d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_56d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_57d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_58d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_59d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_60d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_61d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_62d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_63d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_64d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_65d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_66d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_67d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_68d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_69d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_71d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_72d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_73d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_74d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_75d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_76d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_77d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_78d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_79d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_80d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_81d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_82d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_83d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_84d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_85d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_86d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_87d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_88d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_89d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_90d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_91d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_92d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_93d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_94d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_95d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_96d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_97d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_98d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_99d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_100d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_101d" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ST1_01 |                         00000000 |                         00000000
                  ST1_02 |                         00000001 |                         00000001
                  ST1_03 |                         00000010 |                         00000010
                  ST1_04 |                         00000011 |                         00000011
                  ST1_05 |                         00000100 |                         00000100
                  ST1_06 |                         00000101 |                         00000101
                  ST1_07 |                         00000110 |                         00000110
                  ST1_08 |                         00000111 |                         00000111
                  ST1_09 |                         00001000 |                         00001000
                  ST1_10 |                         00001001 |                         00001001
                  ST1_11 |                         00001010 |                         00001010
                  ST1_12 |                         00001011 |                         00001011
                  ST1_13 |                         00001100 |                         00001100
                  ST1_14 |                         00001101 |                         00001101
                  ST1_15 |                         00001110 |                         00001110
                  ST1_16 |                         00001111 |                         00001111
                  ST1_17 |                         00010000 |                         00010000
                  ST1_18 |                         00010001 |                         00010001
                  ST1_19 |                         00010010 |                         00010010
                  ST1_20 |                         00010011 |                         00010011
                  ST1_21 |                         00010100 |                         00010100
                  ST1_22 |                         00010101 |                         00010101
                  ST1_23 |                         00010110 |                         00010110
                  ST1_24 |                         00010111 |                         00010111
                  ST1_25 |                         00011000 |                         00011000
                  ST1_26 |                         00011001 |                         00011001
                  ST1_27 |                         00011010 |                         00011010
                  ST1_28 |                         00011011 |                         00011011
                  ST1_29 |                         00011100 |                         00011100
                  ST1_30 |                         00011101 |                         00011101
                  ST1_31 |                         00011110 |                         00011110
                  ST1_32 |                         00011111 |                         00011111
                  ST1_33 |                         00100000 |                         00100000
                  ST1_34 |                         00100001 |                         00100001
                  ST1_35 |                         00100010 |                         00100010
                  ST1_36 |                         00100011 |                         00100011
                  ST1_37 |                         00100100 |                         00100100
                  ST1_38 |                         00100101 |                         00100101
                  ST1_39 |                         00100110 |                         00100110
                  ST1_40 |                         00100111 |                         00100111
                  ST1_41 |                         00101000 |                         00101000
                  ST1_42 |                         00101001 |                         00101001
                  ST1_43 |                         00101010 |                         00101010
                  ST1_44 |                         00101011 |                         00101011
                  ST1_45 |                         00101100 |                         00101100
                  ST1_46 |                         00101101 |                         00101101
                  ST1_47 |                         00101110 |                         00101110
                  ST1_48 |                         00101111 |                         00101111
                  ST1_49 |                         00110000 |                         00110000
                  ST1_50 |                         00110001 |                         00110001
                  ST1_51 |                         00110010 |                         00110010
                  ST1_52 |                         00110011 |                         00110011
                  ST1_53 |                         00110100 |                         00110100
                  ST1_54 |                         00110101 |                         00110101
                  ST1_55 |                         00110110 |                         00110110
                  ST1_56 |                         00110111 |                         00110111
                  ST1_57 |                         00111000 |                         00111000
                  ST1_58 |                         00111001 |                         00111001
                  ST1_59 |                         00111010 |                         00111010
                  ST1_60 |                         00111011 |                         00111011
                  ST1_61 |                         00111100 |                         00111100
                  ST1_62 |                         00111101 |                         00111101
                  ST1_63 |                         00111110 |                         00111110
                  ST1_64 |                         00111111 |                         00111111
                  ST1_65 |                         01000000 |                         01000000
                  ST1_66 |                         01000001 |                         01000001
                  ST1_67 |                         01000010 |                         01000010
                  ST1_68 |                         01000011 |                         01000011
                  ST1_69 |                         01000100 |                         01000100
                  ST1_70 |                         01000101 |                         01000101
                  ST1_71 |                         01000110 |                         01000110
                  ST1_72 |                         01000111 |                         01000111
                  ST1_73 |                         01001000 |                         01001000
                  ST1_74 |                         01001001 |                         01001001
                  ST1_75 |                         01001010 |                         01001010
                  ST1_76 |                         01001011 |                         01001011
                  ST1_77 |                         01001100 |                         01001100
                  ST1_78 |                         01001101 |                         01001101
                  ST1_79 |                         01001110 |                         01001110
                  ST1_80 |                         01001111 |                         01001111
                  ST1_81 |                         01010000 |                         01010000
                  ST1_82 |                         01010001 |                         01010001
                  ST1_83 |                         01010010 |                         01010010
                  ST1_84 |                         01010011 |                         01010011
                  ST1_85 |                         01010100 |                         01010100
                  ST1_86 |                         01010101 |                         01010101
                  ST1_87 |                         01010110 |                         01010110
                  ST1_88 |                         01010111 |                         01010111
                  ST1_89 |                         01011000 |                         01011000
                  ST1_90 |                         01011001 |                         01011001
                  ST1_91 |                         01011010 |                         01011010
                  ST1_92 |                         01011011 |                         01011011
                  ST1_93 |                         01011100 |                         01011100
                  ST1_94 |                         01011101 |                         01011101
                  ST1_95 |                         01011110 |                         01011110
                  ST1_96 |                         01011111 |                         01011111
                  ST1_97 |                         01100000 |                         01100000
                  ST1_98 |                         01100001 |                         01100001
                  ST1_99 |                         01100010 |                         01100010
                 ST1_100 |                         01100011 |                         01100011
                 ST1_101 |                         01100100 |                         01100100
                 ST1_102 |                         01100101 |                         01100101
                 ST1_103 |                         01100110 |                         01100110
                 ST1_104 |                         01100111 |                         01100111
                 ST1_105 |                         01101000 |                         01101000
                 ST1_106 |                         01101001 |                         01101001
                 ST1_107 |                         01101010 |                         01101010
                 ST1_108 |                         01101011 |                         01101011
                 ST1_109 |                         01101100 |                         01101100
                 ST1_110 |                         01101101 |                         01101101
                 ST1_111 |                         01101110 |                         01101110
                 ST1_112 |                         01101111 |                         01101111
                 ST1_113 |                         01110000 |                         01110000
                 ST1_114 |                         01110001 |                         01110001
                 ST1_115 |                         01110010 |                         01110010
                 ST1_116 |                         01110011 |                         01110011
                 ST1_117 |                         01110100 |                         01110100
                 ST1_118 |                         01110101 |                         01110101
                 ST1_119 |                         01110110 |                         01110110
                 ST1_120 |                         01110111 |                         01110111
                 ST1_121 |                         01111000 |                         01111000
                 ST1_122 |                         01111001 |                         01111001
                 ST1_123 |                         01111010 |                         01111010
                 ST1_124 |                         01111011 |                         01111011
                 ST1_125 |                         01111100 |                         01111100
                 ST1_126 |                         01111101 |                         01111101
                 ST1_127 |                         01111110 |                         01111110
                 ST1_128 |                         01111111 |                         01111111
                 ST1_129 |                         10000000 |                         10000000
                 ST1_130 |                         10000001 |                         10000001
                 ST1_131 |                         10000010 |                         10000010
                 ST1_132 |                         10000011 |                         10000011
                 ST1_133 |                         10000100 |                         10000100
                 ST1_134 |                         10000101 |                         10000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'B01_streg_reg' using encoding 'sequential' in module 'jpeg_fsm'
INFO: [Synth 8-5583] The signal MEMB14W64_r_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:49 ; elapsed = 03:39:34 . Memory (MB): peak = 1062.555 ; gain = 853.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     71 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 2     
	   2 Input     61 Bit       Adders := 2     
	   3 Input     35 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 64    
	               61 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 64    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              896 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	 140 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 133   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module jpeg_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	 140 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 133   
Module jpeg_sub24s_24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
Module jpeg_sub20s_20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
Module jpeg_add24s_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
Module jpeg_add20s_18_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
Module jpeg_add20s_18_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
Module jpeg_add71_71s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     71 Bit       Adders := 1     
Module jpeg_incr3u 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module jpeg_sub64s_61 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     61 Bit       Adders := 1     
Module jpeg_sub36s_35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     35 Bit       Adders := 1     
Module jpeg_sub32s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module jpeg_sub24s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
Module jpeg_sub20s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 1     
Module jpeg_add64s_61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     61 Bit       Adders := 1     
Module jpeg_add24s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
Module jpeg_add20s_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
Module jpeg_add12u_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module jpeg_MEMB14W64_sub 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	              896 Bit         RAMs := 1     
Module jpeg_dat 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 64    
	               61 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 64    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5583] The signal dct_output1/INST_MEMB14W64_sub_1/MEMB14W64_r_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dct_output1/INST_MEMB14W64_sub_1/MEMB14W64_r_reg to conserve power
INFO: [Synth 8-3333] propagating constant 1 across sequential element (INST_dat/\RG_102_reg[0] )
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[0]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[1]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[2]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[3]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[4]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[5]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[6]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[7]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[8]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[9]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[10]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_dat/\jpeg_len_out_r_reg[11] )
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[13]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[14]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[15]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[16]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[17]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[18]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[19]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[20]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[21]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[22]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[23]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[24]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[25]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[26]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[27]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[28]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[29]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[30]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[31]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[32]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[33]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[34]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[35]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[36]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[37]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[38]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[39]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[40]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[41]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[42]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[43]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[44]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[45]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[46]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[47]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[48]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[49]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[50]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[51]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[52]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[53]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[54]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[55]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[56]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[57]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[58]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[59]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[60]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[61]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[62]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[13]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[14]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[15]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[16]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[17]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[18]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[19]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[20]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[21]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[22]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[23]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[24]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[25]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[26]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[27]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[28]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[29]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[30]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[31]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[32]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[33]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[34]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[35]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[36]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[37]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[38]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[39]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[40]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[41]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[42]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[43]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[44]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[45]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[46]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[47]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[48]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[49]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[50]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[51]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (RG_101_reg[0]) is unused and will be removed from module jpeg_dat.
WARNING: [Synth 8-3332] Sequential element (jpeg_len_out_r_reg[11]) is unused and will be removed from module jpeg_dat.
WARNING: [Synth 8-3332] Sequential element (RG_102_reg[1]) is unused and will be removed from module jpeg_dat.
WARNING: [Synth 8-3332] Sequential element (RG_102_reg[0]) is unused and will be removed from module jpeg_dat.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:01 ; elapsed = 03:39:45 . Memory (MB): peak = 1124.688 ; gain = 915.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|jpeg_MEMB14W64_sub | MEMB14W64_r_reg | 64 x 14                | W |   | 64 x 14(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:01 ; elapsed = 03:39:45 . Memory (MB): peak = 1124.688 ; gain = 915.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance INST_dat/dct_output1/INST_MEMB14W64_sub_1/MEMB14W64_r_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:02 ; elapsed = 03:39:47 . Memory (MB): peak = 1147.777 ; gain = 938.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:03 ; elapsed = 03:39:47 . Memory (MB): peak = 1147.777 ; gain = 938.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 03:39:47 . Memory (MB): peak = 1147.777 ; gain = 938.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:03 ; elapsed = 03:39:48 . Memory (MB): peak = 1147.777 ; gain = 938.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:03 ; elapsed = 03:39:48 . Memory (MB): peak = 1147.777 ; gain = 938.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:03 ; elapsed = 03:39:48 . Memory (MB): peak = 1147.777 ; gain = 938.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:03 ; elapsed = 03:39:48 . Memory (MB): peak = 1147.777 ; gain = 938.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   200|
|2     |LUT1     |    93|
|3     |LUT2     |   498|
|4     |LUT3     |   181|
|5     |LUT4     |   243|
|6     |LUT5     |   357|
|7     |LUT6     |   588|
|8     |RAMB18E1 |     1|
|9     |FDRE     |  1748|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    |  3909|
|2     |  INST_dat                 |jpeg_dat            |  3155|
|3     |    INST_add20s_18_1       |jpeg_add20s_18      |    50|
|4     |    INST_add20s_18_18_1    |jpeg_add20s_18_18   |    86|
|5     |    INST_add20s_18_18_1_1  |jpeg_add20s_18_18_1 |    59|
|6     |    INST_add20s_18_2       |jpeg_add20s_18_0    |    23|
|7     |    INST_add24s_1          |jpeg_add24s         |   142|
|8     |    INST_add24s_2          |jpeg_add24s_1       |   112|
|9     |    INST_add24s_21_1       |jpeg_add24s_21      |    71|
|10    |    INST_add64s_61_1       |jpeg_add64s_61      |   185|
|11    |    INST_add64s_61_2       |jpeg_add64s_61_2    |    43|
|12    |    INST_add71_71s_1       |jpeg_add71_71s      |    48|
|13    |    INST_mul12s_1          |jpeg_mul12s         |    61|
|14    |    INST_mul12s_2          |jpeg_mul12s_3       |    63|
|15    |    INST_mul12u_1          |jpeg_mul12u         |    43|
|16    |    INST_mul8u_1           |jpeg_mul8u          |    13|
|17    |    INST_mul8u_2           |jpeg_mul8u_4        |     3|
|18    |    dct_output1            |jpeg_MEMB14W64      |    54|
|19    |      INST_MEMB14W64_sub_1 |jpeg_MEMB14W64_sub  |    54|
|20    |  INST_fsm                 |jpeg_fsm            |   754|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:03 ; elapsed = 03:39:48 . Memory (MB): peak = 1147.777 ; gain = 938.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15388 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1147.777 ; gain = 267.199
Synthesis Optimization Complete : Time (s): cpu = 00:03:03 ; elapsed = 03:39:48 . Memory (MB): peak = 1147.777 ; gain = 938.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
288 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1400.617 ; gain = 520.039
# write_checkpoint Synth/reconfig_modules/jpeg_dct/dct_synth.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/JPEG_Thesis_2/Final_PR/PRLab/Synth/reconfig_modules/jpeg_dct/dct_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1765.105 ; gain = 364.488
# close_design
# close_project
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/JPEG_Thesis_2/Final_PR/DCT/.Xil/Vivado-3392-LAPTOP-QUI0SV4S/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/JPEG_Thesis_2/Final_PR/DCT/.Xil/Vivado-3392-LAPTOP-QUI0SV4S/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Nov 22 18:12:52 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 18:12:52 2017...
# read_verilog Sources/reconfig_modules/jpeg_quantization/quantization.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
# synth_design -mode out_of_context -flatten_hierarchy rebuilt -top jpeg -part xc7z020clg484-1
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top jpeg -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18196 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:04:10 ; elapsed = 03:40:37 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jpeg' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_quantization/quantization.v:12]
INFO: [Synth 8-638] synthesizing module 'jpeg_fsm' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_quantization/quantization.v:350]
	Parameter ST1_01 bound to: 2'b00 
	Parameter ST1_02 bound to: 2'b01 
	Parameter ST1_03 bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'jpeg_fsm' (1#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_quantization/quantization.v:350]
INFO: [Synth 8-638] synthesizing module 'jpeg_dat' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_quantization/quantization.v:382]
INFO: [Synth 8-638] synthesizing module 'jpeg_add12s_10' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_quantization/quantization.v:3596]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add12s_10' (2#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_quantization/quantization.v:3596]
INFO: [Synth 8-638] synthesizing module 'jpeg_add8s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_quantization/quantization.v:3605]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add8s' (3#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_quantization/quantization.v:3605]
INFO: [Synth 8-256] done synthesizing module 'jpeg_dat' (4#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_quantization/quantization.v:382]
INFO: [Synth 8-256] done synthesizing module 'jpeg' (5#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_quantization/quantization.v:12]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[63]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[62]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[61]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[60]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[59]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[58]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[57]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[56]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[55]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[54]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[53]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[52]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[51]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[50]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[49]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[48]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[47]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[46]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[45]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[44]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[43]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[42]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[41]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[40]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[39]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[38]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[37]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[36]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[35]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[34]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[33]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[32]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[31]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[30]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[29]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[28]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[27]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[26]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[25]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[24]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[23]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[22]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[21]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[20]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[19]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[18]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[17]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[16]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[15]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[14]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[13]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[12]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[63]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[62]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[61]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[60]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[59]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[58]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[57]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[56]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[55]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[54]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[53]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[52]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[51]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[50]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[49]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[48]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[47]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[46]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[45]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[44]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[43]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[42]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[41]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[40]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[39]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[38]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[37]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[36]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[35]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[34]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[33]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[32]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[31]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[30]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[29]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[28]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[27]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[26]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[25]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[24]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[23]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[22]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[21]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[20]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[19]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[18]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[17]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:04:12 ; elapsed = 03:40:39 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:12 ; elapsed = 03:40:39 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:12 ; elapsed = 03:40:39 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ST1_03d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ST1_02d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ST1_01d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:14 ; elapsed = 03:40:40 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 63    
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 32    
	               12 Bit    Registers := 33    
	               10 Bit    Registers := 32    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module jpeg_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module jpeg_add12s_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module jpeg_add8s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module jpeg_dat 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
	               12 Bit    Registers := 33    
	               10 Bit    Registers := 32    
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[0]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[1]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[2]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[3]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[4]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[5]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[6]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[7]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[8]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[9]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[10]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_dat/\jpeg_len_out_r_reg[11] )
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[7]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[8]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[9]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[10]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[11]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[12]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[13]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[14]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[15]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[16]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[17]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[18]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[19]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[20]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[21]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[22]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[23]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[24]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[25]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[26]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[27]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[28]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[29]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[30]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[31]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[32]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[32]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[33]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[33]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[34]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[35]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[35]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[36]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[36]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[37]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[37]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[38]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[38]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[39]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[39]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[40]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[40]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[41]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[41]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[42]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[42]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[43]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[43]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[44]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[44]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[45]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[45]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[46]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[46]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[47]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[47]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[48]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[48]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[49]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[49]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[50]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[50]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[51]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[51]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[52]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[52]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[53]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[53]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[54]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[54]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[55]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[55]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[56]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[56]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[57]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[57]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[58]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[58]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[59]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[59]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[60]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[60]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[61]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[61]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[62]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a63_r_reg[62]' (FDE) to 'INST_dat/jpeg_out_a63_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[9]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[10]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[11]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[12]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[13]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[14]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[15]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[16]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[17]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[18]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[19]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[20]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[21]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[22]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[23]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[24]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[25]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[26]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[27]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[28]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[29]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[30]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[31]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[32]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[32]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[33]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[33]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[34]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[34]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[35]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[35]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[36]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[36]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[37]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[37]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[38]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[38]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[39]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[39]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[40]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[40]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[41]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_out_a62_r_reg[41]' (FDE) to 'INST_dat/jpeg_out_a62_r_reg[42]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (jpeg_len_out_r_reg[11]) is unused and will be removed from module jpeg_dat.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:19 ; elapsed = 03:40:46 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:19 ; elapsed = 03:40:46 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:20 ; elapsed = 03:40:47 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:21 ; elapsed = 03:40:48 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:21 ; elapsed = 03:40:48 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:21 ; elapsed = 03:40:48 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:21 ; elapsed = 03:40:48 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:22 ; elapsed = 03:40:48 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:22 ; elapsed = 03:40:48 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    83|
|2     |LUT3 |   160|
|3     |LUT4 |   419|
|4     |LUT5 |   326|
|5     |LUT6 |   591|
|6     |FDRE |  1025|
+------+-----+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |  2604|
|2     |  INST_dat |jpeg_dat |  1471|
|3     |  INST_fsm |jpeg_fsm |  1133|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:22 ; elapsed = 03:40:48 . Memory (MB): peak = 1765.547 ; gain = 1556.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14873 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1765.547 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:04:22 ; elapsed = 03:40:48 . Memory (MB): peak = 1765.547 ; gain = 1556.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 1828.977 ; gain = 63.430
# write_checkpoint Synth/reconfig_modules/jpeg_quantization/quantization_synth.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/JPEG_Thesis_2/Final_PR/PRLab/Synth/reconfig_modules/jpeg_quantization/quantization_synth.dcp' has been generated.
# close_design
# close_project
# read_verilog Sources/reconfig_modules/jpeg_rle/rle.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
# synth_design -mode out_of_context -flatten_hierarchy rebuilt -top jpeg -part xc7z020clg484-1
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top jpeg -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9224 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:05:09 ; elapsed = 03:41:25 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jpeg' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:12]
INFO: [Synth 8-638] synthesizing module 'jpeg_fsm' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:667]
	Parameter ST1_01 bound to: 8'b00000000 
	Parameter ST1_02 bound to: 8'b00000001 
	Parameter ST1_03 bound to: 8'b00000010 
	Parameter ST1_04 bound to: 8'b00000011 
	Parameter ST1_05 bound to: 8'b00000100 
	Parameter ST1_06 bound to: 8'b00000101 
	Parameter ST1_07 bound to: 8'b00000110 
	Parameter ST1_08 bound to: 8'b00000111 
	Parameter ST1_09 bound to: 8'b00001000 
	Parameter ST1_10 bound to: 8'b00001001 
	Parameter ST1_11 bound to: 8'b00001010 
	Parameter ST1_12 bound to: 8'b00001011 
	Parameter ST1_13 bound to: 8'b00001100 
	Parameter ST1_14 bound to: 8'b00001101 
	Parameter ST1_15 bound to: 8'b00001110 
	Parameter ST1_16 bound to: 8'b00001111 
	Parameter ST1_17 bound to: 8'b00010000 
	Parameter ST1_18 bound to: 8'b00010001 
	Parameter ST1_19 bound to: 8'b00010010 
	Parameter ST1_20 bound to: 8'b00010011 
	Parameter ST1_21 bound to: 8'b00010100 
	Parameter ST1_22 bound to: 8'b00010101 
	Parameter ST1_23 bound to: 8'b00010110 
	Parameter ST1_24 bound to: 8'b00010111 
	Parameter ST1_25 bound to: 8'b00011000 
	Parameter ST1_26 bound to: 8'b00011001 
	Parameter ST1_27 bound to: 8'b00011010 
	Parameter ST1_28 bound to: 8'b00011011 
	Parameter ST1_29 bound to: 8'b00011100 
	Parameter ST1_30 bound to: 8'b00011101 
	Parameter ST1_31 bound to: 8'b00011110 
	Parameter ST1_32 bound to: 8'b00011111 
	Parameter ST1_33 bound to: 8'b00100000 
	Parameter ST1_34 bound to: 8'b00100001 
	Parameter ST1_35 bound to: 8'b00100010 
	Parameter ST1_36 bound to: 8'b00100011 
	Parameter ST1_37 bound to: 8'b00100100 
	Parameter ST1_38 bound to: 8'b00100101 
	Parameter ST1_39 bound to: 8'b00100110 
	Parameter ST1_40 bound to: 8'b00100111 
	Parameter ST1_41 bound to: 8'b00101000 
	Parameter ST1_42 bound to: 8'b00101001 
	Parameter ST1_43 bound to: 8'b00101010 
	Parameter ST1_44 bound to: 8'b00101011 
	Parameter ST1_45 bound to: 8'b00101100 
	Parameter ST1_46 bound to: 8'b00101101 
	Parameter ST1_47 bound to: 8'b00101110 
	Parameter ST1_48 bound to: 8'b00101111 
	Parameter ST1_49 bound to: 8'b00110000 
	Parameter ST1_50 bound to: 8'b00110001 
	Parameter ST1_51 bound to: 8'b00110010 
	Parameter ST1_52 bound to: 8'b00110011 
	Parameter ST1_53 bound to: 8'b00110100 
	Parameter ST1_54 bound to: 8'b00110101 
	Parameter ST1_55 bound to: 8'b00110110 
	Parameter ST1_56 bound to: 8'b00110111 
	Parameter ST1_57 bound to: 8'b00111000 
	Parameter ST1_58 bound to: 8'b00111001 
	Parameter ST1_59 bound to: 8'b00111010 
	Parameter ST1_60 bound to: 8'b00111011 
	Parameter ST1_61 bound to: 8'b00111100 
	Parameter ST1_62 bound to: 8'b00111101 
	Parameter ST1_63 bound to: 8'b00111110 
	Parameter ST1_64 bound to: 8'b00111111 
	Parameter ST1_65 bound to: 8'b01000000 
	Parameter ST1_66 bound to: 8'b01000001 
	Parameter ST1_67 bound to: 8'b01000010 
	Parameter ST1_68 bound to: 8'b01000011 
	Parameter ST1_69 bound to: 8'b01000100 
	Parameter ST1_70 bound to: 8'b01000101 
	Parameter ST1_71 bound to: 8'b01000110 
	Parameter ST1_72 bound to: 8'b01000111 
	Parameter ST1_73 bound to: 8'b01001000 
	Parameter ST1_74 bound to: 8'b01001001 
	Parameter ST1_75 bound to: 8'b01001010 
	Parameter ST1_76 bound to: 8'b01001011 
	Parameter ST1_77 bound to: 8'b01001100 
	Parameter ST1_78 bound to: 8'b01001101 
	Parameter ST1_79 bound to: 8'b01001110 
	Parameter ST1_80 bound to: 8'b01001111 
	Parameter ST1_81 bound to: 8'b01010000 
	Parameter ST1_82 bound to: 8'b01010001 
	Parameter ST1_83 bound to: 8'b01010010 
	Parameter ST1_84 bound to: 8'b01010011 
	Parameter ST1_85 bound to: 8'b01010100 
	Parameter ST1_86 bound to: 8'b01010101 
	Parameter ST1_87 bound to: 8'b01010110 
	Parameter ST1_88 bound to: 8'b01010111 
	Parameter ST1_89 bound to: 8'b01011000 
	Parameter ST1_90 bound to: 8'b01011001 
	Parameter ST1_91 bound to: 8'b01011010 
	Parameter ST1_92 bound to: 8'b01011011 
	Parameter ST1_93 bound to: 8'b01011100 
	Parameter ST1_94 bound to: 8'b01011101 
	Parameter ST1_95 bound to: 8'b01011110 
	Parameter ST1_96 bound to: 8'b01011111 
	Parameter ST1_97 bound to: 8'b01100000 
	Parameter ST1_98 bound to: 8'b01100001 
	Parameter ST1_99 bound to: 8'b01100010 
	Parameter ST1_100 bound to: 8'b01100011 
	Parameter ST1_101 bound to: 8'b01100100 
	Parameter ST1_102 bound to: 8'b01100101 
	Parameter ST1_103 bound to: 8'b01100110 
	Parameter ST1_104 bound to: 8'b01100111 
	Parameter ST1_105 bound to: 8'b01101000 
	Parameter ST1_106 bound to: 8'b01101001 
	Parameter ST1_107 bound to: 8'b01101010 
	Parameter ST1_108 bound to: 8'b01101011 
	Parameter ST1_109 bound to: 8'b01101100 
	Parameter ST1_110 bound to: 8'b01101101 
	Parameter ST1_111 bound to: 8'b01101110 
	Parameter ST1_112 bound to: 8'b01101111 
	Parameter ST1_113 bound to: 8'b01110000 
	Parameter ST1_114 bound to: 8'b01110001 
	Parameter ST1_115 bound to: 8'b01110010 
	Parameter ST1_116 bound to: 8'b01110011 
	Parameter ST1_117 bound to: 8'b01110100 
	Parameter ST1_118 bound to: 8'b01110101 
	Parameter ST1_119 bound to: 8'b01110110 
	Parameter ST1_120 bound to: 8'b01110111 
	Parameter ST1_121 bound to: 8'b01111000 
	Parameter ST1_122 bound to: 8'b01111001 
	Parameter ST1_123 bound to: 8'b01111010 
	Parameter ST1_124 bound to: 8'b01111011 
	Parameter ST1_125 bound to: 8'b01111100 
	Parameter ST1_126 bound to: 8'b01111101 
	Parameter ST1_127 bound to: 8'b01111110 
	Parameter ST1_128 bound to: 8'b01111111 
	Parameter ST1_129 bound to: 8'b10000000 
	Parameter ST1_130 bound to: 8'b10000001 
	Parameter ST1_131 bound to: 8'b10000010 
	Parameter ST1_132 bound to: 8'b10000011 
	Parameter ST1_133 bound to: 8'b10000100 
	Parameter ST1_134 bound to: 8'b10000101 
	Parameter ST1_135 bound to: 8'b10000110 
	Parameter ST1_136 bound to: 8'b10000111 
	Parameter ST1_137 bound to: 8'b10001000 
	Parameter ST1_138 bound to: 8'b10001001 
	Parameter ST1_139 bound to: 8'b10001010 
	Parameter ST1_140 bound to: 8'b10001011 
	Parameter ST1_141 bound to: 8'b10001100 
	Parameter ST1_142 bound to: 8'b10001101 
	Parameter ST1_143 bound to: 8'b10001110 
	Parameter ST1_144 bound to: 8'b10001111 
	Parameter ST1_145 bound to: 8'b10010000 
	Parameter ST1_146 bound to: 8'b10010001 
	Parameter ST1_147 bound to: 8'b10010010 
	Parameter ST1_148 bound to: 8'b10010011 
	Parameter ST1_149 bound to: 8'b10010100 
	Parameter ST1_150 bound to: 8'b10010101 
	Parameter ST1_151 bound to: 8'b10010110 
	Parameter ST1_152 bound to: 8'b10010111 
	Parameter ST1_153 bound to: 8'b10011000 
	Parameter ST1_154 bound to: 8'b10011001 
	Parameter ST1_155 bound to: 8'b10011010 
	Parameter ST1_156 bound to: 8'b10011011 
	Parameter ST1_157 bound to: 8'b10011100 
	Parameter ST1_158 bound to: 8'b10011101 
	Parameter ST1_159 bound to: 8'b10011110 
	Parameter ST1_160 bound to: 8'b10011111 
	Parameter ST1_161 bound to: 8'b10100000 
	Parameter ST1_162 bound to: 8'b10100001 
	Parameter ST1_163 bound to: 8'b10100010 
	Parameter ST1_164 bound to: 8'b10100011 
	Parameter ST1_165 bound to: 8'b10100100 
	Parameter ST1_166 bound to: 8'b10100101 
	Parameter ST1_167 bound to: 8'b10100110 
	Parameter ST1_168 bound to: 8'b10100111 
	Parameter ST1_169 bound to: 8'b10101000 
	Parameter ST1_170 bound to: 8'b10101001 
	Parameter ST1_171 bound to: 8'b10101010 
	Parameter ST1_172 bound to: 8'b10101011 
	Parameter ST1_173 bound to: 8'b10101100 
	Parameter ST1_174 bound to: 8'b10101101 
	Parameter ST1_175 bound to: 8'b10101110 
	Parameter ST1_176 bound to: 8'b10101111 
	Parameter ST1_177 bound to: 8'b10110000 
	Parameter ST1_178 bound to: 8'b10110001 
	Parameter ST1_179 bound to: 8'b10110010 
	Parameter ST1_180 bound to: 8'b10110011 
	Parameter ST1_181 bound to: 8'b10110100 
	Parameter ST1_182 bound to: 8'b10110101 
	Parameter ST1_183 bound to: 8'b10110110 
	Parameter ST1_184 bound to: 8'b10110111 
	Parameter ST1_185 bound to: 8'b10111000 
	Parameter ST1_186 bound to: 8'b10111001 
	Parameter ST1_187 bound to: 8'b10111010 
	Parameter ST1_188 bound to: 8'b10111011 
	Parameter ST1_189 bound to: 8'b10111100 
	Parameter ST1_190 bound to: 8'b10111101 
	Parameter ST1_191 bound to: 8'b10111110 
	Parameter ST1_192 bound to: 8'b10111111 
	Parameter ST1_193 bound to: 8'b11000000 
	Parameter ST1_194 bound to: 8'b11000001 
	Parameter ST1_195 bound to: 8'b11000010 
	Parameter ST1_196 bound to: 8'b11000011 
	Parameter ST1_197 bound to: 8'b11000100 
	Parameter ST1_198 bound to: 8'b11000101 
	Parameter ST1_199 bound to: 8'b11000110 
	Parameter ST1_200 bound to: 8'b11000111 
	Parameter ST1_201 bound to: 8'b11001000 
	Parameter ST1_202 bound to: 8'b11001001 
	Parameter ST1_203 bound to: 8'b11001010 
	Parameter ST1_204 bound to: 8'b11001011 
	Parameter ST1_205 bound to: 8'b11001100 
	Parameter ST1_206 bound to: 8'b11001101 
	Parameter ST1_207 bound to: 8'b11001110 
INFO: [Synth 8-256] done synthesizing module 'jpeg_fsm' (1#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:667]
INFO: [Synth 8-638] synthesizing module 'jpeg_dat' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:1777]
INFO: [Synth 8-638] synthesizing module 'jpeg_decr32s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4953]
INFO: [Synth 8-256] done synthesizing module 'jpeg_decr32s' (2#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4953]
INFO: [Synth 8-638] synthesizing module 'jpeg_decr8u_7' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4961]
INFO: [Synth 8-256] done synthesizing module 'jpeg_decr8u_7' (3#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4961]
INFO: [Synth 8-638] synthesizing module 'jpeg_incr32s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4969]
INFO: [Synth 8-256] done synthesizing module 'jpeg_incr32s' (4#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4969]
INFO: [Synth 8-638] synthesizing module 'jpeg_incr8u' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4977]
INFO: [Synth 8-256] done synthesizing module 'jpeg_incr8u' (5#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4977]
INFO: [Synth 8-638] synthesizing module 'jpeg_incr4s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4985]
INFO: [Synth 8-256] done synthesizing module 'jpeg_incr4s' (6#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4985]
INFO: [Synth 8-638] synthesizing module 'jpeg_lop8u_1' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4993]
INFO: [Synth 8-256] done synthesizing module 'jpeg_lop8u_1' (7#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:4993]
INFO: [Synth 8-638] synthesizing module 'jpeg_sub64s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5004]
INFO: [Synth 8-256] done synthesizing module 'jpeg_sub64s' (8#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5004]
INFO: [Synth 8-638] synthesizing module 'jpeg_sub8u' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5013]
INFO: [Synth 8-256] done synthesizing module 'jpeg_sub8u' (9#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5013]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:3117]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEMB64W128' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5022]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEMB64W128_sub' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5037]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5047]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEMB64W128_sub' (10#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5037]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEMB64W128' (11#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5022]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:3134]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:3144]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEMB64W64' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5067]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEMB64W64_sub' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5082]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5092]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEMB64W64_sub' (12#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5082]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEMB64W64' (13#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:5067]
INFO: [Synth 8-256] done synthesizing module 'jpeg_dat' (14#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:1777]
INFO: [Synth 8-256] done synthesizing module 'jpeg' (15#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_rle/rle.v:12]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[63]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[62]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[61]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[60]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[59]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[58]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[57]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[56]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[55]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[54]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[53]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[52]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[51]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[50]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[49]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[48]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[47]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[46]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[45]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[44]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[43]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[42]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[41]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[40]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[39]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[38]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[37]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[36]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[35]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[34]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[33]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[32]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[31]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[30]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[29]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[28]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[27]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[26]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[25]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[24]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[23]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[22]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[21]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[20]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[19]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[18]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[17]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[16]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[15]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[14]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[13]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[12]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[11]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[10]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[9]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[8]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[7]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[6]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[5]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[4]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[3]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[2]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[1]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a64[0]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[63]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[62]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[61]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[60]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[59]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[58]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[57]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[56]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[55]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[54]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[53]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[52]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[51]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[50]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[49]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[48]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[47]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[46]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[45]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[44]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[43]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[42]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[41]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[40]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[39]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[38]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[37]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[36]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[35]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[34]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[33]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[32]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[31]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[30]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[29]
WARNING: [Synth 8-3331] design jpeg has unconnected port jpeg_in_a65[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:05:13 ; elapsed = 03:41:28 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:14 ; elapsed = 03:41:29 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:14 ; elapsed = 03:41:29 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'B01_streg_reg' in module 'jpeg_fsm'
INFO: [Synth 8-5546] ROM "ST1_01d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_02d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_03d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_04d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_05d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_06d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_07d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_08d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_09d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_10d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_11d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_12d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_13d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_14d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_15d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_16d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_17d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_18d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_19d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_20d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_21d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_22d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_23d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_24d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_25d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_26d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_27d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_28d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_29d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_30d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_31d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_32d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_33d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_34d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_35d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_36d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_37d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_38d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_39d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_40d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_41d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_42d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_43d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_44d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_45d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_46d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_47d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_48d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_49d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_50d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_51d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_52d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_53d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_54d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_55d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_56d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_57d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_58d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_59d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_60d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_61d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_62d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_63d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_64d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_65d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_66d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_67d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_68d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_69d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_70d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_71d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_72d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_73d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_74d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_75d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_76d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_77d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_78d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_79d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_80d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_81d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_82d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_83d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_84d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_85d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_86d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_87d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_88d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_89d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_90d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_91d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_92d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_93d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_94d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_95d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_96d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_97d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_98d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_99d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_100d" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ST1_01 |                         00000000 |                         00000000
                  ST1_02 |                         00000001 |                         00000001
                  ST1_03 |                         00000010 |                         00000010
                  ST1_04 |                         00000011 |                         00000011
                  ST1_05 |                         00000100 |                         00000100
                  ST1_06 |                         00000101 |                         00000101
                  ST1_07 |                         00000110 |                         00000110
                  ST1_08 |                         00000111 |                         00000111
                  ST1_09 |                         00001000 |                         00001000
                  ST1_10 |                         00001001 |                         00001001
                  ST1_11 |                         00001010 |                         00001010
                  ST1_12 |                         00001011 |                         00001011
                  ST1_13 |                         00001100 |                         00001100
                  ST1_14 |                         00001101 |                         00001101
                  ST1_15 |                         00001110 |                         00001110
                  ST1_16 |                         00001111 |                         00001111
                  ST1_17 |                         00010000 |                         00010000
                  ST1_18 |                         00010001 |                         00010001
                  ST1_19 |                         00010010 |                         00010010
                  ST1_20 |                         00010011 |                         00010011
                  ST1_21 |                         00010100 |                         00010100
                  ST1_22 |                         00010101 |                         00010101
                  ST1_23 |                         00010110 |                         00010110
                  ST1_24 |                         00010111 |                         00010111
                  ST1_25 |                         00011000 |                         00011000
                  ST1_26 |                         00011001 |                         00011001
                  ST1_27 |                         00011010 |                         00011010
                  ST1_28 |                         00011011 |                         00011011
                  ST1_29 |                         00011100 |                         00011100
                  ST1_30 |                         00011101 |                         00011101
                  ST1_31 |                         00011110 |                         00011110
                  ST1_32 |                         00011111 |                         00011111
                  ST1_33 |                         00100000 |                         00100000
                  ST1_34 |                         00100001 |                         00100001
                  ST1_35 |                         00100010 |                         00100010
                  ST1_36 |                         00100011 |                         00100011
                  ST1_37 |                         00100100 |                         00100100
                  ST1_38 |                         00100101 |                         00100101
                  ST1_39 |                         00100110 |                         00100110
                  ST1_40 |                         00100111 |                         00100111
                  ST1_41 |                         00101000 |                         00101000
                  ST1_42 |                         00101001 |                         00101001
                  ST1_43 |                         00101010 |                         00101010
                  ST1_44 |                         00101011 |                         00101011
                  ST1_45 |                         00101100 |                         00101100
                  ST1_46 |                         00101101 |                         00101101
                  ST1_47 |                         00101110 |                         00101110
                  ST1_48 |                         00101111 |                         00101111
                  ST1_49 |                         00110000 |                         00110000
                  ST1_50 |                         00110001 |                         00110001
                  ST1_51 |                         00110010 |                         00110010
                  ST1_52 |                         00110011 |                         00110011
                  ST1_53 |                         00110100 |                         00110100
                  ST1_54 |                         00110101 |                         00110101
                  ST1_55 |                         00110110 |                         00110110
                  ST1_56 |                         00110111 |                         00110111
                  ST1_57 |                         00111000 |                         00111000
                  ST1_58 |                         00111001 |                         00111001
                  ST1_59 |                         00111010 |                         00111010
                  ST1_60 |                         00111011 |                         00111011
                  ST1_61 |                         00111100 |                         00111100
                  ST1_62 |                         00111101 |                         00111101
                  ST1_63 |                         00111110 |                         00111110
                  ST1_64 |                         00111111 |                         00111111
                  ST1_65 |                         01000000 |                         01000000
                  ST1_66 |                         01000001 |                         01000001
                  ST1_68 |                         01000010 |                         01000011
                  ST1_69 |                         01000011 |                         01000100
                  ST1_70 |                         01000100 |                         01000101
                  ST1_71 |                         01000101 |                         01000110
                  ST1_72 |                         01000110 |                         01000111
                  ST1_73 |                         01000111 |                         01001000
                  ST1_74 |                         01001000 |                         01001001
                  ST1_75 |                         01001001 |                         01001010
                  ST1_76 |                         01001010 |                         01001011
                  ST1_77 |                         01001011 |                         01001100
                  ST1_78 |                         01001100 |                         01001101
                  ST1_79 |                         01001101 |                         01001110
                  ST1_80 |                         01001110 |                         01001111
                  ST1_81 |                         01001111 |                         01010000
                  ST1_82 |                         01010000 |                         01010001
                  ST1_83 |                         01010001 |                         01010010
                  ST1_84 |                         01010010 |                         01010011
                  ST1_85 |                         01010011 |                         01010100
                  ST1_86 |                         01010100 |                         01010101
                  ST1_87 |                         01010101 |                         01010110
                  ST1_88 |                         01010110 |                         01010111
                  ST1_89 |                         01010111 |                         01011000
                  ST1_90 |                         01011000 |                         01011001
                  ST1_91 |                         01011001 |                         01011010
                  ST1_92 |                         01011010 |                         01011011
                  ST1_93 |                         01011011 |                         01011100
                  ST1_94 |                         01011100 |                         01011101
                  ST1_95 |                         01011101 |                         01011110
                  ST1_96 |                         01011110 |                         01011111
                  ST1_97 |                         01011111 |                         01100000
                  ST1_98 |                         01100000 |                         01100001
                  ST1_99 |                         01100001 |                         01100010
                 ST1_100 |                         01100010 |                         01100011
                 ST1_101 |                         01100011 |                         01100100
                 ST1_102 |                         01100100 |                         01100101
                 ST1_103 |                         01100101 |                         01100110
                 ST1_104 |                         01100110 |                         01100111
                 ST1_105 |                         01100111 |                         01101000
                 ST1_106 |                         01101000 |                         01101001
                 ST1_107 |                         01101001 |                         01101010
                 ST1_108 |                         01101010 |                         01101011
                 ST1_109 |                         01101011 |                         01101100
                 ST1_110 |                         01101100 |                         01101101
                 ST1_111 |                         01101101 |                         01101110
                 ST1_112 |                         01101110 |                         01101111
                 ST1_113 |                         01101111 |                         01110000
                 ST1_114 |                         01110000 |                         01110001
                 ST1_115 |                         01110001 |                         01110010
                 ST1_116 |                         01110010 |                         01110011
                 ST1_117 |                         01110011 |                         01110100
                 ST1_118 |                         01110100 |                         01110101
                 ST1_119 |                         01110101 |                         01110110
                 ST1_120 |                         01110110 |                         01110111
                 ST1_121 |                         01110111 |                         01111000
                 ST1_122 |                         01111000 |                         01111001
                 ST1_123 |                         01111001 |                         01111010
                 ST1_124 |                         01111010 |                         01111011
                 ST1_125 |                         01111011 |                         01111100
                 ST1_126 |                         01111100 |                         01111101
                 ST1_127 |                         01111101 |                         01111110
                 ST1_128 |                         01111110 |                         01111111
                 ST1_129 |                         01111111 |                         10000000
                 ST1_130 |                         10000000 |                         10000001
                 ST1_131 |                         10000001 |                         10000010
                 ST1_132 |                         10000010 |                         10000011
                 ST1_133 |                         10000011 |                         10000100
                 ST1_134 |                         10000100 |                         10000101
                 ST1_135 |                         10000101 |                         10000110
                 ST1_136 |                         10000110 |                         10000111
                 ST1_137 |                         10000111 |                         10001000
                 ST1_138 |                         10001000 |                         10001001
                 ST1_139 |                         10001001 |                         10001010
                 ST1_140 |                         10001010 |                         10001011
                 ST1_141 |                         10001011 |                         10001100
                 ST1_142 |                         10001100 |                         10001101
                 ST1_143 |                         10001101 |                         10001110
                 ST1_144 |                         10001110 |                         10001111
                 ST1_145 |                         10001111 |                         10010000
                 ST1_146 |                         10010000 |                         10010001
                 ST1_147 |                         10010001 |                         10010010
                 ST1_148 |                         10010010 |                         10010011
                 ST1_149 |                         10010011 |                         10010100
                 ST1_150 |                         10010100 |                         10010101
                 ST1_151 |                         10010101 |                         10010110
                 ST1_152 |                         10010110 |                         10010111
                 ST1_153 |                         10010111 |                         10011000
                 ST1_154 |                         10011000 |                         10011001
                 ST1_155 |                         10011001 |                         10011010
                 ST1_156 |                         10011010 |                         10011011
                 ST1_157 |                         10011011 |                         10011100
                 ST1_158 |                         10011100 |                         10011101
                 ST1_159 |                         10011101 |                         10011110
                 ST1_160 |                         10011110 |                         10011111
                 ST1_161 |                         10011111 |                         10100000
                 ST1_162 |                         10100000 |                         10100001
                 ST1_163 |                         10100001 |                         10100010
                 ST1_164 |                         10100010 |                         10100011
                 ST1_165 |                         10100011 |                         10100100
                 ST1_166 |                         10100100 |                         10100101
                 ST1_167 |                         10100101 |                         10100110
                 ST1_168 |                         10100110 |                         10100111
                 ST1_169 |                         10100111 |                         10101000
                 ST1_170 |                         10101000 |                         10101001
                 ST1_171 |                         10101001 |                         10101010
                 ST1_172 |                         10101010 |                         10101011
                 ST1_173 |                         10101011 |                         10101100
                 ST1_174 |                         10101100 |                         10101101
                 ST1_175 |                         10101101 |                         10101110
                 ST1_176 |                         10101110 |                         10101111
                 ST1_177 |                         10101111 |                         10110000
                 ST1_178 |                         10110000 |                         10110001
                 ST1_179 |                         10110001 |                         10110010
                 ST1_180 |                         10110010 |                         10110011
                 ST1_181 |                         10110011 |                         10110100
                 ST1_182 |                         10110100 |                         10110101
                 ST1_183 |                         10110101 |                         10110110
                 ST1_184 |                         10110110 |                         10110111
                 ST1_185 |                         10110111 |                         10111000
                 ST1_186 |                         10111000 |                         10111001
                 ST1_187 |                         10111001 |                         10111010
                 ST1_188 |                         10111010 |                         10111011
                 ST1_189 |                         10111011 |                         10111100
                 ST1_190 |                         10111100 |                         10111101
                 ST1_191 |                         10111101 |                         10111110
                 ST1_192 |                         10111110 |                         10111111
                 ST1_193 |                         10111111 |                         11000000
                 ST1_194 |                         11000000 |                         11000001
                 ST1_195 |                         11000001 |                         11000010
                 ST1_196 |                         11000010 |                         11000011
                 ST1_197 |                         11000011 |                         11000100
                 ST1_198 |                         11000100 |                         11000101
                 ST1_199 |                         11000101 |                         11000110
                 ST1_200 |                         11000110 |                         11000111
                 ST1_201 |                         11000111 |                         11001000
                 ST1_202 |                         11001000 |                         11001001
                 ST1_203 |                         11001001 |                         11001010
                 ST1_204 |                         11001010 |                         11001011
                 ST1_205 |                         11001011 |                         11001100
                 ST1_206 |                         11001100 |                         11001101
                 ST1_207 |                         11001101 |                         11001110
                  ST1_67 |                         11001110 |                         01000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'B01_streg_reg' using encoding 'sequential' in module 'jpeg_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:29 ; elapsed = 03:41:44 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'INST_dat/INST_incr32s_1' (jpeg_incr32s) to 'INST_dat/INST_incr32s_3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 195   
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	 216 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 210   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module jpeg_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	 216 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 207   
Module jpeg_decr32s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module jpeg_decr8u_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module jpeg_incr32s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module jpeg_incr8u 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module jpeg_incr4s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module jpeg_sub64s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module jpeg_sub8u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module jpeg_MEMB64W128_sub 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module jpeg_MEMB64W64_sub 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jpeg_dat 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 192   
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_dat/FF_j_reg)
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[8]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[9]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[10]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_dat/\jpeg_len_out_r_reg[11] )
WARNING: [Synth 8-3332] Sequential element (jpeg_len_out_r_reg[11]) is unused and will be removed from module jpeg_dat.
WARNING: [Synth 8-3332] Sequential element (FF_j_reg) is unused and will be removed from module jpeg_dat.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:44 ; elapsed = 03:41:59 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|jpeg_MEMB64W128_sub | MEMB64W128_r_reg | 128 x 64               | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|jpeg_MEMB64W64_sub  | MEMB64W64_r_reg  | 64 x 64                | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|jpeg_MEMB64W64_sub  | MEMB64W64_r_reg  | 64 x 64                | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+--------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:44 ; elapsed = 03:41:59 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance INST_dat/rl/INST_MEMB64W128_sub_1/MEMB64W128_r_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance INST_dat/zz/INST_MEMB64W64_sub_1/MEMB64W64_r_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance INST_dat/quantized_block/INST_MEMB64W64_sub_1/MEMB64W64_r_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:50 ; elapsed = 03:42:06 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:53 ; elapsed = 03:42:09 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:53 ; elapsed = 03:42:09 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:55 ; elapsed = 03:42:10 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:55 ; elapsed = 03:42:10 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:55 ; elapsed = 03:42:11 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:56 ; elapsed = 03:42:11 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    40|
|2     |LUT1     |    69|
|3     |LUT2     |   102|
|4     |LUT3     |   108|
|5     |LUT4     |  1139|
|6     |LUT5     |   785|
|7     |LUT6     |   972|
|8     |RAMB36E1 |     3|
|9     |FDRE     | 12404|
|10    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+---------------------+------+
|      |Instance                    |Module               |Cells |
+------+----------------------------+---------------------+------+
|1     |top                         |                     | 15626|
|2     |  INST_dat                  |jpeg_dat             | 15114|
|3     |    INST_decr32s_1          |jpeg_decr32s         |     8|
|4     |    quantized_block         |jpeg_MEMB64W64       |  2107|
|5     |      INST_MEMB64W64_sub_1  |jpeg_MEMB64W64_sub_1 |  2107|
|6     |    rl                      |jpeg_MEMB64W128      |    99|
|7     |      INST_MEMB64W128_sub_1 |jpeg_MEMB64W128_sub  |    99|
|8     |    zz                      |jpeg_MEMB64W64_0     |   195|
|9     |      INST_MEMB64W64_sub_1  |jpeg_MEMB64W64_sub   |   195|
|10    |  INST_fsm                  |jpeg_fsm             |   512|
+------+----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:56 ; elapsed = 03:42:11 . Memory (MB): peak = 1885.684 ; gain = 1676.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8218 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1885.684 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:05:56 ; elapsed = 03:42:11 . Memory (MB): peak = 1885.684 ; gain = 1676.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'jpeg' is not ideal for floorplanning, since the cellview 'jpeg_dat' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:18 . Memory (MB): peak = 1885.684 ; gain = 0.000
# write_checkpoint Synth/reconfig_modules/jpeg_rle/rle_synth.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/JPEG_Thesis_2/Final_PR/PRLab/Synth/reconfig_modules/jpeg_rle/rle_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1896.617 ; gain = 10.934
# close_design
# close_project
# read_verilog Sources/reconfig_modules/jpeg_huffman/huffman.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
# synth_design -mode out_of_context -flatten_hierarchy rebuilt -top jpeg -part xc7z020clg484-1
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top jpeg -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10604 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:06:51 ; elapsed = 03:42:53 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jpeg' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:12]
INFO: [Synth 8-638] synthesizing module 'jpeg_fsm' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:589]
	Parameter ST1_01 bound to: 8'b00000000 
	Parameter ST1_02 bound to: 8'b00000001 
	Parameter ST1_03 bound to: 8'b00000010 
	Parameter ST1_04 bound to: 8'b00000011 
	Parameter ST1_05 bound to: 8'b00000100 
	Parameter ST1_06 bound to: 8'b00000101 
	Parameter ST1_07 bound to: 8'b00000110 
	Parameter ST1_08 bound to: 8'b00000111 
	Parameter ST1_09 bound to: 8'b00001000 
	Parameter ST1_10 bound to: 8'b00001001 
	Parameter ST1_11 bound to: 8'b00001010 
	Parameter ST1_12 bound to: 8'b00001011 
	Parameter ST1_13 bound to: 8'b00001100 
	Parameter ST1_14 bound to: 8'b00001101 
	Parameter ST1_15 bound to: 8'b00001110 
	Parameter ST1_16 bound to: 8'b00001111 
	Parameter ST1_17 bound to: 8'b00010000 
	Parameter ST1_18 bound to: 8'b00010001 
	Parameter ST1_19 bound to: 8'b00010010 
	Parameter ST1_20 bound to: 8'b00010011 
	Parameter ST1_21 bound to: 8'b00010100 
	Parameter ST1_22 bound to: 8'b00010101 
	Parameter ST1_23 bound to: 8'b00010110 
	Parameter ST1_24 bound to: 8'b00010111 
	Parameter ST1_25 bound to: 8'b00011000 
	Parameter ST1_26 bound to: 8'b00011001 
	Parameter ST1_27 bound to: 8'b00011010 
	Parameter ST1_28 bound to: 8'b00011011 
	Parameter ST1_29 bound to: 8'b00011100 
	Parameter ST1_30 bound to: 8'b00011101 
	Parameter ST1_31 bound to: 8'b00011110 
	Parameter ST1_32 bound to: 8'b00011111 
	Parameter ST1_33 bound to: 8'b00100000 
	Parameter ST1_34 bound to: 8'b00100001 
	Parameter ST1_35 bound to: 8'b00100010 
	Parameter ST1_36 bound to: 8'b00100011 
	Parameter ST1_37 bound to: 8'b00100100 
	Parameter ST1_38 bound to: 8'b00100101 
	Parameter ST1_39 bound to: 8'b00100110 
	Parameter ST1_40 bound to: 8'b00100111 
	Parameter ST1_41 bound to: 8'b00101000 
	Parameter ST1_42 bound to: 8'b00101001 
	Parameter ST1_43 bound to: 8'b00101010 
	Parameter ST1_44 bound to: 8'b00101011 
	Parameter ST1_45 bound to: 8'b00101100 
	Parameter ST1_46 bound to: 8'b00101101 
	Parameter ST1_47 bound to: 8'b00101110 
	Parameter ST1_48 bound to: 8'b00101111 
	Parameter ST1_49 bound to: 8'b00110000 
	Parameter ST1_50 bound to: 8'b00110001 
	Parameter ST1_51 bound to: 8'b00110010 
	Parameter ST1_52 bound to: 8'b00110011 
	Parameter ST1_53 bound to: 8'b00110100 
	Parameter ST1_54 bound to: 8'b00110101 
	Parameter ST1_55 bound to: 8'b00110110 
	Parameter ST1_56 bound to: 8'b00110111 
	Parameter ST1_57 bound to: 8'b00111000 
	Parameter ST1_58 bound to: 8'b00111001 
	Parameter ST1_59 bound to: 8'b00111010 
	Parameter ST1_60 bound to: 8'b00111011 
	Parameter ST1_61 bound to: 8'b00111100 
	Parameter ST1_62 bound to: 8'b00111101 
	Parameter ST1_63 bound to: 8'b00111110 
	Parameter ST1_64 bound to: 8'b00111111 
	Parameter ST1_65 bound to: 8'b01000000 
	Parameter ST1_66 bound to: 8'b01000001 
	Parameter ST1_67 bound to: 8'b01000010 
	Parameter ST1_68 bound to: 8'b01000011 
	Parameter ST1_69 bound to: 8'b01000100 
	Parameter ST1_70 bound to: 8'b01000101 
	Parameter ST1_71 bound to: 8'b01000110 
	Parameter ST1_72 bound to: 8'b01000111 
	Parameter ST1_73 bound to: 8'b01001000 
	Parameter ST1_74 bound to: 8'b01001001 
	Parameter ST1_75 bound to: 8'b01001010 
	Parameter ST1_76 bound to: 8'b01001011 
	Parameter ST1_77 bound to: 8'b01001100 
	Parameter ST1_78 bound to: 8'b01001101 
	Parameter ST1_79 bound to: 8'b01001110 
	Parameter ST1_80 bound to: 8'b01001111 
	Parameter ST1_81 bound to: 8'b01010000 
	Parameter ST1_82 bound to: 8'b01010001 
	Parameter ST1_83 bound to: 8'b01010010 
	Parameter ST1_84 bound to: 8'b01010011 
	Parameter ST1_85 bound to: 8'b01010100 
	Parameter ST1_86 bound to: 8'b01010101 
	Parameter ST1_87 bound to: 8'b01010110 
	Parameter ST1_88 bound to: 8'b01010111 
	Parameter ST1_89 bound to: 8'b01011000 
	Parameter ST1_90 bound to: 8'b01011001 
	Parameter ST1_91 bound to: 8'b01011010 
	Parameter ST1_92 bound to: 8'b01011011 
	Parameter ST1_93 bound to: 8'b01011100 
	Parameter ST1_94 bound to: 8'b01011101 
	Parameter ST1_95 bound to: 8'b01011110 
	Parameter ST1_96 bound to: 8'b01011111 
	Parameter ST1_97 bound to: 8'b01100000 
	Parameter ST1_98 bound to: 8'b01100001 
	Parameter ST1_99 bound to: 8'b01100010 
	Parameter ST1_100 bound to: 8'b01100011 
	Parameter ST1_101 bound to: 8'b01100100 
	Parameter ST1_102 bound to: 8'b01100101 
	Parameter ST1_103 bound to: 8'b01100110 
	Parameter ST1_104 bound to: 8'b01100111 
	Parameter ST1_105 bound to: 8'b01101000 
	Parameter ST1_106 bound to: 8'b01101001 
	Parameter ST1_107 bound to: 8'b01101010 
	Parameter ST1_108 bound to: 8'b01101011 
	Parameter ST1_109 bound to: 8'b01101100 
	Parameter ST1_110 bound to: 8'b01101101 
	Parameter ST1_111 bound to: 8'b01101110 
	Parameter ST1_112 bound to: 8'b01101111 
	Parameter ST1_113 bound to: 8'b01110000 
	Parameter ST1_114 bound to: 8'b01110001 
	Parameter ST1_115 bound to: 8'b01110010 
	Parameter ST1_116 bound to: 8'b01110011 
	Parameter ST1_117 bound to: 8'b01110100 
	Parameter ST1_118 bound to: 8'b01110101 
	Parameter ST1_119 bound to: 8'b01110110 
	Parameter ST1_120 bound to: 8'b01110111 
	Parameter ST1_121 bound to: 8'b01111000 
	Parameter ST1_122 bound to: 8'b01111001 
	Parameter ST1_123 bound to: 8'b01111010 
	Parameter ST1_124 bound to: 8'b01111011 
	Parameter ST1_125 bound to: 8'b01111100 
	Parameter ST1_126 bound to: 8'b01111101 
	Parameter ST1_127 bound to: 8'b01111110 
	Parameter ST1_128 bound to: 8'b01111111 
	Parameter ST1_129 bound to: 8'b10000000 
	Parameter ST1_130 bound to: 8'b10000001 
	Parameter ST1_131 bound to: 8'b10000010 
	Parameter ST1_132 bound to: 8'b10000011 
	Parameter ST1_133 bound to: 8'b10000100 
	Parameter ST1_134 bound to: 8'b10000101 
	Parameter ST1_135 bound to: 8'b10000110 
	Parameter ST1_136 bound to: 8'b10000111 
	Parameter ST1_137 bound to: 8'b10001000 
	Parameter ST1_138 bound to: 8'b10001001 
	Parameter ST1_139 bound to: 8'b10001010 
	Parameter ST1_140 bound to: 8'b10001011 
	Parameter ST1_141 bound to: 8'b10001100 
	Parameter ST1_142 bound to: 8'b10001101 
	Parameter ST1_143 bound to: 8'b10001110 
INFO: [Synth 8-256] done synthesizing module 'jpeg_fsm' (1#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:589]
INFO: [Synth 8-638] synthesizing module 'jpeg_dat' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:1371]
INFO: [Synth 8-638] synthesizing module 'jpeg_geop12s_1_1_5' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10659]
INFO: [Synth 8-256] done synthesizing module 'jpeg_geop12s_1_1_5' (2#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10659]
INFO: [Synth 8-638] synthesizing module 'jpeg_geop12s_1_1_4' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10670]
INFO: [Synth 8-256] done synthesizing module 'jpeg_geop12s_1_1_4' (3#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10670]
INFO: [Synth 8-638] synthesizing module 'jpeg_geop12s_1_1_3' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10681]
INFO: [Synth 8-256] done synthesizing module 'jpeg_geop12s_1_1_3' (4#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10681]
INFO: [Synth 8-638] synthesizing module 'jpeg_geop12s_1_1_2' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10692]
INFO: [Synth 8-256] done synthesizing module 'jpeg_geop12s_1_1_2' (5#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10692]
INFO: [Synth 8-638] synthesizing module 'jpeg_geop12s_1_1_1' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10703]
INFO: [Synth 8-256] done synthesizing module 'jpeg_geop12s_1_1_1' (6#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10703]
INFO: [Synth 8-638] synthesizing module 'jpeg_geop12s_1_1' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10714]
INFO: [Synth 8-256] done synthesizing module 'jpeg_geop12s_1_1' (7#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10714]
INFO: [Synth 8-638] synthesizing module 'jpeg_lop36u_1_1' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10725]
INFO: [Synth 8-256] done synthesizing module 'jpeg_lop36u_1_1' (8#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10725]
INFO: [Synth 8-638] synthesizing module 'jpeg_add32s_32' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10736]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add32s_32' (9#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10736]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:2769]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:2808]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:2845]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:2882]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:2919]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:2956]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:2993]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3030]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3067]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3104]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3143]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3180]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3217]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3254]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3291]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3328]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3365]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3402]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3439]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3476]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3515]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3552]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3589]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3626]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3663]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3700]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3737]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3774]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3811]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3848]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3887]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3924]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3961]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:3998]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4035]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4072]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4109]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4146]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4183]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4220]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4259]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4296]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4333]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4370]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4407]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4444]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4481]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4518]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4555]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4592]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4631]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4668]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4705]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4742]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4779]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4816]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4853]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4890]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4927]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:4964]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5003]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5040]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5077]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5114]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5151]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5188]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5225]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5262]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5299]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5336]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5375]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5412]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5449]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5486]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5523]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5560]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5597]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5634]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5671]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5708]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5747]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5784]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5821]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5858]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5895]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5932]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:5969]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6006]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6043]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6080]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6119]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6156]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6193]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6230]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6267]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6304]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6341]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6378]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6415]
INFO: [Synth 8-226] default block is never used [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:6452]
INFO: [Common 17-14] Message 'Synth 8-226' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'jpeg_decr12s_10' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10745]
INFO: [Synth 8-256] done synthesizing module 'jpeg_decr12s_10' (10#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10745]
INFO: [Synth 8-638] synthesizing module 'jpeg_decr12u_9' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10753]
INFO: [Synth 8-256] done synthesizing module 'jpeg_decr12u_9' (11#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10753]
INFO: [Synth 8-638] synthesizing module 'jpeg_decr8s_6' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10761]
INFO: [Synth 8-256] done synthesizing module 'jpeg_decr8s_6' (12#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10761]
INFO: [Synth 8-638] synthesizing module 'jpeg_decr8u_6' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10769]
INFO: [Synth 8-256] done synthesizing module 'jpeg_decr8u_6' (13#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10769]
INFO: [Synth 8-638] synthesizing module 'jpeg_incr32s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10777]
INFO: [Synth 8-256] done synthesizing module 'jpeg_incr32s' (14#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10777]
INFO: [Synth 8-638] synthesizing module 'jpeg_incr8s_7' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10785]
INFO: [Synth 8-256] done synthesizing module 'jpeg_incr8s_7' (15#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10785]
INFO: [Synth 8-638] synthesizing module 'jpeg_incr8u_5' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10793]
INFO: [Synth 8-256] done synthesizing module 'jpeg_incr8u_5' (16#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10793]
INFO: [Synth 8-638] synthesizing module 'jpeg_incr4u' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10801]
INFO: [Synth 8-256] done synthesizing module 'jpeg_incr4u' (17#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10801]
INFO: [Synth 8-638] synthesizing module 'jpeg_geop12s_1' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10809]
INFO: [Synth 8-256] done synthesizing module 'jpeg_geop12s_1' (18#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10809]
INFO: [Synth 8-638] synthesizing module 'jpeg_gop8s_1' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10820]
INFO: [Synth 8-256] done synthesizing module 'jpeg_gop8s_1' (19#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10820]
INFO: [Synth 8-638] synthesizing module 'jpeg_lop36u_1' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10831]
INFO: [Synth 8-256] done synthesizing module 'jpeg_lop36u_1' (20#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10831]
INFO: [Synth 8-638] synthesizing module 'jpeg_lop8s_1' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10842]
INFO: [Synth 8-256] done synthesizing module 'jpeg_lop8s_1' (21#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10842]
INFO: [Synth 8-638] synthesizing module 'jpeg_rsft64u' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10853]
INFO: [Synth 8-256] done synthesizing module 'jpeg_rsft64u' (22#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10853]
INFO: [Synth 8-638] synthesizing module 'jpeg_sub8s_7' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10862]
INFO: [Synth 8-256] done synthesizing module 'jpeg_sub8s_7' (23#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10862]
INFO: [Synth 8-638] synthesizing module 'jpeg_sub8u_6' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10871]
INFO: [Synth 8-256] done synthesizing module 'jpeg_sub8u_6' (24#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10871]
INFO: [Synth 8-638] synthesizing module 'jpeg_add32s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10880]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add32s' (25#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10880]
INFO: [Synth 8-638] synthesizing module 'jpeg_add12s_10' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10889]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add12s_10' (26#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10889]
INFO: [Synth 8-638] synthesizing module 'jpeg_add12u_9' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10898]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add12u_9' (27#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10898]
INFO: [Synth 8-638] synthesizing module 'jpeg_add8s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10907]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add8s' (28#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10907]
INFO: [Synth 8-638] synthesizing module 'jpeg_add3s' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10916]
INFO: [Synth 8-256] done synthesizing module 'jpeg_add3s' (29#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10916]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEM_encode_output' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10997]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEM_encode_output_subD' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:11012]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:11020]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEM_encode_output_subD' (30#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:11012]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEM_encode_output' (31#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10997]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEMB9W128' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:11033]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEMB9W128_sub' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:11048]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:11058]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEMB9W128_sub' (32#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:11048]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEMB9W128' (33#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:11033]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEM_ac_code' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10925]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEM_ac_code_subD' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10940]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10948]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEM_ac_code_subD' (34#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10940]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEM_ac_code' (35#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10925]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEM_dc_code' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10961]
INFO: [Synth 8-638] synthesizing module 'jpeg_MEM_dc_code_subD' [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10976]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10984]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEM_dc_code_subD' (36#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10976]
INFO: [Synth 8-256] done synthesizing module 'jpeg_MEM_dc_code' (37#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:10961]
INFO: [Synth 8-256] done synthesizing module 'jpeg_dat' (38#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:1371]
INFO: [Synth 8-256] done synthesizing module 'jpeg' (39#1) [C:/JPEG_Thesis_2/Final_PR/PRLab/Sources/reconfig_modules/jpeg_huffman/huffman.v:12]
WARNING: [Synth 8-3331] design jpeg_add12s_10 has unconnected port i2[10]
WARNING: [Synth 8-3331] design jpeg_decr12u_9 has unconnected port i1[9]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[63]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[62]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[61]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[60]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[59]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[58]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[57]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[56]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[55]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[54]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[53]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[52]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[51]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[50]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[49]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[48]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[47]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[46]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[45]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[44]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[43]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[42]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[41]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[40]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[39]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[38]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[37]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[36]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[35]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[34]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[33]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[32]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[31]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[30]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[29]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[28]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[27]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[26]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[25]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[24]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[23]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[22]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[21]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[20]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[19]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[18]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[17]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[16]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[15]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[14]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[13]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[12]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[11]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[10]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a00[9]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[63]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[62]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[61]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[60]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[59]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[58]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[57]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[56]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[55]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[54]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[53]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[52]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[51]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[50]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[49]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[48]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[47]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[46]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[45]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[44]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[43]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[42]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[41]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[40]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[39]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[38]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[37]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[36]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[35]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[34]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[33]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[32]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[31]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[30]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[29]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[28]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[27]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[26]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[25]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[24]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[23]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[22]
WARNING: [Synth 8-3331] design jpeg_dat has unconnected port jpeg_in_a01[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:06:55 ; elapsed = 03:42:57 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:55 ; elapsed = 03:42:57 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:55 ; elapsed = 03:42:57 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'B01_streg_reg' in module 'jpeg_fsm'
INFO: [Synth 8-5546] ROM "ST1_01d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_02d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_03d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_04d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_05d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_06d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_07d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_08d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_09d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_10d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_11d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_12d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_13d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_14d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_15d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_16d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_17d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_18d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_19d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_20d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_21d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_22d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_23d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_24d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_25d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_26d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_27d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_28d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_29d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_30d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_31d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_32d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_33d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_34d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_35d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_36d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_37d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_38d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_39d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_40d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_41d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_42d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_43d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_44d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_45d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_46d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_47d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_48d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_49d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_50d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_51d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_52d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_53d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_54d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_55d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_56d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_57d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_58d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_59d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_60d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_61d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_62d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_63d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_64d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_65d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_66d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_67d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_68d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_69d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_70d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_71d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_72d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_73d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_74d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_75d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_76d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_77d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_78d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_79d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_80d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_81d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_82d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_83d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_84d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_85d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_86d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_87d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_88d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_89d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_90d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_91d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_92d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_93d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_94d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_95d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_96d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_97d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_98d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_99d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ST1_100d" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B01_streg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ST1_01 |                         00000000 |                         00000000
                  ST1_02 |                         00000001 |                         00000001
                  ST1_03 |                         00000010 |                         00000010
                  ST1_04 |                         00000011 |                         00000011
                  ST1_05 |                         00000100 |                         00000100
                  ST1_06 |                         00000101 |                         00000101
                  ST1_07 |                         00000110 |                         00000110
                  ST1_08 |                         00000111 |                         00000111
                  ST1_09 |                         00001000 |                         00001000
                  ST1_10 |                         00001001 |                         00001001
                  ST1_11 |                         00001010 |                         00001010
                  ST1_12 |                         00001011 |                         00001011
                  ST1_13 |                         00001100 |                         00001100
                  ST1_14 |                         00001101 |                         00001101
                  ST1_15 |                         00001110 |                         00001110
                  ST1_16 |                         00001111 |                         00001111
                  ST1_17 |                         00010000 |                         00010000
                  ST1_18 |                         00010001 |                         00010001
                  ST1_19 |                         00010010 |                         00010010
                  ST1_20 |                         00010011 |                         00010011
                  ST1_21 |                         00010100 |                         00010100
                  ST1_22 |                         00010101 |                         00010101
                  ST1_23 |                         00010110 |                         00010110
                  ST1_24 |                         00010111 |                         00010111
                  ST1_25 |                         00011000 |                         00011000
                  ST1_26 |                         00011001 |                         00011001
                  ST1_27 |                         00011010 |                         00011010
                  ST1_28 |                         00011011 |                         00011011
                  ST1_29 |                         00011100 |                         00011100
                  ST1_30 |                         00011101 |                         00011101
                  ST1_31 |                         00011110 |                         00011110
                  ST1_32 |                         00011111 |                         00011111
                  ST1_33 |                         00100000 |                         00100000
                  ST1_34 |                         00100001 |                         00100001
                  ST1_35 |                         00100010 |                         00100010
                  ST1_36 |                         00100011 |                         00100011
                  ST1_37 |                         00100100 |                         00100100
                  ST1_38 |                         00100101 |                         00100101
                  ST1_39 |                         00100110 |                         00100110
                  ST1_40 |                         00100111 |                         00100111
                  ST1_41 |                         00101000 |                         00101000
                  ST1_42 |                         00101001 |                         00101001
                  ST1_43 |                         00101010 |                         00101010
                  ST1_44 |                         00101011 |                         00101011
                  ST1_45 |                         00101100 |                         00101100
                  ST1_46 |                         00101101 |                         00101101
                  ST1_47 |                         00101110 |                         00101110
                  ST1_48 |                         00101111 |                         00101111
                  ST1_49 |                         00110000 |                         00110000
                  ST1_50 |                         00110001 |                         00110001
                  ST1_51 |                         00110010 |                         00110010
                  ST1_52 |                         00110011 |                         00110011
                  ST1_53 |                         00110100 |                         00110100
                  ST1_54 |                         00110101 |                         00110101
                  ST1_55 |                         00110110 |                         00110110
                  ST1_56 |                         00110111 |                         00110111
                  ST1_57 |                         00111000 |                         00111000
                  ST1_58 |                         00111001 |                         00111001
                  ST1_59 |                         00111010 |                         00111010
                  ST1_60 |                         00111011 |                         00111011
                  ST1_61 |                         00111100 |                         00111100
                  ST1_62 |                         00111101 |                         00111101
                  ST1_63 |                         00111110 |                         00111110
                  ST1_64 |                         00111111 |                         00111111
                  ST1_65 |                         01000000 |                         01000000
                  ST1_66 |                         01000001 |                         01000001
                  ST1_67 |                         01000010 |                         01000010
                  ST1_68 |                         01000011 |                         01000011
                  ST1_69 |                         01000100 |                         01000100
                  ST1_70 |                         01000101 |                         01000101
                  ST1_71 |                         01000110 |                         01000110
                  ST1_72 |                         01000111 |                         01000111
                  ST1_73 |                         01001000 |                         01001000
                  ST1_74 |                         01001001 |                         01001001
                  ST1_75 |                         01001010 |                         01001010
                  ST1_76 |                         01001011 |                         01001011
                  ST1_77 |                         01001100 |                         01001100
                  ST1_78 |                         01001101 |                         01001101
                  ST1_79 |                         01001110 |                         01001110
                  ST1_80 |                         01001111 |                         01001111
                  ST1_81 |                         01010000 |                         01010000
                  ST1_82 |                         01010001 |                         01010001
                  ST1_83 |                         01010010 |                         01010010
                  ST1_84 |                         01010011 |                         01010011
                  ST1_85 |                         01010100 |                         01010100
                  ST1_86 |                         01010101 |                         01010101
                  ST1_87 |                         01010110 |                         01010110
                  ST1_88 |                         01010111 |                         01010111
                  ST1_89 |                         01011000 |                         01011000
                  ST1_90 |                         01011001 |                         01011001
                  ST1_91 |                         01011010 |                         01011010
                  ST1_92 |                         01011011 |                         01011011
                  ST1_93 |                         01011100 |                         01011100
                  ST1_94 |                         01011101 |                         01011101
                  ST1_95 |                         01011110 |                         01011110
                  ST1_96 |                         01011111 |                         01011111
                  ST1_97 |                         01100000 |                         01100000
                  ST1_98 |                         01100001 |                         01100001
                  ST1_99 |                         01100010 |                         01100010
                 ST1_100 |                         01100011 |                         01100011
                 ST1_101 |                         01100100 |                         01100100
                 ST1_102 |                         01100101 |                         01100101
                 ST1_103 |                         01100110 |                         01100110
                 ST1_104 |                         01100111 |                         01100111
                 ST1_105 |                         01101000 |                         01101000
                 ST1_106 |                         01101001 |                         01101001
                 ST1_107 |                         01101010 |                         01101010
                 ST1_108 |                         01101011 |                         01101011
                 ST1_109 |                         01101100 |                         01101100
                 ST1_110 |                         01101101 |                         01101101
                 ST1_111 |                         01101110 |                         01101110
                 ST1_112 |                         01101111 |                         01101111
                 ST1_113 |                         01110000 |                         01110000
                 ST1_114 |                         01110001 |                         01110001
                 ST1_115 |                         01110010 |                         01110010
                 ST1_116 |                         01110011 |                         01110011
                 ST1_117 |                         01110100 |                         01110100
                 ST1_118 |                         01110101 |                         01110101
                 ST1_119 |                         01110110 |                         01110110
                 ST1_120 |                         01110111 |                         01110111
                 ST1_121 |                         01111000 |                         01111000
                 ST1_122 |                         01111001 |                         01111001
                 ST1_123 |                         01111010 |                         01111010
                 ST1_124 |                         01111011 |                         01111011
                 ST1_125 |                         01111100 |                         01111100
                 ST1_126 |                         01111101 |                         01111101
                 ST1_127 |                         01111110 |                         01111110
                 ST1_128 |                         01111111 |                         01111111
                 ST1_129 |                         10000000 |                         10000000
                 ST1_131 |                         10000001 |                         10000010
                 ST1_134 |                         10000010 |                         10000101
                 ST1_136 |                         10000011 |                         10000111
                 ST1_137 |                         10000100 |                         10001000
                 ST1_138 |                         10000101 |                         10001001
                 ST1_139 |                         10000110 |                         10001010
                 ST1_130 |                         10000111 |                         10000001
                 ST1_132 |                         10001000 |                         10000011
                 ST1_133 |                         10001001 |                         10000100
                 ST1_135 |                         10001010 |                         10000110
                 ST1_140 |                         10001011 |                         10001011
                 ST1_141 |                         10001100 |                         10001100
                 ST1_142 |                         10001101 |                         10001101
                 ST1_143 |                         10001110 |                         10001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'B01_streg_reg' using encoding 'sequential' in module 'jpeg_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:07 ; elapsed = 03:43:09 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 128   
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	 153 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 143   
	  16 Input      1 Bit        Muxes := 161   
	  10 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module jpeg_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	 153 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 143   
Module jpeg_add32s_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module jpeg_decr12s_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module jpeg_decr12u_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module jpeg_decr8s_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module jpeg_decr8u_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module jpeg_incr32s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module jpeg_incr8s_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module jpeg_incr8u_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module jpeg_incr4u 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module jpeg_sub8s_7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
Module jpeg_sub8u_6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
Module jpeg_add32s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module jpeg_add12s_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module jpeg_add12u_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module jpeg_add8s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module jpeg_add3s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module jpeg_MEMB9W128_sub 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module jpeg_dat 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 127   
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 161   
	  10 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rl/INST_MEMB9W128_sub_1/MEMB9W128_r_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_dat/\RG_134_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_dat/\RG_130_reg[1] )
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[9]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'INST_dat/jpeg_len_out_r_reg[10]' (FDRE) to 'INST_dat/jpeg_len_out_r_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_dat/\jpeg_len_out_r_reg[11] )
WARNING: [Synth 8-3332] Sequential element (jpeg_len_out_r_reg[11]) is unused and will be removed from module jpeg_dat.
WARNING: [Synth 8-3332] Sequential element (RG_134_reg[1]) is unused and will be removed from module jpeg_dat.
WARNING: [Synth 8-3332] Sequential element (RG_130_reg[1]) is unused and will be removed from module jpeg_dat.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:34 ; elapsed = 03:43:37 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|jpeg_MEMB9W128_sub | MEMB9W128_r_reg | 128 x 9                | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                                      | Inference      | Size (Depth x Width) | Primitives      | 
+------------+-----------------------------------------------------------------+----------------+----------------------+-----------------+
|jpeg_dat    | encode_output/INST_MEM_encode_output_subD_1/encode_output_r_reg | User Attribute | 8 x 64               | RAM16X1D x 64   | 
|jpeg_dat    | ac_code/INST_MEM_ac_code_subD_1/ac_code_r_reg                   | User Attribute | 32 x 1               | RAM16X1D x 2    | 
|jpeg_dat    | dc_code/INST_MEM_dc_code_subD_1/dc_code_r_reg                   | User Attribute | 32 x 1               | RAM16X1D x 2    | 
+------------+-----------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:34 ; elapsed = 03:43:37 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance INST_dat/rl/INST_MEMB9W128_sub_1/MEMB9W128_r_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:37 ; elapsed = 03:43:39 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:38 ; elapsed = 03:43:41 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:38 ; elapsed = 03:43:41 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:39 ; elapsed = 03:43:42 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:39 ; elapsed = 03:43:42 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:39 ; elapsed = 03:43:42 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:39 ; elapsed = 03:43:42 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    61|
|2     |LUT1     |    60|
|3     |LUT2     |   221|
|4     |LUT3     |    72|
|5     |LUT4     |   513|
|6     |LUT5     |   274|
|7     |LUT6     |   648|
|8     |MUXF7    |     2|
|9     |RAM16X1D |    68|
|10    |RAMB18E1 |     1|
|11    |FDRE     |  1811|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------+----------------------------+------+
|      |Instance                            |Module                      |Cells |
+------+------------------------------------+----------------------------+------+
|1     |top                                 |                            |  3731|
|2     |  INST_dat                          |jpeg_dat                    |  3276|
|3     |    INST_add12s_10_1                |jpeg_add12s_10              |    17|
|4     |    INST_add12u_9_1                 |jpeg_add12u_9               |     5|
|5     |    INST_add32s_1                   |jpeg_add32s                 |    21|
|6     |    INST_add32s_32_1                |jpeg_add32s_32              |    34|
|7     |    INST_add8s_1                    |jpeg_add8s                  |    15|
|8     |    INST_decr12s_10_1               |jpeg_decr12s_10             |     6|
|9     |    INST_geop12s_1_1                |jpeg_geop12s_1              |     4|
|10    |    INST_geop12s_1_1_1              |jpeg_geop12s_1_1            |    12|
|11    |    INST_geop12s_1_1_1_1            |jpeg_geop12s_1_1_1          |    10|
|12    |    INST_geop12s_1_1_2_1            |jpeg_geop12s_1_1_2          |    13|
|13    |    INST_geop12s_1_1_3_1            |jpeg_geop12s_1_1_3          |    11|
|14    |    INST_geop12s_1_1_4_1            |jpeg_geop12s_1_1_4          |     8|
|15    |    INST_geop12s_1_1_5_1            |jpeg_geop12s_1_1_5          |    26|
|16    |    INST_gop8s_1_1                  |jpeg_gop8s_1                |     3|
|17    |    INST_incr32s_1                  |jpeg_incr32s                |     8|
|18    |    INST_lop36u_1_1                 |jpeg_lop36u_1               |    44|
|19    |    INST_lop36u_1_1_1               |jpeg_lop36u_1_1             |    11|
|20    |    INST_lop8s_1_1                  |jpeg_lop8s_1                |     2|
|21    |    INST_sub8s_7_1                  |jpeg_sub8s_7                |     2|
|22    |    INST_sub8s_7_2                  |jpeg_sub8s_7_0              |     2|
|23    |    ac_code                         |jpeg_MEM_ac_code            |   108|
|24    |      INST_MEM_ac_code_subD_1       |jpeg_MEM_ac_code_subD       |   108|
|25    |    dc_code                         |jpeg_MEM_dc_code            |    18|
|26    |      INST_MEM_dc_code_subD_1       |jpeg_MEM_dc_code_subD       |    18|
|27    |    encode_output                   |jpeg_MEM_encode_output      |   255|
|28    |      INST_MEM_encode_output_subD_1 |jpeg_MEM_encode_output_subD |   255|
|29    |    rl                              |jpeg_MEMB9W128              |   654|
|30    |      INST_MEMB9W128_sub_1          |jpeg_MEMB9W128_sub          |   654|
|31    |  INST_fsm                          |jpeg_fsm                    |   455|
+------+------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:39 ; elapsed = 03:43:42 . Memory (MB): peak = 1896.617 ; gain = 1687.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14093 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1896.617 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:07:39 ; elapsed = 03:43:42 . Memory (MB): peak = 1896.617 ; gain = 1687.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 68 instances

INFO: [Common 17-83] Releasing license: Synthesis
312 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:00 . Memory (MB): peak = 1896.617 ; gain = 0.000
# write_checkpoint Synth/reconfig_modules/jpeg_huffman/huffman_synth.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/JPEG_Thesis_2/Final_PR/PRLab/Synth/reconfig_modules/jpeg_huffman/huffman_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1897.020 ; gain = 0.402
# close_design
# close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 00:11:05 2017...
