strict digraph "" {
	node [label="\N"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f474a6d9590>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f474a6d9350>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"14:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f474a6d95d0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f474a6d9690>",
		fillcolor=firebrick,
		label="20:NS
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f474a6d9690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "20:NS"	[cond="['slowena', 'q']",
		label="(slowena && (q < 4'b1001))",
		lineno=19];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f474a6d9990>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f474a6d99d0>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f474a6d9a10>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF" -> "18:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"20:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f474a6d9b10>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"13:AL" -> "13:BL"	[cond="[]",
		lineno=None];
}
