{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571534678403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571534678403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 22:24:38 2019 " "Processing started: Sat Oct 19 22:24:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571534678403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1571534678403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1571534678403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1571534679312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1571534679312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/triStateBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534693380 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/triStateBuffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534693380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534693380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRLUNIT-Behavior " "Found design unit 1: CTRLUNIT-Behavior" {  } { { "ctrlUnit.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/ctrlUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534693386 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRLUNIT " "Found entity 1: CTRLUNIT" {  } { { "ctrlUnit.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/ctrlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534693386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534693386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqproj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arqproj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projArq-ula " "Found design unit 1: projArq-ula" {  } { { "arqProj.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/arqProj.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534693393 ""} { "Info" "ISGN_ENTITY_NAME" "1 projArq " "Found entity 1: projArq" {  } { { "arqProj.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/arqProj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534693393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534693393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registermod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registermod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registerMod.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/registerMod.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534693399 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registerMod.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/registerMod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534693399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534693399 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"triState0\";  expecting \";\" cpu.vhd(61) " "VHDL syntax error at cpu.vhd(61) near text \"triState0\";  expecting \";\"" {  } { { "cpu.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/cpu.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1571534693405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534693407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/luizr/Documents/GitHub/CPU-VHDL/cpuv1/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571534693413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571534693413 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571534693617 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 19 22:24:53 2019 " "Processing ended: Sat Oct 19 22:24:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571534693617 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571534693617 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571534693617 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1571534693617 ""}
