// Seed: 1907670548
module module_0 (
    input tri0 id_0
);
  logic [7:0] id_2;
  logic id_3;
  assign id_2[-1] = -1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wire id_3,
    input wire id_4,
    output supply1 id_5,
    input wor id_6,
    inout tri0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input tri id_10,
    input tri id_11,
    output uwire id_12,
    output uwire id_13,
    output wire id_14,
    input supply0 id_15,
    input wand id_16,
    input supply0 id_17
);
  module_0 modCall_1 (id_4);
  localparam id_19 = 1 !== 1;
  id_20 :
  assert property (@(id_20) 1'h0)
  else;
endmodule
