// Seed: 3237899860
`timescale 1ps / 1ps
`define pp_5 0
`timescale 1 ps / 1 ps
`define pp_6 0
`define pp_7 0
`define pp_8 0
module module_0 (
    output tri0  id_0,
    output logic id_1
);
  logic id_3;
  type_6(
      id_1, id_1 ^ 1
  );
  assign id_0[1'h0] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_5;
  assign id_5 = 1;
  assign id_3 = {id_2{1}};
endmodule
