# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Parametric_Testbench_time_impl.v" \
"../../../../../USV6.srcs/sim_1/new/Parametric_Testbench.v" \

# Do not sort compile order
nosort
