[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  24018       tick       3385149       1564256       1513492       3385149 
      2  24018       tick       4475871       2169684       2148668       4475871 
      3  24018       tick       4473534       2167696       2151425       4473534 
      4  24018       tick       4482412       2171252       2156051       4482412 
      5  24018       tick       4489869       2175582       2153183       4489869 
      6  24018       tick       4475997       2170284       2152082       4475997 
      7  24018       tick       4481752       2171483       2149301       4481752 
      8  24018       tick       4485438       2174043       2157485       4485438 
      9  24018       tick       4470909       2167687       2151718       4470909 
     10  24018       tick       4473692       2168846       2144503       4473692 
     11  24018       tick       4473755       2168895       2149529       4473755 
     12  24018       tick       4491984       2176310       2154688       4491984 
     13  24018       tick       4470351       2167113       2151690       4470351 
     14  24018       tick       4474823       2168548       2153852       4474823 
     15  24018       tick       4483118       2173942       2151737       4483118 
     16  24018       tick       4478194       2171113       2154011       4478194 
     17  24018       tick       4473556       2168680       2153577       4473556 
     18  24018       tick       4478253       2169627       2148301       4478253 
     19  24018       tick       4486286       2174252       2155261       4486286 
     20  24018       exit       2168293       1050802       1042005       2168293 
