{
    "hardware":"qcom",
    "soc_model":"SM8650",
    "product":"aurora",
    "provider_restart_perf_lock_params": [
        "0x40400000, 1,      //MPCTLV3_ALL_CPUS_PWR_CLPS_DIS, 1",
        "0x40C00000, 1,      //MPCTLV3_SCHED_BOOST, 1",
        "0x43C1C100, 2265600,//MPCTLV3_SCHED_FMAX_CAP_LITTLE , 2265600",
        "0x43C1C000, 3148800,//MPCTLV3_SCHED_FMAX_CAP_BIG , 3148800",
        "0x43C1C300, 2956800,//MPCTLV3_SCHED_FMAX_CAP_TITANIUM , 2956800",
        "0x40804100, 2265,   //MPCTLV3_MAX_FREQ_CLUSTER_LITTLE_CORE_0, 2265",
        "0x40800100, 2265,   //MPCTLV3_MIN_FREQ_CLUSTER_LITTLE_CORE_0, 2265",
        "0x40804000, 3148,   //MPCTLV3_MAX_FREQ_CLUSTER_BIG_CORE_0, 3148",
        "0x40800000, 3148,   //MPCTLV3_MIN_FREQ_CLUSTER_BIG_CORE_0, 3148",
        "0x40804200, 3187,   //MPCTLV3_MAX_FREQ_CLUSTER_PLUS_CORE_0, 3187",
        "0x40800200, 3187,   //MPCTLV3_MIN_FREQ_CLUSTER_PLUS_CORE_0, 3187",
        "0x40804300, 3148,   //MPCTLV3_MAX_FREQ_CLUSTER_TITANIUM_CORE_0, 3148",
        "0x40800300, 3148,   //MPCTLV3_MIN_FREQ_CLUSTER_TITANIUM_CORE_0 , 3148",
        "0x43498000, 4224000,//MPCTLV3_BUS_DCVS_LLCC_DDR_BOOST_FREQ, 4224000",
        "0x4349C000, 2035200,//MPCTLV3_BUS_DCVS_LLCC_L3_BOOST_FREQ, 2035200",
        "0x434A0000, 1066000,//MPCTLV3_BUS_DCVS_LLCC_LLCC_BOOST_FREQ, 1066000"
    ]
}