memory-map:
  bus: wb-32-be
  name: regf
  description: comment
  comment: |
    A simple register
  x-wbgen:
    hdl_entity: regf
  children:
  - reg:
      name: R1
      address: 0x00000000
      width: 32
      access: rw
      description: Register 1
      comment: |
        Register 1 has two fields
      x-wbgen:
        type: SLV
        access_bus: READ_WRITE
        access_dev: READ_ONLY
        field_description: Value reg
