\ This file has been generated by DOcplex
\ ENCODING=ISO-8859-1
\Problem name: Manuver Model

Minimize
 obj: PriceProv1 + PriceProv2 + PriceProv3 + PriceProv4 + PriceProv5
      + PriceProv6 + PriceProv7 + PriceProv8 + PriceProv9 + PriceProv10
      + PriceProv11
Subject To
 c0_vm_allocated: vm1 = 1 <-> C1_VM1 + C2_VM1 + C3_VM1 + C4_VM1 + C5_VM1
                  + C6_VM1 + C7_VM1 + C8_VM1 + C9_VM1 + C10_VM1 >= 1
 c1_vm_allocated: vm2 = 1 <-> C1_VM2 + C2_VM2 + C3_VM2 + C4_VM2 + C5_VM2
                  + C6_VM2 + C7_VM2 + C8_VM2 + C9_VM2 + C10_VM2 >= 1
 c2_vm_allocated: vm3 = 1 <-> C1_VM3 + C2_VM3 + C3_VM3 + C4_VM3 + C5_VM3
                  + C6_VM3 + C7_VM3 + C8_VM3 + C9_VM3 + C10_VM3 >= 1
 c3_vm_allocated: vm4 = 1 <-> C1_VM4 + C2_VM4 + C3_VM4 + C4_VM4 + C5_VM4
                  + C6_VM4 + C7_VM4 + C8_VM4 + C9_VM4 + C10_VM4 >= 1
 c4_vm_allocated: vm5 = 1 <-> C1_VM5 + C2_VM5 + C3_VM5 + C4_VM5 + C5_VM5
                  + C6_VM5 + C7_VM5 + C8_VM5 + C9_VM5 + C10_VM5 >= 1
 c5_vm_allocated: vm6 = 1 <-> C1_VM6 + C2_VM6 + C3_VM6 + C4_VM6 + C5_VM6
                  + C6_VM6 + C7_VM6 + C8_VM6 + C9_VM6 + C10_VM6 >= 1
 c6_vm_allocated: vm7 = 1 <-> C1_VM7 + C2_VM7 + C3_VM7 + C4_VM7 + C5_VM7
                  + C6_VM7 + C7_VM7 + C8_VM7 + C9_VM7 + C10_VM7 >= 1
 c7_vm_allocated: vm8 = 1 <-> C1_VM8 + C2_VM8 + C3_VM8 + C4_VM8 + C5_VM8
                  + C6_VM8 + C7_VM8 + C8_VM8 + C9_VM8 + C10_VM8 >= 1
 c8_vm_allocated: vm9 = 1 <-> C1_VM9 + C2_VM9 + C3_VM9 + C4_VM9 + C5_VM9
                  + C6_VM9 + C7_VM9 + C8_VM9 + C9_VM9 + C10_VM9 >= 1
 c9_vm_allocated: vm10 = 1 <-> C1_VM10 + C2_VM10 + C3_VM10 + C4_VM10 + C5_VM10
                  + C6_VM10 + C7_VM10 + C8_VM10 + C9_VM10 + C10_VM10 >= 1
 c10_vm_allocated: vm11 = 1 <-> C1_VM11 + C2_VM11 + C3_VM11 + C4_VM11 + C5_VM11
                   + C6_VM11 + C7_VM11 + C8_VM11 + C9_VM11 + C10_VM11 >= 1
 c0_vm_free_price_0: vm1 = 0 -> PriceProv1 = 0
 c1_vm_free_price_0: vm2 = 0 -> PriceProv2 = 0
 c2_vm_free_price_0: vm3 = 0 -> PriceProv3 = 0
 c3_vm_free_price_0: vm4 = 0 -> PriceProv4 = 0
 c4_vm_free_price_0: vm5 = 0 -> PriceProv5 = 0
 c5_vm_free_price_0: vm6 = 0 -> PriceProv6 = 0
 c6_vm_free_price_0: vm7 = 0 -> PriceProv7 = 0
 c7_vm_free_price_0: vm8 = 0 -> PriceProv8 = 0
 c8_vm_free_price_0: vm9 = 0 -> PriceProv9 = 0
 c9_vm_free_price_0: vm10 = 0 -> PriceProv10 = 0
 c10_vm_free_price_0: vm11 = 0 -> PriceProv11 = 0
 c_vm_load_lex_order: C1_VM1 + C2_VM1 + C3_VM1 + C4_VM1 + C5_VM1 + C6_VM1
                      + C7_VM1 + C8_VM1 + C9_VM1 + C10_VM1 - C1_VM2 - C2_VM2
                      - C3_VM2 - C4_VM2 - C5_VM2 - C6_VM2 - C7_VM2 - C8_VM2
                      - C9_VM2 - C10_VM2 >= 0
 lc23: order_VM0_combined = 1 <-> C1_VM1 + C2_VM1 + C3_VM1 + C4_VM1 + C5_VM1
       + C6_VM1 + C7_VM1 + C8_VM1 + C9_VM1 + C10_VM1 - C1_VM2 - C2_VM2 - C3_VM2
       - C4_VM2 - C5_VM2 - C6_VM2 - C7_VM2 - C8_VM2 - C9_VM2 - C10_VM2 = 0
 lc24: order_VM0_combined = 1 -> PriceProv1 - PriceProv2 >= 0
 c2: _and178 - _{C1_VM1pC2_VM1pC3_VM1..} <= 0
 c3: _and178 - x181 <= 0
 c4: _and178 - _{C1_VM1pC2_VM1pC3_VM1..} - x181 >= -1
 lc25: lex_VM0_comp0 = 1 <-> _and178 = 1
 lc26: lex_VM0_comp0 = 1 -> C1_VM1 - C1_VM2 >= 0
 c5: _and182 - lex_VM0_comp0 <= 0
 c6: _and182 - x184 <= 0
 c7: _and182 - lex_VM0_comp0 - x184 >= -1
 lc27: lex_VM0_comp1 = 1 <-> _and182 = 1
 lc28: lex_VM0_comp1 = 1 -> C2_VM1 - C2_VM2 >= 0
 c8: _and185 - lex_VM0_comp1 <= 0
 c9: _and185 - x187 <= 0
 c10: _and185 - lex_VM0_comp1 - x187 >= -1
 lc29: lex_VM0_comp2 = 1 <-> _and185 = 1
 lc30: lex_VM0_comp2 = 1 -> C3_VM1 - C3_VM2 >= 0
 c11: _and188 - lex_VM0_comp2 <= 0
 c12: _and188 - x190 <= 0
 c13: _and188 - lex_VM0_comp2 - x190 >= -1
 lc31: lex_VM0_comp3 = 1 <-> _and188 = 1
 lc32: lex_VM0_comp3 = 1 -> C4_VM1 - C4_VM2 >= 0
 c14: _and191 - lex_VM0_comp3 <= 0
 c15: _and191 - x193 <= 0
 c16: _and191 - lex_VM0_comp3 - x193 >= -1
 lc33: lex_VM0_comp4 = 1 <-> _and191 = 1
 lc34: lex_VM0_comp4 = 1 -> C5_VM1 - C5_VM2 >= 0
 c17: _and194 - lex_VM0_comp4 <= 0
 c18: _and194 - x196 <= 0
 c19: _and194 - lex_VM0_comp4 - x196 >= -1
 lc35: lex_VM0_comp5 = 1 <-> _and194 = 1
 lc36: lex_VM0_comp5 = 1 -> C6_VM1 - C6_VM2 >= 0
 c20: _and197 - lex_VM0_comp5 <= 0
 c21: _and197 - x199 <= 0
 c22: _and197 - lex_VM0_comp5 - x199 >= -1
 lc37: lex_VM0_comp6 = 1 <-> _and197 = 1
 lc38: lex_VM0_comp6 = 1 -> C7_VM1 - C7_VM2 >= 0
 c23: _and200 - lex_VM0_comp6 <= 0
 c24: _and200 - x202 <= 0
 c25: _and200 - lex_VM0_comp6 - x202 >= -1
 lc39: lex_VM0_comp7 = 1 <-> _and200 = 1
 lc40: lex_VM0_comp7 = 1 -> C8_VM1 - C8_VM2 >= 0
 c26: _and203 - lex_VM0_comp7 <= 0
 c27: _and203 - x205 <= 0
 c28: _and203 - lex_VM0_comp7 - x205 >= -1
 lc41: lex_VM0_comp8 = 1 <-> _and203 = 1
 lc42: lex_VM0_comp8 = 1 -> C9_VM1 - C9_VM2 >= 0
 c29: _and206 - lex_VM0_comp8 <= 0
 c30: _and206 - x208 <= 0
 c31: _and206 - lex_VM0_comp8 - x208 >= -1
 lc43: lex_VM0_comp9 = 1 <-> _and206 = 1
 lc44: lex_VM0_comp9 = 1 -> C10_VM1 - C10_VM2 >= 0
 c_vm_load_lex_order#31: C1_VM2 + C2_VM2 + C3_VM2 + C4_VM2 + C5_VM2 + C6_VM2
                         + C7_VM2 + C8_VM2 + C9_VM2 + C10_VM2 - C1_VM3 - C2_VM3
                         - C3_VM3 - C4_VM3 - C5_VM3 - C6_VM3 - C7_VM3 - C8_VM3
                         - C9_VM3 - C10_VM3 >= 0
 lc45: order_VM1_combined = 1 <-> C1_VM2 + C2_VM2 + C3_VM2 + C4_VM2 + C5_VM2
       + C6_VM2 + C7_VM2 + C8_VM2 + C9_VM2 + C10_VM2 - C1_VM3 - C2_VM3 - C3_VM3
       - C4_VM3 - C5_VM3 - C6_VM3 - C7_VM3 - C8_VM3 - C9_VM3 - C10_VM3 = 0
 lc46: order_VM1_combined = 1 -> PriceProv2 - PriceProv3 >= 0
 c33: _and210 - _{C1_VM2pC2_VM2pC3_VM2..} <= 0
 c34: _and210 - x213 <= 0
 c35: _and210 - _{C1_VM2pC2_VM2pC3_VM2..} - x213 >= -1
 lc47: lex_VM1_comp0 = 1 <-> _and210 = 1
 lc48: lex_VM1_comp0 = 1 -> C1_VM2 - C1_VM3 >= 0
 c36: _and214 - lex_VM1_comp0 <= 0
 c37: _and214 - x216 <= 0
 c38: _and214 - lex_VM1_comp0 - x216 >= -1
 lc49: lex_VM1_comp1 = 1 <-> _and214 = 1
 lc50: lex_VM1_comp1 = 1 -> C2_VM2 - C2_VM3 >= 0
 c39: _and217 - lex_VM1_comp1 <= 0
 c40: _and217 - x219 <= 0
 c41: _and217 - lex_VM1_comp1 - x219 >= -1
 lc51: lex_VM1_comp2 = 1 <-> _and217 = 1
 lc52: lex_VM1_comp2 = 1 -> C3_VM2 - C3_VM3 >= 0
 c42: _and220 - lex_VM1_comp2 <= 0
 c43: _and220 - x222 <= 0
 c44: _and220 - lex_VM1_comp2 - x222 >= -1
 lc53: lex_VM1_comp3 = 1 <-> _and220 = 1
 lc54: lex_VM1_comp3 = 1 -> C4_VM2 - C4_VM3 >= 0
 c45: _and223 - lex_VM1_comp3 <= 0
 c46: _and223 - x225 <= 0
 c47: _and223 - lex_VM1_comp3 - x225 >= -1
 lc55: lex_VM1_comp4 = 1 <-> _and223 = 1
 lc56: lex_VM1_comp4 = 1 -> C5_VM2 - C5_VM3 >= 0
 c48: _and226 - lex_VM1_comp4 <= 0
 c49: _and226 - x228 <= 0
 c50: _and226 - lex_VM1_comp4 - x228 >= -1
 lc57: lex_VM1_comp5 = 1 <-> _and226 = 1
 lc58: lex_VM1_comp5 = 1 -> C6_VM2 - C6_VM3 >= 0
 c51: _and229 - lex_VM1_comp5 <= 0
 c52: _and229 - x231 <= 0
 c53: _and229 - lex_VM1_comp5 - x231 >= -1
 lc59: lex_VM1_comp6 = 1 <-> _and229 = 1
 lc60: lex_VM1_comp6 = 1 -> C7_VM2 - C7_VM3 >= 0
 c54: _and232 - lex_VM1_comp6 <= 0
 c55: _and232 - x234 <= 0
 c56: _and232 - lex_VM1_comp6 - x234 >= -1
 lc61: lex_VM1_comp7 = 1 <-> _and232 = 1
 lc62: lex_VM1_comp7 = 1 -> C8_VM2 - C8_VM3 >= 0
 c57: _and235 - lex_VM1_comp7 <= 0
 c58: _and235 - x237 <= 0
 c59: _and235 - lex_VM1_comp7 - x237 >= -1
 lc63: lex_VM1_comp8 = 1 <-> _and235 = 1
 lc64: lex_VM1_comp8 = 1 -> C9_VM2 - C9_VM3 >= 0
 c60: _and238 - lex_VM1_comp8 <= 0
 c61: _and238 - x240 <= 0
 c62: _and238 - lex_VM1_comp8 - x240 >= -1
 lc65: lex_VM1_comp9 = 1 <-> _and238 = 1
 lc66: lex_VM1_comp9 = 1 -> C10_VM2 - C10_VM3 >= 0
 c_vm_load_lex_order#62: C1_VM3 + C2_VM3 + C3_VM3 + C4_VM3 + C5_VM3 + C6_VM3
                         + C7_VM3 + C8_VM3 + C9_VM3 + C10_VM3 - C1_VM4 - C2_VM4
                         - C3_VM4 - C4_VM4 - C5_VM4 - C6_VM4 - C7_VM4 - C8_VM4
                         - C9_VM4 - C10_VM4 >= 0
 lc67: order_VM2_combined = 1 <-> C1_VM3 + C2_VM3 + C3_VM3 + C4_VM3 + C5_VM3
       + C6_VM3 + C7_VM3 + C8_VM3 + C9_VM3 + C10_VM3 - C1_VM4 - C2_VM4 - C3_VM4
       - C4_VM4 - C5_VM4 - C6_VM4 - C7_VM4 - C8_VM4 - C9_VM4 - C10_VM4 = 0
 lc68: order_VM2_combined = 1 -> PriceProv3 - PriceProv4 >= 0
 c64: _and242 - _{C1_VM3pC2_VM3pC3_VM3..} <= 0
 c65: _and242 - x245 <= 0
 c66: _and242 - _{C1_VM3pC2_VM3pC3_VM3..} - x245 >= -1
 lc69: lex_VM2_comp0 = 1 <-> _and242 = 1
 lc70: lex_VM2_comp0 = 1 -> C1_VM3 - C1_VM4 >= 0
 c67: _and246 - lex_VM2_comp0 <= 0
 c68: _and246 - x248 <= 0
 c69: _and246 - lex_VM2_comp0 - x248 >= -1
 lc71: lex_VM2_comp1 = 1 <-> _and246 = 1
 lc72: lex_VM2_comp1 = 1 -> C2_VM3 - C2_VM4 >= 0
 c70: _and249 - lex_VM2_comp1 <= 0
 c71: _and249 - x251 <= 0
 c72: _and249 - lex_VM2_comp1 - x251 >= -1
 lc73: lex_VM2_comp2 = 1 <-> _and249 = 1
 lc74: lex_VM2_comp2 = 1 -> C3_VM3 - C3_VM4 >= 0
 c73: _and252 - lex_VM2_comp2 <= 0
 c74: _and252 - x254 <= 0
 c75: _and252 - lex_VM2_comp2 - x254 >= -1
 lc75: lex_VM2_comp3 = 1 <-> _and252 = 1
 lc76: lex_VM2_comp3 = 1 -> C4_VM3 - C4_VM4 >= 0
 c76: _and255 - lex_VM2_comp3 <= 0
 c77: _and255 - x257 <= 0
 c78: _and255 - lex_VM2_comp3 - x257 >= -1
 lc77: lex_VM2_comp4 = 1 <-> _and255 = 1
 lc78: lex_VM2_comp4 = 1 -> C5_VM3 - C5_VM4 >= 0
 c79: _and258 - lex_VM2_comp4 <= 0
 c80: _and258 - x260 <= 0
 c81: _and258 - lex_VM2_comp4 - x260 >= -1
 lc79: lex_VM2_comp5 = 1 <-> _and258 = 1
 lc80: lex_VM2_comp5 = 1 -> C6_VM3 - C6_VM4 >= 0
 c82: _and261 - lex_VM2_comp5 <= 0
 c83: _and261 - x263 <= 0
 c84: _and261 - lex_VM2_comp5 - x263 >= -1
 lc81: lex_VM2_comp6 = 1 <-> _and261 = 1
 lc82: lex_VM2_comp6 = 1 -> C7_VM3 - C7_VM4 >= 0
 c85: _and264 - lex_VM2_comp6 <= 0
 c86: _and264 - x266 <= 0
 c87: _and264 - lex_VM2_comp6 - x266 >= -1
 lc83: lex_VM2_comp7 = 1 <-> _and264 = 1
 lc84: lex_VM2_comp7 = 1 -> C8_VM3 - C8_VM4 >= 0
 c88: _and267 - lex_VM2_comp7 <= 0
 c89: _and267 - x269 <= 0
 c90: _and267 - lex_VM2_comp7 - x269 >= -1
 lc85: lex_VM2_comp8 = 1 <-> _and267 = 1
 lc86: lex_VM2_comp8 = 1 -> C9_VM3 - C9_VM4 >= 0
 c91: _and270 - lex_VM2_comp8 <= 0
 c92: _and270 - x272 <= 0
 c93: _and270 - lex_VM2_comp8 - x272 >= -1
 lc87: lex_VM2_comp9 = 1 <-> _and270 = 1
 lc88: lex_VM2_comp9 = 1 -> C10_VM3 - C10_VM4 >= 0
 c_vm_load_lex_order#93: C1_VM4 + C2_VM4 + C3_VM4 + C4_VM4 + C5_VM4 + C6_VM4
                         + C7_VM4 + C8_VM4 + C9_VM4 + C10_VM4 - C1_VM5 - C2_VM5
                         - C3_VM5 - C4_VM5 - C5_VM5 - C6_VM5 - C7_VM5 - C8_VM5
                         - C9_VM5 - C10_VM5 >= 0
 lc89: order_VM3_combined = 1 <-> C1_VM4 + C2_VM4 + C3_VM4 + C4_VM4 + C5_VM4
       + C6_VM4 + C7_VM4 + C8_VM4 + C9_VM4 + C10_VM4 - C1_VM5 - C2_VM5 - C3_VM5
       - C4_VM5 - C5_VM5 - C6_VM5 - C7_VM5 - C8_VM5 - C9_VM5 - C10_VM5 = 0
 lc90: order_VM3_combined = 1 -> PriceProv4 - PriceProv5 >= 0
 c95: _and274 - _{C1_VM4pC2_VM4pC3_VM4..} <= 0
 c96: _and274 - x277 <= 0
 c97: _and274 - _{C1_VM4pC2_VM4pC3_VM4..} - x277 >= -1
 lc91: lex_VM3_comp0 = 1 <-> _and274 = 1
 lc92: lex_VM3_comp0 = 1 -> C1_VM4 - C1_VM5 >= 0
 c98: _and278 - lex_VM3_comp0 <= 0
 c99: _and278 - x280 <= 0
 c100: _and278 - lex_VM3_comp0 - x280 >= -1
 lc93: lex_VM3_comp1 = 1 <-> _and278 = 1
 lc94: lex_VM3_comp1 = 1 -> C2_VM4 - C2_VM5 >= 0
 c101: _and281 - lex_VM3_comp1 <= 0
 c102: _and281 - x283 <= 0
 c103: _and281 - lex_VM3_comp1 - x283 >= -1
 lc95: lex_VM3_comp2 = 1 <-> _and281 = 1
 lc96: lex_VM3_comp2 = 1 -> C3_VM4 - C3_VM5 >= 0
 c104: _and284 - lex_VM3_comp2 <= 0
 c105: _and284 - x286 <= 0
 c106: _and284 - lex_VM3_comp2 - x286 >= -1
 lc97: lex_VM3_comp3 = 1 <-> _and284 = 1
 lc98: lex_VM3_comp3 = 1 -> C4_VM4 - C4_VM5 >= 0
 c107: _and287 - lex_VM3_comp3 <= 0
 c108: _and287 - x289 <= 0
 c109: _and287 - lex_VM3_comp3 - x289 >= -1
 lc99: lex_VM3_comp4 = 1 <-> _and287 = 1
 lc100: lex_VM3_comp4 = 1 -> C5_VM4 - C5_VM5 >= 0
 c110: _and290 - lex_VM3_comp4 <= 0
 c111: _and290 - x292 <= 0
 c112: _and290 - lex_VM3_comp4 - x292 >= -1
 lc101: lex_VM3_comp5 = 1 <-> _and290 = 1
 lc102: lex_VM3_comp5 = 1 -> C6_VM4 - C6_VM5 >= 0
 c113: _and293 - lex_VM3_comp5 <= 0
 c114: _and293 - x295 <= 0
 c115: _and293 - lex_VM3_comp5 - x295 >= -1
 lc103: lex_VM3_comp6 = 1 <-> _and293 = 1
 lc104: lex_VM3_comp6 = 1 -> C7_VM4 - C7_VM5 >= 0
 c116: _and296 - lex_VM3_comp6 <= 0
 c117: _and296 - x298 <= 0
 c118: _and296 - lex_VM3_comp6 - x298 >= -1
 lc105: lex_VM3_comp7 = 1 <-> _and296 = 1
 lc106: lex_VM3_comp7 = 1 -> C8_VM4 - C8_VM5 >= 0
 c119: _and299 - lex_VM3_comp7 <= 0
 c120: _and299 - x301 <= 0
 c121: _and299 - lex_VM3_comp7 - x301 >= -1
 lc107: lex_VM3_comp8 = 1 <-> _and299 = 1
 lc108: lex_VM3_comp8 = 1 -> C9_VM4 - C9_VM5 >= 0
 c122: _and302 - lex_VM3_comp8 <= 0
 c123: _and302 - x304 <= 0
 c124: _and302 - lex_VM3_comp8 - x304 >= -1
 lc109: lex_VM3_comp9 = 1 <-> _and302 = 1
 lc110: lex_VM3_comp9 = 1 -> C10_VM4 - C10_VM5 >= 0
 c_vm_load_lex_order#124: C1_VM5 + C2_VM5 + C3_VM5 + C4_VM5 + C5_VM5 + C6_VM5
                          + C7_VM5 + C8_VM5 + C9_VM5 + C10_VM5 - C1_VM6 - C2_VM6
                          - C3_VM6 - C4_VM6 - C5_VM6 - C6_VM6 - C7_VM6 - C8_VM6
                          - C9_VM6 - C10_VM6 >= 0
 lc111: order_VM4_combined = 1 <-> C1_VM5 + C2_VM5 + C3_VM5 + C4_VM5 + C5_VM5
        + C6_VM5 + C7_VM5 + C8_VM5 + C9_VM5 + C10_VM5 - C1_VM6 - C2_VM6 - C3_VM6
        - C4_VM6 - C5_VM6 - C6_VM6 - C7_VM6 - C8_VM6 - C9_VM6 - C10_VM6 = 0
 lc112: order_VM4_combined = 1 -> PriceProv5 - PriceProv6 >= 0
 c126: _and306 - _{C1_VM5pC2_VM5pC3_VM5..} <= 0
 c127: _and306 - x309 <= 0
 c128: _and306 - _{C1_VM5pC2_VM5pC3_VM5..} - x309 >= -1
 lc113: lex_VM4_comp0 = 1 <-> _and306 = 1
 lc114: lex_VM4_comp0 = 1 -> C1_VM5 - C1_VM6 >= 0
 c129: _and310 - lex_VM4_comp0 <= 0
 c130: _and310 - x312 <= 0
 c131: _and310 - lex_VM4_comp0 - x312 >= -1
 lc115: lex_VM4_comp1 = 1 <-> _and310 = 1
 lc116: lex_VM4_comp1 = 1 -> C2_VM5 - C2_VM6 >= 0
 c132: _and313 - lex_VM4_comp1 <= 0
 c133: _and313 - x315 <= 0
 c134: _and313 - lex_VM4_comp1 - x315 >= -1
 lc117: lex_VM4_comp2 = 1 <-> _and313 = 1
 lc118: lex_VM4_comp2 = 1 -> C3_VM5 - C3_VM6 >= 0
 c135: _and316 - lex_VM4_comp2 <= 0
 c136: _and316 - x318 <= 0
 c137: _and316 - lex_VM4_comp2 - x318 >= -1
 lc119: lex_VM4_comp3 = 1 <-> _and316 = 1
 lc120: lex_VM4_comp3 = 1 -> C4_VM5 - C4_VM6 >= 0
 c138: _and319 - lex_VM4_comp3 <= 0
 c139: _and319 - x321 <= 0
 c140: _and319 - lex_VM4_comp3 - x321 >= -1
 lc121: lex_VM4_comp4 = 1 <-> _and319 = 1
 lc122: lex_VM4_comp4 = 1 -> C5_VM5 - C5_VM6 >= 0
 c141: _and322 - lex_VM4_comp4 <= 0
 c142: _and322 - x324 <= 0
 c143: _and322 - lex_VM4_comp4 - x324 >= -1
 lc123: lex_VM4_comp5 = 1 <-> _and322 = 1
 lc124: lex_VM4_comp5 = 1 -> C6_VM5 - C6_VM6 >= 0
 c144: _and325 - lex_VM4_comp5 <= 0
 c145: _and325 - x327 <= 0
 c146: _and325 - lex_VM4_comp5 - x327 >= -1
 lc125: lex_VM4_comp6 = 1 <-> _and325 = 1
 lc126: lex_VM4_comp6 = 1 -> C7_VM5 - C7_VM6 >= 0
 c147: _and328 - lex_VM4_comp6 <= 0
 c148: _and328 - x330 <= 0
 c149: _and328 - lex_VM4_comp6 - x330 >= -1
 lc127: lex_VM4_comp7 = 1 <-> _and328 = 1
 lc128: lex_VM4_comp7 = 1 -> C8_VM5 - C8_VM6 >= 0
 c150: _and331 - lex_VM4_comp7 <= 0
 c151: _and331 - x333 <= 0
 c152: _and331 - lex_VM4_comp7 - x333 >= -1
 lc129: lex_VM4_comp8 = 1 <-> _and331 = 1
 lc130: lex_VM4_comp8 = 1 -> C9_VM5 - C9_VM6 >= 0
 c153: _and334 - lex_VM4_comp8 <= 0
 c154: _and334 - x336 <= 0
 c155: _and334 - lex_VM4_comp8 - x336 >= -1
 lc131: lex_VM4_comp9 = 1 <-> _and334 = 1
 lc132: lex_VM4_comp9 = 1 -> C10_VM5 - C10_VM6 >= 0
 c_vm_load_lex_order#155: C1_VM6 + C2_VM6 + C3_VM6 + C4_VM6 + C5_VM6 + C6_VM6
                          + C7_VM6 + C8_VM6 + C9_VM6 + C10_VM6 - C1_VM7 - C2_VM7
                          - C3_VM7 - C4_VM7 - C5_VM7 - C6_VM7 - C7_VM7 - C8_VM7
                          - C9_VM7 - C10_VM7 >= 0
 lc133: order_VM5_combined = 1 <-> C1_VM6 + C2_VM6 + C3_VM6 + C4_VM6 + C5_VM6
        + C6_VM6 + C7_VM6 + C8_VM6 + C9_VM6 + C10_VM6 - C1_VM7 - C2_VM7 - C3_VM7
        - C4_VM7 - C5_VM7 - C6_VM7 - C7_VM7 - C8_VM7 - C9_VM7 - C10_VM7 = 0
 lc134: order_VM5_combined = 1 -> PriceProv6 - PriceProv7 >= 0
 c157: _and338 - _{C1_VM6pC2_VM6pC3_VM6..} <= 0
 c158: _and338 - x341 <= 0
 c159: _and338 - _{C1_VM6pC2_VM6pC3_VM6..} - x341 >= -1
 lc135: lex_VM5_comp0 = 1 <-> _and338 = 1
 lc136: lex_VM5_comp0 = 1 -> C1_VM6 - C1_VM7 >= 0
 c160: _and342 - lex_VM5_comp0 <= 0
 c161: _and342 - x344 <= 0
 c162: _and342 - lex_VM5_comp0 - x344 >= -1
 lc137: lex_VM5_comp1 = 1 <-> _and342 = 1
 lc138: lex_VM5_comp1 = 1 -> C2_VM6 - C2_VM7 >= 0
 c163: _and345 - lex_VM5_comp1 <= 0
 c164: _and345 - x347 <= 0
 c165: _and345 - lex_VM5_comp1 - x347 >= -1
 lc139: lex_VM5_comp2 = 1 <-> _and345 = 1
 lc140: lex_VM5_comp2 = 1 -> C3_VM6 - C3_VM7 >= 0
 c166: _and348 - lex_VM5_comp2 <= 0
 c167: _and348 - x350 <= 0
 c168: _and348 - lex_VM5_comp2 - x350 >= -1
 lc141: lex_VM5_comp3 = 1 <-> _and348 = 1
 lc142: lex_VM5_comp3 = 1 -> C4_VM6 - C4_VM7 >= 0
 c169: _and351 - lex_VM5_comp3 <= 0
 c170: _and351 - x353 <= 0
 c171: _and351 - lex_VM5_comp3 - x353 >= -1
 lc143: lex_VM5_comp4 = 1 <-> _and351 = 1
 lc144: lex_VM5_comp4 = 1 -> C5_VM6 - C5_VM7 >= 0
 c172: _and354 - lex_VM5_comp4 <= 0
 c173: _and354 - x356 <= 0
 c174: _and354 - lex_VM5_comp4 - x356 >= -1
 lc145: lex_VM5_comp5 = 1 <-> _and354 = 1
 lc146: lex_VM5_comp5 = 1 -> C6_VM6 - C6_VM7 >= 0
 c175: _and357 - lex_VM5_comp5 <= 0
 c176: _and357 - x359 <= 0
 c177: _and357 - lex_VM5_comp5 - x359 >= -1
 lc147: lex_VM5_comp6 = 1 <-> _and357 = 1
 lc148: lex_VM5_comp6 = 1 -> C7_VM6 - C7_VM7 >= 0
 c178: _and360 - lex_VM5_comp6 <= 0
 c179: _and360 - x362 <= 0
 c180: _and360 - lex_VM5_comp6 - x362 >= -1
 lc149: lex_VM5_comp7 = 1 <-> _and360 = 1
 lc150: lex_VM5_comp7 = 1 -> C8_VM6 - C8_VM7 >= 0
 c181: _and363 - lex_VM5_comp7 <= 0
 c182: _and363 - x365 <= 0
 c183: _and363 - lex_VM5_comp7 - x365 >= -1
 lc151: lex_VM5_comp8 = 1 <-> _and363 = 1
 lc152: lex_VM5_comp8 = 1 -> C9_VM6 - C9_VM7 >= 0
 c184: _and366 - lex_VM5_comp8 <= 0
 c185: _and366 - x368 <= 0
 c186: _and366 - lex_VM5_comp8 - x368 >= -1
 lc153: lex_VM5_comp9 = 1 <-> _and366 = 1
 lc154: lex_VM5_comp9 = 1 -> C10_VM6 - C10_VM7 >= 0
 c_vm_load_lex_order#186: C1_VM7 + C2_VM7 + C3_VM7 + C4_VM7 + C5_VM7 + C6_VM7
                          + C7_VM7 + C8_VM7 + C9_VM7 + C10_VM7 - C1_VM8 - C2_VM8
                          - C3_VM8 - C4_VM8 - C5_VM8 - C6_VM8 - C7_VM8 - C8_VM8
                          - C9_VM8 - C10_VM8 >= 0
 lc155: order_VM6_combined = 1 <-> C1_VM7 + C2_VM7 + C3_VM7 + C4_VM7 + C5_VM7
        + C6_VM7 + C7_VM7 + C8_VM7 + C9_VM7 + C10_VM7 - C1_VM8 - C2_VM8 - C3_VM8
        - C4_VM8 - C5_VM8 - C6_VM8 - C7_VM8 - C8_VM8 - C9_VM8 - C10_VM8 = 0
 lc156: order_VM6_combined = 1 -> PriceProv7 - PriceProv8 >= 0
 c188: _and370 - _{C1_VM7pC2_VM7pC3_VM7..} <= 0
 c189: _and370 - x373 <= 0
 c190: _and370 - _{C1_VM7pC2_VM7pC3_VM7..} - x373 >= -1
 lc157: lex_VM6_comp0 = 1 <-> _and370 = 1
 lc158: lex_VM6_comp0 = 1 -> C1_VM7 - C1_VM8 >= 0
 c191: _and374 - lex_VM6_comp0 <= 0
 c192: _and374 - x376 <= 0
 c193: _and374 - lex_VM6_comp0 - x376 >= -1
 lc159: lex_VM6_comp1 = 1 <-> _and374 = 1
 lc160: lex_VM6_comp1 = 1 -> C2_VM7 - C2_VM8 >= 0
 c194: _and377 - lex_VM6_comp1 <= 0
 c195: _and377 - x379 <= 0
 c196: _and377 - lex_VM6_comp1 - x379 >= -1
 lc161: lex_VM6_comp2 = 1 <-> _and377 = 1
 lc162: lex_VM6_comp2 = 1 -> C3_VM7 - C3_VM8 >= 0
 c197: _and380 - lex_VM6_comp2 <= 0
 c198: _and380 - x382 <= 0
 c199: _and380 - lex_VM6_comp2 - x382 >= -1
 lc163: lex_VM6_comp3 = 1 <-> _and380 = 1
 lc164: lex_VM6_comp3 = 1 -> C4_VM7 - C4_VM8 >= 0
 c200: _and383 - lex_VM6_comp3 <= 0
 c201: _and383 - x385 <= 0
 c202: _and383 - lex_VM6_comp3 - x385 >= -1
 lc165: lex_VM6_comp4 = 1 <-> _and383 = 1
 lc166: lex_VM6_comp4 = 1 -> C5_VM7 - C5_VM8 >= 0
 c203: _and386 - lex_VM6_comp4 <= 0
 c204: _and386 - x388 <= 0
 c205: _and386 - lex_VM6_comp4 - x388 >= -1
 lc167: lex_VM6_comp5 = 1 <-> _and386 = 1
 lc168: lex_VM6_comp5 = 1 -> C6_VM7 - C6_VM8 >= 0
 c206: _and389 - lex_VM6_comp5 <= 0
 c207: _and389 - x391 <= 0
 c208: _and389 - lex_VM6_comp5 - x391 >= -1
 lc169: lex_VM6_comp6 = 1 <-> _and389 = 1
 lc170: lex_VM6_comp6 = 1 -> C7_VM7 - C7_VM8 >= 0
 c209: _and392 - lex_VM6_comp6 <= 0
 c210: _and392 - x394 <= 0
 c211: _and392 - lex_VM6_comp6 - x394 >= -1
 lc171: lex_VM6_comp7 = 1 <-> _and392 = 1
 lc172: lex_VM6_comp7 = 1 -> C8_VM7 - C8_VM8 >= 0
 c212: _and395 - lex_VM6_comp7 <= 0
 c213: _and395 - x397 <= 0
 c214: _and395 - lex_VM6_comp7 - x397 >= -1
 lc173: lex_VM6_comp8 = 1 <-> _and395 = 1
 lc174: lex_VM6_comp8 = 1 -> C9_VM7 - C9_VM8 >= 0
 c215: _and398 - lex_VM6_comp8 <= 0
 c216: _and398 - x400 <= 0
 c217: _and398 - lex_VM6_comp8 - x400 >= -1
 lc175: lex_VM6_comp9 = 1 <-> _and398 = 1
 lc176: lex_VM6_comp9 = 1 -> C10_VM7 - C10_VM8 >= 0
 c_vm_load_lex_order#217: C1_VM8 + C2_VM8 + C3_VM8 + C4_VM8 + C5_VM8 + C6_VM8
                          + C7_VM8 + C8_VM8 + C9_VM8 + C10_VM8 - C1_VM9 - C2_VM9
                          - C3_VM9 - C4_VM9 - C5_VM9 - C6_VM9 - C7_VM9 - C8_VM9
                          - C9_VM9 - C10_VM9 >= 0
 lc177: order_VM7_combined = 1 <-> C1_VM8 + C2_VM8 + C3_VM8 + C4_VM8 + C5_VM8
        + C6_VM8 + C7_VM8 + C8_VM8 + C9_VM8 + C10_VM8 - C1_VM9 - C2_VM9 - C3_VM9
        - C4_VM9 - C5_VM9 - C6_VM9 - C7_VM9 - C8_VM9 - C9_VM9 - C10_VM9 = 0
 lc178: order_VM7_combined = 1 -> PriceProv8 - PriceProv9 >= 0
 c219: _and402 - _{C1_VM8pC2_VM8pC3_VM8..} <= 0
 c220: _and402 - x405 <= 0
 c221: _and402 - _{C1_VM8pC2_VM8pC3_VM8..} - x405 >= -1
 lc179: lex_VM7_comp0 = 1 <-> _and402 = 1
 lc180: lex_VM7_comp0 = 1 -> C1_VM8 - C1_VM9 >= 0
 c222: _and406 - lex_VM7_comp0 <= 0
 c223: _and406 - x408 <= 0
 c224: _and406 - lex_VM7_comp0 - x408 >= -1
 lc181: lex_VM7_comp1 = 1 <-> _and406 = 1
 lc182: lex_VM7_comp1 = 1 -> C2_VM8 - C2_VM9 >= 0
 c225: _and409 - lex_VM7_comp1 <= 0
 c226: _and409 - x411 <= 0
 c227: _and409 - lex_VM7_comp1 - x411 >= -1
 lc183: lex_VM7_comp2 = 1 <-> _and409 = 1
 lc184: lex_VM7_comp2 = 1 -> C3_VM8 - C3_VM9 >= 0
 c228: _and412 - lex_VM7_comp2 <= 0
 c229: _and412 - x414 <= 0
 c230: _and412 - lex_VM7_comp2 - x414 >= -1
 lc185: lex_VM7_comp3 = 1 <-> _and412 = 1
 lc186: lex_VM7_comp3 = 1 -> C4_VM8 - C4_VM9 >= 0
 c231: _and415 - lex_VM7_comp3 <= 0
 c232: _and415 - x417 <= 0
 c233: _and415 - lex_VM7_comp3 - x417 >= -1
 lc187: lex_VM7_comp4 = 1 <-> _and415 = 1
 lc188: lex_VM7_comp4 = 1 -> C5_VM8 - C5_VM9 >= 0
 c234: _and418 - lex_VM7_comp4 <= 0
 c235: _and418 - x420 <= 0
 c236: _and418 - lex_VM7_comp4 - x420 >= -1
 lc189: lex_VM7_comp5 = 1 <-> _and418 = 1
 lc190: lex_VM7_comp5 = 1 -> C6_VM8 - C6_VM9 >= 0
 c237: _and421 - lex_VM7_comp5 <= 0
 c238: _and421 - x423 <= 0
 c239: _and421 - lex_VM7_comp5 - x423 >= -1
 lc191: lex_VM7_comp6 = 1 <-> _and421 = 1
 lc192: lex_VM7_comp6 = 1 -> C7_VM8 - C7_VM9 >= 0
 c240: _and424 - lex_VM7_comp6 <= 0
 c241: _and424 - x426 <= 0
 c242: _and424 - lex_VM7_comp6 - x426 >= -1
 lc193: lex_VM7_comp7 = 1 <-> _and424 = 1
 lc194: lex_VM7_comp7 = 1 -> C8_VM8 - C8_VM9 >= 0
 c243: _and427 - lex_VM7_comp7 <= 0
 c244: _and427 - x429 <= 0
 c245: _and427 - lex_VM7_comp7 - x429 >= -1
 lc195: lex_VM7_comp8 = 1 <-> _and427 = 1
 lc196: lex_VM7_comp8 = 1 -> C9_VM8 - C9_VM9 >= 0
 c246: _and430 - lex_VM7_comp8 <= 0
 c247: _and430 - x432 <= 0
 c248: _and430 - lex_VM7_comp8 - x432 >= -1
 lc197: lex_VM7_comp9 = 1 <-> _and430 = 1
 lc198: lex_VM7_comp9 = 1 -> C10_VM8 - C10_VM9 >= 0
 c_vm_load_lex_order#248: C1_VM9 + C2_VM9 + C3_VM9 + C4_VM9 + C5_VM9 + C6_VM9
                          + C7_VM9 + C8_VM9 + C9_VM9 + C10_VM9 - C1_VM10
                          - C2_VM10 - C3_VM10 - C4_VM10 - C5_VM10 - C6_VM10
                          - C7_VM10 - C8_VM10 - C9_VM10 - C10_VM10 >= 0
 lc199: order_VM8_combined = 1 <-> C1_VM9 + C2_VM9 + C3_VM9 + C4_VM9 + C5_VM9
        + C6_VM9 + C7_VM9 + C8_VM9 + C9_VM9 + C10_VM9 - C1_VM10 - C2_VM10
        - C3_VM10 - C4_VM10 - C5_VM10 - C6_VM10 - C7_VM10 - C8_VM10 - C9_VM10
        - C10_VM10 = 0
 lc200: order_VM8_combined = 1 -> PriceProv9 - PriceProv10 >= 0
 c250: _and434 - _{C1_VM9pC2_VM9pC3_VM9..} <= 0
 c251: _and434 - x437 <= 0
 c252: _and434 - _{C1_VM9pC2_VM9pC3_VM9..} - x437 >= -1
 lc201: lex_VM8_comp0 = 1 <-> _and434 = 1
 lc202: lex_VM8_comp0 = 1 -> C1_VM9 - C1_VM10 >= 0
 c253: _and438 - lex_VM8_comp0 <= 0
 c254: _and438 - x440 <= 0
 c255: _and438 - lex_VM8_comp0 - x440 >= -1
 lc203: lex_VM8_comp1 = 1 <-> _and438 = 1
 lc204: lex_VM8_comp1 = 1 -> C2_VM9 - C2_VM10 >= 0
 c256: _and441 - lex_VM8_comp1 <= 0
 c257: _and441 - x443 <= 0
 c258: _and441 - lex_VM8_comp1 - x443 >= -1
 lc205: lex_VM8_comp2 = 1 <-> _and441 = 1
 lc206: lex_VM8_comp2 = 1 -> C3_VM9 - C3_VM10 >= 0
 c259: _and444 - lex_VM8_comp2 <= 0
 c260: _and444 - x446 <= 0
 c261: _and444 - lex_VM8_comp2 - x446 >= -1
 lc207: lex_VM8_comp3 = 1 <-> _and444 = 1
 lc208: lex_VM8_comp3 = 1 -> C4_VM9 - C4_VM10 >= 0
 c262: _and447 - lex_VM8_comp3 <= 0
 c263: _and447 - x449 <= 0
 c264: _and447 - lex_VM8_comp3 - x449 >= -1
 lc209: lex_VM8_comp4 = 1 <-> _and447 = 1
 lc210: lex_VM8_comp4 = 1 -> C5_VM9 - C5_VM10 >= 0
 c265: _and450 - lex_VM8_comp4 <= 0
 c266: _and450 - x452 <= 0
 c267: _and450 - lex_VM8_comp4 - x452 >= -1
 lc211: lex_VM8_comp5 = 1 <-> _and450 = 1
 lc212: lex_VM8_comp5 = 1 -> C6_VM9 - C6_VM10 >= 0
 c268: _and453 - lex_VM8_comp5 <= 0
 c269: _and453 - x455 <= 0
 c270: _and453 - lex_VM8_comp5 - x455 >= -1
 lc213: lex_VM8_comp6 = 1 <-> _and453 = 1
 lc214: lex_VM8_comp6 = 1 -> C7_VM9 - C7_VM10 >= 0
 c271: _and456 - lex_VM8_comp6 <= 0
 c272: _and456 - x458 <= 0
 c273: _and456 - lex_VM8_comp6 - x458 >= -1
 lc215: lex_VM8_comp7 = 1 <-> _and456 = 1
 lc216: lex_VM8_comp7 = 1 -> C8_VM9 - C8_VM10 >= 0
 c274: _and459 - lex_VM8_comp7 <= 0
 c275: _and459 - x461 <= 0
 c276: _and459 - lex_VM8_comp7 - x461 >= -1
 lc217: lex_VM8_comp8 = 1 <-> _and459 = 1
 lc218: lex_VM8_comp8 = 1 -> C9_VM9 - C9_VM10 >= 0
 c277: _and462 - lex_VM8_comp8 <= 0
 c278: _and462 - x464 <= 0
 c279: _and462 - lex_VM8_comp8 - x464 >= -1
 lc219: lex_VM8_comp9 = 1 <-> _and462 = 1
 lc220: lex_VM8_comp9 = 1 -> C10_VM9 - C10_VM10 >= 0
 c_vm_load_lex_order#279: C1_VM10 + C2_VM10 + C3_VM10 + C4_VM10 + C5_VM10
                          + C6_VM10 + C7_VM10 + C8_VM10 + C9_VM10 + C10_VM10
                          - C1_VM11 - C2_VM11 - C3_VM11 - C4_VM11 - C5_VM11
                          - C6_VM11 - C7_VM11 - C8_VM11 - C9_VM11 - C10_VM11
                           >= 0
 lc221: order_VM9_combined = 1 <-> C1_VM10 + C2_VM10 + C3_VM10 + C4_VM10
        + C5_VM10 + C6_VM10 + C7_VM10 + C8_VM10 + C9_VM10 + C10_VM10 - C1_VM11
        - C2_VM11 - C3_VM11 - C4_VM11 - C5_VM11 - C6_VM11 - C7_VM11 - C8_VM11
        - C9_VM11 - C10_VM11 = 0
 lc222: order_VM9_combined = 1 -> PriceProv10 - PriceProv11 >= 0
 c281: _and466 - _{C1_VM10pC2_VM10pC3_V..} <= 0
 c282: _and466 - x469 <= 0
 c283: _and466 - _{C1_VM10pC2_VM10pC3_V..} - x469 >= -1
 lc223: lex_VM9_comp0 = 1 <-> _and466 = 1
 lc224: lex_VM9_comp0 = 1 -> C1_VM10 - C1_VM11 >= 0
 c284: _and470 - lex_VM9_comp0 <= 0
 c285: _and470 - x472 <= 0
 c286: _and470 - lex_VM9_comp0 - x472 >= -1
 lc225: lex_VM9_comp1 = 1 <-> _and470 = 1
 lc226: lex_VM9_comp1 = 1 -> C2_VM10 - C2_VM11 >= 0
 c287: _and473 - lex_VM9_comp1 <= 0
 c288: _and473 - x475 <= 0
 c289: _and473 - lex_VM9_comp1 - x475 >= -1
 lc227: lex_VM9_comp2 = 1 <-> _and473 = 1
 lc228: lex_VM9_comp2 = 1 -> C3_VM10 - C3_VM11 >= 0
 c290: _and476 - lex_VM9_comp2 <= 0
 c291: _and476 - x478 <= 0
 c292: _and476 - lex_VM9_comp2 - x478 >= -1
 lc229: lex_VM9_comp3 = 1 <-> _and476 = 1
 lc230: lex_VM9_comp3 = 1 -> C4_VM10 - C4_VM11 >= 0
 c293: _and479 - lex_VM9_comp3 <= 0
 c294: _and479 - x481 <= 0
 c295: _and479 - lex_VM9_comp3 - x481 >= -1
 lc231: lex_VM9_comp4 = 1 <-> _and479 = 1
 lc232: lex_VM9_comp4 = 1 -> C5_VM10 - C5_VM11 >= 0
 c296: _and482 - lex_VM9_comp4 <= 0
 c297: _and482 - x484 <= 0
 c298: _and482 - lex_VM9_comp4 - x484 >= -1
 lc233: lex_VM9_comp5 = 1 <-> _and482 = 1
 lc234: lex_VM9_comp5 = 1 -> C6_VM10 - C6_VM11 >= 0
 c299: _and485 - lex_VM9_comp5 <= 0
 c300: _and485 - x487 <= 0
 c301: _and485 - lex_VM9_comp5 - x487 >= -1
 lc235: lex_VM9_comp6 = 1 <-> _and485 = 1
 lc236: lex_VM9_comp6 = 1 -> C7_VM10 - C7_VM11 >= 0
 c302: _and488 - lex_VM9_comp6 <= 0
 c303: _and488 - x490 <= 0
 c304: _and488 - lex_VM9_comp6 - x490 >= -1
 lc237: lex_VM9_comp7 = 1 <-> _and488 = 1
 lc238: lex_VM9_comp7 = 1 -> C8_VM10 - C8_VM11 >= 0
 c305: _and491 - lex_VM9_comp7 <= 0
 c306: _and491 - x493 <= 0
 c307: _and491 - lex_VM9_comp7 - x493 >= -1
 lc239: lex_VM9_comp8 = 1 <-> _and491 = 1
 lc240: lex_VM9_comp8 = 1 -> C9_VM10 - C9_VM11 >= 0
 c308: _and494 - lex_VM9_comp8 <= 0
 c309: _and494 - x496 <= 0
 c310: _and494 - lex_VM9_comp8 - x496 >= -1
 lc241: lex_VM9_comp9 = 1 <-> _and494 = 1
 lc242: lex_VM9_comp9 = 1 -> C10_VM10 - C10_VM11 >= 0
 c_one_2_one_dependency: C5_VM1 - C9_VM1 = 0
 c_one_2_one_dependency#311: C5_VM2 - C9_VM2 = 0
 c_one_2_one_dependency#312: C5_VM3 - C9_VM3 = 0
 c_one_2_one_dependency#313: C5_VM4 - C9_VM4 = 0
 c_one_2_one_dependency#314: C5_VM5 - C9_VM5 = 0
 c_one_2_one_dependency#315: C5_VM6 - C9_VM6 = 0
 c_one_2_one_dependency#316: C5_VM7 - C9_VM7 = 0
 c_one_2_one_dependency#317: C5_VM8 - C9_VM8 = 0
 c_one_2_one_dependency#318: C5_VM9 - C9_VM9 = 0
 c_one_2_one_dependency#319: C5_VM10 - C9_VM10 = 0
 c_one_2_one_dependency#320: C5_VM11 - C9_VM11 = 0
 c_one_2_one_dependency#321: C8_VM1 - C9_VM1 = 0
 c_one_2_one_dependency#322: C8_VM2 - C9_VM2 = 0
 c_one_2_one_dependency#323: C8_VM3 - C9_VM3 = 0
 c_one_2_one_dependency#324: C8_VM4 - C9_VM4 = 0
 c_one_2_one_dependency#325: C8_VM5 - C9_VM5 = 0
 c_one_2_one_dependency#326: C8_VM6 - C9_VM6 = 0
 c_one_2_one_dependency#327: C8_VM7 - C9_VM7 = 0
 c_one_2_one_dependency#328: C8_VM8 - C9_VM8 = 0
 c_one_2_one_dependency#329: C8_VM9 - C9_VM9 = 0
 c_one_2_one_dependency#330: C8_VM10 - C9_VM10 = 0
 c_one_2_one_dependency#331: C8_VM11 - C9_VM11 = 0
 c_comp_conflict: C1_VM1 + C2_VM1 <= 1
 c_comp_conflict#333: C1_VM2 + C2_VM2 <= 1
 c_comp_conflict#334: C1_VM3 + C2_VM3 <= 1
 c_comp_conflict#335: C1_VM4 + C2_VM4 <= 1
 c_comp_conflict#336: C1_VM5 + C2_VM5 <= 1
 c_comp_conflict#337: C1_VM6 + C2_VM6 <= 1
 c_comp_conflict#338: C1_VM7 + C2_VM7 <= 1
 c_comp_conflict#339: C1_VM8 + C2_VM8 <= 1
 c_comp_conflict#340: C1_VM9 + C2_VM9 <= 1
 c_comp_conflict#341: C1_VM10 + C2_VM10 <= 1
 c_comp_conflict#342: C1_VM11 + C2_VM11 <= 1
 c_comp_conflict#343: C3_VM1 + C4_VM1 <= 1
 c_comp_conflict#344: C3_VM2 + C4_VM2 <= 1
 c_comp_conflict#345: C3_VM3 + C4_VM3 <= 1
 c_comp_conflict#346: C3_VM4 + C4_VM4 <= 1
 c_comp_conflict#347: C3_VM5 + C4_VM5 <= 1
 c_comp_conflict#348: C3_VM6 + C4_VM6 <= 1
 c_comp_conflict#349: C3_VM7 + C4_VM7 <= 1
 c_comp_conflict#350: C3_VM8 + C4_VM8 <= 1
 c_comp_conflict#351: C3_VM9 + C4_VM9 <= 1
 c_comp_conflict#352: C3_VM10 + C4_VM10 <= 1
 c_comp_conflict#353: C3_VM11 + C4_VM11 <= 1
 c_comp_conflict#354: C3_VM1 + C6_VM1 <= 1
 c_comp_conflict#355: C4_VM1 + C6_VM1 <= 1
 c_comp_conflict#356: C6_VM1 + C7_VM1 <= 1
 c_comp_conflict#357: C3_VM2 + C6_VM2 <= 1
 c_comp_conflict#358: C4_VM2 + C6_VM2 <= 1
 c_comp_conflict#359: C6_VM2 + C7_VM2 <= 1
 c_comp_conflict#360: C3_VM3 + C6_VM3 <= 1
 c_comp_conflict#361: C4_VM3 + C6_VM3 <= 1
 c_comp_conflict#362: C6_VM3 + C7_VM3 <= 1
 c_comp_conflict#363: C3_VM4 + C6_VM4 <= 1
 c_comp_conflict#364: C4_VM4 + C6_VM4 <= 1
 c_comp_conflict#365: C6_VM4 + C7_VM4 <= 1
 c_comp_conflict#366: C3_VM5 + C6_VM5 <= 1
 c_comp_conflict#367: C4_VM5 + C6_VM5 <= 1
 c_comp_conflict#368: C6_VM5 + C7_VM5 <= 1
 c_comp_conflict#369: C3_VM6 + C6_VM6 <= 1
 c_comp_conflict#370: C4_VM6 + C6_VM6 <= 1
 c_comp_conflict#371: C6_VM6 + C7_VM6 <= 1
 c_comp_conflict#372: C3_VM7 + C6_VM7 <= 1
 c_comp_conflict#373: C4_VM7 + C6_VM7 <= 1
 c_comp_conflict#374: C6_VM7 + C7_VM7 <= 1
 c_comp_conflict#375: C3_VM8 + C6_VM8 <= 1
 c_comp_conflict#376: C4_VM8 + C6_VM8 <= 1
 c_comp_conflict#377: C6_VM8 + C7_VM8 <= 1
 c_comp_conflict#378: C3_VM9 + C6_VM9 <= 1
 c_comp_conflict#379: C4_VM9 + C6_VM9 <= 1
 c_comp_conflict#380: C6_VM9 + C7_VM9 <= 1
 c_comp_conflict#381: C3_VM10 + C6_VM10 <= 1
 c_comp_conflict#382: C4_VM10 + C6_VM10 <= 1
 c_comp_conflict#383: C6_VM10 + C7_VM10 <= 1
 c_comp_conflict#384: C3_VM11 + C6_VM11 <= 1
 c_comp_conflict#385: C4_VM11 + C6_VM11 <= 1
 c_comp_conflict#386: C6_VM11 + C7_VM11 <= 1
 c_provide_require: 2 C1_VM1 + 2 C1_VM2 + 2 C1_VM3 + 2 C1_VM4 + 2 C1_VM5
                    + 2 C1_VM6 + 2 C1_VM7 + 2 C1_VM8 + 2 C1_VM9 + 2 C1_VM10
                    + 2 C1_VM11 - C2_VM1 - C2_VM2 - C2_VM3 - C2_VM4 - C2_VM5
                    - C2_VM6 - C2_VM7 - C2_VM8 - C2_VM9 - C2_VM10 - C2_VM11 <= 
                    0
 c_full_deployment0: vm1 = 1 -> C5_VM1 = 1
 c_full_deployment0#243: vm1 = 0 -> C5_VM1 = 0
 c_full_deployment1: vm2 = 1 -> C5_VM2 = 1
 c_full_deployment1#245: vm2 = 0 -> C5_VM2 = 0
 c_full_deployment2: vm3 = 1 -> C5_VM3 = 1
 c_full_deployment2#247: vm3 = 0 -> C5_VM3 = 0
 c_full_deployment3: vm4 = 1 -> C5_VM4 = 1
 c_full_deployment3#249: vm4 = 0 -> C5_VM4 = 0
 c_full_deployment4: vm5 = 1 -> C5_VM5 = 1
 c_full_deployment4#251: vm5 = 0 -> C5_VM5 = 0
 c_full_deployment5: vm6 = 1 -> C5_VM6 = 1
 c_full_deployment5#253: vm6 = 0 -> C5_VM6 = 0
 c_full_deployment6: vm7 = 1 -> C5_VM7 = 1
 c_full_deployment6#255: vm7 = 0 -> C5_VM7 = 0
 c_full_deployment7: vm8 = 1 -> C5_VM8 = 1
 c_full_deployment7#257: vm8 = 0 -> C5_VM8 = 0
 c_full_deployment8: vm9 = 1 -> C5_VM9 = 1
 c_full_deployment8#259: vm9 = 0 -> C5_VM9 = 0
 c_full_deployment9: vm10 = 1 -> C5_VM10 = 1
 c_full_deployment9#261: vm10 = 0 -> C5_VM10 = 0
 c_full_deployment10: vm11 = 1 -> C5_VM11 = 1
 c_full_deployment10#263: vm11 = 0 -> C5_VM11 = 0
 c_full_deployment0#264: vm1 = 1 -> C8_VM1 = 1
 c_full_deployment0#265: vm1 = 0 -> C8_VM1 = 0
 c_full_deployment1#266: vm2 = 1 -> C8_VM2 = 1
 c_full_deployment1#267: vm2 = 0 -> C8_VM2 = 0
 c_full_deployment2#268: vm3 = 1 -> C8_VM3 = 1
 c_full_deployment2#269: vm3 = 0 -> C8_VM3 = 0
 c_full_deployment3#270: vm4 = 1 -> C8_VM4 = 1
 c_full_deployment3#271: vm4 = 0 -> C8_VM4 = 0
 c_full_deployment4#272: vm5 = 1 -> C8_VM5 = 1
 c_full_deployment4#273: vm5 = 0 -> C8_VM5 = 0
 c_full_deployment5#274: vm6 = 1 -> C8_VM6 = 1
 c_full_deployment5#275: vm6 = 0 -> C8_VM6 = 0
 c_full_deployment6#276: vm7 = 1 -> C8_VM7 = 1
 c_full_deployment6#277: vm7 = 0 -> C8_VM7 = 0
 c_full_deployment7#278: vm8 = 1 -> C8_VM8 = 1
 c_full_deployment7#279: vm8 = 0 -> C8_VM8 = 0
 c_full_deployment8#280: vm9 = 1 -> C8_VM9 = 1
 c_full_deployment8#281: vm9 = 0 -> C8_VM9 = 0
 c_full_deployment9#282: vm10 = 1 -> C8_VM10 = 1
 c_full_deployment9#283: vm10 = 0 -> C8_VM10 = 0
 c_full_deployment10#284: vm11 = 1 -> C8_VM11 = 1
 c_full_deployment10#285: vm11 = 0 -> C8_VM11 = 0
 c_full_deployment0#286: vm1 = 1 -> C9_VM1 = 1
 c_full_deployment0#287: vm1 = 0 -> C9_VM1 = 0
 c_full_deployment1#288: vm2 = 1 -> C9_VM2 = 1
 c_full_deployment1#289: vm2 = 0 -> C9_VM2 = 0
 c_full_deployment2#290: vm3 = 1 -> C9_VM3 = 1
 c_full_deployment2#291: vm3 = 0 -> C9_VM3 = 0
 c_full_deployment3#292: vm4 = 1 -> C9_VM4 = 1
 c_full_deployment3#293: vm4 = 0 -> C9_VM4 = 0
 c_full_deployment4#294: vm5 = 1 -> C9_VM5 = 1
 c_full_deployment4#295: vm5 = 0 -> C9_VM5 = 0
 c_full_deployment5#296: vm6 = 1 -> C9_VM6 = 1
 c_full_deployment5#297: vm6 = 0 -> C9_VM6 = 0
 c_full_deployment6#298: vm7 = 1 -> C9_VM7 = 1
 c_full_deployment6#299: vm7 = 0 -> C9_VM7 = 0
 c_full_deployment7#300: vm8 = 1 -> C9_VM8 = 1
 c_full_deployment7#301: vm8 = 0 -> C9_VM8 = 0
 c_full_deployment8#302: vm9 = 1 -> C9_VM9 = 1
 c_full_deployment8#303: vm9 = 0 -> C9_VM9 = 0
 c_full_deployment9#304: vm10 = 1 -> C9_VM10 = 1
 c_full_deployment9#305: vm10 = 0 -> C9_VM10 = 0
 c_full_deployment10#306: vm11 = 1 -> C9_VM11 = 1
 c_full_deployment10#307: vm11 = 0 -> C9_VM11 = 0
 c_upper_lower_bound: C2_VM1 + C2_VM2 + C2_VM3 + C2_VM4 + C2_VM5 + C2_VM6
                      + C2_VM7 + C2_VM8 + C2_VM9 + C2_VM10 + C2_VM11 >= 1
 c_upper_lower_bound#389: C7_VM1 + C7_VM2 + C7_VM3 + C7_VM4 + C7_VM5 + C7_VM6
                          + C7_VM7 + C7_VM8 + C7_VM9 + C7_VM10 + C7_VM11 = 1
 c_upper_lower_bound#390: C10_VM1 + C10_VM2 + C10_VM3 + C10_VM4 + C10_VM5
                          + C10_VM6 + C10_VM7 + C10_VM8 + C10_VM9 + C10_VM10
                          + C10_VM11 = 1
 c_upper_lower_bound#391: C1_VM1 + C1_VM2 + C1_VM3 + C1_VM4 + C1_VM5 + C1_VM6
                          + C1_VM7 + C1_VM8 + C1_VM9 + C1_VM10 + C1_VM11 >= 1
 c_upper_lower_bound#392: C2_VM1 + C2_VM2 + C2_VM3 + C2_VM4 + C2_VM5 + C2_VM6
                          + C2_VM7 + C2_VM8 + C2_VM9 + C2_VM10 + C2_VM11 >= 1
 c_upper_lower_bound#393: C3_VM1 + C3_VM2 + C3_VM3 + C3_VM4 + C3_VM5 + C3_VM6
                          + C3_VM7 + C3_VM8 + C3_VM9 + C3_VM10 + C3_VM11 >= 1
 c_upper_lower_bound#394: C4_VM1 + C4_VM2 + C4_VM3 + C4_VM4 + C4_VM5 + C4_VM6
                          + C4_VM7 + C4_VM8 + C4_VM9 + C4_VM10 + C4_VM11 >= 1
 c_upper_lower_bound#395: C5_VM1 + C5_VM2 + C5_VM3 + C5_VM4 + C5_VM5 + C5_VM6
                          + C5_VM7 + C5_VM8 + C5_VM9 + C5_VM10 + C5_VM11 >= 1
 c_upper_lower_bound#396: C6_VM1 + C6_VM2 + C6_VM3 + C6_VM4 + C6_VM5 + C6_VM6
                          + C6_VM7 + C6_VM8 + C6_VM9 + C6_VM10 + C6_VM11 >= 1
 c_upper_lower_bound#397: C7_VM1 + C7_VM2 + C7_VM3 + C7_VM4 + C7_VM5 + C7_VM6
                          + C7_VM7 + C7_VM8 + C7_VM9 + C7_VM10 + C7_VM11 >= 1
 c_upper_lower_bound#398: C8_VM1 + C8_VM2 + C8_VM3 + C8_VM4 + C8_VM5 + C8_VM6
                          + C8_VM7 + C8_VM8 + C8_VM9 + C8_VM10 + C8_VM11 >= 1
 c_upper_lower_bound#399: C9_VM1 + C9_VM2 + C9_VM3 + C9_VM4 + C9_VM5 + C9_VM6
                          + C9_VM7 + C9_VM8 + C9_VM9 + C9_VM10 + C9_VM11 >= 1
 c_upper_lower_bound#400: C10_VM1 + C10_VM2 + C10_VM3 + C10_VM4 + C10_VM5
                          + C10_VM6 + C10_VM7 + C10_VM8 + C10_VM9 + C10_VM10
                          + C10_VM11 >= 1
 c_hard_cpu: 2 C1_VM1 + 2 C2_VM1 + 8 C3_VM1 + 8 C4_VM1 + 4 C5_VM1 + 6 C6_VM1
             + C7_VM1 + 4 C8_VM1 + 8 C9_VM1 + 2 C10_VM1 - ProcProv1 <= 0
 c_hard_mem: 4096 C1_VM1 + 2048 C2_VM1 + 16000 C3_VM1 + 16000 C4_VM1
             + 8000 C5_VM1 + 8000 C6_VM1 + 2000 C7_VM1 + 8000 C8_VM1
             + 32000 C9_VM1 + 4000 C10_VM1 - MemProv1 <= 0
 c_hard_storage: 500 C1_VM1 + 500 C2_VM1 + 2000 C3_VM1 + 2000 C4_VM1
                 + 3000 C5_VM1 + 1000 C6_VM1 + 500 C7_VM1 + 2000 C8_VM1
                 + 1000 C9_VM1 + 2000 C10_VM1 - StorageProv1 <= 0
 c_hard_cpu#404: 2 C1_VM2 + 2 C2_VM2 + 8 C3_VM2 + 8 C4_VM2 + 4 C5_VM2 + 6 C6_VM2
                 + C7_VM2 + 4 C8_VM2 + 8 C9_VM2 + 2 C10_VM2 - ProcProv2 <= 0
 c_hard_mem#405: 4096 C1_VM2 + 2048 C2_VM2 + 16000 C3_VM2 + 16000 C4_VM2
                 + 8000 C5_VM2 + 8000 C6_VM2 + 2000 C7_VM2 + 8000 C8_VM2
                 + 32000 C9_VM2 + 4000 C10_VM2 - MemProv2 <= 0
 c_hard_storage#406: 500 C1_VM2 + 500 C2_VM2 + 2000 C3_VM2 + 2000 C4_VM2
                     + 3000 C5_VM2 + 1000 C6_VM2 + 500 C7_VM2 + 2000 C8_VM2
                     + 1000 C9_VM2 + 2000 C10_VM2 - StorageProv2 <= 0
 c_hard_cpu#407: 2 C1_VM3 + 2 C2_VM3 + 8 C3_VM3 + 8 C4_VM3 + 4 C5_VM3 + 6 C6_VM3
                 + C7_VM3 + 4 C8_VM3 + 8 C9_VM3 + 2 C10_VM3 - ProcProv3 <= 0
 c_hard_mem#408: 4096 C1_VM3 + 2048 C2_VM3 + 16000 C3_VM3 + 16000 C4_VM3
                 + 8000 C5_VM3 + 8000 C6_VM3 + 2000 C7_VM3 + 8000 C8_VM3
                 + 32000 C9_VM3 + 4000 C10_VM3 - MemProv3 <= 0
 c_hard_storage#409: 500 C1_VM3 + 500 C2_VM3 + 2000 C3_VM3 + 2000 C4_VM3
                     + 3000 C5_VM3 + 1000 C6_VM3 + 500 C7_VM3 + 2000 C8_VM3
                     + 1000 C9_VM3 + 2000 C10_VM3 - StorageProv3 <= 0
 c_hard_cpu#410: 2 C1_VM4 + 2 C2_VM4 + 8 C3_VM4 + 8 C4_VM4 + 4 C5_VM4 + 6 C6_VM4
                 + C7_VM4 + 4 C8_VM4 + 8 C9_VM4 + 2 C10_VM4 - ProcProv4 <= 0
 c_hard_mem#411: 4096 C1_VM4 + 2048 C2_VM4 + 16000 C3_VM4 + 16000 C4_VM4
                 + 8000 C5_VM4 + 8000 C6_VM4 + 2000 C7_VM4 + 8000 C8_VM4
                 + 32000 C9_VM4 + 4000 C10_VM4 - MemProv4 <= 0
 c_hard_storage#412: 500 C1_VM4 + 500 C2_VM4 + 2000 C3_VM4 + 2000 C4_VM4
                     + 3000 C5_VM4 + 1000 C6_VM4 + 500 C7_VM4 + 2000 C8_VM4
                     + 1000 C9_VM4 + 2000 C10_VM4 - StorageProv4 <= 0
 c_hard_cpu#413: 2 C1_VM5 + 2 C2_VM5 + 8 C3_VM5 + 8 C4_VM5 + 4 C5_VM5 + 6 C6_VM5
                 + C7_VM5 + 4 C8_VM5 + 8 C9_VM5 + 2 C10_VM5 - ProcProv5 <= 0
 c_hard_mem#414: 4096 C1_VM5 + 2048 C2_VM5 + 16000 C3_VM5 + 16000 C4_VM5
                 + 8000 C5_VM5 + 8000 C6_VM5 + 2000 C7_VM5 + 8000 C8_VM5
                 + 32000 C9_VM5 + 4000 C10_VM5 - MemProv5 <= 0
 c_hard_storage#415: 500 C1_VM5 + 500 C2_VM5 + 2000 C3_VM5 + 2000 C4_VM5
                     + 3000 C5_VM5 + 1000 C6_VM5 + 500 C7_VM5 + 2000 C8_VM5
                     + 1000 C9_VM5 + 2000 C10_VM5 - StorageProv5 <= 0
 c_hard_cpu#416: 2 C1_VM6 + 2 C2_VM6 + 8 C3_VM6 + 8 C4_VM6 + 4 C5_VM6 + 6 C6_VM6
                 + C7_VM6 + 4 C8_VM6 + 8 C9_VM6 + 2 C10_VM6 - ProcProv6 <= 0
 c_hard_mem#417: 4096 C1_VM6 + 2048 C2_VM6 + 16000 C3_VM6 + 16000 C4_VM6
                 + 8000 C5_VM6 + 8000 C6_VM6 + 2000 C7_VM6 + 8000 C8_VM6
                 + 32000 C9_VM6 + 4000 C10_VM6 - MemProv6 <= 0
 c_hard_storage#418: 500 C1_VM6 + 500 C2_VM6 + 2000 C3_VM6 + 2000 C4_VM6
                     + 3000 C5_VM6 + 1000 C6_VM6 + 500 C7_VM6 + 2000 C8_VM6
                     + 1000 C9_VM6 + 2000 C10_VM6 - StorageProv6 <= 0
 c_hard_cpu#419: 2 C1_VM7 + 2 C2_VM7 + 8 C3_VM7 + 8 C4_VM7 + 4 C5_VM7 + 6 C6_VM7
                 + C7_VM7 + 4 C8_VM7 + 8 C9_VM7 + 2 C10_VM7 - ProcProv7 <= 0
 c_hard_mem#420: 4096 C1_VM7 + 2048 C2_VM7 + 16000 C3_VM7 + 16000 C4_VM7
                 + 8000 C5_VM7 + 8000 C6_VM7 + 2000 C7_VM7 + 8000 C8_VM7
                 + 32000 C9_VM7 + 4000 C10_VM7 - MemProv7 <= 0
 c_hard_storage#421: 500 C1_VM7 + 500 C2_VM7 + 2000 C3_VM7 + 2000 C4_VM7
                     + 3000 C5_VM7 + 1000 C6_VM7 + 500 C7_VM7 + 2000 C8_VM7
                     + 1000 C9_VM7 + 2000 C10_VM7 - StorageProv7 <= 0
 c_hard_cpu#422: 2 C1_VM8 + 2 C2_VM8 + 8 C3_VM8 + 8 C4_VM8 + 4 C5_VM8 + 6 C6_VM8
                 + C7_VM8 + 4 C8_VM8 + 8 C9_VM8 + 2 C10_VM8 - ProcProv8 <= 0
 c_hard_mem#423: 4096 C1_VM8 + 2048 C2_VM8 + 16000 C3_VM8 + 16000 C4_VM8
                 + 8000 C5_VM8 + 8000 C6_VM8 + 2000 C7_VM8 + 8000 C8_VM8
                 + 32000 C9_VM8 + 4000 C10_VM8 - MemProv8 <= 0
 c_hard_storage#424: 500 C1_VM8 + 500 C2_VM8 + 2000 C3_VM8 + 2000 C4_VM8
                     + 3000 C5_VM8 + 1000 C6_VM8 + 500 C7_VM8 + 2000 C8_VM8
                     + 1000 C9_VM8 + 2000 C10_VM8 - StorageProv8 <= 0
 c_hard_cpu#425: 2 C1_VM9 + 2 C2_VM9 + 8 C3_VM9 + 8 C4_VM9 + 4 C5_VM9 + 6 C6_VM9
                 + C7_VM9 + 4 C8_VM9 + 8 C9_VM9 + 2 C10_VM9 - ProcProv9 <= 0
 c_hard_mem#426: 4096 C1_VM9 + 2048 C2_VM9 + 16000 C3_VM9 + 16000 C4_VM9
                 + 8000 C5_VM9 + 8000 C6_VM9 + 2000 C7_VM9 + 8000 C8_VM9
                 + 32000 C9_VM9 + 4000 C10_VM9 - MemProv9 <= 0
 c_hard_storage#427: 500 C1_VM9 + 500 C2_VM9 + 2000 C3_VM9 + 2000 C4_VM9
                     + 3000 C5_VM9 + 1000 C6_VM9 + 500 C7_VM9 + 2000 C8_VM9
                     + 1000 C9_VM9 + 2000 C10_VM9 - StorageProv9 <= 0
 c_hard_cpu#428: 2 C1_VM10 + 2 C2_VM10 + 8 C3_VM10 + 8 C4_VM10 + 4 C5_VM10
                 + 6 C6_VM10 + C7_VM10 + 4 C8_VM10 + 8 C9_VM10 + 2 C10_VM10
                 - ProcProv10 <= 0
 c_hard_mem#429: 4096 C1_VM10 + 2048 C2_VM10 + 16000 C3_VM10 + 16000 C4_VM10
                 + 8000 C5_VM10 + 8000 C6_VM10 + 2000 C7_VM10 + 8000 C8_VM10
                 + 32000 C9_VM10 + 4000 C10_VM10 - MemProv10 <= 0
 c_hard_storage#430: 500 C1_VM10 + 500 C2_VM10 + 2000 C3_VM10 + 2000 C4_VM10
                     + 3000 C5_VM10 + 1000 C6_VM10 + 500 C7_VM10 + 2000 C8_VM10
                     + 1000 C9_VM10 + 2000 C10_VM10 - StorageProv10 <= 0
 c_hard_cpu#431: 2 C1_VM11 + 2 C2_VM11 + 8 C3_VM11 + 8 C4_VM11 + 4 C5_VM11
                 + 6 C6_VM11 + C7_VM11 + 4 C8_VM11 + 8 C9_VM11 + 2 C10_VM11
                 - ProcProv11 <= 0
 c_hard_mem#432: 4096 C1_VM11 + 2048 C2_VM11 + 16000 C3_VM11 + 16000 C4_VM11
                 + 8000 C5_VM11 + 8000 C6_VM11 + 2000 C7_VM11 + 8000 C8_VM11
                 + 32000 C9_VM11 + 4000 C10_VM11 - MemProv11 <= 0
 c_hard_storage#433: 500 C1_VM11 + 500 C2_VM11 + 2000 C3_VM11 + 2000 C4_VM11
                     + 3000 C5_VM11 + 1000 C6_VM11 + 500 C7_VM11 + 2000 C8_VM11
                     + 1000 C9_VM11 + 2000 C10_VM11 - StorageProv11 <= 0
 lc309: aux_hard1 = 1 <-> vmType1 = 1
 c_order_vm_price: aux_hard1 = 1 -> PriceProv1 = 8403
 c_order_vm_cpu: aux_hard1 = 1 -> ProcProv1 = 64
 c_order_vm_memory: aux_hard1 = 1 -> MemProv1 = 976000
 c_order_vm_storage: aux_hard1 = 1 -> StorageProv1 = 1000
 lc314: aux_hard2 = 1 <-> vmType1 = 2
 c_order_vm_price#314: aux_hard2 = 1 -> PriceProv1 = 9152
 c_order_vm_cpu#315: aux_hard2 = 1 -> ProcProv1 = 64
 c_order_vm_memory#316: aux_hard2 = 1 -> MemProv1 = 488000
 c_order_vm_storage#317: aux_hard2 = 1 -> StorageProv1 = 8000
 lc319: aux_hard3 = 1 <-> vmType1 = 3
 c_order_vm_price#319: aux_hard3 = 1 -> PriceProv1 = 16000
 c_order_vm_cpu#320: aux_hard3 = 1 -> ProcProv1 = 64
 c_order_vm_memory#321: aux_hard3 = 1 -> MemProv1 = 1952
 c_order_vm_storage#322: aux_hard3 = 1 -> StorageProv1 = 1000
 lc324: aux_hard4 = 1 <-> vmType1 = 4
 c_order_vm_price#324: aux_hard4 = 1 -> PriceProv1 = 4105
 c_order_vm_cpu#325: aux_hard4 = 1 -> ProcProv1 = 32
 c_order_vm_memory#326: aux_hard4 = 1 -> MemProv1 = 244000
 c_order_vm_storage#327: aux_hard4 = 1 -> StorageProv1 = 2000
 lc329: aux_hard5 = 1 <-> vmType1 = 5
 c_order_vm_price#329: aux_hard5 = 1 -> PriceProv1 = 4576
 c_order_vm_cpu#330: aux_hard5 = 1 -> ProcProv1 = 32
 c_order_vm_memory#331: aux_hard5 = 1 -> MemProv1 = 244000
 c_order_vm_storage#332: aux_hard5 = 1 -> StorageProv1 = 4000
 lc334: aux_hard6 = 1 <-> vmType1 = 6
 c_order_vm_price#334: aux_hard6 = 1 -> PriceProv1 = 1373
 c_order_vm_cpu#335: aux_hard6 = 1 -> ProcProv1 = 16
 c_order_vm_memory#336: aux_hard6 = 1 -> MemProv1 = 122000
 c_order_vm_storage#337: aux_hard6 = 1 -> StorageProv1 = 2000
 lc339: aux_hard7 = 1 <-> vmType1 = 7
 c_order_vm_price#339: aux_hard7 = 1 -> PriceProv1 = 1430
 c_order_vm_cpu#340: aux_hard7 = 1 -> ProcProv1 = 16
 c_order_vm_memory#341: aux_hard7 = 1 -> MemProv1 = 30000
 c_order_vm_storage#342: aux_hard7 = 1 -> StorageProv1 = 2000
 lc344: aux_hard8 = 1 <-> vmType1 = 8
 c_order_vm_price#344: aux_hard8 = 1 -> PriceProv1 = 5400
 c_order_vm_cpu#345: aux_hard8 = 1 -> ProcProv1 = 17
 c_order_vm_memory#346: aux_hard8 = 1 -> MemProv1 = 117000
 c_order_vm_storage#347: aux_hard8 = 1 -> StorageProv1 = 24000
 lc349: aux_hard9 = 1 <-> vmType1 = 9
 c_order_vm_price#349: aux_hard9 = 1 -> PriceProv1 = 3079
 c_order_vm_cpu#350: aux_hard9 = 1 -> ProcProv1 = 16
 c_order_vm_memory#351: aux_hard9 = 1 -> MemProv1 = 122000
 c_order_vm_storage#352: aux_hard9 = 1 -> StorageProv1 = 1000
 lc354: aux_hard10 = 1 <-> vmType1 = 10
 c_order_vm_price#354: aux_hard10 = 1 -> PriceProv1 = 1470
 c_order_vm_cpu#355: aux_hard10 = 1 -> ProcProv1 = 8
 c_order_vm_memory#356: aux_hard10 = 1 -> MemProv1 = 61000
 c_order_vm_storage#357: aux_hard10 = 1 -> StorageProv1 = 6000
 lc359: aux_hard11 = 1 <-> vmType1 = 11
 c_order_vm_price#359: aux_hard11 = 1 -> PriceProv1 = 1301
 c_order_vm_cpu#360: aux_hard11 = 1 -> ProcProv1 = 8
 c_order_vm_memory#361: aux_hard11 = 1 -> MemProv1 = 68400
 c_order_vm_storage#362: aux_hard11 = 1 -> StorageProv1 = 2000
 lc364: aux_hard12 = 1 <-> vmType1 = 12
 c_order_vm_price#364: aux_hard12 = 1 -> PriceProv1 = 1288
 c_order_vm_cpu#365: aux_hard12 = 1 -> ProcProv1 = 8
 c_order_vm_memory#366: aux_hard12 = 1 -> MemProv1 = 68400
 c_order_vm_storage#367: aux_hard12 = 1 -> StorageProv1 = 2000
 lc369: aux_hard13 = 1 <-> vmType1 = 13
 c_order_vm_price#369: aux_hard13 = 1 -> PriceProv1 = 402
 c_order_vm_cpu#370: aux_hard13 = 1 -> ProcProv1 = 4
 c_order_vm_memory#371: aux_hard13 = 1 -> MemProv1 = 15000
 c_order_vm_storage#372: aux_hard13 = 1 -> StorageProv1 = 2000
 lc374: aux_hard14 = 1 <-> vmType1 = 14
 c_order_vm_price#374: aux_hard14 = 1 -> PriceProv1 = 827
 c_order_vm_cpu#375: aux_hard14 = 1 -> ProcProv1 = 4
 c_order_vm_memory#376: aux_hard14 = 1 -> MemProv1 = 30500
 c_order_vm_storage#377: aux_hard14 = 1 -> StorageProv1 = 3000
 lc379: aux_hard15 = 1 <-> vmType1 = 15
 c_order_vm_price#379: aux_hard15 = 1 -> PriceProv1 = 379
 c_order_vm_cpu#380: aux_hard15 = 1 -> ProcProv1 = 4
 c_order_vm_memory#381: aux_hard15 = 1 -> MemProv1 = 30500
 c_order_vm_storage#382: aux_hard15 = 1 -> StorageProv1 = 1000
 lc384: aux_hard16 = 1 <-> vmType1 = 16
 c_order_vm_price#384: aux_hard16 = 1 -> PriceProv1 = 146
 c_order_vm_cpu#385: aux_hard16 = 1 -> ProcProv1 = 2
 c_order_vm_memory#386: aux_hard16 = 1 -> MemProv1 = 7500
 c_order_vm_storage#387: aux_hard16 = 1 -> StorageProv1 = 1000
 lc389: aux_hard17 = 1 <-> vmType1 = 17
 c_order_vm_price#389: aux_hard17 = 1 -> PriceProv1 = 128
 c_order_vm_cpu#390: aux_hard17 = 1 -> ProcProv1 = 2
 c_order_vm_memory#391: aux_hard17 = 1 -> MemProv1 = 3750
 c_order_vm_storage#392: aux_hard17 = 1 -> StorageProv1 = 2000
 lc394: aux_hard18 = 1 <-> vmType1 = 18
 c_order_vm_price#394: aux_hard18 = 1 -> PriceProv1 = 58
 c_order_vm_cpu#395: aux_hard18 = 1 -> ProcProv1 = 1
 c_order_vm_memory#396: aux_hard18 = 1 -> MemProv1 = 1700
 c_order_vm_storage#397: aux_hard18 = 1 -> StorageProv1 = 1000
 lc399: aux_hard19 = 1 <-> vmType1 = 19
 c_order_vm_price#399: aux_hard19 = 1 -> PriceProv1 = 93
 c_order_vm_cpu#400: aux_hard19 = 1 -> ProcProv1 = 1
 c_order_vm_memory#401: aux_hard19 = 1 -> MemProv1 = 3750
 c_order_vm_storage#402: aux_hard19 = 1 -> StorageProv1 = 1000
 lc404: aux_hard20 = 1 <-> vmType1 = 20
 c_order_vm_price#404: aux_hard20 = 1 -> PriceProv1 = 98
 c_order_vm_cpu#405: aux_hard20 = 1 -> ProcProv1 = 1
 c_order_vm_memory#406: aux_hard20 = 1 -> MemProv1 = 3750
 c_order_vm_storage#407: aux_hard20 = 1 -> StorageProv1 = 1000
 lc409: vm1 = 1 -> vmType1 >= 1
 lc410: aux_hard21 = 1 <-> vmType2 = 1
 c_order_vm_price#410: aux_hard21 = 1 -> PriceProv2 = 8403
 c_order_vm_cpu#411: aux_hard21 = 1 -> ProcProv2 = 64
 c_order_vm_memory#412: aux_hard21 = 1 -> MemProv2 = 976000
 c_order_vm_storage#413: aux_hard21 = 1 -> StorageProv2 = 1000
 lc415: aux_hard22 = 1 <-> vmType2 = 2
 c_order_vm_price#415: aux_hard22 = 1 -> PriceProv2 = 9152
 c_order_vm_cpu#416: aux_hard22 = 1 -> ProcProv2 = 64
 c_order_vm_memory#417: aux_hard22 = 1 -> MemProv2 = 488000
 c_order_vm_storage#418: aux_hard22 = 1 -> StorageProv2 = 8000
 lc420: aux_hard23 = 1 <-> vmType2 = 3
 c_order_vm_price#420: aux_hard23 = 1 -> PriceProv2 = 16000
 c_order_vm_cpu#421: aux_hard23 = 1 -> ProcProv2 = 64
 c_order_vm_memory#422: aux_hard23 = 1 -> MemProv2 = 1952
 c_order_vm_storage#423: aux_hard23 = 1 -> StorageProv2 = 1000
 lc425: aux_hard24 = 1 <-> vmType2 = 4
 c_order_vm_price#425: aux_hard24 = 1 -> PriceProv2 = 4105
 c_order_vm_cpu#426: aux_hard24 = 1 -> ProcProv2 = 32
 c_order_vm_memory#427: aux_hard24 = 1 -> MemProv2 = 244000
 c_order_vm_storage#428: aux_hard24 = 1 -> StorageProv2 = 2000
 lc430: aux_hard25 = 1 <-> vmType2 = 5
 c_order_vm_price#430: aux_hard25 = 1 -> PriceProv2 = 4576
 c_order_vm_cpu#431: aux_hard25 = 1 -> ProcProv2 = 32
 c_order_vm_memory#432: aux_hard25 = 1 -> MemProv2 = 244000
 c_order_vm_storage#433: aux_hard25 = 1 -> StorageProv2 = 4000
 lc435: aux_hard26 = 1 <-> vmType2 = 6
 c_order_vm_price#435: aux_hard26 = 1 -> PriceProv2 = 1373
 c_order_vm_cpu#436: aux_hard26 = 1 -> ProcProv2 = 16
 c_order_vm_memory#437: aux_hard26 = 1 -> MemProv2 = 122000
 c_order_vm_storage#438: aux_hard26 = 1 -> StorageProv2 = 2000
 lc440: aux_hard27 = 1 <-> vmType2 = 7
 c_order_vm_price#440: aux_hard27 = 1 -> PriceProv2 = 1430
 c_order_vm_cpu#441: aux_hard27 = 1 -> ProcProv2 = 16
 c_order_vm_memory#442: aux_hard27 = 1 -> MemProv2 = 30000
 c_order_vm_storage#443: aux_hard27 = 1 -> StorageProv2 = 2000
 lc445: aux_hard28 = 1 <-> vmType2 = 8
 c_order_vm_price#445: aux_hard28 = 1 -> PriceProv2 = 5400
 c_order_vm_cpu#446: aux_hard28 = 1 -> ProcProv2 = 17
 c_order_vm_memory#447: aux_hard28 = 1 -> MemProv2 = 117000
 c_order_vm_storage#448: aux_hard28 = 1 -> StorageProv2 = 24000
 lc450: aux_hard29 = 1 <-> vmType2 = 9
 c_order_vm_price#450: aux_hard29 = 1 -> PriceProv2 = 3079
 c_order_vm_cpu#451: aux_hard29 = 1 -> ProcProv2 = 16
 c_order_vm_memory#452: aux_hard29 = 1 -> MemProv2 = 122000
 c_order_vm_storage#453: aux_hard29 = 1 -> StorageProv2 = 1000
 lc455: aux_hard30 = 1 <-> vmType2 = 10
 c_order_vm_price#455: aux_hard30 = 1 -> PriceProv2 = 1470
 c_order_vm_cpu#456: aux_hard30 = 1 -> ProcProv2 = 8
 c_order_vm_memory#457: aux_hard30 = 1 -> MemProv2 = 61000
 c_order_vm_storage#458: aux_hard30 = 1 -> StorageProv2 = 6000
 lc460: aux_hard31 = 1 <-> vmType2 = 11
 c_order_vm_price#460: aux_hard31 = 1 -> PriceProv2 = 1301
 c_order_vm_cpu#461: aux_hard31 = 1 -> ProcProv2 = 8
 c_order_vm_memory#462: aux_hard31 = 1 -> MemProv2 = 68400
 c_order_vm_storage#463: aux_hard31 = 1 -> StorageProv2 = 2000
 lc465: aux_hard32 = 1 <-> vmType2 = 12
 c_order_vm_price#465: aux_hard32 = 1 -> PriceProv2 = 1288
 c_order_vm_cpu#466: aux_hard32 = 1 -> ProcProv2 = 8
 c_order_vm_memory#467: aux_hard32 = 1 -> MemProv2 = 68400
 c_order_vm_storage#468: aux_hard32 = 1 -> StorageProv2 = 2000
 lc470: aux_hard33 = 1 <-> vmType2 = 13
 c_order_vm_price#470: aux_hard33 = 1 -> PriceProv2 = 402
 c_order_vm_cpu#471: aux_hard33 = 1 -> ProcProv2 = 4
 c_order_vm_memory#472: aux_hard33 = 1 -> MemProv2 = 15000
 c_order_vm_storage#473: aux_hard33 = 1 -> StorageProv2 = 2000
 lc475: aux_hard34 = 1 <-> vmType2 = 14
 c_order_vm_price#475: aux_hard34 = 1 -> PriceProv2 = 827
 c_order_vm_cpu#476: aux_hard34 = 1 -> ProcProv2 = 4
 c_order_vm_memory#477: aux_hard34 = 1 -> MemProv2 = 30500
 c_order_vm_storage#478: aux_hard34 = 1 -> StorageProv2 = 3000
 lc480: aux_hard35 = 1 <-> vmType2 = 15
 c_order_vm_price#480: aux_hard35 = 1 -> PriceProv2 = 379
 c_order_vm_cpu#481: aux_hard35 = 1 -> ProcProv2 = 4
 c_order_vm_memory#482: aux_hard35 = 1 -> MemProv2 = 30500
 c_order_vm_storage#483: aux_hard35 = 1 -> StorageProv2 = 1000
 lc485: aux_hard36 = 1 <-> vmType2 = 16
 c_order_vm_price#485: aux_hard36 = 1 -> PriceProv2 = 146
 c_order_vm_cpu#486: aux_hard36 = 1 -> ProcProv2 = 2
 c_order_vm_memory#487: aux_hard36 = 1 -> MemProv2 = 7500
 c_order_vm_storage#488: aux_hard36 = 1 -> StorageProv2 = 1000
 lc490: aux_hard37 = 1 <-> vmType2 = 17
 c_order_vm_price#490: aux_hard37 = 1 -> PriceProv2 = 128
 c_order_vm_cpu#491: aux_hard37 = 1 -> ProcProv2 = 2
 c_order_vm_memory#492: aux_hard37 = 1 -> MemProv2 = 3750
 c_order_vm_storage#493: aux_hard37 = 1 -> StorageProv2 = 2000
 lc495: aux_hard38 = 1 <-> vmType2 = 18
 c_order_vm_price#495: aux_hard38 = 1 -> PriceProv2 = 58
 c_order_vm_cpu#496: aux_hard38 = 1 -> ProcProv2 = 1
 c_order_vm_memory#497: aux_hard38 = 1 -> MemProv2 = 1700
 c_order_vm_storage#498: aux_hard38 = 1 -> StorageProv2 = 1000
 lc500: aux_hard39 = 1 <-> vmType2 = 19
 c_order_vm_price#500: aux_hard39 = 1 -> PriceProv2 = 93
 c_order_vm_cpu#501: aux_hard39 = 1 -> ProcProv2 = 1
 c_order_vm_memory#502: aux_hard39 = 1 -> MemProv2 = 3750
 c_order_vm_storage#503: aux_hard39 = 1 -> StorageProv2 = 1000
 lc505: aux_hard40 = 1 <-> vmType2 = 20
 c_order_vm_price#505: aux_hard40 = 1 -> PriceProv2 = 98
 c_order_vm_cpu#506: aux_hard40 = 1 -> ProcProv2 = 1
 c_order_vm_memory#507: aux_hard40 = 1 -> MemProv2 = 3750
 c_order_vm_storage#508: aux_hard40 = 1 -> StorageProv2 = 1000
 lc510: vm2 = 1 -> vmType2 >= 1
 lc511: aux_hard41 = 1 <-> vmType3 = 1
 c_order_vm_price#511: aux_hard41 = 1 -> PriceProv3 = 8403
 c_order_vm_cpu#512: aux_hard41 = 1 -> ProcProv3 = 64
 c_order_vm_memory#513: aux_hard41 = 1 -> MemProv3 = 976000
 c_order_vm_storage#514: aux_hard41 = 1 -> StorageProv3 = 1000
 lc516: aux_hard42 = 1 <-> vmType3 = 2
 c_order_vm_price#516: aux_hard42 = 1 -> PriceProv3 = 9152
 c_order_vm_cpu#517: aux_hard42 = 1 -> ProcProv3 = 64
 c_order_vm_memory#518: aux_hard42 = 1 -> MemProv3 = 488000
 c_order_vm_storage#519: aux_hard42 = 1 -> StorageProv3 = 8000
 lc521: aux_hard43 = 1 <-> vmType3 = 3
 c_order_vm_price#521: aux_hard43 = 1 -> PriceProv3 = 16000
 c_order_vm_cpu#522: aux_hard43 = 1 -> ProcProv3 = 64
 c_order_vm_memory#523: aux_hard43 = 1 -> MemProv3 = 1952
 c_order_vm_storage#524: aux_hard43 = 1 -> StorageProv3 = 1000
 lc526: aux_hard44 = 1 <-> vmType3 = 4
 c_order_vm_price#526: aux_hard44 = 1 -> PriceProv3 = 4105
 c_order_vm_cpu#527: aux_hard44 = 1 -> ProcProv3 = 32
 c_order_vm_memory#528: aux_hard44 = 1 -> MemProv3 = 244000
 c_order_vm_storage#529: aux_hard44 = 1 -> StorageProv3 = 2000
 lc531: aux_hard45 = 1 <-> vmType3 = 5
 c_order_vm_price#531: aux_hard45 = 1 -> PriceProv3 = 4576
 c_order_vm_cpu#532: aux_hard45 = 1 -> ProcProv3 = 32
 c_order_vm_memory#533: aux_hard45 = 1 -> MemProv3 = 244000
 c_order_vm_storage#534: aux_hard45 = 1 -> StorageProv3 = 4000
 lc536: aux_hard46 = 1 <-> vmType3 = 6
 c_order_vm_price#536: aux_hard46 = 1 -> PriceProv3 = 1373
 c_order_vm_cpu#537: aux_hard46 = 1 -> ProcProv3 = 16
 c_order_vm_memory#538: aux_hard46 = 1 -> MemProv3 = 122000
 c_order_vm_storage#539: aux_hard46 = 1 -> StorageProv3 = 2000
 lc541: aux_hard47 = 1 <-> vmType3 = 7
 c_order_vm_price#541: aux_hard47 = 1 -> PriceProv3 = 1430
 c_order_vm_cpu#542: aux_hard47 = 1 -> ProcProv3 = 16
 c_order_vm_memory#543: aux_hard47 = 1 -> MemProv3 = 30000
 c_order_vm_storage#544: aux_hard47 = 1 -> StorageProv3 = 2000
 lc546: aux_hard48 = 1 <-> vmType3 = 8
 c_order_vm_price#546: aux_hard48 = 1 -> PriceProv3 = 5400
 c_order_vm_cpu#547: aux_hard48 = 1 -> ProcProv3 = 17
 c_order_vm_memory#548: aux_hard48 = 1 -> MemProv3 = 117000
 c_order_vm_storage#549: aux_hard48 = 1 -> StorageProv3 = 24000
 lc551: aux_hard49 = 1 <-> vmType3 = 9
 c_order_vm_price#551: aux_hard49 = 1 -> PriceProv3 = 3079
 c_order_vm_cpu#552: aux_hard49 = 1 -> ProcProv3 = 16
 c_order_vm_memory#553: aux_hard49 = 1 -> MemProv3 = 122000
 c_order_vm_storage#554: aux_hard49 = 1 -> StorageProv3 = 1000
 lc556: aux_hard50 = 1 <-> vmType3 = 10
 c_order_vm_price#556: aux_hard50 = 1 -> PriceProv3 = 1470
 c_order_vm_cpu#557: aux_hard50 = 1 -> ProcProv3 = 8
 c_order_vm_memory#558: aux_hard50 = 1 -> MemProv3 = 61000
 c_order_vm_storage#559: aux_hard50 = 1 -> StorageProv3 = 6000
 lc561: aux_hard51 = 1 <-> vmType3 = 11
 c_order_vm_price#561: aux_hard51 = 1 -> PriceProv3 = 1301
 c_order_vm_cpu#562: aux_hard51 = 1 -> ProcProv3 = 8
 c_order_vm_memory#563: aux_hard51 = 1 -> MemProv3 = 68400
 c_order_vm_storage#564: aux_hard51 = 1 -> StorageProv3 = 2000
 lc566: aux_hard52 = 1 <-> vmType3 = 12
 c_order_vm_price#566: aux_hard52 = 1 -> PriceProv3 = 1288
 c_order_vm_cpu#567: aux_hard52 = 1 -> ProcProv3 = 8
 c_order_vm_memory#568: aux_hard52 = 1 -> MemProv3 = 68400
 c_order_vm_storage#569: aux_hard52 = 1 -> StorageProv3 = 2000
 lc571: aux_hard53 = 1 <-> vmType3 = 13
 c_order_vm_price#571: aux_hard53 = 1 -> PriceProv3 = 402
 c_order_vm_cpu#572: aux_hard53 = 1 -> ProcProv3 = 4
 c_order_vm_memory#573: aux_hard53 = 1 -> MemProv3 = 15000
 c_order_vm_storage#574: aux_hard53 = 1 -> StorageProv3 = 2000
 lc576: aux_hard54 = 1 <-> vmType3 = 14
 c_order_vm_price#576: aux_hard54 = 1 -> PriceProv3 = 827
 c_order_vm_cpu#577: aux_hard54 = 1 -> ProcProv3 = 4
 c_order_vm_memory#578: aux_hard54 = 1 -> MemProv3 = 30500
 c_order_vm_storage#579: aux_hard54 = 1 -> StorageProv3 = 3000
 lc581: aux_hard55 = 1 <-> vmType3 = 15
 c_order_vm_price#581: aux_hard55 = 1 -> PriceProv3 = 379
 c_order_vm_cpu#582: aux_hard55 = 1 -> ProcProv3 = 4
 c_order_vm_memory#583: aux_hard55 = 1 -> MemProv3 = 30500
 c_order_vm_storage#584: aux_hard55 = 1 -> StorageProv3 = 1000
 lc586: aux_hard56 = 1 <-> vmType3 = 16
 c_order_vm_price#586: aux_hard56 = 1 -> PriceProv3 = 146
 c_order_vm_cpu#587: aux_hard56 = 1 -> ProcProv3 = 2
 c_order_vm_memory#588: aux_hard56 = 1 -> MemProv3 = 7500
 c_order_vm_storage#589: aux_hard56 = 1 -> StorageProv3 = 1000
 lc591: aux_hard57 = 1 <-> vmType3 = 17
 c_order_vm_price#591: aux_hard57 = 1 -> PriceProv3 = 128
 c_order_vm_cpu#592: aux_hard57 = 1 -> ProcProv3 = 2
 c_order_vm_memory#593: aux_hard57 = 1 -> MemProv3 = 3750
 c_order_vm_storage#594: aux_hard57 = 1 -> StorageProv3 = 2000
 lc596: aux_hard58 = 1 <-> vmType3 = 18
 c_order_vm_price#596: aux_hard58 = 1 -> PriceProv3 = 58
 c_order_vm_cpu#597: aux_hard58 = 1 -> ProcProv3 = 1
 c_order_vm_memory#598: aux_hard58 = 1 -> MemProv3 = 1700
 c_order_vm_storage#599: aux_hard58 = 1 -> StorageProv3 = 1000
 lc601: aux_hard59 = 1 <-> vmType3 = 19
 c_order_vm_price#601: aux_hard59 = 1 -> PriceProv3 = 93
 c_order_vm_cpu#602: aux_hard59 = 1 -> ProcProv3 = 1
 c_order_vm_memory#603: aux_hard59 = 1 -> MemProv3 = 3750
 c_order_vm_storage#604: aux_hard59 = 1 -> StorageProv3 = 1000
 lc606: aux_hard60 = 1 <-> vmType3 = 20
 c_order_vm_price#606: aux_hard60 = 1 -> PriceProv3 = 98
 c_order_vm_cpu#607: aux_hard60 = 1 -> ProcProv3 = 1
 c_order_vm_memory#608: aux_hard60 = 1 -> MemProv3 = 3750
 c_order_vm_storage#609: aux_hard60 = 1 -> StorageProv3 = 1000
 lc611: vm3 = 1 -> vmType3 >= 1
 lc612: aux_hard61 = 1 <-> vmType4 = 1
 c_order_vm_price#612: aux_hard61 = 1 -> PriceProv4 = 8403
 c_order_vm_cpu#613: aux_hard61 = 1 -> ProcProv4 = 64
 c_order_vm_memory#614: aux_hard61 = 1 -> MemProv4 = 976000
 c_order_vm_storage#615: aux_hard61 = 1 -> StorageProv4 = 1000
 lc617: aux_hard62 = 1 <-> vmType4 = 2
 c_order_vm_price#617: aux_hard62 = 1 -> PriceProv4 = 9152
 c_order_vm_cpu#618: aux_hard62 = 1 -> ProcProv4 = 64
 c_order_vm_memory#619: aux_hard62 = 1 -> MemProv4 = 488000
 c_order_vm_storage#620: aux_hard62 = 1 -> StorageProv4 = 8000
 lc622: aux_hard63 = 1 <-> vmType4 = 3
 c_order_vm_price#622: aux_hard63 = 1 -> PriceProv4 = 16000
 c_order_vm_cpu#623: aux_hard63 = 1 -> ProcProv4 = 64
 c_order_vm_memory#624: aux_hard63 = 1 -> MemProv4 = 1952
 c_order_vm_storage#625: aux_hard63 = 1 -> StorageProv4 = 1000
 lc627: aux_hard64 = 1 <-> vmType4 = 4
 c_order_vm_price#627: aux_hard64 = 1 -> PriceProv4 = 4105
 c_order_vm_cpu#628: aux_hard64 = 1 -> ProcProv4 = 32
 c_order_vm_memory#629: aux_hard64 = 1 -> MemProv4 = 244000
 c_order_vm_storage#630: aux_hard64 = 1 -> StorageProv4 = 2000
 lc632: aux_hard65 = 1 <-> vmType4 = 5
 c_order_vm_price#632: aux_hard65 = 1 -> PriceProv4 = 4576
 c_order_vm_cpu#633: aux_hard65 = 1 -> ProcProv4 = 32
 c_order_vm_memory#634: aux_hard65 = 1 -> MemProv4 = 244000
 c_order_vm_storage#635: aux_hard65 = 1 -> StorageProv4 = 4000
 lc637: aux_hard66 = 1 <-> vmType4 = 6
 c_order_vm_price#637: aux_hard66 = 1 -> PriceProv4 = 1373
 c_order_vm_cpu#638: aux_hard66 = 1 -> ProcProv4 = 16
 c_order_vm_memory#639: aux_hard66 = 1 -> MemProv4 = 122000
 c_order_vm_storage#640: aux_hard66 = 1 -> StorageProv4 = 2000
 lc642: aux_hard67 = 1 <-> vmType4 = 7
 c_order_vm_price#642: aux_hard67 = 1 -> PriceProv4 = 1430
 c_order_vm_cpu#643: aux_hard67 = 1 -> ProcProv4 = 16
 c_order_vm_memory#644: aux_hard67 = 1 -> MemProv4 = 30000
 c_order_vm_storage#645: aux_hard67 = 1 -> StorageProv4 = 2000
 lc647: aux_hard68 = 1 <-> vmType4 = 8
 c_order_vm_price#647: aux_hard68 = 1 -> PriceProv4 = 5400
 c_order_vm_cpu#648: aux_hard68 = 1 -> ProcProv4 = 17
 c_order_vm_memory#649: aux_hard68 = 1 -> MemProv4 = 117000
 c_order_vm_storage#650: aux_hard68 = 1 -> StorageProv4 = 24000
 lc652: aux_hard69 = 1 <-> vmType4 = 9
 c_order_vm_price#652: aux_hard69 = 1 -> PriceProv4 = 3079
 c_order_vm_cpu#653: aux_hard69 = 1 -> ProcProv4 = 16
 c_order_vm_memory#654: aux_hard69 = 1 -> MemProv4 = 122000
 c_order_vm_storage#655: aux_hard69 = 1 -> StorageProv4 = 1000
 lc657: aux_hard70 = 1 <-> vmType4 = 10
 c_order_vm_price#657: aux_hard70 = 1 -> PriceProv4 = 1470
 c_order_vm_cpu#658: aux_hard70 = 1 -> ProcProv4 = 8
 c_order_vm_memory#659: aux_hard70 = 1 -> MemProv4 = 61000
 c_order_vm_storage#660: aux_hard70 = 1 -> StorageProv4 = 6000
 lc662: aux_hard71 = 1 <-> vmType4 = 11
 c_order_vm_price#662: aux_hard71 = 1 -> PriceProv4 = 1301
 c_order_vm_cpu#663: aux_hard71 = 1 -> ProcProv4 = 8
 c_order_vm_memory#664: aux_hard71 = 1 -> MemProv4 = 68400
 c_order_vm_storage#665: aux_hard71 = 1 -> StorageProv4 = 2000
 lc667: aux_hard72 = 1 <-> vmType4 = 12
 c_order_vm_price#667: aux_hard72 = 1 -> PriceProv4 = 1288
 c_order_vm_cpu#668: aux_hard72 = 1 -> ProcProv4 = 8
 c_order_vm_memory#669: aux_hard72 = 1 -> MemProv4 = 68400
 c_order_vm_storage#670: aux_hard72 = 1 -> StorageProv4 = 2000
 lc672: aux_hard73 = 1 <-> vmType4 = 13
 c_order_vm_price#672: aux_hard73 = 1 -> PriceProv4 = 402
 c_order_vm_cpu#673: aux_hard73 = 1 -> ProcProv4 = 4
 c_order_vm_memory#674: aux_hard73 = 1 -> MemProv4 = 15000
 c_order_vm_storage#675: aux_hard73 = 1 -> StorageProv4 = 2000
 lc677: aux_hard74 = 1 <-> vmType4 = 14
 c_order_vm_price#677: aux_hard74 = 1 -> PriceProv4 = 827
 c_order_vm_cpu#678: aux_hard74 = 1 -> ProcProv4 = 4
 c_order_vm_memory#679: aux_hard74 = 1 -> MemProv4 = 30500
 c_order_vm_storage#680: aux_hard74 = 1 -> StorageProv4 = 3000
 lc682: aux_hard75 = 1 <-> vmType4 = 15
 c_order_vm_price#682: aux_hard75 = 1 -> PriceProv4 = 379
 c_order_vm_cpu#683: aux_hard75 = 1 -> ProcProv4 = 4
 c_order_vm_memory#684: aux_hard75 = 1 -> MemProv4 = 30500
 c_order_vm_storage#685: aux_hard75 = 1 -> StorageProv4 = 1000
 lc687: aux_hard76 = 1 <-> vmType4 = 16
 c_order_vm_price#687: aux_hard76 = 1 -> PriceProv4 = 146
 c_order_vm_cpu#688: aux_hard76 = 1 -> ProcProv4 = 2
 c_order_vm_memory#689: aux_hard76 = 1 -> MemProv4 = 7500
 c_order_vm_storage#690: aux_hard76 = 1 -> StorageProv4 = 1000
 lc692: aux_hard77 = 1 <-> vmType4 = 17
 c_order_vm_price#692: aux_hard77 = 1 -> PriceProv4 = 128
 c_order_vm_cpu#693: aux_hard77 = 1 -> ProcProv4 = 2
 c_order_vm_memory#694: aux_hard77 = 1 -> MemProv4 = 3750
 c_order_vm_storage#695: aux_hard77 = 1 -> StorageProv4 = 2000
 lc697: aux_hard78 = 1 <-> vmType4 = 18
 c_order_vm_price#697: aux_hard78 = 1 -> PriceProv4 = 58
 c_order_vm_cpu#698: aux_hard78 = 1 -> ProcProv4 = 1
 c_order_vm_memory#699: aux_hard78 = 1 -> MemProv4 = 1700
 c_order_vm_storage#700: aux_hard78 = 1 -> StorageProv4 = 1000
 lc702: aux_hard79 = 1 <-> vmType4 = 19
 c_order_vm_price#702: aux_hard79 = 1 -> PriceProv4 = 93
 c_order_vm_cpu#703: aux_hard79 = 1 -> ProcProv4 = 1
 c_order_vm_memory#704: aux_hard79 = 1 -> MemProv4 = 3750
 c_order_vm_storage#705: aux_hard79 = 1 -> StorageProv4 = 1000
 lc707: aux_hard80 = 1 <-> vmType4 = 20
 c_order_vm_price#707: aux_hard80 = 1 -> PriceProv4 = 98
 c_order_vm_cpu#708: aux_hard80 = 1 -> ProcProv4 = 1
 c_order_vm_memory#709: aux_hard80 = 1 -> MemProv4 = 3750
 c_order_vm_storage#710: aux_hard80 = 1 -> StorageProv4 = 1000
 lc712: vm4 = 1 -> vmType4 >= 1
 lc713: aux_hard81 = 1 <-> vmType5 = 1
 c_order_vm_price#713: aux_hard81 = 1 -> PriceProv5 = 8403
 c_order_vm_cpu#714: aux_hard81 = 1 -> ProcProv5 = 64
 c_order_vm_memory#715: aux_hard81 = 1 -> MemProv5 = 976000
 c_order_vm_storage#716: aux_hard81 = 1 -> StorageProv5 = 1000
 lc718: aux_hard82 = 1 <-> vmType5 = 2
 c_order_vm_price#718: aux_hard82 = 1 -> PriceProv5 = 9152
 c_order_vm_cpu#719: aux_hard82 = 1 -> ProcProv5 = 64
 c_order_vm_memory#720: aux_hard82 = 1 -> MemProv5 = 488000
 c_order_vm_storage#721: aux_hard82 = 1 -> StorageProv5 = 8000
 lc723: aux_hard83 = 1 <-> vmType5 = 3
 c_order_vm_price#723: aux_hard83 = 1 -> PriceProv5 = 16000
 c_order_vm_cpu#724: aux_hard83 = 1 -> ProcProv5 = 64
 c_order_vm_memory#725: aux_hard83 = 1 -> MemProv5 = 1952
 c_order_vm_storage#726: aux_hard83 = 1 -> StorageProv5 = 1000
 lc728: aux_hard84 = 1 <-> vmType5 = 4
 c_order_vm_price#728: aux_hard84 = 1 -> PriceProv5 = 4105
 c_order_vm_cpu#729: aux_hard84 = 1 -> ProcProv5 = 32
 c_order_vm_memory#730: aux_hard84 = 1 -> MemProv5 = 244000
 c_order_vm_storage#731: aux_hard84 = 1 -> StorageProv5 = 2000
 lc733: aux_hard85 = 1 <-> vmType5 = 5
 c_order_vm_price#733: aux_hard85 = 1 -> PriceProv5 = 4576
 c_order_vm_cpu#734: aux_hard85 = 1 -> ProcProv5 = 32
 c_order_vm_memory#735: aux_hard85 = 1 -> MemProv5 = 244000
 c_order_vm_storage#736: aux_hard85 = 1 -> StorageProv5 = 4000
 lc738: aux_hard86 = 1 <-> vmType5 = 6
 c_order_vm_price#738: aux_hard86 = 1 -> PriceProv5 = 1373
 c_order_vm_cpu#739: aux_hard86 = 1 -> ProcProv5 = 16
 c_order_vm_memory#740: aux_hard86 = 1 -> MemProv5 = 122000
 c_order_vm_storage#741: aux_hard86 = 1 -> StorageProv5 = 2000
 lc743: aux_hard87 = 1 <-> vmType5 = 7
 c_order_vm_price#743: aux_hard87 = 1 -> PriceProv5 = 1430
 c_order_vm_cpu#744: aux_hard87 = 1 -> ProcProv5 = 16
 c_order_vm_memory#745: aux_hard87 = 1 -> MemProv5 = 30000
 c_order_vm_storage#746: aux_hard87 = 1 -> StorageProv5 = 2000
 lc748: aux_hard88 = 1 <-> vmType5 = 8
 c_order_vm_price#748: aux_hard88 = 1 -> PriceProv5 = 5400
 c_order_vm_cpu#749: aux_hard88 = 1 -> ProcProv5 = 17
 c_order_vm_memory#750: aux_hard88 = 1 -> MemProv5 = 117000
 c_order_vm_storage#751: aux_hard88 = 1 -> StorageProv5 = 24000
 lc753: aux_hard89 = 1 <-> vmType5 = 9
 c_order_vm_price#753: aux_hard89 = 1 -> PriceProv5 = 3079
 c_order_vm_cpu#754: aux_hard89 = 1 -> ProcProv5 = 16
 c_order_vm_memory#755: aux_hard89 = 1 -> MemProv5 = 122000
 c_order_vm_storage#756: aux_hard89 = 1 -> StorageProv5 = 1000
 lc758: aux_hard90 = 1 <-> vmType5 = 10
 c_order_vm_price#758: aux_hard90 = 1 -> PriceProv5 = 1470
 c_order_vm_cpu#759: aux_hard90 = 1 -> ProcProv5 = 8
 c_order_vm_memory#760: aux_hard90 = 1 -> MemProv5 = 61000
 c_order_vm_storage#761: aux_hard90 = 1 -> StorageProv5 = 6000
 lc763: aux_hard91 = 1 <-> vmType5 = 11
 c_order_vm_price#763: aux_hard91 = 1 -> PriceProv5 = 1301
 c_order_vm_cpu#764: aux_hard91 = 1 -> ProcProv5 = 8
 c_order_vm_memory#765: aux_hard91 = 1 -> MemProv5 = 68400
 c_order_vm_storage#766: aux_hard91 = 1 -> StorageProv5 = 2000
 lc768: aux_hard92 = 1 <-> vmType5 = 12
 c_order_vm_price#768: aux_hard92 = 1 -> PriceProv5 = 1288
 c_order_vm_cpu#769: aux_hard92 = 1 -> ProcProv5 = 8
 c_order_vm_memory#770: aux_hard92 = 1 -> MemProv5 = 68400
 c_order_vm_storage#771: aux_hard92 = 1 -> StorageProv5 = 2000
 lc773: aux_hard93 = 1 <-> vmType5 = 13
 c_order_vm_price#773: aux_hard93 = 1 -> PriceProv5 = 402
 c_order_vm_cpu#774: aux_hard93 = 1 -> ProcProv5 = 4
 c_order_vm_memory#775: aux_hard93 = 1 -> MemProv5 = 15000
 c_order_vm_storage#776: aux_hard93 = 1 -> StorageProv5 = 2000
 lc778: aux_hard94 = 1 <-> vmType5 = 14
 c_order_vm_price#778: aux_hard94 = 1 -> PriceProv5 = 827
 c_order_vm_cpu#779: aux_hard94 = 1 -> ProcProv5 = 4
 c_order_vm_memory#780: aux_hard94 = 1 -> MemProv5 = 30500
 c_order_vm_storage#781: aux_hard94 = 1 -> StorageProv5 = 3000
 lc783: aux_hard95 = 1 <-> vmType5 = 15
 c_order_vm_price#783: aux_hard95 = 1 -> PriceProv5 = 379
 c_order_vm_cpu#784: aux_hard95 = 1 -> ProcProv5 = 4
 c_order_vm_memory#785: aux_hard95 = 1 -> MemProv5 = 30500
 c_order_vm_storage#786: aux_hard95 = 1 -> StorageProv5 = 1000
 lc788: aux_hard96 = 1 <-> vmType5 = 16
 c_order_vm_price#788: aux_hard96 = 1 -> PriceProv5 = 146
 c_order_vm_cpu#789: aux_hard96 = 1 -> ProcProv5 = 2
 c_order_vm_memory#790: aux_hard96 = 1 -> MemProv5 = 7500
 c_order_vm_storage#791: aux_hard96 = 1 -> StorageProv5 = 1000
 lc793: aux_hard97 = 1 <-> vmType5 = 17
 c_order_vm_price#793: aux_hard97 = 1 -> PriceProv5 = 128
 c_order_vm_cpu#794: aux_hard97 = 1 -> ProcProv5 = 2
 c_order_vm_memory#795: aux_hard97 = 1 -> MemProv5 = 3750
 c_order_vm_storage#796: aux_hard97 = 1 -> StorageProv5 = 2000
 lc798: aux_hard98 = 1 <-> vmType5 = 18
 c_order_vm_price#798: aux_hard98 = 1 -> PriceProv5 = 58
 c_order_vm_cpu#799: aux_hard98 = 1 -> ProcProv5 = 1
 c_order_vm_memory#800: aux_hard98 = 1 -> MemProv5 = 1700
 c_order_vm_storage#801: aux_hard98 = 1 -> StorageProv5 = 1000
 lc803: aux_hard99 = 1 <-> vmType5 = 19
 c_order_vm_price#803: aux_hard99 = 1 -> PriceProv5 = 93
 c_order_vm_cpu#804: aux_hard99 = 1 -> ProcProv5 = 1
 c_order_vm_memory#805: aux_hard99 = 1 -> MemProv5 = 3750
 c_order_vm_storage#806: aux_hard99 = 1 -> StorageProv5 = 1000
 lc808: aux_hard100 = 1 <-> vmType5 = 20
 c_order_vm_price#808: aux_hard100 = 1 -> PriceProv5 = 98
 c_order_vm_cpu#809: aux_hard100 = 1 -> ProcProv5 = 1
 c_order_vm_memory#810: aux_hard100 = 1 -> MemProv5 = 3750
 c_order_vm_storage#811: aux_hard100 = 1 -> StorageProv5 = 1000
 lc813: vm5 = 1 -> vmType5 >= 1
 lc814: aux_hard101 = 1 <-> vmType6 = 1
 c_order_vm_price#814: aux_hard101 = 1 -> PriceProv6 = 8403
 c_order_vm_cpu#815: aux_hard101 = 1 -> ProcProv6 = 64
 c_order_vm_memory#816: aux_hard101 = 1 -> MemProv6 = 976000
 c_order_vm_storage#817: aux_hard101 = 1 -> StorageProv6 = 1000
 lc819: aux_hard102 = 1 <-> vmType6 = 2
 c_order_vm_price#819: aux_hard102 = 1 -> PriceProv6 = 9152
 c_order_vm_cpu#820: aux_hard102 = 1 -> ProcProv6 = 64
 c_order_vm_memory#821: aux_hard102 = 1 -> MemProv6 = 488000
 c_order_vm_storage#822: aux_hard102 = 1 -> StorageProv6 = 8000
 lc824: aux_hard103 = 1 <-> vmType6 = 3
 c_order_vm_price#824: aux_hard103 = 1 -> PriceProv6 = 16000
 c_order_vm_cpu#825: aux_hard103 = 1 -> ProcProv6 = 64
 c_order_vm_memory#826: aux_hard103 = 1 -> MemProv6 = 1952
 c_order_vm_storage#827: aux_hard103 = 1 -> StorageProv6 = 1000
 lc829: aux_hard104 = 1 <-> vmType6 = 4
 c_order_vm_price#829: aux_hard104 = 1 -> PriceProv6 = 4105
 c_order_vm_cpu#830: aux_hard104 = 1 -> ProcProv6 = 32
 c_order_vm_memory#831: aux_hard104 = 1 -> MemProv6 = 244000
 c_order_vm_storage#832: aux_hard104 = 1 -> StorageProv6 = 2000
 lc834: aux_hard105 = 1 <-> vmType6 = 5
 c_order_vm_price#834: aux_hard105 = 1 -> PriceProv6 = 4576
 c_order_vm_cpu#835: aux_hard105 = 1 -> ProcProv6 = 32
 c_order_vm_memory#836: aux_hard105 = 1 -> MemProv6 = 244000
 c_order_vm_storage#837: aux_hard105 = 1 -> StorageProv6 = 4000
 lc839: aux_hard106 = 1 <-> vmType6 = 6
 c_order_vm_price#839: aux_hard106 = 1 -> PriceProv6 = 1373
 c_order_vm_cpu#840: aux_hard106 = 1 -> ProcProv6 = 16
 c_order_vm_memory#841: aux_hard106 = 1 -> MemProv6 = 122000
 c_order_vm_storage#842: aux_hard106 = 1 -> StorageProv6 = 2000
 lc844: aux_hard107 = 1 <-> vmType6 = 7
 c_order_vm_price#844: aux_hard107 = 1 -> PriceProv6 = 1430
 c_order_vm_cpu#845: aux_hard107 = 1 -> ProcProv6 = 16
 c_order_vm_memory#846: aux_hard107 = 1 -> MemProv6 = 30000
 c_order_vm_storage#847: aux_hard107 = 1 -> StorageProv6 = 2000
 lc849: aux_hard108 = 1 <-> vmType6 = 8
 c_order_vm_price#849: aux_hard108 = 1 -> PriceProv6 = 5400
 c_order_vm_cpu#850: aux_hard108 = 1 -> ProcProv6 = 17
 c_order_vm_memory#851: aux_hard108 = 1 -> MemProv6 = 117000
 c_order_vm_storage#852: aux_hard108 = 1 -> StorageProv6 = 24000
 lc854: aux_hard109 = 1 <-> vmType6 = 9
 c_order_vm_price#854: aux_hard109 = 1 -> PriceProv6 = 3079
 c_order_vm_cpu#855: aux_hard109 = 1 -> ProcProv6 = 16
 c_order_vm_memory#856: aux_hard109 = 1 -> MemProv6 = 122000
 c_order_vm_storage#857: aux_hard109 = 1 -> StorageProv6 = 1000
 lc859: aux_hard110 = 1 <-> vmType6 = 10
 c_order_vm_price#859: aux_hard110 = 1 -> PriceProv6 = 1470
 c_order_vm_cpu#860: aux_hard110 = 1 -> ProcProv6 = 8
 c_order_vm_memory#861: aux_hard110 = 1 -> MemProv6 = 61000
 c_order_vm_storage#862: aux_hard110 = 1 -> StorageProv6 = 6000
 lc864: aux_hard111 = 1 <-> vmType6 = 11
 c_order_vm_price#864: aux_hard111 = 1 -> PriceProv6 = 1301
 c_order_vm_cpu#865: aux_hard111 = 1 -> ProcProv6 = 8
 c_order_vm_memory#866: aux_hard111 = 1 -> MemProv6 = 68400
 c_order_vm_storage#867: aux_hard111 = 1 -> StorageProv6 = 2000
 lc869: aux_hard112 = 1 <-> vmType6 = 12
 c_order_vm_price#869: aux_hard112 = 1 -> PriceProv6 = 1288
 c_order_vm_cpu#870: aux_hard112 = 1 -> ProcProv6 = 8
 c_order_vm_memory#871: aux_hard112 = 1 -> MemProv6 = 68400
 c_order_vm_storage#872: aux_hard112 = 1 -> StorageProv6 = 2000
 lc874: aux_hard113 = 1 <-> vmType6 = 13
 c_order_vm_price#874: aux_hard113 = 1 -> PriceProv6 = 402
 c_order_vm_cpu#875: aux_hard113 = 1 -> ProcProv6 = 4
 c_order_vm_memory#876: aux_hard113 = 1 -> MemProv6 = 15000
 c_order_vm_storage#877: aux_hard113 = 1 -> StorageProv6 = 2000
 lc879: aux_hard114 = 1 <-> vmType6 = 14
 c_order_vm_price#879: aux_hard114 = 1 -> PriceProv6 = 827
 c_order_vm_cpu#880: aux_hard114 = 1 -> ProcProv6 = 4
 c_order_vm_memory#881: aux_hard114 = 1 -> MemProv6 = 30500
 c_order_vm_storage#882: aux_hard114 = 1 -> StorageProv6 = 3000
 lc884: aux_hard115 = 1 <-> vmType6 = 15
 c_order_vm_price#884: aux_hard115 = 1 -> PriceProv6 = 379
 c_order_vm_cpu#885: aux_hard115 = 1 -> ProcProv6 = 4
 c_order_vm_memory#886: aux_hard115 = 1 -> MemProv6 = 30500
 c_order_vm_storage#887: aux_hard115 = 1 -> StorageProv6 = 1000
 lc889: aux_hard116 = 1 <-> vmType6 = 16
 c_order_vm_price#889: aux_hard116 = 1 -> PriceProv6 = 146
 c_order_vm_cpu#890: aux_hard116 = 1 -> ProcProv6 = 2
 c_order_vm_memory#891: aux_hard116 = 1 -> MemProv6 = 7500
 c_order_vm_storage#892: aux_hard116 = 1 -> StorageProv6 = 1000
 lc894: aux_hard117 = 1 <-> vmType6 = 17
 c_order_vm_price#894: aux_hard117 = 1 -> PriceProv6 = 128
 c_order_vm_cpu#895: aux_hard117 = 1 -> ProcProv6 = 2
 c_order_vm_memory#896: aux_hard117 = 1 -> MemProv6 = 3750
 c_order_vm_storage#897: aux_hard117 = 1 -> StorageProv6 = 2000
 lc899: aux_hard118 = 1 <-> vmType6 = 18
 c_order_vm_price#899: aux_hard118 = 1 -> PriceProv6 = 58
 c_order_vm_cpu#900: aux_hard118 = 1 -> ProcProv6 = 1
 c_order_vm_memory#901: aux_hard118 = 1 -> MemProv6 = 1700
 c_order_vm_storage#902: aux_hard118 = 1 -> StorageProv6 = 1000
 lc904: aux_hard119 = 1 <-> vmType6 = 19
 c_order_vm_price#904: aux_hard119 = 1 -> PriceProv6 = 93
 c_order_vm_cpu#905: aux_hard119 = 1 -> ProcProv6 = 1
 c_order_vm_memory#906: aux_hard119 = 1 -> MemProv6 = 3750
 c_order_vm_storage#907: aux_hard119 = 1 -> StorageProv6 = 1000
 lc909: aux_hard120 = 1 <-> vmType6 = 20
 c_order_vm_price#909: aux_hard120 = 1 -> PriceProv6 = 98
 c_order_vm_cpu#910: aux_hard120 = 1 -> ProcProv6 = 1
 c_order_vm_memory#911: aux_hard120 = 1 -> MemProv6 = 3750
 c_order_vm_storage#912: aux_hard120 = 1 -> StorageProv6 = 1000
 lc914: vm6 = 1 -> vmType6 >= 1
 lc915: aux_hard121 = 1 <-> vmType7 = 1
 c_order_vm_price#915: aux_hard121 = 1 -> PriceProv7 = 8403
 c_order_vm_cpu#916: aux_hard121 = 1 -> ProcProv7 = 64
 c_order_vm_memory#917: aux_hard121 = 1 -> MemProv7 = 976000
 c_order_vm_storage#918: aux_hard121 = 1 -> StorageProv7 = 1000
 lc920: aux_hard122 = 1 <-> vmType7 = 2
 c_order_vm_price#920: aux_hard122 = 1 -> PriceProv7 = 9152
 c_order_vm_cpu#921: aux_hard122 = 1 -> ProcProv7 = 64
 c_order_vm_memory#922: aux_hard122 = 1 -> MemProv7 = 488000
 c_order_vm_storage#923: aux_hard122 = 1 -> StorageProv7 = 8000
 lc925: aux_hard123 = 1 <-> vmType7 = 3
 c_order_vm_price#925: aux_hard123 = 1 -> PriceProv7 = 16000
 c_order_vm_cpu#926: aux_hard123 = 1 -> ProcProv7 = 64
 c_order_vm_memory#927: aux_hard123 = 1 -> MemProv7 = 1952
 c_order_vm_storage#928: aux_hard123 = 1 -> StorageProv7 = 1000
 lc930: aux_hard124 = 1 <-> vmType7 = 4
 c_order_vm_price#930: aux_hard124 = 1 -> PriceProv7 = 4105
 c_order_vm_cpu#931: aux_hard124 = 1 -> ProcProv7 = 32
 c_order_vm_memory#932: aux_hard124 = 1 -> MemProv7 = 244000
 c_order_vm_storage#933: aux_hard124 = 1 -> StorageProv7 = 2000
 lc935: aux_hard125 = 1 <-> vmType7 = 5
 c_order_vm_price#935: aux_hard125 = 1 -> PriceProv7 = 4576
 c_order_vm_cpu#936: aux_hard125 = 1 -> ProcProv7 = 32
 c_order_vm_memory#937: aux_hard125 = 1 -> MemProv7 = 244000
 c_order_vm_storage#938: aux_hard125 = 1 -> StorageProv7 = 4000
 lc940: aux_hard126 = 1 <-> vmType7 = 6
 c_order_vm_price#940: aux_hard126 = 1 -> PriceProv7 = 1373
 c_order_vm_cpu#941: aux_hard126 = 1 -> ProcProv7 = 16
 c_order_vm_memory#942: aux_hard126 = 1 -> MemProv7 = 122000
 c_order_vm_storage#943: aux_hard126 = 1 -> StorageProv7 = 2000
 lc945: aux_hard127 = 1 <-> vmType7 = 7
 c_order_vm_price#945: aux_hard127 = 1 -> PriceProv7 = 1430
 c_order_vm_cpu#946: aux_hard127 = 1 -> ProcProv7 = 16
 c_order_vm_memory#947: aux_hard127 = 1 -> MemProv7 = 30000
 c_order_vm_storage#948: aux_hard127 = 1 -> StorageProv7 = 2000
 lc950: aux_hard128 = 1 <-> vmType7 = 8
 c_order_vm_price#950: aux_hard128 = 1 -> PriceProv7 = 5400
 c_order_vm_cpu#951: aux_hard128 = 1 -> ProcProv7 = 17
 c_order_vm_memory#952: aux_hard128 = 1 -> MemProv7 = 117000
 c_order_vm_storage#953: aux_hard128 = 1 -> StorageProv7 = 24000
 lc955: aux_hard129 = 1 <-> vmType7 = 9
 c_order_vm_price#955: aux_hard129 = 1 -> PriceProv7 = 3079
 c_order_vm_cpu#956: aux_hard129 = 1 -> ProcProv7 = 16
 c_order_vm_memory#957: aux_hard129 = 1 -> MemProv7 = 122000
 c_order_vm_storage#958: aux_hard129 = 1 -> StorageProv7 = 1000
 lc960: aux_hard130 = 1 <-> vmType7 = 10
 c_order_vm_price#960: aux_hard130 = 1 -> PriceProv7 = 1470
 c_order_vm_cpu#961: aux_hard130 = 1 -> ProcProv7 = 8
 c_order_vm_memory#962: aux_hard130 = 1 -> MemProv7 = 61000
 c_order_vm_storage#963: aux_hard130 = 1 -> StorageProv7 = 6000
 lc965: aux_hard131 = 1 <-> vmType7 = 11
 c_order_vm_price#965: aux_hard131 = 1 -> PriceProv7 = 1301
 c_order_vm_cpu#966: aux_hard131 = 1 -> ProcProv7 = 8
 c_order_vm_memory#967: aux_hard131 = 1 -> MemProv7 = 68400
 c_order_vm_storage#968: aux_hard131 = 1 -> StorageProv7 = 2000
 lc970: aux_hard132 = 1 <-> vmType7 = 12
 c_order_vm_price#970: aux_hard132 = 1 -> PriceProv7 = 1288
 c_order_vm_cpu#971: aux_hard132 = 1 -> ProcProv7 = 8
 c_order_vm_memory#972: aux_hard132 = 1 -> MemProv7 = 68400
 c_order_vm_storage#973: aux_hard132 = 1 -> StorageProv7 = 2000
 lc975: aux_hard133 = 1 <-> vmType7 = 13
 c_order_vm_price#975: aux_hard133 = 1 -> PriceProv7 = 402
 c_order_vm_cpu#976: aux_hard133 = 1 -> ProcProv7 = 4
 c_order_vm_memory#977: aux_hard133 = 1 -> MemProv7 = 15000
 c_order_vm_storage#978: aux_hard133 = 1 -> StorageProv7 = 2000
 lc980: aux_hard134 = 1 <-> vmType7 = 14
 c_order_vm_price#980: aux_hard134 = 1 -> PriceProv7 = 827
 c_order_vm_cpu#981: aux_hard134 = 1 -> ProcProv7 = 4
 c_order_vm_memory#982: aux_hard134 = 1 -> MemProv7 = 30500
 c_order_vm_storage#983: aux_hard134 = 1 -> StorageProv7 = 3000
 lc985: aux_hard135 = 1 <-> vmType7 = 15
 c_order_vm_price#985: aux_hard135 = 1 -> PriceProv7 = 379
 c_order_vm_cpu#986: aux_hard135 = 1 -> ProcProv7 = 4
 c_order_vm_memory#987: aux_hard135 = 1 -> MemProv7 = 30500
 c_order_vm_storage#988: aux_hard135 = 1 -> StorageProv7 = 1000
 lc990: aux_hard136 = 1 <-> vmType7 = 16
 c_order_vm_price#990: aux_hard136 = 1 -> PriceProv7 = 146
 c_order_vm_cpu#991: aux_hard136 = 1 -> ProcProv7 = 2
 c_order_vm_memory#992: aux_hard136 = 1 -> MemProv7 = 7500
 c_order_vm_storage#993: aux_hard136 = 1 -> StorageProv7 = 1000
 lc995: aux_hard137 = 1 <-> vmType7 = 17
 c_order_vm_price#995: aux_hard137 = 1 -> PriceProv7 = 128
 c_order_vm_cpu#996: aux_hard137 = 1 -> ProcProv7 = 2
 c_order_vm_memory#997: aux_hard137 = 1 -> MemProv7 = 3750
 c_order_vm_storage#998: aux_hard137 = 1 -> StorageProv7 = 2000
 lc1000: aux_hard138 = 1 <-> vmType7 = 18
 c_order_vm_price#1000: aux_hard138 = 1 -> PriceProv7 = 58
 c_order_vm_cpu#1001: aux_hard138 = 1 -> ProcProv7 = 1
 c_order_vm_memory#1002: aux_hard138 = 1 -> MemProv7 = 1700
 c_order_vm_storage#1003: aux_hard138 = 1 -> StorageProv7 = 1000
 lc1005: aux_hard139 = 1 <-> vmType7 = 19
 c_order_vm_price#1005: aux_hard139 = 1 -> PriceProv7 = 93
 c_order_vm_cpu#1006: aux_hard139 = 1 -> ProcProv7 = 1
 c_order_vm_memory#1007: aux_hard139 = 1 -> MemProv7 = 3750
 c_order_vm_storage#1008: aux_hard139 = 1 -> StorageProv7 = 1000
 lc1010: aux_hard140 = 1 <-> vmType7 = 20
 c_order_vm_price#1010: aux_hard140 = 1 -> PriceProv7 = 98
 c_order_vm_cpu#1011: aux_hard140 = 1 -> ProcProv7 = 1
 c_order_vm_memory#1012: aux_hard140 = 1 -> MemProv7 = 3750
 c_order_vm_storage#1013: aux_hard140 = 1 -> StorageProv7 = 1000
 lc1015: vm7 = 1 -> vmType7 >= 1
 lc1016: aux_hard141 = 1 <-> vmType8 = 1
 c_order_vm_price#1016: aux_hard141 = 1 -> PriceProv8 = 8403
 c_order_vm_cpu#1017: aux_hard141 = 1 -> ProcProv8 = 64
 c_order_vm_memory#1018: aux_hard141 = 1 -> MemProv8 = 976000
 c_order_vm_storage#1019: aux_hard141 = 1 -> StorageProv8 = 1000
 lc1021: aux_hard142 = 1 <-> vmType8 = 2
 c_order_vm_price#1021: aux_hard142 = 1 -> PriceProv8 = 9152
 c_order_vm_cpu#1022: aux_hard142 = 1 -> ProcProv8 = 64
 c_order_vm_memory#1023: aux_hard142 = 1 -> MemProv8 = 488000
 c_order_vm_storage#1024: aux_hard142 = 1 -> StorageProv8 = 8000
 lc1026: aux_hard143 = 1 <-> vmType8 = 3
 c_order_vm_price#1026: aux_hard143 = 1 -> PriceProv8 = 16000
 c_order_vm_cpu#1027: aux_hard143 = 1 -> ProcProv8 = 64
 c_order_vm_memory#1028: aux_hard143 = 1 -> MemProv8 = 1952
 c_order_vm_storage#1029: aux_hard143 = 1 -> StorageProv8 = 1000
 lc1031: aux_hard144 = 1 <-> vmType8 = 4
 c_order_vm_price#1031: aux_hard144 = 1 -> PriceProv8 = 4105
 c_order_vm_cpu#1032: aux_hard144 = 1 -> ProcProv8 = 32
 c_order_vm_memory#1033: aux_hard144 = 1 -> MemProv8 = 244000
 c_order_vm_storage#1034: aux_hard144 = 1 -> StorageProv8 = 2000
 lc1036: aux_hard145 = 1 <-> vmType8 = 5
 c_order_vm_price#1036: aux_hard145 = 1 -> PriceProv8 = 4576
 c_order_vm_cpu#1037: aux_hard145 = 1 -> ProcProv8 = 32
 c_order_vm_memory#1038: aux_hard145 = 1 -> MemProv8 = 244000
 c_order_vm_storage#1039: aux_hard145 = 1 -> StorageProv8 = 4000
 lc1041: aux_hard146 = 1 <-> vmType8 = 6
 c_order_vm_price#1041: aux_hard146 = 1 -> PriceProv8 = 1373
 c_order_vm_cpu#1042: aux_hard146 = 1 -> ProcProv8 = 16
 c_order_vm_memory#1043: aux_hard146 = 1 -> MemProv8 = 122000
 c_order_vm_storage#1044: aux_hard146 = 1 -> StorageProv8 = 2000
 lc1046: aux_hard147 = 1 <-> vmType8 = 7
 c_order_vm_price#1046: aux_hard147 = 1 -> PriceProv8 = 1430
 c_order_vm_cpu#1047: aux_hard147 = 1 -> ProcProv8 = 16
 c_order_vm_memory#1048: aux_hard147 = 1 -> MemProv8 = 30000
 c_order_vm_storage#1049: aux_hard147 = 1 -> StorageProv8 = 2000
 lc1051: aux_hard148 = 1 <-> vmType8 = 8
 c_order_vm_price#1051: aux_hard148 = 1 -> PriceProv8 = 5400
 c_order_vm_cpu#1052: aux_hard148 = 1 -> ProcProv8 = 17
 c_order_vm_memory#1053: aux_hard148 = 1 -> MemProv8 = 117000
 c_order_vm_storage#1054: aux_hard148 = 1 -> StorageProv8 = 24000
 lc1056: aux_hard149 = 1 <-> vmType8 = 9
 c_order_vm_price#1056: aux_hard149 = 1 -> PriceProv8 = 3079
 c_order_vm_cpu#1057: aux_hard149 = 1 -> ProcProv8 = 16
 c_order_vm_memory#1058: aux_hard149 = 1 -> MemProv8 = 122000
 c_order_vm_storage#1059: aux_hard149 = 1 -> StorageProv8 = 1000
 lc1061: aux_hard150 = 1 <-> vmType8 = 10
 c_order_vm_price#1061: aux_hard150 = 1 -> PriceProv8 = 1470
 c_order_vm_cpu#1062: aux_hard150 = 1 -> ProcProv8 = 8
 c_order_vm_memory#1063: aux_hard150 = 1 -> MemProv8 = 61000
 c_order_vm_storage#1064: aux_hard150 = 1 -> StorageProv8 = 6000
 lc1066: aux_hard151 = 1 <-> vmType8 = 11
 c_order_vm_price#1066: aux_hard151 = 1 -> PriceProv8 = 1301
 c_order_vm_cpu#1067: aux_hard151 = 1 -> ProcProv8 = 8
 c_order_vm_memory#1068: aux_hard151 = 1 -> MemProv8 = 68400
 c_order_vm_storage#1069: aux_hard151 = 1 -> StorageProv8 = 2000
 lc1071: aux_hard152 = 1 <-> vmType8 = 12
 c_order_vm_price#1071: aux_hard152 = 1 -> PriceProv8 = 1288
 c_order_vm_cpu#1072: aux_hard152 = 1 -> ProcProv8 = 8
 c_order_vm_memory#1073: aux_hard152 = 1 -> MemProv8 = 68400
 c_order_vm_storage#1074: aux_hard152 = 1 -> StorageProv8 = 2000
 lc1076: aux_hard153 = 1 <-> vmType8 = 13
 c_order_vm_price#1076: aux_hard153 = 1 -> PriceProv8 = 402
 c_order_vm_cpu#1077: aux_hard153 = 1 -> ProcProv8 = 4
 c_order_vm_memory#1078: aux_hard153 = 1 -> MemProv8 = 15000
 c_order_vm_storage#1079: aux_hard153 = 1 -> StorageProv8 = 2000
 lc1081: aux_hard154 = 1 <-> vmType8 = 14
 c_order_vm_price#1081: aux_hard154 = 1 -> PriceProv8 = 827
 c_order_vm_cpu#1082: aux_hard154 = 1 -> ProcProv8 = 4
 c_order_vm_memory#1083: aux_hard154 = 1 -> MemProv8 = 30500
 c_order_vm_storage#1084: aux_hard154 = 1 -> StorageProv8 = 3000
 lc1086: aux_hard155 = 1 <-> vmType8 = 15
 c_order_vm_price#1086: aux_hard155 = 1 -> PriceProv8 = 379
 c_order_vm_cpu#1087: aux_hard155 = 1 -> ProcProv8 = 4
 c_order_vm_memory#1088: aux_hard155 = 1 -> MemProv8 = 30500
 c_order_vm_storage#1089: aux_hard155 = 1 -> StorageProv8 = 1000
 lc1091: aux_hard156 = 1 <-> vmType8 = 16
 c_order_vm_price#1091: aux_hard156 = 1 -> PriceProv8 = 146
 c_order_vm_cpu#1092: aux_hard156 = 1 -> ProcProv8 = 2
 c_order_vm_memory#1093: aux_hard156 = 1 -> MemProv8 = 7500
 c_order_vm_storage#1094: aux_hard156 = 1 -> StorageProv8 = 1000
 lc1096: aux_hard157 = 1 <-> vmType8 = 17
 c_order_vm_price#1096: aux_hard157 = 1 -> PriceProv8 = 128
 c_order_vm_cpu#1097: aux_hard157 = 1 -> ProcProv8 = 2
 c_order_vm_memory#1098: aux_hard157 = 1 -> MemProv8 = 3750
 c_order_vm_storage#1099: aux_hard157 = 1 -> StorageProv8 = 2000
 lc1101: aux_hard158 = 1 <-> vmType8 = 18
 c_order_vm_price#1101: aux_hard158 = 1 -> PriceProv8 = 58
 c_order_vm_cpu#1102: aux_hard158 = 1 -> ProcProv8 = 1
 c_order_vm_memory#1103: aux_hard158 = 1 -> MemProv8 = 1700
 c_order_vm_storage#1104: aux_hard158 = 1 -> StorageProv8 = 1000
 lc1106: aux_hard159 = 1 <-> vmType8 = 19
 c_order_vm_price#1106: aux_hard159 = 1 -> PriceProv8 = 93
 c_order_vm_cpu#1107: aux_hard159 = 1 -> ProcProv8 = 1
 c_order_vm_memory#1108: aux_hard159 = 1 -> MemProv8 = 3750
 c_order_vm_storage#1109: aux_hard159 = 1 -> StorageProv8 = 1000
 lc1111: aux_hard160 = 1 <-> vmType8 = 20
 c_order_vm_price#1111: aux_hard160 = 1 -> PriceProv8 = 98
 c_order_vm_cpu#1112: aux_hard160 = 1 -> ProcProv8 = 1
 c_order_vm_memory#1113: aux_hard160 = 1 -> MemProv8 = 3750
 c_order_vm_storage#1114: aux_hard160 = 1 -> StorageProv8 = 1000
 lc1116: vm8 = 1 -> vmType8 >= 1
 lc1117: aux_hard161 = 1 <-> vmType9 = 1
 c_order_vm_price#1117: aux_hard161 = 1 -> PriceProv9 = 8403
 c_order_vm_cpu#1118: aux_hard161 = 1 -> ProcProv9 = 64
 c_order_vm_memory#1119: aux_hard161 = 1 -> MemProv9 = 976000
 c_order_vm_storage#1120: aux_hard161 = 1 -> StorageProv9 = 1000
 lc1122: aux_hard162 = 1 <-> vmType9 = 2
 c_order_vm_price#1122: aux_hard162 = 1 -> PriceProv9 = 9152
 c_order_vm_cpu#1123: aux_hard162 = 1 -> ProcProv9 = 64
 c_order_vm_memory#1124: aux_hard162 = 1 -> MemProv9 = 488000
 c_order_vm_storage#1125: aux_hard162 = 1 -> StorageProv9 = 8000
 lc1127: aux_hard163 = 1 <-> vmType9 = 3
 c_order_vm_price#1127: aux_hard163 = 1 -> PriceProv9 = 16000
 c_order_vm_cpu#1128: aux_hard163 = 1 -> ProcProv9 = 64
 c_order_vm_memory#1129: aux_hard163 = 1 -> MemProv9 = 1952
 c_order_vm_storage#1130: aux_hard163 = 1 -> StorageProv9 = 1000
 lc1132: aux_hard164 = 1 <-> vmType9 = 4
 c_order_vm_price#1132: aux_hard164 = 1 -> PriceProv9 = 4105
 c_order_vm_cpu#1133: aux_hard164 = 1 -> ProcProv9 = 32
 c_order_vm_memory#1134: aux_hard164 = 1 -> MemProv9 = 244000
 c_order_vm_storage#1135: aux_hard164 = 1 -> StorageProv9 = 2000
 lc1137: aux_hard165 = 1 <-> vmType9 = 5
 c_order_vm_price#1137: aux_hard165 = 1 -> PriceProv9 = 4576
 c_order_vm_cpu#1138: aux_hard165 = 1 -> ProcProv9 = 32
 c_order_vm_memory#1139: aux_hard165 = 1 -> MemProv9 = 244000
 c_order_vm_storage#1140: aux_hard165 = 1 -> StorageProv9 = 4000
 lc1142: aux_hard166 = 1 <-> vmType9 = 6
 c_order_vm_price#1142: aux_hard166 = 1 -> PriceProv9 = 1373
 c_order_vm_cpu#1143: aux_hard166 = 1 -> ProcProv9 = 16
 c_order_vm_memory#1144: aux_hard166 = 1 -> MemProv9 = 122000
 c_order_vm_storage#1145: aux_hard166 = 1 -> StorageProv9 = 2000
 lc1147: aux_hard167 = 1 <-> vmType9 = 7
 c_order_vm_price#1147: aux_hard167 = 1 -> PriceProv9 = 1430
 c_order_vm_cpu#1148: aux_hard167 = 1 -> ProcProv9 = 16
 c_order_vm_memory#1149: aux_hard167 = 1 -> MemProv9 = 30000
 c_order_vm_storage#1150: aux_hard167 = 1 -> StorageProv9 = 2000
 lc1152: aux_hard168 = 1 <-> vmType9 = 8
 c_order_vm_price#1152: aux_hard168 = 1 -> PriceProv9 = 5400
 c_order_vm_cpu#1153: aux_hard168 = 1 -> ProcProv9 = 17
 c_order_vm_memory#1154: aux_hard168 = 1 -> MemProv9 = 117000
 c_order_vm_storage#1155: aux_hard168 = 1 -> StorageProv9 = 24000
 lc1157: aux_hard169 = 1 <-> vmType9 = 9
 c_order_vm_price#1157: aux_hard169 = 1 -> PriceProv9 = 3079
 c_order_vm_cpu#1158: aux_hard169 = 1 -> ProcProv9 = 16
 c_order_vm_memory#1159: aux_hard169 = 1 -> MemProv9 = 122000
 c_order_vm_storage#1160: aux_hard169 = 1 -> StorageProv9 = 1000
 lc1162: aux_hard170 = 1 <-> vmType9 = 10
 c_order_vm_price#1162: aux_hard170 = 1 -> PriceProv9 = 1470
 c_order_vm_cpu#1163: aux_hard170 = 1 -> ProcProv9 = 8
 c_order_vm_memory#1164: aux_hard170 = 1 -> MemProv9 = 61000
 c_order_vm_storage#1165: aux_hard170 = 1 -> StorageProv9 = 6000
 lc1167: aux_hard171 = 1 <-> vmType9 = 11
 c_order_vm_price#1167: aux_hard171 = 1 -> PriceProv9 = 1301
 c_order_vm_cpu#1168: aux_hard171 = 1 -> ProcProv9 = 8
 c_order_vm_memory#1169: aux_hard171 = 1 -> MemProv9 = 68400
 c_order_vm_storage#1170: aux_hard171 = 1 -> StorageProv9 = 2000
 lc1172: aux_hard172 = 1 <-> vmType9 = 12
 c_order_vm_price#1172: aux_hard172 = 1 -> PriceProv9 = 1288
 c_order_vm_cpu#1173: aux_hard172 = 1 -> ProcProv9 = 8
 c_order_vm_memory#1174: aux_hard172 = 1 -> MemProv9 = 68400
 c_order_vm_storage#1175: aux_hard172 = 1 -> StorageProv9 = 2000
 lc1177: aux_hard173 = 1 <-> vmType9 = 13
 c_order_vm_price#1177: aux_hard173 = 1 -> PriceProv9 = 402
 c_order_vm_cpu#1178: aux_hard173 = 1 -> ProcProv9 = 4
 c_order_vm_memory#1179: aux_hard173 = 1 -> MemProv9 = 15000
 c_order_vm_storage#1180: aux_hard173 = 1 -> StorageProv9 = 2000
 lc1182: aux_hard174 = 1 <-> vmType9 = 14
 c_order_vm_price#1182: aux_hard174 = 1 -> PriceProv9 = 827
 c_order_vm_cpu#1183: aux_hard174 = 1 -> ProcProv9 = 4
 c_order_vm_memory#1184: aux_hard174 = 1 -> MemProv9 = 30500
 c_order_vm_storage#1185: aux_hard174 = 1 -> StorageProv9 = 3000
 lc1187: aux_hard175 = 1 <-> vmType9 = 15
 c_order_vm_price#1187: aux_hard175 = 1 -> PriceProv9 = 379
 c_order_vm_cpu#1188: aux_hard175 = 1 -> ProcProv9 = 4
 c_order_vm_memory#1189: aux_hard175 = 1 -> MemProv9 = 30500
 c_order_vm_storage#1190: aux_hard175 = 1 -> StorageProv9 = 1000
 lc1192: aux_hard176 = 1 <-> vmType9 = 16
 c_order_vm_price#1192: aux_hard176 = 1 -> PriceProv9 = 146
 c_order_vm_cpu#1193: aux_hard176 = 1 -> ProcProv9 = 2
 c_order_vm_memory#1194: aux_hard176 = 1 -> MemProv9 = 7500
 c_order_vm_storage#1195: aux_hard176 = 1 -> StorageProv9 = 1000
 lc1197: aux_hard177 = 1 <-> vmType9 = 17
 c_order_vm_price#1197: aux_hard177 = 1 -> PriceProv9 = 128
 c_order_vm_cpu#1198: aux_hard177 = 1 -> ProcProv9 = 2
 c_order_vm_memory#1199: aux_hard177 = 1 -> MemProv9 = 3750
 c_order_vm_storage#1200: aux_hard177 = 1 -> StorageProv9 = 2000
 lc1202: aux_hard178 = 1 <-> vmType9 = 18
 c_order_vm_price#1202: aux_hard178 = 1 -> PriceProv9 = 58
 c_order_vm_cpu#1203: aux_hard178 = 1 -> ProcProv9 = 1
 c_order_vm_memory#1204: aux_hard178 = 1 -> MemProv9 = 1700
 c_order_vm_storage#1205: aux_hard178 = 1 -> StorageProv9 = 1000
 lc1207: aux_hard179 = 1 <-> vmType9 = 19
 c_order_vm_price#1207: aux_hard179 = 1 -> PriceProv9 = 93
 c_order_vm_cpu#1208: aux_hard179 = 1 -> ProcProv9 = 1
 c_order_vm_memory#1209: aux_hard179 = 1 -> MemProv9 = 3750
 c_order_vm_storage#1210: aux_hard179 = 1 -> StorageProv9 = 1000
 lc1212: aux_hard180 = 1 <-> vmType9 = 20
 c_order_vm_price#1212: aux_hard180 = 1 -> PriceProv9 = 98
 c_order_vm_cpu#1213: aux_hard180 = 1 -> ProcProv9 = 1
 c_order_vm_memory#1214: aux_hard180 = 1 -> MemProv9 = 3750
 c_order_vm_storage#1215: aux_hard180 = 1 -> StorageProv9 = 1000
 lc1217: vm9 = 1 -> vmType9 >= 1
 lc1218: aux_hard181 = 1 <-> vmType10 = 1
 c_order_vm_price#1218: aux_hard181 = 1 -> PriceProv10 = 8403
 c_order_vm_cpu#1219: aux_hard181 = 1 -> ProcProv10 = 64
 c_order_vm_memory#1220: aux_hard181 = 1 -> MemProv10 = 976000
 c_order_vm_storage#1221: aux_hard181 = 1 -> StorageProv10 = 1000
 lc1223: aux_hard182 = 1 <-> vmType10 = 2
 c_order_vm_price#1223: aux_hard182 = 1 -> PriceProv10 = 9152
 c_order_vm_cpu#1224: aux_hard182 = 1 -> ProcProv10 = 64
 c_order_vm_memory#1225: aux_hard182 = 1 -> MemProv10 = 488000
 c_order_vm_storage#1226: aux_hard182 = 1 -> StorageProv10 = 8000
 lc1228: aux_hard183 = 1 <-> vmType10 = 3
 c_order_vm_price#1228: aux_hard183 = 1 -> PriceProv10 = 16000
 c_order_vm_cpu#1229: aux_hard183 = 1 -> ProcProv10 = 64
 c_order_vm_memory#1230: aux_hard183 = 1 -> MemProv10 = 1952
 c_order_vm_storage#1231: aux_hard183 = 1 -> StorageProv10 = 1000
 lc1233: aux_hard184 = 1 <-> vmType10 = 4
 c_order_vm_price#1233: aux_hard184 = 1 -> PriceProv10 = 4105
 c_order_vm_cpu#1234: aux_hard184 = 1 -> ProcProv10 = 32
 c_order_vm_memory#1235: aux_hard184 = 1 -> MemProv10 = 244000
 c_order_vm_storage#1236: aux_hard184 = 1 -> StorageProv10 = 2000
 lc1238: aux_hard185 = 1 <-> vmType10 = 5
 c_order_vm_price#1238: aux_hard185 = 1 -> PriceProv10 = 4576
 c_order_vm_cpu#1239: aux_hard185 = 1 -> ProcProv10 = 32
 c_order_vm_memory#1240: aux_hard185 = 1 -> MemProv10 = 244000
 c_order_vm_storage#1241: aux_hard185 = 1 -> StorageProv10 = 4000
 lc1243: aux_hard186 = 1 <-> vmType10 = 6
 c_order_vm_price#1243: aux_hard186 = 1 -> PriceProv10 = 1373
 c_order_vm_cpu#1244: aux_hard186 = 1 -> ProcProv10 = 16
 c_order_vm_memory#1245: aux_hard186 = 1 -> MemProv10 = 122000
 c_order_vm_storage#1246: aux_hard186 = 1 -> StorageProv10 = 2000
 lc1248: aux_hard187 = 1 <-> vmType10 = 7
 c_order_vm_price#1248: aux_hard187 = 1 -> PriceProv10 = 1430
 c_order_vm_cpu#1249: aux_hard187 = 1 -> ProcProv10 = 16
 c_order_vm_memory#1250: aux_hard187 = 1 -> MemProv10 = 30000
 c_order_vm_storage#1251: aux_hard187 = 1 -> StorageProv10 = 2000
 lc1253: aux_hard188 = 1 <-> vmType10 = 8
 c_order_vm_price#1253: aux_hard188 = 1 -> PriceProv10 = 5400
 c_order_vm_cpu#1254: aux_hard188 = 1 -> ProcProv10 = 17
 c_order_vm_memory#1255: aux_hard188 = 1 -> MemProv10 = 117000
 c_order_vm_storage#1256: aux_hard188 = 1 -> StorageProv10 = 24000
 lc1258: aux_hard189 = 1 <-> vmType10 = 9
 c_order_vm_price#1258: aux_hard189 = 1 -> PriceProv10 = 3079
 c_order_vm_cpu#1259: aux_hard189 = 1 -> ProcProv10 = 16
 c_order_vm_memory#1260: aux_hard189 = 1 -> MemProv10 = 122000
 c_order_vm_storage#1261: aux_hard189 = 1 -> StorageProv10 = 1000
 lc1263: aux_hard190 = 1 <-> vmType10 = 10
 c_order_vm_price#1263: aux_hard190 = 1 -> PriceProv10 = 1470
 c_order_vm_cpu#1264: aux_hard190 = 1 -> ProcProv10 = 8
 c_order_vm_memory#1265: aux_hard190 = 1 -> MemProv10 = 61000
 c_order_vm_storage#1266: aux_hard190 = 1 -> StorageProv10 = 6000
 lc1268: aux_hard191 = 1 <-> vmType10 = 11
 c_order_vm_price#1268: aux_hard191 = 1 -> PriceProv10 = 1301
 c_order_vm_cpu#1269: aux_hard191 = 1 -> ProcProv10 = 8
 c_order_vm_memory#1270: aux_hard191 = 1 -> MemProv10 = 68400
 c_order_vm_storage#1271: aux_hard191 = 1 -> StorageProv10 = 2000
 lc1273: aux_hard192 = 1 <-> vmType10 = 12
 c_order_vm_price#1273: aux_hard192 = 1 -> PriceProv10 = 1288
 c_order_vm_cpu#1274: aux_hard192 = 1 -> ProcProv10 = 8
 c_order_vm_memory#1275: aux_hard192 = 1 -> MemProv10 = 68400
 c_order_vm_storage#1276: aux_hard192 = 1 -> StorageProv10 = 2000
 lc1278: aux_hard193 = 1 <-> vmType10 = 13
 c_order_vm_price#1278: aux_hard193 = 1 -> PriceProv10 = 402
 c_order_vm_cpu#1279: aux_hard193 = 1 -> ProcProv10 = 4
 c_order_vm_memory#1280: aux_hard193 = 1 -> MemProv10 = 15000
 c_order_vm_storage#1281: aux_hard193 = 1 -> StorageProv10 = 2000
 lc1283: aux_hard194 = 1 <-> vmType10 = 14
 c_order_vm_price#1283: aux_hard194 = 1 -> PriceProv10 = 827
 c_order_vm_cpu#1284: aux_hard194 = 1 -> ProcProv10 = 4
 c_order_vm_memory#1285: aux_hard194 = 1 -> MemProv10 = 30500
 c_order_vm_storage#1286: aux_hard194 = 1 -> StorageProv10 = 3000
 lc1288: aux_hard195 = 1 <-> vmType10 = 15
 c_order_vm_price#1288: aux_hard195 = 1 -> PriceProv10 = 379
 c_order_vm_cpu#1289: aux_hard195 = 1 -> ProcProv10 = 4
 c_order_vm_memory#1290: aux_hard195 = 1 -> MemProv10 = 30500
 c_order_vm_storage#1291: aux_hard195 = 1 -> StorageProv10 = 1000
 lc1293: aux_hard196 = 1 <-> vmType10 = 16
 c_order_vm_price#1293: aux_hard196 = 1 -> PriceProv10 = 146
 c_order_vm_cpu#1294: aux_hard196 = 1 -> ProcProv10 = 2
 c_order_vm_memory#1295: aux_hard196 = 1 -> MemProv10 = 7500
 c_order_vm_storage#1296: aux_hard196 = 1 -> StorageProv10 = 1000
 lc1298: aux_hard197 = 1 <-> vmType10 = 17
 c_order_vm_price#1298: aux_hard197 = 1 -> PriceProv10 = 128
 c_order_vm_cpu#1299: aux_hard197 = 1 -> ProcProv10 = 2
 c_order_vm_memory#1300: aux_hard197 = 1 -> MemProv10 = 3750
 c_order_vm_storage#1301: aux_hard197 = 1 -> StorageProv10 = 2000
 lc1303: aux_hard198 = 1 <-> vmType10 = 18
 c_order_vm_price#1303: aux_hard198 = 1 -> PriceProv10 = 58
 c_order_vm_cpu#1304: aux_hard198 = 1 -> ProcProv10 = 1
 c_order_vm_memory#1305: aux_hard198 = 1 -> MemProv10 = 1700
 c_order_vm_storage#1306: aux_hard198 = 1 -> StorageProv10 = 1000
 lc1308: aux_hard199 = 1 <-> vmType10 = 19
 c_order_vm_price#1308: aux_hard199 = 1 -> PriceProv10 = 93
 c_order_vm_cpu#1309: aux_hard199 = 1 -> ProcProv10 = 1
 c_order_vm_memory#1310: aux_hard199 = 1 -> MemProv10 = 3750
 c_order_vm_storage#1311: aux_hard199 = 1 -> StorageProv10 = 1000
 lc1313: aux_hard200 = 1 <-> vmType10 = 20
 c_order_vm_price#1313: aux_hard200 = 1 -> PriceProv10 = 98
 c_order_vm_cpu#1314: aux_hard200 = 1 -> ProcProv10 = 1
 c_order_vm_memory#1315: aux_hard200 = 1 -> MemProv10 = 3750
 c_order_vm_storage#1316: aux_hard200 = 1 -> StorageProv10 = 1000
 lc1318: vm10 = 1 -> vmType10 >= 1
 lc1319: aux_hard201 = 1 <-> vmType11 = 1
 c_order_vm_price#1319: aux_hard201 = 1 -> PriceProv11 = 8403
 c_order_vm_cpu#1320: aux_hard201 = 1 -> ProcProv11 = 64
 c_order_vm_memory#1321: aux_hard201 = 1 -> MemProv11 = 976000
 c_order_vm_storage#1322: aux_hard201 = 1 -> StorageProv11 = 1000
 lc1324: aux_hard202 = 1 <-> vmType11 = 2
 c_order_vm_price#1324: aux_hard202 = 1 -> PriceProv11 = 9152
 c_order_vm_cpu#1325: aux_hard202 = 1 -> ProcProv11 = 64
 c_order_vm_memory#1326: aux_hard202 = 1 -> MemProv11 = 488000
 c_order_vm_storage#1327: aux_hard202 = 1 -> StorageProv11 = 8000
 lc1329: aux_hard203 = 1 <-> vmType11 = 3
 c_order_vm_price#1329: aux_hard203 = 1 -> PriceProv11 = 16000
 c_order_vm_cpu#1330: aux_hard203 = 1 -> ProcProv11 = 64
 c_order_vm_memory#1331: aux_hard203 = 1 -> MemProv11 = 1952
 c_order_vm_storage#1332: aux_hard203 = 1 -> StorageProv11 = 1000
 lc1334: aux_hard204 = 1 <-> vmType11 = 4
 c_order_vm_price#1334: aux_hard204 = 1 -> PriceProv11 = 4105
 c_order_vm_cpu#1335: aux_hard204 = 1 -> ProcProv11 = 32
 c_order_vm_memory#1336: aux_hard204 = 1 -> MemProv11 = 244000
 c_order_vm_storage#1337: aux_hard204 = 1 -> StorageProv11 = 2000
 lc1339: aux_hard205 = 1 <-> vmType11 = 5
 c_order_vm_price#1339: aux_hard205 = 1 -> PriceProv11 = 4576
 c_order_vm_cpu#1340: aux_hard205 = 1 -> ProcProv11 = 32
 c_order_vm_memory#1341: aux_hard205 = 1 -> MemProv11 = 244000
 c_order_vm_storage#1342: aux_hard205 = 1 -> StorageProv11 = 4000
 lc1344: aux_hard206 = 1 <-> vmType11 = 6
 c_order_vm_price#1344: aux_hard206 = 1 -> PriceProv11 = 1373
 c_order_vm_cpu#1345: aux_hard206 = 1 -> ProcProv11 = 16
 c_order_vm_memory#1346: aux_hard206 = 1 -> MemProv11 = 122000
 c_order_vm_storage#1347: aux_hard206 = 1 -> StorageProv11 = 2000
 lc1349: aux_hard207 = 1 <-> vmType11 = 7
 c_order_vm_price#1349: aux_hard207 = 1 -> PriceProv11 = 1430
 c_order_vm_cpu#1350: aux_hard207 = 1 -> ProcProv11 = 16
 c_order_vm_memory#1351: aux_hard207 = 1 -> MemProv11 = 30000
 c_order_vm_storage#1352: aux_hard207 = 1 -> StorageProv11 = 2000
 lc1354: aux_hard208 = 1 <-> vmType11 = 8
 c_order_vm_price#1354: aux_hard208 = 1 -> PriceProv11 = 5400
 c_order_vm_cpu#1355: aux_hard208 = 1 -> ProcProv11 = 17
 c_order_vm_memory#1356: aux_hard208 = 1 -> MemProv11 = 117000
 c_order_vm_storage#1357: aux_hard208 = 1 -> StorageProv11 = 24000
 lc1359: aux_hard209 = 1 <-> vmType11 = 9
 c_order_vm_price#1359: aux_hard209 = 1 -> PriceProv11 = 3079
 c_order_vm_cpu#1360: aux_hard209 = 1 -> ProcProv11 = 16
 c_order_vm_memory#1361: aux_hard209 = 1 -> MemProv11 = 122000
 c_order_vm_storage#1362: aux_hard209 = 1 -> StorageProv11 = 1000
 lc1364: aux_hard210 = 1 <-> vmType11 = 10
 c_order_vm_price#1364: aux_hard210 = 1 -> PriceProv11 = 1470
 c_order_vm_cpu#1365: aux_hard210 = 1 -> ProcProv11 = 8
 c_order_vm_memory#1366: aux_hard210 = 1 -> MemProv11 = 61000
 c_order_vm_storage#1367: aux_hard210 = 1 -> StorageProv11 = 6000
 lc1369: aux_hard211 = 1 <-> vmType11 = 11
 c_order_vm_price#1369: aux_hard211 = 1 -> PriceProv11 = 1301
 c_order_vm_cpu#1370: aux_hard211 = 1 -> ProcProv11 = 8
 c_order_vm_memory#1371: aux_hard211 = 1 -> MemProv11 = 68400
 c_order_vm_storage#1372: aux_hard211 = 1 -> StorageProv11 = 2000
 lc1374: aux_hard212 = 1 <-> vmType11 = 12
 c_order_vm_price#1374: aux_hard212 = 1 -> PriceProv11 = 1288
 c_order_vm_cpu#1375: aux_hard212 = 1 -> ProcProv11 = 8
 c_order_vm_memory#1376: aux_hard212 = 1 -> MemProv11 = 68400
 c_order_vm_storage#1377: aux_hard212 = 1 -> StorageProv11 = 2000
 lc1379: aux_hard213 = 1 <-> vmType11 = 13
 c_order_vm_price#1379: aux_hard213 = 1 -> PriceProv11 = 402
 c_order_vm_cpu#1380: aux_hard213 = 1 -> ProcProv11 = 4
 c_order_vm_memory#1381: aux_hard213 = 1 -> MemProv11 = 15000
 c_order_vm_storage#1382: aux_hard213 = 1 -> StorageProv11 = 2000
 lc1384: aux_hard214 = 1 <-> vmType11 = 14
 c_order_vm_price#1384: aux_hard214 = 1 -> PriceProv11 = 827
 c_order_vm_cpu#1385: aux_hard214 = 1 -> ProcProv11 = 4
 c_order_vm_memory#1386: aux_hard214 = 1 -> MemProv11 = 30500
 c_order_vm_storage#1387: aux_hard214 = 1 -> StorageProv11 = 3000
 lc1389: aux_hard215 = 1 <-> vmType11 = 15
 c_order_vm_price#1389: aux_hard215 = 1 -> PriceProv11 = 379
 c_order_vm_cpu#1390: aux_hard215 = 1 -> ProcProv11 = 4
 c_order_vm_memory#1391: aux_hard215 = 1 -> MemProv11 = 30500
 c_order_vm_storage#1392: aux_hard215 = 1 -> StorageProv11 = 1000
 lc1394: aux_hard216 = 1 <-> vmType11 = 16
 c_order_vm_price#1394: aux_hard216 = 1 -> PriceProv11 = 146
 c_order_vm_cpu#1395: aux_hard216 = 1 -> ProcProv11 = 2
 c_order_vm_memory#1396: aux_hard216 = 1 -> MemProv11 = 7500
 c_order_vm_storage#1397: aux_hard216 = 1 -> StorageProv11 = 1000
 lc1399: aux_hard217 = 1 <-> vmType11 = 17
 c_order_vm_price#1399: aux_hard217 = 1 -> PriceProv11 = 128
 c_order_vm_cpu#1400: aux_hard217 = 1 -> ProcProv11 = 2
 c_order_vm_memory#1401: aux_hard217 = 1 -> MemProv11 = 3750
 c_order_vm_storage#1402: aux_hard217 = 1 -> StorageProv11 = 2000
 lc1404: aux_hard218 = 1 <-> vmType11 = 18
 c_order_vm_price#1404: aux_hard218 = 1 -> PriceProv11 = 58
 c_order_vm_cpu#1405: aux_hard218 = 1 -> ProcProv11 = 1
 c_order_vm_memory#1406: aux_hard218 = 1 -> MemProv11 = 1700
 c_order_vm_storage#1407: aux_hard218 = 1 -> StorageProv11 = 1000
 lc1409: aux_hard219 = 1 <-> vmType11 = 19
 c_order_vm_price#1409: aux_hard219 = 1 -> PriceProv11 = 93
 c_order_vm_cpu#1410: aux_hard219 = 1 -> ProcProv11 = 1
 c_order_vm_memory#1411: aux_hard219 = 1 -> MemProv11 = 3750
 c_order_vm_storage#1412: aux_hard219 = 1 -> StorageProv11 = 1000
 lc1414: aux_hard220 = 1 <-> vmType11 = 20
 c_order_vm_price#1414: aux_hard220 = 1 -> PriceProv11 = 98
 c_order_vm_cpu#1415: aux_hard220 = 1 -> ProcProv11 = 1
 c_order_vm_memory#1416: aux_hard220 = 1 -> MemProv11 = 3750
 c_order_vm_storage#1417: aux_hard220 = 1 -> StorageProv11 = 1000
 lc1419: vm11 = 1 -> vmType11 >= 1
         _{C1_VM1pC2_VM1pC3_VM1..} = 1 <-> C1_VM1 + C2_VM1 + C3_VM1 + C4_VM1
         + C5_VM1 + C6_VM1 + C7_VM1 + C8_VM1 + C9_VM1 + C10_VM1 - C1_VM2
         - C2_VM2 - C3_VM2 - C4_VM2 - C5_VM2 - C6_VM2 - C7_VM2 - C8_VM2 - C9_VM2
         - C10_VM2 = 0
         x181 = 1 <-> PriceProv1 - PriceProv2 = 0
         x184 = 1 <-> C1_VM1 - C1_VM2 = 0
         x187 = 1 <-> C2_VM1 - C2_VM2 = 0
         x190 = 1 <-> C3_VM1 - C3_VM2 = 0
         x193 = 1 <-> C4_VM1 - C4_VM2 = 0
         x196 = 1 <-> C5_VM1 - C5_VM2 = 0
         x199 = 1 <-> C6_VM1 - C6_VM2 = 0
         x202 = 1 <-> C7_VM1 - C7_VM2 = 0
         x205 = 1 <-> C8_VM1 - C8_VM2 = 0
         x208 = 1 <-> C9_VM1 - C9_VM2 = 0
         _{C1_VM2pC2_VM2pC3_VM2..} = 1 <-> C1_VM2 + C2_VM2 + C3_VM2 + C4_VM2
         + C5_VM2 + C6_VM2 + C7_VM2 + C8_VM2 + C9_VM2 + C10_VM2 - C1_VM3
         - C2_VM3 - C3_VM3 - C4_VM3 - C5_VM3 - C6_VM3 - C7_VM3 - C8_VM3 - C9_VM3
         - C10_VM3 = 0
         x213 = 1 <-> PriceProv2 - PriceProv3 = 0
         x216 = 1 <-> C1_VM2 - C1_VM3 = 0
         x219 = 1 <-> C2_VM2 - C2_VM3 = 0
         x222 = 1 <-> C3_VM2 - C3_VM3 = 0
         x225 = 1 <-> C4_VM2 - C4_VM3 = 0
         x228 = 1 <-> C5_VM2 - C5_VM3 = 0
         x231 = 1 <-> C6_VM2 - C6_VM3 = 0
         x234 = 1 <-> C7_VM2 - C7_VM3 = 0
         x237 = 1 <-> C8_VM2 - C8_VM3 = 0
         x240 = 1 <-> C9_VM2 - C9_VM3 = 0
         _{C1_VM3pC2_VM3pC3_VM3..} = 1 <-> C1_VM3 + C2_VM3 + C3_VM3 + C4_VM3
         + C5_VM3 + C6_VM3 + C7_VM3 + C8_VM3 + C9_VM3 + C10_VM3 - C1_VM4
         - C2_VM4 - C3_VM4 - C4_VM4 - C5_VM4 - C6_VM4 - C7_VM4 - C8_VM4 - C9_VM4
         - C10_VM4 = 0
         x245 = 1 <-> PriceProv3 - PriceProv4 = 0
         x248 = 1 <-> C1_VM3 - C1_VM4 = 0
         x251 = 1 <-> C2_VM3 - C2_VM4 = 0
         x254 = 1 <-> C3_VM3 - C3_VM4 = 0
         x257 = 1 <-> C4_VM3 - C4_VM4 = 0
         x260 = 1 <-> C5_VM3 - C5_VM4 = 0
         x263 = 1 <-> C6_VM3 - C6_VM4 = 0
         x266 = 1 <-> C7_VM3 - C7_VM4 = 0
         x269 = 1 <-> C8_VM3 - C8_VM4 = 0
         x272 = 1 <-> C9_VM3 - C9_VM4 = 0
         _{C1_VM4pC2_VM4pC3_VM4..} = 1 <-> C1_VM4 + C2_VM4 + C3_VM4 + C4_VM4
         + C5_VM4 + C6_VM4 + C7_VM4 + C8_VM4 + C9_VM4 + C10_VM4 - C1_VM5
         - C2_VM5 - C3_VM5 - C4_VM5 - C5_VM5 - C6_VM5 - C7_VM5 - C8_VM5 - C9_VM5
         - C10_VM5 = 0
         x277 = 1 <-> PriceProv4 - PriceProv5 = 0
         x280 = 1 <-> C1_VM4 - C1_VM5 = 0
         x283 = 1 <-> C2_VM4 - C2_VM5 = 0
         x286 = 1 <-> C3_VM4 - C3_VM5 = 0
         x289 = 1 <-> C4_VM4 - C4_VM5 = 0
         x292 = 1 <-> C5_VM4 - C5_VM5 = 0
         x295 = 1 <-> C6_VM4 - C6_VM5 = 0
         x298 = 1 <-> C7_VM4 - C7_VM5 = 0
         x301 = 1 <-> C8_VM4 - C8_VM5 = 0
         x304 = 1 <-> C9_VM4 - C9_VM5 = 0
         _{C1_VM5pC2_VM5pC3_VM5..} = 1 <-> C1_VM5 + C2_VM5 + C3_VM5 + C4_VM5
         + C5_VM5 + C6_VM5 + C7_VM5 + C8_VM5 + C9_VM5 + C10_VM5 - C1_VM6
         - C2_VM6 - C3_VM6 - C4_VM6 - C5_VM6 - C6_VM6 - C7_VM6 - C8_VM6 - C9_VM6
         - C10_VM6 = 0
         x309 = 1 <-> PriceProv5 - PriceProv6 = 0
         x312 = 1 <-> C1_VM5 - C1_VM6 = 0
         x315 = 1 <-> C2_VM5 - C2_VM6 = 0
         x318 = 1 <-> C3_VM5 - C3_VM6 = 0
         x321 = 1 <-> C4_VM5 - C4_VM6 = 0
         x324 = 1 <-> C5_VM5 - C5_VM6 = 0
         x327 = 1 <-> C6_VM5 - C6_VM6 = 0
         x330 = 1 <-> C7_VM5 - C7_VM6 = 0
         x333 = 1 <-> C8_VM5 - C8_VM6 = 0
         x336 = 1 <-> C9_VM5 - C9_VM6 = 0
         _{C1_VM6pC2_VM6pC3_VM6..} = 1 <-> C1_VM6 + C2_VM6 + C3_VM6 + C4_VM6
         + C5_VM6 + C6_VM6 + C7_VM6 + C8_VM6 + C9_VM6 + C10_VM6 - C1_VM7
         - C2_VM7 - C3_VM7 - C4_VM7 - C5_VM7 - C6_VM7 - C7_VM7 - C8_VM7 - C9_VM7
         - C10_VM7 = 0
         x341 = 1 <-> PriceProv6 - PriceProv7 = 0
         x344 = 1 <-> C1_VM6 - C1_VM7 = 0
         x347 = 1 <-> C2_VM6 - C2_VM7 = 0
         x350 = 1 <-> C3_VM6 - C3_VM7 = 0
         x353 = 1 <-> C4_VM6 - C4_VM7 = 0
         x356 = 1 <-> C5_VM6 - C5_VM7 = 0
         x359 = 1 <-> C6_VM6 - C6_VM7 = 0
         x362 = 1 <-> C7_VM6 - C7_VM7 = 0
         x365 = 1 <-> C8_VM6 - C8_VM7 = 0
         x368 = 1 <-> C9_VM6 - C9_VM7 = 0
         _{C1_VM7pC2_VM7pC3_VM7..} = 1 <-> C1_VM7 + C2_VM7 + C3_VM7 + C4_VM7
         + C5_VM7 + C6_VM7 + C7_VM7 + C8_VM7 + C9_VM7 + C10_VM7 - C1_VM8
         - C2_VM8 - C3_VM8 - C4_VM8 - C5_VM8 - C6_VM8 - C7_VM8 - C8_VM8 - C9_VM8
         - C10_VM8 = 0
         x373 = 1 <-> PriceProv7 - PriceProv8 = 0
         x376 = 1 <-> C1_VM7 - C1_VM8 = 0
         x379 = 1 <-> C2_VM7 - C2_VM8 = 0
         x382 = 1 <-> C3_VM7 - C3_VM8 = 0
         x385 = 1 <-> C4_VM7 - C4_VM8 = 0
         x388 = 1 <-> C5_VM7 - C5_VM8 = 0
         x391 = 1 <-> C6_VM7 - C6_VM8 = 0
         x394 = 1 <-> C7_VM7 - C7_VM8 = 0
         x397 = 1 <-> C8_VM7 - C8_VM8 = 0
         x400 = 1 <-> C9_VM7 - C9_VM8 = 0
         _{C1_VM8pC2_VM8pC3_VM8..} = 1 <-> C1_VM8 + C2_VM8 + C3_VM8 + C4_VM8
         + C5_VM8 + C6_VM8 + C7_VM8 + C8_VM8 + C9_VM8 + C10_VM8 - C1_VM9
         - C2_VM9 - C3_VM9 - C4_VM9 - C5_VM9 - C6_VM9 - C7_VM9 - C8_VM9 - C9_VM9
         - C10_VM9 = 0
         x405 = 1 <-> PriceProv8 - PriceProv9 = 0
         x408 = 1 <-> C1_VM8 - C1_VM9 = 0
         x411 = 1 <-> C2_VM8 - C2_VM9 = 0
         x414 = 1 <-> C3_VM8 - C3_VM9 = 0
         x417 = 1 <-> C4_VM8 - C4_VM9 = 0
         x420 = 1 <-> C5_VM8 - C5_VM9 = 0
         x423 = 1 <-> C6_VM8 - C6_VM9 = 0
         x426 = 1 <-> C7_VM8 - C7_VM9 = 0
         x429 = 1 <-> C8_VM8 - C8_VM9 = 0
         x432 = 1 <-> C9_VM8 - C9_VM9 = 0
         _{C1_VM9pC2_VM9pC3_VM9..} = 1 <-> C1_VM9 + C2_VM9 + C3_VM9 + C4_VM9
         + C5_VM9 + C6_VM9 + C7_VM9 + C8_VM9 + C9_VM9 + C10_VM9 - C1_VM10
         - C2_VM10 - C3_VM10 - C4_VM10 - C5_VM10 - C6_VM10 - C7_VM10 - C8_VM10
         - C9_VM10 - C10_VM10 = 0
         x437 = 1 <-> PriceProv9 - PriceProv10 = 0
         x440 = 1 <-> C1_VM9 - C1_VM10 = 0
         x443 = 1 <-> C2_VM9 - C2_VM10 = 0
         x446 = 1 <-> C3_VM9 - C3_VM10 = 0
         x449 = 1 <-> C4_VM9 - C4_VM10 = 0
         x452 = 1 <-> C5_VM9 - C5_VM10 = 0
         x455 = 1 <-> C6_VM9 - C6_VM10 = 0
         x458 = 1 <-> C7_VM9 - C7_VM10 = 0
         x461 = 1 <-> C8_VM9 - C8_VM10 = 0
         x464 = 1 <-> C9_VM9 - C9_VM10 = 0
         _{C1_VM10pC2_VM10pC3_V..} = 1 <-> C1_VM10 + C2_VM10 + C3_VM10 + C4_VM10
         + C5_VM10 + C6_VM10 + C7_VM10 + C8_VM10 + C9_VM10 + C10_VM10 - C1_VM11
         - C2_VM11 - C3_VM11 - C4_VM11 - C5_VM11 - C6_VM11 - C7_VM11 - C8_VM11
         - C9_VM11 - C10_VM11 = 0
         x469 = 1 <-> PriceProv10 - PriceProv11 = 0
         x472 = 1 <-> C1_VM10 - C1_VM11 = 0
         x475 = 1 <-> C2_VM10 - C2_VM11 = 0
         x478 = 1 <-> C3_VM10 - C3_VM11 = 0
         x481 = 1 <-> C4_VM10 - C4_VM11 = 0
         x484 = 1 <-> C5_VM10 - C5_VM11 = 0
         x487 = 1 <-> C6_VM10 - C6_VM11 = 0
         x490 = 1 <-> C7_VM10 - C7_VM11 = 0
         x493 = 1 <-> C8_VM10 - C8_VM11 = 0
         x496 = 1 <-> C9_VM10 - C9_VM11 = 0

Bounds
 0 <= vm1 <= 1
 0 <= vm2 <= 1
 0 <= vm3 <= 1
 0 <= vm4 <= 1
 0 <= vm5 <= 1
 0 <= vm6 <= 1
 0 <= vm7 <= 1
 0 <= vm8 <= 1
 0 <= vm9 <= 1
 0 <= vm10 <= 1
 0 <= vm11 <= 1
 0 <= C1_VM1 <= 1
 0 <= C1_VM2 <= 1
 0 <= C1_VM3 <= 1
 0 <= C1_VM4 <= 1
 0 <= C1_VM5 <= 1
 0 <= C1_VM6 <= 1
 0 <= C1_VM7 <= 1
 0 <= C1_VM8 <= 1
 0 <= C1_VM9 <= 1
 0 <= C1_VM10 <= 1
 0 <= C1_VM11 <= 1
 0 <= C2_VM1 <= 1
 0 <= C2_VM2 <= 1
 0 <= C2_VM3 <= 1
 0 <= C2_VM4 <= 1
 0 <= C2_VM5 <= 1
 0 <= C2_VM6 <= 1
 0 <= C2_VM7 <= 1
 0 <= C2_VM8 <= 1
 0 <= C2_VM9 <= 1
 0 <= C2_VM10 <= 1
 0 <= C2_VM11 <= 1
 0 <= C3_VM1 <= 1
 0 <= C3_VM2 <= 1
 0 <= C3_VM3 <= 1
 0 <= C3_VM4 <= 1
 0 <= C3_VM5 <= 1
 0 <= C3_VM6 <= 1
 0 <= C3_VM7 <= 1
 0 <= C3_VM8 <= 1
 0 <= C3_VM9 <= 1
 0 <= C3_VM10 <= 1
 0 <= C3_VM11 <= 1
 0 <= C4_VM1 <= 1
 0 <= C4_VM2 <= 1
 0 <= C4_VM3 <= 1
 0 <= C4_VM4 <= 1
 0 <= C4_VM5 <= 1
 0 <= C4_VM6 <= 1
 0 <= C4_VM7 <= 1
 0 <= C4_VM8 <= 1
 0 <= C4_VM9 <= 1
 0 <= C4_VM10 <= 1
 0 <= C4_VM11 <= 1
 0 <= C5_VM1 <= 1
 0 <= C5_VM2 <= 1
 0 <= C5_VM3 <= 1
 0 <= C5_VM4 <= 1
 0 <= C5_VM5 <= 1
 0 <= C5_VM6 <= 1
 0 <= C5_VM7 <= 1
 0 <= C5_VM8 <= 1
 0 <= C5_VM9 <= 1
 0 <= C5_VM10 <= 1
 0 <= C5_VM11 <= 1
 0 <= C6_VM1 <= 1
 0 <= C6_VM2 <= 1
 0 <= C6_VM3 <= 1
 0 <= C6_VM4 <= 1
 0 <= C6_VM5 <= 1
 0 <= C6_VM6 <= 1
 0 <= C6_VM7 <= 1
 0 <= C6_VM8 <= 1
 0 <= C6_VM9 <= 1
 0 <= C6_VM10 <= 1
 0 <= C6_VM11 <= 1
 0 <= C7_VM1 <= 1
 0 <= C7_VM2 <= 1
 0 <= C7_VM3 <= 1
 0 <= C7_VM4 <= 1
 0 <= C7_VM5 <= 1
 0 <= C7_VM6 <= 1
 0 <= C7_VM7 <= 1
 0 <= C7_VM8 <= 1
 0 <= C7_VM9 <= 1
 0 <= C7_VM10 <= 1
 0 <= C7_VM11 <= 1
 0 <= C8_VM1 <= 1
 0 <= C8_VM2 <= 1
 0 <= C8_VM3 <= 1
 0 <= C8_VM4 <= 1
 0 <= C8_VM5 <= 1
 0 <= C8_VM6 <= 1
 0 <= C8_VM7 <= 1
 0 <= C8_VM8 <= 1
 0 <= C8_VM9 <= 1
 0 <= C8_VM10 <= 1
 0 <= C8_VM11 <= 1
 0 <= C9_VM1 <= 1
 0 <= C9_VM2 <= 1
 0 <= C9_VM3 <= 1
 0 <= C9_VM4 <= 1
 0 <= C9_VM5 <= 1
 0 <= C9_VM6 <= 1
 0 <= C9_VM7 <= 1
 0 <= C9_VM8 <= 1
 0 <= C9_VM9 <= 1
 0 <= C9_VM10 <= 1
 0 <= C9_VM11 <= 1
 0 <= C10_VM1 <= 1
 0 <= C10_VM2 <= 1
 0 <= C10_VM3 <= 1
 0 <= C10_VM4 <= 1
 0 <= C10_VM5 <= 1
 0 <= C10_VM6 <= 1
 0 <= C10_VM7 <= 1
 0 <= C10_VM8 <= 1
 0 <= C10_VM9 <= 1
 0 <= C10_VM10 <= 1
 0 <= C10_VM11 <= 1
       vmType1 <= 20
       vmType2 <= 20
       vmType3 <= 20
       vmType4 <= 20
       vmType5 <= 20
       vmType6 <= 20
       vmType7 <= 20
       vmType8 <= 20
       vmType9 <= 20
       vmType10 <= 20
       vmType11 <= 20
 1 <= ProcProv1 <= 64
 1 <= ProcProv2 <= 64
 1 <= ProcProv3 <= 64
 1 <= ProcProv4 <= 64
 1 <= ProcProv5 <= 64
 1 <= ProcProv6 <= 64
 1 <= ProcProv7 <= 64
 1 <= ProcProv8 <= 64
 1 <= ProcProv9 <= 64
 1 <= ProcProv10 <= 64
 1 <= ProcProv11 <= 64
 1700 <= MemProv1 <= 976000
 1700 <= MemProv2 <= 976000
 1700 <= MemProv3 <= 976000
 1700 <= MemProv4 <= 976000
 1700 <= MemProv5 <= 976000
 1700 <= MemProv6 <= 976000
 1700 <= MemProv7 <= 976000
 1700 <= MemProv8 <= 976000
 1700 <= MemProv9 <= 976000
 1700 <= MemProv10 <= 976000
 1700 <= MemProv11 <= 976000
 1000 <= StorageProv1 <= 24000
 1000 <= StorageProv2 <= 24000
 1000 <= StorageProv3 <= 24000
 1000 <= StorageProv4 <= 24000
 1000 <= StorageProv5 <= 24000
 1000 <= StorageProv6 <= 24000
 1000 <= StorageProv7 <= 24000
 1000 <= StorageProv8 <= 24000
 1000 <= StorageProv9 <= 24000
 1000 <= StorageProv10 <= 24000
 1000 <= StorageProv11 <= 24000
       PriceProv1 <= 16000
       PriceProv2 <= 16000
       PriceProv3 <= 16000
       PriceProv4 <= 16000
       PriceProv5 <= 16000
       PriceProv6 <= 16000
       PriceProv7 <= 16000
       PriceProv8 <= 16000
       PriceProv9 <= 16000
       PriceProv10 <= 16000
       PriceProv11 <= 16000
 0 <= order_VM0_combined <= 1
 0 <= lex_VM0_comp0 <= 1
 0 <= _and178 <= 1
 0 <= _{C1_VM1pC2_VM1pC3_VM1..} <= 1
 0 <= x181 <= 1
 0 <= lex_VM0_comp1 <= 1
 0 <= _and182 <= 1
 0 <= x184 <= 1
 0 <= lex_VM0_comp2 <= 1
 0 <= _and185 <= 1
 0 <= x187 <= 1
 0 <= lex_VM0_comp3 <= 1
 0 <= _and188 <= 1
 0 <= x190 <= 1
 0 <= lex_VM0_comp4 <= 1
 0 <= _and191 <= 1
 0 <= x193 <= 1
 0 <= lex_VM0_comp5 <= 1
 0 <= _and194 <= 1
 0 <= x196 <= 1
 0 <= lex_VM0_comp6 <= 1
 0 <= _and197 <= 1
 0 <= x199 <= 1
 0 <= lex_VM0_comp7 <= 1
 0 <= _and200 <= 1
 0 <= x202 <= 1
 0 <= lex_VM0_comp8 <= 1
 0 <= _and203 <= 1
 0 <= x205 <= 1
 0 <= lex_VM0_comp9 <= 1
 0 <= _and206 <= 1
 0 <= x208 <= 1
 0 <= order_VM1_combined <= 1
 0 <= lex_VM1_comp0 <= 1
 0 <= _and210 <= 1
 0 <= _{C1_VM2pC2_VM2pC3_VM2..} <= 1
 0 <= x213 <= 1
 0 <= lex_VM1_comp1 <= 1
 0 <= _and214 <= 1
 0 <= x216 <= 1
 0 <= lex_VM1_comp2 <= 1
 0 <= _and217 <= 1
 0 <= x219 <= 1
 0 <= lex_VM1_comp3 <= 1
 0 <= _and220 <= 1
 0 <= x222 <= 1
 0 <= lex_VM1_comp4 <= 1
 0 <= _and223 <= 1
 0 <= x225 <= 1
 0 <= lex_VM1_comp5 <= 1
 0 <= _and226 <= 1
 0 <= x228 <= 1
 0 <= lex_VM1_comp6 <= 1
 0 <= _and229 <= 1
 0 <= x231 <= 1
 0 <= lex_VM1_comp7 <= 1
 0 <= _and232 <= 1
 0 <= x234 <= 1
 0 <= lex_VM1_comp8 <= 1
 0 <= _and235 <= 1
 0 <= x237 <= 1
 0 <= lex_VM1_comp9 <= 1
 0 <= _and238 <= 1
 0 <= x240 <= 1
 0 <= order_VM2_combined <= 1
 0 <= lex_VM2_comp0 <= 1
 0 <= _and242 <= 1
 0 <= _{C1_VM3pC2_VM3pC3_VM3..} <= 1
 0 <= x245 <= 1
 0 <= lex_VM2_comp1 <= 1
 0 <= _and246 <= 1
 0 <= x248 <= 1
 0 <= lex_VM2_comp2 <= 1
 0 <= _and249 <= 1
 0 <= x251 <= 1
 0 <= lex_VM2_comp3 <= 1
 0 <= _and252 <= 1
 0 <= x254 <= 1
 0 <= lex_VM2_comp4 <= 1
 0 <= _and255 <= 1
 0 <= x257 <= 1
 0 <= lex_VM2_comp5 <= 1
 0 <= _and258 <= 1
 0 <= x260 <= 1
 0 <= lex_VM2_comp6 <= 1
 0 <= _and261 <= 1
 0 <= x263 <= 1
 0 <= lex_VM2_comp7 <= 1
 0 <= _and264 <= 1
 0 <= x266 <= 1
 0 <= lex_VM2_comp8 <= 1
 0 <= _and267 <= 1
 0 <= x269 <= 1
 0 <= lex_VM2_comp9 <= 1
 0 <= _and270 <= 1
 0 <= x272 <= 1
 0 <= order_VM3_combined <= 1
 0 <= lex_VM3_comp0 <= 1
 0 <= _and274 <= 1
 0 <= _{C1_VM4pC2_VM4pC3_VM4..} <= 1
 0 <= x277 <= 1
 0 <= lex_VM3_comp1 <= 1
 0 <= _and278 <= 1
 0 <= x280 <= 1
 0 <= lex_VM3_comp2 <= 1
 0 <= _and281 <= 1
 0 <= x283 <= 1
 0 <= lex_VM3_comp3 <= 1
 0 <= _and284 <= 1
 0 <= x286 <= 1
 0 <= lex_VM3_comp4 <= 1
 0 <= _and287 <= 1
 0 <= x289 <= 1
 0 <= lex_VM3_comp5 <= 1
 0 <= _and290 <= 1
 0 <= x292 <= 1
 0 <= lex_VM3_comp6 <= 1
 0 <= _and293 <= 1
 0 <= x295 <= 1
 0 <= lex_VM3_comp7 <= 1
 0 <= _and296 <= 1
 0 <= x298 <= 1
 0 <= lex_VM3_comp8 <= 1
 0 <= _and299 <= 1
 0 <= x301 <= 1
 0 <= lex_VM3_comp9 <= 1
 0 <= _and302 <= 1
 0 <= x304 <= 1
 0 <= order_VM4_combined <= 1
 0 <= lex_VM4_comp0 <= 1
 0 <= _and306 <= 1
 0 <= _{C1_VM5pC2_VM5pC3_VM5..} <= 1
 0 <= x309 <= 1
 0 <= lex_VM4_comp1 <= 1
 0 <= _and310 <= 1
 0 <= x312 <= 1
 0 <= lex_VM4_comp2 <= 1
 0 <= _and313 <= 1
 0 <= x315 <= 1
 0 <= lex_VM4_comp3 <= 1
 0 <= _and316 <= 1
 0 <= x318 <= 1
 0 <= lex_VM4_comp4 <= 1
 0 <= _and319 <= 1
 0 <= x321 <= 1
 0 <= lex_VM4_comp5 <= 1
 0 <= _and322 <= 1
 0 <= x324 <= 1
 0 <= lex_VM4_comp6 <= 1
 0 <= _and325 <= 1
 0 <= x327 <= 1
 0 <= lex_VM4_comp7 <= 1
 0 <= _and328 <= 1
 0 <= x330 <= 1
 0 <= lex_VM4_comp8 <= 1
 0 <= _and331 <= 1
 0 <= x333 <= 1
 0 <= lex_VM4_comp9 <= 1
 0 <= _and334 <= 1
 0 <= x336 <= 1
 0 <= order_VM5_combined <= 1
 0 <= lex_VM5_comp0 <= 1
 0 <= _and338 <= 1
 0 <= _{C1_VM6pC2_VM6pC3_VM6..} <= 1
 0 <= x341 <= 1
 0 <= lex_VM5_comp1 <= 1
 0 <= _and342 <= 1
 0 <= x344 <= 1
 0 <= lex_VM5_comp2 <= 1
 0 <= _and345 <= 1
 0 <= x347 <= 1
 0 <= lex_VM5_comp3 <= 1
 0 <= _and348 <= 1
 0 <= x350 <= 1
 0 <= lex_VM5_comp4 <= 1
 0 <= _and351 <= 1
 0 <= x353 <= 1
 0 <= lex_VM5_comp5 <= 1
 0 <= _and354 <= 1
 0 <= x356 <= 1
 0 <= lex_VM5_comp6 <= 1
 0 <= _and357 <= 1
 0 <= x359 <= 1
 0 <= lex_VM5_comp7 <= 1
 0 <= _and360 <= 1
 0 <= x362 <= 1
 0 <= lex_VM5_comp8 <= 1
 0 <= _and363 <= 1
 0 <= x365 <= 1
 0 <= lex_VM5_comp9 <= 1
 0 <= _and366 <= 1
 0 <= x368 <= 1
 0 <= order_VM6_combined <= 1
 0 <= lex_VM6_comp0 <= 1
 0 <= _and370 <= 1
 0 <= _{C1_VM7pC2_VM7pC3_VM7..} <= 1
 0 <= x373 <= 1
 0 <= lex_VM6_comp1 <= 1
 0 <= _and374 <= 1
 0 <= x376 <= 1
 0 <= lex_VM6_comp2 <= 1
 0 <= _and377 <= 1
 0 <= x379 <= 1
 0 <= lex_VM6_comp3 <= 1
 0 <= _and380 <= 1
 0 <= x382 <= 1
 0 <= lex_VM6_comp4 <= 1
 0 <= _and383 <= 1
 0 <= x385 <= 1
 0 <= lex_VM6_comp5 <= 1
 0 <= _and386 <= 1
 0 <= x388 <= 1
 0 <= lex_VM6_comp6 <= 1
 0 <= _and389 <= 1
 0 <= x391 <= 1
 0 <= lex_VM6_comp7 <= 1
 0 <= _and392 <= 1
 0 <= x394 <= 1
 0 <= lex_VM6_comp8 <= 1
 0 <= _and395 <= 1
 0 <= x397 <= 1
 0 <= lex_VM6_comp9 <= 1
 0 <= _and398 <= 1
 0 <= x400 <= 1
 0 <= order_VM7_combined <= 1
 0 <= lex_VM7_comp0 <= 1
 0 <= _and402 <= 1
 0 <= _{C1_VM8pC2_VM8pC3_VM8..} <= 1
 0 <= x405 <= 1
 0 <= lex_VM7_comp1 <= 1
 0 <= _and406 <= 1
 0 <= x408 <= 1
 0 <= lex_VM7_comp2 <= 1
 0 <= _and409 <= 1
 0 <= x411 <= 1
 0 <= lex_VM7_comp3 <= 1
 0 <= _and412 <= 1
 0 <= x414 <= 1
 0 <= lex_VM7_comp4 <= 1
 0 <= _and415 <= 1
 0 <= x417 <= 1
 0 <= lex_VM7_comp5 <= 1
 0 <= _and418 <= 1
 0 <= x420 <= 1
 0 <= lex_VM7_comp6 <= 1
 0 <= _and421 <= 1
 0 <= x423 <= 1
 0 <= lex_VM7_comp7 <= 1
 0 <= _and424 <= 1
 0 <= x426 <= 1
 0 <= lex_VM7_comp8 <= 1
 0 <= _and427 <= 1
 0 <= x429 <= 1
 0 <= lex_VM7_comp9 <= 1
 0 <= _and430 <= 1
 0 <= x432 <= 1
 0 <= order_VM8_combined <= 1
 0 <= lex_VM8_comp0 <= 1
 0 <= _and434 <= 1
 0 <= _{C1_VM9pC2_VM9pC3_VM9..} <= 1
 0 <= x437 <= 1
 0 <= lex_VM8_comp1 <= 1
 0 <= _and438 <= 1
 0 <= x440 <= 1
 0 <= lex_VM8_comp2 <= 1
 0 <= _and441 <= 1
 0 <= x443 <= 1
 0 <= lex_VM8_comp3 <= 1
 0 <= _and444 <= 1
 0 <= x446 <= 1
 0 <= lex_VM8_comp4 <= 1
 0 <= _and447 <= 1
 0 <= x449 <= 1
 0 <= lex_VM8_comp5 <= 1
 0 <= _and450 <= 1
 0 <= x452 <= 1
 0 <= lex_VM8_comp6 <= 1
 0 <= _and453 <= 1
 0 <= x455 <= 1
 0 <= lex_VM8_comp7 <= 1
 0 <= _and456 <= 1
 0 <= x458 <= 1
 0 <= lex_VM8_comp8 <= 1
 0 <= _and459 <= 1
 0 <= x461 <= 1
 0 <= lex_VM8_comp9 <= 1
 0 <= _and462 <= 1
 0 <= x464 <= 1
 0 <= order_VM9_combined <= 1
 0 <= lex_VM9_comp0 <= 1
 0 <= _and466 <= 1
 0 <= _{C1_VM10pC2_VM10pC3_V..} <= 1
 0 <= x469 <= 1
 0 <= lex_VM9_comp1 <= 1
 0 <= _and470 <= 1
 0 <= x472 <= 1
 0 <= lex_VM9_comp2 <= 1
 0 <= _and473 <= 1
 0 <= x475 <= 1
 0 <= lex_VM9_comp3 <= 1
 0 <= _and476 <= 1
 0 <= x478 <= 1
 0 <= lex_VM9_comp4 <= 1
 0 <= _and479 <= 1
 0 <= x481 <= 1
 0 <= lex_VM9_comp5 <= 1
 0 <= _and482 <= 1
 0 <= x484 <= 1
 0 <= lex_VM9_comp6 <= 1
 0 <= _and485 <= 1
 0 <= x487 <= 1
 0 <= lex_VM9_comp7 <= 1
 0 <= _and488 <= 1
 0 <= x490 <= 1
 0 <= lex_VM9_comp8 <= 1
 0 <= _and491 <= 1
 0 <= x493 <= 1
 0 <= lex_VM9_comp9 <= 1
 0 <= _and494 <= 1
 0 <= x496 <= 1
 0 <= aux_hard1 <= 1
 0 <= aux_hard2 <= 1
 0 <= aux_hard3 <= 1
 0 <= aux_hard4 <= 1
 0 <= aux_hard5 <= 1
 0 <= aux_hard6 <= 1
 0 <= aux_hard7 <= 1
 0 <= aux_hard8 <= 1
 0 <= aux_hard9 <= 1
 0 <= aux_hard10 <= 1
 0 <= aux_hard11 <= 1
 0 <= aux_hard12 <= 1
 0 <= aux_hard13 <= 1
 0 <= aux_hard14 <= 1
 0 <= aux_hard15 <= 1
 0 <= aux_hard16 <= 1
 0 <= aux_hard17 <= 1
 0 <= aux_hard18 <= 1
 0 <= aux_hard19 <= 1
 0 <= aux_hard20 <= 1
 0 <= aux_hard21 <= 1
 0 <= aux_hard22 <= 1
 0 <= aux_hard23 <= 1
 0 <= aux_hard24 <= 1
 0 <= aux_hard25 <= 1
 0 <= aux_hard26 <= 1
 0 <= aux_hard27 <= 1
 0 <= aux_hard28 <= 1
 0 <= aux_hard29 <= 1
 0 <= aux_hard30 <= 1
 0 <= aux_hard31 <= 1
 0 <= aux_hard32 <= 1
 0 <= aux_hard33 <= 1
 0 <= aux_hard34 <= 1
 0 <= aux_hard35 <= 1
 0 <= aux_hard36 <= 1
 0 <= aux_hard37 <= 1
 0 <= aux_hard38 <= 1
 0 <= aux_hard39 <= 1
 0 <= aux_hard40 <= 1
 0 <= aux_hard41 <= 1
 0 <= aux_hard42 <= 1
 0 <= aux_hard43 <= 1
 0 <= aux_hard44 <= 1
 0 <= aux_hard45 <= 1
 0 <= aux_hard46 <= 1
 0 <= aux_hard47 <= 1
 0 <= aux_hard48 <= 1
 0 <= aux_hard49 <= 1
 0 <= aux_hard50 <= 1
 0 <= aux_hard51 <= 1
 0 <= aux_hard52 <= 1
 0 <= aux_hard53 <= 1
 0 <= aux_hard54 <= 1
 0 <= aux_hard55 <= 1
 0 <= aux_hard56 <= 1
 0 <= aux_hard57 <= 1
 0 <= aux_hard58 <= 1
 0 <= aux_hard59 <= 1
 0 <= aux_hard60 <= 1
 0 <= aux_hard61 <= 1
 0 <= aux_hard62 <= 1
 0 <= aux_hard63 <= 1
 0 <= aux_hard64 <= 1
 0 <= aux_hard65 <= 1
 0 <= aux_hard66 <= 1
 0 <= aux_hard67 <= 1
 0 <= aux_hard68 <= 1
 0 <= aux_hard69 <= 1
 0 <= aux_hard70 <= 1
 0 <= aux_hard71 <= 1
 0 <= aux_hard72 <= 1
 0 <= aux_hard73 <= 1
 0 <= aux_hard74 <= 1
 0 <= aux_hard75 <= 1
 0 <= aux_hard76 <= 1
 0 <= aux_hard77 <= 1
 0 <= aux_hard78 <= 1
 0 <= aux_hard79 <= 1
 0 <= aux_hard80 <= 1
 0 <= aux_hard81 <= 1
 0 <= aux_hard82 <= 1
 0 <= aux_hard83 <= 1
 0 <= aux_hard84 <= 1
 0 <= aux_hard85 <= 1
 0 <= aux_hard86 <= 1
 0 <= aux_hard87 <= 1
 0 <= aux_hard88 <= 1
 0 <= aux_hard89 <= 1
 0 <= aux_hard90 <= 1
 0 <= aux_hard91 <= 1
 0 <= aux_hard92 <= 1
 0 <= aux_hard93 <= 1
 0 <= aux_hard94 <= 1
 0 <= aux_hard95 <= 1
 0 <= aux_hard96 <= 1
 0 <= aux_hard97 <= 1
 0 <= aux_hard98 <= 1
 0 <= aux_hard99 <= 1
 0 <= aux_hard100 <= 1
 0 <= aux_hard101 <= 1
 0 <= aux_hard102 <= 1
 0 <= aux_hard103 <= 1
 0 <= aux_hard104 <= 1
 0 <= aux_hard105 <= 1
 0 <= aux_hard106 <= 1
 0 <= aux_hard107 <= 1
 0 <= aux_hard108 <= 1
 0 <= aux_hard109 <= 1
 0 <= aux_hard110 <= 1
 0 <= aux_hard111 <= 1
 0 <= aux_hard112 <= 1
 0 <= aux_hard113 <= 1
 0 <= aux_hard114 <= 1
 0 <= aux_hard115 <= 1
 0 <= aux_hard116 <= 1
 0 <= aux_hard117 <= 1
 0 <= aux_hard118 <= 1
 0 <= aux_hard119 <= 1
 0 <= aux_hard120 <= 1
 0 <= aux_hard121 <= 1
 0 <= aux_hard122 <= 1
 0 <= aux_hard123 <= 1
 0 <= aux_hard124 <= 1
 0 <= aux_hard125 <= 1
 0 <= aux_hard126 <= 1
 0 <= aux_hard127 <= 1
 0 <= aux_hard128 <= 1
 0 <= aux_hard129 <= 1
 0 <= aux_hard130 <= 1
 0 <= aux_hard131 <= 1
 0 <= aux_hard132 <= 1
 0 <= aux_hard133 <= 1
 0 <= aux_hard134 <= 1
 0 <= aux_hard135 <= 1
 0 <= aux_hard136 <= 1
 0 <= aux_hard137 <= 1
 0 <= aux_hard138 <= 1
 0 <= aux_hard139 <= 1
 0 <= aux_hard140 <= 1
 0 <= aux_hard141 <= 1
 0 <= aux_hard142 <= 1
 0 <= aux_hard143 <= 1
 0 <= aux_hard144 <= 1
 0 <= aux_hard145 <= 1
 0 <= aux_hard146 <= 1
 0 <= aux_hard147 <= 1
 0 <= aux_hard148 <= 1
 0 <= aux_hard149 <= 1
 0 <= aux_hard150 <= 1
 0 <= aux_hard151 <= 1
 0 <= aux_hard152 <= 1
 0 <= aux_hard153 <= 1
 0 <= aux_hard154 <= 1
 0 <= aux_hard155 <= 1
 0 <= aux_hard156 <= 1
 0 <= aux_hard157 <= 1
 0 <= aux_hard158 <= 1
 0 <= aux_hard159 <= 1
 0 <= aux_hard160 <= 1
 0 <= aux_hard161 <= 1
 0 <= aux_hard162 <= 1
 0 <= aux_hard163 <= 1
 0 <= aux_hard164 <= 1
 0 <= aux_hard165 <= 1
 0 <= aux_hard166 <= 1
 0 <= aux_hard167 <= 1
 0 <= aux_hard168 <= 1
 0 <= aux_hard169 <= 1
 0 <= aux_hard170 <= 1
 0 <= aux_hard171 <= 1
 0 <= aux_hard172 <= 1
 0 <= aux_hard173 <= 1
 0 <= aux_hard174 <= 1
 0 <= aux_hard175 <= 1
 0 <= aux_hard176 <= 1
 0 <= aux_hard177 <= 1
 0 <= aux_hard178 <= 1
 0 <= aux_hard179 <= 1
 0 <= aux_hard180 <= 1
 0 <= aux_hard181 <= 1
 0 <= aux_hard182 <= 1
 0 <= aux_hard183 <= 1
 0 <= aux_hard184 <= 1
 0 <= aux_hard185 <= 1
 0 <= aux_hard186 <= 1
 0 <= aux_hard187 <= 1
 0 <= aux_hard188 <= 1
 0 <= aux_hard189 <= 1
 0 <= aux_hard190 <= 1
 0 <= aux_hard191 <= 1
 0 <= aux_hard192 <= 1
 0 <= aux_hard193 <= 1
 0 <= aux_hard194 <= 1
 0 <= aux_hard195 <= 1
 0 <= aux_hard196 <= 1
 0 <= aux_hard197 <= 1
 0 <= aux_hard198 <= 1
 0 <= aux_hard199 <= 1
 0 <= aux_hard200 <= 1
 0 <= aux_hard201 <= 1
 0 <= aux_hard202 <= 1
 0 <= aux_hard203 <= 1
 0 <= aux_hard204 <= 1
 0 <= aux_hard205 <= 1
 0 <= aux_hard206 <= 1
 0 <= aux_hard207 <= 1
 0 <= aux_hard208 <= 1
 0 <= aux_hard209 <= 1
 0 <= aux_hard210 <= 1
 0 <= aux_hard211 <= 1
 0 <= aux_hard212 <= 1
 0 <= aux_hard213 <= 1
 0 <= aux_hard214 <= 1
 0 <= aux_hard215 <= 1
 0 <= aux_hard216 <= 1
 0 <= aux_hard217 <= 1
 0 <= aux_hard218 <= 1
 0 <= aux_hard219 <= 1
 0 <= aux_hard220 <= 1

Binaries
 vm1 vm2 vm3 vm4 vm5 vm6 vm7 vm8 vm9 vm10 vm11 C1_VM1 C1_VM2 C1_VM3 C1_VM4
 C1_VM5 C1_VM6 C1_VM7 C1_VM8 C1_VM9 C1_VM10 C1_VM11 C2_VM1 C2_VM2 C2_VM3 C2_VM4
 C2_VM5 C2_VM6 C2_VM7 C2_VM8 C2_VM9 C2_VM10 C2_VM11 C3_VM1 C3_VM2 C3_VM3 C3_VM4
 C3_VM5 C3_VM6 C3_VM7 C3_VM8 C3_VM9 C3_VM10 C3_VM11 C4_VM1 C4_VM2 C4_VM3 C4_VM4
 C4_VM5 C4_VM6 C4_VM7 C4_VM8 C4_VM9 C4_VM10 C4_VM11 C5_VM1 C5_VM2 C5_VM3 C5_VM4
 C5_VM5 C5_VM6 C5_VM7 C5_VM8 C5_VM9 C5_VM10 C5_VM11 C6_VM1 C6_VM2 C6_VM3 C6_VM4
 C6_VM5 C6_VM6 C6_VM7 C6_VM8 C6_VM9 C6_VM10 C6_VM11 C7_VM1 C7_VM2 C7_VM3 C7_VM4
 C7_VM5 C7_VM6 C7_VM7 C7_VM8 C7_VM9 C7_VM10 C7_VM11 C8_VM1 C8_VM2 C8_VM3 C8_VM4
 C8_VM5 C8_VM6 C8_VM7 C8_VM8 C8_VM9 C8_VM10 C8_VM11 C9_VM1 C9_VM2 C9_VM3 C9_VM4
 C9_VM5 C9_VM6 C9_VM7 C9_VM8 C9_VM9 C9_VM10 C9_VM11 C10_VM1 C10_VM2 C10_VM3
 C10_VM4 C10_VM5 C10_VM6 C10_VM7 C10_VM8 C10_VM9 C10_VM10 C10_VM11
 order_VM0_combined lex_VM0_comp0 _and178 _{C1_VM1pC2_VM1pC3_VM1..} x181
 lex_VM0_comp1 _and182 x184 lex_VM0_comp2 _and185 x187 lex_VM0_comp3 _and188
 x190 lex_VM0_comp4 _and191 x193 lex_VM0_comp5 _and194 x196 lex_VM0_comp6
 _and197 x199 lex_VM0_comp7 _and200 x202 lex_VM0_comp8 _and203 x205
 lex_VM0_comp9 _and206 x208 order_VM1_combined lex_VM1_comp0 _and210
 _{C1_VM2pC2_VM2pC3_VM2..} x213 lex_VM1_comp1 _and214 x216 lex_VM1_comp2 _and217
 x219 lex_VM1_comp3 _and220 x222 lex_VM1_comp4 _and223 x225 lex_VM1_comp5
 _and226 x228 lex_VM1_comp6 _and229 x231 lex_VM1_comp7 _and232 x234
 lex_VM1_comp8 _and235 x237 lex_VM1_comp9 _and238 x240 order_VM2_combined
 lex_VM2_comp0 _and242 _{C1_VM3pC2_VM3pC3_VM3..} x245 lex_VM2_comp1 _and246 x248
 lex_VM2_comp2 _and249 x251 lex_VM2_comp3 _and252 x254 lex_VM2_comp4 _and255
 x257 lex_VM2_comp5 _and258 x260 lex_VM2_comp6 _and261 x263 lex_VM2_comp7
 _and264 x266 lex_VM2_comp8 _and267 x269 lex_VM2_comp9 _and270 x272
 order_VM3_combined lex_VM3_comp0 _and274 _{C1_VM4pC2_VM4pC3_VM4..} x277
 lex_VM3_comp1 _and278 x280 lex_VM3_comp2 _and281 x283 lex_VM3_comp3 _and284
 x286 lex_VM3_comp4 _and287 x289 lex_VM3_comp5 _and290 x292 lex_VM3_comp6
 _and293 x295 lex_VM3_comp7 _and296 x298 lex_VM3_comp8 _and299 x301
 lex_VM3_comp9 _and302 x304 order_VM4_combined lex_VM4_comp0 _and306
 _{C1_VM5pC2_VM5pC3_VM5..} x309 lex_VM4_comp1 _and310 x312 lex_VM4_comp2 _and313
 x315 lex_VM4_comp3 _and316 x318 lex_VM4_comp4 _and319 x321 lex_VM4_comp5
 _and322 x324 lex_VM4_comp6 _and325 x327 lex_VM4_comp7 _and328 x330
 lex_VM4_comp8 _and331 x333 lex_VM4_comp9 _and334 x336 order_VM5_combined
 lex_VM5_comp0 _and338 _{C1_VM6pC2_VM6pC3_VM6..} x341 lex_VM5_comp1 _and342 x344
 lex_VM5_comp2 _and345 x347 lex_VM5_comp3 _and348 x350 lex_VM5_comp4 _and351
 x353 lex_VM5_comp5 _and354 x356 lex_VM5_comp6 _and357 x359 lex_VM5_comp7
 _and360 x362 lex_VM5_comp8 _and363 x365 lex_VM5_comp9 _and366 x368
 order_VM6_combined lex_VM6_comp0 _and370 _{C1_VM7pC2_VM7pC3_VM7..} x373
 lex_VM6_comp1 _and374 x376 lex_VM6_comp2 _and377 x379 lex_VM6_comp3 _and380
 x382 lex_VM6_comp4 _and383 x385 lex_VM6_comp5 _and386 x388 lex_VM6_comp6
 _and389 x391 lex_VM6_comp7 _and392 x394 lex_VM6_comp8 _and395 x397
 lex_VM6_comp9 _and398 x400 order_VM7_combined lex_VM7_comp0 _and402
 _{C1_VM8pC2_VM8pC3_VM8..} x405 lex_VM7_comp1 _and406 x408 lex_VM7_comp2 _and409
 x411 lex_VM7_comp3 _and412 x414 lex_VM7_comp4 _and415 x417 lex_VM7_comp5
 _and418 x420 lex_VM7_comp6 _and421 x423 lex_VM7_comp7 _and424 x426
 lex_VM7_comp8 _and427 x429 lex_VM7_comp9 _and430 x432 order_VM8_combined
 lex_VM8_comp0 _and434 _{C1_VM9pC2_VM9pC3_VM9..} x437 lex_VM8_comp1 _and438 x440
 lex_VM8_comp2 _and441 x443 lex_VM8_comp3 _and444 x446 lex_VM8_comp4 _and447
 x449 lex_VM8_comp5 _and450 x452 lex_VM8_comp6 _and453 x455 lex_VM8_comp7
 _and456 x458 lex_VM8_comp8 _and459 x461 lex_VM8_comp9 _and462 x464
 order_VM9_combined lex_VM9_comp0 _and466 _{C1_VM10pC2_VM10pC3_V..} x469
 lex_VM9_comp1 _and470 x472 lex_VM9_comp2 _and473 x475 lex_VM9_comp3 _and476
 x478 lex_VM9_comp4 _and479 x481 lex_VM9_comp5 _and482 x484 lex_VM9_comp6
 _and485 x487 lex_VM9_comp7 _and488 x490 lex_VM9_comp8 _and491 x493
 lex_VM9_comp9 _and494 x496 aux_hard1 aux_hard2 aux_hard3 aux_hard4 aux_hard5
 aux_hard6 aux_hard7 aux_hard8 aux_hard9 aux_hard10 aux_hard11 aux_hard12
 aux_hard13 aux_hard14 aux_hard15 aux_hard16 aux_hard17 aux_hard18 aux_hard19
 aux_hard20 aux_hard21 aux_hard22 aux_hard23 aux_hard24 aux_hard25 aux_hard26
 aux_hard27 aux_hard28 aux_hard29 aux_hard30 aux_hard31 aux_hard32 aux_hard33
 aux_hard34 aux_hard35 aux_hard36 aux_hard37 aux_hard38 aux_hard39 aux_hard40
 aux_hard41 aux_hard42 aux_hard43 aux_hard44 aux_hard45 aux_hard46 aux_hard47
 aux_hard48 aux_hard49 aux_hard50 aux_hard51 aux_hard52 aux_hard53 aux_hard54
 aux_hard55 aux_hard56 aux_hard57 aux_hard58 aux_hard59 aux_hard60 aux_hard61
 aux_hard62 aux_hard63 aux_hard64 aux_hard65 aux_hard66 aux_hard67 aux_hard68
 aux_hard69 aux_hard70 aux_hard71 aux_hard72 aux_hard73 aux_hard74 aux_hard75
 aux_hard76 aux_hard77 aux_hard78 aux_hard79 aux_hard80 aux_hard81 aux_hard82
 aux_hard83 aux_hard84 aux_hard85 aux_hard86 aux_hard87 aux_hard88 aux_hard89
 aux_hard90 aux_hard91 aux_hard92 aux_hard93 aux_hard94 aux_hard95 aux_hard96
 aux_hard97 aux_hard98 aux_hard99 aux_hard100 aux_hard101 aux_hard102
 aux_hard103 aux_hard104 aux_hard105 aux_hard106 aux_hard107 aux_hard108
 aux_hard109 aux_hard110 aux_hard111 aux_hard112 aux_hard113 aux_hard114
 aux_hard115 aux_hard116 aux_hard117 aux_hard118 aux_hard119 aux_hard120
 aux_hard121 aux_hard122 aux_hard123 aux_hard124 aux_hard125 aux_hard126
 aux_hard127 aux_hard128 aux_hard129 aux_hard130 aux_hard131 aux_hard132
 aux_hard133 aux_hard134 aux_hard135 aux_hard136 aux_hard137 aux_hard138
 aux_hard139 aux_hard140 aux_hard141 aux_hard142 aux_hard143 aux_hard144
 aux_hard145 aux_hard146 aux_hard147 aux_hard148 aux_hard149 aux_hard150
 aux_hard151 aux_hard152 aux_hard153 aux_hard154 aux_hard155 aux_hard156
 aux_hard157 aux_hard158 aux_hard159 aux_hard160 aux_hard161 aux_hard162
 aux_hard163 aux_hard164 aux_hard165 aux_hard166 aux_hard167 aux_hard168
 aux_hard169 aux_hard170 aux_hard171 aux_hard172 aux_hard173 aux_hard174
 aux_hard175 aux_hard176 aux_hard177 aux_hard178 aux_hard179 aux_hard180
 aux_hard181 aux_hard182 aux_hard183 aux_hard184 aux_hard185 aux_hard186
 aux_hard187 aux_hard188 aux_hard189 aux_hard190 aux_hard191 aux_hard192
 aux_hard193 aux_hard194 aux_hard195 aux_hard196 aux_hard197 aux_hard198
 aux_hard199 aux_hard200 aux_hard201 aux_hard202 aux_hard203 aux_hard204
 aux_hard205 aux_hard206 aux_hard207 aux_hard208 aux_hard209 aux_hard210
 aux_hard211 aux_hard212 aux_hard213 aux_hard214 aux_hard215 aux_hard216
 aux_hard217 aux_hard218 aux_hard219 aux_hard220

Generals
 vmType1 vmType2 vmType3 vmType4 vmType5 vmType6 vmType7 vmType8 vmType9
 vmType10 vmType11 ProcProv1 ProcProv2 ProcProv3 ProcProv4 ProcProv5 ProcProv6
 ProcProv7 ProcProv8 ProcProv9 ProcProv10 ProcProv11 MemProv1 MemProv2 MemProv3
 MemProv4 MemProv5 MemProv6 MemProv7 MemProv8 MemProv9 MemProv10 MemProv11
 StorageProv1 StorageProv2 StorageProv3 StorageProv4 StorageProv5 StorageProv6
 StorageProv7 StorageProv8 StorageProv9 StorageProv10 StorageProv11 PriceProv1
 PriceProv2 PriceProv3 PriceProv4 PriceProv5 PriceProv6 PriceProv7 PriceProv8
 PriceProv9 PriceProv10 PriceProv11
End
