m255
K4
z2
13
cModel Technology
Z0 dD:/SEMICON_VERILOG_COURCES/week_3/fsm
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
vdecoder
Z1 !s100 AcR]HiNczJX4iJ2NL@E>m2
Z2 IXH7dB=5TJZf<fKcjNfN9l3
Z3 V`JN@9S9cnhjKRR_L]QIcM3
Z4 dD:/SEMICON_VERILOG_COURCES/week_4/decoder
Z5 w1699684866
Z6 8D:/SEMICON_VERILOG_COURCES/week_4/decoder/decoder.v
Z7 FD:/SEMICON_VERILOG_COURCES/week_4/decoder/decoder.v
L0 1
Z8 OL;L;10.2c;57
r1
31
Z9 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_4/decoder/decoder.v|
Z10 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z11 !s110 1699684871
Z12 !s108 1699684871.988000
Z13 !s107 D:/SEMICON_VERILOG_COURCES/week_4/decoder/decoder.v|
!i10b 1
!s85 0
!i111 0
vdecoder_sub
Z14 !s100 hC;eL7k3GVdcUE091izC03
Z15 IzT9RmY>ML>`XK`0AVeBh<0
R3
R4
Z16 w1699683720
Z17 8D:/SEMICON_VERILOG_COURCES/week_4/decoder/decoder_sub1.v
Z18 FD:/SEMICON_VERILOG_COURCES/week_4/decoder/decoder_sub1.v
L0 1
R8
r1
31
Z19 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_4/decoder/decoder_sub1.v|
R10
Z20 !s110 1699684872
!i10b 1
!s85 0
Z21 !s108 1699684872.032000
Z22 !s107 D:/SEMICON_VERILOG_COURCES/week_4/decoder/decoder_sub1.v|
!i111 0
vregister
R20
!i10b 1
!s100 @eWKK?@S^BLAOCo^eBlYk3
IB31PMMz5CQ`N5NhBLmDLW3
R3
R4
w1699684852
Z23 8D:/SEMICON_VERILOG_COURCES/week_4/decoder/register.v
Z24 FD:/SEMICON_VERILOG_COURCES/week_4/decoder/register.v
L0 1
R8
r1
!s85 0
31
!s108 1699684872.073000
!s107 D:/SEMICON_VERILOG_COURCES/week_4/decoder/register.v|
Z25 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_4/decoder/register.v|
!i111 0
R10
