<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln70_fu_136_p2" SOURCE="equalizer.cpp:70" VARIABLE="icmp_ln70" MODULE="equalizer_Pipeline_Shift_Accumulate_Loop" LOOP="Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_142_p2" SOURCE="equalizer.cpp:70" VARIABLE="add_ln70" MODULE="equalizer_Pipeline_Shift_Accumulate_Loop" LOOP="Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_165_p2" SOURCE="equalizer.cpp:73" VARIABLE="add_ln73" MODULE="equalizer_Pipeline_Shift_Accumulate_Loop" LOOP="Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U1" SOURCE="equalizer.cpp:73" VARIABLE="mul_ln73" MODULE="equalizer_Pipeline_Shift_Accumulate_Loop" LOOP="Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U1" SOURCE="equalizer.cpp:73" VARIABLE="accumulate_2" MODULE="equalizer_Pipeline_Shift_Accumulate_Loop" LOOP="Shift_Accumulate_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_115_p2" SOURCE="equalizer.cpp:41" VARIABLE="add_ln41" MODULE="equalizer_Pipeline_Coef_Clear_Loop" LOOP="Coef_Clear_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_141_p2" SOURCE="equalizer.cpp:39" VARIABLE="add_ln39" MODULE="equalizer_Pipeline_Coef_Clear_Loop" LOOP="Coef_Clear_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln48_fu_152_p2" SOURCE="equalizer.cpp:48" VARIABLE="icmp_ln48" MODULE="equalizer_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_158_p2" SOURCE="equalizer.cpp:48" VARIABLE="add_ln48" MODULE="equalizer_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U9" SOURCE="equalizer.cpp:52" VARIABLE="mul_ln52" MODULE="equalizer_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_180_p2" SOURCE="equalizer.cpp:52" VARIABLE="add_ln52" MODULE="equalizer_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U9" SOURCE="equalizer.cpp:52" VARIABLE="add_ln52_1" MODULE="equalizer_Pipeline_VITIS_LOOP_48_1" LOOP="VITIS_LOOP_48_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U21" SOURCE="equalizer.cpp:76" VARIABLE="mul_ln76" MODULE="equalizer" LOOP="Running_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U21" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260" VARIABLE="accumulate" MODULE="equalizer" LOOP="Running_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln45_fu_547_p2" SOURCE="equalizer.cpp:45" VARIABLE="icmp_ln45" MODULE="equalizer" LOOP="Coef_Read_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_553_p2" SOURCE="equalizer.cpp:45" VARIABLE="j_1" MODULE="equalizer" LOOP="Coef_Read_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="signal_shift_reg_U" SOURCE="" VARIABLE="signal_shift_reg" MODULE="equalizer" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="equalizer" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="equalizer" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
