{
  "design": {
    "design_info": {
      "boundary_crc": "0xCD16E439E6681881",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../ALU_Testing.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1"
    },
    "design_tree": {
      "ALU_0": ""
    },
    "ports": {
      "CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "1000000000"
          }
        }
      },
      "D1_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "D2_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "ALU_OPP_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "RHO_PIN_0": {
        "direction": "I"
      },
      "ALU_OUT_0": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "BIGGER_ZERO_FLAG_0": {
        "direction": "O"
      },
      "CARRY_FLAG_0": {
        "direction": "O"
      },
      "NOT_ZERO_FLAG_0": {
        "direction": "O"
      },
      "OVERFLOW_FLAG_0": {
        "direction": "O"
      },
      "RHO_FLAG_0": {
        "direction": "O"
      },
      "SMALLER_ZERO_FLAG_0": {
        "direction": "O"
      },
      "ZERO_FLAG_0": {
        "direction": "O"
      }
    },
    "components": {
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_ALU_0_6",
        "xci_path": "ip\\design_1_ALU_0_6\\design_1_ALU_0_6.xci",
        "inst_hier_path": "ALU_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "D1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "D2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ALU_OPP": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RHO_PIN": {
            "direction": "I"
          },
          "ALU_OUT": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "CARRY_FLAG": {
            "direction": "O"
          },
          "ZERO_FLAG": {
            "direction": "O"
          },
          "SMALLER_ZERO_FLAG": {
            "direction": "O"
          },
          "BIGGER_ZERO_FLAG": {
            "direction": "O"
          },
          "OVERFLOW_FLAG": {
            "direction": "O"
          },
          "RHO_FLAG": {
            "direction": "O"
          },
          "NOT_ZERO_FLAG": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ALU_0_ALU_OUT": {
        "ports": [
          "ALU_0/ALU_OUT",
          "ALU_OUT_0"
        ]
      },
      "ALU_0_BIGGER_ZERO_FLAG": {
        "ports": [
          "ALU_0/BIGGER_ZERO_FLAG",
          "BIGGER_ZERO_FLAG_0"
        ]
      },
      "ALU_0_CARRY_FLAG": {
        "ports": [
          "ALU_0/CARRY_FLAG",
          "CARRY_FLAG_0"
        ]
      },
      "ALU_0_NOT_ZERO_FLAG": {
        "ports": [
          "ALU_0/NOT_ZERO_FLAG",
          "NOT_ZERO_FLAG_0"
        ]
      },
      "ALU_0_OVERFLOW_FLAG": {
        "ports": [
          "ALU_0/OVERFLOW_FLAG",
          "OVERFLOW_FLAG_0"
        ]
      },
      "ALU_0_RHO_FLAG": {
        "ports": [
          "ALU_0/RHO_FLAG",
          "RHO_FLAG_0"
        ]
      },
      "ALU_0_SMALLER_ZERO_FLAG": {
        "ports": [
          "ALU_0/SMALLER_ZERO_FLAG",
          "SMALLER_ZERO_FLAG_0"
        ]
      },
      "ALU_0_ZERO_FLAG": {
        "ports": [
          "ALU_0/ZERO_FLAG",
          "ZERO_FLAG_0"
        ]
      },
      "ALU_OPP_0_1": {
        "ports": [
          "ALU_OPP_0",
          "ALU_0/ALU_OPP"
        ]
      },
      "CLK_0_1": {
        "ports": [
          "CLK_0",
          "ALU_0/CLK"
        ]
      },
      "D1_0_1": {
        "ports": [
          "D1_0",
          "ALU_0/D1"
        ]
      },
      "D2_0_1": {
        "ports": [
          "D2_0",
          "ALU_0/D2"
        ]
      },
      "RHO_PIN_0_1": {
        "ports": [
          "RHO_PIN_0",
          "ALU_0/RHO_PIN"
        ]
      }
    }
  }
}