#ifndef HDMI_TX_REGOFFS_H
#define HDMI_TX_REGOFFS_H 1
#warning including deprecated file HDMI_TX_REGOFFS_H please use sanitized filename
/*

  This file is provided under a dual BSD/GPLv2 license.  When using or 
  redistributing this file, you may do so under either license.

  GPL LICENSE SUMMARY

  Copyright(c) 2007-2009 Intel Corporation. All rights reserved.

  This program is free software; you can redistribute it and/or modify 
  it under the terms of version 2 of the GNU General Public License as
  published by the Free Software Foundation.

  This program is distributed in the hope that it will be useful, but 
  WITHOUT ANY WARRANTY; without even the implied warranty of 
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
  General Public License for more details.

  You should have received a copy of the GNU General Public License 
  along with this program; if not, write to the Free Software 
  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
  The full GNU General Public License is included in this distribution 
  in the file called LICENSE.GPL.

  Contact Information:
    Intel Corporation
    2200 Mission College Blvd.
    Santa Clara, CA  97052

  BSD LICENSE 

  Copyright(c) 2007-2009 Intel Corporation. All rights reserved.
  All rights reserved.

  Redistribution and use in source and binary forms, with or without 
  modification, are permitted provided that the following conditions 
  are met:

    * Redistributions of source code must retain the above copyright 
      notice, this list of conditions and the following disclaimer.
    * Redistributions in binary form must reproduce the above copyright 
      notice, this list of conditions and the following disclaimer in 
      the documentation and/or other materials provided with the 
      distribution.
    * Neither the name of Intel Corporation nor the names of its 
      contributors may be used to endorse or promote products derived 
      from this software without specific prior written permission.

  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 
  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 
  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 
  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

*/


/* Module HDMI_TX CSR Definitions */
/* WARNING: This file is Machine Generated using sven_csr.c */


#define ROFF_HDMI_TX_CURR_DESCR	0x8 /*  */ 
	#define BITFIELD_HDMI_TX_CURR_DESCR	 0x0008, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_NEXT_DESCR	0xc /*  */ 
	#define BITFIELD_HDMI_TX_NEXT_DESCR	 0x000c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_SRCDMA_START	0x10 /*  */ 
	#define BITFIELD_HDMI_TX_SRCDMA_START	 0x0010, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_DSTDMA_START	0x14 /*  */ 
	#define BITFIELD_HDMI_TX_DSTDMA_START	 0x0014, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_SRCDMA_SIZE	0x18 /*  */ 
	#define BITFIELD_HDMI_TX_SRCDMA_SIZE	 0x0018, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_FLAGS_MODE	0x1c /*  */ 
	#define BITFIELD_HDMI_TX_FLAGS_MODE	 0x001c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_FLAGS_MODE */
	#define BLSB_HDMI_TX_FLAGS_MODE_ACTIVE	31
	#define BLSB_HDMI_TX_FLAGS_MODE_SRC_INT	30
	#define BLSB_HDMI_TX_FLAGS_MODE_DST_INT	29
	#define BLSB_HDMI_TX_FLAGS_MODE_TERM	28
	#define BLSB_HDMI_TX_FLAGS_MODE_RD_SWAP_ENDIAN	27
	#define BLSB_HDMI_TX_FLAGS_MODE_WR_SWAP_ENDIAN	26
	#define BLSB_HDMI_TX_FLAGS_MODE_SRC_ENDIANISM	25
	#define BLSB_HDMI_TX_FLAGS_MODE_DST_ENDIANISM	24
	#define BLSB_HDMI_TX_FLAGS_MODE_STRFWD_SEL	20
	#define BLSB_HDMI_TX_FLAGS_MODE_XDMA_GAP	16
	#define BLSB_HDMI_TX_FLAGS_MODE_XBURST_SZ	12
	#define BLSB_HDMI_TX_FLAGS_MODE_BURST_SZ	8
	#define BLSB_HDMI_TX_FLAGS_MODE_READ_EN	7
	#define BLSB_HDMI_TX_FLAGS_MODE_SRC_ADDR_MODE	5
	#define BLSB_HDMI_TX_FLAGS_MODE_SRC_LINK_LIST	4
	#define BLSB_HDMI_TX_FLAGS_MODE_WRITE_EN	3
	#define BLSB_HDMI_TX_FLAGS_MODE_DST_ADDR_MODE	1
	#define BLSB_HDMI_TX_FLAGS_MODE_DST_LINK_LIST	0
	/* Register Bit Widths for HDMI_TX_FLAGS_MODE */
	#define BWID_HDMI_TX_FLAGS_MODE_ACTIVE	1
	#define BWID_HDMI_TX_FLAGS_MODE_SRC_INT	1
	#define BWID_HDMI_TX_FLAGS_MODE_DST_INT	1
	#define BWID_HDMI_TX_FLAGS_MODE_TERM	1
	#define BWID_HDMI_TX_FLAGS_MODE_RD_SWAP_ENDIAN	1
	#define BWID_HDMI_TX_FLAGS_MODE_WR_SWAP_ENDIAN	1
	#define BWID_HDMI_TX_FLAGS_MODE_SRC_ENDIANISM	1
	#define BWID_HDMI_TX_FLAGS_MODE_DST_ENDIANISM	1
	#define BWID_HDMI_TX_FLAGS_MODE_STRFWD_SEL	4
	#define BWID_HDMI_TX_FLAGS_MODE_XDMA_GAP	4
	#define BWID_HDMI_TX_FLAGS_MODE_XBURST_SZ	4
	#define BWID_HDMI_TX_FLAGS_MODE_BURST_SZ	4
	#define BWID_HDMI_TX_FLAGS_MODE_READ_EN	1
	#define BWID_HDMI_TX_FLAGS_MODE_SRC_ADDR_MODE	2
	#define BWID_HDMI_TX_FLAGS_MODE_SRC_LINK_LIST	1
	#define BWID_HDMI_TX_FLAGS_MODE_WRITE_EN	1
	#define BWID_HDMI_TX_FLAGS_MODE_DST_ADDR_MODE	2
	#define BWID_HDMI_TX_FLAGS_MODE_DST_LINK_LIST	1
	/* Register Bit MASKS for HDMI_TX_FLAGS_MODE */
	#define BMSK_HDMI_TX_FLAGS_MODE_ACTIVE	(1<<31) /* == 0x80000000:  */
	#define BMSK_HDMI_TX_FLAGS_MODE_SRC_INT	(1<<30) /* == 0x40000000:  */
	#define BMSK_HDMI_TX_FLAGS_MODE_DST_INT	(1<<29) /* == 0x20000000:  */
	#define BMSK_HDMI_TX_FLAGS_MODE_TERM	(1<<28) /* == 0x10000000:  */
	#define BMSK_HDMI_TX_FLAGS_MODE_RD_SWAP_ENDIAN	(1<<27) /* == 0x08000000:  */
	#define BMSK_HDMI_TX_FLAGS_MODE_WR_SWAP_ENDIAN	(1<<26) /* == 0x04000000:  */
	#define BMSK_HDMI_TX_FLAGS_MODE_SRC_ENDIANISM	(1<<25) /* == 0x02000000:  */
	#define BMSK_HDMI_TX_FLAGS_MODE_DST_ENDIANISM	(1<<24) /* == 0x01000000:  */
	#define BMSK_HDMI_TX_FLAGS_MODE_STRFWD_SEL	0x00f00000 /*  */
	#define BMSK_HDMI_TX_FLAGS_MODE_XDMA_GAP	0x000f0000 /*  */
	#define BMSK_HDMI_TX_FLAGS_MODE_XBURST_SZ	0x0000f000 /*  */
	#define BMSK_HDMI_TX_FLAGS_MODE_BURST_SZ	0x00000f00 /*  */
	#define BMSK_HDMI_TX_FLAGS_MODE_READ_EN	(1<<7) /* == 0x00000080:  */
	#define BMSK_HDMI_TX_FLAGS_MODE_SRC_ADDR_MODE	0x00000060 /*  */
	#define BMSK_HDMI_TX_FLAGS_MODE_SRC_LINK_LIST	(1<<4) /* == 0x00000010:  */
	#define BMSK_HDMI_TX_FLAGS_MODE_WRITE_EN	(1<<3) /* == 0x00000008:  */
	#define BMSK_HDMI_TX_FLAGS_MODE_DST_ADDR_MODE	0x00000006 /*  */
	#define BMSK_HDMI_TX_FLAGS_MODE_DST_LINK_LIST	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_FLAGS_MODE - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_FLAGS_MODE_ACTIVE	 0x001c, 31, 1, 0x80000000
	#define BITFIELD_HDMI_TX_FLAGS_MODE_SRC_INT	 0x001c, 30, 1, 0x40000000
	#define BITFIELD_HDMI_TX_FLAGS_MODE_DST_INT	 0x001c, 29, 1, 0x20000000
	#define BITFIELD_HDMI_TX_FLAGS_MODE_TERM	 0x001c, 28, 1, 0x10000000
	#define BITFIELD_HDMI_TX_FLAGS_MODE_RD_SWAP_ENDIAN	 0x001c, 27, 1, 0x08000000
	#define BITFIELD_HDMI_TX_FLAGS_MODE_WR_SWAP_ENDIAN	 0x001c, 26, 1, 0x04000000
	#define BITFIELD_HDMI_TX_FLAGS_MODE_SRC_ENDIANISM	 0x001c, 25, 1, 0x02000000
	#define BITFIELD_HDMI_TX_FLAGS_MODE_DST_ENDIANISM	 0x001c, 24, 1, 0x01000000
	#define BITFIELD_HDMI_TX_FLAGS_MODE_STRFWD_SEL	 0x001c, 20, 4, 0x00f00000
	#define BITFIELD_HDMI_TX_FLAGS_MODE_XDMA_GAP	 0x001c, 16, 4, 0x000f0000
	#define BITFIELD_HDMI_TX_FLAGS_MODE_XBURST_SZ	 0x001c, 12, 4, 0x0000f000
	#define BITFIELD_HDMI_TX_FLAGS_MODE_BURST_SZ	 0x001c, 8, 4, 0x00000f00
	#define BITFIELD_HDMI_TX_FLAGS_MODE_READ_EN	 0x001c, 7, 1, 0x00000080
	#define BITFIELD_HDMI_TX_FLAGS_MODE_SRC_ADDR_MODE	 0x001c, 5, 2, 0x00000060
	#define BITFIELD_HDMI_TX_FLAGS_MODE_SRC_LINK_LIST	 0x001c, 4, 1, 0x00000010
	#define BITFIELD_HDMI_TX_FLAGS_MODE_WRITE_EN	 0x001c, 3, 1, 0x00000008
	#define BITFIELD_HDMI_TX_FLAGS_MODE_DST_ADDR_MODE	 0x001c, 1, 2, 0x00000006
	#define BITFIELD_HDMI_TX_FLAGS_MODE_DST_LINK_LIST	 0x001c, 0, 1, 0x00000001
#define ROFF_HDMI_TX_SRCDMA_START_ALIAS	0x20 /*  */ 
	#define BITFIELD_HDMI_TX_SRCDMA_START_ALIAS	 0x0020, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_SRCDMA_BOT	0x24 /*  */ 
	#define BITFIELD_HDMI_TX_SRCDMA_BOT	 0x0024, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_SRCDMA_TOP	0x28 /*  */ 
	#define BITFIELD_HDMI_TX_SRCDMA_TOP	 0x0028, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_DSTDMA_BOT	0x2c /*  */ 
	#define BITFIELD_HDMI_TX_DSTDMA_BOT	 0x002c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_DSTDMA_TOP	0x30 /*  */ 
	#define BITFIELD_HDMI_TX_DSTDMA_TOP	 0x0030, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_DSTDMA_SIZE	0x34 /*  */ 
	#define BITFIELD_HDMI_TX_DSTDMA_SIZE	 0x0034, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_SRCDMA_STOP	0x38 /*  */ 
	#define BITFIELD_HDMI_TX_SRCDMA_STOP	 0x0038, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_DSTDMA_STOP	0x3c /*  */ 
	#define BITFIELD_HDMI_TX_DSTDMA_STOP	 0x003c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HCR	0x1000 /* HDMI Control Register */ 
	#define BITFIELD_HDMI_TX_HCR	 0x1000, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_HCR */
	#define BLSB_HDMI_TX_HCR_AUDIO_EN	6
	#define BLSB_HDMI_TX_HCR_HDCP_EN	5
	#define BLSB_HDMI_TX_HCR_HDMI_UNIT_EN	4
	#define BLSB_HDMI_TX_HCR_HDMI_5V_EN	3
	#define BLSB_HDMI_TX_HCR_GATE_AUDIO_CLK	2
	#define BLSB_HDMI_TX_HCR_GATE_PIXEL_CLK	1
	#define BLSB_HDMI_TX_HCR_GATE_TMDS_CLK	0
	/* Register Bit Widths for HDMI_TX_HCR */
	#define BWID_HDMI_TX_HCR_AUDIO_EN	1
	#define BWID_HDMI_TX_HCR_HDCP_EN	1
	#define BWID_HDMI_TX_HCR_HDMI_UNIT_EN	1
	#define BWID_HDMI_TX_HCR_HDMI_5V_EN	1
	#define BWID_HDMI_TX_HCR_GATE_AUDIO_CLK	1
	#define BWID_HDMI_TX_HCR_GATE_PIXEL_CLK	1
	#define BWID_HDMI_TX_HCR_GATE_TMDS_CLK	1
	/* Register Bit MASKS for HDMI_TX_HCR */
	#define BMSK_HDMI_TX_HCR_AUDIO_EN	(1<<6) /* == 0x00000040:  */
	#define BMSK_HDMI_TX_HCR_HDCP_EN	(1<<5) /* == 0x00000020:  */
	#define BMSK_HDMI_TX_HCR_HDMI_UNIT_EN	(1<<4) /* == 0x00000010:  */
	#define BMSK_HDMI_TX_HCR_HDMI_5V_EN	(1<<3) /* == 0x00000008:  */
	#define BMSK_HDMI_TX_HCR_GATE_AUDIO_CLK	(1<<2) /* == 0x00000004:  */
	#define BMSK_HDMI_TX_HCR_GATE_PIXEL_CLK	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_HCR_GATE_TMDS_CLK	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_HCR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_HCR_AUDIO_EN	 0x1000, 6, 1, 0x00000040
	#define BITFIELD_HDMI_TX_HCR_HDCP_EN	 0x1000, 5, 1, 0x00000020
	#define BITFIELD_HDMI_TX_HCR_HDMI_UNIT_EN	 0x1000, 4, 1, 0x00000010
	#define BITFIELD_HDMI_TX_HCR_HDMI_5V_EN	 0x1000, 3, 1, 0x00000008
	#define BITFIELD_HDMI_TX_HCR_GATE_AUDIO_CLK	 0x1000, 2, 1, 0x00000004
	#define BITFIELD_HDMI_TX_HCR_GATE_PIXEL_CLK	 0x1000, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_HCR_GATE_TMDS_CLK	 0x1000, 0, 1, 0x00000001
#define ROFF_HDMI_TX_HICR	0x1004 /* HDMI Interrupt Control Register */ 
	#define BITFIELD_HDMI_TX_HICR	 0x1004, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_HICR */
	#define BLSB_HDMI_TX_HICR_EN_INT_ON_40_KEYS_AVAIL_FROM_SEC	20
	#define BLSB_HDMI_TX_HICR_EN_RI_AVAIL_INT	19
	#define BLSB_HDMI_TX_HICR_EN_PRE_RI_AVAIL_INT	18
	#define BLSB_HDMI_TX_HICR_EN_PJ_AVAIL_INT	17
	#define BLSB_HDMI_TX_HICR_EN_PRE_PJ_AVAIL_INT	16
	#define BLSB_HDMI_TX_HICR_ENCRYPT_FRAME_SENT_INT	15
	#define BLSB_HDMI_TX_HICR_EM_MO_PUSH_TO_SEC_DNE_INT	14
	#define BLSB_HDMI_TX_HICR_EN_RO_DNE_INT	13
	#define BLSB_HDMI_TX_HICR_EN_KEY_BUF_RDY_INT	12
	#define BLSB_HDMI_TX_HICR_EN_DMA_DST_INT	6
	#define BLSB_HDMI_TX_HICR_EN_DMA_SRC_INT	5
	#define BLSB_HDMI_TX_HICR_EN_I2C_BUS_ERR_INT	4
	#define BLSB_HDMI_TX_HICR_EN_I2C_BUF_FUL_INT	3
	#define BLSB_HDMI_TX_HICR_EN_I2C_TRANS_DNE_INT	2
	#define BLSB_HDMI_TX_HICR_EN_LOSS_HPD_INT	1
	#define BLSB_HDMI_TX_HICR_EN_HPD_DET_INT	0
	/* Register Bit Widths for HDMI_TX_HICR */
	#define BWID_HDMI_TX_HICR_EN_INT_ON_40_KEYS_AVAIL_FROM_SEC	1
	#define BWID_HDMI_TX_HICR_EN_RI_AVAIL_INT	1
	#define BWID_HDMI_TX_HICR_EN_PRE_RI_AVAIL_INT	1
	#define BWID_HDMI_TX_HICR_EN_PJ_AVAIL_INT	1
	#define BWID_HDMI_TX_HICR_EN_PRE_PJ_AVAIL_INT	1
	#define BWID_HDMI_TX_HICR_ENCRYPT_FRAME_SENT_INT	1
	#define BWID_HDMI_TX_HICR_EM_MO_PUSH_TO_SEC_DNE_INT	1
	#define BWID_HDMI_TX_HICR_EN_RO_DNE_INT	1
	#define BWID_HDMI_TX_HICR_EN_KEY_BUF_RDY_INT	1
	#define BWID_HDMI_TX_HICR_EN_DMA_DST_INT	1
	#define BWID_HDMI_TX_HICR_EN_DMA_SRC_INT	1
	#define BWID_HDMI_TX_HICR_EN_I2C_BUS_ERR_INT	1
	#define BWID_HDMI_TX_HICR_EN_I2C_BUF_FUL_INT	1
	#define BWID_HDMI_TX_HICR_EN_I2C_TRANS_DNE_INT	1
	#define BWID_HDMI_TX_HICR_EN_LOSS_HPD_INT	1
	#define BWID_HDMI_TX_HICR_EN_HPD_DET_INT	1
	/* Register Bit MASKS for HDMI_TX_HICR */
	#define BMSK_HDMI_TX_HICR_EN_INT_ON_40_KEYS_AVAIL_FROM_SEC	(1<<20) /* == 0x00100000:  */
	#define BMSK_HDMI_TX_HICR_EN_RI_AVAIL_INT	(1<<19) /* == 0x00080000:  */
	#define BMSK_HDMI_TX_HICR_EN_PRE_RI_AVAIL_INT	(1<<18) /* == 0x00040000:  */
	#define BMSK_HDMI_TX_HICR_EN_PJ_AVAIL_INT	(1<<17) /* == 0x00020000:  */
	#define BMSK_HDMI_TX_HICR_EN_PRE_PJ_AVAIL_INT	(1<<16) /* == 0x00010000:  */
	#define BMSK_HDMI_TX_HICR_ENCRYPT_FRAME_SENT_INT	(1<<15) /* == 0x00008000:  */
	#define BMSK_HDMI_TX_HICR_EM_MO_PUSH_TO_SEC_DNE_INT	(1<<14) /* == 0x00004000:  */
	#define BMSK_HDMI_TX_HICR_EN_RO_DNE_INT	(1<<13) /* == 0x00002000:  */
	#define BMSK_HDMI_TX_HICR_EN_KEY_BUF_RDY_INT	(1<<12) /* == 0x00001000:  */
	#define BMSK_HDMI_TX_HICR_EN_DMA_DST_INT	(1<<6) /* == 0x00000040:  */
	#define BMSK_HDMI_TX_HICR_EN_DMA_SRC_INT	(1<<5) /* == 0x00000020:  */
	#define BMSK_HDMI_TX_HICR_EN_I2C_BUS_ERR_INT	(1<<4) /* == 0x00000010:  */
	#define BMSK_HDMI_TX_HICR_EN_I2C_BUF_FUL_INT	(1<<3) /* == 0x00000008:  */
	#define BMSK_HDMI_TX_HICR_EN_I2C_TRANS_DNE_INT	(1<<2) /* == 0x00000004:  */
	#define BMSK_HDMI_TX_HICR_EN_LOSS_HPD_INT	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_HICR_EN_HPD_DET_INT	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_HICR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_HICR_EN_INT_ON_40_KEYS_AVAIL_FROM_SEC	 0x1004, 20, 1, 0x00100000
	#define BITFIELD_HDMI_TX_HICR_EN_RI_AVAIL_INT	 0x1004, 19, 1, 0x00080000
	#define BITFIELD_HDMI_TX_HICR_EN_PRE_RI_AVAIL_INT	 0x1004, 18, 1, 0x00040000
	#define BITFIELD_HDMI_TX_HICR_EN_PJ_AVAIL_INT	 0x1004, 17, 1, 0x00020000
	#define BITFIELD_HDMI_TX_HICR_EN_PRE_PJ_AVAIL_INT	 0x1004, 16, 1, 0x00010000
	#define BITFIELD_HDMI_TX_HICR_ENCRYPT_FRAME_SENT_INT	 0x1004, 15, 1, 0x00008000
	#define BITFIELD_HDMI_TX_HICR_EM_MO_PUSH_TO_SEC_DNE_INT	 0x1004, 14, 1, 0x00004000
	#define BITFIELD_HDMI_TX_HICR_EN_RO_DNE_INT	 0x1004, 13, 1, 0x00002000
	#define BITFIELD_HDMI_TX_HICR_EN_KEY_BUF_RDY_INT	 0x1004, 12, 1, 0x00001000
	#define BITFIELD_HDMI_TX_HICR_EN_DMA_DST_INT	 0x1004, 6, 1, 0x00000040
	#define BITFIELD_HDMI_TX_HICR_EN_DMA_SRC_INT	 0x1004, 5, 1, 0x00000020
	#define BITFIELD_HDMI_TX_HICR_EN_I2C_BUS_ERR_INT	 0x1004, 4, 1, 0x00000010
	#define BITFIELD_HDMI_TX_HICR_EN_I2C_BUF_FUL_INT	 0x1004, 3, 1, 0x00000008
	#define BITFIELD_HDMI_TX_HICR_EN_I2C_TRANS_DNE_INT	 0x1004, 2, 1, 0x00000004
	#define BITFIELD_HDMI_TX_HICR_EN_LOSS_HPD_INT	 0x1004, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_HICR_EN_HPD_DET_INT	 0x1004, 0, 1, 0x00000001
#define ROFF_HDMI_TX_HSR	0x1008 /* HDMI Status Register */ 
	#define BITFIELD_HDMI_TX_HSR	 0x1008, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_HSR */
	#define BLSB_HDMI_TX_HSR_I2C_UNIT_BUSY	1
	/* Register Bit Widths for HDMI_TX_HSR */
	#define BWID_HDMI_TX_HSR_I2C_UNIT_BUSY	1
	/* Register Bit MASKS for HDMI_TX_HSR */
	#define BMSK_HDMI_TX_HSR_I2C_UNIT_BUSY	(1<<1) /* == 0x00000002:  */
	/* Register BITFIELD for HDMI_TX_HSR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_HSR_I2C_UNIT_BUSY	 0x1008, 1, 1, 0x00000002
#define ROFF_HDMI_TX_HISR	0x100c /* HDMI Interrupt Status Register */ 
	#define BITFIELD_HDMI_TX_HISR	 0x100c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_HISR */
	#define BLSB_HDMI_TX_HISR_ALL_KEYS_RCVD_FROM_SEC	20
	#define BLSB_HDMI_TX_HISR_RI_AVAIL	19
	#define BLSB_HDMI_TX_HISR_PRE_RI_AVAIL	18
	#define BLSB_HDMI_TX_HISR_PJ_AVAIL	17
	#define BLSB_HDMI_TX_HISR_PRE_PJ_AVAIL	16
	#define BLSB_HDMI_TX_HISR_ENCRYPTED_FRAME_SENT	15
	#define BLSB_HDMI_TX_HISR_MO_PUSH_TO_SEC_DONE	14
	#define BLSB_HDMI_TX_HISR_RO_AVAIL	13
	#define BLSB_HDMI_TX_HISR_KEY_BUFF_RDY_AFTER_RST	12
	#define BLSB_HDMI_TX_HISR_DMA_DST_INT	6
	#define BLSB_HDMI_TX_HISR_DMA_SRC_INT	5
	#define BLSB_HDMI_TX_HISR_I2C_BUS_ERR_INT	4
	#define BLSB_HDMI_TX_HISR_I2C_BUF_FUL_INT	3
	#define BLSB_HDMI_TX_HISR_I2C_TRANS_DNE_INT	2
	#define BLSB_HDMI_TX_HISR_LOSS_HPD_INT	1
	#define BLSB_HDMI_TX_HISR_HPD_DET_INT	0
	/* Register Bit Widths for HDMI_TX_HISR */
	#define BWID_HDMI_TX_HISR_ALL_KEYS_RCVD_FROM_SEC	1
	#define BWID_HDMI_TX_HISR_RI_AVAIL	1
	#define BWID_HDMI_TX_HISR_PRE_RI_AVAIL	1
	#define BWID_HDMI_TX_HISR_PJ_AVAIL	1
	#define BWID_HDMI_TX_HISR_PRE_PJ_AVAIL	1
	#define BWID_HDMI_TX_HISR_ENCRYPTED_FRAME_SENT	1
	#define BWID_HDMI_TX_HISR_MO_PUSH_TO_SEC_DONE	1
	#define BWID_HDMI_TX_HISR_RO_AVAIL	1
	#define BWID_HDMI_TX_HISR_KEY_BUFF_RDY_AFTER_RST	1
	#define BWID_HDMI_TX_HISR_DMA_DST_INT	1
	#define BWID_HDMI_TX_HISR_DMA_SRC_INT	1
	#define BWID_HDMI_TX_HISR_I2C_BUS_ERR_INT	1
	#define BWID_HDMI_TX_HISR_I2C_BUF_FUL_INT	1
	#define BWID_HDMI_TX_HISR_I2C_TRANS_DNE_INT	1
	#define BWID_HDMI_TX_HISR_LOSS_HPD_INT	1
	#define BWID_HDMI_TX_HISR_HPD_DET_INT	1
	/* Register Bit MASKS for HDMI_TX_HISR */
	#define BMSK_HDMI_TX_HISR_ALL_KEYS_RCVD_FROM_SEC	(1<<20) /* == 0x00100000:  */
	#define BMSK_HDMI_TX_HISR_RI_AVAIL	(1<<19) /* == 0x00080000:  */
	#define BMSK_HDMI_TX_HISR_PRE_RI_AVAIL	(1<<18) /* == 0x00040000:  */
	#define BMSK_HDMI_TX_HISR_PJ_AVAIL	(1<<17) /* == 0x00020000:  */
	#define BMSK_HDMI_TX_HISR_PRE_PJ_AVAIL	(1<<16) /* == 0x00010000:  */
	#define BMSK_HDMI_TX_HISR_ENCRYPTED_FRAME_SENT	(1<<15) /* == 0x00008000:  */
	#define BMSK_HDMI_TX_HISR_MO_PUSH_TO_SEC_DONE	(1<<14) /* == 0x00004000:  */
	#define BMSK_HDMI_TX_HISR_RO_AVAIL	(1<<13) /* == 0x00002000:  */
	#define BMSK_HDMI_TX_HISR_KEY_BUFF_RDY_AFTER_RST	(1<<12) /* == 0x00001000:  */
	#define BMSK_HDMI_TX_HISR_DMA_DST_INT	(1<<6) /* == 0x00000040:  */
	#define BMSK_HDMI_TX_HISR_DMA_SRC_INT	(1<<5) /* == 0x00000020:  */
	#define BMSK_HDMI_TX_HISR_I2C_BUS_ERR_INT	(1<<4) /* == 0x00000010:  */
	#define BMSK_HDMI_TX_HISR_I2C_BUF_FUL_INT	(1<<3) /* == 0x00000008:  */
	#define BMSK_HDMI_TX_HISR_I2C_TRANS_DNE_INT	(1<<2) /* == 0x00000004:  */
	#define BMSK_HDMI_TX_HISR_LOSS_HPD_INT	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_HISR_HPD_DET_INT	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_HISR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_HISR_ALL_KEYS_RCVD_FROM_SEC	 0x100c, 20, 1, 0x00100000
	#define BITFIELD_HDMI_TX_HISR_RI_AVAIL	 0x100c, 19, 1, 0x00080000
	#define BITFIELD_HDMI_TX_HISR_PRE_RI_AVAIL	 0x100c, 18, 1, 0x00040000
	#define BITFIELD_HDMI_TX_HISR_PJ_AVAIL	 0x100c, 17, 1, 0x00020000
	#define BITFIELD_HDMI_TX_HISR_PRE_PJ_AVAIL	 0x100c, 16, 1, 0x00010000
	#define BITFIELD_HDMI_TX_HISR_ENCRYPTED_FRAME_SENT	 0x100c, 15, 1, 0x00008000
	#define BITFIELD_HDMI_TX_HISR_MO_PUSH_TO_SEC_DONE	 0x100c, 14, 1, 0x00004000
	#define BITFIELD_HDMI_TX_HISR_RO_AVAIL	 0x100c, 13, 1, 0x00002000
	#define BITFIELD_HDMI_TX_HISR_KEY_BUFF_RDY_AFTER_RST	 0x100c, 12, 1, 0x00001000
	#define BITFIELD_HDMI_TX_HISR_DMA_DST_INT	 0x100c, 6, 1, 0x00000040
	#define BITFIELD_HDMI_TX_HISR_DMA_SRC_INT	 0x100c, 5, 1, 0x00000020
	#define BITFIELD_HDMI_TX_HISR_I2C_BUS_ERR_INT	 0x100c, 4, 1, 0x00000010
	#define BITFIELD_HDMI_TX_HISR_I2C_BUF_FUL_INT	 0x100c, 3, 1, 0x00000008
	#define BITFIELD_HDMI_TX_HISR_I2C_TRANS_DNE_INT	 0x100c, 2, 1, 0x00000004
	#define BITFIELD_HDMI_TX_HISR_LOSS_HPD_INT	 0x100c, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_HISR_HPD_DET_INT	 0x100c, 0, 1, 0x00000001
#define ROFF_HDMI_TX_HPCR	0x101c /* Phy Control register */ 
	#define BITFIELD_HDMI_TX_HPCR	 0x101c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_ICRH	0x1100 /* I2C Control Register HDMI */ 
	#define BITFIELD_HDMI_TX_ICRH	 0x1100, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_ICRH */
	#define BLSB_HDMI_TX_ICRH_RSVD_16_16	16
	#define BLSB_HDMI_TX_ICRH_FAST_MODE	15
	#define BLSB_HDMI_TX_ICRH_UNIT_RESET	14
	#define BLSB_HDMI_TX_ICRH_SLAVE_ADDR_DET_INT_EN	13
	#define BLSB_HDMI_TX_ICRH_ARB_LOSS_DET_INT_EN	12
	#define BLSB_HDMI_TX_ICRH_SLAVE_STOP_DET_INT_EN	11
	#define BLSB_HDMI_TX_ICRH_BUS_ERR_INT_EN	10
	#define BLSB_HDMI_TX_ICRH_IDBRH_RCV_FULL_INT_EN	9
	#define BLSB_HDMI_TX_ICRH_IDBRH_TRANS_EMPTY_INT_EN	8
	#define BLSB_HDMI_TX_ICRH_GEN_CALL_DIS	7
	#define BLSB_HDMI_TX_ICRH_I2C_UNIT_EN	6
	#define BLSB_HDMI_TX_ICRH_SCL_ENABLE	5
	#define BLSB_HDMI_TX_ICRH_MASTER_STOP	4
	#define BLSB_HDMI_TX_ICRH_TRANSFER_BYTE	3
	#define BLSB_HDMI_TX_ICRH_ACK_NACK_CTRL	2
	#define BLSB_HDMI_TX_ICRH_STOP	1
	#define BLSB_HDMI_TX_ICRH_START	0
	/* Register Bit Widths for HDMI_TX_ICRH */
	#define BWID_HDMI_TX_ICRH_RSVD_16_16	16
	#define BWID_HDMI_TX_ICRH_FAST_MODE	1
	#define BWID_HDMI_TX_ICRH_UNIT_RESET	1
	#define BWID_HDMI_TX_ICRH_SLAVE_ADDR_DET_INT_EN	1
	#define BWID_HDMI_TX_ICRH_ARB_LOSS_DET_INT_EN	1
	#define BWID_HDMI_TX_ICRH_SLAVE_STOP_DET_INT_EN	1
	#define BWID_HDMI_TX_ICRH_BUS_ERR_INT_EN	1
	#define BWID_HDMI_TX_ICRH_IDBRH_RCV_FULL_INT_EN	1
	#define BWID_HDMI_TX_ICRH_IDBRH_TRANS_EMPTY_INT_EN	1
	#define BWID_HDMI_TX_ICRH_GEN_CALL_DIS	1
	#define BWID_HDMI_TX_ICRH_I2C_UNIT_EN	1
	#define BWID_HDMI_TX_ICRH_SCL_ENABLE	1
	#define BWID_HDMI_TX_ICRH_MASTER_STOP	1
	#define BWID_HDMI_TX_ICRH_TRANSFER_BYTE	1
	#define BWID_HDMI_TX_ICRH_ACK_NACK_CTRL	1
	#define BWID_HDMI_TX_ICRH_STOP	1
	#define BWID_HDMI_TX_ICRH_START	1
	/* Register Bit MASKS for HDMI_TX_ICRH */
	#define BMSK_HDMI_TX_ICRH_RSVD_16_16	0xffff0000 /*  */
	#define BMSK_HDMI_TX_ICRH_FAST_MODE	(1<<15) /* == 0x00008000:  */
	#define BMSK_HDMI_TX_ICRH_UNIT_RESET	(1<<14) /* == 0x00004000:  */
	#define BMSK_HDMI_TX_ICRH_SLAVE_ADDR_DET_INT_EN	(1<<13) /* == 0x00002000:  */
	#define BMSK_HDMI_TX_ICRH_ARB_LOSS_DET_INT_EN	(1<<12) /* == 0x00001000:  */
	#define BMSK_HDMI_TX_ICRH_SLAVE_STOP_DET_INT_EN	(1<<11) /* == 0x00000800:  */
	#define BMSK_HDMI_TX_ICRH_BUS_ERR_INT_EN	(1<<10) /* == 0x00000400:  */
	#define BMSK_HDMI_TX_ICRH_IDBRH_RCV_FULL_INT_EN	(1<<9) /* == 0x00000200:  */
	#define BMSK_HDMI_TX_ICRH_IDBRH_TRANS_EMPTY_INT_EN	(1<<8) /* == 0x00000100:  */
	#define BMSK_HDMI_TX_ICRH_GEN_CALL_DIS	(1<<7) /* == 0x00000080:  */
	#define BMSK_HDMI_TX_ICRH_I2C_UNIT_EN	(1<<6) /* == 0x00000040:  */
	#define BMSK_HDMI_TX_ICRH_SCL_ENABLE	(1<<5) /* == 0x00000020:  */
	#define BMSK_HDMI_TX_ICRH_MASTER_STOP	(1<<4) /* == 0x00000010:  */
	#define BMSK_HDMI_TX_ICRH_TRANSFER_BYTE	(1<<3) /* == 0x00000008:  */
	#define BMSK_HDMI_TX_ICRH_ACK_NACK_CTRL	(1<<2) /* == 0x00000004:  */
	#define BMSK_HDMI_TX_ICRH_STOP	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_ICRH_START	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_ICRH - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_ICRH_RSVD_16_16	 0x1100, 16, 16, 0xffff0000
	#define BITFIELD_HDMI_TX_ICRH_FAST_MODE	 0x1100, 15, 1, 0x00008000
	#define BITFIELD_HDMI_TX_ICRH_UNIT_RESET	 0x1100, 14, 1, 0x00004000
	#define BITFIELD_HDMI_TX_ICRH_SLAVE_ADDR_DET_INT_EN	 0x1100, 13, 1, 0x00002000
	#define BITFIELD_HDMI_TX_ICRH_ARB_LOSS_DET_INT_EN	 0x1100, 12, 1, 0x00001000
	#define BITFIELD_HDMI_TX_ICRH_SLAVE_STOP_DET_INT_EN	 0x1100, 11, 1, 0x00000800
	#define BITFIELD_HDMI_TX_ICRH_BUS_ERR_INT_EN	 0x1100, 10, 1, 0x00000400
	#define BITFIELD_HDMI_TX_ICRH_IDBRH_RCV_FULL_INT_EN	 0x1100, 9, 1, 0x00000200
	#define BITFIELD_HDMI_TX_ICRH_IDBRH_TRANS_EMPTY_INT_EN	 0x1100, 8, 1, 0x00000100
	#define BITFIELD_HDMI_TX_ICRH_GEN_CALL_DIS	 0x1100, 7, 1, 0x00000080
	#define BITFIELD_HDMI_TX_ICRH_I2C_UNIT_EN	 0x1100, 6, 1, 0x00000040
	#define BITFIELD_HDMI_TX_ICRH_SCL_ENABLE	 0x1100, 5, 1, 0x00000020
	#define BITFIELD_HDMI_TX_ICRH_MASTER_STOP	 0x1100, 4, 1, 0x00000010
	#define BITFIELD_HDMI_TX_ICRH_TRANSFER_BYTE	 0x1100, 3, 1, 0x00000008
	#define BITFIELD_HDMI_TX_ICRH_ACK_NACK_CTRL	 0x1100, 2, 1, 0x00000004
	#define BITFIELD_HDMI_TX_ICRH_STOP	 0x1100, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_ICRH_START	 0x1100, 0, 1, 0x00000001
#define ROFF_HDMI_TX_ISRH	0x1104 /* I2C Status Register HDMI */ 
	#define BITFIELD_HDMI_TX_ISRH	 0x1104, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_ISRH */
	#define BLSB_HDMI_TX_ISRH_RSVD_31_11	11
	#define BLSB_HDMI_TX_ISRH_BUS_ERR_DETECTED	10
	#define BLSB_HDMI_TX_ISRH_SLAVE_ADDR_DETECTED	9
	#define BLSB_HDMI_TX_ISRH_GENERAL_CALL_ADDR_DETECTED	8
	#define BLSB_HDMI_TX_ISRH_IDBRH_RECV_FULL	7
	#define BLSB_HDMI_TX_ISRH_IDBRH_TRANS_EMPTY	6
	#define BLSB_HDMI_TX_ISRH_ARB_LOSS_DETECTED	5
	#define BLSB_HDMI_TX_ISRH_SLAVE_STOP_DETECTED	4
	#define BLSB_HDMI_TX_ISRH_I2C_BUS_BUSY	3
	#define BLSB_HDMI_TX_ISRH_UNIT_BUSY	2
	#define BLSB_HDMI_TX_ISRH_ACK_NACK_STATUS	1
	#define BLSB_HDMI_TX_ISRH_RD_WR_MODE	0
	/* Register Bit Widths for HDMI_TX_ISRH */
	#define BWID_HDMI_TX_ISRH_RSVD_31_11	21
	#define BWID_HDMI_TX_ISRH_BUS_ERR_DETECTED	1
	#define BWID_HDMI_TX_ISRH_SLAVE_ADDR_DETECTED	1
	#define BWID_HDMI_TX_ISRH_GENERAL_CALL_ADDR_DETECTED	1
	#define BWID_HDMI_TX_ISRH_IDBRH_RECV_FULL	1
	#define BWID_HDMI_TX_ISRH_IDBRH_TRANS_EMPTY	1
	#define BWID_HDMI_TX_ISRH_ARB_LOSS_DETECTED	1
	#define BWID_HDMI_TX_ISRH_SLAVE_STOP_DETECTED	1
	#define BWID_HDMI_TX_ISRH_I2C_BUS_BUSY	1
	#define BWID_HDMI_TX_ISRH_UNIT_BUSY	1
	#define BWID_HDMI_TX_ISRH_ACK_NACK_STATUS	1
	#define BWID_HDMI_TX_ISRH_RD_WR_MODE	1
	/* Register Bit MASKS for HDMI_TX_ISRH */
	#define BMSK_HDMI_TX_ISRH_RSVD_31_11	0xfffff800 /*  */
	#define BMSK_HDMI_TX_ISRH_BUS_ERR_DETECTED	(1<<10) /* == 0x00000400:  */
	#define BMSK_HDMI_TX_ISRH_SLAVE_ADDR_DETECTED	(1<<9) /* == 0x00000200:  */
	#define BMSK_HDMI_TX_ISRH_GENERAL_CALL_ADDR_DETECTED	(1<<8) /* == 0x00000100:  */
	#define BMSK_HDMI_TX_ISRH_IDBRH_RECV_FULL	(1<<7) /* == 0x00000080:  */
	#define BMSK_HDMI_TX_ISRH_IDBRH_TRANS_EMPTY	(1<<6) /* == 0x00000040:  */
	#define BMSK_HDMI_TX_ISRH_ARB_LOSS_DETECTED	(1<<5) /* == 0x00000020:  */
	#define BMSK_HDMI_TX_ISRH_SLAVE_STOP_DETECTED	(1<<4) /* == 0x00000010:  */
	#define BMSK_HDMI_TX_ISRH_I2C_BUS_BUSY	(1<<3) /* == 0x00000008:  */
	#define BMSK_HDMI_TX_ISRH_UNIT_BUSY	(1<<2) /* == 0x00000004:  */
	#define BMSK_HDMI_TX_ISRH_ACK_NACK_STATUS	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_ISRH_RD_WR_MODE	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_ISRH - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_ISRH_	 0x1104, 11, 21, 0xfffff800
	#define BITFIELD_HDMI_TX_ISRH_BUS_ERR_DETECTED	 0x1104, 10, 1, 0x00000400
	#define BITFIELD_HDMI_TX_ISRH_SLAVE_ADDR_DETECTED	 0x1104, 9, 1, 0x00000200
	#define BITFIELD_HDMI_TX_ISRH_GENERAL_CALL_ADDR_DETECTED	 0x1104, 8, 1, 0x00000100
	#define BITFIELD_HDMI_TX_ISRH_IDBRH_RECV_FULL	 0x1104, 7, 1, 0x00000080
	#define BITFIELD_HDMI_TX_ISRH_IDBRH_TRANS_EMPTY	 0x1104, 6, 1, 0x00000040
	#define BITFIELD_HDMI_TX_ISRH_ARB_LOSS_DETECTED	 0x1104, 5, 1, 0x00000020
	#define BITFIELD_HDMI_TX_ISRH_SLAVE_STOP_DETECTED	 0x1104, 4, 1, 0x00000010
	#define BITFIELD_HDMI_TX_ISRH_I2C_BUS_BUSY	 0x1104, 3, 1, 0x00000008
	#define BITFIELD_HDMI_TX_ISRH_UNIT_BUSY	 0x1104, 2, 1, 0x00000004
	#define BITFIELD_HDMI_TX_ISRH_ACK_NACK_STATUS	 0x1104, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_ISRH_RD_WR_MODE	 0x1104, 0, 1, 0x00000001
#define ROFF_HDMI_TX_IDBRH	0x1108 /* I2C Data Buffer Register HDMI */ 
	#define BITFIELD_HDMI_TX_IDBRH	 0x1108, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_IDBRH */
	#define BLSB_HDMI_TX_IDBRH_RSVD_31_08	8
	#define BLSB_HDMI_TX_IDBRH_I2C_DATA_BUFFER	0
	/* Register Bit Widths for HDMI_TX_IDBRH */
	#define BWID_HDMI_TX_IDBRH_RSVD_31_08	24
	#define BWID_HDMI_TX_IDBRH_I2C_DATA_BUFFER	8
	/* Register Bit MASKS for HDMI_TX_IDBRH */
	#define BMSK_HDMI_TX_IDBRH_RSVD_31_08	0xffffff00 /*  */
	#define BMSK_HDMI_TX_IDBRH_I2C_DATA_BUFFER	0x000000ff /*  */
	/* Register BITFIELD for HDMI_TX_IDBRH - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_IDBRH_RSVD_31_08	 0x1108, 8, 24, 0xffffff00
	#define BITFIELD_HDMI_TX_IDBRH_I2C_DATA_BUFFER	 0x1108, 0, 8, 0x000000ff
#define ROFF_HDMI_TX_IBMRH	0x110c /* I2C Bus Monitor Register HDMI */ 
	#define BITFIELD_HDMI_TX_IBMRH	 0x110c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_IBMRH */
	#define BLSB_HDMI_TX_IBMRH_RSVD_31_02	2
	#define BLSB_HDMI_TX_IBMRH_SCL_STATUS	1
	#define BLSB_HDMI_TX_IBMRH_SDA_STATUS	0
	/* Register Bit Widths for HDMI_TX_IBMRH */
	#define BWID_HDMI_TX_IBMRH_RSVD_31_02	30
	#define BWID_HDMI_TX_IBMRH_SCL_STATUS	1
	#define BWID_HDMI_TX_IBMRH_SDA_STATUS	1
	/* Register Bit MASKS for HDMI_TX_IBMRH */
	#define BMSK_HDMI_TX_IBMRH_RSVD_31_02	0xfffffffc /*  */
	#define BMSK_HDMI_TX_IBMRH_SCL_STATUS	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_IBMRH_SDA_STATUS	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_IBMRH - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_IBMRH_RSVD_31_02	 0x110c, 2, 30, 0xfffffffc
	#define BITFIELD_HDMI_TX_IBMRH_SCL_STATUS	 0x110c, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_IBMRH_SDA_STATUS	 0x110c, 0, 1, 0x00000001
#define ROFF_HDMI_TX_HI2CRDB0	0x1200 /* HDMI I2C Read Data buffer0 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB0	 0x1200, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB1	0x1204 /* HDMI I2C Read Data buffer1 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB1	 0x1204, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB2	0x1208 /* HDMI I2C Read Data buffer2 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB2	 0x1208, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB3	0x120c /* HDMI I2C Read Data buffer3 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB3	 0x120c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB4	0x1210 /* HDMI I2C Read Data buffer4 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB4	 0x1210, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB5	0x1214 /* HDMI I2C Read Data buffer5 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB5	 0x1214, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB6	0x1218 /* HDMI I2C Read Data buffer6 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB6	 0x1218, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB7	0x121c /* HDMI I2C Read Data buffer7 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB7	 0x121c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB8	0x1220 /* HDMI I2C Read Data buffer8 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB8	 0x1220, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB9	0x1224 /* HDMI I2C Read Data buffer9 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB9	 0x1224, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB10	0x1228 /* HDMI I2C Read Data buffer10 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB10	 0x1228, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB11	0x122c /* HDMI I2C Read Data buffer11 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB11	 0x122c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB12	0x1230 /* HDMI I2C Read Data buffer12 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB12	 0x1230, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB13	0x1234 /* HDMI I2C Read Data buffer13 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB13	 0x1234, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB14	0x1238 /* HDMI I2C Read Data buffer14 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB14	 0x1238, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CRDB15	0x123c /* HDMI I2C Read Data buffer15 */ 
	#define BITFIELD_HDMI_TX_HI2CRDB15	 0x123c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CHCR	0x1240 /* HDMI I2C Hardware Control Register */ 
	#define BITFIELD_HDMI_TX_HI2CHCR	 0x1240, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_HI2CHCR */
	#define BLSB_HDMI_TX_HI2CHCR_RSVD_31_30	30
	#define BLSB_HDMI_TX_HI2CHCR_NO_OF_BYTES	20
	#define BLSB_HDMI_TX_HI2CHCR_SEG_PTR_ADDR	12
	#define BLSB_HDMI_TX_HI2CHCR_START_OFFSET_ADDR	4
	#define BLSB_HDMI_TX_HI2CHCR_I2C_TRANS_TYPE	2
	#define BLSB_HDMI_TX_HI2CHCR_CONT_TRANS	1
	#define BLSB_HDMI_TX_HI2CHCR_TRANS_EN	0
	/* Register Bit Widths for HDMI_TX_HI2CHCR */
	#define BWID_HDMI_TX_HI2CHCR_RSVD_31_30	2
	#define BWID_HDMI_TX_HI2CHCR_NO_OF_BYTES	10
	#define BWID_HDMI_TX_HI2CHCR_SEG_PTR_ADDR	8
	#define BWID_HDMI_TX_HI2CHCR_START_OFFSET_ADDR	8
	#define BWID_HDMI_TX_HI2CHCR_I2C_TRANS_TYPE	2
	#define BWID_HDMI_TX_HI2CHCR_CONT_TRANS	1
	#define BWID_HDMI_TX_HI2CHCR_TRANS_EN	1
	/* Register Bit MASKS for HDMI_TX_HI2CHCR */
	#define BMSK_HDMI_TX_HI2CHCR_RSVD_31_30	0xc0000000 /*  */
	#define BMSK_HDMI_TX_HI2CHCR_NO_OF_BYTES	0x3ff00000 /*  */
	#define BMSK_HDMI_TX_HI2CHCR_SEG_PTR_ADDR	0x000ff000 /*  */
	#define BMSK_HDMI_TX_HI2CHCR_START_OFFSET_ADDR	0x00000ff0 /*  */
	#define BMSK_HDMI_TX_HI2CHCR_I2C_TRANS_TYPE	0x0000000c /*  */
	#define BMSK_HDMI_TX_HI2CHCR_CONT_TRANS	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_HI2CHCR_TRANS_EN	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_HI2CHCR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_HI2CHCR_RSVD_31_30	 0x1240, 30, 2, 0xc0000000
	#define BITFIELD_HDMI_TX_HI2CHCR_NO_OF_BYTES	 0x1240, 20, 10, 0x3ff00000
	#define BITFIELD_HDMI_TX_HI2CHCR_SEG_PTR_ADDR	 0x1240, 12, 8, 0x000ff000
	#define BITFIELD_HDMI_TX_HI2CHCR_START_OFFSET_ADDR	 0x1240, 4, 8, 0x00000ff0
	#define BITFIELD_HDMI_TX_HI2CHCR_I2C_TRANS_TYPE	 0x1240, 2, 2, 0x0000000c
	#define BITFIELD_HDMI_TX_HI2CHCR_CONT_TRANS	 0x1240, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_HI2CHCR_TRANS_EN	 0x1240, 0, 1, 0x00000001
#define ROFF_HDMI_TX_HI2CTDR0	0x1244 /* HDMI I2C Transmit data Register0 */ 
	#define BITFIELD_HDMI_TX_HI2CTDR0	 0x1244, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HI2CTDR1	0x1248 /* HDMI I2C Transmit data Register1 */ 
	#define BITFIELD_HDMI_TX_HI2CTDR1	 0x1248, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_DCR	0x2000 /* HDMI Video Dither Control Register */ 
	#define BITFIELD_HDMI_TX_DCR	 0x2000, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_DCR */
	#define BLSB_HDMI_TX_DCR_SEL_DITHER_ROUNDING	2
	#define BLSB_HDMI_TX_DCR_SEL_12TO10_12TO8	1
	#define BLSB_HDMI_TX_DCR_BYPASS_HDMI_TX_DITHER_LOGIC	0
	/* Register Bit Widths for HDMI_TX_DCR */
	#define BWID_HDMI_TX_DCR_SEL_DITHER_ROUNDING	1
	#define BWID_HDMI_TX_DCR_SEL_12TO10_12TO8	1
	#define BWID_HDMI_TX_DCR_BYPASS_HDMI_TX_DITHER_LOGIC	1
	/* Register Bit MASKS for HDMI_TX_DCR */
	#define BMSK_HDMI_TX_DCR_SEL_DITHER_ROUNDING	(1<<2) /* == 0x00000004:  */
	#define BMSK_HDMI_TX_DCR_SEL_12TO10_12TO8	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_DCR_BYPASS_HDMI_TX_DITHER_LOGIC	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_DCR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_DCR_SEL_DITHER_ROUNDING	 0x2000, 2, 1, 0x00000004
	#define BITFIELD_HDMI_TX_DCR_SEL_12TO10_12TO8	 0x2000, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_DCR_BYPASS_HDMI_TX_DITHER_LOGIC	 0x2000, 0, 1, 0x00000001
#define ROFF_HDMI_TX_DPRNGSR	0x2004 /* HDMI Dither PRNG Shift Register */ 
	#define BITFIELD_HDMI_TX_DPRNGSR	 0x2004, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_DPRNGSR */
	#define BLSB_HDMI_TX_DPRNGSR_SEED2	16
	#define BLSB_HDMI_TX_DPRNGSR_SEED1	0
	/* Register Bit Widths for HDMI_TX_DPRNGSR */
	#define BWID_HDMI_TX_DPRNGSR_SEED2	14
	#define BWID_HDMI_TX_DPRNGSR_SEED1	13
	/* Register Bit MASKS for HDMI_TX_DPRNGSR */
	#define BMSK_HDMI_TX_DPRNGSR_SEED2	0x3fff0000 /* PRNG Shift register 2 */
	#define BMSK_HDMI_TX_DPRNGSR_SEED1	0x00001fff /* PRNG Shift Register 1 */
	/* Register BITFIELD for HDMI_TX_DPRNGSR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_DPRNGSR_SEED2	 0x2004, 16, 14, 0x3fff0000
	#define BITFIELD_HDMI_TX_DPRNGSR_SEED1	 0x2004, 0, 13, 0x00001fff
#define ROFF_HDMI_TX_CSCCR	0x2008 /* HDMI Video CSC Control Register */ 
	#define BITFIELD_HDMI_TX_CSCCR	 0x2008, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_CSCCR */
	#define BLSB_HDMI_TX_CSCCR_CONVERT_TO_422	2
	#define BLSB_HDMI_TX_CSCCR_INPUT_CS	1
	#define BLSB_HDMI_TX_CSCCR_EN_HDMI_TX_CSC	0
	/* Register Bit Widths for HDMI_TX_CSCCR */
	#define BWID_HDMI_TX_CSCCR_CONVERT_TO_422	1
	#define BWID_HDMI_TX_CSCCR_INPUT_CS	1
	#define BWID_HDMI_TX_CSCCR_EN_HDMI_TX_CSC	1
	/* Register Bit MASKS for HDMI_TX_CSCCR */
	#define BMSK_HDMI_TX_CSCCR_CONVERT_TO_422	(1<<2) /* == 0x00000004:  */
	#define BMSK_HDMI_TX_CSCCR_INPUT_CS	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_CSCCR_EN_HDMI_TX_CSC	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_CSCCR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_CSCCR_CONVERT_TO_422	 0x2008, 2, 1, 0x00000004
	#define BITFIELD_HDMI_TX_CSCCR_INPUT_CS	 0x2008, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_CSCCR_EN_HDMI_TX_CSC	 0x2008, 0, 1, 0x00000001
#define ROFF_HDMI_TX_UPCSCC	0x2100 /* Universal plane CSC Clamp Register */ 
	#define BITFIELD_HDMI_TX_UPCSCC	 0x2100, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_UPCSCC */
	#define BLSB_HDMI_TX_UPCSCC_VAL_SHIFT_FACTOR	5
	#define BLSB_HDMI_TX_UPCSCC_VAL_SHIFT_EN	4
	#define BLSB_HDMI_TX_UPCSCC_C_OCLAMP_SEL	3
	#define BLSB_HDMI_TX_UPCSCC_EN_OCLAMP	2
	#define BLSB_HDMI_TX_UPCSCC_C_ICLAMP_SEL	1
	#define BLSB_HDMI_TX_UPCSCC_EN_ICLAMP	0
	/* Register Bit Widths for HDMI_TX_UPCSCC */
	#define BWID_HDMI_TX_UPCSCC_VAL_SHIFT_FACTOR	1
	#define BWID_HDMI_TX_UPCSCC_VAL_SHIFT_EN	1
	#define BWID_HDMI_TX_UPCSCC_C_OCLAMP_SEL	1
	#define BWID_HDMI_TX_UPCSCC_EN_OCLAMP	1
	#define BWID_HDMI_TX_UPCSCC_C_ICLAMP_SEL	1
	#define BWID_HDMI_TX_UPCSCC_EN_ICLAMP	1
	/* Register Bit MASKS for HDMI_TX_UPCSCC */
	#define BMSK_HDMI_TX_UPCSCC_VAL_SHIFT_FACTOR	(1<<5) /* == 0x00000020:  */
	#define BMSK_HDMI_TX_UPCSCC_VAL_SHIFT_EN	(1<<4) /* == 0x00000010:  */
	#define BMSK_HDMI_TX_UPCSCC_C_OCLAMP_SEL	(1<<3) /* == 0x00000008:  */
	#define BMSK_HDMI_TX_UPCSCC_EN_OCLAMP	(1<<2) /* == 0x00000004:  */
	#define BMSK_HDMI_TX_UPCSCC_C_ICLAMP_SEL	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_UPCSCC_EN_ICLAMP	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_UPCSCC - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_UPCSCC_VAL_SHIFT_FACTOR	 0x2100, 5, 1, 0x00000020
	#define BITFIELD_HDMI_TX_UPCSCC_VAL_SHIFT_EN	 0x2100, 4, 1, 0x00000010
	#define BITFIELD_HDMI_TX_UPCSCC_C_OCLAMP_SEL	 0x2100, 3, 1, 0x00000008
	#define BITFIELD_HDMI_TX_UPCSCC_EN_OCLAMP	 0x2100, 2, 1, 0x00000004
	#define BITFIELD_HDMI_TX_UPCSCC_C_ICLAMP_SEL	 0x2100, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_UPCSCC_EN_ICLAMP	 0x2100, 0, 1, 0x00000001
#define ROFF_HDMI_TX_UPCSCYGOFF	0x2104 /* Universal plane CSC Y/G Offset Register */ 
	#define BITFIELD_HDMI_TX_UPCSCYGOFF	 0x2104, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_UPCSCYGOFF */
	#define BLSB_HDMI_TX_UPCSCYGOFF_RSVD_31_30	30
	#define BLSB_HDMI_TX_UPCSCYGOFF_YG_OOFF	16
	#define BLSB_HDMI_TX_UPCSCYGOFF_RSVD_15_11	11
	#define BLSB_HDMI_TX_UPCSCYGOFF_YG_IOFF	0
	/* Register Bit Widths for HDMI_TX_UPCSCYGOFF */
	#define BWID_HDMI_TX_UPCSCYGOFF_RSVD_31_30	2
	#define BWID_HDMI_TX_UPCSCYGOFF_YG_OOFF	14
	#define BWID_HDMI_TX_UPCSCYGOFF_RSVD_15_11	5
	#define BWID_HDMI_TX_UPCSCYGOFF_YG_IOFF	11
	/* Register Bit MASKS for HDMI_TX_UPCSCYGOFF */
	#define BMSK_HDMI_TX_UPCSCYGOFF_RSVD_31_30	0xc0000000 /*  */
	#define BMSK_HDMI_TX_UPCSCYGOFF_YG_OOFF	0x3fff0000 /*  */
	#define BMSK_HDMI_TX_UPCSCYGOFF_RSVD_15_11	0x0000f800 /*  */
	#define BMSK_HDMI_TX_UPCSCYGOFF_YG_IOFF	0x000007ff /*  */
	/* Register BITFIELD for HDMI_TX_UPCSCYGOFF - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_UPCSCYGOFF_RSVD_31_30	 0x2104, 30, 2, 0xc0000000
	#define BITFIELD_HDMI_TX_UPCSCYGOFF_YG_OOFF	 0x2104, 16, 14, 0x3fff0000
	#define BITFIELD_HDMI_TX_UPCSCYGOFF_RSVD_15_11	 0x2104, 11, 5, 0x0000f800
	#define BITFIELD_HDMI_TX_UPCSCYGOFF_YG_IOFF	 0x2104, 0, 11, 0x000007ff
#define ROFF_HDMI_TX_UPCSCCBOFF	0x2108 /* Universal plane CSC Cb/B Offset Register */ 
	#define BITFIELD_HDMI_TX_UPCSCCBOFF	 0x2108, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_UPCSCCBOFF */
	#define BLSB_HDMI_TX_UPCSCCBOFF_RSVD_31_30	30
	#define BLSB_HDMI_TX_UPCSCCBOFF_CB_OOFF	16
	#define BLSB_HDMI_TX_UPCSCCBOFF_RSVD_15_11	11
	#define BLSB_HDMI_TX_UPCSCCBOFF_CB_IOFF	0
	/* Register Bit Widths for HDMI_TX_UPCSCCBOFF */
	#define BWID_HDMI_TX_UPCSCCBOFF_RSVD_31_30	2
	#define BWID_HDMI_TX_UPCSCCBOFF_CB_OOFF	14
	#define BWID_HDMI_TX_UPCSCCBOFF_RSVD_15_11	5
	#define BWID_HDMI_TX_UPCSCCBOFF_CB_IOFF	11
	/* Register Bit MASKS for HDMI_TX_UPCSCCBOFF */
	#define BMSK_HDMI_TX_UPCSCCBOFF_RSVD_31_30	0xc0000000 /*  */
	#define BMSK_HDMI_TX_UPCSCCBOFF_CB_OOFF	0x3fff0000 /*  */
	#define BMSK_HDMI_TX_UPCSCCBOFF_RSVD_15_11	0x0000f800 /*  */
	#define BMSK_HDMI_TX_UPCSCCBOFF_CB_IOFF	0x000007ff /*  */
	/* Register BITFIELD for HDMI_TX_UPCSCCBOFF - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_UPCSCCBOFF_RSVD_31_30	 0x2108, 30, 2, 0xc0000000
	#define BITFIELD_HDMI_TX_UPCSCCBOFF_CB_OOFF	 0x2108, 16, 14, 0x3fff0000
	#define BITFIELD_HDMI_TX_UPCSCCBOFF_RSVD_15_11	 0x2108, 11, 5, 0x0000f800
	#define BITFIELD_HDMI_TX_UPCSCCBOFF_CB_IOFF	 0x2108, 0, 11, 0x000007ff
#define ROFF_HDMI_TX_UPCSCCROFF	0x210c /* Universal plane CSC Cr/R Offset Register */ 
	#define BITFIELD_HDMI_TX_UPCSCCROFF	 0x210c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_UPCSCCROFF */
	#define BLSB_HDMI_TX_UPCSCCROFF_RSVD_31_30	30
	#define BLSB_HDMI_TX_UPCSCCROFF_CR_OOFF	16
	#define BLSB_HDMI_TX_UPCSCCROFF_RSVD_15_11	11
	#define BLSB_HDMI_TX_UPCSCCROFF_CR_IOFF	0
	/* Register Bit Widths for HDMI_TX_UPCSCCROFF */
	#define BWID_HDMI_TX_UPCSCCROFF_RSVD_31_30	2
	#define BWID_HDMI_TX_UPCSCCROFF_CR_OOFF	14
	#define BWID_HDMI_TX_UPCSCCROFF_RSVD_15_11	5
	#define BWID_HDMI_TX_UPCSCCROFF_CR_IOFF	11
	/* Register Bit MASKS for HDMI_TX_UPCSCCROFF */
	#define BMSK_HDMI_TX_UPCSCCROFF_RSVD_31_30	0xc0000000 /*  */
	#define BMSK_HDMI_TX_UPCSCCROFF_CR_OOFF	0x3fff0000 /*  */
	#define BMSK_HDMI_TX_UPCSCCROFF_RSVD_15_11	0x0000f800 /*  */
	#define BMSK_HDMI_TX_UPCSCCROFF_CR_IOFF	0x000007ff /*  */
	/* Register BITFIELD for HDMI_TX_UPCSCCROFF - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_UPCSCCROFF_RSVD_31_30	 0x210c, 30, 2, 0xc0000000
	#define BITFIELD_HDMI_TX_UPCSCCROFF_CR_OOFF	 0x210c, 16, 14, 0x3fff0000
	#define BITFIELD_HDMI_TX_UPCSCCROFF_RSVD_15_11	 0x210c, 11, 5, 0x0000f800
	#define BITFIELD_HDMI_TX_UPCSCCROFF_CR_IOFF	 0x210c, 0, 11, 0x000007ff
#define ROFF_HDMI_TX_UPCSC_C01	0x2110 /* Universal Plane CSC Coefficients 0,1 Register */ 
	#define BITFIELD_HDMI_TX_UPCSC_C01	 0x2110, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_UPCSC_C01 */
	#define BLSB_HDMI_TX_UPCSC_C01_RSVD_31_30	30
	#define BLSB_HDMI_TX_UPCSC_C01_C1	16
	#define BLSB_HDMI_TX_UPCSC_C01_RSVD_15_11	11
	#define BLSB_HDMI_TX_UPCSC_C01_C0	0
	/* Register Bit Widths for HDMI_TX_UPCSC_C01 */
	#define BWID_HDMI_TX_UPCSC_C01_RSVD_31_30	2
	#define BWID_HDMI_TX_UPCSC_C01_C1	14
	#define BWID_HDMI_TX_UPCSC_C01_RSVD_15_11	5
	#define BWID_HDMI_TX_UPCSC_C01_C0	11
	/* Register Bit MASKS for HDMI_TX_UPCSC_C01 */
	#define BMSK_HDMI_TX_UPCSC_C01_RSVD_31_30	0xc0000000 /*  */
	#define BMSK_HDMI_TX_UPCSC_C01_C1	0x3fff0000 /*  */
	#define BMSK_HDMI_TX_UPCSC_C01_RSVD_15_11	0x0000f800 /*  */
	#define BMSK_HDMI_TX_UPCSC_C01_C0	0x000007ff /*  */
	/* Register BITFIELD for HDMI_TX_UPCSC_C01 - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_UPCSC_C01_RSVD_31_30	 0x2110, 30, 2, 0xc0000000
	#define BITFIELD_HDMI_TX_UPCSC_C01_C1	 0x2110, 16, 14, 0x3fff0000
	#define BITFIELD_HDMI_TX_UPCSC_C01_RSVD_15_11	 0x2110, 11, 5, 0x0000f800
	#define BITFIELD_HDMI_TX_UPCSC_C01_C0	 0x2110, 0, 11, 0x000007ff
#define ROFF_HDMI_TX_UPCSC_C23	0x2114 /* Universal Plane CSC Coefficients 2,3 Register */ 
	#define BITFIELD_HDMI_TX_UPCSC_C23	 0x2114, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_UPCSC_C23 */
	#define BLSB_HDMI_TX_UPCSC_C23_RSVD_31_30	30
	#define BLSB_HDMI_TX_UPCSC_C23_C3	16
	#define BLSB_HDMI_TX_UPCSC_C23_RSVD_15_11	11
	#define BLSB_HDMI_TX_UPCSC_C23_C2	0
	/* Register Bit Widths for HDMI_TX_UPCSC_C23 */
	#define BWID_HDMI_TX_UPCSC_C23_RSVD_31_30	2
	#define BWID_HDMI_TX_UPCSC_C23_C3	14
	#define BWID_HDMI_TX_UPCSC_C23_RSVD_15_11	5
	#define BWID_HDMI_TX_UPCSC_C23_C2	11
	/* Register Bit MASKS for HDMI_TX_UPCSC_C23 */
	#define BMSK_HDMI_TX_UPCSC_C23_RSVD_31_30	0xc0000000 /*  */
	#define BMSK_HDMI_TX_UPCSC_C23_C3	0x3fff0000 /*  */
	#define BMSK_HDMI_TX_UPCSC_C23_RSVD_15_11	0x0000f800 /*  */
	#define BMSK_HDMI_TX_UPCSC_C23_C2	0x000007ff /*  */
	/* Register BITFIELD for HDMI_TX_UPCSC_C23 - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_UPCSC_C23_RSVD_31_30	 0x2114, 30, 2, 0xc0000000
	#define BITFIELD_HDMI_TX_UPCSC_C23_C3	 0x2114, 16, 14, 0x3fff0000
	#define BITFIELD_HDMI_TX_UPCSC_C23_RSVD_15_11	 0x2114, 11, 5, 0x0000f800
	#define BITFIELD_HDMI_TX_UPCSC_C23_C2	 0x2114, 0, 11, 0x000007ff
#define ROFF_HDMI_TX_UPCSC_C45	0x2118 /* Universal Plane CSC Coefficients 4,5 Register */ 
	#define BITFIELD_HDMI_TX_UPCSC_C45	 0x2118, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_UPCSC_C45 */
	#define BLSB_HDMI_TX_UPCSC_C45_RSVD_31_30	30
	#define BLSB_HDMI_TX_UPCSC_C45_C5	16
	#define BLSB_HDMI_TX_UPCSC_C45_RSVD_15_11	11
	#define BLSB_HDMI_TX_UPCSC_C45_C4	0
	/* Register Bit Widths for HDMI_TX_UPCSC_C45 */
	#define BWID_HDMI_TX_UPCSC_C45_RSVD_31_30	2
	#define BWID_HDMI_TX_UPCSC_C45_C5	14
	#define BWID_HDMI_TX_UPCSC_C45_RSVD_15_11	5
	#define BWID_HDMI_TX_UPCSC_C45_C4	11
	/* Register Bit MASKS for HDMI_TX_UPCSC_C45 */
	#define BMSK_HDMI_TX_UPCSC_C45_RSVD_31_30	0xc0000000 /*  */
	#define BMSK_HDMI_TX_UPCSC_C45_C5	0x3fff0000 /*  */
	#define BMSK_HDMI_TX_UPCSC_C45_RSVD_15_11	0x0000f800 /*  */
	#define BMSK_HDMI_TX_UPCSC_C45_C4	0x000007ff /*  */
	/* Register BITFIELD for HDMI_TX_UPCSC_C45 - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_UPCSC_C45_RSVD_31_30	 0x2118, 30, 2, 0xc0000000
	#define BITFIELD_HDMI_TX_UPCSC_C45_C5	 0x2118, 16, 14, 0x3fff0000
	#define BITFIELD_HDMI_TX_UPCSC_C45_RSVD_15_11	 0x2118, 11, 5, 0x0000f800
	#define BITFIELD_HDMI_TX_UPCSC_C45_C4	 0x2118, 0, 11, 0x000007ff
#define ROFF_HDMI_TX_UPCSC_C67	0x211c /* Universal Plane CSC Coefficients 6,7 Register */ 
	#define BITFIELD_HDMI_TX_UPCSC_C67	 0x211c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_UPCSC_C67 */
	#define BLSB_HDMI_TX_UPCSC_C67_RSVD_31_30	30
	#define BLSB_HDMI_TX_UPCSC_C67_C7	16
	#define BLSB_HDMI_TX_UPCSC_C67_RSVD_15_11	11
	#define BLSB_HDMI_TX_UPCSC_C67_C6	0
	/* Register Bit Widths for HDMI_TX_UPCSC_C67 */
	#define BWID_HDMI_TX_UPCSC_C67_RSVD_31_30	2
	#define BWID_HDMI_TX_UPCSC_C67_C7	14
	#define BWID_HDMI_TX_UPCSC_C67_RSVD_15_11	5
	#define BWID_HDMI_TX_UPCSC_C67_C6	11
	/* Register Bit MASKS for HDMI_TX_UPCSC_C67 */
	#define BMSK_HDMI_TX_UPCSC_C67_RSVD_31_30	0xc0000000 /*  */
	#define BMSK_HDMI_TX_UPCSC_C67_C7	0x3fff0000 /*  */
	#define BMSK_HDMI_TX_UPCSC_C67_RSVD_15_11	0x0000f800 /*  */
	#define BMSK_HDMI_TX_UPCSC_C67_C6	0x000007ff /*  */
	/* Register BITFIELD for HDMI_TX_UPCSC_C67 - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_UPCSC_C67_RSVD_31_30	 0x211c, 30, 2, 0xc0000000
	#define BITFIELD_HDMI_TX_UPCSC_C67_C7	 0x211c, 16, 14, 0x3fff0000
	#define BITFIELD_HDMI_TX_UPCSC_C67_RSVD_15_11	 0x211c, 11, 5, 0x0000f800
	#define BITFIELD_HDMI_TX_UPCSC_C67_C6	 0x211c, 0, 11, 0x000007ff
#define ROFF_HDMI_TX_UPCSC_C8	0x2120 /* Universal Plane CSC Coefficients 8 Register */ 
	#define BITFIELD_HDMI_TX_UPCSC_C8	 0x2120, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_UPCSC_C8 */
	#define BLSB_HDMI_TX_UPCSC_C8_RSVD_31_11	11
	#define BLSB_HDMI_TX_UPCSC_C8_C8	0
	/* Register Bit Widths for HDMI_TX_UPCSC_C8 */
	#define BWID_HDMI_TX_UPCSC_C8_RSVD_31_11	21
	#define BWID_HDMI_TX_UPCSC_C8_C8	11
	/* Register Bit MASKS for HDMI_TX_UPCSC_C8 */
	#define BMSK_HDMI_TX_UPCSC_C8_RSVD_31_11	0xfffff800 /*  */
	#define BMSK_HDMI_TX_UPCSC_C8_C8	0x000007ff /*  */
	/* Register BITFIELD for HDMI_TX_UPCSC_C8 - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_UPCSC_C8_RSVD_31_11	 0x2120, 11, 21, 0xfffff800
	#define BITFIELD_HDMI_TX_UPCSC_C8_C8	 0x2120, 0, 11, 0x000007ff
#define ROFF_HDMI_TX_VOFR	0x3000 /* Video Output Format Register */ 
	#define BITFIELD_HDMI_TX_VOFR	 0x3000, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_VOFR */
	#define BLSB_HDMI_TX_VOFR_VSYNC_OUTPUT_POLARITY	4
	#define BLSB_HDMI_TX_VOFR_HSYNC_OUTPUT_POLARITY	3
	#define BLSB_HDMI_TX_VOFR_PIXEL_DEPTH	1
	#define BLSB_HDMI_TX_VOFR_HDMI_DVI_MODE	0
	/* Register Bit Widths for HDMI_TX_VOFR */
	#define BWID_HDMI_TX_VOFR_VSYNC_OUTPUT_POLARITY	1
	#define BWID_HDMI_TX_VOFR_HSYNC_OUTPUT_POLARITY	1
	#define BWID_HDMI_TX_VOFR_PIXEL_DEPTH	2
	#define BWID_HDMI_TX_VOFR_HDMI_DVI_MODE	1
	/* Register Bit MASKS for HDMI_TX_VOFR */
	#define BMSK_HDMI_TX_VOFR_VSYNC_OUTPUT_POLARITY	(1<<4) /* == 0x00000010:  */
	#define BMSK_HDMI_TX_VOFR_HSYNC_OUTPUT_POLARITY	(1<<3) /* == 0x00000008:  */
	#define BMSK_HDMI_TX_VOFR_PIXEL_DEPTH	0x00000006 /*  */
	#define BMSK_HDMI_TX_VOFR_HDMI_DVI_MODE	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_VOFR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_VOFR_VSYNC_OUTPUT_POLARITY	 0x3000, 4, 1, 0x00000010
	#define BITFIELD_HDMI_TX_VOFR_HSYNC_OUTPUT_POLARITY	 0x3000, 3, 1, 0x00000008
	#define BITFIELD_HDMI_TX_VOFR_PIXEL_DEPTH	 0x3000, 1, 2, 0x00000006
	#define BITFIELD_HDMI_TX_VOFR_HDMI_DVI_MODE	 0x3000, 0, 1, 0x00000001
#define ROFF_HDMI_TX_HBLANK_A	0x3100 /* Display Pipe A Horizontal Blank Register */ 
	#define BITFIELD_HDMI_TX_HBLANK_A	 0x3100, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_HBLANK_A */
	#define BLSB_HDMI_TX_HBLANK_A_HACTIVE	16
	#define BLSB_HDMI_TX_HBLANK_A_HBLANK	0
	/* Register Bit Widths for HDMI_TX_HBLANK_A */
	#define BWID_HDMI_TX_HBLANK_A_HACTIVE	12
	#define BWID_HDMI_TX_HBLANK_A_HBLANK	10
	/* Register Bit MASKS for HDMI_TX_HBLANK_A */
	#define BMSK_HDMI_TX_HBLANK_A_HACTIVE	0x0fff0000 /*  */
	#define BMSK_HDMI_TX_HBLANK_A_HBLANK	0x000003ff /*  */
	/* Register BITFIELD for HDMI_TX_HBLANK_A - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_HBLANK_A_HACTIVE	 0x3100, 16, 12, 0x0fff0000
	#define BITFIELD_HDMI_TX_HBLANK_A_HBLANK	 0x3100, 0, 10, 0x000003ff
#define ROFF_HDMI_TX_VTOTAL_A	0x3104 /* Display Pipe A Vertical Total Register */ 
	#define BITFIELD_HDMI_TX_VTOTAL_A	 0x3104, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_VTOTAL_A */
	#define BLSB_HDMI_TX_VTOTAL_A_RSVD_31_29	29
	#define BLSB_HDMI_TX_VTOTAL_A_VTOTAL	16
	#define BLSB_HDMI_TX_VTOTAL_A_RSVD_15_12	12
	#define BLSB_HDMI_TX_VTOTAL_A_VACTIVE	0
	/* Register Bit Widths for HDMI_TX_VTOTAL_A */
	#define BWID_HDMI_TX_VTOTAL_A_RSVD_31_29	3
	#define BWID_HDMI_TX_VTOTAL_A_VTOTAL	13
	#define BWID_HDMI_TX_VTOTAL_A_RSVD_15_12	4
	#define BWID_HDMI_TX_VTOTAL_A_VACTIVE	12
	/* Register Bit MASKS for HDMI_TX_VTOTAL_A */
	#define BMSK_HDMI_TX_VTOTAL_A_RSVD_31_29	0xe0000000 /*  */
	#define BMSK_HDMI_TX_VTOTAL_A_VTOTAL	0x1fff0000 /*  */
	#define BMSK_HDMI_TX_VTOTAL_A_RSVD_15_12	0x0000f000 /*  */
	#define BMSK_HDMI_TX_VTOTAL_A_VACTIVE	0x00000fff /*  */
	/* Register BITFIELD for HDMI_TX_VTOTAL_A - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_VTOTAL_A_RSVD_31_29	 0x3104, 29, 3, 0xe0000000
	#define BITFIELD_HDMI_TX_VTOTAL_A_VTOTAL	 0x3104, 16, 13, 0x1fff0000
	#define BITFIELD_HDMI_TX_VTOTAL_A_RSVD_15_12	 0x3104, 12, 4, 0x0000f000
	#define BITFIELD_HDMI_TX_VTOTAL_A_VACTIVE	 0x3104, 0, 12, 0x00000fff
#define ROFF_HDMI_TX_AFCR	0x4000 /* Audio Format Control Register */ 
	#define BITFIELD_HDMI_TX_AFCR	 0x4000, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_AFCR */
	#define BLSB_HDMI_TX_AFCR_VALIDITY	9
	#define BLSB_HDMI_TX_AFCR_SAMPLE_FLAT	8
	#define BLSB_HDMI_TX_AFCR_SET_BLOCK_BEGIN	7
	#define BLSB_HDMI_TX_AFCR_FS_GREATER_THAN_192	6
	#define BLSB_HDMI_TX_AFCR_NUM_CHANNELS	4
	#define BLSB_HDMI_TX_AFCR_FORMAT	2
	#define BLSB_HDMI_TX_AFCR_LAYOUT	1
	#define BLSB_HDMI_TX_AFCR_AUDIO_EN	0
	/* Register Bit Widths for HDMI_TX_AFCR */
	#define BWID_HDMI_TX_AFCR_VALIDITY	1
	#define BWID_HDMI_TX_AFCR_SAMPLE_FLAT	1
	#define BWID_HDMI_TX_AFCR_SET_BLOCK_BEGIN	1
	#define BWID_HDMI_TX_AFCR_FS_GREATER_THAN_192	1
	#define BWID_HDMI_TX_AFCR_NUM_CHANNELS	2
	#define BWID_HDMI_TX_AFCR_FORMAT	2
	#define BWID_HDMI_TX_AFCR_LAYOUT	1
	#define BWID_HDMI_TX_AFCR_AUDIO_EN	1
	/* Register Bit MASKS for HDMI_TX_AFCR */
	#define BMSK_HDMI_TX_AFCR_VALIDITY	(1<<9) /* == 0x00000200:  */
	#define BMSK_HDMI_TX_AFCR_SAMPLE_FLAT	(1<<8) /* == 0x00000100:  */
	#define BMSK_HDMI_TX_AFCR_SET_BLOCK_BEGIN	(1<<7) /* == 0x00000080:  */
	#define BMSK_HDMI_TX_AFCR_FS_GREATER_THAN_192	(1<<6) /* == 0x00000040:  */
	#define BMSK_HDMI_TX_AFCR_NUM_CHANNELS	0x00000030 /*  */
	#define BMSK_HDMI_TX_AFCR_FORMAT	0x0000000c /*  */
	#define BMSK_HDMI_TX_AFCR_LAYOUT	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_AFCR_AUDIO_EN	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_AFCR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_AFCR_VALIDITY	 0x4000, 9, 1, 0x00000200
	#define BITFIELD_HDMI_TX_AFCR_SAMPLE_FLAT	 0x4000, 8, 1, 0x00000100
	#define BITFIELD_HDMI_TX_AFCR_SET_BLOCK_BEGIN	 0x4000, 7, 1, 0x00000080
	#define BITFIELD_HDMI_TX_AFCR_FS_GREATER_THAN_192	 0x4000, 6, 1, 0x00000040
	#define BITFIELD_HDMI_TX_AFCR_NUM_CHANNELS	 0x4000, 4, 2, 0x00000030
	#define BITFIELD_HDMI_TX_AFCR_FORMAT	 0x4000, 2, 2, 0x0000000c
	#define BITFIELD_HDMI_TX_AFCR_LAYOUT	 0x4000, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_AFCR_AUDIO_EN	 0x4000, 0, 1, 0x00000001
#define ROFF_HDMI_TX_HWCTS	0x4004 /* CTS Value calculated by HW */ 
	#define BITFIELD_HDMI_TX_HWCTS	 0x4004, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_ACRNR	0x4008 /* Audio Clock Recovery N Reg */ 
	#define BITFIELD_HDMI_TX_ACRNR	 0x4008, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_ACRCTSR	0x400c /* Audio Clock Recovery CTS Reg */ 
	#define BITFIELD_HDMI_TX_ACRCTSR	 0x400c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_ACRCTSR */
	#define BLSB_HDMI_TX_ACRCTSR_BYPASS_CTS	20
	#define BLSB_HDMI_TX_ACRCTSR_CTS_VAL	0
	/* Register Bit Widths for HDMI_TX_ACRCTSR */
	#define BWID_HDMI_TX_ACRCTSR_BYPASS_CTS	1
	#define BWID_HDMI_TX_ACRCTSR_CTS_VAL	19
	/* Register Bit MASKS for HDMI_TX_ACRCTSR */
	#define BMSK_HDMI_TX_ACRCTSR_BYPASS_CTS	(1<<20) /* == 0x00100000:  */
	#define BMSK_HDMI_TX_ACRCTSR_CTS_VAL	0x0007ffff /*  */
	/* Register BITFIELD for HDMI_TX_ACRCTSR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_ACRCTSR_BYPASS_CTS	 0x400c, 20, 1, 0x00100000
	#define BITFIELD_HDMI_TX_ACRCTSR_CTS_VAL	 0x400c, 0, 19, 0x0007ffff
#define ROFF_HDMI_TX_ASCDIVR	0x4010 /* Audio Clock divider register */ 
	#define BITFIELD_HDMI_TX_ASCDIVR	 0x4010, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_AFTHR	0x4014 /* Audio Fifo Threshold Register */ 
	#define BITFIELD_HDMI_TX_AFTHR	 0x4014, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_AFLR	0x4018 /* Audio Fifo Level Register */ 
	#define BITFIELD_HDMI_TX_AFLR	 0x4018, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR0	0x401c /* Audio User Data Register0  */ 
	#define BITFIELD_HDMI_TX_USDR0	 0x401c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR1	0x4020 /* Audio User Data Register1  */ 
	#define BITFIELD_HDMI_TX_USDR1	 0x4020, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR2	0x4024 /* Audio User Data Register2  */ 
	#define BITFIELD_HDMI_TX_USDR2	 0x4024, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR3	0x4028 /* Audio User Data Register3  */ 
	#define BITFIELD_HDMI_TX_USDR3	 0x4028, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR4	0x402c /* Audio User Data Register4  */ 
	#define BITFIELD_HDMI_TX_USDR4	 0x402c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR5	0x4030 /* Audio User Data Register5  */ 
	#define BITFIELD_HDMI_TX_USDR5	 0x4030, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR6	0x4034 /* Audio User Data Register6  */ 
	#define BITFIELD_HDMI_TX_USDR6	 0x4034, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR7	0x4038 /* Audio User Data Register7  */ 
	#define BITFIELD_HDMI_TX_USDR7	 0x4038, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR8	0x403c /* Audio User Data Register8  */ 
	#define BITFIELD_HDMI_TX_USDR8	 0x403c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR9	0x4040 /* Audio User Data Register9  */ 
	#define BITFIELD_HDMI_TX_USDR9	 0x4040, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR10	0x4044 /* Audio User Data Register10  */ 
	#define BITFIELD_HDMI_TX_USDR10	 0x4044, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDR11	0x4048 /* Audio User Data Register11  */ 
	#define BITFIELD_HDMI_TX_USDR11	 0x4048, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_USDCR	0x404c /* Audio User Data Control Register */ 
	#define BITFIELD_HDMI_TX_USDCR	 0x404c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_CHSR0	0x4050 /* Audio Channel Status Register0 */ 
	#define BITFIELD_HDMI_TX_CHSR0	 0x4050, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_CHSR1	0x4054 /* Audio Channel Status Register1 */ 
	#define BITFIELD_HDMI_TX_CHSR1	 0x4054, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_CHSCR	0x4058 /* Audio Channel Status Control Register */ 
	#define BITFIELD_HDMI_TX_CHSCR	 0x4058, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF0HB2_HB0	0x4100 /* 	Infoframe0 Header HB2-HB0 */ 
	#define BITFIELD_HDMI_TX_IF0HB2_HB0	 0x4100, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF0PB3_PB0	0x4104 /* 	Infoframe0 PB3-PB0 */ 
	#define BITFIELD_HDMI_TX_IF0PB3_PB0	 0x4104, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF0PB7_PB4	0x4108 /* 	Infoframe0 PB7-PB4 */ 
	#define BITFIELD_HDMI_TX_IF0PB7_PB4	 0x4108, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF0PB11_PB8	0x410c /* 	Infoframe0 PB11-PB8 */ 
	#define BITFIELD_HDMI_TX_IF0PB11_PB8	 0x410c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF0PB15_PB12	0x4110 /* 	Infoframe0 PB15-PB12 */ 
	#define BITFIELD_HDMI_TX_IF0PB15_PB12	 0x4110, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF0PB19_PB16	0x4114 /* 	Infoframe0 PB19-PB16 */ 
	#define BITFIELD_HDMI_TX_IF0PB19_PB16	 0x4114, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF0PB23_PB20	0x4118 /* 	Infoframe0 PB23-PB20 */ 
	#define BITFIELD_HDMI_TX_IF0PB23_PB20	 0x4118, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF0PB27_PB24	0x411c /* 	Infoframe0 PB27-PB24 */ 
	#define BITFIELD_HDMI_TX_IF0PB27_PB24	 0x411c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF1HB2_HB0	0x4120 /* 	Infoframe1 Header HB2-HB0 */ 
	#define BITFIELD_HDMI_TX_IF1HB2_HB0	 0x4120, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF1PB3_PB0	0x4124 /* 	Infoframe1 PB3-PB0 */ 
	#define BITFIELD_HDMI_TX_IF1PB3_PB0	 0x4124, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF1PB7_PB4	0x4128 /* 	Infoframe1 PB7-PB4 */ 
	#define BITFIELD_HDMI_TX_IF1PB7_PB4	 0x4128, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF1PB11_PB8	0x412c /* 	Infoframe1 PB11-PB8 */ 
	#define BITFIELD_HDMI_TX_IF1PB11_PB8	 0x412c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF1PB15_PB12	0x4130 /* 	Infoframe1 PB15-PB12 */ 
	#define BITFIELD_HDMI_TX_IF1PB15_PB12	 0x4130, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF1PB19_PB16	0x4134 /* 	Infoframe1 PB19-PB16 */ 
	#define BITFIELD_HDMI_TX_IF1PB19_PB16	 0x4134, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF1PB23_PB20	0x4138 /* 	Infoframe1 PB23-PB20 */ 
	#define BITFIELD_HDMI_TX_IF1PB23_PB20	 0x4138, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF1PB27_PB24	0x413c /* 	Infoframe1 PB27-PB24 */ 
	#define BITFIELD_HDMI_TX_IF1PB27_PB24	 0x413c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF2HB2_HB0	0x4140 /* 	Infoframe2 Header HB2-HB0 */ 
	#define BITFIELD_HDMI_TX_IF2HB2_HB0	 0x4140, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF2PB3_PB0	0x4144 /* 	Infoframe2 PB3-PB0 */ 
	#define BITFIELD_HDMI_TX_IF2PB3_PB0	 0x4144, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF2PB7_PB4	0x4148 /* 	Infoframe2 PB7-PB4 */ 
	#define BITFIELD_HDMI_TX_IF2PB7_PB4	 0x4148, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF2PB11_PB8	0x414c /* 	Infoframe2 PB11-PB8 */ 
	#define BITFIELD_HDMI_TX_IF2PB11_PB8	 0x414c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF2PB15_PB12	0x4150 /* 	Infoframe2 PB15-PB12 */ 
	#define BITFIELD_HDMI_TX_IF2PB15_PB12	 0x4150, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF2PB19_PB16	0x4154 /* 	Infoframe2 PB19-PB16 */ 
	#define BITFIELD_HDMI_TX_IF2PB19_PB16	 0x4154, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF2PB23_PB20	0x4158 /* 	Infoframe2 PB23-PB20 */ 
	#define BITFIELD_HDMI_TX_IF2PB23_PB20	 0x4158, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF2PB27_PB24	0x415c /* 	Infoframe2 PB27-PB24 */ 
	#define BITFIELD_HDMI_TX_IF2PB27_PB24	 0x415c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF3HB2_HB0	0x4160 /* 	Infoframe3 Header HB2-HB0 */ 
	#define BITFIELD_HDMI_TX_IF3HB2_HB0	 0x4160, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF3PB3_PB0	0x4164 /* 	Infoframe3 PB3-PB0 */ 
	#define BITFIELD_HDMI_TX_IF3PB3_PB0	 0x4164, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF3PB7_PB4	0x4168 /* 	Infoframe3 PB7-PB4 */ 
	#define BITFIELD_HDMI_TX_IF3PB7_PB4	 0x4168, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF3PB11_PB8	0x416c /* 	Infoframe3 PB11-PB8 */ 
	#define BITFIELD_HDMI_TX_IF3PB11_PB8	 0x416c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF3PB15_PB12	0x4170 /* 	Infoframe3 PB15-PB12 */ 
	#define BITFIELD_HDMI_TX_IF3PB15_PB12	 0x4170, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF3PB19_PB16	0x4174 /* 	Infoframe3 PB19-PB16 */ 
	#define BITFIELD_HDMI_TX_IF3PB19_PB16	 0x4174, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF3PB23_PB20	0x4178 /* 	Infoframe3 PB23-PB20 */ 
	#define BITFIELD_HDMI_TX_IF3PB23_PB20	 0x4178, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF3PB27_PB24	0x417c /* 	Infoframe3 PB27-PB24 */ 
	#define BITFIELD_HDMI_TX_IF3PB27_PB24	 0x417c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_IF0DESCR	0x4180 /* 	Infoframe0 descriptor register */ 
	#define BITFIELD_HDMI_TX_IF0DESCR	 0x4180, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_IF0DESCR */
	#define BLSB_HDMI_TX_IF0DESCR_TRANS_FREQ	1
	#define BLSB_HDMI_TX_IF0DESCR_VALID	0
	/* Register Bit Widths for HDMI_TX_IF0DESCR */
	#define BWID_HDMI_TX_IF0DESCR_TRANS_FREQ	1
	#define BWID_HDMI_TX_IF0DESCR_VALID	1
	/* Register Bit MASKS for HDMI_TX_IF0DESCR */
	#define BMSK_HDMI_TX_IF0DESCR_TRANS_FREQ	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_IF0DESCR_VALID	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_IF0DESCR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_IF0DESCR_TRANS_FREQ	 0x4180, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_IF0DESCR_VALID	 0x4180, 0, 1, 0x00000001
#define ROFF_HDMI_TX_IF1DESCR	0x4184 /* 	Infoframe1 descriptor register */ 
	#define BITFIELD_HDMI_TX_IF1DESCR	 0x4184, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_IF1DESCR */
	#define BLSB_HDMI_TX_IF1DESCR_TRANS_FREQ	1
	#define BLSB_HDMI_TX_IF1DESCR_VALID	0
	/* Register Bit Widths for HDMI_TX_IF1DESCR */
	#define BWID_HDMI_TX_IF1DESCR_TRANS_FREQ	1
	#define BWID_HDMI_TX_IF1DESCR_VALID	1
	/* Register Bit MASKS for HDMI_TX_IF1DESCR */
	#define BMSK_HDMI_TX_IF1DESCR_TRANS_FREQ	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_IF1DESCR_VALID	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_IF1DESCR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_IF1DESCR_TRANS_FREQ	 0x4184, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_IF1DESCR_VALID	 0x4184, 0, 1, 0x00000001
#define ROFF_HDMI_TX_IF2DESCR	0x4188 /* 	Infoframe2 descriptor register */ 
	#define BITFIELD_HDMI_TX_IF2DESCR	 0x4188, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_IF2DESCR */
	#define BLSB_HDMI_TX_IF2DESCR_TRANS_FREQ	1
	#define BLSB_HDMI_TX_IF2DESCR_VALID	0
	/* Register Bit Widths for HDMI_TX_IF2DESCR */
	#define BWID_HDMI_TX_IF2DESCR_TRANS_FREQ	1
	#define BWID_HDMI_TX_IF2DESCR_VALID	1
	/* Register Bit MASKS for HDMI_TX_IF2DESCR */
	#define BMSK_HDMI_TX_IF2DESCR_TRANS_FREQ	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_IF2DESCR_VALID	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_IF2DESCR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_IF2DESCR_TRANS_FREQ	 0x4188, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_IF2DESCR_VALID	 0x4188, 0, 1, 0x00000001
#define ROFF_HDMI_TX_IF3DESCR	0x418c /* 	Infoframe3 descriptor register */ 
	#define BITFIELD_HDMI_TX_IF3DESCR	 0x418c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_IF3DESCR */
	#define BLSB_HDMI_TX_IF3DESCR_TRANS_FREQ	1
	#define BLSB_HDMI_TX_IF3DESCR_VALID	0
	/* Register Bit Widths for HDMI_TX_IF3DESCR */
	#define BWID_HDMI_TX_IF3DESCR_TRANS_FREQ	1
	#define BWID_HDMI_TX_IF3DESCR_VALID	1
	/* Register Bit MASKS for HDMI_TX_IF3DESCR */
	#define BMSK_HDMI_TX_IF3DESCR_TRANS_FREQ	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_IF3DESCR_VALID	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_IF3DESCR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_IF3DESCR_TRANS_FREQ	 0x418c, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_IF3DESCR_VALID	 0x418c, 0, 1, 0x00000001
#define ROFF_HDMI_TX_HHCR	0x5000 /* HDMI HDCP Control Register */ 
	#define BITFIELD_HDMI_TX_HHCR	 0x5000, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
	/* Register Bit LSB Positions for HDMI_TX_HHCR */
	#define BLSB_HDMI_TX_HHCR_RING_CIPHER_EN	11
	#define BLSB_HDMI_TX_HHCR_FEATURE_1_1_EN	10
	#define BLSB_HDMI_TX_HHCR_ENHANCE_LINK_VERIFICATION_EN	9
	#define BLSB_HDMI_TX_HHCR_ADV_CIPHER_EN	8
	#define BLSB_HDMI_TX_HHCR_REPEATER	7
	#define BLSB_HDMI_TX_HHCR_EESS_EN	6
	#define BLSB_HDMI_TX_HHCR_OESS_EN	5
	#define BLSB_HDMI_TX_HHCR_ENCRYPTION_EN	4
	#define BLSB_HDMI_TX_HHCR_AUTHENTICATED_STATE	3
	#define BLSB_HDMI_TX_HHCR_PUSH_M0	2
	#define BLSB_HDMI_TX_HHCR_CALCULATE_R0	1
	#define BLSB_HDMI_TX_HHCR_CALCULATE_AN	0
	/* Register Bit Widths for HDMI_TX_HHCR */
	#define BWID_HDMI_TX_HHCR_RING_CIPHER_EN	1
	#define BWID_HDMI_TX_HHCR_FEATURE_1_1_EN	1
	#define BWID_HDMI_TX_HHCR_ENHANCE_LINK_VERIFICATION_EN	1
	#define BWID_HDMI_TX_HHCR_ADV_CIPHER_EN	1
	#define BWID_HDMI_TX_HHCR_REPEATER	1
	#define BWID_HDMI_TX_HHCR_EESS_EN	1
	#define BWID_HDMI_TX_HHCR_OESS_EN	1
	#define BWID_HDMI_TX_HHCR_ENCRYPTION_EN	1
	#define BWID_HDMI_TX_HHCR_AUTHENTICATED_STATE	1
	#define BWID_HDMI_TX_HHCR_PUSH_M0	1
	#define BWID_HDMI_TX_HHCR_CALCULATE_R0	1
	#define BWID_HDMI_TX_HHCR_CALCULATE_AN	1
	/* Register Bit MASKS for HDMI_TX_HHCR */
	#define BMSK_HDMI_TX_HHCR_RING_CIPHER_EN	(1<<11) /* == 0x00000800:  */
	#define BMSK_HDMI_TX_HHCR_FEATURE_1_1_EN	(1<<10) /* == 0x00000400:  */
	#define BMSK_HDMI_TX_HHCR_ENHANCE_LINK_VERIFICATION_EN	(1<<9) /* == 0x00000200:  */
	#define BMSK_HDMI_TX_HHCR_ADV_CIPHER_EN	(1<<8) /* == 0x00000100:  */
	#define BMSK_HDMI_TX_HHCR_REPEATER	(1<<7) /* == 0x00000080:  */
	#define BMSK_HDMI_TX_HHCR_EESS_EN	(1<<6) /* == 0x00000040:  */
	#define BMSK_HDMI_TX_HHCR_OESS_EN	(1<<5) /* == 0x00000020:  */
	#define BMSK_HDMI_TX_HHCR_ENCRYPTION_EN	(1<<4) /* == 0x00000010:  */
	#define BMSK_HDMI_TX_HHCR_AUTHENTICATED_STATE	(1<<3) /* == 0x00000008:  */
	#define BMSK_HDMI_TX_HHCR_PUSH_M0	(1<<2) /* == 0x00000004:  */
	#define BMSK_HDMI_TX_HHCR_CALCULATE_R0	(1<<1) /* == 0x00000002:  */
	#define BMSK_HDMI_TX_HHCR_CALCULATE_AN	(1<<0) /* == 0x00000001:  */
	/* Register BITFIELD for HDMI_TX_HHCR - roff, lsb, width, mask */
	#define BITFIELD_HDMI_TX_HHCR_RING_CIPHER_EN	 0x5000, 11, 1, 0x00000800
	#define BITFIELD_HDMI_TX_HHCR_FEATURE_1_1_EN	 0x5000, 10, 1, 0x00000400
	#define BITFIELD_HDMI_TX_HHCR_ENHANCE_LINK_VERIFICATION_EN	 0x5000, 9, 1, 0x00000200
	#define BITFIELD_HDMI_TX_HHCR_ADV_CIPHER_EN	 0x5000, 8, 1, 0x00000100
	#define BITFIELD_HDMI_TX_HHCR_REPEATER	 0x5000, 7, 1, 0x00000080
	#define BITFIELD_HDMI_TX_HHCR_EESS_EN	 0x5000, 6, 1, 0x00000040
	#define BITFIELD_HDMI_TX_HHCR_OESS_EN	 0x5000, 5, 1, 0x00000020
	#define BITFIELD_HDMI_TX_HHCR_ENCRYPTION_EN	 0x5000, 4, 1, 0x00000010
	#define BITFIELD_HDMI_TX_HHCR_AUTHENTICATED_STATE	 0x5000, 3, 1, 0x00000008
	#define BITFIELD_HDMI_TX_HHCR_PUSH_M0	 0x5000, 2, 1, 0x00000004
	#define BITFIELD_HDMI_TX_HHCR_CALCULATE_R0	 0x5000, 1, 1, 0x00000002
	#define BITFIELD_HDMI_TX_HHCR_CALCULATE_AN	 0x5000, 0, 1, 0x00000001
#define ROFF_HDMI_TX_HHSR	0x5004 /* HDMI HDCP Status Register */ 
	#define BITFIELD_HDMI_TX_HHSR	 0x5004, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HRN0	0x5008 /* HDMI HDCP RNG0 Register */ 
	#define BITFIELD_HDMI_TX_HRN0	 0x5008, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HRN1	0x500c /* HDMI HDCP RNG1 Register */ 
	#define BITFIELD_HDMI_TX_HRN1	 0x500c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HAN0	0x5010 /* HDMI HDCP AN0 Register */ 
	#define BITFIELD_HDMI_TX_HAN0	 0x5010, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HAN1	0x5014 /* HDMI HDCP AN1 Register */ 
	#define BITFIELD_HDMI_TX_HAN1	 0x5014, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HAK0	0x5018 /* HDMI HDCP AKSV0 Register */ 
	#define BITFIELD_HDMI_TX_HAK0	 0x5018, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HAK1	0x501c /* HDMI HDCP AKSV1 Register */ 
	#define BITFIELD_HDMI_TX_HAK1	 0x501c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HBK0	0x5020 /* HDMI HDCP BKSV0 Register */ 
	#define BITFIELD_HDMI_TX_HBK0	 0x5020, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HBK1	0x5024 /* HDMI HDCP BKSV1 Register */ 
	#define BITFIELD_HDMI_TX_HBK1	 0x5024, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HPR0	0x5028 /* HDMI HDCP PRE R0 Register */ 
	#define BITFIELD_HDMI_TX_HPR0	 0x5028, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HR0	0x502c /* HDMI HDCP R0Register */ 
	#define BITFIELD_HDMI_TX_HR0	 0x502c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HPPJ	0x5030 /* HDMI HDCP PRE PJ Register */ 
	#define BITFIELD_HDMI_TX_HPPJ	 0x5030, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HPJ	0x5034 /* HDMI HDCP PJ Register */ 
	#define BITFIELD_HDMI_TX_HPJ	 0x5034, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HKBE0	0x5038 /* HDMI HDCP Key Bank Extension 0 */ 
	#define BITFIELD_HDMI_TX_HKBE0	 0x5038, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HKBE1	0x503c /* HDMI HDCP Key Bank Extension 1 */ 
	#define BITFIELD_HDMI_TX_HKBE1	 0x503c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK0L	0x5060 /* HDMI HDCP Key0 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK0L	 0x5060, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK0M	0x5064 /* HDMI HDCP Key0 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK0M	 0x5064, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK1L	0x5068 /* HDMI HDCP Key1 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK1L	 0x5068, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK1M	0x506c /* HDMI HDCP Key1 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK1M	 0x506c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK2L	0x5070 /* HDMI HDCP Key2 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK2L	 0x5070, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK2M	0x5074 /* HDMI HDCP Key2 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK2M	 0x5074, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK3L	0x5078 /* HDMI HDCP Key3 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK3L	 0x5078, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK3M	0x507c /* HDMI HDCP Key3 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK3M	 0x507c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK4L	0x5080 /* HDMI HDCP Key4 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK4L	 0x5080, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK4M	0x5084 /* HDMI HDCP Key4 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK4M	 0x5084, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK5L	0x5088 /* HDMI HDCP Key5 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK5L	 0x5088, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK5M	0x508c /* HDMI HDCP Key5 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK5M	 0x508c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK6L	0x5090 /* HDMI HDCP Key6 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK6L	 0x5090, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK6M	0x5094 /* HDMI HDCP Key6 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK6M	 0x5094, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK7L	0x5098 /* HDMI HDCP Key7 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK7L	 0x5098, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK7M	0x509c /* HDMI HDCP Key7 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK7M	 0x509c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK8L	0x50a0 /* HDMI HDCP Key8 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK8L	 0x50a0, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK8M	0x50a4 /* HDMI HDCP Key8 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK8M	 0x50a4, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK9L	0x50a8 /* HDMI HDCP Key9 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK9L	 0x50a8, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK9M	0x50ac /* HDMI HDCP Key9 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK9M	 0x50ac, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK10L	0x50b0 /* HDMI HDCP Key10 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK10L	 0x50b0, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK10M	0x50b4 /* HDMI HDCP Key10 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK10M	 0x50b4, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK11L	0x50b8 /* HDMI HDCP Key11 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK11L	 0x50b8, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK11M	0x50bc /* HDMI HDCP Key11 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK11M	 0x50bc, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK12L	0x50c0 /* HDMI HDCP Key12 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK12L	 0x50c0, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK12M	0x50c4 /* HDMI HDCP Key12 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK12M	 0x50c4, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK13L	0x50c8 /* HDMI HDCP Key13 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK13L	 0x50c8, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK13M	0x50cc /* HDMI HDCP Key13 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK13M	 0x50cc, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK14L	0x50d0 /* HDMI HDCP Key14 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK14L	 0x50d0, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK14M	0x50d4 /* HDMI HDCP Key14 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK14M	 0x50d4, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK15L	0x50d8 /* HDMI HDCP Key15 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK15L	 0x50d8, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK15M	0x50dc /* HDMI HDCP Key15 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK15M	 0x50dc, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK16L	0x50e0 /* HDMI HDCP Key16 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK16L	 0x50e0, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK16M	0x50e4 /* HDMI HDCP Key16 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK16M	 0x50e4, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK17L	0x50e8 /* HDMI HDCP Key17 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK17L	 0x50e8, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK17M	0x50ec /* HDMI HDCP Key17 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK17M	 0x50ec, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK18L	0x50f0 /* HDMI HDCP Key18 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK18L	 0x50f0, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK18M	0x50f4 /* HDMI HDCP Key18 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK18M	 0x50f4, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK19L	0x50f8 /* HDMI HDCP Key19 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK19L	 0x50f8, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK19M	0x50fc /* HDMI HDCP Key19 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK19M	 0x50fc, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK20L	0x5100 /* HDMI HDCP Key20 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK20L	 0x5100, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK20M	0x5104 /* HDMI HDCP Key20 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK20M	 0x5104, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK21L	0x5108 /* HDMI HDCP Key21 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK21L	 0x5108, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK21M	0x510c /* HDMI HDCP Key21 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK21M	 0x510c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK22L	0x5110 /* HDMI HDCP Key22 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK22L	 0x5110, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK22M	0x5114 /* HDMI HDCP Key22 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK22M	 0x5114, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK23L	0x5118 /* HDMI HDCP Key23 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK23L	 0x5118, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK23M	0x511c /* HDMI HDCP Key23 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK23M	 0x511c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK24L	0x5120 /* HDMI HDCP Key24 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK24L	 0x5120, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK24M	0x5124 /* HDMI HDCP Key24 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK24M	 0x5124, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK25L	0x5128 /* HDMI HDCP Key25 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK25L	 0x5128, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK25M	0x512c /* HDMI HDCP Key25 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK25M	 0x512c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK26L	0x5130 /* HDMI HDCP Key26 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK26L	 0x5130, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK26M	0x5134 /* HDMI HDCP Key26 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK26M	 0x5134, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK27L	0x5138 /* HDMI HDCP Key27 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK27L	 0x5138, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK27M	0x513c /* HDMI HDCP Key27 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK27M	 0x513c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK28L	0x5140 /* HDMI HDCP Key28 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK28L	 0x5140, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK28M	0x5144 /* HDMI HDCP Key28 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK28M	 0x5144, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK29L	0x5148 /* HDMI HDCP Key29 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK29L	 0x5148, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK29M	0x514c /* HDMI HDCP Key29 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK29M	 0x514c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK30L	0x5150 /* HDMI HDCP Key30 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK30L	 0x5150, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK30M	0x5154 /* HDMI HDCP Key30 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK30M	 0x5154, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK31L	0x5158 /* HDMI HDCP Key31 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK31L	 0x5158, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK31M	0x515c /* HDMI HDCP Key31 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK31M	 0x515c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK32L	0x5160 /* HDMI HDCP Key32 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK32L	 0x5160, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK32M	0x5164 /* HDMI HDCP Key32 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK32M	 0x5164, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK33L	0x5168 /* HDMI HDCP Key33 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK33L	 0x5168, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK33M	0x516c /* HDMI HDCP Key33 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK33M	 0x516c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK34L	0x5170 /* HDMI HDCP Key34 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK34L	 0x5170, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK34M	0x5174 /* HDMI HDCP Key34 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK34M	 0x5174, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK35L	0x5178 /* HDMI HDCP Key35 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK35L	 0x5178, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK35M	0x517c /* HDMI HDCP Key35 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK35M	 0x517c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK36L	0x5180 /* HDMI HDCP Key36 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK36L	 0x5180, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK36M	0x5184 /* HDMI HDCP Key36 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK36M	 0x5184, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK37L	0x5188 /* HDMI HDCP Key37 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK37L	 0x5188, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK37M	0x518c /* HDMI HDCP Key37 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK37M	 0x518c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK38L	0x5190 /* HDMI HDCP Key38 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK38L	 0x5190, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK38M	0x5194 /* HDMI HDCP Key38 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK38M	 0x5194, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK39L	0x5198 /* HDMI HDCP Key39 LSB Register */ 
	#define BITFIELD_HDMI_TX_HK39L	 0x5198, 0, 32, 0xffffffff  /* roff, lsb, width, mask */
#define ROFF_HDMI_TX_HK39M	0x519c /* HDMI HDCP Key39 MSB Register */ 
	#define BITFIELD_HDMI_TX_HK39M	 0x519c, 0, 32, 0xffffffff  /* roff, lsb, width, mask */


/* Module HDMI_TX SPECIFIC SVEN Events */


#define SVEN_MODULE_EVENT_HDMI_TX_HDCP_ACTIVE	0x1
#define SVEN_MODULE_EVENT_HDMI_TX_HDCP_INACTIVE	0x2
#define SVEN_MODULE_EVENT_HDMI_TX_HSYNC_POL_ERR	0x3
#define SVEN_MODULE_EVENT_HDMI_TX_VSYNC_POL_ERR	0x4


#endif /* HDMI_TX_REGOFFS_H */
