INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x/reports/package
	Log files: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x/logs/package
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xclbin.package_summary, at Thu Sep  7 21:58:55 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Sep  7 21:58:55 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/_x/reports/package/v++_package_Bert_layer_guidance.html', at Thu Sep  7 21:58:57 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-2256] Packaging for hardware
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_systolic_array_200mhz.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 21s
INFO: [v++ 60-1653] Closing dispatch client.
