
/*
module my_first_fpga(CLOCK_50, LEDR, KEY);
input CLOCK_50;
input [3:0]KEY;
output [3:0] LEDR;

reg [27:0] count;
wire reset_n;

assign reset_n = KEY[0];
always @(posedge CLOCK_50 or negedge reset_n)
begin    
    if(!reset_n)
        count = 0;
    else
        count = count + 1;
end

assign LEDR = count[27:24];

endmodule */