
*** Running vivado
    with args -log Top_IO_NEXYS_A7_100T.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_IO_NEXYS_A7_100T.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top_IO_NEXYS_A7_100T.tcl -notrace
Command: link_design -top Top_IO_NEXYS_A7_100T -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 555.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/constrs_1/imports/Desktop/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/constrs_1/imports/Desktop/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 680.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 680.520 ; gain = 382.117
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.662 . Memory (MB): peak = 701.516 ; gain = 20.996

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 203da3c7d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1255.406 ; gain = 553.891

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 203da3c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1442.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 203da3c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1442.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 204c69daa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1442.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 204c69daa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.354 . Memory (MB): peak = 1442.941 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 204c69daa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1442.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 204c69daa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1442.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1442.941 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2309c38c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.418 . Memory (MB): peak = 1442.941 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2309c38c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1442.941 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2309c38c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.941 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.941 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2309c38c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1442.941 ; gain = 762.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.941 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1442.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_IO_NEXYS_A7_100T_drc_opted.rpt -pb Top_IO_NEXYS_A7_100T_drc_opted.pb -rpx Top_IO_NEXYS_A7_100T_drc_opted.rpx
Command: report_drc -file Top_IO_NEXYS_A7_100T_drc_opted.rpt -pb Top_IO_NEXYS_A7_100T_drc_opted.pb -rpx Top_IO_NEXYS_A7_100T_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13893f23e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1442.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1274504c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ae8a4395

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ae8a4395

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1442.941 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ae8a4395

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 203ee0e6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 150 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 63 nets or cells. Created 0 new cell, deleted 63 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.941 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             63  |                    63  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             63  |                    63  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18349d11e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.941 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 234f3138b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.941 ; gain = 0.000
Phase 2 Global Placement | Checksum: 234f3138b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13f802190

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 107dc9530

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 108fb471d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d7909bc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 144ca9a4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 180842015

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1455a7ffb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17622cdd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1442.941 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17622cdd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1442.941 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 182cd848c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 182cd848c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1451.344 ; gain = 8.402
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.507. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c0d6515e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1451.344 ; gain = 8.402
Phase 4.1 Post Commit Optimization | Checksum: 1c0d6515e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1451.344 ; gain = 8.402

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c0d6515e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1451.344 ; gain = 8.402

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c0d6515e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1451.344 ; gain = 8.402

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.344 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 21def1bf2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1451.344 ; gain = 8.402
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21def1bf2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1451.344 ; gain = 8.402
Ending Placer Task | Checksum: 1c4790b62

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1451.344 ; gain = 8.402
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1451.344 ; gain = 8.402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.344 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1452.344 ; gain = 1.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_IO_NEXYS_A7_100T_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1452.344 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_IO_NEXYS_A7_100T_utilization_placed.rpt -pb Top_IO_NEXYS_A7_100T_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_IO_NEXYS_A7_100T_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1452.344 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1466.773 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1484.676 ; gain = 17.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f00fd98c ConstDB: 0 ShapeSum: d46931d6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d91eac7e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1621.125 ; gain = 126.383
Post Restoration Checksum: NetGraph: f784d214 NumContArr: e199da6a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d91eac7e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1621.125 ; gain = 126.383

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d91eac7e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1627.023 ; gain = 132.281

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d91eac7e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1627.023 ; gain = 132.281
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7a34b2d7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1649.426 ; gain = 154.684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.793  | TNS=0.000  | WHS=-1.058 | THS=-156.554|

Phase 2 Router Initialization | Checksum: b2eb2560

Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1649.426 ; gain = 154.684

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1105
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1105
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a0b718ef

Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1649.426 ; gain = 154.684

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 621
 Number of Nodes with overlaps = 250
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.484 | TNS=-3.776 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f5a166af

Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1649.426 ; gain = 154.684

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.080 | TNS=-0.098 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ca53f59b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1649.426 ; gain = 154.684

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.170  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 192599853

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1649.426 ; gain = 154.684
Phase 4 Rip-up And Reroute | Checksum: 192599853

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1649.426 ; gain = 154.684

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 192599853

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1649.426 ; gain = 154.684

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 192599853

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1649.426 ; gain = 154.684
Phase 5 Delay and Skew Optimization | Checksum: 192599853

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1649.426 ; gain = 154.684

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d36a0f2c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1649.426 ; gain = 154.684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.249  | TNS=0.000  | WHS=-0.466 | THS=-4.156 |

Phase 6.1 Hold Fix Iter | Checksum: 171ce7666

Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1649.426 ; gain = 154.684
Phase 6 Post Hold Fix | Checksum: 188b39f6a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1649.426 ; gain = 154.684

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.392436 %
  Global Horizontal Routing Utilization  = 0.42917 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2011c91c3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1649.426 ; gain = 154.684

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2011c91c3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1649.426 ; gain = 154.684

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20f912070

Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1649.426 ; gain = 154.684

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 218b262a2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1649.426 ; gain = 154.684
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.249  | TNS=0.000  | WHS=0.118  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 218b262a2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1649.426 ; gain = 154.684
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1649.426 ; gain = 154.684

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1649.426 ; gain = 164.750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.426 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1652.289 ; gain = 2.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_IO_NEXYS_A7_100T_drc_routed.rpt -pb Top_IO_NEXYS_A7_100T_drc_routed.pb -rpx Top_IO_NEXYS_A7_100T_drc_routed.rpx
Command: report_drc -file Top_IO_NEXYS_A7_100T_drc_routed.rpt -pb Top_IO_NEXYS_A7_100T_drc_routed.pb -rpx Top_IO_NEXYS_A7_100T_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_IO_NEXYS_A7_100T_methodology_drc_routed.rpt -pb Top_IO_NEXYS_A7_100T_methodology_drc_routed.pb -rpx Top_IO_NEXYS_A7_100T_methodology_drc_routed.rpx
Command: report_methodology -file Top_IO_NEXYS_A7_100T_methodology_drc_routed.rpt -pb Top_IO_NEXYS_A7_100T_methodology_drc_routed.pb -rpx Top_IO_NEXYS_A7_100T_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_IO_NEXYS_A7_100T_power_routed.rpt -pb Top_IO_NEXYS_A7_100T_power_summary_routed.pb -rpx Top_IO_NEXYS_A7_100T_power_routed.rpx
Command: report_power -file Top_IO_NEXYS_A7_100T_power_routed.rpt -pb Top_IO_NEXYS_A7_100T_power_summary_routed.pb -rpx Top_IO_NEXYS_A7_100T_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_IO_NEXYS_A7_100T_route_status.rpt -pb Top_IO_NEXYS_A7_100T_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_IO_NEXYS_A7_100T_timing_summary_routed.rpt -pb Top_IO_NEXYS_A7_100T_timing_summary_routed.pb -rpx Top_IO_NEXYS_A7_100T_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_IO_NEXYS_A7_100T_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_IO_NEXYS_A7_100T_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_IO_NEXYS_A7_100T_bus_skew_routed.rpt -pb Top_IO_NEXYS_A7_100T_bus_skew_routed.pb -rpx Top_IO_NEXYS_A7_100T_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Top_IO_NEXYS_A7_100T.bit -verbose
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Summary of write_bitstream Options:
+-------------------------+-------------------------+
| Option Name             | Current Setting         |
+-------------------------+-------------------------+
| GTS_CYCLE               | 5*                      |
+-------------------------+-------------------------+
| SELECTMAPABORT          | ENABLE*                 |
+-------------------------+-------------------------+
| ENCRYPT                 | NO*                     |
+-------------------------+-------------------------+
| DEBUGBITSTREAM          | NO*                     |
+-------------------------+-------------------------+
| COMPRESS                | TRUE                    |
+-------------------------+-------------------------+
| PERFRAMECRC             | NO*                     |
+-------------------------+-------------------------+
| CRC                     | ENABLE*                 |
+-------------------------+-------------------------+
| XADCENHANCEDLINEARITY   | OFF*                    |
+-------------------------+-------------------------+
| XADCPOWERDOWN           | DISABLE*                |
+-------------------------+-------------------------+
| JTAG_XADC               | ENABLE*                 |
+-------------------------+-------------------------+
| DISABLE_JTAG            | NO*                     |
+-------------------------+-------------------------+
| BPI_SYNC_MODE           | DISABLE*                |
+-------------------------+-------------------------+
| MATCH_CYCLE             | NoWait                  |
+-------------------------+-------------------------+
| GWE_CYCLE               | 6*                      |
+-------------------------+-------------------------+
| ENCRYPTKEYSELECT        | BBRAM*                  |
+-------------------------+-------------------------+
| DONE_CYCLE              | 4*                      |
+-------------------------+-------------------------+
| KEY0                    | (Not Enabled)*          |
+-------------------------+-------------------------+
| STARTCBC                | (Not Enabled)*          |
+-------------------------+-------------------------+
| HKEY                    | (Not Enabled)*          |
+-------------------------+-------------------------+
| USERID                  | 0XFFFFFFFF*             |
+-------------------------+-------------------------+
| KEYFILE                 | (Not Enabled)*          |
+-------------------------+-------------------------+
| SECURITY                | NONE*                   |
+-------------------------+-------------------------+
| ACTIVERECONFIG          | NO*                     |
+-------------------------+-------------------------+
| DONEPIPE                | YES*                    |
+-------------------------+-------------------------+
| ICAP_SELECT             | AUTO*                   |
+-------------------------+-------------------------+
| XADCPARTIALRECONFIG     | DISABLE*                |
+-------------------------+-------------------------+
| STARTUPCLK              | CCLK*                   |
+-------------------------+-------------------------+
| LCK_CYCLE               | NOWAIT*                 |
+-------------------------+-------------------------+
| DCIUPDATEMODE           | ASREQUIRED*             |
+-------------------------+-------------------------+
| PERSIST                 | NO*                     |
+-------------------------+-------------------------+
| OVERTEMPPOWERDOWN       | DISABLE*                |
+-------------------------+-------------------------+
| M0PIN                   | PULLUP*                 |
+-------------------------+-------------------------+
| M1PIN                   | PULLUP*                 |
+-------------------------+-------------------------+
| M2PIN                   | PULLUP*                 |
+-------------------------+-------------------------+
| PROGPIN                 | PULLUP*                 |
+-------------------------+-------------------------+
| INITPIN                 | PULLUP*                 |
+-------------------------+-------------------------+
| TCKPIN                  | PULLUP*                 |
+-------------------------+-------------------------+
| TDIPIN                  | PULLUP*                 |
+-------------------------+-------------------------+
| TDOPIN                  | PULLUP*                 |
+-------------------------+-------------------------+
| TMSPIN                  | PULLUP*                 |
+-------------------------+-------------------------+
| UNUSEDPIN               | PULLDOWN*               |
+-------------------------+-------------------------+
| CCLKPIN                 | PULLUP*                 |
+-------------------------+-------------------------+
| DONEPIN                 | PULLUP*                 |
+-------------------------+-------------------------+
| CONFIGRATE              | 3*                      |
+-------------------------+-------------------------+
| CONFIGFALLBACK          | DISABLE*                |
+-------------------------+-------------------------+
| REVISIONSELECT          | 00*                     |
+-------------------------+-------------------------+
| BPI_PAGE_SIZE           | 1*                      |
+-------------------------+-------------------------+
| BPI_1ST_READ_CYCLE      | 1*                      |
+-------------------------+-------------------------+
| NEXT_CONFIG_ADDR        | 0X00000000*             |
+-------------------------+-------------------------+
| NEXT_CONFIG_REBOOT      | ENABLE*                 |
+-------------------------+-------------------------+
| INITSIGNALSERROR        | ENABLE*                 |
+-------------------------+-------------------------+
| EXTMASTERCCLK_EN        | DISABLE*                |
+-------------------------+-------------------------+
| SPI_32BIT_ADDR          | NO*                     |
+-------------------------+-------------------------+
| SPI_BUSWIDTH            | 4                       |
+-------------------------+-------------------------+
| SPI_FALL_EDGE           | NO*                     |
+-------------------------+-------------------------+
| REVISIONSELECT_TRISTATE | DISABLE*                |
+-------------------------+-------------------------+
| TIMER_CFG               | 0X00000000*             |
+-------------------------+-------------------------+
| TIMER_USR               | 0X00000000*             |
+-------------------------+-------------------------+
| USR_ACCESS              | (Not Enabled)*          |
+-------------------------+-------------------------+
| CCLK_TRISTATE           | FALSE*                  |
+-------------------------+-------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.
Creating bitmap...
Creating bitstream...
Bitstream compression saved 24924608 bits.
Writing bitstream ./Top_IO_NEXYS_A7_100T.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
¾Ü¾ø·ÃÎÊ¡£
¾Ü¾ø·ÃÎÊ¡£
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2100.133 ; gain = 419.625
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 19:52:35 2024...
