Source Block: oh/common/hdl/oh_standby.v@17:27@HdlIdDef
    output resetout,//synchronous one clock reset pulse
    output clkout //clock output
    );

   //Wire declarations
   reg [PD-1:0]	wakeup_pipe;


   //####################################################################
   // -Creating an edge one clock cycle pulse on rising edge of reset
   // -Event can be used to boot a CPU and any other master as an example

Diff Content:
+ 22    wire 	sync_reset;
+ 22    wire 	sync_reset_pulse;
+ 22    wire 	wakeup_now;
+ 22    wire 	clk_en;

Clone Blocks:
