
TCC_Test_Controller.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000089bc  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000aa00  8000aa00  0000ae00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000b50  8000ac00  8000ac00  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         00000504  00000008  8000b750  0000bc08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  0000050c  8000bc54  0000c10c  2**0
                  ALLOC
  8 .bss          00000438  00000510  00000510  00000000  2**2
                  ALLOC
  9 .heap         0000e6b8  00000948  00000948  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000c10c  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00001018  00000000  00000000  0000c140  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00001fcf  00000000  00000000  0000d158  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   000326d0  00000000  00000000  0000f127  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00005bb2  00000000  00000000  000417f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000115e5  00000000  00000000  000473a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000029b4  00000000  00000000  00058990  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005f3a  00000000  00000000  0005b344  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000f71d  00000000  00000000  0006127e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 010fe1bb  00000000  00000000  0007099b  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 21 .debug_ranges 000011b0  00000000  00000000  0116eb58  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf b0 ec 	sub	pc,pc,-20244

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf d0 f0 	sub	pc,pc,-12048

Disassembly of section .text:

80002008 <twim_master_interrupt_handler>:
80002008:	4a e8       	lddpc	r8,800020c0 <twim_master_interrupt_handler+0xb8>
8000200a:	70 08       	ld.w	r8,r8[0x0]
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
8000200c:	70 79       	ld.w	r9,r8[0x1c]
8000200e:	4a ea       	lddpc	r10,800020c4 <twim_master_interrupt_handler+0xbc>
80002010:	74 0a       	ld.w	r10,r10[0x0]
80002012:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80002016:	12 9a       	mov	r10,r9
80002018:	e2 1a 07 00 	andl	r10,0x700,COH
8000201c:	c1 40       	breq	80002044 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
8000201e:	e2 19 03 00 	andl	r9,0x300,COH
80002022:	f9 b9 01 fc 	movne	r9,-4
80002026:	f9 b9 00 fe 	moveq	r9,-2
8000202a:	4a 8a       	lddpc	r10,800020c8 <twim_master_interrupt_handler+0xc0>
8000202c:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
8000202e:	70 3a       	ld.w	r10,r8[0xc]
80002030:	30 09       	mov	r9,0
80002032:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002036:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002038:	3f fa       	mov	r10,-1
8000203a:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
8000203c:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
8000203e:	4a 48       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
80002040:	b0 89       	st.b	r8[0x0],r9
80002042:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002044:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002048:	c1 30       	breq	8000206e <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
8000204a:	4a 2a       	lddpc	r10,800020d0 <twim_master_interrupt_handler+0xc8>
8000204c:	70 5b       	ld.w	r11,r8[0x14]
8000204e:	74 09       	ld.w	r9,r10[0x0]
80002050:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
80002052:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002054:	4a 09       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xcc>
80002056:	72 0a       	ld.w	r10,r9[0x0]
80002058:	20 1a       	sub	r10,1
8000205a:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
8000205c:	72 09       	ld.w	r9,r9[0x0]
8000205e:	58 09       	cp.w	r9,0
80002060:	c2 f1       	brne	800020be <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80002062:	30 19       	mov	r9,1
80002064:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002066:	30 09       	mov	r9,0
80002068:	49 98       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
8000206a:	b0 89       	st.b	r8[0x0],r9
8000206c:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
8000206e:	e2 19 00 02 	andl	r9,0x2,COH
80002072:	c2 60       	breq	800020be <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002074:	49 99       	lddpc	r9,800020d8 <twim_master_interrupt_handler+0xd0>
80002076:	72 09       	ld.w	r9,r9[0x0]
80002078:	58 09       	cp.w	r9,0
8000207a:	c0 71       	brne	80002088 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
8000207c:	30 29       	mov	r9,2
8000207e:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002080:	30 09       	mov	r9,0
80002082:	49 38       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
80002084:	b0 89       	st.b	r8[0x0],r9
80002086:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002088:	49 5a       	lddpc	r10,800020dc <twim_master_interrupt_handler+0xd4>
8000208a:	74 09       	ld.w	r9,r10[0x0]
8000208c:	13 3b       	ld.ub	r11,r9++
8000208e:	91 6b       	st.w	r8[0x18],r11
80002090:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80002092:	49 28       	lddpc	r8,800020d8 <twim_master_interrupt_handler+0xd0>
80002094:	70 09       	ld.w	r9,r8[0x0]
80002096:	20 19       	sub	r9,1
80002098:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
8000209a:	70 08       	ld.w	r8,r8[0x0]
8000209c:	58 08       	cp.w	r8,0
8000209e:	c1 01       	brne	800020be <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
800020a0:	48 b8       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
800020a2:	11 88       	ld.ub	r8,r8[0x0]
800020a4:	58 08       	cp.w	r8,0
800020a6:	c0 c0       	breq	800020be <twim_master_interrupt_handler+0xb6>
					twim_next = false;
800020a8:	30 09       	mov	r9,0
800020aa:	48 98       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
800020ac:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
800020ae:	48 d8       	lddpc	r8,800020e0 <twim_master_interrupt_handler+0xd8>
800020b0:	70 08       	ld.w	r8,r8[0x0]
800020b2:	70 3a       	ld.w	r10,r8[0xc]
800020b4:	48 99       	lddpc	r9,800020d8 <twim_master_interrupt_handler+0xd0>
800020b6:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
800020b8:	70 29       	ld.w	r9,r8[0x8]
800020ba:	48 98       	lddpc	r8,800020dc <twim_master_interrupt_handler+0xd4>
800020bc:	91 09       	st.w	r8[0x0],r9
800020be:	d6 03       	rete
800020c0:	00 00       	add	r0,r0
800020c2:	05 10       	ld.sh	r0,r2++
800020c4:	00 00       	add	r0,r0
800020c6:	05 24       	ld.uh	r4,r2++
800020c8:	00 00       	add	r0,r0
800020ca:	05 1c       	ld.sh	r12,r2++
800020cc:	00 00       	add	r0,r0
800020ce:	05 28       	ld.uh	r8,r2++
800020d0:	00 00       	add	r0,r0
800020d2:	05 14       	ld.sh	r4,r2++
800020d4:	00 00       	add	r0,r0
800020d6:	05 18       	ld.sh	r8,r2++
800020d8:	00 00       	add	r0,r0
800020da:	05 30       	ld.ub	r0,r2++
800020dc:	00 00       	add	r0,r0
800020de:	05 20       	ld.uh	r0,r2++
800020e0:	00 00       	add	r0,r0
800020e2:	05 2c       	ld.uh	r12,r2++

800020e4 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800020e4:	eb cd 40 c0 	pushm	r6-r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
800020e8:	f4 0b 0d 0a 	divu	r10,r10,r11
800020ec:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800020f0:	e0 48 00 ff 	cp.w	r8,255
800020f4:	e0 8b 00 04 	brhi	800020fc <twim_set_speed+0x18>
800020f8:	30 09       	mov	r9,0
800020fa:	c2 18       	rjmp	8000213c <twim_set_speed+0x58>
800020fc:	30 09       	mov	r9,0
800020fe:	30 16       	mov	r6,1
80002100:	30 7a       	mov	r10,7
80002102:	30 07       	mov	r7,0
		// increase clock divider
		cwgr_exp++;
80002104:	2f f9       	sub	r9,-1
80002106:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80002108:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
8000210a:	e0 48 00 ff 	cp.w	r8,255
8000210e:	f9 be 0b 01 	movhi	lr,1
80002112:	f9 be 08 00 	movls	lr,0
80002116:	f2 0a 18 00 	cp.b	r10,r9
8000211a:	ec 0b 17 20 	movhs	r11,r6
8000211e:	f9 bb 03 00 	movlo	r11,0
80002122:	fd eb 00 0b 	and	r11,lr,r11
80002126:	ee 0b 18 00 	cp.b	r11,r7
8000212a:	ce d1       	brne	80002104 <twim_set_speed+0x20>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
8000212c:	30 7a       	mov	r10,7
8000212e:	f4 09 18 00 	cp.b	r9,r10
80002132:	e0 88 00 05 	brls	8000213c <twim_set_speed+0x58>
80002136:	3f 8c       	mov	r12,-8
80002138:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
8000213c:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80002140:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002144:	14 18       	sub	r8,r10
80002146:	f7 e8 10 88 	or	r8,r11,r8<<0x8
8000214a:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
8000214e:	99 19       	st.w	r12[0x4],r9
80002150:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0

80002154 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002154:	48 38       	lddpc	r8,80002160 <twim_status+0xc>
80002156:	70 08       	ld.w	r8,r8[0x0]
80002158:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
8000215a:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
8000215e:	5e fc       	retal	r12
80002160:	00 00       	add	r0,r0
80002162:	05 10       	ld.sh	r0,r2++

80002164 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002164:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
80002168:	e6 18 00 01 	andh	r8,0x1,COH
8000216c:	c0 21       	brne	80002170 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
8000216e:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002170:	3f f8       	mov	r8,-1
80002172:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002174:	99 b8       	st.w	r12[0x2c],r8
}
80002176:	5e fc       	retal	r12

80002178 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80002178:	eb cd 40 fe 	pushm	r1-r7,lr
8000217c:	18 97       	mov	r7,r12
8000217e:	16 93       	mov	r3,r11
80002180:	14 95       	mov	r5,r10
80002182:	12 92       	mov	r2,r9
80002184:	10 91       	mov	r1,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002186:	30 14       	mov	r4,1
80002188:	99 04       	st.w	r12[0x0],r4
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
8000218a:	e0 68 00 80 	mov	r8,128
8000218e:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002190:	30 28       	mov	r8,2
80002192:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002194:	49 e6       	lddpc	r6,8000220c <twim_write+0x94>
80002196:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002198:	f0 1f 00 1e 	mcall	80002210 <twim_write+0x98>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000219c:	49 e8       	lddpc	r8,80002214 <twim_write+0x9c>
8000219e:	91 03       	st.w	r8[0x0],r3
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
800021a0:	49 e8       	lddpc	r8,80002218 <twim_write+0xa0>
800021a2:	91 05       	st.w	r8[0x0],r5
	// Set next transfer to false
	twim_next = false;
800021a4:	30 09       	mov	r9,0
800021a6:	49 e8       	lddpc	r8,8000221c <twim_write+0xa4>
800021a8:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800021aa:	49 e9       	lddpc	r9,80002220 <twim_write+0xa8>
800021ac:	30 08       	mov	r8,0
800021ae:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
800021b0:	6c 08       	ld.w	r8,r6[0x0]
800021b2:	b1 65       	lsl	r5,0x10
800021b4:	e8 15 e0 00 	orl	r5,0xe000
800021b8:	eb e2 10 12 	or	r2,r5,r2<<0x1
800021bc:	e5 e1 10 b1 	or	r1,r2,r1<<0xb
800021c0:	91 31       	st.w	r8[0xc],r1
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800021c2:	49 9a       	lddpc	r10,80002224 <twim_write+0xac>
800021c4:	e0 6b 03 02 	mov	r11,770
800021c8:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800021ca:	74 0a       	ld.w	r10,r10[0x0]
800021cc:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800021ce:	91 04       	st.w	r8[0x0],r4
	// Enable all interrupts
	cpu_irq_enable ();
800021d0:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021d2:	72 08       	ld.w	r8,r9[0x0]
800021d4:	58 08       	cp.w	r8,0
800021d6:	c0 80       	breq	800021e6 <twim_write+0x6e>
800021d8:	c0 b8       	rjmp	800021ee <twim_write+0x76>
		cpu_relax();
800021da:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021de:	6c 08       	ld.w	r8,r6[0x0]
800021e0:	58 08       	cp.w	r8,0
800021e2:	c0 30       	breq	800021e8 <twim_write+0x70>
800021e4:	c0 58       	rjmp	800021ee <twim_write+0x76>
800021e6:	48 f6       	lddpc	r6,80002220 <twim_write+0xa8>
800021e8:	f0 1f 00 10 	mcall	80002228 <twim_write+0xb0>
800021ec:	cf 70       	breq	800021da <twim_write+0x62>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800021ee:	30 28       	mov	r8,2
800021f0:	8f 08       	st.w	r7[0x0],r8
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021f2:	48 c8       	lddpc	r8,80002220 <twim_write+0xa8>
800021f4:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021f6:	5b c8       	cp.w	r8,-4
800021f8:	c0 70       	breq	80002206 <twim_write+0x8e>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021fa:	48 a8       	lddpc	r8,80002220 <twim_write+0xa8>
800021fc:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021fe:	5b e8       	cp.w	r8,-2
80002200:	c0 30       	breq	80002206 <twim_write+0x8e>
80002202:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
80002206:	e3 cf c0 fe 	ldm	sp++,r1-r7,pc,r12=-1
8000220a:	00 00       	add	r0,r0
8000220c:	00 00       	add	r0,r0
8000220e:	05 10       	ld.sh	r0,r2++
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	21 64       	sub	r4,22
80002214:	00 00       	add	r0,r0
80002216:	05 20       	ld.uh	r0,r2++
80002218:	00 00       	add	r0,r0
8000221a:	05 30       	ld.ub	r0,r2++
8000221c:	00 00       	add	r0,r0
8000221e:	05 28       	ld.uh	r8,r2++
80002220:	00 00       	add	r0,r0
80002222:	05 1c       	ld.sh	r12,r2++
80002224:	00 00       	add	r0,r0
80002226:	05 24       	ld.uh	r4,r2++
80002228:	80 00       	ld.sh	r0,r0[0x0]
8000222a:	21 54       	sub	r4,21

8000222c <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
8000222c:	d4 01       	pushm	lr
8000222e:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80002230:	30 08       	mov	r8,0
80002232:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
80002234:	30 08       	mov	r8,0
80002236:	16 99       	mov	r9,r11
80002238:	10 9a       	mov	r10,r8
8000223a:	1a 9b       	mov	r11,sp
8000223c:	f0 1f 00 02 	mcall	80002244 <twim_probe+0x18>
}
80002240:	2f fd       	sub	sp,-4
80002242:	d8 02       	popm	pc
80002244:	80 00       	ld.sh	r0,r0[0x0]
80002246:	21 78       	sub	r8,23

80002248 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80002248:	eb cd 40 e0 	pushm	r5-r7,lr
8000224c:	18 97       	mov	r7,r12
8000224e:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002250:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002254:	30 0a       	mov	r10,0
80002256:	4a 69       	lddpc	r9,800022ec <twim_master_init+0xa4>
80002258:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
8000225a:	e6 18 00 01 	andh	r8,0x1,COH
8000225e:	c0 b1       	brne	80002274 <twim_master_init+0x2c>
		cpu_irq_disable ();
80002260:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80002262:	3f f8       	mov	r8,-1
80002264:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002266:	30 18       	mov	r8,1
80002268:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
8000226a:	e0 68 00 80 	mov	r8,128
8000226e:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80002270:	d5 03       	csrf	0x10
80002272:	c0 88       	rjmp	80002282 <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
80002274:	3f f8       	mov	r8,-1
80002276:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002278:	30 18       	mov	r8,1
8000227a:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
8000227c:	e0 68 00 80 	mov	r8,128
80002280:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
80002282:	3f f8       	mov	r8,-1
80002284:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002286:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
8000228a:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
8000228c:	30 1a       	mov	r10,1
8000228e:	e0 6b 03 20 	mov	r11,800
80002292:	49 8c       	lddpc	r12,800022f0 <twim_master_init+0xa8>
80002294:	f0 1f 00 18 	mcall	800022f4 <twim_master_init+0xac>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002298:	e6 16 00 01 	andh	r6,0x1,COH
8000229c:	c0 21       	brne	800022a0 <twim_master_init+0x58>
      cpu_irq_enable();
8000229e:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
800022a0:	eb 39 00 0c 	ld.ub	r9,r5[12]
800022a4:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
800022a6:	f0 09 18 00 	cp.b	r9,r8
800022aa:	f9 b8 01 10 	movne	r8,16
800022ae:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
800022b2:	f9 b8 01 ff 	movne	r8,-1
800022b6:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800022ba:	6a 0a       	ld.w	r10,r5[0x0]
800022bc:	6a 1b       	ld.w	r11,r5[0x4]
800022be:	0e 9c       	mov	r12,r7
800022c0:	f0 1f 00 0e 	mcall	800022f8 <twim_master_init+0xb0>
800022c4:	5b 8c       	cp.w	r12,-8
800022c6:	c1 00       	breq	800022e6 <twim_master_init+0x9e>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800022c8:	6a 2b       	ld.w	r11,r5[0x8]
800022ca:	0e 9c       	mov	r12,r7
800022cc:	f0 1f 00 0c 	mcall	800022fc <twim_master_init+0xb4>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800022d0:	48 78       	lddpc	r8,800022ec <twim_master_init+0xa4>
800022d2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800022d4:	5b c8       	cp.w	r8,-4
800022d6:	c0 70       	breq	800022e4 <twim_master_init+0x9c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800022d8:	48 58       	lddpc	r8,800022ec <twim_master_init+0xa4>
800022da:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800022dc:	5b e8       	cp.w	r8,-2
800022de:	c0 30       	breq	800022e4 <twim_master_init+0x9c>
800022e0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800022e4:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
800022e6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800022ea:	00 00       	add	r0,r0
800022ec:	00 00       	add	r0,r0
800022ee:	05 1c       	ld.sh	r12,r2++
800022f0:	80 00       	ld.sh	r0,r0[0x0]
800022f2:	20 08       	sub	r8,0
800022f4:	80 00       	ld.sh	r0,r0[0x0]
800022f6:	4c 54       	lddpc	r4,80002408 <twis_slave_interrupt_handler+0x108>
800022f8:	80 00       	ld.sh	r0,r0[0x0]
800022fa:	20 e4       	sub	r4,14
800022fc:	80 00       	ld.sh	r0,r0[0x0]
800022fe:	22 2c       	sub	r12,34

80002300 <twis_slave_interrupt_handler>:
/**
 * \internal
 * \brief TWIS interrupt handler
 */
ISR(twis_slave_interrupt_handler,CONF_TWIS_IRQ_GROUP,CONF_TWIS_IRQ_LEVEL)
{
80002300:	eb cd 40 e0 	pushm	r5-r7,lr
	// Get status and interrupt mask register values
	unsigned long status  = twis_inst_slave->sr;
80002304:	4c 08       	lddpc	r8,80002404 <twis_slave_interrupt_handler+0x104>
80002306:	70 06       	ld.w	r6,r8[0x0]
80002308:	6c 65       	ld.w	r5,r6[0x18]
	unsigned long enabled = twis_inst_slave->imr;
8000230a:	6c 97       	ld.w	r7,r6[0x24]
	unsigned long pending = status & enabled;

	// An error has occurred, set only address match active and return
	if (status & AVR32_TWIS_SR_ERROR_MASK) {
8000230c:	0a 98       	mov	r8,r5
8000230e:	e2 18 70 c0 	andl	r8,0x70c0,COH
80002312:	c0 b0       	breq	80002328 <twis_slave_interrupt_handler+0x28>
		twis_inst_slave->idr = ~0UL;
80002314:	3f f8       	mov	r8,-1
80002316:	8d 88       	st.w	r6[0x20],r8
		twis_inst_slave->scr = ~0UL;
80002318:	8d a8       	st.w	r6[0x28],r8
		twis_inst_slave->ier = AVR32_TWIS_IER_SAM_MASK;
8000231a:	e0 78 00 00 	mov	r8,65536
8000231e:	8d 78       	st.w	r6[0x1c],r8

		twis_slave_fct.stop();
80002320:	4b a8       	lddpc	r8,80002408 <twis_slave_interrupt_handler+0x108>
80002322:	70 28       	ld.w	r8,r8[0x8]
80002324:	5d 18       	icall	r8

		return;
80002326:	c6 b8       	rjmp	800023fc <twis_slave_interrupt_handler+0xfc>
ISR(twis_slave_interrupt_handler,CONF_TWIS_IRQ_GROUP,CONF_TWIS_IRQ_LEVEL)
{
	// Get status and interrupt mask register values
	unsigned long status  = twis_inst_slave->sr;
	unsigned long enabled = twis_inst_slave->imr;
	unsigned long pending = status & enabled;
80002328:	0a 67       	and	r7,r5

		return;
	}

	// Check if the slave address match flag is raised
	if (pending & AVR32_TWIS_IER_SAM_MASK) {
8000232a:	0e 98       	mov	r8,r7
8000232c:	e6 18 00 01 	andh	r8,0x1,COH
80002330:	c2 70       	breq	8000237e <twis_slave_interrupt_handler+0x7e>
		// Ignore repeated start and transmission complete flags
		if (pending & (AVR32_TWIS_SR_REP_MASK | AVR32_TWIS_SR_TCOMP_MASK)) {
80002332:	0e 98       	mov	r8,r7
80002334:	e4 18 00 40 	andh	r8,0x40
80002338:	e0 18 00 08 	andl	r8,0x8
8000233c:	c0 60       	breq	80002348 <twis_slave_interrupt_handler+0x48>
			twis_inst_slave->scr = (AVR32_TWIS_SCR_REP_MASK |
8000233e:	30 88       	mov	r8,8
80002340:	ea 18 00 40 	orh	r8,0x40
80002344:	8d a8       	st.w	r6[0x28],r8
					AVR32_TWIS_SCR_TCOMP_MASK);
			twis_inst_slave->idr = (AVR32_TWIS_IDR_REP_MASK |
80002346:	8d 88       	st.w	r6[0x20],r8
					AVR32_TWIS_IDR_TCOMP_MASK);
		}
		pending &= ~(AVR32_TWIS_SR_REP_MASK | AVR32_TWIS_SR_TCOMP_MASK);
80002348:	e4 17 ff bf 	andh	r7,0xffbf
8000234c:	e0 17 ff f7 	andl	r7,0xfff7

		// Enable error handling
		twis_inst_slave->ier = AVR32_TWIS_SR_ERROR_MASK;
80002350:	e0 68 70 c0 	mov	r8,28864
80002354:	8d 78       	st.w	r6[0x1c],r8

		// Check if the slave should be in receive or transmit mode
		if (status & AVR32_TWIS_SR_TRA_MASK) {
80002356:	0a 98       	mov	r8,r5
80002358:	e2 18 00 20 	andl	r8,0x20,COH
8000235c:	c0 d0       	breq	80002376 <twis_slave_interrupt_handler+0x76>
			// Transmit mode
			twis_inst_slave->scr = AVR32_TWIS_SR_BTF_MASK;
8000235e:	fc 18 00 80 	movh	r8,0x80
80002362:	8d a8       	st.w	r6[0x28],r8
			twis_inst_slave->ier = AVR32_TWIS_IER_BTF_MASK
80002364:	30 88       	mov	r8,8
80002366:	ea 18 00 80 	orh	r8,0x80
8000236a:	8d 78       	st.w	r6[0x1c],r8
				| AVR32_TWIS_IER_TCOMP_MASK;
			twis_inst_slave->thr = twis_slave_fct.tx();
8000236c:	4a 78       	lddpc	r8,80002408 <twis_slave_interrupt_handler+0x108>
8000236e:	70 1c       	ld.w	r12,r8[0x4]
80002370:	5d 1c       	icall	r12
80002372:	8d 4c       	st.w	r6[0x10],r12
80002374:	c0 58       	rjmp	8000237e <twis_slave_interrupt_handler+0x7e>
		} else {
			// Receive mode
			twis_inst_slave->ier = AVR32_TWIS_IER_RXRDY_MASK
80002376:	30 98       	mov	r8,9
80002378:	ea 18 00 40 	orh	r8,0x40
8000237c:	8d 78       	st.w	r6[0x1c],r8
				| AVR32_TWIS_IER_REP_MASK;
		}
	}

	// Check if there is data ready to be read in the data receive register
	if (pending & AVR32_TWIS_IER_RXRDY_MASK) {
8000237e:	f1 d7 c0 01 	bfextu	r8,r7,0x0,0x1
80002382:	c0 80       	breq	80002392 <twis_slave_interrupt_handler+0x92>
		// Call user specific receive function
		twis_slave_fct.rx(twis_inst_slave->rhr);
80002384:	4a 08       	lddpc	r8,80002404 <twis_slave_interrupt_handler+0x104>
80002386:	70 08       	ld.w	r8,r8[0x0]
80002388:	70 3c       	ld.w	r12,r8[0xc]
8000238a:	4a 08       	lddpc	r8,80002408 <twis_slave_interrupt_handler+0x108>
8000238c:	70 08       	ld.w	r8,r8[0x0]
8000238e:	5c 5c       	castu.b	r12
80002390:	5d 18       	icall	r8
	}

	// Check if the transmit ready flag is raised
	if (pending & AVR32_TWIS_SR_BTF_MASK) {
80002392:	0e 98       	mov	r8,r7
80002394:	e6 18 00 80 	andh	r8,0x80,COH
80002398:	c1 80       	breq	800023c8 <twis_slave_interrupt_handler+0xc8>
		if (status & AVR32_TWIS_SR_NAK_MASK) {
8000239a:	e2 15 01 00 	andl	r5,0x100,COH
8000239e:	c0 f0       	breq	800023bc <twis_slave_interrupt_handler+0xbc>
			twis_inst_slave->idr = AVR32_TWIS_IDR_BTF_MASK;
800023a0:	49 98       	lddpc	r8,80002404 <twis_slave_interrupt_handler+0x104>
800023a2:	70 08       	ld.w	r8,r8[0x0]
800023a4:	fc 19 00 80 	movh	r9,0x80
800023a8:	91 89       	st.w	r8[0x20],r9
			twis_inst_slave->scr = AVR32_TWIS_SCR_BTF_MASK;
800023aa:	91 a9       	st.w	r8[0x28],r9
			twis_inst_slave->ier = AVR32_TWIS_IER_TCOMP_MASK
800023ac:	30 89       	mov	r9,8
800023ae:	ea 19 00 40 	orh	r9,0x40
800023b2:	91 79       	st.w	r8[0x1c],r9
				| AVR32_TWIS_IER_REP_MASK;
			// Clear the NAK
			twis_inst_slave->scr = AVR32_TWIS_SCR_NAK_MASK;
800023b4:	e0 69 01 00 	mov	r9,256
800023b8:	91 a9       	st.w	r8[0x28],r9
800023ba:	c0 78       	rjmp	800023c8 <twis_slave_interrupt_handler+0xc8>
		} else {
			twis_inst_slave->thr = twis_slave_fct.tx();
800023bc:	49 28       	lddpc	r8,80002404 <twis_slave_interrupt_handler+0x104>
800023be:	70 06       	ld.w	r6,r8[0x0]
800023c0:	49 28       	lddpc	r8,80002408 <twis_slave_interrupt_handler+0x108>
800023c2:	70 1c       	ld.w	r12,r8[0x4]
800023c4:	5d 1c       	icall	r12
800023c6:	8d 4c       	st.w	r6[0x10],r12
		}
	}

	// Check if the transmission complete or repeated start flags raised
	if (pending & (AVR32_TWIS_SR_TCOMP_MASK | AVR32_TWIS_SR_REP_MASK)) {
800023c8:	0e 98       	mov	r8,r7
800023ca:	e4 18 00 40 	andh	r8,0x40
800023ce:	e0 18 00 08 	andl	r8,0x8
800023d2:	c1 10       	breq	800023f4 <twis_slave_interrupt_handler+0xf4>
		// Clear transmit complete and repeated start flags
		twis_inst_slave->scr = AVR32_TWIS_SCR_TCOMP_MASK
800023d4:	48 c8       	lddpc	r8,80002404 <twis_slave_interrupt_handler+0x104>
800023d6:	70 08       	ld.w	r8,r8[0x0]
800023d8:	30 89       	mov	r9,8
800023da:	ea 19 00 40 	orh	r9,0x40
800023de:	91 a9       	st.w	r8[0x28],r9
			| AVR32_TWIS_SCR_REP_MASK;
		// Disable transmission ready interrupt
		twis_inst_slave->idr = AVR32_TWIS_IDR_BTF_MASK
800023e0:	30 99       	mov	r9,9
800023e2:	ea 19 00 c0 	orh	r9,0xc0
800023e6:	91 89       	st.w	r8[0x20],r9
			| AVR32_TWIS_IDR_RXRDY_MASK
			| AVR32_TWIS_IDR_TCOMP_MASK
			| AVR32_TWIS_IDR_REP_MASK;
		// Enable slave address match interrupt
		twis_inst_slave->ier = AVR32_TWIS_IER_SAM_MASK;
800023e8:	e0 79 00 00 	mov	r9,65536
800023ec:	91 79       	st.w	r8[0x1c],r9
		// Call user specific stop function
		twis_slave_fct.stop();
800023ee:	48 78       	lddpc	r8,80002408 <twis_slave_interrupt_handler+0x108>
800023f0:	70 28       	ld.w	r8,r8[0x8]
800023f2:	5d 18       	icall	r8
	 *
	 * Fix/Workaround
	 * Clear SR.NAK only after the Byte Transfer Finished (BTF) bit of the same register has been
	 * set.
	 */
	twis_inst_slave->scr = pending & (~AVR32_TWIS_SCR_NAK_MASK);
800023f4:	48 48       	lddpc	r8,80002404 <twis_slave_interrupt_handler+0x104>
800023f6:	70 08       	ld.w	r8,r8[0x0]
800023f8:	a9 c7       	cbr	r7,0x8
800023fa:	91 a7       	st.w	r8[0x28],r7
	return;
}
800023fc:	e3 cd 40 e0 	ldm	sp++,r5-r7,lr
80002400:	d6 03       	rete
80002402:	00 00       	add	r0,r0
80002404:	00 00       	add	r0,r0
80002406:	05 40       	ld.w	r0,--r2
80002408:	00 00       	add	r0,r0
8000240a:	05 34       	ld.ub	r4,r2++

8000240c <twis_slave_init>:
 *              (see \ref twis_options_t)
 * \param *slave_fct  Pointer on application functions
 */
status_code_t twis_slave_init(volatile avr32_twis_t *twis, const twis_options_t *opt,
		const twis_slave_fct_t *slave_fct)
{
8000240c:	d4 21       	pushm	r4-r7,lr
8000240e:	18 97       	mov	r7,r12
80002410:	16 95       	mov	r5,r11
80002412:	14 94       	mov	r4,r10

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002414:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002418:	d3 03       	ssrf	0x10
	irqflags_t irq_save;

	irq_save = cpu_irq_save();

	twis->idr = ~0UL;
8000241a:	3f f8       	mov	r8,-1
8000241c:	99 88       	st.w	r12[0x20],r8
	twis->scr = ~0UL;
8000241e:	99 a8       	st.w	r12[0x28],r8

	// Reset the TWIS module
	twis->cr = AVR32_TWIS_CR_SWRST_MASK;
80002420:	e0 68 00 80 	mov	r8,128
80002424:	99 08       	st.w	r12[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002426:	12 98       	mov	r8,r9
80002428:	e6 18 00 01 	andh	r8,0x1,COH
8000242c:	c0 21       	brne	80002430 <twis_slave_init+0x24>
      cpu_irq_enable();
8000242e:	d5 03       	csrf	0x10

	cpu_irq_restore(irq_save);

	// Clear the TWIS status register
	twis->scr = ~0UL;;
80002430:	3f f8       	mov	r8,-1
80002432:	8f a8       	st.w	r7[0x28],r8

	// Disable all interrupts
	cpu_irq_disable();
80002434:	d3 03       	ssrf	0x10

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002436:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
8000243a:	d3 03       	ssrf	0x10

	// register Register twis_slave_interrupt_handler interrupt on level CONF_TWIS_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twis_slave_interrupt_handler,
8000243c:	30 1a       	mov	r10,1
8000243e:	e0 6b 03 60 	mov	r11,864
80002442:	4a 1c       	lddpc	r12,800024c4 <twis_slave_init+0xb8>
80002444:	f0 1f 00 21 	mcall	800024c8 <twis_slave_init+0xbc>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002448:	e6 16 00 01 	andh	r6,0x1,COH
8000244c:	c0 21       	brne	80002450 <twis_slave_init+0x44>
      cpu_irq_enable();
8000244e:	d5 03       	csrf	0x10
			CONF_TWIS_IRQ_LINE, CONF_TWIS_IRQ_LEVEL);
	cpu_irq_restore(flags);

	twis_inst_slave = twis;
80002450:	49 f8       	lddpc	r8,800024cc <twis_slave_init+0xc0>
80002452:	91 07       	st.w	r8[0x0],r7

	// Enable the TWI Slave Module and allow for clock stretching
	twis->cr = AVR32_TWIS_CR_SEN_MASK | AVR32_TWIS_CR_SMATCH_MASK
80002454:	31 58       	mov	r8,21
80002456:	8f 08       	st.w	r7[0x0],r8
	 */
#if AVR32_TWIS_H_VERSION > 120
	twis->cr |= AVR32_TWIS_CR_SOAM_MASK;
#endif

	if (opt->smbus) {
80002458:	eb 39 00 09 	ld.ub	r9,r5[9]
8000245c:	30 08       	mov	r8,0
8000245e:	f0 09 18 00 	cp.b	r9,r8
80002462:	c0 40       	breq	8000246a <twis_slave_init+0x5e>
		twis->cr |= AVR32_TWIS_CR_SMEN_MASK;
80002464:	6e 08       	ld.w	r8,r7[0x0]
80002466:	a1 b8       	sbr	r8,0x1
80002468:	8f 08       	st.w	r7[0x0],r8
	}

	if (opt->tenbit) {
8000246a:	eb 39 00 0a 	ld.ub	r9,r5[10]
8000246e:	30 08       	mov	r8,0
80002470:	f0 09 18 00 	cp.b	r9,r8
80002474:	c0 40       	breq	8000247c <twis_slave_init+0x70>
		twis->cr |= AVR32_TWIS_CR_TENBIT_MASK;
80002476:	6e 08       	ld.w	r8,r7[0x0]
80002478:	bb a8       	sbr	r8,0x1a
8000247a:	8f 08       	st.w	r7[0x0],r8
	}

	// Set slave address
	twis->cr |= (opt->chip << AVR32_TWIS_CR_ADR_OFFSET);
8000247c:	6e 08       	ld.w	r8,r7[0x0]
8000247e:	eb 39 00 08 	ld.ub	r9,r5[8]
80002482:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80002486:	8f 08       	st.w	r7[0x0],r8

	// Calculate the wait time from clk falling edge to
	//let the slave control the bus
	uint8_t setup_time = (opt->pba_hz / opt->speed)/7;
	twis->tr = (setup_time << AVR32_TWIS_TR_SUDAT_OFFSET);
80002488:	6a 08       	ld.w	r8,r5[0x0]
8000248a:	6a 19       	ld.w	r9,r5[0x4]
8000248c:	f0 09 0d 08 	divu	r8,r8,r9
80002490:	10 9a       	mov	r10,r8
80002492:	e0 69 49 25 	mov	r9,18725
80002496:	ea 19 24 92 	orh	r9,0x2492
8000249a:	f0 09 06 48 	mulu.d	r8,r8,r9
8000249e:	12 1a       	sub	r10,r9
800024a0:	a1 9a       	lsr	r10,0x1
800024a2:	f4 09 00 09 	add	r9,r10,r9
800024a6:	f3 d9 c0 48 	bfextu	r9,r9,0x2,0x8
800024aa:	b1 69       	lsl	r9,0x10
800024ac:	8f 29       	st.w	r7[0x8],r9

	// Get a pointer to user specific functions
	twis_slave_fct = *slave_fct;
800024ae:	48 98       	lddpc	r8,800024d0 <twis_slave_init+0xc4>
800024b0:	e8 ea 00 00 	ld.d	r10,r4[0]
800024b4:	f0 eb 00 00 	st.d	r8[0],r10
800024b8:	68 29       	ld.w	r9,r4[0x8]
800024ba:	91 29       	st.w	r8[0x8],r9

	// Slave Address Match Interrupt Enable
	twis->ier = AVR32_TWIS_IER_SAM_MASK;
800024bc:	e0 78 00 00 	mov	r8,65536
800024c0:	8f 78       	st.w	r7[0x1c],r8

	return STATUS_OK;
}
800024c2:	d8 2a       	popm	r4-r7,pc,r12=0
800024c4:	80 00       	ld.sh	r0,r0[0x0]
800024c6:	23 00       	sub	r0,48
800024c8:	80 00       	ld.sh	r0,r0[0x0]
800024ca:	4c 54       	lddpc	r4,800025dc <sys_trim+0x54>
800024cc:	00 00       	add	r0,r0
800024ce:	05 40       	ld.w	r0,--r2
800024d0:	00 00       	add	r0,r0
800024d2:	05 34       	ld.ub	r4,r2++

800024d4 <segment_holding>:
#define segment_holds(S, A)\
  ((char*)(A) >= S->base && (char*)(A) < S->base + S->size)

/* Return segment holding given address */
static msegmentptr segment_holding(mstate m, char* addr) {
  msegmentptr sp = &m->seg;
800024d4:	f8 cc fe 48 	sub	r12,r12,-440
  for (;;) {
    if (addr >= sp->base && addr < sp->base + sp->size)
800024d8:	78 08       	ld.w	r8,r12[0x0]
800024da:	16 38       	cp.w	r8,r11
800024dc:	e0 8b 00 06 	brhi	800024e8 <segment_holding+0x14>
800024e0:	78 19       	ld.w	r9,r12[0x4]
800024e2:	12 08       	add	r8,r9
800024e4:	10 3b       	cp.w	r11,r8
800024e6:	5e 3c       	retlo	r12
      return sp;
    if ((sp = sp->next) == 0)
800024e8:	78 2c       	ld.w	r12,r12[0x8]
800024ea:	58 0c       	cp.w	r12,0
800024ec:	cf 61       	brne	800024d8 <segment_holding+0x4>
      return 0;
  }
}
800024ee:	5e fc       	retal	r12

800024f0 <init_mparams>:

/* ---------------------------- setting mparams -------------------------- */

/* Initialize mparams */
static int init_mparams(void) {
  if (mparams.page_size == 0) {
800024f0:	49 08       	lddpc	r8,80002530 <init_mparams+0x40>
800024f2:	70 18       	ld.w	r8,r8[0x4]
800024f4:	58 08       	cp.w	r8,0
800024f6:	c1 c1       	brne	8000252e <init_mparams+0x3e>
    size_t s;

    mparams.mmap_threshold = DEFAULT_MMAP_THRESHOLD;
800024f8:	48 e8       	lddpc	r8,80002530 <init_mparams+0x40>
800024fa:	e4 69 00 00 	mov	r9,262144
800024fe:	91 39       	st.w	r8[0xc],r9
    mparams.trim_threshold = DEFAULT_TRIM_THRESHOLD;
80002500:	fc 19 00 20 	movh	r9,0x20
80002504:	91 49       	st.w	r8[0x10],r9
#if MORECORE_CONTIGUOUS
    mparams.default_mflags = USE_LOCK_BIT|USE_MMAP_BIT;
80002506:	30 19       	mov	r9,1
80002508:	91 59       	st.w	r8[0x14],r9
    }
#else /* (FOOTERS && !INSECURE) */
    s = (size_t)0x58585858U;
#endif /* (FOOTERS && !INSECURE) */
    ACQUIRE_MAGIC_INIT_LOCK();
    if (mparams.magic == 0) {
8000250a:	70 08       	ld.w	r8,r8[0x0]
8000250c:	58 08       	cp.w	r8,0
8000250e:	c0 b1       	brne	80002524 <init_mparams+0x34>
      mparams.magic = s;
80002510:	e0 69 58 58 	mov	r9,22616
80002514:	ea 19 58 58 	orh	r9,0x5858
80002518:	48 68       	lddpc	r8,80002530 <init_mparams+0x40>
8000251a:	91 09       	st.w	r8[0x0],r9
      /* Set up lock for main malloc area */
      INITIAL_LOCK(&gm->mutex);
      gm->mflags = mparams.default_mflags;
8000251c:	30 19       	mov	r9,1
8000251e:	48 68       	lddpc	r8,80002534 <init_mparams+0x44>
80002520:	f1 49 01 b4 	st.w	r8[436],r9
    }
    RELEASE_MAGIC_INIT_LOCK();

#ifndef WIN32
    mparams.page_size = malloc_getpagesize;
80002524:	48 38       	lddpc	r8,80002530 <init_mparams+0x40>
80002526:	e0 69 02 00 	mov	r9,512
8000252a:	91 19       	st.w	r8[0x4],r9
    mparams.granularity = ((DEFAULT_GRANULARITY != 0)?
8000252c:	91 29       	st.w	r8[0x8],r9
        ((mparams.granularity & (mparams.granularity-SIZE_T_ONE)) != 0) ||
        ((mparams.page_size   & (mparams.page_size-SIZE_T_ONE))   != 0))
      ABORT;
  }
  return 0;
}
8000252e:	5e fd       	retal	0
80002530:	00 00       	add	r0,r0
80002532:	07 0c       	ld.w	r12,r3++
80002534:	00 00       	add	r0,r0
80002536:	05 44       	ld.w	r4,--r2

80002538 <do_check_top_chunk>:
  assert((is_aligned(chunk2mem(p))) || (p->head == FENCEPOST_HEAD));
  assert(ok_address(m, p));
}

/* Check properties of top chunk */
static void do_check_top_chunk(mstate m, mchunkptr p) {
80002538:	d4 01       	pushm	lr
  msegmentptr sp = segment_holding(m, (char*)p);
8000253a:	f0 1f 00 02 	mcall	80002540 <do_check_top_chunk+0x8>
  assert(sz == m->topsize);
  assert(sz > 0);
  assert(sz == ((sp->base + sp->size) - (char*)p) - TOP_FOOT_SIZE);
  assert(pinuse(p));
  assert(!next_pinuse(p));
}
8000253e:	d8 02       	popm	pc
80002540:	80 00       	ld.sh	r0,r0[0x0]
80002542:	24 d4       	sub	r4,77

80002544 <init_top>:
/* -------------------------- mspace management -------------------------- */

/* Initialize top chunk and its size */
static void init_top(mstate m, mchunkptr p, size_t psize) {
  /* Ensure alignment */
  size_t offset = align_offset(chunk2mem(p));
80002544:	f1 db c0 03 	bfextu	r8,r11,0x0,0x3
80002548:	c0 50       	breq	80002552 <init_top+0xe>
8000254a:	f0 08 11 08 	rsub	r8,r8,8
8000254e:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
  p = (mchunkptr)((char*)p + offset);
80002552:	10 0b       	add	r11,r8
  psize -= offset;
80002554:	10 1a       	sub	r10,r8

  m->top = p;
80002556:	99 6b       	st.w	r12[0x18],r11
  m->topsize = psize;
80002558:	99 3a       	st.w	r12[0xc],r10
  p->head = psize | PINUSE_BIT;
8000255a:	14 98       	mov	r8,r10
8000255c:	a1 a8       	sbr	r8,0x0
8000255e:	97 18       	st.w	r11[0x4],r8
  /* set size of fake trailing chunk holding overhead space only once */
  chunk_plus_offset(p, psize)->head = TOP_FOOT_SIZE;
80002560:	14 0b       	add	r11,r10
80002562:	32 88       	mov	r8,40
80002564:	97 18       	st.w	r11[0x4],r8
  m->trim_check = mparams.trim_threshold; /* reset on each update */
80002566:	48 38       	lddpc	r8,80002570 <init_top+0x2c>
80002568:	70 48       	ld.w	r8,r8[0x10]
8000256a:	99 78       	st.w	r12[0x1c],r8
}
8000256c:	5e fc       	retal	r12
8000256e:	00 00       	add	r0,r0
80002570:	00 00       	add	r0,r0
80002572:	07 0c       	ld.w	r12,r3++

80002574 <init_bins>:

/* Initialize bins for a new mstate that is otherwise zeroed out */
static void init_bins(mstate m) {
80002574:	f8 c8 ff dc 	sub	r8,r12,-36
80002578:	f8 cc fe dc 	sub	r12,r12,-292
  /* Establish circular links for smallbins */
  bindex_t i;
  for (i = 0; i < NSMALLBINS; ++i) {
    sbinptr bin = smallbin_at(m,i);
    bin->fd = bin->bk = bin;
8000257c:	91 38       	st.w	r8[0xc],r8
8000257e:	91 28       	st.w	r8[0x8],r8
80002580:	2f 88       	sub	r8,-8

/* Initialize bins for a new mstate that is otherwise zeroed out */
static void init_bins(mstate m) {
  /* Establish circular links for smallbins */
  bindex_t i;
  for (i = 0; i < NSMALLBINS; ++i) {
80002582:	18 38       	cp.w	r8,r12
80002584:	cf c1       	brne	8000257c <init_bins+0x8>
    sbinptr bin = smallbin_at(m,i);
    bin->fd = bin->bk = bin;
  }
}
80002586:	5e fc       	retal	r12

80002588 <sys_trim>:
    sp = next;
  }
  return released;
}

static int sys_trim(mstate m, size_t pad) {
80002588:	d4 31       	pushm	r0-r7,lr
8000258a:	20 2d       	sub	sp,8
8000258c:	18 95       	mov	r5,r12
  size_t released = 0;
  if (pad < MAX_REQUEST && is_initialized(m)) {
8000258e:	fe 5b ff bf 	cp.w	r11,-65
80002592:	e0 8b 01 ac 	brhi	800028ea <sys_trim+0x362>
80002596:	78 68       	ld.w	r8,r12[0x18]
80002598:	58 08       	cp.w	r8,0
8000259a:	e0 80 01 a8 	breq	800028ea <sys_trim+0x362>
    pad += TOP_FOOT_SIZE; /* ensure enough room for segment overhead */
8000259e:	f6 c6 ff d8 	sub	r6,r11,-40

    if (m->topsize > pad) {
800025a2:	78 37       	ld.w	r7,r12[0xc]
800025a4:	0e 36       	cp.w	r6,r7
800025a6:	c6 72       	brcc	80002674 <sys_trim+0xec>
      /* Shrink top space in granularity-size units, keeping at least one */
      size_t unit = mparams.granularity;
800025a8:	fe f9 03 60 	ld.w	r9,pc[864]
800025ac:	72 23       	ld.w	r3,r9[0x8]
      size_t extra = ((m->topsize - pad + (unit - SIZE_T_ONE)) / unit -
                      SIZE_T_ONE) * unit;
      msegmentptr sp = segment_holding(m, (char*)m->top);
800025ae:	10 9b       	mov	r11,r8
800025b0:	f0 1f 00 d7 	mcall	8000290c <sys_trim+0x384>
800025b4:	18 94       	mov	r4,r12

      if (!is_extern_segment(sp)) {
800025b6:	78 38       	ld.w	r8,r12[0xc]
800025b8:	10 99       	mov	r9,r8
800025ba:	e2 19 00 08 	andl	r9,0x8,COH
800025be:	c5 b1       	brne	80002674 <sys_trim+0xec>

    if (m->topsize > pad) {
      /* Shrink top space in granularity-size units, keeping at least one */
      size_t unit = mparams.granularity;
      size_t extra = ((m->topsize - pad + (unit - SIZE_T_ONE)) / unit -
                      SIZE_T_ONE) * unit;
800025c0:	ee 03 00 0b 	add	r11,r7,r3
800025c4:	20 1b       	sub	r11,1
800025c6:	0c 1b       	sub	r11,r6
800025c8:	f6 03 0d 0a 	divu	r10,r11,r3
800025cc:	f4 c7 00 01 	sub	r7,r10,1
800025d0:	a7 37       	mul	r7,r3
      msegmentptr sp = segment_holding(m, (char*)m->top);

      if (!is_extern_segment(sp)) {
        if (is_mmapped_segment(sp)) {
800025d2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800025d6:	c1 30       	breq	800025fc <sys_trim+0x74>
          if (HAVE_MMAP &&
              sp->size >= extra &&
800025d8:	78 1c       	ld.w	r12,r12[0x4]
                      SIZE_T_ONE) * unit;
      msegmentptr sp = segment_holding(m, (char*)m->top);

      if (!is_extern_segment(sp)) {
        if (is_mmapped_segment(sp)) {
          if (HAVE_MMAP &&
800025da:	18 37       	cp.w	r7,r12
800025dc:	e0 8b 00 4c 	brhi	80002674 <sys_trim+0xec>
  }
}

/* Return true if segment contains a segment link */
static int has_segment_link(mstate m, msegmentptr ss) {
  msegmentptr sp = &m->seg;
800025e0:	ea c9 fe 48 	sub	r9,r5,-440
  for (;;) {
    if ((char*)sp >= ss->base && (char*)sp < ss->base + ss->size)
800025e4:	68 08       	ld.w	r8,r4[0x0]
800025e6:	f0 0c 00 0b 	add	r11,r8,r12
800025ea:	12 38       	cp.w	r8,r9
800025ec:	e0 8b 00 04 	brhi	800025f4 <sys_trim+0x6c>
800025f0:	16 39       	cp.w	r9,r11
800025f2:	c4 13       	brcs	80002674 <sys_trim+0xec>
      return 1;
    if ((sp = sp->next) == 0)
800025f4:	72 29       	ld.w	r9,r9[0x8]
800025f6:	58 09       	cp.w	r9,0
800025f8:	cf 91       	brne	800025ea <sys_trim+0x62>
800025fa:	c7 d9       	rjmp	800028f4 <sys_trim+0x36c>
              released = extra;
            }
          }
        }
        else if (HAVE_MORECORE) {
          if (extra >= HALF_MAX_SIZE_T) /* Avoid wrapping negative */
800025fc:	e0 6b ff fe 	mov	r11,65534
80002600:	ea 1b 7f ff 	orh	r11,0x7fff
80002604:	16 37       	cp.w	r7,r11
80002606:	e0 88 00 05 	brls	80002610 <sys_trim+0x88>
            extra = (HALF_MAX_SIZE_T) + SIZE_T_ONE - unit;
8000260a:	fc 17 80 00 	movh	r7,0x8000
8000260e:	06 17       	sub	r7,r3
          ACQUIRE_MORECORE_LOCK();
          {
            /* Make sure end of memory is where we last set it. */
            char* old_br = (char*)(CALL_MORECORE(0));
80002610:	30 0c       	mov	r12,0
80002612:	f0 1f 00 c0 	mcall	80002910 <sys_trim+0x388>
            if (old_br == sp->base + sp->size) {
80002616:	68 06       	ld.w	r6,r4[0x0]
80002618:	68 18       	ld.w	r8,r4[0x4]
8000261a:	10 06       	add	r6,r8
8000261c:	18 36       	cp.w	r6,r12
8000261e:	c2 b1       	brne	80002674 <sys_trim+0xec>
              char* rel_br = (char*)(CALL_MORECORE(-extra));
80002620:	ee 0c 11 00 	rsub	r12,r7,0
80002624:	f0 1f 00 bb 	mcall	80002910 <sys_trim+0x388>
80002628:	18 97       	mov	r7,r12
              char* new_br = (char*)(CALL_MORECORE(0));
8000262a:	30 0c       	mov	r12,0
8000262c:	f0 1f 00 b9 	mcall	80002910 <sys_trim+0x388>
              if (rel_br != CMFAIL && new_br < old_br)
80002630:	5b f7       	cp.w	r7,-1
80002632:	5f 19       	srne	r9
80002634:	18 36       	cp.w	r6,r12
80002636:	f9 b8 0b 01 	movhi	r8,1
8000263a:	f9 b8 08 00 	movls	r8,0
8000263e:	f3 e8 00 08 	and	r8,r9,r8
80002642:	c1 90       	breq	80002674 <sys_trim+0xec>
                released = old_br - new_br;
80002644:	18 16       	sub	r6,r12
80002646:	50 16       	stdsp	sp[0x4],r6
          }
          RELEASE_MORECORE_LOCK();
        }
      }

      if (released != 0) {
80002648:	40 19       	lddsp	r9,sp[0x4]
8000264a:	58 09       	cp.w	r9,0
8000264c:	c1 60       	breq	80002678 <sys_trim+0xf0>
        sp->size -= released;
8000264e:	68 18       	ld.w	r8,r4[0x4]
80002650:	12 18       	sub	r8,r9
80002652:	89 18       	st.w	r4[0x4],r8
        m->footprint -= released;
80002654:	ea f8 01 ac 	ld.w	r8,r5[428]
80002658:	12 18       	sub	r8,r9
8000265a:	eb 48 01 ac 	st.w	r5[428],r8
        init_top(m, m->top, m->topsize - released);
8000265e:	6a 3a       	ld.w	r10,r5[0xc]
80002660:	12 1a       	sub	r10,r9
80002662:	6a 6b       	ld.w	r11,r5[0x18]
80002664:	0a 9c       	mov	r12,r5
80002666:	f0 1f 00 ac 	mcall	80002914 <sys_trim+0x38c>
        check_top_chunk(m, m->top);
8000266a:	6a 6b       	ld.w	r11,r5[0x18]
8000266c:	0a 9c       	mov	r12,r5
8000266e:	f0 1f 00 ab 	mcall	80002918 <sys_trim+0x390>
80002672:	c0 38       	rjmp	80002678 <sys_trim+0xf0>
80002674:	30 08       	mov	r8,0
80002676:	50 18       	stdsp	sp[0x4],r8

/* Unmap and unlink any mmapped segments that don't contain used chunks */
static size_t release_unused_segments(mstate m) {
  size_t released = 0;
  msegmentptr pred = &m->seg;
  msegmentptr sp = pred->next;
80002678:	ea f7 01 c0 	ld.w	r7,r5[448]
  while (sp != 0) {
8000267c:	58 07       	cp.w	r7,0
8000267e:	e0 80 01 2b 	breq	800028d4 <sys_trim+0x34c>
/* -----------------------  system deallocation -------------------------- */

/* Unmap and unlink any mmapped segments that don't contain used chunks */
static size_t release_unused_segments(mstate m) {
  size_t released = 0;
  msegmentptr pred = &m->seg;
80002682:	ea c3 fe 48 	sub	r3,r5,-440
80002686:	30 0b       	mov	r11,0
80002688:	50 0b       	stdsp	sp[0x0],r11
          /* unlink obsoleted record */
          sp = pred;
          sp->next = next;
        }
        else { /* back out if cannot unmap */
          insert_large_chunk(m, tp, psize);
8000268a:	16 90       	mov	r0,r11
8000268c:	0a 94       	mov	r4,r5
static size_t release_unused_segments(mstate m) {
  size_t released = 0;
  msegmentptr pred = &m->seg;
  msegmentptr sp = pred->next;
  while (sp != 0) {
    char* base = sp->base;
8000268e:	6e 0c       	ld.w	r12,r7[0x0]
    size_t size = sp->size;
80002690:	6e 15       	ld.w	r5,r7[0x4]
    msegmentptr next = sp->next;
80002692:	6e 26       	ld.w	r6,r7[0x8]
    if (is_mmapped_segment(sp) && !is_extern_segment(sp)) {
80002694:	6e 38       	ld.w	r8,r7[0xc]
80002696:	e2 18 00 09 	andl	r8,0x9,COH
8000269a:	58 18       	cp.w	r8,1
8000269c:	e0 81 01 17 	brne	800028ca <sys_trim+0x342>
      mchunkptr p = align_as_chunk(base);
800026a0:	f1 dc c0 03 	bfextu	r8,r12,0x0,0x3
800026a4:	c0 31       	brne	800026aa <sys_trim+0x122>
800026a6:	00 98       	mov	r8,r0
800026a8:	c0 58       	rjmp	800026b2 <sys_trim+0x12a>
800026aa:	f0 08 11 08 	rsub	r8,r8,8
800026ae:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
800026b2:	f8 08 00 08 	add	r8,r12,r8
800026b6:	10 92       	mov	r2,r8
      size_t psize = chunksize(p);
800026b8:	70 11       	ld.w	r1,r8[0x4]
      /* Can unmap if first chunk holds entire segment and not pinned */
      if (!cinuse(p) && (char*)p + psize >= base + size - TOP_FOOT_SIZE) {
800026ba:	02 99       	mov	r9,r1
800026bc:	e2 19 00 02 	andl	r9,0x2,COH
800026c0:	e0 81 01 05 	brne	800028ca <sys_trim+0x342>
    char* base = sp->base;
    size_t size = sp->size;
    msegmentptr next = sp->next;
    if (is_mmapped_segment(sp) && !is_extern_segment(sp)) {
      mchunkptr p = align_as_chunk(base);
      size_t psize = chunksize(p);
800026c4:	e0 11 ff fc 	andl	r1,0xfffc
      /* Can unmap if first chunk holds entire segment and not pinned */
      if (!cinuse(p) && (char*)p + psize >= base + size - TOP_FOOT_SIZE) {
800026c8:	02 08       	add	r8,r1
800026ca:	ea c9 00 28 	sub	r9,r5,40
800026ce:	f8 09 00 09 	add	r9,r12,r9
800026d2:	12 38       	cp.w	r8,r9
800026d4:	e0 83 00 fb 	brlo	800028ca <sys_trim+0x342>
        tchunkptr tp = (tchunkptr)p;
        assert(segment_holds(sp, (char*)sp));
        if (p == m->dv) {
800026d8:	68 58       	ld.w	r8,r4[0x14]
800026da:	10 32       	cp.w	r2,r8
800026dc:	c0 41       	brne	800026e4 <sys_trim+0x15c>
          m->dv = 0;
800026de:	89 50       	st.w	r4[0x14],r0
          m->dvsize = 0;
800026e0:	89 20       	st.w	r4[0x8],r0
800026e2:	c6 48       	rjmp	800027aa <sys_trim+0x222>
        }
        else {
          unlink_large_chunk(m, tp);
800026e4:	64 6b       	ld.w	r11,r2[0x18]
800026e6:	64 38       	ld.w	r8,r2[0xc]
800026e8:	10 32       	cp.w	r2,r8
800026ea:	c0 90       	breq	800026fc <sys_trim+0x174>
800026ec:	64 29       	ld.w	r9,r2[0x8]
800026ee:	68 4a       	ld.w	r10,r4[0x10]
800026f0:	12 3a       	cp.w	r10,r9
800026f2:	e0 8b 00 21 	brhi	80002734 <sys_trim+0x1ac>
800026f6:	93 38       	st.w	r9[0xc],r8
800026f8:	91 29       	st.w	r8[0x8],r9
800026fa:	c1 d8       	rjmp	80002734 <sys_trim+0x1ac>
800026fc:	64 58       	ld.w	r8,r2[0x14]
800026fe:	58 08       	cp.w	r8,0
80002700:	c0 40       	breq	80002708 <sys_trim+0x180>
80002702:	e4 ca ff ec 	sub	r10,r2,-20
80002706:	c0 a8       	rjmp	8000271a <sys_trim+0x192>
80002708:	64 48       	ld.w	r8,r2[0x10]
8000270a:	58 08       	cp.w	r8,0
8000270c:	c1 40       	breq	80002734 <sys_trim+0x1ac>
8000270e:	e4 ca ff f0 	sub	r10,r2,-16
80002712:	c0 48       	rjmp	8000271a <sys_trim+0x192>
80002714:	f0 ca ff ec 	sub	r10,r8,-20
80002718:	12 98       	mov	r8,r9
8000271a:	70 59       	ld.w	r9,r8[0x14]
8000271c:	58 09       	cp.w	r9,0
8000271e:	cf b1       	brne	80002714 <sys_trim+0x18c>
80002720:	70 49       	ld.w	r9,r8[0x10]
80002722:	58 09       	cp.w	r9,0
80002724:	c0 40       	breq	8000272c <sys_trim+0x1a4>
80002726:	f0 ca ff f0 	sub	r10,r8,-16
8000272a:	cf 7b       	rjmp	80002718 <sys_trim+0x190>
8000272c:	68 49       	ld.w	r9,r4[0x10]
8000272e:	14 39       	cp.w	r9,r10
80002730:	f5 f0 8a 00 	st.wls	r10[0x0],r0
80002734:	58 0b       	cp.w	r11,0
80002736:	c3 a0       	breq	800027aa <sys_trim+0x222>
80002738:	64 79       	ld.w	r9,r2[0x1c]
8000273a:	f2 ca ff b5 	sub	r10,r9,-75
8000273e:	e8 0a 03 2a 	ld.w	r10,r4[r10<<0x2]
80002742:	14 32       	cp.w	r2,r10
80002744:	c1 01       	brne	80002764 <sys_trim+0x1dc>
80002746:	2b 59       	sub	r9,-75
80002748:	e8 09 09 28 	st.w	r4[r9<<0x2],r8
8000274c:	58 08       	cp.w	r8,0
8000274e:	c1 71       	brne	8000277c <sys_trim+0x1f4>
80002750:	64 78       	ld.w	r8,r2[0x1c]
80002752:	30 19       	mov	r9,1
80002754:	f2 08 09 48 	lsl	r8,r9,r8
80002758:	5c d8       	com	r8
8000275a:	68 19       	ld.w	r9,r4[0x4]
8000275c:	f3 e8 00 08 	and	r8,r9,r8
80002760:	89 18       	st.w	r4[0x4],r8
80002762:	c2 48       	rjmp	800027aa <sys_trim+0x222>
80002764:	68 49       	ld.w	r9,r4[0x10]
80002766:	16 39       	cp.w	r9,r11
80002768:	e0 8b 00 08 	brhi	80002778 <sys_trim+0x1f0>
8000276c:	76 49       	ld.w	r9,r11[0x10]
8000276e:	12 32       	cp.w	r2,r9
80002770:	f7 f8 0a 04 	st.weq	r11[0x10],r8
80002774:	f7 f8 1a 05 	st.wne	r11[0x14],r8
80002778:	58 08       	cp.w	r8,0
8000277a:	c1 80       	breq	800027aa <sys_trim+0x222>
8000277c:	68 49       	ld.w	r9,r4[0x10]
8000277e:	10 39       	cp.w	r9,r8
80002780:	e0 8b 00 15 	brhi	800027aa <sys_trim+0x222>
80002784:	91 6b       	st.w	r8[0x18],r11
80002786:	64 49       	ld.w	r9,r2[0x10]
80002788:	58 09       	cp.w	r9,0
8000278a:	c0 70       	breq	80002798 <sys_trim+0x210>
8000278c:	68 4a       	ld.w	r10,r4[0x10]
8000278e:	12 3a       	cp.w	r10,r9
80002790:	f1 f9 8a 04 	st.wls	r8[0x10],r9
80002794:	f3 f8 8a 06 	st.wls	r9[0x18],r8
80002798:	64 59       	ld.w	r9,r2[0x14]
8000279a:	58 09       	cp.w	r9,0
8000279c:	c0 70       	breq	800027aa <sys_trim+0x222>
8000279e:	68 4a       	ld.w	r10,r4[0x10]
800027a0:	12 3a       	cp.w	r10,r9
800027a2:	f1 f9 8a 05 	st.wls	r8[0x14],r9
800027a6:	f3 f8 8a 06 	st.wls	r9[0x18],r8
        }
        if (CALL_MUNMAP(base, size) == 0) {
800027aa:	0a 9b       	mov	r11,r5
800027ac:	f0 1f 00 5c 	mcall	8000291c <sys_trim+0x394>
800027b0:	c0 b1       	brne	800027c6 <sys_trim+0x23e>
          released += size;
800027b2:	40 08       	lddsp	r8,sp[0x0]
800027b4:	0a 08       	add	r8,r5
800027b6:	50 08       	stdsp	sp[0x0],r8
          m->footprint -= size;
800027b8:	e8 f8 01 ac 	ld.w	r8,r4[428]
800027bc:	0a 18       	sub	r8,r5
800027be:	e9 48 01 ac 	st.w	r4[428],r8
          /* unlink obsoleted record */
          sp = pred;
          sp->next = next;
800027c2:	87 26       	st.w	r3[0x8],r6
800027c4:	c8 48       	rjmp	800028cc <sys_trim+0x344>
        }
        else { /* back out if cannot unmap */
          insert_large_chunk(m, tp, psize);
800027c6:	e2 08 16 08 	lsr	r8,r1,0x8
800027ca:	c0 31       	brne	800027d0 <sys_trim+0x248>
800027cc:	00 99       	mov	r9,r0
800027ce:	c2 d8       	rjmp	80002828 <sys_trim+0x2a0>
800027d0:	e0 48 ff ff 	cp.w	r8,65535
800027d4:	e0 88 00 04 	brls	800027dc <sys_trim+0x254>
800027d8:	31 f9       	mov	r9,31
800027da:	c2 78       	rjmp	80002828 <sys_trim+0x2a0>
800027dc:	f0 cb 01 00 	sub	r11,r8,256
800027e0:	b1 8b       	lsr	r11,0x10
800027e2:	e2 1b 00 08 	andl	r11,0x8,COH
800027e6:	f0 0b 09 48 	lsl	r8,r8,r11
800027ea:	f0 ca 10 00 	sub	r10,r8,4096
800027ee:	b1 8a       	lsr	r10,0x10
800027f0:	e2 1a 00 04 	andl	r10,0x4,COH
800027f4:	f0 0a 09 48 	lsl	r8,r8,r10
800027f8:	f0 c9 40 00 	sub	r9,r8,16384
800027fc:	b1 89       	lsr	r9,0x10
800027fe:	e2 19 00 02 	andl	r9,0x2,COH
80002802:	f0 09 09 48 	lsl	r8,r8,r9
80002806:	af 98       	lsr	r8,0xf
80002808:	f6 0b 11 0e 	rsub	r11,r11,14
8000280c:	f6 0a 01 0a 	sub	r10,r11,r10
80002810:	f4 09 01 09 	sub	r9,r10,r9
80002814:	f2 08 00 08 	add	r8,r9,r8
80002818:	f0 c9 ff f9 	sub	r9,r8,-7
8000281c:	e2 09 0a 49 	lsr	r9,r1,r9
80002820:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80002824:	f2 08 00 19 	add	r9,r9,r8<<0x1
80002828:	85 79       	st.w	r2[0x1c],r9
8000282a:	85 50       	st.w	r2[0x14],r0
8000282c:	85 40       	st.w	r2[0x10],r0
8000282e:	68 18       	ld.w	r8,r4[0x4]
80002830:	30 1b       	mov	r11,1
80002832:	f6 09 09 4a 	lsl	r10,r11,r9
80002836:	f5 e8 00 0b 	and	r11,r10,r8
8000283a:	c0 e1       	brne	80002856 <sys_trim+0x2ce>
8000283c:	f5 e8 10 08 	or	r8,r10,r8
80002840:	89 18       	st.w	r4[0x4],r8
80002842:	2b 59       	sub	r9,-75
80002844:	e8 09 09 22 	st.w	r4[r9<<0x2],r2
80002848:	e8 09 00 29 	add	r9,r4,r9<<0x2
8000284c:	85 69       	st.w	r2[0x18],r9
8000284e:	85 32       	st.w	r2[0xc],r2
80002850:	85 22       	st.w	r2[0x8],r2
80002852:	0e 93       	mov	r3,r7
80002854:	c3 c8       	rjmp	800028cc <sys_trim+0x344>
80002856:	f2 c8 ff b5 	sub	r8,r9,-75
8000285a:	e8 08 03 28 	ld.w	r8,r4[r8<<0x2]
8000285e:	59 f9       	cp.w	r9,31
80002860:	c0 31       	brne	80002866 <sys_trim+0x2de>
80002862:	00 99       	mov	r9,r0
80002864:	c0 48       	rjmp	8000286c <sys_trim+0x2e4>
80002866:	a1 99       	lsr	r9,0x1
80002868:	f2 09 11 19 	rsub	r9,r9,25
8000286c:	e2 09 09 49 	lsl	r9,r1,r9
80002870:	70 1a       	ld.w	r10,r8[0x4]
80002872:	e0 1a ff fc 	andl	r10,0xfffc
80002876:	14 31       	cp.w	r1,r10
80002878:	c1 a0       	breq	800028ac <sys_trim+0x324>
8000287a:	f2 0b 16 1f 	lsr	r11,r9,0x1f
8000287e:	f6 ca ff fc 	sub	r10,r11,-4
80002882:	f0 0a 00 2c 	add	r12,r8,r10<<0x2
80002886:	f0 0a 03 2a 	ld.w	r10,r8[r10<<0x2]
8000288a:	58 0a       	cp.w	r10,0
8000288c:	c0 40       	breq	80002894 <sys_trim+0x30c>
8000288e:	a1 79       	lsl	r9,0x1
80002890:	14 98       	mov	r8,r10
80002892:	ce fb       	rjmp	80002870 <sys_trim+0x2e8>
80002894:	68 49       	ld.w	r9,r4[0x10]
80002896:	18 39       	cp.w	r9,r12
80002898:	e0 8b 00 19 	brhi	800028ca <sys_trim+0x342>
8000289c:	2f cb       	sub	r11,-4
8000289e:	f0 0b 09 22 	st.w	r8[r11<<0x2],r2
800028a2:	85 68       	st.w	r2[0x18],r8
800028a4:	85 32       	st.w	r2[0xc],r2
800028a6:	85 22       	st.w	r2[0x8],r2
800028a8:	0e 93       	mov	r3,r7
800028aa:	c1 18       	rjmp	800028cc <sys_trim+0x344>
800028ac:	70 29       	ld.w	r9,r8[0x8]
800028ae:	68 4a       	ld.w	r10,r4[0x10]
800028b0:	10 3a       	cp.w	r10,r8
800028b2:	e0 8b 00 0c 	brhi	800028ca <sys_trim+0x342>
800028b6:	12 3a       	cp.w	r10,r9
800028b8:	e0 8b 00 09 	brhi	800028ca <sys_trim+0x342>
800028bc:	93 32       	st.w	r9[0xc],r2
800028be:	91 22       	st.w	r8[0x8],r2
800028c0:	85 29       	st.w	r2[0x8],r9
800028c2:	85 38       	st.w	r2[0xc],r8
800028c4:	85 60       	st.w	r2[0x18],r0
800028c6:	0e 93       	mov	r3,r7
800028c8:	c0 28       	rjmp	800028cc <sys_trim+0x344>
800028ca:	0e 93       	mov	r3,r7
/* Unmap and unlink any mmapped segments that don't contain used chunks */
static size_t release_unused_segments(mstate m) {
  size_t released = 0;
  msegmentptr pred = &m->seg;
  msegmentptr sp = pred->next;
  while (sp != 0) {
800028cc:	58 06       	cp.w	r6,0
800028ce:	c0 60       	breq	800028da <sys_trim+0x352>
800028d0:	0c 97       	mov	r7,r6
800028d2:	cd ea       	rjmp	8000268e <sys_trim+0x106>
800028d4:	30 09       	mov	r9,0
800028d6:	50 09       	stdsp	sp[0x0],r9
800028d8:	c0 28       	rjmp	800028dc <sys_trim+0x354>
800028da:	08 95       	mov	r5,r4
      }
    }

    /* Unmap any unused mmapped segments */
    if (HAVE_MMAP)
      released += release_unused_segments(m);
800028dc:	40 08       	lddsp	r8,sp[0x0]
800028de:	40 1b       	lddsp	r11,sp[0x4]
800028e0:	16 08       	add	r8,r11

    /* On failure, disable autotrim to avoid repeated failed future calls */
    if (released == 0)
800028e2:	c0 51       	brne	800028ec <sys_trim+0x364>
      m->trim_check = MAX_SIZE_T;
800028e4:	3f f9       	mov	r9,-1
800028e6:	8b 79       	st.w	r5[0x1c],r9
800028e8:	c0 28       	rjmp	800028ec <sys_trim+0x364>
800028ea:	30 08       	mov	r8,0
800028ec:	58 08       	cp.w	r8,0
  }

  return (released != 0)? 1 : 0;
}
800028ee:	5f 1c       	srne	r12
800028f0:	2f ed       	sub	sp,-8
800028f2:	d8 32       	popm	r0-r7,pc
          if (HAVE_MMAP &&
              sp->size >= extra &&
              !has_segment_link(m, sp)) { /* can't shrink if pinned */
            size_t newsize = sp->size - extra;
            /* Prefer mremap, fall back to munmap */
            if ((CALL_MREMAP(sp->base, sp->size, newsize, 0) != MFAIL) ||
800028f4:	0e 1c       	sub	r12,r7
800028f6:	0e 9b       	mov	r11,r7
800028f8:	f0 0c 00 0c 	add	r12,r8,r12
800028fc:	f0 1f 00 08 	mcall	8000291c <sys_trim+0x394>
80002900:	fe 91 fe ba 	brne	80002674 <sys_trim+0xec>
80002904:	50 17       	stdsp	sp[0x4],r7
80002906:	ca 1a       	rjmp	80002648 <sys_trim+0xc0>
80002908:	00 00       	add	r0,r0
8000290a:	07 0c       	ld.w	r12,r3++
8000290c:	80 00       	ld.sh	r0,r0[0x0]
8000290e:	24 d4       	sub	r4,77
80002910:	80 00       	ld.sh	r0,r0[0x0]
80002912:	3e fc       	mov	r12,-17
80002914:	80 00       	ld.sh	r0,r0[0x0]
80002916:	25 44       	sub	r4,84
80002918:	80 00       	ld.sh	r0,r0[0x0]
8000291a:	25 38       	sub	r8,83
8000291c:	80 00       	ld.sh	r0,r0[0x0]
8000291e:	3f 60       	mov	r0,-10

80002920 <tmalloc_small>:
  }
  return 0;
}

/* allocate a small request from the best fitting chunk in a treebin */
static void* tmalloc_small(mstate m, size_t nb) {
80002920:	eb cd 40 f8 	pushm	r3-r7,lr
  tchunkptr t, v;
  size_t rsize;
  bindex_t i;
  binmap_t leastbit = least_bit(m->treemap);
80002924:	78 18       	ld.w	r8,r12[0x4]
  compute_bit2idx(leastbit, i);
80002926:	f0 09 11 00 	rsub	r9,r8,0
8000292a:	10 69       	and	r9,r8
8000292c:	20 19       	sub	r9,1
8000292e:	f2 0a 16 0c 	lsr	r10,r9,0xc
80002932:	e2 1a 00 10 	andl	r10,0x10,COH
80002936:	f2 0a 0a 49 	lsr	r9,r9,r10
8000293a:	f2 08 16 05 	lsr	r8,r9,0x5
8000293e:	e2 18 00 08 	andl	r8,0x8,COH
80002942:	f0 0a 00 0e 	add	lr,r8,r10
80002946:	f2 08 0a 49 	lsr	r9,r9,r8
8000294a:	f2 0a 16 02 	lsr	r10,r9,0x2
8000294e:	e2 1a 00 04 	andl	r10,0x4,COH
80002952:	14 0e       	add	lr,r10
80002954:	f2 0a 0a 49 	lsr	r9,r9,r10
80002958:	f2 0a 16 01 	lsr	r10,r9,0x1
8000295c:	e2 1a 00 02 	andl	r10,0x2,COH
80002960:	14 0e       	add	lr,r10
80002962:	f2 0a 0a 49 	lsr	r9,r9,r10
80002966:	f1 d9 c0 21 	bfextu	r8,r9,0x1,0x1

  v = t = *treebin_at(m, i);
8000296a:	f2 08 0a 49 	lsr	r9,r9,r8
8000296e:	1c 08       	add	r8,lr
80002970:	12 08       	add	r8,r9
80002972:	2b 58       	sub	r8,-75
80002974:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
  rsize = chunksize(t) - nb;
80002978:	70 1e       	ld.w	lr,r8[0x4]
8000297a:	e0 1e ff fc 	andl	lr,0xfffc
8000297e:	16 1e       	sub	lr,r11
80002980:	10 9a       	mov	r10,r8

  while ((t = leftmost_child(t)) != 0) {
80002982:	c0 b8       	rjmp	80002998 <tmalloc_small+0x78>
80002984:	12 98       	mov	r8,r9
    size_t trem = chunksize(t) - nb;
80002986:	70 19       	ld.w	r9,r8[0x4]
80002988:	e0 19 ff fc 	andl	r9,0xfffc
8000298c:	16 19       	sub	r9,r11
    if (trem < rsize) {
8000298e:	12 3e       	cp.w	lr,r9
80002990:	f2 0e 17 b0 	movhi	lr,r9
80002994:	f0 0a 17 b0 	movhi	r10,r8
  compute_bit2idx(leastbit, i);

  v = t = *treebin_at(m, i);
  rsize = chunksize(t) - nb;

  while ((t = leftmost_child(t)) != 0) {
80002998:	70 49       	ld.w	r9,r8[0x10]
8000299a:	58 09       	cp.w	r9,0
8000299c:	cf 41       	brne	80002984 <tmalloc_small+0x64>
8000299e:	70 58       	ld.w	r8,r8[0x14]
800029a0:	58 08       	cp.w	r8,0
800029a2:	cf 21       	brne	80002986 <tmalloc_small+0x66>
      rsize = trem;
      v = t;
    }
  }

  if (RTCHECK(ok_address(m, v))) {
800029a4:	78 43       	ld.w	r3,r12[0x10]
800029a6:	14 33       	cp.w	r3,r10
800029a8:	e0 8b 00 a6 	brhi	80002af4 <tmalloc_small+0x1d4>
    mchunkptr r = chunk_plus_offset(v, nb);
800029ac:	14 94       	mov	r4,r10
800029ae:	f4 0b 00 05 	add	r5,r10,r11
    assert(chunksize(v) == rsize + nb);
    if (RTCHECK(ok_next(v, r))) {
800029b2:	0a 3a       	cp.w	r10,r5
800029b4:	e0 82 00 a0 	brhs	80002af4 <tmalloc_small+0x1d4>
      unlink_large_chunk(m, v);
800029b8:	74 66       	ld.w	r6,r10[0x18]
800029ba:	74 37       	ld.w	r7,r10[0xc]
800029bc:	14 37       	cp.w	r7,r10
800029be:	c0 c0       	breq	800029d6 <tmalloc_small+0xb6>
800029c0:	74 28       	ld.w	r8,r10[0x8]
800029c2:	10 33       	cp.w	r3,r8
800029c4:	ee 08 17 b0 	movhi	r8,r7
800029c8:	f1 f7 8a 03 	st.wls	r8[0xc],r7
800029cc:	ef f8 8a 02 	st.wls	r7[0x8],r8
800029d0:	ee 08 17 80 	movls	r8,r7
800029d4:	c1 c8       	rjmp	80002a0c <tmalloc_small+0xec>
800029d6:	6e 58       	ld.w	r8,r7[0x14]
800029d8:	58 08       	cp.w	r8,0
800029da:	c0 30       	breq	800029e0 <tmalloc_small+0xc0>
800029dc:	2e c7       	sub	r7,-20
800029de:	c0 98       	rjmp	800029f0 <tmalloc_small+0xd0>
800029e0:	6e 48       	ld.w	r8,r7[0x10]
800029e2:	58 08       	cp.w	r8,0
800029e4:	c1 40       	breq	80002a0c <tmalloc_small+0xec>
800029e6:	2f 07       	sub	r7,-16
800029e8:	c0 48       	rjmp	800029f0 <tmalloc_small+0xd0>
800029ea:	f0 c7 ff ec 	sub	r7,r8,-20
800029ee:	12 98       	mov	r8,r9
800029f0:	70 59       	ld.w	r9,r8[0x14]
800029f2:	58 09       	cp.w	r9,0
800029f4:	cf b1       	brne	800029ea <tmalloc_small+0xca>
800029f6:	70 49       	ld.w	r9,r8[0x10]
800029f8:	58 09       	cp.w	r9,0
800029fa:	c0 40       	breq	80002a02 <tmalloc_small+0xe2>
800029fc:	f0 c7 ff f0 	sub	r7,r8,-16
80002a00:	cf 7b       	rjmp	800029ee <tmalloc_small+0xce>
80002a02:	0e 33       	cp.w	r3,r7
80002a04:	f9 b9 08 00 	movls	r9,0
80002a08:	ef f9 8a 00 	st.wls	r7[0x0],r9
80002a0c:	58 06       	cp.w	r6,0
80002a0e:	c3 a0       	breq	80002a82 <tmalloc_small+0x162>
80002a10:	74 79       	ld.w	r9,r10[0x1c]
80002a12:	f2 c7 ff b5 	sub	r7,r9,-75
80002a16:	f8 07 03 27 	ld.w	r7,r12[r7<<0x2]
80002a1a:	14 37       	cp.w	r7,r10
80002a1c:	c1 01       	brne	80002a3c <tmalloc_small+0x11c>
80002a1e:	2b 59       	sub	r9,-75
80002a20:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80002a24:	58 08       	cp.w	r8,0
80002a26:	c1 71       	brne	80002a54 <tmalloc_small+0x134>
80002a28:	6e 78       	ld.w	r8,r7[0x1c]
80002a2a:	30 19       	mov	r9,1
80002a2c:	f2 08 09 48 	lsl	r8,r9,r8
80002a30:	5c d8       	com	r8
80002a32:	78 19       	ld.w	r9,r12[0x4]
80002a34:	f3 e8 00 08 	and	r8,r9,r8
80002a38:	99 18       	st.w	r12[0x4],r8
80002a3a:	c2 48       	rjmp	80002a82 <tmalloc_small+0x162>
80002a3c:	78 49       	ld.w	r9,r12[0x10]
80002a3e:	0c 39       	cp.w	r9,r6
80002a40:	e0 8b 00 08 	brhi	80002a50 <tmalloc_small+0x130>
80002a44:	6c 49       	ld.w	r9,r6[0x10]
80002a46:	14 39       	cp.w	r9,r10
80002a48:	ed f8 0a 04 	st.weq	r6[0x10],r8
80002a4c:	ed f8 1a 05 	st.wne	r6[0x14],r8
80002a50:	58 08       	cp.w	r8,0
80002a52:	c1 80       	breq	80002a82 <tmalloc_small+0x162>
80002a54:	78 49       	ld.w	r9,r12[0x10]
80002a56:	10 39       	cp.w	r9,r8
80002a58:	e0 8b 00 15 	brhi	80002a82 <tmalloc_small+0x162>
80002a5c:	91 66       	st.w	r8[0x18],r6
80002a5e:	74 49       	ld.w	r9,r10[0x10]
80002a60:	58 09       	cp.w	r9,0
80002a62:	c0 70       	breq	80002a70 <tmalloc_small+0x150>
80002a64:	78 47       	ld.w	r7,r12[0x10]
80002a66:	12 37       	cp.w	r7,r9
80002a68:	f1 f9 8a 04 	st.wls	r8[0x10],r9
80002a6c:	f3 f8 8a 06 	st.wls	r9[0x18],r8
80002a70:	74 59       	ld.w	r9,r10[0x14]
80002a72:	58 09       	cp.w	r9,0
80002a74:	c0 70       	breq	80002a82 <tmalloc_small+0x162>
80002a76:	78 47       	ld.w	r7,r12[0x10]
80002a78:	12 37       	cp.w	r7,r9
80002a7a:	f1 f9 8a 05 	st.wls	r8[0x14],r9
80002a7e:	f3 f8 8a 06 	st.wls	r9[0x18],r8
      if (rsize < MIN_CHUNK_SIZE)
80002a82:	58 fe       	cp.w	lr,15
80002a84:	e0 8b 00 0d 	brhi	80002a9e <tmalloc_small+0x17e>
        set_inuse_and_pinuse(m, v, (rsize + nb));
80002a88:	fc 0b 00 0b 	add	r11,lr,r11
80002a8c:	16 98       	mov	r8,r11
80002a8e:	e8 18 00 03 	orl	r8,0x3
80002a92:	95 18       	st.w	r10[0x4],r8
80002a94:	16 04       	add	r4,r11
80002a96:	68 18       	ld.w	r8,r4[0x4]
80002a98:	a1 a8       	sbr	r8,0x0
80002a9a:	89 18       	st.w	r4[0x4],r8
80002a9c:	c2 88       	rjmp	80002aec <tmalloc_small+0x1cc>
      else {
        set_size_and_pinuse_of_inuse_chunk(m, v, nb);
80002a9e:	e8 1b 00 03 	orl	r11,0x3
80002aa2:	95 1b       	st.w	r10[0x4],r11
        set_size_and_pinuse_of_free_chunk(r, rsize);
80002aa4:	1c 98       	mov	r8,lr
80002aa6:	a1 a8       	sbr	r8,0x0
80002aa8:	8b 18       	st.w	r5[0x4],r8
80002aaa:	ea 0e 09 0e 	st.w	r5[lr],lr
        replace_dv(m, r, rsize);
80002aae:	78 28       	ld.w	r8,r12[0x8]
80002ab0:	58 08       	cp.w	r8,0
80002ab2:	c1 b0       	breq	80002ae8 <tmalloc_small+0x1c8>
80002ab4:	78 59       	ld.w	r9,r12[0x14]
80002ab6:	a3 98       	lsr	r8,0x3
80002ab8:	f8 cb ff dc 	sub	r11,r12,-36
80002abc:	f6 08 00 3b 	add	r11,r11,r8<<0x3
80002ac0:	78 07       	ld.w	r7,r12[0x0]
80002ac2:	30 16       	mov	r6,1
80002ac4:	ec 08 09 48 	lsl	r8,r6,r8
80002ac8:	f1 e7 00 06 	and	r6,r8,r7
80002acc:	c0 51       	brne	80002ad6 <tmalloc_small+0x1b6>
80002ace:	0e 48       	or	r8,r7
80002ad0:	99 08       	st.w	r12[0x0],r8
80002ad2:	16 98       	mov	r8,r11
80002ad4:	c0 68       	rjmp	80002ae0 <tmalloc_small+0x1c0>
80002ad6:	76 28       	ld.w	r8,r11[0x8]
80002ad8:	78 47       	ld.w	r7,r12[0x10]
80002ada:	0e 38       	cp.w	r8,r7
80002adc:	f6 08 17 30 	movlo	r8,r11
80002ae0:	97 29       	st.w	r11[0x8],r9
80002ae2:	91 39       	st.w	r8[0xc],r9
80002ae4:	93 28       	st.w	r9[0x8],r8
80002ae6:	93 3b       	st.w	r9[0xc],r11
80002ae8:	99 2e       	st.w	r12[0x8],lr
80002aea:	99 55       	st.w	r12[0x14],r5
      }
      return chunk2mem(v);
80002aec:	f4 cc ff f8 	sub	r12,r10,-8
80002af0:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002af4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0

80002af8 <tmalloc_large>:
}

/* ---------------------------- malloc support --------------------------- */

/* allocate a large request from the best fitting chunk in a treebin */
static void* tmalloc_large(mstate m, size_t nb) {
80002af8:	eb cd 40 fc 	pushm	r2-r7,lr
  tchunkptr v = 0;
  size_t rsize = -nb; /* Unsigned negation */
80002afc:	f6 07 11 00 	rsub	r7,r11,0
  tchunkptr t;
  bindex_t idx;
  compute_tree_index(nb, idx);
80002b00:	f6 08 16 08 	lsr	r8,r11,0x8
80002b04:	c0 31       	brne	80002b0a <tmalloc_large+0x12>
80002b06:	30 03       	mov	r3,0
80002b08:	c2 d8       	rjmp	80002b62 <tmalloc_large+0x6a>
80002b0a:	e0 48 ff ff 	cp.w	r8,65535
80002b0e:	e0 88 00 04 	brls	80002b16 <tmalloc_large+0x1e>
80002b12:	31 f3       	mov	r3,31
80002b14:	c2 78       	rjmp	80002b62 <tmalloc_large+0x6a>
80002b16:	f0 ce 01 00 	sub	lr,r8,256
80002b1a:	b1 8e       	lsr	lr,0x10
80002b1c:	e2 1e 00 08 	andl	lr,0x8,COH
80002b20:	f0 0e 09 48 	lsl	r8,r8,lr
80002b24:	f0 ca 10 00 	sub	r10,r8,4096
80002b28:	b1 8a       	lsr	r10,0x10
80002b2a:	e2 1a 00 04 	andl	r10,0x4,COH
80002b2e:	f0 0a 09 48 	lsl	r8,r8,r10
80002b32:	f0 c9 40 00 	sub	r9,r8,16384
80002b36:	b1 89       	lsr	r9,0x10
80002b38:	e2 19 00 02 	andl	r9,0x2,COH
80002b3c:	f0 09 09 48 	lsl	r8,r8,r9
80002b40:	af 98       	lsr	r8,0xf
80002b42:	fc 0e 11 0e 	rsub	lr,lr,14
80002b46:	fc 0a 01 0a 	sub	r10,lr,r10
80002b4a:	f4 09 01 09 	sub	r9,r10,r9
80002b4e:	f2 08 00 08 	add	r8,r9,r8
80002b52:	f0 c3 ff f9 	sub	r3,r8,-7
80002b56:	f6 03 0a 43 	lsr	r3,r11,r3
80002b5a:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80002b5e:	e6 08 00 13 	add	r3,r3,r8<<0x1

  if ((t = *treebin_at(m, idx)) != 0) {
80002b62:	e6 c8 ff b5 	sub	r8,r3,-75
80002b66:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002b6a:	58 08       	cp.w	r8,0
80002b6c:	c0 31       	brne	80002b72 <tmalloc_large+0x7a>
80002b6e:	30 04       	mov	r4,0
80002b70:	c3 88       	rjmp	80002be0 <tmalloc_large+0xe8>
    /* Traverse tree for this bin looking for node with size == nb */
    size_t sizebits = nb << leftshift_for_tree_index(idx);
80002b72:	59 f3       	cp.w	r3,31
80002b74:	c0 31       	brne	80002b7a <tmalloc_large+0x82>
80002b76:	30 0e       	mov	lr,0
80002b78:	c0 58       	rjmp	80002b82 <tmalloc_large+0x8a>
80002b7a:	e6 0e 16 01 	lsr	lr,r3,0x1
80002b7e:	fc 0e 11 19 	rsub	lr,lr,25
80002b82:	f6 0e 09 4e 	lsl	lr,r11,lr
80002b86:	30 06       	mov	r6,0
80002b88:	0c 94       	mov	r4,r6
        if ((rsize = trem) == 0)
          break;
      }
      rt = t->child[1];
      t = t->child[(sizebits >> (SIZE_T_BITSIZE-SIZE_T_ONE)) & 1];
      if (rt != 0 && rt != t)
80002b8a:	30 05       	mov	r5,0
    /* Traverse tree for this bin looking for node with size == nb */
    size_t sizebits = nb << leftshift_for_tree_index(idx);
    tchunkptr rst = 0;  /* The deepest untaken right subtree */
    for (;;) {
      tchunkptr rt;
      size_t trem = chunksize(t) - nb;
80002b8c:	70 19       	ld.w	r9,r8[0x4]
80002b8e:	e0 19 ff fc 	andl	r9,0xfffc
80002b92:	16 19       	sub	r9,r11
      if (trem < rsize) {
80002b94:	12 37       	cp.w	r7,r9
80002b96:	e0 88 00 09 	brls	80002ba8 <tmalloc_large+0xb0>
        v = t;
        if ((rsize = trem) == 0)
80002b9a:	58 09       	cp.w	r9,0
80002b9c:	c0 41       	brne	80002ba4 <tmalloc_large+0xac>
80002b9e:	12 97       	mov	r7,r9
80002ba0:	10 94       	mov	r4,r8
80002ba2:	c1 88       	rjmp	80002bd2 <tmalloc_large+0xda>
80002ba4:	12 97       	mov	r7,r9
80002ba6:	10 94       	mov	r4,r8
          break;
      }
      rt = t->child[1];
80002ba8:	70 59       	ld.w	r9,r8[0x14]
      t = t->child[(sizebits >> (SIZE_T_BITSIZE-SIZE_T_ONE)) & 1];
80002baa:	fc 0a 16 1f 	lsr	r10,lr,0x1f
80002bae:	2f ca       	sub	r10,-4
80002bb0:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
      if (rt != 0 && rt != t)
80002bb4:	58 09       	cp.w	r9,0
80002bb6:	5f 12       	srne	r2
80002bb8:	10 39       	cp.w	r9,r8
80002bba:	5f 1a       	srne	r10
80002bbc:	e5 ea 00 0a 	and	r10,r2,r10
80002bc0:	ea 0a 18 00 	cp.b	r10,r5
80002bc4:	f2 06 17 10 	movne	r6,r9
        rst = rt;
      if (t == 0) {
80002bc8:	58 08       	cp.w	r8,0
80002bca:	c0 30       	breq	80002bd0 <tmalloc_large+0xd8>
        t = rst; /* set t to least subtree holding sizes > nb */
        break;
      }
      sizebits <<= 1;
80002bcc:	a1 7e       	lsl	lr,0x1
    }
80002bce:	cd fb       	rjmp	80002b8c <tmalloc_large+0x94>
80002bd0:	0c 98       	mov	r8,r6
  }

  if (t == 0 && v == 0) { /* set t to root of next non-empty treebin */
80002bd2:	58 08       	cp.w	r8,0
80002bd4:	5f 0a       	sreq	r10
80002bd6:	58 04       	cp.w	r4,0
80002bd8:	5f 09       	sreq	r9
80002bda:	f5 e9 00 09 	and	r9,r10,r9
80002bde:	c3 40       	breq	80002c46 <tmalloc_large+0x14e>
    binmap_t leftbits = left_bits(idx2bit(idx)) & m->treemap;
80002be0:	30 29       	mov	r9,2
80002be2:	f2 03 09 43 	lsl	r3,r9,r3
80002be6:	e6 09 11 00 	rsub	r9,r3,0
80002bea:	f3 e3 10 03 	or	r3,r9,r3
80002bee:	78 19       	ld.w	r9,r12[0x4]
80002bf0:	12 63       	and	r3,r9
    if (leftbits != 0) {
80002bf2:	c2 a0       	breq	80002c46 <tmalloc_large+0x14e>
      bindex_t i;
      binmap_t leastbit = least_bit(leftbits);
      compute_bit2idx(leastbit, i);
80002bf4:	e6 0a 11 00 	rsub	r10,r3,0
80002bf8:	06 6a       	and	r10,r3
80002bfa:	20 1a       	sub	r10,1
80002bfc:	f4 09 16 0c 	lsr	r9,r10,0xc
80002c00:	e2 19 00 10 	andl	r9,0x10,COH
80002c04:	f4 09 0a 4a 	lsr	r10,r10,r9
80002c08:	f4 08 16 05 	lsr	r8,r10,0x5
80002c0c:	e2 18 00 08 	andl	r8,0x8,COH
80002c10:	f0 09 00 0e 	add	lr,r8,r9
80002c14:	f4 08 0a 4a 	lsr	r10,r10,r8
80002c18:	f4 08 16 02 	lsr	r8,r10,0x2
80002c1c:	e2 18 00 04 	andl	r8,0x4,COH
80002c20:	10 0e       	add	lr,r8
80002c22:	f4 08 0a 4a 	lsr	r10,r10,r8
80002c26:	f4 09 16 01 	lsr	r9,r10,0x1
80002c2a:	e2 19 00 02 	andl	r9,0x2,COH
80002c2e:	12 0e       	add	lr,r9
80002c30:	f4 09 0a 49 	lsr	r9,r10,r9
80002c34:	f1 d9 c0 21 	bfextu	r8,r9,0x1,0x1
      t = *treebin_at(m, i);
80002c38:	f2 08 0a 49 	lsr	r9,r9,r8
80002c3c:	1c 08       	add	r8,lr
80002c3e:	12 08       	add	r8,r9
80002c40:	2b 58       	sub	r8,-75
80002c42:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
    }
  }

  while (t != 0) { /* find smallest of tree or subtree */
80002c46:	58 08       	cp.w	r8,0
80002c48:	c0 31       	brne	80002c4e <tmalloc_large+0x156>
80002c4a:	c1 18       	rjmp	80002c6c <tmalloc_large+0x174>
80002c4c:	12 98       	mov	r8,r9
    size_t trem = chunksize(t) - nb;
80002c4e:	70 19       	ld.w	r9,r8[0x4]
80002c50:	e0 19 ff fc 	andl	r9,0xfffc
80002c54:	16 19       	sub	r9,r11
    if (trem < rsize) {
80002c56:	0e 39       	cp.w	r9,r7
80002c58:	f2 07 17 30 	movlo	r7,r9
80002c5c:	f0 04 17 30 	movlo	r4,r8
      rsize = trem;
      v = t;
    }
    t = leftmost_child(t);
80002c60:	70 49       	ld.w	r9,r8[0x10]
80002c62:	58 09       	cp.w	r9,0
80002c64:	cf 41       	brne	80002c4c <tmalloc_large+0x154>
80002c66:	70 58       	ld.w	r8,r8[0x14]
      compute_bit2idx(leastbit, i);
      t = *treebin_at(m, i);
    }
  }

  while (t != 0) { /* find smallest of tree or subtree */
80002c68:	58 08       	cp.w	r8,0
80002c6a:	cf 21       	brne	80002c4e <tmalloc_large+0x156>
    }
    t = leftmost_child(t);
  }

  /*  If dv is a better fit, return 0 so malloc will use it */
  if (v != 0 && rsize < (size_t)(m->dvsize - nb)) {
80002c6c:	58 04       	cp.w	r4,0
80002c6e:	e0 80 01 2f 	breq	80002ecc <tmalloc_large+0x3d4>
80002c72:	78 28       	ld.w	r8,r12[0x8]
80002c74:	16 18       	sub	r8,r11
80002c76:	0e 38       	cp.w	r8,r7
80002c78:	e0 88 01 2a 	brls	80002ecc <tmalloc_large+0x3d4>
    if (RTCHECK(ok_address(m, v))) { /* split */
80002c7c:	78 45       	ld.w	r5,r12[0x10]
80002c7e:	08 35       	cp.w	r5,r4
80002c80:	e0 8b 01 26 	brhi	80002ecc <tmalloc_large+0x3d4>
      mchunkptr r = chunk_plus_offset(v, nb);
80002c84:	08 93       	mov	r3,r4
80002c86:	e8 0b 00 06 	add	r6,r4,r11
      assert(chunksize(v) == rsize + nb);
      if (RTCHECK(ok_next(v, r))) {
80002c8a:	0c 34       	cp.w	r4,r6
80002c8c:	e0 82 01 20 	brhs	80002ecc <tmalloc_large+0x3d4>
        unlink_large_chunk(m, v);
80002c90:	68 6e       	ld.w	lr,r4[0x18]
80002c92:	68 3a       	ld.w	r10,r4[0xc]
80002c94:	08 3a       	cp.w	r10,r4
80002c96:	c0 c0       	breq	80002cae <tmalloc_large+0x1b6>
80002c98:	68 28       	ld.w	r8,r4[0x8]
80002c9a:	10 35       	cp.w	r5,r8
80002c9c:	f4 08 17 b0 	movhi	r8,r10
80002ca0:	f1 fa 8a 03 	st.wls	r8[0xc],r10
80002ca4:	f5 f8 8a 02 	st.wls	r10[0x8],r8
80002ca8:	f4 08 17 80 	movls	r8,r10
80002cac:	c1 c8       	rjmp	80002ce4 <tmalloc_large+0x1ec>
80002cae:	74 58       	ld.w	r8,r10[0x14]
80002cb0:	58 08       	cp.w	r8,0
80002cb2:	c0 30       	breq	80002cb8 <tmalloc_large+0x1c0>
80002cb4:	2e ca       	sub	r10,-20
80002cb6:	c0 98       	rjmp	80002cc8 <tmalloc_large+0x1d0>
80002cb8:	74 48       	ld.w	r8,r10[0x10]
80002cba:	58 08       	cp.w	r8,0
80002cbc:	c1 40       	breq	80002ce4 <tmalloc_large+0x1ec>
80002cbe:	2f 0a       	sub	r10,-16
80002cc0:	c0 48       	rjmp	80002cc8 <tmalloc_large+0x1d0>
80002cc2:	f0 ca ff ec 	sub	r10,r8,-20
80002cc6:	12 98       	mov	r8,r9
80002cc8:	70 59       	ld.w	r9,r8[0x14]
80002cca:	58 09       	cp.w	r9,0
80002ccc:	cf b1       	brne	80002cc2 <tmalloc_large+0x1ca>
80002cce:	70 49       	ld.w	r9,r8[0x10]
80002cd0:	58 09       	cp.w	r9,0
80002cd2:	c0 40       	breq	80002cda <tmalloc_large+0x1e2>
80002cd4:	f0 ca ff f0 	sub	r10,r8,-16
80002cd8:	cf 7b       	rjmp	80002cc6 <tmalloc_large+0x1ce>
80002cda:	14 35       	cp.w	r5,r10
80002cdc:	f9 b9 08 00 	movls	r9,0
80002ce0:	f5 f9 8a 00 	st.wls	r10[0x0],r9
80002ce4:	58 0e       	cp.w	lr,0
80002ce6:	c3 a0       	breq	80002d5a <tmalloc_large+0x262>
80002ce8:	68 7a       	ld.w	r10,r4[0x1c]
80002cea:	f4 c9 ff b5 	sub	r9,r10,-75
80002cee:	f8 09 03 29 	ld.w	r9,r12[r9<<0x2]
80002cf2:	08 39       	cp.w	r9,r4
80002cf4:	c1 01       	brne	80002d14 <tmalloc_large+0x21c>
80002cf6:	2b 5a       	sub	r10,-75
80002cf8:	f8 0a 09 28 	st.w	r12[r10<<0x2],r8
80002cfc:	58 08       	cp.w	r8,0
80002cfe:	c1 71       	brne	80002d2c <tmalloc_large+0x234>
80002d00:	72 78       	ld.w	r8,r9[0x1c]
80002d02:	30 19       	mov	r9,1
80002d04:	f2 08 09 48 	lsl	r8,r9,r8
80002d08:	5c d8       	com	r8
80002d0a:	78 19       	ld.w	r9,r12[0x4]
80002d0c:	f3 e8 00 08 	and	r8,r9,r8
80002d10:	99 18       	st.w	r12[0x4],r8
80002d12:	c2 48       	rjmp	80002d5a <tmalloc_large+0x262>
80002d14:	78 49       	ld.w	r9,r12[0x10]
80002d16:	1c 39       	cp.w	r9,lr
80002d18:	e0 8b 00 08 	brhi	80002d28 <tmalloc_large+0x230>
80002d1c:	7c 49       	ld.w	r9,lr[0x10]
80002d1e:	08 39       	cp.w	r9,r4
80002d20:	fd f8 0a 04 	st.weq	lr[0x10],r8
80002d24:	fd f8 1a 05 	st.wne	lr[0x14],r8
80002d28:	58 08       	cp.w	r8,0
80002d2a:	c1 80       	breq	80002d5a <tmalloc_large+0x262>
80002d2c:	78 49       	ld.w	r9,r12[0x10]
80002d2e:	10 39       	cp.w	r9,r8
80002d30:	e0 8b 00 15 	brhi	80002d5a <tmalloc_large+0x262>
80002d34:	91 6e       	st.w	r8[0x18],lr
80002d36:	68 49       	ld.w	r9,r4[0x10]
80002d38:	58 09       	cp.w	r9,0
80002d3a:	c0 70       	breq	80002d48 <tmalloc_large+0x250>
80002d3c:	78 4a       	ld.w	r10,r12[0x10]
80002d3e:	12 3a       	cp.w	r10,r9
80002d40:	f1 f9 8a 04 	st.wls	r8[0x10],r9
80002d44:	f3 f8 8a 06 	st.wls	r9[0x18],r8
80002d48:	68 59       	ld.w	r9,r4[0x14]
80002d4a:	58 09       	cp.w	r9,0
80002d4c:	c0 70       	breq	80002d5a <tmalloc_large+0x262>
80002d4e:	78 4a       	ld.w	r10,r12[0x10]
80002d50:	12 3a       	cp.w	r10,r9
80002d52:	f1 f9 8a 05 	st.wls	r8[0x14],r9
80002d56:	f3 f8 8a 06 	st.wls	r9[0x18],r8
        if (rsize < MIN_CHUNK_SIZE)
80002d5a:	58 f7       	cp.w	r7,15
80002d5c:	e0 8b 00 0d 	brhi	80002d76 <tmalloc_large+0x27e>
          set_inuse_and_pinuse(m, v, (rsize + nb));
80002d60:	ee 0b 00 0b 	add	r11,r7,r11
80002d64:	16 98       	mov	r8,r11
80002d66:	e8 18 00 03 	orl	r8,0x3
80002d6a:	89 18       	st.w	r4[0x4],r8
80002d6c:	16 03       	add	r3,r11
80002d6e:	66 18       	ld.w	r8,r3[0x4]
80002d70:	a1 a8       	sbr	r8,0x0
80002d72:	87 18       	st.w	r3[0x4],r8
80002d74:	ca 88       	rjmp	80002ec4 <tmalloc_large+0x3cc>
        else {
          set_size_and_pinuse_of_inuse_chunk(m, v, nb);
80002d76:	e8 1b 00 03 	orl	r11,0x3
80002d7a:	89 1b       	st.w	r4[0x4],r11
          set_size_and_pinuse_of_free_chunk(r, rsize);
80002d7c:	0e 98       	mov	r8,r7
80002d7e:	a1 a8       	sbr	r8,0x0
80002d80:	8d 18       	st.w	r6[0x4],r8
80002d82:	ec 07 09 07 	st.w	r6[r7],r7
          insert_chunk(m, r, rsize);
80002d86:	ee 08 16 03 	lsr	r8,r7,0x3
80002d8a:	59 f8       	cp.w	r8,31
80002d8c:	e0 8b 00 1b 	brhi	80002dc2 <tmalloc_large+0x2ca>
80002d90:	f8 c9 ff dc 	sub	r9,r12,-36
80002d94:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002d98:	78 0a       	ld.w	r10,r12[0x0]
80002d9a:	30 1b       	mov	r11,1
80002d9c:	f6 08 09 48 	lsl	r8,r11,r8
80002da0:	f1 ea 00 0b 	and	r11,r8,r10
80002da4:	c0 51       	brne	80002dae <tmalloc_large+0x2b6>
80002da6:	14 48       	or	r8,r10
80002da8:	99 08       	st.w	r12[0x0],r8
80002daa:	12 98       	mov	r8,r9
80002dac:	c0 68       	rjmp	80002db8 <tmalloc_large+0x2c0>
80002dae:	72 28       	ld.w	r8,r9[0x8]
80002db0:	78 4a       	ld.w	r10,r12[0x10]
80002db2:	14 38       	cp.w	r8,r10
80002db4:	f2 08 17 30 	movlo	r8,r9
80002db8:	93 26       	st.w	r9[0x8],r6
80002dba:	91 36       	st.w	r8[0xc],r6
80002dbc:	8d 28       	st.w	r6[0x8],r8
80002dbe:	8d 39       	st.w	r6[0xc],r9
80002dc0:	c8 28       	rjmp	80002ec4 <tmalloc_large+0x3cc>
80002dc2:	0c 99       	mov	r9,r6
80002dc4:	ee 08 16 08 	lsr	r8,r7,0x8
80002dc8:	c0 31       	brne	80002dce <tmalloc_large+0x2d6>
80002dca:	30 0a       	mov	r10,0
80002dcc:	c2 d8       	rjmp	80002e26 <tmalloc_large+0x32e>
80002dce:	e0 48 ff ff 	cp.w	r8,65535
80002dd2:	e0 88 00 04 	brls	80002dda <tmalloc_large+0x2e2>
80002dd6:	31 fa       	mov	r10,31
80002dd8:	c2 78       	rjmp	80002e26 <tmalloc_large+0x32e>
80002dda:	f0 ce 01 00 	sub	lr,r8,256
80002dde:	b1 8e       	lsr	lr,0x10
80002de0:	e2 1e 00 08 	andl	lr,0x8,COH
80002de4:	f0 0e 09 48 	lsl	r8,r8,lr
80002de8:	f0 cb 10 00 	sub	r11,r8,4096
80002dec:	b1 8b       	lsr	r11,0x10
80002dee:	e2 1b 00 04 	andl	r11,0x4,COH
80002df2:	f0 0b 09 48 	lsl	r8,r8,r11
80002df6:	f0 ca 40 00 	sub	r10,r8,16384
80002dfa:	b1 8a       	lsr	r10,0x10
80002dfc:	e2 1a 00 02 	andl	r10,0x2,COH
80002e00:	f0 0a 09 48 	lsl	r8,r8,r10
80002e04:	af 98       	lsr	r8,0xf
80002e06:	fc 0e 11 0e 	rsub	lr,lr,14
80002e0a:	fc 0b 01 0b 	sub	r11,lr,r11
80002e0e:	f6 0a 01 0a 	sub	r10,r11,r10
80002e12:	f4 08 00 08 	add	r8,r10,r8
80002e16:	f0 ca ff f9 	sub	r10,r8,-7
80002e1a:	ee 0a 0a 4a 	lsr	r10,r7,r10
80002e1e:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80002e22:	f4 08 00 1a 	add	r10,r10,r8<<0x1
80002e26:	93 7a       	st.w	r9[0x1c],r10
80002e28:	30 08       	mov	r8,0
80002e2a:	93 58       	st.w	r9[0x14],r8
80002e2c:	93 48       	st.w	r9[0x10],r8
80002e2e:	78 18       	ld.w	r8,r12[0x4]
80002e30:	30 1b       	mov	r11,1
80002e32:	f6 0a 09 4b 	lsl	r11,r11,r10
80002e36:	f7 e8 00 0e 	and	lr,r11,r8
80002e3a:	c0 d1       	brne	80002e54 <tmalloc_large+0x35c>
80002e3c:	f7 e8 10 08 	or	r8,r11,r8
80002e40:	99 18       	st.w	r12[0x4],r8
80002e42:	2b 5a       	sub	r10,-75
80002e44:	f8 0a 09 29 	st.w	r12[r10<<0x2],r9
80002e48:	f8 0a 00 2a 	add	r10,r12,r10<<0x2
80002e4c:	93 6a       	st.w	r9[0x18],r10
80002e4e:	93 39       	st.w	r9[0xc],r9
80002e50:	93 29       	st.w	r9[0x8],r9
80002e52:	c3 98       	rjmp	80002ec4 <tmalloc_large+0x3cc>
80002e54:	f4 c8 ff b5 	sub	r8,r10,-75
80002e58:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002e5c:	59 fa       	cp.w	r10,31
80002e5e:	c0 31       	brne	80002e64 <tmalloc_large+0x36c>
80002e60:	30 0b       	mov	r11,0
80002e62:	c0 48       	rjmp	80002e6a <tmalloc_large+0x372>
80002e64:	a1 9a       	lsr	r10,0x1
80002e66:	f4 0b 11 19 	rsub	r11,r10,25
80002e6a:	ee 0b 09 4b 	lsl	r11,r7,r11
80002e6e:	70 1a       	ld.w	r10,r8[0x4]
80002e70:	e0 1a ff fc 	andl	r10,0xfffc
80002e74:	0e 3a       	cp.w	r10,r7
80002e76:	c1 90       	breq	80002ea8 <tmalloc_large+0x3b0>
80002e78:	f6 0e 16 1f 	lsr	lr,r11,0x1f
80002e7c:	fc ca ff fc 	sub	r10,lr,-4
80002e80:	f0 0a 00 26 	add	r6,r8,r10<<0x2
80002e84:	f0 0a 03 2a 	ld.w	r10,r8[r10<<0x2]
80002e88:	58 0a       	cp.w	r10,0
80002e8a:	c0 40       	breq	80002e92 <tmalloc_large+0x39a>
80002e8c:	a1 7b       	lsl	r11,0x1
80002e8e:	14 98       	mov	r8,r10
80002e90:	ce fb       	rjmp	80002e6e <tmalloc_large+0x376>
80002e92:	78 4a       	ld.w	r10,r12[0x10]
80002e94:	0c 3a       	cp.w	r10,r6
80002e96:	e0 8b 00 17 	brhi	80002ec4 <tmalloc_large+0x3cc>
80002e9a:	2f ce       	sub	lr,-4
80002e9c:	f0 0e 09 29 	st.w	r8[lr<<0x2],r9
80002ea0:	93 68       	st.w	r9[0x18],r8
80002ea2:	93 39       	st.w	r9[0xc],r9
80002ea4:	93 29       	st.w	r9[0x8],r9
80002ea6:	c0 f8       	rjmp	80002ec4 <tmalloc_large+0x3cc>
80002ea8:	70 2a       	ld.w	r10,r8[0x8]
80002eaa:	78 4b       	ld.w	r11,r12[0x10]
80002eac:	10 3b       	cp.w	r11,r8
80002eae:	e0 8b 00 0b 	brhi	80002ec4 <tmalloc_large+0x3cc>
80002eb2:	14 3b       	cp.w	r11,r10
80002eb4:	e0 8b 00 08 	brhi	80002ec4 <tmalloc_large+0x3cc>
80002eb8:	95 39       	st.w	r10[0xc],r9
80002eba:	91 29       	st.w	r8[0x8],r9
80002ebc:	93 2a       	st.w	r9[0x8],r10
80002ebe:	93 38       	st.w	r9[0xc],r8
80002ec0:	30 08       	mov	r8,0
80002ec2:	93 68       	st.w	r9[0x18],r8
        }
        return chunk2mem(v);
80002ec4:	e8 cc ff f8 	sub	r12,r4,-8
80002ec8:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002ecc:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002ed0 <free>:
     Consolidate freed chunks with preceeding or succeeding bordering
     free chunks, if they exist, and then place in a bin.  Intermixed
     with special cases for top, dv, mmapped chunks, and usage errors.
  */

  if (mem != 0) {
80002ed0:	eb cd 40 e0 	pushm	r5-r7,lr
80002ed4:	58 0c       	cp.w	r12,0
80002ed6:	e0 80 02 7d 	breq	800033d0 <free+0x500>
    mchunkptr p  = mem2chunk(mem);
80002eda:	20 8c       	sub	r12,8
#else /* FOOTERS */
#define fm gm
#endif /* FOOTERS */
    if (!PREACTION(fm)) {
      check_inuse_chunk(fm, p);
      if (RTCHECK(ok_address(fm, p) && ok_cinuse(p))) {
80002edc:	fe f8 04 f8 	ld.w	r8,pc[1272]
80002ee0:	70 4b       	ld.w	r11,r8[0x10]
80002ee2:	18 3b       	cp.w	r11,r12
80002ee4:	e0 8b 02 76 	brhi	800033d0 <free+0x500>
80002ee8:	78 18       	ld.w	r8,r12[0x4]
80002eea:	10 99       	mov	r9,r8
80002eec:	e2 19 00 02 	andl	r9,0x2,COH
80002ef0:	e0 80 02 70 	breq	800033d0 <free+0x500>
        size_t psize = chunksize(p);
80002ef4:	10 97       	mov	r7,r8
80002ef6:	e0 17 ff fc 	andl	r7,0xfffc
        mchunkptr next = chunk_plus_offset(p, psize);
80002efa:	f8 07 00 0a 	add	r10,r12,r7
        if (!pinuse(p)) {
80002efe:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002f02:	e0 81 00 cd 	brne	8000309c <free+0x1cc>
          size_t prevsize = p->prev_foot;
80002f06:	78 08       	ld.w	r8,r12[0x0]
          if ((prevsize & IS_MMAPPED_BIT) != 0) {
80002f08:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80002f0c:	c1 30       	breq	80002f32 <free+0x62>
            prevsize &= ~IS_MMAPPED_BIT;
80002f0e:	a1 c8       	cbr	r8,0x0
            psize += prevsize + MMAP_FOOT_PAD;
80002f10:	10 07       	add	r7,r8
80002f12:	2f 07       	sub	r7,-16
            if (CALL_MUNMAP((char*)p - prevsize, psize) == 0)
80002f14:	0e 9b       	mov	r11,r7
80002f16:	10 1c       	sub	r12,r8
80002f18:	f0 1f 01 30 	mcall	800033d8 <free+0x508>
80002f1c:	e0 81 02 5a 	brne	800033d0 <free+0x500>
              fm->footprint -= psize;
80002f20:	fe f8 04 b4 	ld.w	r8,pc[1204]
80002f24:	f0 f9 01 ac 	ld.w	r9,r8[428]
80002f28:	0e 19       	sub	r9,r7
80002f2a:	f1 49 01 ac 	st.w	r8[428],r9
80002f2e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
            goto postaction;
          }
          else {
            mchunkptr prev = chunk_minus_offset(p, prevsize);
80002f32:	10 1c       	sub	r12,r8
            psize += prevsize;
            p = prev;
            if (RTCHECK(ok_address(fm, prev))) { /* consolidate backward */
80002f34:	18 3b       	cp.w	r11,r12
80002f36:	e0 8b 02 4d 	brhi	800033d0 <free+0x500>
              fm->footprint -= psize;
            goto postaction;
          }
          else {
            mchunkptr prev = chunk_minus_offset(p, prevsize);
            psize += prevsize;
80002f3a:	10 07       	add	r7,r8
            p = prev;
            if (RTCHECK(ok_address(fm, prev))) { /* consolidate backward */
              if (p != fm->dv) {
80002f3c:	fe f9 04 98 	ld.w	r9,pc[1176]
80002f40:	72 59       	ld.w	r9,r9[0x14]
80002f42:	12 3c       	cp.w	r12,r9
80002f44:	e0 80 00 9a 	breq	80003078 <free+0x1a8>
                unlink_chunk(fm, p, prevsize);
80002f48:	a3 98       	lsr	r8,0x3
80002f4a:	59 f8       	cp.w	r8,31
80002f4c:	e0 8b 00 24 	brhi	80002f94 <free+0xc4>
80002f50:	78 29       	ld.w	r9,r12[0x8]
80002f52:	78 3e       	ld.w	lr,r12[0xc]
80002f54:	1c 39       	cp.w	r9,lr
80002f56:	c0 d1       	brne	80002f70 <free+0xa0>
80002f58:	fe f9 04 7c 	ld.w	r9,pc[1148]
80002f5c:	30 1b       	mov	r11,1
80002f5e:	f6 08 09 48 	lsl	r8,r11,r8
80002f62:	f0 0b 11 ff 	rsub	r11,r8,-1
80002f66:	72 08       	ld.w	r8,r9[0x0]
80002f68:	f7 e8 00 08 	and	r8,r11,r8
80002f6c:	93 08       	st.w	r9[0x0],r8
80002f6e:	c9 78       	rjmp	8000309c <free+0x1cc>
80002f70:	fe f6 04 64 	ld.w	r6,pc[1124]
80002f74:	2d c6       	sub	r6,-36
80002f76:	ec 08 00 38 	add	r8,r6,r8<<0x3
80002f7a:	10 39       	cp.w	r9,r8
80002f7c:	c0 40       	breq	80002f84 <free+0xb4>
80002f7e:	12 3b       	cp.w	r11,r9
80002f80:	e0 8b 00 8e 	brhi	8000309c <free+0x1cc>
80002f84:	10 3e       	cp.w	lr,r8
80002f86:	c0 40       	breq	80002f8e <free+0xbe>
80002f88:	1c 3b       	cp.w	r11,lr
80002f8a:	e0 8b 00 89 	brhi	8000309c <free+0x1cc>
80002f8e:	93 3e       	st.w	r9[0xc],lr
80002f90:	9d 29       	st.w	lr[0x8],r9
80002f92:	c8 58       	rjmp	8000309c <free+0x1cc>
80002f94:	18 96       	mov	r6,r12
80002f96:	78 65       	ld.w	r5,r12[0x18]
80002f98:	78 3e       	ld.w	lr,r12[0xc]
80002f9a:	18 3e       	cp.w	lr,r12
80002f9c:	c0 c0       	breq	80002fb4 <free+0xe4>
80002f9e:	78 28       	ld.w	r8,r12[0x8]
80002fa0:	10 3b       	cp.w	r11,r8
80002fa2:	fc 08 17 b0 	movhi	r8,lr
80002fa6:	f1 fe 8a 03 	st.wls	r8[0xc],lr
80002faa:	fd f8 8a 02 	st.wls	lr[0x8],r8
80002fae:	fc 08 17 80 	movls	r8,lr
80002fb2:	c1 c8       	rjmp	80002fea <free+0x11a>
80002fb4:	7c 58       	ld.w	r8,lr[0x14]
80002fb6:	58 08       	cp.w	r8,0
80002fb8:	c0 30       	breq	80002fbe <free+0xee>
80002fba:	2e ce       	sub	lr,-20
80002fbc:	c0 98       	rjmp	80002fce <free+0xfe>
80002fbe:	7c 48       	ld.w	r8,lr[0x10]
80002fc0:	58 08       	cp.w	r8,0
80002fc2:	c1 40       	breq	80002fea <free+0x11a>
80002fc4:	2f 0e       	sub	lr,-16
80002fc6:	c0 48       	rjmp	80002fce <free+0xfe>
80002fc8:	f0 ce ff ec 	sub	lr,r8,-20
80002fcc:	12 98       	mov	r8,r9
80002fce:	70 59       	ld.w	r9,r8[0x14]
80002fd0:	58 09       	cp.w	r9,0
80002fd2:	cf b1       	brne	80002fc8 <free+0xf8>
80002fd4:	70 49       	ld.w	r9,r8[0x10]
80002fd6:	58 09       	cp.w	r9,0
80002fd8:	c0 40       	breq	80002fe0 <free+0x110>
80002fda:	f0 ce ff f0 	sub	lr,r8,-16
80002fde:	cf 7b       	rjmp	80002fcc <free+0xfc>
80002fe0:	1c 3b       	cp.w	r11,lr
80002fe2:	f9 b9 08 00 	movls	r9,0
80002fe6:	fd f9 8a 00 	st.wls	lr[0x0],r9
80002fea:	58 05       	cp.w	r5,0
80002fec:	c5 80       	breq	8000309c <free+0x1cc>
80002fee:	6c 7b       	ld.w	r11,r6[0x1c]
80002ff0:	fe f9 03 e4 	ld.w	r9,pc[996]
80002ff4:	f2 c9 fe d4 	sub	r9,r9,-300
80002ff8:	f2 0b 00 29 	add	r9,r9,r11<<0x2
80002ffc:	72 0b       	ld.w	r11,r9[0x0]
80002ffe:	0c 3b       	cp.w	r11,r6
80003000:	c1 01       	brne	80003020 <free+0x150>
80003002:	93 08       	st.w	r9[0x0],r8
80003004:	58 08       	cp.w	r8,0
80003006:	c1 b1       	brne	8000303c <free+0x16c>
80003008:	fe f8 03 cc 	ld.w	r8,pc[972]
8000300c:	76 79       	ld.w	r9,r11[0x1c]
8000300e:	30 1b       	mov	r11,1
80003010:	f6 09 09 4b 	lsl	r11,r11,r9
80003014:	5c db       	com	r11
80003016:	70 19       	ld.w	r9,r8[0x4]
80003018:	f7 e9 00 09 	and	r9,r11,r9
8000301c:	91 19       	st.w	r8[0x4],r9
8000301e:	c3 f8       	rjmp	8000309c <free+0x1cc>
80003020:	fe f9 03 b4 	ld.w	r9,pc[948]
80003024:	72 49       	ld.w	r9,r9[0x10]
80003026:	0a 39       	cp.w	r9,r5
80003028:	e0 8b 00 08 	brhi	80003038 <free+0x168>
8000302c:	6a 49       	ld.w	r9,r5[0x10]
8000302e:	0c 39       	cp.w	r9,r6
80003030:	eb f8 0a 04 	st.weq	r5[0x10],r8
80003034:	eb f8 1a 05 	st.wne	r5[0x14],r8
80003038:	58 08       	cp.w	r8,0
8000303a:	c3 10       	breq	8000309c <free+0x1cc>
8000303c:	fe f9 03 98 	ld.w	r9,pc[920]
80003040:	72 49       	ld.w	r9,r9[0x10]
80003042:	10 39       	cp.w	r9,r8
80003044:	e0 8b 00 2c 	brhi	8000309c <free+0x1cc>
80003048:	91 65       	st.w	r8[0x18],r5
8000304a:	6c 49       	ld.w	r9,r6[0x10]
8000304c:	58 09       	cp.w	r9,0
8000304e:	c0 90       	breq	80003060 <free+0x190>
80003050:	fe fb 03 84 	ld.w	r11,pc[900]
80003054:	76 4b       	ld.w	r11,r11[0x10]
80003056:	12 3b       	cp.w	r11,r9
80003058:	f1 f9 8a 04 	st.wls	r8[0x10],r9
8000305c:	f3 f8 8a 06 	st.wls	r9[0x18],r8
80003060:	6c 59       	ld.w	r9,r6[0x14]
80003062:	58 09       	cp.w	r9,0
80003064:	c1 c0       	breq	8000309c <free+0x1cc>
80003066:	fe fb 03 6e 	ld.w	r11,pc[878]
8000306a:	76 4b       	ld.w	r11,r11[0x10]
8000306c:	12 3b       	cp.w	r11,r9
8000306e:	e0 8b 00 17 	brhi	8000309c <free+0x1cc>
80003072:	91 59       	st.w	r8[0x14],r9
80003074:	93 68       	st.w	r9[0x18],r8
80003076:	c1 38       	rjmp	8000309c <free+0x1cc>
              }
              else if ((next->head & INUSE_BITS) == INUSE_BITS) {
80003078:	74 18       	ld.w	r8,r10[0x4]
8000307a:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
8000307e:	58 38       	cp.w	r8,3
80003080:	c0 e1       	brne	8000309c <free+0x1cc>
                fm->dvsize = psize;
80003082:	fe f8 03 52 	ld.w	r8,pc[850]
80003086:	91 27       	st.w	r8[0x8],r7
                set_free_with_pinuse(p, psize, next);
80003088:	74 18       	ld.w	r8,r10[0x4]
8000308a:	a1 c8       	cbr	r8,0x0
8000308c:	95 18       	st.w	r10[0x4],r8
8000308e:	0e 98       	mov	r8,r7
80003090:	a1 a8       	sbr	r8,0x0
80003092:	99 18       	st.w	r12[0x4],r8
80003094:	f8 07 09 07 	st.w	r12[r7],r7
                goto postaction;
80003098:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
            else
              goto erroraction;
          }
        }

        if (RTCHECK(ok_next(p, next) && ok_pinuse(next))) {
8000309c:	14 3c       	cp.w	r12,r10
8000309e:	e0 82 01 99 	brhs	800033d0 <free+0x500>
800030a2:	74 18       	ld.w	r8,r10[0x4]
800030a4:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
800030a8:	e0 80 01 94 	breq	800033d0 <free+0x500>
          if (!cinuse(next)) {  /* consolidate forward */
800030ac:	10 99       	mov	r9,r8
800030ae:	e2 19 00 02 	andl	r9,0x2,COH
800030b2:	e0 81 00 e3 	brne	80003278 <free+0x3a8>
            if (next == fm->top) {
800030b6:	fe f9 03 1e 	ld.w	r9,pc[798]
800030ba:	72 69       	ld.w	r9,r9[0x18]
800030bc:	14 39       	cp.w	r9,r10
800030be:	c1 f1       	brne	800030fc <free+0x22c>
              size_t tsize = fm->topsize += psize;
800030c0:	fe f8 03 14 	ld.w	r8,pc[788]
800030c4:	70 39       	ld.w	r9,r8[0xc]
800030c6:	12 07       	add	r7,r9
800030c8:	91 37       	st.w	r8[0xc],r7
              fm->top = p;
800030ca:	91 6c       	st.w	r8[0x18],r12
              p->head = tsize | PINUSE_BIT;
800030cc:	0e 99       	mov	r9,r7
800030ce:	a1 a9       	sbr	r9,0x0
800030d0:	99 19       	st.w	r12[0x4],r9
              if (p == fm->dv) {
800030d2:	70 58       	ld.w	r8,r8[0x14]
800030d4:	18 38       	cp.w	r8,r12
800030d6:	c0 61       	brne	800030e2 <free+0x212>
                fm->dv = 0;
800030d8:	fe f8 02 fc 	ld.w	r8,pc[764]
800030dc:	30 09       	mov	r9,0
800030de:	91 59       	st.w	r8[0x14],r9
                fm->dvsize = 0;
800030e0:	91 29       	st.w	r8[0x8],r9
              }
              if (should_trim(fm, tsize))
800030e2:	fe f8 02 f2 	ld.w	r8,pc[754]
800030e6:	70 78       	ld.w	r8,r8[0x1c]
800030e8:	10 37       	cp.w	r7,r8
800030ea:	e0 88 01 73 	brls	800033d0 <free+0x500>
                sys_trim(fm, 0);
800030ee:	30 0b       	mov	r11,0
800030f0:	fe fc 02 e4 	ld.w	r12,pc[740]
800030f4:	f0 1f 00 ba 	mcall	800033dc <free+0x50c>
800030f8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
              goto postaction;
            }
            else if (next == fm->dv) {
800030fc:	fe f9 02 d8 	ld.w	r9,pc[728]
80003100:	72 59       	ld.w	r9,r9[0x14]
80003102:	14 39       	cp.w	r9,r10
80003104:	c0 e1       	brne	80003120 <free+0x250>
              size_t dsize = fm->dvsize += psize;
80003106:	fe f8 02 ce 	ld.w	r8,pc[718]
8000310a:	70 29       	ld.w	r9,r8[0x8]
8000310c:	12 07       	add	r7,r9
8000310e:	91 27       	st.w	r8[0x8],r7
              fm->dv = p;
80003110:	91 5c       	st.w	r8[0x14],r12
              set_size_and_pinuse_of_free_chunk(p, dsize);
80003112:	0e 98       	mov	r8,r7
80003114:	a1 a8       	sbr	r8,0x0
80003116:	99 18       	st.w	r12[0x4],r8
80003118:	f8 07 09 07 	st.w	r12[r7],r7
              goto postaction;
8000311c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
            }
            else {
              size_t nsize = chunksize(next);
80003120:	e0 18 ff fc 	andl	r8,0xfffc
              psize += nsize;
80003124:	10 07       	add	r7,r8
              unlink_chunk(fm, next, nsize);
80003126:	a3 98       	lsr	r8,0x3
80003128:	59 f8       	cp.w	r8,31
8000312a:	e0 8b 00 2a 	brhi	8000317e <free+0x2ae>
8000312e:	74 29       	ld.w	r9,r10[0x8]
80003130:	74 3a       	ld.w	r10,r10[0xc]
80003132:	14 39       	cp.w	r9,r10
80003134:	c0 d1       	brne	8000314e <free+0x27e>
80003136:	fe f9 02 9e 	ld.w	r9,pc[670]
8000313a:	30 1a       	mov	r10,1
8000313c:	f4 08 09 48 	lsl	r8,r10,r8
80003140:	f0 0a 11 ff 	rsub	r10,r8,-1
80003144:	72 08       	ld.w	r8,r9[0x0]
80003146:	f5 e8 00 08 	and	r8,r10,r8
8000314a:	93 08       	st.w	r9[0x0],r8
8000314c:	c8 98       	rjmp	8000325e <free+0x38e>
8000314e:	fe fb 02 86 	ld.w	r11,pc[646]
80003152:	2d cb       	sub	r11,-36
80003154:	f6 08 00 38 	add	r8,r11,r8<<0x3
80003158:	10 39       	cp.w	r9,r8
8000315a:	c0 70       	breq	80003168 <free+0x298>
8000315c:	fe fb 02 78 	ld.w	r11,pc[632]
80003160:	76 4b       	ld.w	r11,r11[0x10]
80003162:	12 3b       	cp.w	r11,r9
80003164:	e0 8b 00 7d 	brhi	8000325e <free+0x38e>
80003168:	10 3a       	cp.w	r10,r8
8000316a:	c0 70       	breq	80003178 <free+0x2a8>
8000316c:	fe f8 02 68 	ld.w	r8,pc[616]
80003170:	70 48       	ld.w	r8,r8[0x10]
80003172:	14 38       	cp.w	r8,r10
80003174:	e0 8b 00 75 	brhi	8000325e <free+0x38e>
80003178:	93 3a       	st.w	r9[0xc],r10
8000317a:	95 29       	st.w	r10[0x8],r9
8000317c:	c7 18       	rjmp	8000325e <free+0x38e>
8000317e:	74 6e       	ld.w	lr,r10[0x18]
80003180:	74 3b       	ld.w	r11,r10[0xc]
80003182:	14 3b       	cp.w	r11,r10
80003184:	c0 f0       	breq	800031a2 <free+0x2d2>
80003186:	74 28       	ld.w	r8,r10[0x8]
80003188:	fe f9 02 4c 	ld.w	r9,pc[588]
8000318c:	72 49       	ld.w	r9,r9[0x10]
8000318e:	10 39       	cp.w	r9,r8
80003190:	f6 08 17 b0 	movhi	r8,r11
80003194:	f1 fb 8a 03 	st.wls	r8[0xc],r11
80003198:	f7 f8 8a 02 	st.wls	r11[0x8],r8
8000319c:	f6 08 17 80 	movls	r8,r11
800031a0:	c1 f8       	rjmp	800031de <free+0x30e>
800031a2:	76 58       	ld.w	r8,r11[0x14]
800031a4:	58 08       	cp.w	r8,0
800031a6:	c0 30       	breq	800031ac <free+0x2dc>
800031a8:	2e cb       	sub	r11,-20
800031aa:	c0 98       	rjmp	800031bc <free+0x2ec>
800031ac:	76 48       	ld.w	r8,r11[0x10]
800031ae:	58 08       	cp.w	r8,0
800031b0:	c1 70       	breq	800031de <free+0x30e>
800031b2:	2f 0b       	sub	r11,-16
800031b4:	c0 48       	rjmp	800031bc <free+0x2ec>
800031b6:	f0 cb ff ec 	sub	r11,r8,-20
800031ba:	12 98       	mov	r8,r9
800031bc:	70 59       	ld.w	r9,r8[0x14]
800031be:	58 09       	cp.w	r9,0
800031c0:	cf b1       	brne	800031b6 <free+0x2e6>
800031c2:	70 49       	ld.w	r9,r8[0x10]
800031c4:	58 09       	cp.w	r9,0
800031c6:	c0 40       	breq	800031ce <free+0x2fe>
800031c8:	f0 cb ff f0 	sub	r11,r8,-16
800031cc:	cf 7b       	rjmp	800031ba <free+0x2ea>
800031ce:	fe f9 02 06 	ld.w	r9,pc[518]
800031d2:	72 49       	ld.w	r9,r9[0x10]
800031d4:	16 39       	cp.w	r9,r11
800031d6:	f9 b9 08 00 	movls	r9,0
800031da:	f7 f9 8a 00 	st.wls	r11[0x0],r9
800031de:	58 0e       	cp.w	lr,0
800031e0:	c3 f0       	breq	8000325e <free+0x38e>
800031e2:	74 7b       	ld.w	r11,r10[0x1c]
800031e4:	4f c9       	lddpc	r9,800033d4 <free+0x504>
800031e6:	f2 c9 fe d4 	sub	r9,r9,-300
800031ea:	f2 0b 00 29 	add	r9,r9,r11<<0x2
800031ee:	72 0b       	ld.w	r11,r9[0x0]
800031f0:	14 3b       	cp.w	r11,r10
800031f2:	c0 f1       	brne	80003210 <free+0x340>
800031f4:	93 08       	st.w	r9[0x0],r8
800031f6:	58 08       	cp.w	r8,0
800031f8:	c1 91       	brne	8000322a <free+0x35a>
800031fa:	4f 78       	lddpc	r8,800033d4 <free+0x504>
800031fc:	76 79       	ld.w	r9,r11[0x1c]
800031fe:	30 1a       	mov	r10,1
80003200:	f4 09 09 4a 	lsl	r10,r10,r9
80003204:	5c da       	com	r10
80003206:	70 19       	ld.w	r9,r8[0x4]
80003208:	f5 e9 00 09 	and	r9,r10,r9
8000320c:	91 19       	st.w	r8[0x4],r9
8000320e:	c2 88       	rjmp	8000325e <free+0x38e>
80003210:	4f 19       	lddpc	r9,800033d4 <free+0x504>
80003212:	72 49       	ld.w	r9,r9[0x10]
80003214:	1c 39       	cp.w	r9,lr
80003216:	e0 8b 00 08 	brhi	80003226 <free+0x356>
8000321a:	7c 49       	ld.w	r9,lr[0x10]
8000321c:	14 39       	cp.w	r9,r10
8000321e:	fd f8 0a 04 	st.weq	lr[0x10],r8
80003222:	fd f8 1a 05 	st.wne	lr[0x14],r8
80003226:	58 08       	cp.w	r8,0
80003228:	c1 b0       	breq	8000325e <free+0x38e>
8000322a:	4e b9       	lddpc	r9,800033d4 <free+0x504>
8000322c:	72 49       	ld.w	r9,r9[0x10]
8000322e:	10 39       	cp.w	r9,r8
80003230:	e0 8b 00 17 	brhi	8000325e <free+0x38e>
80003234:	91 6e       	st.w	r8[0x18],lr
80003236:	74 49       	ld.w	r9,r10[0x10]
80003238:	58 09       	cp.w	r9,0
8000323a:	c0 80       	breq	8000324a <free+0x37a>
8000323c:	4e 6b       	lddpc	r11,800033d4 <free+0x504>
8000323e:	76 4b       	ld.w	r11,r11[0x10]
80003240:	12 3b       	cp.w	r11,r9
80003242:	f1 f9 8a 04 	st.wls	r8[0x10],r9
80003246:	f3 f8 8a 06 	st.wls	r9[0x18],r8
8000324a:	74 59       	ld.w	r9,r10[0x14]
8000324c:	58 09       	cp.w	r9,0
8000324e:	c0 80       	breq	8000325e <free+0x38e>
80003250:	4e 1a       	lddpc	r10,800033d4 <free+0x504>
80003252:	74 4a       	ld.w	r10,r10[0x10]
80003254:	12 3a       	cp.w	r10,r9
80003256:	f1 f9 8a 05 	st.wls	r8[0x14],r9
8000325a:	f3 f8 8a 06 	st.wls	r9[0x18],r8
              set_size_and_pinuse_of_free_chunk(p, psize);
8000325e:	0e 98       	mov	r8,r7
80003260:	a1 a8       	sbr	r8,0x0
80003262:	99 18       	st.w	r12[0x4],r8
80003264:	f8 07 09 07 	st.w	r12[r7],r7
              if (p == fm->dv) {
80003268:	4d b8       	lddpc	r8,800033d4 <free+0x504>
8000326a:	70 58       	ld.w	r8,r8[0x14]
8000326c:	18 38       	cp.w	r8,r12
8000326e:	c0 c1       	brne	80003286 <free+0x3b6>
                fm->dvsize = psize;
80003270:	4d 98       	lddpc	r8,800033d4 <free+0x504>
80003272:	91 27       	st.w	r8[0x8],r7
                goto postaction;
80003274:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
              }
            }
          }
          else
            set_free_with_pinuse(p, psize, next);
80003278:	a1 c8       	cbr	r8,0x0
8000327a:	95 18       	st.w	r10[0x4],r8
8000327c:	0e 98       	mov	r8,r7
8000327e:	a1 a8       	sbr	r8,0x0
80003280:	99 18       	st.w	r12[0x4],r8
80003282:	f8 07 09 07 	st.w	r12[r7],r7
          insert_chunk(fm, p, psize);
80003286:	ee 08 16 03 	lsr	r8,r7,0x3
8000328a:	59 f8       	cp.w	r8,31
8000328c:	e0 8b 00 1f 	brhi	800032ca <free+0x3fa>
80003290:	4d 1a       	lddpc	r10,800033d4 <free+0x504>
80003292:	f4 c9 ff dc 	sub	r9,r10,-36
80003296:	f2 08 00 39 	add	r9,r9,r8<<0x3
8000329a:	74 0a       	ld.w	r10,r10[0x0]
8000329c:	30 1b       	mov	r11,1
8000329e:	f6 08 09 48 	lsl	r8,r11,r8
800032a2:	f1 ea 00 0b 	and	r11,r8,r10
800032a6:	c0 61       	brne	800032b2 <free+0x3e2>
800032a8:	14 48       	or	r8,r10
800032aa:	4c bb       	lddpc	r11,800033d4 <free+0x504>
800032ac:	97 08       	st.w	r11[0x0],r8
800032ae:	12 98       	mov	r8,r9
800032b0:	c0 78       	rjmp	800032be <free+0x3ee>
800032b2:	72 28       	ld.w	r8,r9[0x8]
800032b4:	4c 8a       	lddpc	r10,800033d4 <free+0x504>
800032b6:	74 4a       	ld.w	r10,r10[0x10]
800032b8:	14 38       	cp.w	r8,r10
800032ba:	f2 08 17 30 	movlo	r8,r9
800032be:	93 2c       	st.w	r9[0x8],r12
800032c0:	91 3c       	st.w	r8[0xc],r12
800032c2:	99 28       	st.w	r12[0x8],r8
800032c4:	99 39       	st.w	r12[0xc],r9
800032c6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800032ca:	ee 08 16 08 	lsr	r8,r7,0x8
800032ce:	c0 31       	brne	800032d4 <free+0x404>
800032d0:	30 09       	mov	r9,0
800032d2:	c2 d8       	rjmp	8000332c <free+0x45c>
800032d4:	e0 48 ff ff 	cp.w	r8,65535
800032d8:	e0 88 00 04 	brls	800032e0 <free+0x410>
800032dc:	31 f9       	mov	r9,31
800032de:	c2 78       	rjmp	8000332c <free+0x45c>
800032e0:	f0 ce 01 00 	sub	lr,r8,256
800032e4:	b1 8e       	lsr	lr,0x10
800032e6:	e2 1e 00 08 	andl	lr,0x8,COH
800032ea:	f0 0e 09 48 	lsl	r8,r8,lr
800032ee:	f0 cb 10 00 	sub	r11,r8,4096
800032f2:	b1 8b       	lsr	r11,0x10
800032f4:	e2 1b 00 04 	andl	r11,0x4,COH
800032f8:	f0 0b 09 48 	lsl	r8,r8,r11
800032fc:	f0 ca 40 00 	sub	r10,r8,16384
80003300:	b1 8a       	lsr	r10,0x10
80003302:	e2 1a 00 02 	andl	r10,0x2,COH
80003306:	f0 0a 09 48 	lsl	r8,r8,r10
8000330a:	af 98       	lsr	r8,0xf
8000330c:	fc 0e 11 0e 	rsub	lr,lr,14
80003310:	fc 0b 01 0b 	sub	r11,lr,r11
80003314:	f6 0a 01 0a 	sub	r10,r11,r10
80003318:	f4 08 00 08 	add	r8,r10,r8
8000331c:	f0 c9 ff f9 	sub	r9,r8,-7
80003320:	ee 09 0a 49 	lsr	r9,r7,r9
80003324:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80003328:	f2 08 00 19 	add	r9,r9,r8<<0x1
8000332c:	4a a8       	lddpc	r8,800033d4 <free+0x504>
8000332e:	f0 cb fe d4 	sub	r11,r8,-300
80003332:	f6 09 00 2b 	add	r11,r11,r9<<0x2
80003336:	99 79       	st.w	r12[0x1c],r9
80003338:	30 0a       	mov	r10,0
8000333a:	99 5a       	st.w	r12[0x14],r10
8000333c:	99 4a       	st.w	r12[0x10],r10
8000333e:	70 18       	ld.w	r8,r8[0x4]
80003340:	30 1a       	mov	r10,1
80003342:	f4 09 09 4a 	lsl	r10,r10,r9
80003346:	f5 e8 00 0e 	and	lr,r10,r8
8000334a:	c0 b1       	brne	80003360 <free+0x490>
8000334c:	f5 e8 10 08 	or	r8,r10,r8
80003350:	4a 19       	lddpc	r9,800033d4 <free+0x504>
80003352:	93 18       	st.w	r9[0x4],r8
80003354:	97 0c       	st.w	r11[0x0],r12
80003356:	99 6b       	st.w	r12[0x18],r11
80003358:	99 3c       	st.w	r12[0xc],r12
8000335a:	99 2c       	st.w	r12[0x8],r12
8000335c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003360:	76 08       	ld.w	r8,r11[0x0]
80003362:	59 f9       	cp.w	r9,31
80003364:	c0 31       	brne	8000336a <free+0x49a>
80003366:	30 09       	mov	r9,0
80003368:	c0 48       	rjmp	80003370 <free+0x4a0>
8000336a:	a1 99       	lsr	r9,0x1
8000336c:	f2 09 11 19 	rsub	r9,r9,25
80003370:	ee 09 09 49 	lsl	r9,r7,r9
80003374:	70 1a       	ld.w	r10,r8[0x4]
80003376:	e0 1a ff fc 	andl	r10,0xfffc
8000337a:	0e 3a       	cp.w	r10,r7
8000337c:	c1 b0       	breq	800033b2 <free+0x4e2>
8000337e:	f2 0b 16 1f 	lsr	r11,r9,0x1f
80003382:	f6 ca ff fc 	sub	r10,r11,-4
80003386:	f0 0a 00 2e 	add	lr,r8,r10<<0x2
8000338a:	f0 0a 03 2a 	ld.w	r10,r8[r10<<0x2]
8000338e:	58 0a       	cp.w	r10,0
80003390:	c0 40       	breq	80003398 <free+0x4c8>
80003392:	a1 79       	lsl	r9,0x1
80003394:	14 98       	mov	r8,r10
80003396:	ce fb       	rjmp	80003374 <free+0x4a4>
80003398:	48 f9       	lddpc	r9,800033d4 <free+0x504>
8000339a:	72 49       	ld.w	r9,r9[0x10]
8000339c:	1c 39       	cp.w	r9,lr
8000339e:	e0 8b 00 19 	brhi	800033d0 <free+0x500>
800033a2:	2f cb       	sub	r11,-4
800033a4:	f0 0b 09 2c 	st.w	r8[r11<<0x2],r12
800033a8:	99 68       	st.w	r12[0x18],r8
800033aa:	99 3c       	st.w	r12[0xc],r12
800033ac:	99 2c       	st.w	r12[0x8],r12
800033ae:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800033b2:	70 29       	ld.w	r9,r8[0x8]
800033b4:	48 8a       	lddpc	r10,800033d4 <free+0x504>
800033b6:	74 4a       	ld.w	r10,r10[0x10]
800033b8:	10 3a       	cp.w	r10,r8
800033ba:	e0 8b 00 0b 	brhi	800033d0 <free+0x500>
800033be:	12 3a       	cp.w	r10,r9
800033c0:	e0 8b 00 08 	brhi	800033d0 <free+0x500>
800033c4:	93 3c       	st.w	r9[0xc],r12
800033c6:	91 2c       	st.w	r8[0x8],r12
800033c8:	99 29       	st.w	r12[0x8],r9
800033ca:	99 38       	st.w	r12[0xc],r8
800033cc:	30 08       	mov	r8,0
800033ce:	99 68       	st.w	r12[0x18],r8
800033d0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800033d4:	00 00       	add	r0,r0
800033d6:	05 44       	ld.w	r4,--r2
800033d8:	80 00       	ld.sh	r0,r0[0x0]
800033da:	3f 60       	mov	r0,-10
800033dc:	80 00       	ld.sh	r0,r0[0x0]
800033de:	25 88       	sub	r8,88

800033e0 <sys_alloc>:
}

/* -------------------------- System allocation -------------------------- */

/* Get memory from system using MORECORE or MMAP */
static void* sys_alloc(mstate m, size_t nb) {
800033e0:	d4 31       	pushm	r0-r7,lr
800033e2:	20 3d       	sub	sp,12
800033e4:	18 97       	mov	r7,r12
800033e6:	16 95       	mov	r5,r11
  char* tbase = CMFAIL;
  size_t tsize = 0;
  flag_t mmap_flag = 0;

  init_mparams();
800033e8:	f0 1f 02 21 	mcall	80003c6c <sys_alloc+0x88c>

  /* Directly map large chunks */
  if (use_mmap(m) && nb >= mparams.mmap_threshold) {
800033ec:	ee f8 01 b4 	ld.w	r8,r7[436]
800033f0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800033f4:	c4 70       	breq	80003482 <sys_alloc+0xa2>
800033f6:	fe f8 08 7a 	ld.w	r8,pc[2170]
800033fa:	70 38       	ld.w	r8,r8[0xc]
800033fc:	0a 38       	cp.w	r8,r5
800033fe:	e0 8b 00 42 	brhi	80003482 <sys_alloc+0xa2>
  the PINUSE bit so frees can be checked.
*/

/* Malloc using mmap */
static void* mmap_alloc(mstate m, size_t nb) {
  size_t mmsize = granularity_align(nb + SIX_SIZE_T_SIZES + CHUNK_ALIGN_MASK);
80003402:	fe f8 08 6e 	ld.w	r8,pc[2158]
80003406:	70 28       	ld.w	r8,r8[0x8]
80003408:	f0 c6 ff e1 	sub	r6,r8,-31
8000340c:	0a 06       	add	r6,r5
8000340e:	5c 38       	neg	r8
80003410:	10 66       	and	r6,r8
  if (mmsize > nb) {     /* Check for wrap around 0 */
80003412:	0c 35       	cp.w	r5,r6
80003414:	c3 72       	brcc	80003482 <sys_alloc+0xa2>
    char* mm = (char*)(DIRECT_MMAP(mmsize));
80003416:	30 0c       	mov	r12,0
80003418:	1a dc       	st.w	--sp,r12
8000341a:	3f f8       	mov	r8,-1
8000341c:	30 39       	mov	r9,3
8000341e:	12 9a       	mov	r10,r9
80003420:	0c 9b       	mov	r11,r6
80003422:	f0 1f 02 15 	mcall	80003c74 <sys_alloc+0x894>
    if (mm != CMFAIL) {
80003426:	2f fd       	sub	sp,-4
80003428:	5b fc       	cp.w	r12,-1
8000342a:	c2 c0       	breq	80003482 <sys_alloc+0xa2>
      size_t offset = align_offset(chunk2mem(mm));
8000342c:	f1 dc c0 03 	bfextu	r8,r12,0x0,0x3
80003430:	c0 31       	brne	80003436 <sys_alloc+0x56>
80003432:	30 09       	mov	r9,0
80003434:	c0 58       	rjmp	8000343e <sys_alloc+0x5e>
80003436:	f0 08 11 08 	rsub	r8,r8,8
8000343a:	f3 d8 c0 03 	bfextu	r9,r8,0x0,0x3
      size_t psize = mmsize - offset - MMAP_FOOT_PAD;
8000343e:	ec ca 00 10 	sub	r10,r6,16
80003442:	12 1a       	sub	r10,r9
      mchunkptr p = (mchunkptr)(mm + offset);
80003444:	f8 09 00 08 	add	r8,r12,r9
      p->prev_foot = offset | IS_MMAPPED_BIT;
80003448:	a1 a9       	sbr	r9,0x0
8000344a:	91 09       	st.w	r8[0x0],r9
      (p)->head = (psize|CINUSE_BIT);
8000344c:	14 99       	mov	r9,r10
8000344e:	a1 b9       	sbr	r9,0x1
80003450:	91 19       	st.w	r8[0x4],r9
      mark_inuse_foot(m, p, psize);
      chunk_plus_offset(p, psize)->head = FENCEPOST_HEAD;
80003452:	f0 0a 00 09 	add	r9,r8,r10
80003456:	30 7a       	mov	r10,7
80003458:	93 1a       	st.w	r9[0x4],r10
      chunk_plus_offset(p, psize+SIZE_T_SIZE)->head = 0;
8000345a:	30 0a       	mov	r10,0
8000345c:	93 2a       	st.w	r9[0x8],r10

      if (mm < m->least_addr)
8000345e:	6e 49       	ld.w	r9,r7[0x10]
        m->least_addr = mm;
80003460:	12 3c       	cp.w	r12,r9
80003462:	ef fc 3a 04 	st.wcs	r7[0x10],r12
      if ((m->footprint += mmsize) > m->max_footprint)
80003466:	ee f9 01 ac 	ld.w	r9,r7[428]
8000346a:	12 06       	add	r6,r9
8000346c:	ef 46 01 ac 	st.w	r7[428],r6
80003470:	ee f9 01 b0 	ld.w	r9,r7[432]
        m->max_footprint = m->footprint;
80003474:	12 36       	cp.w	r6,r9
80003476:	ef f6 ba 6c 	st.whi	r7[0x1b0],r6
      assert(is_aligned(chunk2mem(p)));
      check_mmapped_chunk(m, p);
      return chunk2mem(p);
8000347a:	f0 cc ff f8 	sub	r12,r8,-8
  init_mparams();

  /* Directly map large chunks */
  if (use_mmap(m) && nb >= mparams.mmap_threshold) {
    void* mem = mmap_alloc(m, nb);
    if (mem != 0)
8000347e:	e0 81 03 c9 	brne	80003c10 <sys_alloc+0x830>
       find space.
    3. A call to MORECORE that cannot usually contiguously extend memory.
       (disabled if not HAVE_MORECORE)
  */

  if (MORECORE_CONTIGUOUS && !use_noncontiguous(m)) {
80003482:	ee f8 01 b4 	ld.w	r8,r7[436]
80003486:	e2 18 00 04 	andl	r8,0x4,COH
8000348a:	c7 e1       	brne	80003586 <sys_alloc+0x1a6>
    char* br = CMFAIL;
    msegmentptr ss = (m->top == 0)? 0 : segment_holding(m, (char*)m->top);
8000348c:	6e 6b       	ld.w	r11,r7[0x18]
8000348e:	58 0b       	cp.w	r11,0
80003490:	c0 60       	breq	8000349c <sys_alloc+0xbc>
80003492:	0e 9c       	mov	r12,r7
80003494:	f0 1f 01 f9 	mcall	80003c78 <sys_alloc+0x898>
80003498:	18 96       	mov	r6,r12
    size_t asize = 0;
    ACQUIRE_MORECORE_LOCK();

    if (ss == 0) {  /* First time through or recovery */
8000349a:	c2 c1       	brne	800034f2 <sys_alloc+0x112>
      char* base = (char*)CALL_MORECORE(0);
8000349c:	30 0c       	mov	r12,0
8000349e:	f0 1f 01 f8 	mcall	80003c7c <sys_alloc+0x89c>
800034a2:	18 96       	mov	r6,r12
      if (base != CMFAIL) {
800034a4:	5b fc       	cp.w	r12,-1
800034a6:	e0 80 03 b7 	breq	80003c14 <sys_alloc+0x834>
        asize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE);
800034aa:	fe f8 07 c6 	ld.w	r8,pc[1990]
800034ae:	70 29       	ld.w	r9,r8[0x8]
800034b0:	f2 c1 ff d7 	sub	r1,r9,-41
800034b4:	0a 01       	add	r1,r5
800034b6:	5c 39       	neg	r9
800034b8:	12 61       	and	r1,r9
        /* Adjust to end on a page boundary */
        if (!is_page_aligned(base))
800034ba:	70 18       	ld.w	r8,r8[0x4]
800034bc:	18 99       	mov	r9,r12
800034be:	f0 ca 00 01 	sub	r10,r8,1
800034c2:	f9 ea 00 0a 	and	r10,r12,r10
800034c6:	c0 70       	breq	800034d4 <sys_alloc+0xf4>
          asize += (page_align((size_t)base) - (size_t)base);
800034c8:	18 11       	sub	r1,r12
800034ca:	10 09       	add	r9,r8
800034cc:	5c 38       	neg	r8
800034ce:	f3 e8 00 08 	and	r8,r9,r8
800034d2:	10 01       	add	r1,r8
        /* Can't call MORECORE if size is negative when treated as signed */
        if (asize < HALF_MAX_SIZE_T &&
800034d4:	e0 6b ff fe 	mov	r11,65534
800034d8:	ea 1b 7f ff 	orh	r11,0x7fff
800034dc:	16 31       	cp.w	r1,r11
800034de:	e0 8b 03 9f 	brhi	80003c1c <sys_alloc+0x83c>
            (br = (char*)(CALL_MORECORE(asize))) == base) {
800034e2:	02 9c       	mov	r12,r1
800034e4:	f0 1f 01 e6 	mcall	80003c7c <sys_alloc+0x89c>
800034e8:	18 94       	mov	r4,r12
        asize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE);
        /* Adjust to end on a page boundary */
        if (!is_page_aligned(base))
          asize += (page_align((size_t)base) - (size_t)base);
        /* Can't call MORECORE if size is negative when treated as signed */
        if (asize < HALF_MAX_SIZE_T &&
800034ea:	0c 3c       	cp.w	r12,r6
800034ec:	c2 11       	brne	8000352e <sys_alloc+0x14e>
800034ee:	e0 8f 03 9a 	bral	80003c22 <sys_alloc+0x842>
        }
      }
    }
    else {
      /* Subtract out existing available top space from MORECORE request. */
      asize = granularity_align(nb - m->topsize + TOP_FOOT_SIZE + SIZE_T_ONE);
800034f2:	fe f8 07 7e 	ld.w	r8,pc[1918]
800034f6:	70 28       	ld.w	r8,r8[0x8]
800034f8:	f0 c1 ff d7 	sub	r1,r8,-41
800034fc:	6e 39       	ld.w	r9,r7[0xc]
800034fe:	12 11       	sub	r1,r9
80003500:	0a 01       	add	r1,r5
80003502:	5c 38       	neg	r8
80003504:	10 61       	and	r1,r8
      /* Use mem here only if it did continuously extend old space */
      if (asize < HALF_MAX_SIZE_T &&
80003506:	e0 6a ff fe 	mov	r10,65534
8000350a:	ea 1a 7f ff 	orh	r10,0x7fff
8000350e:	14 31       	cp.w	r1,r10
80003510:	e0 8b 03 86 	brhi	80003c1c <sys_alloc+0x83c>
          (br = (char*)(CALL_MORECORE(asize))) == ss->base+ss->size) {
80003514:	02 9c       	mov	r12,r1
80003516:	f0 1f 01 da 	mcall	80003c7c <sys_alloc+0x89c>
8000351a:	18 94       	mov	r4,r12
8000351c:	6c 09       	ld.w	r9,r6[0x0]
8000351e:	6c 18       	ld.w	r8,r6[0x4]
80003520:	f2 08 00 08 	add	r8,r9,r8
80003524:	10 3c       	cp.w	r12,r8
80003526:	c0 41       	brne	8000352e <sys_alloc+0x14e>
        tbase = br;
        tsize = asize;
      }
    }

    if (tbase == CMFAIL) {    /* Cope with partial failure */
80003528:	5b fc       	cp.w	r12,-1
8000352a:	e0 81 03 7c 	brne	80003c22 <sys_alloc+0x842>
      if (br != CMFAIL) {    /* Try to use/extend the space we did get */
8000352e:	5b f4       	cp.w	r4,-1
80003530:	c2 60       	breq	8000357c <sys_alloc+0x19c>
        if (asize < HALF_MAX_SIZE_T &&
80003532:	e0 69 ff fe 	mov	r9,65534
80003536:	ea 19 7f ff 	orh	r9,0x7fff
8000353a:	12 31       	cp.w	r1,r9
8000353c:	e0 8b 03 73 	brhi	80003c22 <sys_alloc+0x842>
80003540:	ea c8 ff d7 	sub	r8,r5,-41
80003544:	02 38       	cp.w	r8,r1
80003546:	e0 88 03 6e 	brls	80003c22 <sys_alloc+0x842>
            asize < nb + TOP_FOOT_SIZE + SIZE_T_ONE) {
          size_t esize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE - asize);
8000354a:	fe f8 07 26 	ld.w	r8,pc[1830]
8000354e:	70 28       	ld.w	r8,r8[0x8]
}

/* -------------------------- System allocation -------------------------- */

/* Get memory from system using MORECORE or MMAP */
static void* sys_alloc(mstate m, size_t nb) {
80003550:	e2 03 11 00 	rsub	r3,r1,0

    if (tbase == CMFAIL) {    /* Cope with partial failure */
      if (br != CMFAIL) {    /* Try to use/extend the space we did get */
        if (asize < HALF_MAX_SIZE_T &&
            asize < nb + TOP_FOOT_SIZE + SIZE_T_ONE) {
          size_t esize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE - asize);
80003554:	f0 c6 ff d7 	sub	r6,r8,-41
80003558:	0a 06       	add	r6,r5
8000355a:	02 16       	sub	r6,r1
8000355c:	5c 38       	neg	r8
8000355e:	10 66       	and	r6,r8
          if (esize < HALF_MAX_SIZE_T) {
80003560:	12 36       	cp.w	r6,r9
80003562:	e0 8b 03 60 	brhi	80003c22 <sys_alloc+0x842>
            char* end = (char*)CALL_MORECORE(esize);
80003566:	0c 9c       	mov	r12,r6
80003568:	f0 1f 01 c5 	mcall	80003c7c <sys_alloc+0x89c>
            if (end != CMFAIL)
8000356c:	5b fc       	cp.w	r12,-1
8000356e:	c0 40       	breq	80003576 <sys_alloc+0x196>
              asize += esize;
80003570:	0c 01       	add	r1,r6
80003572:	e0 8f 03 58 	bral	80003c22 <sys_alloc+0x842>
            else {            /* Can't use; try to release */
            #if HAVE_MORECORE
              CALL_MORECORE(-asize);
80003576:	06 9c       	mov	r12,r3
80003578:	f0 1f 01 c1 	mcall	80003c7c <sys_alloc+0x89c>
      if (br != CMFAIL) {    /* Use the space we did get */
        tbase = br;
        tsize = asize;
      }
      else
        disable_contiguous(m); /* Don't try contiguous path in the future */
8000357c:	ee f8 01 b4 	ld.w	r8,r7[436]
80003580:	a3 a8       	sbr	r8,0x2
80003582:	ef 48 01 b4 	st.w	r7[436],r8
    RELEASE_MORECORE_LOCK();
  }

  if (HAVE_MMAP && tbase == CMFAIL) {  /* Try MMAP */
    size_t req = nb + TOP_FOOT_SIZE + SIZE_T_ONE;
    size_t rsize = granularity_align(req);
80003586:	fe f8 06 ea 	ld.w	r8,pc[1770]
8000358a:	70 28       	ld.w	r8,r8[0x8]
8000358c:	f0 c1 ff d7 	sub	r1,r8,-41
80003590:	0a 01       	add	r1,r5
80003592:	5c 38       	neg	r8
80003594:	10 61       	and	r1,r8
    if (rsize > nb) { /* Fail if wraps around zero */
80003596:	02 35       	cp.w	r5,r1
80003598:	e0 82 03 4a 	brhs	80003c2c <sys_alloc+0x84c>
      char* mp = (char*)(CALL_MMAP(rsize));
8000359c:	30 0c       	mov	r12,0
8000359e:	1a dc       	st.w	--sp,r12
800035a0:	3f f8       	mov	r8,-1
800035a2:	30 39       	mov	r9,3
800035a4:	12 9a       	mov	r10,r9
800035a6:	02 9b       	mov	r11,r1
800035a8:	f0 1f 01 b3 	mcall	80003c74 <sys_alloc+0x894>
      if (mp != CMFAIL) {
800035ac:	2f fd       	sub	sp,-4
800035ae:	5b fc       	cp.w	r12,-1
800035b0:	e0 80 03 3e 	breq	80003c2c <sys_alloc+0x84c>
800035b4:	18 96       	mov	r6,r12
800035b6:	30 18       	mov	r8,1
800035b8:	50 18       	stdsp	sp[0x4],r8
800035ba:	c1 e8       	rjmp	800035f6 <sys_alloc+0x216>
    size_t asize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE);
    if (asize < HALF_MAX_SIZE_T) {
      char* br = CMFAIL;
      char* end = CMFAIL;
      ACQUIRE_MORECORE_LOCK();
      br = (char*)(CALL_MORECORE(asize));
800035bc:	f0 1f 01 b0 	mcall	80003c7c <sys_alloc+0x89c>
800035c0:	18 96       	mov	r6,r12
      end = (char*)(CALL_MORECORE(0));
800035c2:	30 0c       	mov	r12,0
800035c4:	f0 1f 01 ae 	mcall	80003c7c <sys_alloc+0x89c>
      RELEASE_MORECORE_LOCK();
      if (br != CMFAIL && end != CMFAIL && br < end) {
800035c8:	5b f6       	cp.w	r6,-1
800035ca:	5f 18       	srne	r8
800035cc:	5b fc       	cp.w	r12,-1
800035ce:	5f 19       	srne	r9
800035d0:	f1 e9 00 09 	and	r9,r8,r9
800035d4:	e0 80 03 1d 	breq	80003c0e <sys_alloc+0x82e>
800035d8:	18 36       	cp.w	r6,r12
800035da:	e0 82 03 1a 	brhs	80003c0e <sys_alloc+0x82e>
        size_t ssize = end - br;
800035de:	f8 06 01 01 	sub	r1,r12,r6
        if (ssize > nb + TOP_FOOT_SIZE) {
800035e2:	ea c9 ff d8 	sub	r9,r5,-40
800035e6:	12 31       	cp.w	r1,r9
800035e8:	e0 88 03 13 	brls	80003c0e <sys_alloc+0x82e>
        }
      }
    }
  }

  if (tbase != CMFAIL) {
800035ec:	58 08       	cp.w	r8,0
800035ee:	e0 80 03 10 	breq	80003c0e <sys_alloc+0x82e>
800035f2:	30 0b       	mov	r11,0
800035f4:	50 1b       	stdsp	sp[0x4],r11

    if ((m->footprint += tsize) > m->max_footprint)
800035f6:	ee f8 01 ac 	ld.w	r8,r7[428]
800035fa:	e2 08 00 08 	add	r8,r1,r8
800035fe:	ef 48 01 ac 	st.w	r7[428],r8
80003602:	ee f9 01 b0 	ld.w	r9,r7[432]
      m->max_footprint = m->footprint;
80003606:	12 38       	cp.w	r8,r9
80003608:	ef f8 ba 6c 	st.whi	r7[0x1b0],r8

    if (!is_initialized(m)) { /* first-time initialization */
8000360c:	6e 6c       	ld.w	r12,r7[0x18]
8000360e:	58 0c       	cp.w	r12,0
80003610:	c2 c1       	brne	80003668 <sys_alloc+0x288>
      m->seg.base = m->least_addr = tbase;
80003612:	8f 46       	st.w	r7[0x10],r6
80003614:	ef 46 01 b8 	st.w	r7[440],r6
      m->seg.size = tsize;
80003618:	ef 41 01 bc 	st.w	r7[444],r1
      m->seg.sflags = mmap_flag;
8000361c:	40 1a       	lddsp	r10,sp[0x4]
8000361e:	ef 4a 01 c4 	st.w	r7[452],r10
      m->magic = mparams.magic;
80003622:	fe f8 06 4e 	ld.w	r8,pc[1614]
80003626:	70 08       	ld.w	r8,r8[0x0]
80003628:	8f 88       	st.w	r7[0x20],r8
      init_bins(m);
8000362a:	0e 9c       	mov	r12,r7
8000362c:	f0 1f 01 95 	mcall	80003c80 <sys_alloc+0x8a0>
      if (is_global(m))
80003630:	fe f8 06 54 	ld.w	r8,pc[1620]
80003634:	10 37       	cp.w	r7,r8
80003636:	c0 91       	brne	80003648 <sys_alloc+0x268>
        init_top(m, (mchunkptr)tbase, tsize - TOP_FOOT_SIZE);
80003638:	e2 ca 00 28 	sub	r10,r1,40
8000363c:	0c 9b       	mov	r11,r6
8000363e:	10 9c       	mov	r12,r8
80003640:	f0 1f 01 92 	mcall	80003c88 <sys_alloc+0x8a8>
80003644:	e0 8f 02 d0 	bral	80003be4 <sys_alloc+0x804>
      else {
        /* Offset top by embedded malloc_state */
        mchunkptr mn = next_chunk(mem2chunk(m));
80003648:	ee fb ff fc 	ld.w	r11,r7[-4]
8000364c:	e0 1b ff fc 	andl	r11,0xfffc
80003650:	20 8b       	sub	r11,8
80003652:	ee 0b 00 0b 	add	r11,r7,r11
        init_top(m, mn, (size_t)((tbase + tsize) - (char*)mn) -TOP_FOOT_SIZE);
80003656:	ec 01 00 0a 	add	r10,r6,r1
8000365a:	16 1a       	sub	r10,r11
8000365c:	22 8a       	sub	r10,40
8000365e:	0e 9c       	mov	r12,r7
80003660:	f0 1f 01 8a 	mcall	80003c88 <sys_alloc+0x8a8>
80003664:	e0 8f 02 c0 	bral	80003be4 <sys_alloc+0x804>
      }
    }

    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
80003668:	ee c9 fe 48 	sub	r9,r7,-440
      while (sp != 0 && tbase != sp->base + sp->size)
8000366c:	c2 e0       	breq	800036c8 <sys_alloc+0x2e8>
      }
    }

    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
8000366e:	ee fa 01 b8 	ld.w	r10,r7[440]
80003672:	ee f8 01 bc 	ld.w	r8,r7[444]
80003676:	f4 08 00 08 	add	r8,r10,r8
8000367a:	10 36       	cp.w	r6,r8
8000367c:	e0 80 02 e8 	breq	80003c4c <sys_alloc+0x86c>
80003680:	12 98       	mov	r8,r9
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
80003682:	70 28       	ld.w	r8,r8[0x8]
    }

    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
80003684:	58 08       	cp.w	r8,0
80003686:	c2 10       	breq	800036c8 <sys_alloc+0x2e8>
80003688:	70 0b       	ld.w	r11,r8[0x0]
8000368a:	70 1a       	ld.w	r10,r8[0x4]
8000368c:	f6 0a 00 0a 	add	r10,r11,r10
80003690:	14 36       	cp.w	r6,r10
80003692:	cf 81       	brne	80003682 <sys_alloc+0x2a2>
80003694:	e0 8f 02 dd 	bral	80003c4e <sys_alloc+0x86e>
        sp = sp->next;
      if (sp != 0 &&
80003698:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000369c:	40 1b       	lddsp	r11,sp[0x4]
8000369e:	16 3a       	cp.w	r10,r11
800036a0:	c1 41       	brne	800036c8 <sys_alloc+0x2e8>
          !is_extern_segment(sp) &&
          (sp->sflags & IS_MMAPPED_BIT) == mmap_flag &&
          segment_holds(sp, m->top)) { /* append */
800036a2:	70 0a       	ld.w	r10,r8[0x0]
    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
      if (sp != 0 &&
800036a4:	14 3c       	cp.w	r12,r10
800036a6:	c1 13       	brcs	800036c8 <sys_alloc+0x2e8>
          !is_extern_segment(sp) &&
          (sp->sflags & IS_MMAPPED_BIT) == mmap_flag &&
          segment_holds(sp, m->top)) { /* append */
800036a8:	70 1b       	ld.w	r11,r8[0x4]
    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
      if (sp != 0 &&
800036aa:	16 0a       	add	r10,r11
800036ac:	14 3c       	cp.w	r12,r10
800036ae:	c0 d2       	brcc	800036c8 <sys_alloc+0x2e8>
          !is_extern_segment(sp) &&
          (sp->sflags & IS_MMAPPED_BIT) == mmap_flag &&
          segment_holds(sp, m->top)) { /* append */
        sp->size += tsize;
800036b0:	e2 0b 00 0b 	add	r11,r1,r11
800036b4:	91 1b       	st.w	r8[0x4],r11
        init_top(m, m->top, m->topsize + tsize);
800036b6:	6e 3a       	ld.w	r10,r7[0xc]
800036b8:	e2 0a 00 0a 	add	r10,r1,r10
800036bc:	6e 6b       	ld.w	r11,r7[0x18]
800036be:	0e 9c       	mov	r12,r7
800036c0:	f0 1f 01 72 	mcall	80003c88 <sys_alloc+0x8a8>
    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
      if (sp != 0 &&
800036c4:	e0 8f 02 90 	bral	80003be4 <sys_alloc+0x804>
          segment_holds(sp, m->top)) { /* append */
        sp->size += tsize;
        init_top(m, m->top, m->topsize + tsize);
      }
      else {
        if (tbase < m->least_addr)
800036c8:	6e 48       	ld.w	r8,r7[0x10]
          m->least_addr = tbase;
800036ca:	0c 38       	cp.w	r8,r6
800036cc:	ef f6 ba 04 	st.whi	r7[0x10],r6
        sp = &m->seg;
        while (sp != 0 && sp->base != tbase + tsize)
800036d0:	58 09       	cp.w	r9,0
800036d2:	e0 80 01 93 	breq	800039f8 <sys_alloc+0x618>
800036d6:	ec 01 00 0a 	add	r10,r6,r1
      }
    }

    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
800036da:	ee f8 01 b8 	ld.w	r8,r7[440]
800036de:	14 38       	cp.w	r8,r10
800036e0:	e0 80 02 bf 	breq	80003c5e <sys_alloc+0x87e>
      else {
        if (tbase < m->least_addr)
          m->least_addr = tbase;
        sp = &m->seg;
        while (sp != 0 && sp->base != tbase + tsize)
          sp = sp->next;
800036e4:	72 29       	ld.w	r9,r9[0x8]
      }
      else {
        if (tbase < m->least_addr)
          m->least_addr = tbase;
        sp = &m->seg;
        while (sp != 0 && sp->base != tbase + tsize)
800036e6:	58 09       	cp.w	r9,0
800036e8:	e0 80 01 88 	breq	800039f8 <sys_alloc+0x618>
800036ec:	72 08       	ld.w	r8,r9[0x0]
800036ee:	14 38       	cp.w	r8,r10
800036f0:	cf a1       	brne	800036e4 <sys_alloc+0x304>
800036f2:	e0 8f 02 b6 	bral	80003c5e <sys_alloc+0x87e>
          sp = sp->next;
        if (sp != 0 &&
800036f6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800036fa:	40 1a       	lddsp	r10,sp[0x4]
800036fc:	14 38       	cp.w	r8,r10
800036fe:	e0 81 01 7d 	brne	800039f8 <sys_alloc+0x618>
            !is_extern_segment(sp) &&
            (sp->sflags & IS_MMAPPED_BIT) == mmap_flag) {
          char* oldbase = sp->base;
80003702:	72 08       	ld.w	r8,r9[0x0]
          sp->base = tbase;
80003704:	93 06       	st.w	r9[0x0],r6
          sp->size += tsize;
80003706:	72 1a       	ld.w	r10,r9[0x4]
80003708:	f4 01 00 01 	add	r1,r10,r1
8000370c:	93 11       	st.w	r9[0x4],r1
#endif /* PROCEED_ON_ERROR */

/* Allocate chunk and prepend remainder with chunk in successor base. */
static void* prepend_alloc(mstate m, char* newbase, char* oldbase,
                           size_t nb) {
  mchunkptr p = align_as_chunk(newbase);
8000370e:	f3 d6 c0 03 	bfextu	r9,r6,0x0,0x3
80003712:	c0 50       	breq	8000371c <sys_alloc+0x33c>
80003714:	f2 09 11 08 	rsub	r9,r9,8
80003718:	f3 d9 c0 03 	bfextu	r9,r9,0x0,0x3
8000371c:	12 06       	add	r6,r9
  mchunkptr oldfirst = align_as_chunk(oldbase);
8000371e:	f3 d8 c0 03 	bfextu	r9,r8,0x0,0x3
80003722:	c0 31       	brne	80003728 <sys_alloc+0x348>
80003724:	30 0a       	mov	r10,0
80003726:	c0 58       	rjmp	80003730 <sys_alloc+0x350>
80003728:	f2 0a 11 08 	rsub	r10,r9,8
8000372c:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80003730:	f0 0a 00 0a 	add	r10,r8,r10
  size_t psize = (char*)oldfirst - (char*)p;
  mchunkptr q = chunk_plus_offset(p, nb);
80003734:	ec 05 00 0b 	add	r11,r6,r5
  size_t qsize = psize - nb;
80003738:	f4 06 01 09 	sub	r9,r10,r6
8000373c:	0a 19       	sub	r9,r5
  set_size_and_pinuse_of_inuse_chunk(m, p, nb);
8000373e:	e8 15 00 03 	orl	r5,0x3
80003742:	8d 15       	st.w	r6[0x4],r5
  assert((char*)oldfirst > (char*)q);
  assert(pinuse(oldfirst));
  assert(qsize >= MIN_CHUNK_SIZE);

  /* consolidate remainder with first chunk of old base */
  if (oldfirst == m->top) {
80003744:	6e 68       	ld.w	r8,r7[0x18]
80003746:	10 3a       	cp.w	r10,r8
80003748:	c0 b1       	brne	8000375e <sys_alloc+0x37e>
    size_t tsize = m->topsize += qsize;
8000374a:	6e 38       	ld.w	r8,r7[0xc]
8000374c:	10 09       	add	r9,r8
8000374e:	8f 39       	st.w	r7[0xc],r9
    m->top = q;
80003750:	8f 6b       	st.w	r7[0x18],r11
    q->head = tsize | PINUSE_BIT;
80003752:	a1 a9       	sbr	r9,0x0
80003754:	97 19       	st.w	r11[0x4],r9
    check_top_chunk(m, q);
80003756:	0e 9c       	mov	r12,r7
80003758:	f0 1f 01 4d 	mcall	80003c8c <sys_alloc+0x8ac>
8000375c:	c4 b9       	rjmp	800039f2 <sys_alloc+0x612>
  }
  else if (oldfirst == m->dv) {
8000375e:	6e 58       	ld.w	r8,r7[0x14]
80003760:	10 3a       	cp.w	r10,r8
80003762:	c0 b1       	brne	80003778 <sys_alloc+0x398>
    size_t dsize = m->dvsize += qsize;
80003764:	6e 28       	ld.w	r8,r7[0x8]
80003766:	10 09       	add	r9,r8
80003768:	8f 29       	st.w	r7[0x8],r9
    m->dv = q;
8000376a:	8f 5b       	st.w	r7[0x14],r11
    set_size_and_pinuse_of_free_chunk(q, dsize);
8000376c:	12 98       	mov	r8,r9
8000376e:	a1 a8       	sbr	r8,0x0
80003770:	97 18       	st.w	r11[0x4],r8
80003772:	f6 09 09 09 	st.w	r11[r9],r9
80003776:	c3 e9       	rjmp	800039f2 <sys_alloc+0x612>
  }
  else {
    if (!cinuse(oldfirst)) {
80003778:	74 18       	ld.w	r8,r10[0x4]
8000377a:	10 9c       	mov	r12,r8
8000377c:	e2 1c 00 02 	andl	r12,0x2,COH
80003780:	e0 81 00 92 	brne	800038a4 <sys_alloc+0x4c4>
      size_t nsize = chunksize(oldfirst);
80003784:	10 94       	mov	r4,r8
80003786:	e0 14 ff fc 	andl	r4,0xfffc
      unlink_chunk(m, oldfirst, nsize);
8000378a:	e8 08 16 03 	lsr	r8,r4,0x3
8000378e:	59 f8       	cp.w	r8,31
80003790:	e0 8b 00 22 	brhi	800037d4 <sys_alloc+0x3f4>
80003794:	74 2c       	ld.w	r12,r10[0x8]
80003796:	74 35       	ld.w	r5,r10[0xc]
80003798:	0a 3c       	cp.w	r12,r5
8000379a:	c0 a1       	brne	800037ae <sys_alloc+0x3ce>
8000379c:	30 1c       	mov	r12,1
8000379e:	f8 08 09 48 	lsl	r8,r12,r8
800037a2:	5c d8       	com	r8
800037a4:	6e 0c       	ld.w	r12,r7[0x0]
800037a6:	f9 e8 00 08 	and	r8,r12,r8
800037aa:	8f 08       	st.w	r7[0x0],r8
800037ac:	c7 a8       	rjmp	800038a0 <sys_alloc+0x4c0>
800037ae:	ee c3 ff dc 	sub	r3,r7,-36
800037b2:	e6 08 00 38 	add	r8,r3,r8<<0x3
800037b6:	10 3c       	cp.w	r12,r8
800037b8:	c0 50       	breq	800037c2 <sys_alloc+0x3e2>
800037ba:	6e 43       	ld.w	r3,r7[0x10]
800037bc:	18 33       	cp.w	r3,r12
800037be:	e0 8b 00 71 	brhi	800038a0 <sys_alloc+0x4c0>
800037c2:	10 35       	cp.w	r5,r8
800037c4:	c0 50       	breq	800037ce <sys_alloc+0x3ee>
800037c6:	6e 48       	ld.w	r8,r7[0x10]
800037c8:	0a 38       	cp.w	r8,r5
800037ca:	e0 8b 00 6b 	brhi	800038a0 <sys_alloc+0x4c0>
800037ce:	99 35       	st.w	r12[0xc],r5
800037d0:	8b 2c       	st.w	r5[0x8],r12
800037d2:	c6 78       	rjmp	800038a0 <sys_alloc+0x4c0>
800037d4:	14 93       	mov	r3,r10
800037d6:	74 62       	ld.w	r2,r10[0x18]
800037d8:	74 38       	ld.w	r8,r10[0xc]
800037da:	10 3a       	cp.w	r10,r8
800037dc:	c0 90       	breq	800037ee <sys_alloc+0x40e>
800037de:	74 2c       	ld.w	r12,r10[0x8]
800037e0:	6e 45       	ld.w	r5,r7[0x10]
800037e2:	18 35       	cp.w	r5,r12
800037e4:	e0 8b 00 23 	brhi	8000382a <sys_alloc+0x44a>
800037e8:	99 38       	st.w	r12[0xc],r8
800037ea:	91 2c       	st.w	r8[0x8],r12
800037ec:	c1 f8       	rjmp	8000382a <sys_alloc+0x44a>
800037ee:	74 58       	ld.w	r8,r10[0x14]
800037f0:	58 08       	cp.w	r8,0
800037f2:	c0 40       	breq	800037fa <sys_alloc+0x41a>
800037f4:	f4 c5 ff ec 	sub	r5,r10,-20
800037f8:	c0 a8       	rjmp	8000380c <sys_alloc+0x42c>
800037fa:	74 48       	ld.w	r8,r10[0x10]
800037fc:	58 08       	cp.w	r8,0
800037fe:	c1 60       	breq	8000382a <sys_alloc+0x44a>
80003800:	f4 c5 ff f0 	sub	r5,r10,-16
80003804:	c0 48       	rjmp	8000380c <sys_alloc+0x42c>
80003806:	f0 c5 ff ec 	sub	r5,r8,-20
8000380a:	18 98       	mov	r8,r12
8000380c:	70 5c       	ld.w	r12,r8[0x14]
8000380e:	58 0c       	cp.w	r12,0
80003810:	cf b1       	brne	80003806 <sys_alloc+0x426>
80003812:	70 4c       	ld.w	r12,r8[0x10]
80003814:	58 0c       	cp.w	r12,0
80003816:	c0 40       	breq	8000381e <sys_alloc+0x43e>
80003818:	f0 c5 ff f0 	sub	r5,r8,-16
8000381c:	cf 7b       	rjmp	8000380a <sys_alloc+0x42a>
8000381e:	6e 4c       	ld.w	r12,r7[0x10]
80003820:	0a 3c       	cp.w	r12,r5
80003822:	f9 bc 08 00 	movls	r12,0
80003826:	eb fc 8a 00 	st.wls	r5[0x0],r12
8000382a:	58 02       	cp.w	r2,0
8000382c:	c3 a0       	breq	800038a0 <sys_alloc+0x4c0>
8000382e:	66 7c       	ld.w	r12,r3[0x1c]
80003830:	f8 c5 ff b5 	sub	r5,r12,-75
80003834:	ee 05 03 25 	ld.w	r5,r7[r5<<0x2]
80003838:	0a 33       	cp.w	r3,r5
8000383a:	c1 01       	brne	8000385a <sys_alloc+0x47a>
8000383c:	2b 5c       	sub	r12,-75
8000383e:	ee 0c 09 28 	st.w	r7[r12<<0x2],r8
80003842:	58 08       	cp.w	r8,0
80003844:	c1 71       	brne	80003872 <sys_alloc+0x492>
80003846:	66 78       	ld.w	r8,r3[0x1c]
80003848:	30 1c       	mov	r12,1
8000384a:	f8 08 09 48 	lsl	r8,r12,r8
8000384e:	5c d8       	com	r8
80003850:	6e 1c       	ld.w	r12,r7[0x4]
80003852:	f9 e8 00 08 	and	r8,r12,r8
80003856:	8f 18       	st.w	r7[0x4],r8
80003858:	c2 48       	rjmp	800038a0 <sys_alloc+0x4c0>
8000385a:	6e 4c       	ld.w	r12,r7[0x10]
8000385c:	04 3c       	cp.w	r12,r2
8000385e:	e0 8b 00 08 	brhi	8000386e <sys_alloc+0x48e>
80003862:	64 4c       	ld.w	r12,r2[0x10]
80003864:	18 33       	cp.w	r3,r12
80003866:	e5 f8 0a 04 	st.weq	r2[0x10],r8
8000386a:	e5 f8 1a 05 	st.wne	r2[0x14],r8
8000386e:	58 08       	cp.w	r8,0
80003870:	c1 80       	breq	800038a0 <sys_alloc+0x4c0>
80003872:	6e 4c       	ld.w	r12,r7[0x10]
80003874:	10 3c       	cp.w	r12,r8
80003876:	e0 8b 00 15 	brhi	800038a0 <sys_alloc+0x4c0>
8000387a:	91 62       	st.w	r8[0x18],r2
8000387c:	66 4c       	ld.w	r12,r3[0x10]
8000387e:	58 0c       	cp.w	r12,0
80003880:	c0 70       	breq	8000388e <sys_alloc+0x4ae>
80003882:	6e 45       	ld.w	r5,r7[0x10]
80003884:	18 35       	cp.w	r5,r12
80003886:	f1 fc 8a 04 	st.wls	r8[0x10],r12
8000388a:	f9 f8 8a 06 	st.wls	r12[0x18],r8
8000388e:	66 5c       	ld.w	r12,r3[0x14]
80003890:	58 0c       	cp.w	r12,0
80003892:	c0 70       	breq	800038a0 <sys_alloc+0x4c0>
80003894:	6e 45       	ld.w	r5,r7[0x10]
80003896:	18 35       	cp.w	r5,r12
80003898:	f1 fc 8a 05 	st.wls	r8[0x14],r12
8000389c:	f9 f8 8a 06 	st.wls	r12[0x18],r8
      oldfirst = chunk_plus_offset(oldfirst, nsize);
800038a0:	08 0a       	add	r10,r4
      qsize += nsize;
800038a2:	08 09       	add	r9,r4
    }
    set_free_with_pinuse(q, qsize, oldfirst);
800038a4:	74 18       	ld.w	r8,r10[0x4]
800038a6:	a1 c8       	cbr	r8,0x0
800038a8:	95 18       	st.w	r10[0x4],r8
800038aa:	12 98       	mov	r8,r9
800038ac:	a1 a8       	sbr	r8,0x0
800038ae:	97 18       	st.w	r11[0x4],r8
800038b0:	f6 09 09 09 	st.w	r11[r9],r9
    insert_chunk(m, q, qsize);
800038b4:	f2 08 16 03 	lsr	r8,r9,0x3
800038b8:	59 f8       	cp.w	r8,31
800038ba:	e0 8b 00 1b 	brhi	800038f0 <sys_alloc+0x510>
800038be:	ee c9 ff dc 	sub	r9,r7,-36
800038c2:	f2 08 00 39 	add	r9,r9,r8<<0x3
800038c6:	6e 0a       	ld.w	r10,r7[0x0]
800038c8:	30 1c       	mov	r12,1
800038ca:	f8 08 09 48 	lsl	r8,r12,r8
800038ce:	f1 ea 00 0c 	and	r12,r8,r10
800038d2:	c0 51       	brne	800038dc <sys_alloc+0x4fc>
800038d4:	14 48       	or	r8,r10
800038d6:	8f 08       	st.w	r7[0x0],r8
800038d8:	12 98       	mov	r8,r9
800038da:	c0 68       	rjmp	800038e6 <sys_alloc+0x506>
800038dc:	72 28       	ld.w	r8,r9[0x8]
800038de:	6e 4a       	ld.w	r10,r7[0x10]
800038e0:	14 38       	cp.w	r8,r10
800038e2:	f2 08 17 30 	movlo	r8,r9
800038e6:	93 2b       	st.w	r9[0x8],r11
800038e8:	91 3b       	st.w	r8[0xc],r11
800038ea:	97 28       	st.w	r11[0x8],r8
800038ec:	97 39       	st.w	r11[0xc],r9
800038ee:	c8 28       	rjmp	800039f2 <sys_alloc+0x612>
800038f0:	16 95       	mov	r5,r11
800038f2:	f2 08 16 08 	lsr	r8,r9,0x8
800038f6:	c0 31       	brne	800038fc <sys_alloc+0x51c>
800038f8:	30 0a       	mov	r10,0
800038fa:	c2 d8       	rjmp	80003954 <sys_alloc+0x574>
800038fc:	e0 48 ff ff 	cp.w	r8,65535
80003900:	e0 88 00 04 	brls	80003908 <sys_alloc+0x528>
80003904:	31 fa       	mov	r10,31
80003906:	c2 78       	rjmp	80003954 <sys_alloc+0x574>
80003908:	f0 cc 01 00 	sub	r12,r8,256
8000390c:	b1 8c       	lsr	r12,0x10
8000390e:	e2 1c 00 08 	andl	r12,0x8,COH
80003912:	f0 0c 09 48 	lsl	r8,r8,r12
80003916:	f0 cb 10 00 	sub	r11,r8,4096
8000391a:	b1 8b       	lsr	r11,0x10
8000391c:	e2 1b 00 04 	andl	r11,0x4,COH
80003920:	f0 0b 09 48 	lsl	r8,r8,r11
80003924:	f0 ca 40 00 	sub	r10,r8,16384
80003928:	b1 8a       	lsr	r10,0x10
8000392a:	e2 1a 00 02 	andl	r10,0x2,COH
8000392e:	f0 0a 09 48 	lsl	r8,r8,r10
80003932:	af 98       	lsr	r8,0xf
80003934:	f8 0c 11 0e 	rsub	r12,r12,14
80003938:	f8 0b 01 0b 	sub	r11,r12,r11
8000393c:	f6 0a 01 0a 	sub	r10,r11,r10
80003940:	f4 08 00 08 	add	r8,r10,r8
80003944:	f0 ca ff f9 	sub	r10,r8,-7
80003948:	f2 0a 0a 4a 	lsr	r10,r9,r10
8000394c:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80003950:	f4 08 00 1a 	add	r10,r10,r8<<0x1
80003954:	8b 7a       	st.w	r5[0x1c],r10
80003956:	30 08       	mov	r8,0
80003958:	8b 58       	st.w	r5[0x14],r8
8000395a:	8b 48       	st.w	r5[0x10],r8
8000395c:	6e 18       	ld.w	r8,r7[0x4]
8000395e:	30 1b       	mov	r11,1
80003960:	f6 0a 09 4b 	lsl	r11,r11,r10
80003964:	f7 e8 00 0c 	and	r12,r11,r8
80003968:	c0 d1       	brne	80003982 <sys_alloc+0x5a2>
8000396a:	f7 e8 10 08 	or	r8,r11,r8
8000396e:	8f 18       	st.w	r7[0x4],r8
80003970:	2b 5a       	sub	r10,-75
80003972:	ee 0a 09 25 	st.w	r7[r10<<0x2],r5
80003976:	ee 0a 00 2a 	add	r10,r7,r10<<0x2
8000397a:	8b 6a       	st.w	r5[0x18],r10
8000397c:	8b 35       	st.w	r5[0xc],r5
8000397e:	8b 25       	st.w	r5[0x8],r5
80003980:	c3 98       	rjmp	800039f2 <sys_alloc+0x612>
80003982:	f4 c8 ff b5 	sub	r8,r10,-75
80003986:	ee 08 03 28 	ld.w	r8,r7[r8<<0x2]
8000398a:	59 fa       	cp.w	r10,31
8000398c:	c0 31       	brne	80003992 <sys_alloc+0x5b2>
8000398e:	30 0b       	mov	r11,0
80003990:	c0 48       	rjmp	80003998 <sys_alloc+0x5b8>
80003992:	a1 9a       	lsr	r10,0x1
80003994:	f4 0b 11 19 	rsub	r11,r10,25
80003998:	f2 0b 09 4b 	lsl	r11,r9,r11
8000399c:	70 1a       	ld.w	r10,r8[0x4]
8000399e:	e0 1a ff fc 	andl	r10,0xfffc
800039a2:	14 39       	cp.w	r9,r10
800039a4:	c1 90       	breq	800039d6 <sys_alloc+0x5f6>
800039a6:	f6 0c 16 1f 	lsr	r12,r11,0x1f
800039aa:	f8 ca ff fc 	sub	r10,r12,-4
800039ae:	f0 0a 00 24 	add	r4,r8,r10<<0x2
800039b2:	f0 0a 03 2a 	ld.w	r10,r8[r10<<0x2]
800039b6:	58 0a       	cp.w	r10,0
800039b8:	c0 40       	breq	800039c0 <sys_alloc+0x5e0>
800039ba:	a1 7b       	lsl	r11,0x1
800039bc:	14 98       	mov	r8,r10
800039be:	ce fb       	rjmp	8000399c <sys_alloc+0x5bc>
800039c0:	6e 49       	ld.w	r9,r7[0x10]
800039c2:	08 39       	cp.w	r9,r4
800039c4:	e0 8b 00 17 	brhi	800039f2 <sys_alloc+0x612>
800039c8:	2f cc       	sub	r12,-4
800039ca:	f0 0c 09 25 	st.w	r8[r12<<0x2],r5
800039ce:	8b 68       	st.w	r5[0x18],r8
800039d0:	8b 35       	st.w	r5[0xc],r5
800039d2:	8b 25       	st.w	r5[0x8],r5
800039d4:	c0 f8       	rjmp	800039f2 <sys_alloc+0x612>
800039d6:	70 29       	ld.w	r9,r8[0x8]
800039d8:	6e 4a       	ld.w	r10,r7[0x10]
800039da:	10 3a       	cp.w	r10,r8
800039dc:	e0 8b 00 0b 	brhi	800039f2 <sys_alloc+0x612>
800039e0:	12 3a       	cp.w	r10,r9
800039e2:	e0 8b 00 08 	brhi	800039f2 <sys_alloc+0x612>
800039e6:	93 35       	st.w	r9[0xc],r5
800039e8:	91 25       	st.w	r8[0x8],r5
800039ea:	8b 29       	st.w	r5[0x8],r9
800039ec:	8b 38       	st.w	r5[0xc],r8
800039ee:	30 08       	mov	r8,0
800039f0:	8b 68       	st.w	r5[0x18],r8
    check_free_chunk(m, q);
  }

  check_malloced_chunk(m, chunk2mem(p), nb);
800039f2:	ec cc ff f8 	sub	r12,r6,-8
            !is_extern_segment(sp) &&
            (sp->sflags & IS_MMAPPED_BIT) == mmap_flag) {
          char* oldbase = sp->base;
          sp->base = tbase;
          sp->size += tsize;
          return prepend_alloc(m, tbase, oldbase, nb);
800039f6:	c0 d9       	rjmp	80003c10 <sys_alloc+0x830>


/* Add a segment to hold a new noncontiguous region */
static void add_segment(mstate m, char* tbase, size_t tsize, flag_t mmapped) {
  /* Determine locations and sizes of segment, fenceposts, old top */
  char* old_top = (char*)m->top;
800039f8:	6e 60       	ld.w	r0,r7[0x18]
800039fa:	50 20       	stdsp	sp[0x8],r0
  msegmentptr oldsp = segment_holding(m, old_top);
800039fc:	00 9b       	mov	r11,r0
800039fe:	0e 9c       	mov	r12,r7
80003a00:	f0 1f 00 9e 	mcall	80003c78 <sys_alloc+0x898>
  char* old_end = oldsp->base + oldsp->size;
80003a04:	78 03       	ld.w	r3,r12[0x0]
80003a06:	78 18       	ld.w	r8,r12[0x4]
80003a08:	10 03       	add	r3,r8
  size_t ssize = pad_request(sizeof(struct malloc_segment));
  char* rawsp = old_end - (ssize + FOUR_SIZE_T_SIZES + CHUNK_ALIGN_MASK);
80003a0a:	e6 c9 00 2f 	sub	r9,r3,47
  size_t offset = align_offset(chunk2mem(rawsp));
80003a0e:	e6 c8 00 27 	sub	r8,r3,39
80003a12:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80003a16:	c0 31       	brne	80003a1c <sys_alloc+0x63c>
80003a18:	30 02       	mov	r2,0
80003a1a:	c0 58       	rjmp	80003a24 <sys_alloc+0x644>
80003a1c:	f0 02 11 08 	rsub	r2,r8,8
80003a20:	e5 d2 c0 03 	bfextu	r2,r2,0x0,0x3
  char* asp = rawsp + offset;
80003a24:	f2 02 00 02 	add	r2,r9,r2
  char* csp = (asp < (old_top + MIN_CHUNK_SIZE))? old_top : asp;
80003a28:	40 28       	lddsp	r8,sp[0x8]
80003a2a:	2f 08       	sub	r8,-16
80003a2c:	40 29       	lddsp	r9,sp[0x8]
80003a2e:	10 32       	cp.w	r2,r8
80003a30:	f2 02 17 30 	movlo	r2,r9
  mchunkptr sp = (mchunkptr)csp;
  msegmentptr ss = (msegmentptr)(chunk2mem(sp));
80003a34:	e4 c8 ff f8 	sub	r8,r2,-8
80003a38:	50 08       	stdsp	sp[0x0],r8
  mchunkptr tnext = chunk_plus_offset(sp, ssize);
80003a3a:	e4 c4 ff e8 	sub	r4,r2,-24
  mchunkptr p = tnext;
  int nfences = 0;

  /* reset top to new space */
  init_top(m, (mchunkptr)tbase, tsize - TOP_FOOT_SIZE);
80003a3e:	e2 ca 00 28 	sub	r10,r1,40
80003a42:	0c 9b       	mov	r11,r6
80003a44:	0e 9c       	mov	r12,r7
80003a46:	f0 1f 00 91 	mcall	80003c88 <sys_alloc+0x8a8>

  /* Set up segment record */
  assert(is_aligned(ss));
  set_size_and_pinuse_of_inuse_chunk(m, sp, ssize);
80003a4a:	31 b8       	mov	r8,27
80003a4c:	85 18       	st.w	r2[0x4],r8
  *ss = m->seg; /* Push current record */
80003a4e:	ee c8 fe 48 	sub	r8,r7,-440
80003a52:	70 09       	ld.w	r9,r8[0x0]
80003a54:	40 0b       	lddsp	r11,sp[0x0]
80003a56:	97 09       	st.w	r11[0x0],r9
80003a58:	70 19       	ld.w	r9,r8[0x4]
80003a5a:	97 19       	st.w	r11[0x4],r9
80003a5c:	70 29       	ld.w	r9,r8[0x8]
80003a5e:	97 29       	st.w	r11[0x8],r9
80003a60:	70 38       	ld.w	r8,r8[0xc]
80003a62:	97 38       	st.w	r11[0xc],r8
  m->seg.base = tbase;
80003a64:	ef 46 01 b8 	st.w	r7[440],r6
  m->seg.size = tsize;
80003a68:	ef 41 01 bc 	st.w	r7[444],r1
  m->seg.sflags = mmapped;
80003a6c:	40 1a       	lddsp	r10,sp[0x4]
80003a6e:	ef 4a 01 c4 	st.w	r7[452],r10
  m->seg.next = ss;
80003a72:	ef 4b 01 c0 	st.w	r7[448],r11

  /* Insert trailing fenceposts */
  for (;;) {
    mchunkptr nextp = chunk_plus_offset(p, SIZE_T_SIZE);
    p->head = FENCEPOST_HEAD;
80003a76:	30 79       	mov	r9,7
  m->seg.sflags = mmapped;
  m->seg.next = ss;

  /* Insert trailing fenceposts */
  for (;;) {
    mchunkptr nextp = chunk_plus_offset(p, SIZE_T_SIZE);
80003a78:	2f c4       	sub	r4,-4
    p->head = FENCEPOST_HEAD;
80003a7a:	08 98       	mov	r8,r4
80003a7c:	10 a9       	st.w	r8++,r9
    ++nfences;
    if ((char*)(&(nextp->head)) < old_end)
80003a7e:	10 33       	cp.w	r3,r8
80003a80:	fe 9b ff fc 	brhi	80003a78 <sys_alloc+0x698>
      break;
  }
  assert(nfences >= 2);

  /* Insert the rest of old top into a bin as an ordinary free chunk */
  if (csp != old_top) {
80003a84:	40 29       	lddsp	r9,sp[0x8]
80003a86:	04 39       	cp.w	r9,r2
80003a88:	e0 80 00 aa 	breq	80003bdc <sys_alloc+0x7fc>
    mchunkptr q = (mchunkptr)old_top;
    size_t psize = csp - old_top;
80003a8c:	12 12       	sub	r2,r9
    mchunkptr tn = chunk_plus_offset(q, psize);
80003a8e:	e0 02 00 08 	add	r8,r0,r2
    set_free_with_pinuse(q, psize, tn);
80003a92:	70 19       	ld.w	r9,r8[0x4]
80003a94:	a1 c9       	cbr	r9,0x0
80003a96:	91 19       	st.w	r8[0x4],r9
80003a98:	04 99       	mov	r9,r2
80003a9a:	a1 a9       	sbr	r9,0x0
80003a9c:	81 19       	st.w	r0[0x4],r9
80003a9e:	91 02       	st.w	r8[0x0],r2
    insert_chunk(m, q, psize);
80003aa0:	e4 08 16 03 	lsr	r8,r2,0x3
80003aa4:	59 f8       	cp.w	r8,31
80003aa6:	e0 8b 00 1b 	brhi	80003adc <sys_alloc+0x6fc>
80003aaa:	ee c9 ff dc 	sub	r9,r7,-36
80003aae:	f2 08 00 39 	add	r9,r9,r8<<0x3
80003ab2:	6e 0a       	ld.w	r10,r7[0x0]
80003ab4:	30 1b       	mov	r11,1
80003ab6:	f6 08 09 48 	lsl	r8,r11,r8
80003aba:	f1 ea 00 0b 	and	r11,r8,r10
80003abe:	c0 51       	brne	80003ac8 <sys_alloc+0x6e8>
80003ac0:	14 48       	or	r8,r10
80003ac2:	8f 08       	st.w	r7[0x0],r8
80003ac4:	12 98       	mov	r8,r9
80003ac6:	c0 68       	rjmp	80003ad2 <sys_alloc+0x6f2>
80003ac8:	72 28       	ld.w	r8,r9[0x8]
80003aca:	6e 4a       	ld.w	r10,r7[0x10]
80003acc:	14 38       	cp.w	r8,r10
80003ace:	f2 08 17 30 	movlo	r8,r9
80003ad2:	93 20       	st.w	r9[0x8],r0
80003ad4:	91 30       	st.w	r8[0xc],r0
80003ad6:	81 28       	st.w	r0[0x8],r8
80003ad8:	81 39       	st.w	r0[0xc],r9
80003ada:	c8 18       	rjmp	80003bdc <sys_alloc+0x7fc>
80003adc:	e4 08 16 08 	lsr	r8,r2,0x8
80003ae0:	c0 31       	brne	80003ae6 <sys_alloc+0x706>
80003ae2:	30 09       	mov	r9,0
80003ae4:	c2 d8       	rjmp	80003b3e <sys_alloc+0x75e>
80003ae6:	e0 48 ff ff 	cp.w	r8,65535
80003aea:	e0 88 00 04 	brls	80003af2 <sys_alloc+0x712>
80003aee:	31 f9       	mov	r9,31
80003af0:	c2 78       	rjmp	80003b3e <sys_alloc+0x75e>
80003af2:	f0 cb 01 00 	sub	r11,r8,256
80003af6:	b1 8b       	lsr	r11,0x10
80003af8:	e2 1b 00 08 	andl	r11,0x8,COH
80003afc:	f0 0b 09 48 	lsl	r8,r8,r11
80003b00:	f0 ca 10 00 	sub	r10,r8,4096
80003b04:	b1 8a       	lsr	r10,0x10
80003b06:	e2 1a 00 04 	andl	r10,0x4,COH
80003b0a:	f0 0a 09 48 	lsl	r8,r8,r10
80003b0e:	f0 c9 40 00 	sub	r9,r8,16384
80003b12:	b1 89       	lsr	r9,0x10
80003b14:	e2 19 00 02 	andl	r9,0x2,COH
80003b18:	f0 09 09 48 	lsl	r8,r8,r9
80003b1c:	af 98       	lsr	r8,0xf
80003b1e:	f6 0b 11 0e 	rsub	r11,r11,14
80003b22:	f6 0a 01 0a 	sub	r10,r11,r10
80003b26:	f4 09 01 09 	sub	r9,r10,r9
80003b2a:	f2 08 00 08 	add	r8,r9,r8
80003b2e:	f0 c9 ff f9 	sub	r9,r8,-7
80003b32:	e4 09 0a 49 	lsr	r9,r2,r9
80003b36:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80003b3a:	f2 08 00 19 	add	r9,r9,r8<<0x1
80003b3e:	81 79       	st.w	r0[0x1c],r9
80003b40:	30 08       	mov	r8,0
80003b42:	81 58       	st.w	r0[0x14],r8
80003b44:	81 48       	st.w	r0[0x10],r8
80003b46:	6e 18       	ld.w	r8,r7[0x4]
80003b48:	30 1a       	mov	r10,1
80003b4a:	f4 09 09 4a 	lsl	r10,r10,r9
80003b4e:	f5 e8 00 0b 	and	r11,r10,r8
80003b52:	c0 d1       	brne	80003b6c <sys_alloc+0x78c>
80003b54:	f5 e8 10 08 	or	r8,r10,r8
80003b58:	8f 18       	st.w	r7[0x4],r8
80003b5a:	2b 59       	sub	r9,-75
80003b5c:	ee 09 09 20 	st.w	r7[r9<<0x2],r0
80003b60:	ee 09 00 29 	add	r9,r7,r9<<0x2
80003b64:	81 69       	st.w	r0[0x18],r9
80003b66:	81 30       	st.w	r0[0xc],r0
80003b68:	81 20       	st.w	r0[0x8],r0
80003b6a:	c3 98       	rjmp	80003bdc <sys_alloc+0x7fc>
80003b6c:	f2 c8 ff b5 	sub	r8,r9,-75
80003b70:	ee 08 03 28 	ld.w	r8,r7[r8<<0x2]
80003b74:	59 f9       	cp.w	r9,31
80003b76:	c0 31       	brne	80003b7c <sys_alloc+0x79c>
80003b78:	30 09       	mov	r9,0
80003b7a:	c0 48       	rjmp	80003b82 <sys_alloc+0x7a2>
80003b7c:	a1 99       	lsr	r9,0x1
80003b7e:	f2 09 11 19 	rsub	r9,r9,25
80003b82:	e4 09 09 49 	lsl	r9,r2,r9
80003b86:	70 1a       	ld.w	r10,r8[0x4]
80003b88:	e0 1a ff fc 	andl	r10,0xfffc
80003b8c:	14 32       	cp.w	r2,r10
80003b8e:	c1 90       	breq	80003bc0 <sys_alloc+0x7e0>
80003b90:	f2 0b 16 1f 	lsr	r11,r9,0x1f
80003b94:	f6 ca ff fc 	sub	r10,r11,-4
80003b98:	f0 0a 00 2c 	add	r12,r8,r10<<0x2
80003b9c:	f0 0a 03 2a 	ld.w	r10,r8[r10<<0x2]
80003ba0:	58 0a       	cp.w	r10,0
80003ba2:	c0 40       	breq	80003baa <sys_alloc+0x7ca>
80003ba4:	a1 79       	lsl	r9,0x1
80003ba6:	14 98       	mov	r8,r10
80003ba8:	ce fb       	rjmp	80003b86 <sys_alloc+0x7a6>
80003baa:	6e 49       	ld.w	r9,r7[0x10]
80003bac:	18 39       	cp.w	r9,r12
80003bae:	e0 8b 00 17 	brhi	80003bdc <sys_alloc+0x7fc>
80003bb2:	2f cb       	sub	r11,-4
80003bb4:	f0 0b 09 20 	st.w	r8[r11<<0x2],r0
80003bb8:	81 68       	st.w	r0[0x18],r8
80003bba:	81 30       	st.w	r0[0xc],r0
80003bbc:	81 20       	st.w	r0[0x8],r0
80003bbe:	c0 f8       	rjmp	80003bdc <sys_alloc+0x7fc>
80003bc0:	70 29       	ld.w	r9,r8[0x8]
80003bc2:	6e 4a       	ld.w	r10,r7[0x10]
80003bc4:	10 3a       	cp.w	r10,r8
80003bc6:	e0 8b 00 0b 	brhi	80003bdc <sys_alloc+0x7fc>
80003bca:	12 3a       	cp.w	r10,r9
80003bcc:	e0 8b 00 08 	brhi	80003bdc <sys_alloc+0x7fc>
80003bd0:	93 30       	st.w	r9[0xc],r0
80003bd2:	91 20       	st.w	r8[0x8],r0
80003bd4:	81 29       	st.w	r0[0x8],r9
80003bd6:	81 38       	st.w	r0[0xc],r8
80003bd8:	30 08       	mov	r8,0
80003bda:	81 68       	st.w	r0[0x18],r8
  }

  check_top_chunk(m, m->top);
80003bdc:	6e 6b       	ld.w	r11,r7[0x18]
80003bde:	0e 9c       	mov	r12,r7
80003be0:	f0 1f 00 2b 	mcall	80003c8c <sys_alloc+0x8ac>
        else
          add_segment(m, tbase, tsize, mmap_flag);
      }
    }

    if (nb < m->topsize) { /* Allocate from new or extended top space */
80003be4:	6e 38       	ld.w	r8,r7[0xc]
80003be6:	10 35       	cp.w	r5,r8
80003be8:	c1 32       	brcc	80003c0e <sys_alloc+0x82e>
      size_t rsize = m->topsize -= nb;
80003bea:	0a 18       	sub	r8,r5
80003bec:	8f 38       	st.w	r7[0xc],r8
      mchunkptr p = m->top;
80003bee:	6e 66       	ld.w	r6,r7[0x18]
      mchunkptr r = m->top = chunk_plus_offset(p, nb);
80003bf0:	ec 05 00 09 	add	r9,r6,r5
80003bf4:	8f 69       	st.w	r7[0x18],r9
      r->head = rsize | PINUSE_BIT;
80003bf6:	a1 a8       	sbr	r8,0x0
80003bf8:	93 18       	st.w	r9[0x4],r8
      set_size_and_pinuse_of_inuse_chunk(m, p, nb);
80003bfa:	e8 15 00 03 	orl	r5,0x3
80003bfe:	8d 15       	st.w	r6[0x4],r5
      check_top_chunk(m, m->top);
80003c00:	6e 6b       	ld.w	r11,r7[0x18]
80003c02:	0e 9c       	mov	r12,r7
80003c04:	f0 1f 00 22 	mcall	80003c8c <sys_alloc+0x8ac>
      check_malloced_chunk(m, chunk2mem(p), nb);
80003c08:	ec cc ff f8 	sub	r12,r6,-8
      return chunk2mem(p);
80003c0c:	c0 28       	rjmp	80003c10 <sys_alloc+0x830>
80003c0e:	30 0c       	mov	r12,0
    }
  }

  MALLOC_FAILURE_ACTION;
  return 0;
}
80003c10:	2f dd       	sub	sp,-12
80003c12:	d8 32       	popm	r0-r7,pc
      mchunkptr r = m->top = chunk_plus_offset(p, nb);
      r->head = rsize | PINUSE_BIT;
      set_size_and_pinuse_of_inuse_chunk(m, p, nb);
      check_top_chunk(m, m->top);
      check_malloced_chunk(m, chunk2mem(p), nb);
      return chunk2mem(p);
80003c14:	30 01       	mov	r1,0
80003c16:	3f f4       	mov	r4,-1
80003c18:	fe 9f fc 8b 	bral	8000352e <sys_alloc+0x14e>
80003c1c:	3f f4       	mov	r4,-1
80003c1e:	fe 9f fc 88 	bral	8000352e <sys_alloc+0x14e>
80003c22:	08 96       	mov	r6,r4
80003c24:	30 08       	mov	r8,0
80003c26:	50 18       	stdsp	sp[0x4],r8
80003c28:	fe 9f fc e7 	bral	800035f6 <sys_alloc+0x216>
      }
    }
  }

  if (HAVE_MORECORE && tbase == CMFAIL) { /* Try noncontiguous MORECORE */
    size_t asize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE);
80003c2c:	49 18       	lddpc	r8,80003c70 <sys_alloc+0x890>
80003c2e:	70 28       	ld.w	r8,r8[0x8]
80003c30:	f0 cc ff d7 	sub	r12,r8,-41
80003c34:	0a 0c       	add	r12,r5
80003c36:	5c 38       	neg	r8
80003c38:	10 6c       	and	r12,r8
    if (asize < HALF_MAX_SIZE_T) {
80003c3a:	e0 6b ff fe 	mov	r11,65534
80003c3e:	ea 1b 7f ff 	orh	r11,0x7fff
80003c42:	16 3c       	cp.w	r12,r11
80003c44:	fe 9b ff e5 	brhi	80003c0e <sys_alloc+0x82e>
80003c48:	fe 9f fc ba 	bral	800035bc <sys_alloc+0x1dc>
80003c4c:	12 98       	mov	r8,r9
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
      if (sp != 0 &&
          !is_extern_segment(sp) &&
80003c4e:	70 3a       	ld.w	r10,r8[0xc]
    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
      if (sp != 0 &&
80003c50:	14 9b       	mov	r11,r10
80003c52:	e2 1b 00 08 	andl	r11,0x8,COH
80003c56:	fe 90 fd 21 	breq	80003698 <sys_alloc+0x2b8>
80003c5a:	fe 9f fd 37 	bral	800036c8 <sys_alloc+0x2e8>
          m->least_addr = tbase;
        sp = &m->seg;
        while (sp != 0 && sp->base != tbase + tsize)
          sp = sp->next;
        if (sp != 0 &&
            !is_extern_segment(sp) &&
80003c5e:	72 38       	ld.w	r8,r9[0xc]
        if (tbase < m->least_addr)
          m->least_addr = tbase;
        sp = &m->seg;
        while (sp != 0 && sp->base != tbase + tsize)
          sp = sp->next;
        if (sp != 0 &&
80003c60:	10 9a       	mov	r10,r8
80003c62:	e2 1a 00 08 	andl	r10,0x8,COH
80003c66:	fe 90 fd 48 	breq	800036f6 <sys_alloc+0x316>
80003c6a:	cc 7a       	rjmp	800039f8 <sys_alloc+0x618>
80003c6c:	80 00       	ld.sh	r0,r0[0x0]
80003c6e:	24 f0       	sub	r0,79
80003c70:	00 00       	add	r0,r0
80003c72:	07 0c       	ld.w	r12,r3++
80003c74:	80 00       	ld.sh	r0,r0[0x0]
80003c76:	3f 30       	mov	r0,-13
80003c78:	80 00       	ld.sh	r0,r0[0x0]
80003c7a:	24 d4       	sub	r4,77
80003c7c:	80 00       	ld.sh	r0,r0[0x0]
80003c7e:	3e fc       	mov	r12,-17
80003c80:	80 00       	ld.sh	r0,r0[0x0]
80003c82:	25 74       	sub	r4,87
80003c84:	00 00       	add	r0,r0
80003c86:	05 44       	ld.w	r4,--r2
80003c88:	80 00       	ld.sh	r0,r0[0x0]
80003c8a:	25 44       	sub	r4,84
80003c8c:	80 00       	ld.sh	r0,r0[0x0]
80003c8e:	25 38       	sub	r8,83

80003c90 <malloc>:
  */

  if (!PREACTION(gm)) {
    void* mem;
    size_t nb;
    if (bytes <= MAX_SMALL_REQUEST) {
80003c90:	eb cd 40 c0 	pushm	r6-r7,lr
80003c94:	e0 4c 00 f4 	cp.w	r12,244
80003c98:	e0 8b 00 cf 	brhi	80003e36 <malloc+0x1a6>
      bindex_t idx;
      binmap_t smallbits;
      nb = (bytes < MIN_REQUEST)? MIN_CHUNK_SIZE : pad_request(bytes);
80003c9c:	58 ac       	cp.w	r12,10
80003c9e:	e0 8b 00 04 	brhi	80003ca6 <malloc+0x16>
80003ca2:	31 07       	mov	r7,16
80003ca4:	c0 58       	rjmp	80003cae <malloc+0x1e>
80003ca6:	f8 c7 ff f5 	sub	r7,r12,-11
80003caa:	e0 17 ff f8 	andl	r7,0xfff8
      idx = small_index(nb);
80003cae:	ee 08 16 03 	lsr	r8,r7,0x3
      smallbits = gm->smallmap >> idx;
80003cb2:	fe f9 02 36 	ld.w	r9,pc[566]
80003cb6:	72 0c       	ld.w	r12,r9[0x0]
80003cb8:	10 9b       	mov	r11,r8
80003cba:	f8 08 0a 49 	lsr	r9,r12,r8

      if ((smallbits & 0x3U) != 0) { /* Remainderless fit to a smallbin. */
80003cbe:	f5 d9 c0 02 	bfextu	r10,r9,0x0,0x2
80003cc2:	c2 c0       	breq	80003d1a <malloc+0x8a>
        mchunkptr b, p;
        idx += ~smallbits & 1;       /* Uses next bin if idx empty */
80003cc4:	ec 19 00 01 	eorl	r9,0x1
80003cc8:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80003ccc:	f2 08 00 08 	add	r8,r9,r8
        b = smallbin_at(gm, idx);
80003cd0:	fe fa 02 18 	ld.w	r10,pc[536]
80003cd4:	2d ca       	sub	r10,-36
80003cd6:	f4 08 00 3a 	add	r10,r10,r8<<0x3
        p = b->fd;
80003cda:	74 26       	ld.w	r6,r10[0x8]
        assert(chunksize(p) == small_index2size(idx));
        unlink_first_small_chunk(gm, b, p, idx);
80003cdc:	6c 2b       	ld.w	r11,r6[0x8]
80003cde:	16 3a       	cp.w	r10,r11
80003ce0:	c0 a1       	brne	80003cf4 <malloc+0x64>
80003ce2:	30 19       	mov	r9,1
80003ce4:	f2 08 09 49 	lsl	r9,r9,r8
80003ce8:	5c d9       	com	r9
80003cea:	f3 ec 00 0c 	and	r12,r9,r12
80003cee:	4f f9       	lddpc	r9,80003ee8 <malloc+0x258>
80003cf0:	93 0c       	st.w	r9[0x0],r12
80003cf2:	c0 88       	rjmp	80003d02 <malloc+0x72>
80003cf4:	4f d9       	lddpc	r9,80003ee8 <malloc+0x258>
80003cf6:	72 49       	ld.w	r9,r9[0x10]
80003cf8:	16 39       	cp.w	r9,r11
80003cfa:	f5 fb 8a 02 	st.wls	r10[0x8],r11
80003cfe:	f7 fa 8a 03 	st.wls	r11[0xc],r10
        set_inuse_and_pinuse(gm, p, small_index2size(idx));
80003d02:	a3 78       	lsl	r8,0x3
80003d04:	10 99       	mov	r9,r8
80003d06:	e8 19 00 03 	orl	r9,0x3
80003d0a:	8d 19       	st.w	r6[0x4],r9
80003d0c:	ec 08 00 08 	add	r8,r6,r8
80003d10:	70 19       	ld.w	r9,r8[0x4]
80003d12:	a1 a9       	sbr	r9,0x0
80003d14:	91 19       	st.w	r8[0x4],r9
        mem = chunk2mem(p);
80003d16:	2f 86       	sub	r6,-8
        check_malloced_chunk(gm, mem, nb);
        goto postaction;
80003d18:	ce 58       	rjmp	80003ee2 <malloc+0x252>
      }

      else if (nb > gm->dvsize) {
80003d1a:	4f 48       	lddpc	r8,80003ee8 <malloc+0x258>
80003d1c:	70 28       	ld.w	r8,r8[0x8]
80003d1e:	10 37       	cp.w	r7,r8
80003d20:	e0 88 00 a4 	brls	80003e68 <malloc+0x1d8>
        if (smallbits != 0) { /* Use chunk in next nonempty smallbin */
80003d24:	58 09       	cp.w	r9,0
80003d26:	c7 d0       	breq	80003e20 <malloc+0x190>
          mchunkptr b, p, r;
          size_t rsize;
          bindex_t i;
          binmap_t leftbits = (smallbits << idx) & left_bits(idx2bit(idx));
80003d28:	30 28       	mov	r8,2
80003d2a:	f0 0b 09 48 	lsl	r8,r8,r11
80003d2e:	f0 0a 11 00 	rsub	r10,r8,0
80003d32:	f5 e8 10 08 	or	r8,r10,r8
80003d36:	f2 0b 09 49 	lsl	r9,r9,r11
80003d3a:	f1 e9 00 09 	and	r9,r8,r9
          binmap_t leastbit = least_bit(leftbits);
          compute_bit2idx(leastbit, i);
80003d3e:	f2 0a 11 00 	rsub	r10,r9,0
80003d42:	12 6a       	and	r10,r9
80003d44:	20 1a       	sub	r10,1
80003d46:	f4 09 16 0c 	lsr	r9,r10,0xc
80003d4a:	e2 19 00 10 	andl	r9,0x10,COH
80003d4e:	f4 09 0a 4a 	lsr	r10,r10,r9
80003d52:	f4 08 16 05 	lsr	r8,r10,0x5
80003d56:	e2 18 00 08 	andl	r8,0x8,COH
80003d5a:	f0 09 00 09 	add	r9,r8,r9
80003d5e:	f4 08 0a 4a 	lsr	r10,r10,r8
80003d62:	f4 08 16 02 	lsr	r8,r10,0x2
80003d66:	e2 18 00 04 	andl	r8,0x4,COH
80003d6a:	f2 08 00 0b 	add	r11,r9,r8
80003d6e:	f4 08 0a 4a 	lsr	r10,r10,r8
80003d72:	f4 09 16 01 	lsr	r9,r10,0x1
80003d76:	e2 19 00 02 	andl	r9,0x2,COH
80003d7a:	f6 09 00 08 	add	r8,r11,r9
80003d7e:	f4 09 0a 4a 	lsr	r10,r10,r9
80003d82:	f3 da c0 21 	bfextu	r9,r10,0x1,0x1
80003d86:	12 08       	add	r8,r9
80003d88:	f4 09 0a 49 	lsr	r9,r10,r9
80003d8c:	12 08       	add	r8,r9
          b = smallbin_at(gm, i);
80003d8e:	4d 7b       	lddpc	r11,80003ee8 <malloc+0x258>
80003d90:	2d cb       	sub	r11,-36
80003d92:	f6 08 00 39 	add	r9,r11,r8<<0x3
          p = b->fd;
80003d96:	72 26       	ld.w	r6,r9[0x8]
          assert(chunksize(p) == small_index2size(i));
          unlink_first_small_chunk(gm, b, p, i);
80003d98:	6c 2a       	ld.w	r10,r6[0x8]
80003d9a:	14 39       	cp.w	r9,r10
80003d9c:	c0 a1       	brne	80003db0 <malloc+0x120>
80003d9e:	30 19       	mov	r9,1
80003da0:	f2 08 09 49 	lsl	r9,r9,r8
80003da4:	5c d9       	com	r9
80003da6:	f3 ec 00 0c 	and	r12,r9,r12
80003daa:	4d 09       	lddpc	r9,80003ee8 <malloc+0x258>
80003dac:	93 0c       	st.w	r9[0x0],r12
80003dae:	c0 88       	rjmp	80003dbe <malloc+0x12e>
80003db0:	4c ec       	lddpc	r12,80003ee8 <malloc+0x258>
80003db2:	78 4c       	ld.w	r12,r12[0x10]
80003db4:	14 3c       	cp.w	r12,r10
80003db6:	f3 fa 8a 02 	st.wls	r9[0x8],r10
80003dba:	f5 f9 8a 03 	st.wls	r10[0xc],r9
          rsize = small_index2size(i) - nb;
80003dbe:	a3 78       	lsl	r8,0x3
80003dc0:	0e 18       	sub	r8,r7
          /* Fit here cannot be remainderless if 4byte sizes */
          if (SIZE_T_SIZE != 4 && rsize < MIN_CHUNK_SIZE)
            set_inuse_and_pinuse(gm, p, small_index2size(i));
          else {
            set_size_and_pinuse_of_inuse_chunk(gm, p, nb);
80003dc2:	0e 99       	mov	r9,r7
80003dc4:	e8 19 00 03 	orl	r9,0x3
80003dc8:	8d 19       	st.w	r6[0x4],r9
            r = chunk_plus_offset(p, nb);
80003dca:	ec 07 00 07 	add	r7,r6,r7
            set_size_and_pinuse_of_free_chunk(r, rsize);
80003dce:	10 99       	mov	r9,r8
80003dd0:	a1 a9       	sbr	r9,0x0
80003dd2:	8f 19       	st.w	r7[0x4],r9
80003dd4:	ee 08 09 08 	st.w	r7[r8],r8
            replace_dv(gm, r, rsize);
80003dd8:	4c 49       	lddpc	r9,80003ee8 <malloc+0x258>
80003dda:	72 2a       	ld.w	r10,r9[0x8]
80003ddc:	58 0a       	cp.w	r10,0
80003dde:	c1 c0       	breq	80003e16 <malloc+0x186>
80003de0:	12 9c       	mov	r12,r9
80003de2:	72 59       	ld.w	r9,r9[0x14]
80003de4:	a3 9a       	lsr	r10,0x3
80003de6:	f6 0a 00 3b 	add	r11,r11,r10<<0x3
80003dea:	78 0c       	ld.w	r12,r12[0x0]
80003dec:	30 1e       	mov	lr,1
80003dee:	fc 0a 09 4a 	lsl	r10,lr,r10
80003df2:	f5 ec 00 0e 	and	lr,r10,r12
80003df6:	c0 61       	brne	80003e02 <malloc+0x172>
80003df8:	18 4a       	or	r10,r12
80003dfa:	4b ce       	lddpc	lr,80003ee8 <malloc+0x258>
80003dfc:	9d 0a       	st.w	lr[0x0],r10
80003dfe:	16 9a       	mov	r10,r11
80003e00:	c0 78       	rjmp	80003e0e <malloc+0x17e>
80003e02:	76 2a       	ld.w	r10,r11[0x8]
80003e04:	4b 9c       	lddpc	r12,80003ee8 <malloc+0x258>
80003e06:	78 4c       	ld.w	r12,r12[0x10]
80003e08:	18 3a       	cp.w	r10,r12
80003e0a:	f6 0a 17 30 	movlo	r10,r11
80003e0e:	97 29       	st.w	r11[0x8],r9
80003e10:	95 39       	st.w	r10[0xc],r9
80003e12:	93 2a       	st.w	r9[0x8],r10
80003e14:	93 3b       	st.w	r9[0xc],r11
80003e16:	4b 59       	lddpc	r9,80003ee8 <malloc+0x258>
80003e18:	93 28       	st.w	r9[0x8],r8
80003e1a:	93 57       	st.w	r9[0x14],r7
          }
          mem = chunk2mem(p);
80003e1c:	2f 86       	sub	r6,-8
          check_malloced_chunk(gm, mem, nb);
          goto postaction;
80003e1e:	c6 28       	rjmp	80003ee2 <malloc+0x252>
        }

        else if (gm->treemap != 0 && (mem = tmalloc_small(gm, nb)) != 0) {
80003e20:	4b 28       	lddpc	r8,80003ee8 <malloc+0x258>
80003e22:	70 18       	ld.w	r8,r8[0x4]
80003e24:	58 08       	cp.w	r8,0
80003e26:	c4 40       	breq	80003eae <malloc+0x21e>
80003e28:	0e 9b       	mov	r11,r7
80003e2a:	4b 0c       	lddpc	r12,80003ee8 <malloc+0x258>
80003e2c:	f0 1f 00 30 	mcall	80003eec <malloc+0x25c>
80003e30:	18 96       	mov	r6,r12
80003e32:	c5 81       	brne	80003ee2 <malloc+0x252>
80003e34:	c1 58       	rjmp	80003e5e <malloc+0x1ce>
          check_malloced_chunk(gm, mem, nb);
          goto postaction;
        }
      }
    }
    else if (bytes >= MAX_REQUEST)
80003e36:	fe 5c ff bf 	cp.w	r12,-65
80003e3a:	e0 88 00 04 	brls	80003e42 <malloc+0x1b2>
80003e3e:	3f f7       	mov	r7,-1
80003e40:	c0 f8       	rjmp	80003e5e <malloc+0x1ce>
      nb = MAX_SIZE_T; /* Too big to allocate. Force failure (in sys alloc) */
    else {
      nb = pad_request(bytes);
80003e42:	f8 c7 ff f5 	sub	r7,r12,-11
80003e46:	e0 17 ff f8 	andl	r7,0xfff8
      if (gm->treemap != 0 && (mem = tmalloc_large(gm, nb)) != 0) {
80003e4a:	4a 88       	lddpc	r8,80003ee8 <malloc+0x258>
80003e4c:	70 18       	ld.w	r8,r8[0x4]
80003e4e:	58 08       	cp.w	r8,0
80003e50:	c0 70       	breq	80003e5e <malloc+0x1ce>
80003e52:	0e 9b       	mov	r11,r7
80003e54:	4a 5c       	lddpc	r12,80003ee8 <malloc+0x258>
80003e56:	f0 1f 00 27 	mcall	80003ef0 <malloc+0x260>
80003e5a:	18 96       	mov	r6,r12
80003e5c:	c4 31       	brne	80003ee2 <malloc+0x252>
        check_malloced_chunk(gm, mem, nb);
        goto postaction;
      }
    }

    if (nb <= gm->dvsize) {
80003e5e:	4a 38       	lddpc	r8,80003ee8 <malloc+0x258>
80003e60:	70 28       	ld.w	r8,r8[0x8]
80003e62:	10 37       	cp.w	r7,r8
80003e64:	e0 8b 00 25 	brhi	80003eae <malloc+0x21e>
      size_t rsize = gm->dvsize - nb;
80003e68:	f0 07 01 09 	sub	r9,r8,r7
      mchunkptr p = gm->dv;
80003e6c:	49 fa       	lddpc	r10,80003ee8 <malloc+0x258>
80003e6e:	74 56       	ld.w	r6,r10[0x14]
      if (rsize >= MIN_CHUNK_SIZE) { /* split dv */
80003e70:	58 f9       	cp.w	r9,15
80003e72:	e0 88 00 0f 	brls	80003e90 <malloc+0x200>
        mchunkptr r = gm->dv = chunk_plus_offset(p, nb);
80003e76:	ec 07 00 08 	add	r8,r6,r7
80003e7a:	95 58       	st.w	r10[0x14],r8
        gm->dvsize = rsize;
80003e7c:	95 29       	st.w	r10[0x8],r9
        set_size_and_pinuse_of_free_chunk(r, rsize);
80003e7e:	12 9a       	mov	r10,r9
80003e80:	a1 aa       	sbr	r10,0x0
80003e82:	91 1a       	st.w	r8[0x4],r10
80003e84:	f0 09 09 09 	st.w	r8[r9],r9
        set_size_and_pinuse_of_inuse_chunk(gm, p, nb);
80003e88:	e8 17 00 03 	orl	r7,0x3
80003e8c:	8d 17       	st.w	r6[0x4],r7
80003e8e:	c0 e8       	rjmp	80003eaa <malloc+0x21a>
      }
      else { /* exhaust dv */
        size_t dvs = gm->dvsize;
        gm->dvsize = 0;
80003e90:	49 69       	lddpc	r9,80003ee8 <malloc+0x258>
80003e92:	30 0a       	mov	r10,0
80003e94:	93 2a       	st.w	r9[0x8],r10
        gm->dv = 0;
80003e96:	93 5a       	st.w	r9[0x14],r10
        set_inuse_and_pinuse(gm, p, dvs);
80003e98:	10 99       	mov	r9,r8
80003e9a:	e8 19 00 03 	orl	r9,0x3
80003e9e:	8d 19       	st.w	r6[0x4],r9
80003ea0:	ec 08 00 08 	add	r8,r6,r8
80003ea4:	70 19       	ld.w	r9,r8[0x4]
80003ea6:	a1 a9       	sbr	r9,0x0
80003ea8:	91 19       	st.w	r8[0x4],r9
      }
      mem = chunk2mem(p);
80003eaa:	2f 86       	sub	r6,-8
      check_malloced_chunk(gm, mem, nb);
      goto postaction;
80003eac:	c1 b8       	rjmp	80003ee2 <malloc+0x252>
    }

    else if (nb < gm->topsize) { /* Split top */
80003eae:	48 f8       	lddpc	r8,80003ee8 <malloc+0x258>
80003eb0:	70 38       	ld.w	r8,r8[0xc]
80003eb2:	10 37       	cp.w	r7,r8
80003eb4:	c1 22       	brcc	80003ed8 <malloc+0x248>
      size_t rsize = gm->topsize -= nb;
80003eb6:	0e 18       	sub	r8,r7
80003eb8:	48 cc       	lddpc	r12,80003ee8 <malloc+0x258>
80003eba:	99 38       	st.w	r12[0xc],r8
      mchunkptr p = gm->top;
80003ebc:	78 66       	ld.w	r6,r12[0x18]
      mchunkptr r = gm->top = chunk_plus_offset(p, nb);
80003ebe:	ec 07 00 09 	add	r9,r6,r7
80003ec2:	99 69       	st.w	r12[0x18],r9
      r->head = rsize | PINUSE_BIT;
80003ec4:	a1 a8       	sbr	r8,0x0
80003ec6:	93 18       	st.w	r9[0x4],r8
      set_size_and_pinuse_of_inuse_chunk(gm, p, nb);
80003ec8:	e8 17 00 03 	orl	r7,0x3
80003ecc:	8d 17       	st.w	r6[0x4],r7
      mem = chunk2mem(p);
80003ece:	2f 86       	sub	r6,-8
      check_top_chunk(gm, gm->top);
80003ed0:	78 6b       	ld.w	r11,r12[0x18]
80003ed2:	f0 1f 00 09 	mcall	80003ef4 <malloc+0x264>
      check_malloced_chunk(gm, mem, nb);
      goto postaction;
80003ed6:	c0 68       	rjmp	80003ee2 <malloc+0x252>
    }

    mem = sys_alloc(gm, nb);
80003ed8:	0e 9b       	mov	r11,r7
80003eda:	48 4c       	lddpc	r12,80003ee8 <malloc+0x258>
80003edc:	f0 1f 00 07 	mcall	80003ef8 <malloc+0x268>
80003ee0:	18 96       	mov	r6,r12
    POSTACTION(gm);
    return mem;
  }

  return 0;
}
80003ee2:	0c 9c       	mov	r12,r6
80003ee4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003ee8:	00 00       	add	r0,r0
80003eea:	05 44       	ld.w	r4,--r2
80003eec:	80 00       	ld.sh	r0,r0[0x0]
80003eee:	29 20       	sub	r0,-110
80003ef0:	80 00       	ld.sh	r0,r0[0x0]
80003ef2:	2a f8       	sub	r8,-81
80003ef4:	80 00       	ld.sh	r0,r0[0x0]
80003ef6:	25 38       	sub	r8,83
80003ef8:	80 00       	ld.sh	r0,r0[0x0]
80003efa:	33 e0       	mov	r0,62

80003efc <dlmalloc_sbrk>:
static void *cur_heap_pos = 0;

void * dlmalloc_sbrk(int increment)
{
	//Initialize cur_heap_pos
	if ( cur_heap_pos == 0 )
80003efc:	48 a8       	lddpc	r8,80003f24 <dlmalloc_sbrk+0x28>
80003efe:	70 08       	ld.w	r8,r8[0x0]
80003f00:	58 08       	cp.w	r8,0
80003f02:	c0 41       	brne	80003f0a <dlmalloc_sbrk+0xe>
	 	cur_heap_pos = (void *) (HEAP_START);
80003f04:	48 99       	lddpc	r9,80003f28 <dlmalloc_sbrk+0x2c>
80003f06:	48 88       	lddpc	r8,80003f24 <dlmalloc_sbrk+0x28>
80003f08:	91 09       	st.w	r8[0x0],r9

	if ( ((void *)((char *)cur_heap_pos + increment)) <= (void *) HEAP_END ){
80003f0a:	48 78       	lddpc	r8,80003f24 <dlmalloc_sbrk+0x28>
80003f0c:	70 08       	ld.w	r8,r8[0x0]
80003f0e:	f0 0c 00 0c 	add	r12,r8,r12
80003f12:	48 79       	lddpc	r9,80003f2c <dlmalloc_sbrk+0x30>
80003f14:	12 3c       	cp.w	r12,r9
80003f16:	e0 88 00 04 	brls	80003f1e <dlmalloc_sbrk+0x22>
80003f1a:	3f f8       	mov	r8,-1
80003f1c:	c0 38       	rjmp	80003f22 <dlmalloc_sbrk+0x26>
		void *heap_pos = cur_heap_pos;
		cur_heap_pos = (void *)((char *)cur_heap_pos +increment);
80003f1e:	48 29       	lddpc	r9,80003f24 <dlmalloc_sbrk+0x28>
80003f20:	93 0c       	st.w	r9[0x0],r12
		fflush(stderr);
#endif
		//errno = ENOMEM;
		return (void *)-1;
	}
}
80003f22:	5e f8       	retal	r8
80003f24:	00 00       	add	r0,r0
80003f26:	07 24       	ld.uh	r4,r3++
80003f28:	00 00       	add	r0,r0
80003f2a:	09 48       	ld.w	r8,--r4
80003f2c:	00 00       	add	r0,r0
80003f2e:	f0 00       	*unknown*

80003f30 <mmap>:
 */
void *mmap(void *start, int length,
	int prot, int flags, int fd, int offset)
{
#ifndef ONLY_MSPACES
	if(length == 0)
80003f30:	58 0b       	cp.w	r11,0
80003f32:	c0 41       	brne	80003f3a <mmap+0xa>
	{
		cur_heap_pos = (void *) HEAP_START;
80003f34:	48 89       	lddpc	r9,80003f54 <mmap+0x24>
80003f36:	48 98       	lddpc	r8,80003f58 <mmap+0x28>
80003f38:	91 09       	st.w	r8[0x0],r9
	}

	if ( (cur_heap_pos + length) <= (void *) HEAP_END )
80003f3a:	48 88       	lddpc	r8,80003f58 <mmap+0x28>
80003f3c:	70 0c       	ld.w	r12,r8[0x0]
80003f3e:	f8 0b 00 0b 	add	r11,r12,r11
80003f42:	48 78       	lddpc	r8,80003f5c <mmap+0x2c>
80003f44:	10 3b       	cp.w	r11,r8
80003f46:	e0 88 00 03 	brls	80003f4c <mmap+0x1c>
80003f4a:	5e fe       	retal	-1
	{
		void *heap_pos = cur_heap_pos;
		cur_heap_pos += length;
80003f4c:	48 38       	lddpc	r8,80003f58 <mmap+0x28>
80003f4e:	91 0b       	st.w	r8[0x0],r11
	}
	return (void *) -1;
#else
	return MORECORE(length);
#endif
}
80003f50:	5e fc       	retal	r12
80003f52:	00 00       	add	r0,r0
80003f54:	00 00       	add	r0,r0
80003f56:	09 48       	ld.w	r8,--r4
80003f58:	00 00       	add	r0,r0
80003f5a:	07 24       	ld.uh	r4,r3++
80003f5c:	00 00       	add	r0,r0
80003f5e:	f0 00       	*unknown*

80003f60 <munmap>:

int munmap(void *start, int length)
{
#ifndef ONLY_MSPACES
	if( (cur_heap_pos - length) < HEAP_START)
80003f60:	48 58       	lddpc	r8,80003f74 <munmap+0x14>
80003f62:	70 08       	ld.w	r8,r8[0x0]
80003f64:	16 18       	sub	r8,r11
80003f66:	48 59       	lddpc	r9,80003f78 <munmap+0x18>
80003f68:	12 38       	cp.w	r8,r9
80003f6a:	c0 22       	brcc	80003f6e <munmap+0xe>
80003f6c:	5e fe       	retal	-1
	{
		return -1;
	}
	else
	{
		cur_heap_pos -= length;
80003f6e:	48 29       	lddpc	r9,80003f74 <munmap+0x14>
80003f70:	93 08       	st.w	r9[0x0],r8
80003f72:	5e fd       	retal	0
80003f74:	00 00       	add	r0,r0
80003f76:	07 24       	ld.uh	r4,r3++
80003f78:	00 00       	add	r0,r0
80003f7a:	09 48       	ld.w	r8,--r4

80003f7c <i2c_test_02>:

/*
 * Simples teste de envio (AVR -> CC) para verificacao do sistema de testes. (Result Fail)
 */
bool i2c_test_02()
{
80003f7c:	d4 21       	pushm	r4-r7,lr
80003f7e:	20 7d       	sub	sp,28
	print_dbg("\n\n==============================\nExecutando i2c teste 02...\n==============================\n");
80003f80:	4d bb       	lddpc	r11,800040ec <i2c_test_02+0x170>
80003f82:	fc 7c 14 00 	mov	r12,-191488
80003f86:	f0 1f 00 5b 	mcall	800040f0 <i2c_test_02+0x174>
	
	uint8_t sendBuffer[5] = {0x03, 0xFF, 0xEF, 0x3F, 0x23};
80003f8a:	4d b9       	lddpc	r9,800040f4 <i2c_test_02+0x178>
80003f8c:	fa c8 ff ec 	sub	r8,sp,-20
80003f90:	72 0a       	ld.w	r10,r9[0x0]
80003f92:	91 0a       	st.w	r8[0x0],r10
80003f94:	13 c9       	ld.ub	r9,r9[0x4]
80003f96:	b0 c9       	st.b	r8[0x4],r9
	int i, aux, testNumber = 2, paramsSize = 5;
	cmd_frame_t cmdFrame, ansFrame;
	bool result;
	
	cmdFrame = newEmptyTestCmdFrame(testNumber, paramsSize);
80003f98:	fa c7 ff f6 	sub	r7,sp,-10
80003f9c:	30 5a       	mov	r10,5
80003f9e:	30 2b       	mov	r11,2
80003fa0:	0e 9c       	mov	r12,r7
80003fa2:	f0 1f 00 56 	mcall	800040f8 <i2c_test_02+0x17c>
80003fa6:	fb 15 00 10 	ld.uh	r5,sp[16]
80003faa:	fb 18 00 12 	ld.uh	r8,sp[18]
80003fae:	f1 e5 11 05 	or	r5,r8,r5<<0x10
	cmdFrame.params[0] = 0x03;
80003fb2:	30 38       	mov	r8,3
80003fb4:	aa 88       	st.b	r5[0x0],r8
	cmdFrame.params[1] = 0xFF;
80003fb6:	3f f8       	mov	r8,-1
80003fb8:	aa 98       	st.b	r5[0x1],r8
	cmdFrame.params[2] = 0xEF;
80003fba:	3e f8       	mov	r8,-17
80003fbc:	aa a8       	st.b	r5[0x2],r8
	cmdFrame.params[3] = 0x3E; //Causara o Erro
80003fbe:	33 e8       	mov	r8,62
80003fc0:	aa b8       	st.b	r5[0x3],r8
	cmdFrame.params[4] = 0x23;
80003fc2:	32 38       	mov	r8,35
80003fc4:	aa c8       	st.b	r5[0x4],r8
	
	//Notifica o CC sobre a execucao do teste 01 e envia os dados auxiliares.
	sendTestCmdFrame(cmdFrame);
80003fc6:	ea 06 16 10 	lsr	r6,r5,0x10
80003fca:	fb 56 00 10 	st.h	sp[16],r6
80003fce:	fb 55 00 12 	st.h	sp[18],r5
80003fd2:	20 3d       	sub	sp,12
80003fd4:	30 a4       	mov	r4,10
80003fd6:	08 9a       	mov	r10,r4
80003fd8:	0e 9b       	mov	r11,r7
80003fda:	1a 9c       	mov	r12,sp
80003fdc:	f0 1f 00 48 	mcall	800040fc <i2c_test_02+0x180>
80003fe0:	f0 1f 00 48 	mcall	80004100 <i2c_test_02+0x184>
	
	print_dbg("\n\nTest command sent: ");
80003fe4:	4c 8b       	lddpc	r11,80004104 <i2c_test_02+0x188>
80003fe6:	fc 7c 14 00 	mov	r12,-191488
80003fea:	f0 1f 00 42 	mcall	800040f0 <i2c_test_02+0x174>
	printfCmd(cmdFrame);
80003fee:	fb 56 00 1c 	st.h	sp[28],r6
80003ff2:	fb 55 00 1e 	st.h	sp[30],r5
80003ff6:	20 3d       	sub	sp,12
80003ff8:	08 9a       	mov	r10,r4
80003ffa:	0e 9b       	mov	r11,r7
80003ffc:	1a 9c       	mov	r12,sp
80003ffe:	f0 1f 00 40 	mcall	800040fc <i2c_test_02+0x180>
80004002:	f0 1f 00 42 	mcall	80004108 <i2c_test_02+0x18c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004006:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000400a:	e0 6a 12 00 	mov	r10,4608
8000400e:	ea 1a 00 7a 	orh	r10,0x7a
80004012:	f0 0a 00 0a 	add	r10,r8,r10
80004016:	2f ad       	sub	sp,-24
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004018:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000401c:	14 38       	cp.w	r8,r10
8000401e:	e0 88 00 08 	brls	8000402e <i2c_test_02+0xb2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004022:	12 38       	cp.w	r8,r9
80004024:	fe 98 ff fa 	brls	80004018 <i2c_test_02+0x9c>
80004028:	12 3a       	cp.w	r10,r9
8000402a:	c4 e3       	brcs	800040c6 <i2c_test_02+0x14a>
8000402c:	cf 6b       	rjmp	80004018 <i2c_test_02+0x9c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000402e:	12 38       	cp.w	r8,r9
80004030:	e0 8b 00 4b 	brhi	800040c6 <i2c_test_02+0x14a>
80004034:	12 3a       	cp.w	r10,r9
80004036:	c4 83       	brcs	800040c6 <i2c_test_02+0x14a>
80004038:	cf 0b       	rjmp	80004018 <i2c_test_02+0x9c>
	twim_write( TWI_MASTER, sendBuffer, paramsSize, CUBE_COMPUTER_ADDRESS, false );
	
	ansFrame = rcvTestCmdAnswer();
	if(ansFrame.cmdCode != 0)
	{
		if( ansFrame.params[0] == PARAM_TEST_FAIL )
8000403a:	9a b9       	ld.uh	r9,sp[0x6]
8000403c:	9a c8       	ld.uh	r8,sp[0x8]
8000403e:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80004042:	11 89       	ld.ub	r9,r8[0x0]
80004044:	3f f8       	mov	r8,-1
80004046:	f0 09 18 00 	cp.b	r9,r8
8000404a:	c0 81       	brne	8000405a <i2c_test_02+0xde>
		{
			result = false;
			print_dbg( "\n\nFAIL" );
8000404c:	4b 0b       	lddpc	r11,8000410c <i2c_test_02+0x190>
8000404e:	fc 7c 14 00 	mov	r12,-191488
80004052:	f0 1f 00 28 	mcall	800040f0 <i2c_test_02+0x174>
80004056:	30 06       	mov	r6,0
80004058:	c0 78       	rjmp	80004066 <i2c_test_02+0xea>
		}
		else
		{
			result = true;
			print_dbg( "\n\nPASS" );
8000405a:	4a eb       	lddpc	r11,80004110 <i2c_test_02+0x194>
8000405c:	fc 7c 14 00 	mov	r12,-191488
80004060:	f0 1f 00 24 	mcall	800040f0 <i2c_test_02+0x174>
80004064:	30 16       	mov	r6,1
		}
		
		print_dbg("\n\nTest answer received: ");
80004066:	4a cb       	lddpc	r11,80004114 <i2c_test_02+0x198>
80004068:	fc 7c 14 00 	mov	r12,-191488
8000406c:	f0 1f 00 21 	mcall	800040f0 <i2c_test_02+0x174>
		printfCmd(ansFrame);
80004070:	20 3d       	sub	sp,12
80004072:	fa c7 ff f4 	sub	r7,sp,-12
80004076:	ee e8 00 00 	ld.d	r8,r7[0]
8000407a:	fa e9 00 00 	st.d	sp[0],r8
8000407e:	ef 38 00 08 	ld.ub	r8,r7[8]
80004082:	fb 68 00 08 	st.b	sp[8],r8
80004086:	ef 38 00 09 	ld.ub	r8,r7[9]
8000408a:	fb 68 00 09 	st.b	sp[9],r8
8000408e:	f0 1f 00 1f 	mcall	80004108 <i2c_test_02+0x18c>
		freeCmdFrame(ansFrame);
80004092:	20 3d       	sub	sp,12
80004094:	ee e8 00 00 	ld.d	r8,r7[0]
80004098:	fa e9 00 00 	st.d	sp[0],r8
8000409c:	ef 38 00 08 	ld.ub	r8,r7[8]
800040a0:	fb 68 00 08 	st.b	sp[8],r8
800040a4:	ef 38 00 09 	ld.ub	r8,r7[9]
800040a8:	fb 68 00 09 	st.b	sp[9],r8
800040ac:	f0 1f 00 1b 	mcall	80004118 <i2c_test_02+0x19c>
800040b0:	2f ad       	sub	sp,-24
800040b2:	c0 78       	rjmp	800040c0 <i2c_test_02+0x144>
	}
	else
	{
		print_dbg( "\n\nFAIL" );
800040b4:	49 6b       	lddpc	r11,8000410c <i2c_test_02+0x190>
800040b6:	fc 7c 14 00 	mov	r12,-191488
800040ba:	f0 1f 00 0e 	mcall	800040f0 <i2c_test_02+0x174>
800040be:	30 06       	mov	r6,0
		result = false;
	}
	
	return result;
}
800040c0:	0c 9c       	mov	r12,r6
800040c2:	2f 9d       	sub	sp,-28
800040c4:	d8 22       	popm	r4-r7,pc
	print_dbg("\n\nTest command sent: ");
	printfCmd(cmdFrame);

	//Espera o CC se preparar para o teste.
	delay_ms(CC_PREPARE_TO_TEST_DELAY);
	twim_write( TWI_MASTER, sendBuffer, paramsSize, CUBE_COMPUTER_ADDRESS, false );
800040c6:	30 08       	mov	r8,0
800040c8:	30 59       	mov	r9,5
800040ca:	12 9a       	mov	r10,r9
800040cc:	fa cb ff ec 	sub	r11,sp,-20
800040d0:	fe 7c 38 00 	mov	r12,-51200
800040d4:	f0 1f 00 12 	mcall	8000411c <i2c_test_02+0x1a0>
	
	ansFrame = rcvTestCmdAnswer();
800040d8:	1a 9c       	mov	r12,sp
800040da:	f0 1f 00 12 	mcall	80004120 <i2c_test_02+0x1a4>
	if(ansFrame.cmdCode != 0)
800040de:	9a 89       	ld.uh	r9,sp[0x0]
800040e0:	30 08       	mov	r8,0
800040e2:	f0 09 19 00 	cp.h	r9,r8
800040e6:	ca a1       	brne	8000403a <i2c_test_02+0xbe>
800040e8:	ce 6b       	rjmp	800040b4 <i2c_test_02+0x138>
800040ea:	00 00       	add	r0,r0
800040ec:	80 00       	ld.sh	r0,r0[0x0]
800040ee:	ac 38       	st.h	r6[0x6],r8
800040f0:	80 00       	ld.sh	r0,r0[0x0]
800040f2:	4d f8       	lddpc	r8,8000426c <i2c_test_01+0x148>
800040f4:	80 00       	ld.sh	r0,r0[0x0]
800040f6:	ac 14       	st.h	r6[0x2],r4
800040f8:	80 00       	ld.sh	r0,r0[0x0]
800040fa:	47 90       	lddsp	r0,sp[0x1e4]
800040fc:	80 00       	ld.sh	r0,r0[0x0]
800040fe:	50 5c       	stdsp	sp[0x14],r12
80004100:	80 00       	ld.sh	r0,r0[0x0]
80004102:	46 e0       	lddsp	r0,sp[0x1b8]
80004104:	80 00       	ld.sh	r0,r0[0x0]
80004106:	ac 94       	st.b	r6[0x1],r4
80004108:	80 00       	ld.sh	r0,r0[0x0]
8000410a:	49 ac       	lddpc	r12,80004170 <i2c_test_01+0x4c>
8000410c:	80 00       	ld.sh	r0,r0[0x0]
8000410e:	ac ac       	st.b	r6[0x2],r12
80004110:	80 00       	ld.sh	r0,r0[0x0]
80004112:	ac b4       	st.b	r6[0x3],r4
80004114:	80 00       	ld.sh	r0,r0[0x0]
80004116:	ac bc       	st.b	r6[0x3],r12
80004118:	80 00       	ld.sh	r0,r0[0x0]
8000411a:	47 70       	lddsp	r0,sp[0x1dc]
8000411c:	80 00       	ld.sh	r0,r0[0x0]
8000411e:	21 78       	sub	r8,23
80004120:	80 00       	ld.sh	r0,r0[0x0]
80004122:	48 28       	lddpc	r8,80004128 <i2c_test_01+0x4>

80004124 <i2c_test_01>:

/*
 * Simples teste de envio (AVR -> CC) para verificacao do sistema de testes. (Result Pass)
 */
bool i2c_test_01()
{
80004124:	d4 21       	pushm	r4-r7,lr
80004126:	20 7d       	sub	sp,28
	print_dbg("\n\n==============================\nExecutando i2c teste 01...\n==============================\n");
80004128:	4d bb       	lddpc	r11,80004294 <i2c_test_01+0x170>
8000412a:	fc 7c 14 00 	mov	r12,-191488
8000412e:	f0 1f 00 5b 	mcall	80004298 <i2c_test_01+0x174>
	
	uint8_t sendBuffer[5] = {0x03, 0xFF, 0xEF, 0x3F, 0x23};
80004132:	4d b9       	lddpc	r9,8000429c <i2c_test_01+0x178>
80004134:	fa c8 ff ec 	sub	r8,sp,-20
80004138:	72 0a       	ld.w	r10,r9[0x0]
8000413a:	91 0a       	st.w	r8[0x0],r10
8000413c:	13 c9       	ld.ub	r9,r9[0x4]
8000413e:	b0 c9       	st.b	r8[0x4],r9
	int i, aux, testNumber = 1, paramsSize = 5;
	cmd_frame_t cmdFrame, ansFrame;
	bool result;
	
	cmdFrame = newEmptyTestCmdFrame(testNumber, paramsSize);
80004140:	fa c7 ff f6 	sub	r7,sp,-10
80004144:	30 5a       	mov	r10,5
80004146:	30 1b       	mov	r11,1
80004148:	0e 9c       	mov	r12,r7
8000414a:	f0 1f 00 56 	mcall	800042a0 <i2c_test_01+0x17c>
8000414e:	fb 15 00 10 	ld.uh	r5,sp[16]
80004152:	fb 18 00 12 	ld.uh	r8,sp[18]
80004156:	f1 e5 11 05 	or	r5,r8,r5<<0x10
	cmdFrame.params[0] = 0x03;
8000415a:	30 38       	mov	r8,3
8000415c:	aa 88       	st.b	r5[0x0],r8
	cmdFrame.params[1] = 0xFF;
8000415e:	3f f8       	mov	r8,-1
80004160:	aa 98       	st.b	r5[0x1],r8
	cmdFrame.params[2] = 0xEF;
80004162:	3e f8       	mov	r8,-17
80004164:	aa a8       	st.b	r5[0x2],r8
	cmdFrame.params[3] = 0x3F;
80004166:	33 f8       	mov	r8,63
80004168:	aa b8       	st.b	r5[0x3],r8
	cmdFrame.params[4] = 0x23;
8000416a:	32 38       	mov	r8,35
8000416c:	aa c8       	st.b	r5[0x4],r8
		
	//Notifica o CC sobre a execucao do teste 01 e envia os dados auxiliares.
	sendTestCmdFrame(cmdFrame);
8000416e:	ea 06 16 10 	lsr	r6,r5,0x10
80004172:	fb 56 00 10 	st.h	sp[16],r6
80004176:	fb 55 00 12 	st.h	sp[18],r5
8000417a:	20 3d       	sub	sp,12
8000417c:	30 a4       	mov	r4,10
8000417e:	08 9a       	mov	r10,r4
80004180:	0e 9b       	mov	r11,r7
80004182:	1a 9c       	mov	r12,sp
80004184:	f0 1f 00 48 	mcall	800042a4 <i2c_test_01+0x180>
80004188:	f0 1f 00 48 	mcall	800042a8 <i2c_test_01+0x184>
	
	print_dbg("\n\nTest command sent: ");
8000418c:	4c 8b       	lddpc	r11,800042ac <i2c_test_01+0x188>
8000418e:	fc 7c 14 00 	mov	r12,-191488
80004192:	f0 1f 00 42 	mcall	80004298 <i2c_test_01+0x174>
	printfCmd(cmdFrame);
80004196:	fb 56 00 1c 	st.h	sp[28],r6
8000419a:	fb 55 00 1e 	st.h	sp[30],r5
8000419e:	20 3d       	sub	sp,12
800041a0:	08 9a       	mov	r10,r4
800041a2:	0e 9b       	mov	r11,r7
800041a4:	1a 9c       	mov	r12,sp
800041a6:	f0 1f 00 40 	mcall	800042a4 <i2c_test_01+0x180>
800041aa:	f0 1f 00 42 	mcall	800042b0 <i2c_test_01+0x18c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800041ae:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800041b2:	e0 6a 12 00 	mov	r10,4608
800041b6:	ea 1a 00 7a 	orh	r10,0x7a
800041ba:	f0 0a 00 0a 	add	r10,r8,r10
800041be:	2f ad       	sub	sp,-24
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800041c0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800041c4:	14 38       	cp.w	r8,r10
800041c6:	e0 88 00 08 	brls	800041d6 <i2c_test_01+0xb2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800041ca:	12 38       	cp.w	r8,r9
800041cc:	fe 98 ff fa 	brls	800041c0 <i2c_test_01+0x9c>
800041d0:	12 3a       	cp.w	r10,r9
800041d2:	c4 e3       	brcs	8000426e <i2c_test_01+0x14a>
800041d4:	cf 6b       	rjmp	800041c0 <i2c_test_01+0x9c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800041d6:	12 38       	cp.w	r8,r9
800041d8:	e0 8b 00 4b 	brhi	8000426e <i2c_test_01+0x14a>
800041dc:	12 3a       	cp.w	r10,r9
800041de:	c4 83       	brcs	8000426e <i2c_test_01+0x14a>
800041e0:	cf 0b       	rjmp	800041c0 <i2c_test_01+0x9c>
	twim_write( TWI_MASTER, sendBuffer, paramsSize, CUBE_COMPUTER_ADDRESS, false );
	
	ansFrame = rcvTestCmdAnswer();
	if(ansFrame.cmdCode != 0)
	{
		if( ansFrame.params[0] == PARAM_TEST_FAIL )
800041e2:	9a b9       	ld.uh	r9,sp[0x6]
800041e4:	9a c8       	ld.uh	r8,sp[0x8]
800041e6:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800041ea:	11 89       	ld.ub	r9,r8[0x0]
800041ec:	3f f8       	mov	r8,-1
800041ee:	f0 09 18 00 	cp.b	r9,r8
800041f2:	c0 81       	brne	80004202 <i2c_test_01+0xde>
		{
			result = false;
			print_dbg( "\n\nFAIL" );
800041f4:	4b 0b       	lddpc	r11,800042b4 <i2c_test_01+0x190>
800041f6:	fc 7c 14 00 	mov	r12,-191488
800041fa:	f0 1f 00 28 	mcall	80004298 <i2c_test_01+0x174>
800041fe:	30 06       	mov	r6,0
80004200:	c0 78       	rjmp	8000420e <i2c_test_01+0xea>
		}
		else
		{
			result = true;
			print_dbg( "\n\nPASS" );
80004202:	4a eb       	lddpc	r11,800042b8 <i2c_test_01+0x194>
80004204:	fc 7c 14 00 	mov	r12,-191488
80004208:	f0 1f 00 24 	mcall	80004298 <i2c_test_01+0x174>
8000420c:	30 16       	mov	r6,1
		}
		
		print_dbg("\n\nTest answer received: ");
8000420e:	4a cb       	lddpc	r11,800042bc <i2c_test_01+0x198>
80004210:	fc 7c 14 00 	mov	r12,-191488
80004214:	f0 1f 00 21 	mcall	80004298 <i2c_test_01+0x174>
		printfCmd(ansFrame);
80004218:	20 3d       	sub	sp,12
8000421a:	fa c7 ff f4 	sub	r7,sp,-12
8000421e:	ee e8 00 00 	ld.d	r8,r7[0]
80004222:	fa e9 00 00 	st.d	sp[0],r8
80004226:	ef 38 00 08 	ld.ub	r8,r7[8]
8000422a:	fb 68 00 08 	st.b	sp[8],r8
8000422e:	ef 38 00 09 	ld.ub	r8,r7[9]
80004232:	fb 68 00 09 	st.b	sp[9],r8
80004236:	f0 1f 00 1f 	mcall	800042b0 <i2c_test_01+0x18c>
		freeCmdFrame(ansFrame);
8000423a:	20 3d       	sub	sp,12
8000423c:	ee e8 00 00 	ld.d	r8,r7[0]
80004240:	fa e9 00 00 	st.d	sp[0],r8
80004244:	ef 38 00 08 	ld.ub	r8,r7[8]
80004248:	fb 68 00 08 	st.b	sp[8],r8
8000424c:	ef 38 00 09 	ld.ub	r8,r7[9]
80004250:	fb 68 00 09 	st.b	sp[9],r8
80004254:	f0 1f 00 1b 	mcall	800042c0 <i2c_test_01+0x19c>
80004258:	2f ad       	sub	sp,-24
8000425a:	c0 78       	rjmp	80004268 <i2c_test_01+0x144>
	}
	else
	{
		print_dbg( "\n\nFAIL" );
8000425c:	49 6b       	lddpc	r11,800042b4 <i2c_test_01+0x190>
8000425e:	fc 7c 14 00 	mov	r12,-191488
80004262:	f0 1f 00 0e 	mcall	80004298 <i2c_test_01+0x174>
80004266:	30 06       	mov	r6,0
		result = false;
	}
	
	return result;
}
80004268:	0c 9c       	mov	r12,r6
8000426a:	2f 9d       	sub	sp,-28
8000426c:	d8 22       	popm	r4-r7,pc
	print_dbg("\n\nTest command sent: ");
	printfCmd(cmdFrame);

	//Espera o CC se preparar para o teste.
	delay_ms(CC_PREPARE_TO_TEST_DELAY);
	twim_write( TWI_MASTER, sendBuffer, paramsSize, CUBE_COMPUTER_ADDRESS, false );
8000426e:	30 08       	mov	r8,0
80004270:	30 59       	mov	r9,5
80004272:	12 9a       	mov	r10,r9
80004274:	fa cb ff ec 	sub	r11,sp,-20
80004278:	fe 7c 38 00 	mov	r12,-51200
8000427c:	f0 1f 00 12 	mcall	800042c4 <i2c_test_01+0x1a0>
	
	ansFrame = rcvTestCmdAnswer();
80004280:	1a 9c       	mov	r12,sp
80004282:	f0 1f 00 12 	mcall	800042c8 <i2c_test_01+0x1a4>
	if(ansFrame.cmdCode != 0)
80004286:	9a 89       	ld.uh	r9,sp[0x0]
80004288:	30 08       	mov	r8,0
8000428a:	f0 09 19 00 	cp.h	r9,r8
8000428e:	ca a1       	brne	800041e2 <i2c_test_01+0xbe>
80004290:	ce 6b       	rjmp	8000425c <i2c_test_01+0x138>
80004292:	00 00       	add	r0,r0
80004294:	80 00       	ld.sh	r0,r0[0x0]
80004296:	ac d8       	st.b	r6[0x5],r8
80004298:	80 00       	ld.sh	r0,r0[0x0]
8000429a:	4d f8       	lddpc	r8,80004414 <sd_exec_test+0xa8>
8000429c:	80 00       	ld.sh	r0,r0[0x0]
8000429e:	ac 0c       	st.h	r6[0x0],r12
800042a0:	80 00       	ld.sh	r0,r0[0x0]
800042a2:	47 90       	lddsp	r0,sp[0x1e4]
800042a4:	80 00       	ld.sh	r0,r0[0x0]
800042a6:	50 5c       	stdsp	sp[0x14],r12
800042a8:	80 00       	ld.sh	r0,r0[0x0]
800042aa:	46 e0       	lddsp	r0,sp[0x1b8]
800042ac:	80 00       	ld.sh	r0,r0[0x0]
800042ae:	ac 94       	st.b	r6[0x1],r4
800042b0:	80 00       	ld.sh	r0,r0[0x0]
800042b2:	49 ac       	lddpc	r12,80004318 <initI2CTestsInterface+0x4>
800042b4:	80 00       	ld.sh	r0,r0[0x0]
800042b6:	ac ac       	st.b	r6[0x2],r12
800042b8:	80 00       	ld.sh	r0,r0[0x0]
800042ba:	ac b4       	st.b	r6[0x3],r4
800042bc:	80 00       	ld.sh	r0,r0[0x0]
800042be:	ac bc       	st.b	r6[0x3],r12
800042c0:	80 00       	ld.sh	r0,r0[0x0]
800042c2:	47 70       	lddsp	r0,sp[0x1dc]
800042c4:	80 00       	ld.sh	r0,r0[0x0]
800042c6:	21 78       	sub	r8,23
800042c8:	80 00       	ld.sh	r0,r0[0x0]
800042ca:	48 28       	lddpc	r8,800042d0 <i2c_test_all+0x4>

800042cc <i2c_test_all>:
	
	gpio_tgl_gpio_pin(ITASAT_LED5);
}

void i2c_test_all()
{
800042cc:	d4 01       	pushm	lr
	i2c_test_01();
800042ce:	f0 1f 00 03 	mcall	800042d8 <i2c_test_all+0xc>
	i2c_test_02();
800042d2:	f0 1f 00 03 	mcall	800042dc <i2c_test_all+0x10>
}
800042d6:	d8 02       	popm	pc
800042d8:	80 00       	ld.sh	r0,r0[0x0]
800042da:	41 24       	lddsp	r4,sp[0x48]
800042dc:	80 00       	ld.sh	r0,r0[0x0]
800042de:	3f 7c       	mov	r12,-9

800042e0 <StopFunction>:
 * verificacao executa um comando toggle em um determino LED. Apos as verificacoes das flags, o programa "reseta" as mesmas para que sejam usadas na proxima transmissao.
 *
 * \return \ref void.
 */
void StopFunction()
{
800042e0:	d4 01       	pushm	lr
	const char* texto;
	
	gpio_tgl_gpio_pin(ITASAT_LED5);
800042e2:	30 dc       	mov	r12,13
800042e4:	f0 1f 00 02 	mcall	800042ec <StopFunction+0xc>
}
800042e8:	d8 02       	popm	pc
800042ea:	00 00       	add	r0,r0
800042ec:	80 00       	ld.sh	r0,r0[0x0]
800042ee:	4c 36       	lddpc	r6,800043f8 <sd_exec_test+0x8c>

800042f0 <TxFunction>:
 * e envia o byte que ela retorna para ao Master. A funcao utiliza a flag \ref SentBytesCount para enviar o byte correto.
 *
 * \return Byte a ser enviado ao Master.
 */
uint8_t TxFunction()
{
800042f0:	d4 01       	pushm	lr
	const char* texto;
	
	gpio_tgl_gpio_pin(ITASAT_LED6);
800042f2:	30 ec       	mov	r12,14
800042f4:	f0 1f 00 03 	mcall	80004300 <TxFunction+0x10>
	
	return 0xaa;
}
800042f8:	e0 6c 00 aa 	mov	r12,170
800042fc:	d8 02       	popm	pc
800042fe:	00 00       	add	r0,r0
80004300:	80 00       	ld.sh	r0,r0[0x0]
80004302:	4c 36       	lddpc	r6,8000440c <sd_exec_test+0xa0>

80004304 <RxFunction>:
 * \param ReceivedData Byte recebido na comunicacao
 *
 * \return \ref void.
 */
void RxFunction( uint8_t ReceivedData )
{
80004304:	d4 01       	pushm	lr
	char* texto;
	gpio_tgl_gpio_pin(ITASAT_LED7);
80004306:	30 fc       	mov	r12,15
80004308:	f0 1f 00 02 	mcall	80004310 <RxFunction+0xc>
	
// 	sprintf( texto, "\nByte %d recebido: 0x%x", bytes_count, ReceivedData);
// 	usart_write_line(DBG_UART, texto);
}
8000430c:	d8 02       	popm	pc
8000430e:	00 00       	add	r0,r0
80004310:	80 00       	ld.sh	r0,r0[0x0]
80004312:	4c 36       	lddpc	r6,8000441c <sd_exec_test+0xb0>

80004314 <initI2CTestsInterface>:
	.tx = &TxFunction,
	.stop = &StopFunction
};

void initI2CTestsInterface()
{
80004314:	d4 01       	pushm	lr
	gpio_enable_module_pin( TWIS0_1_TWD_PIN, TWIS0_1_TWD_FUNCTION );
80004316:	30 0b       	mov	r11,0
80004318:	34 2c       	mov	r12,66
8000431a:	f0 1f 00 0e 	mcall	80004350 <initI2CTestsInterface+0x3c>
	gpio_enable_module_pin( TWIS0_1_TWCK_PIN, TWIS0_1_TWCK_FUNCTION );
8000431e:	30 0b       	mov	r11,0
80004320:	34 3c       	mov	r12,67
80004322:	f0 1f 00 0c 	mcall	80004350 <initI2CTestsInterface+0x3c>
	
	if( STATUS_OK == twis_slave_init( TWI_SLAVE, &TWIS_OPTIONS, &TWIS_FUNCTIONS ))
80004326:	48 ca       	lddpc	r10,80004354 <initI2CTestsInterface+0x40>
80004328:	48 cb       	lddpc	r11,80004358 <initI2CTestsInterface+0x44>
8000432a:	fe 7c 40 00 	mov	r12,-49152
8000432e:	f0 1f 00 0c 	mcall	8000435c <initI2CTestsInterface+0x48>
80004332:	c0 41       	brne	8000433a <initI2CTestsInterface+0x26>
		gpio_set_pin_low( ITASAT_LED2 );
80004334:	30 ac       	mov	r12,10
80004336:	f0 1f 00 0b 	mcall	80004360 <initI2CTestsInterface+0x4c>

	if( STATUS_OK == twim_master_init( TWI_MASTER, &TWIM_OPTIONS ))
8000433a:	48 bb       	lddpc	r11,80004364 <initI2CTestsInterface+0x50>
8000433c:	fe 7c 38 00 	mov	r12,-51200
80004340:	f0 1f 00 0a 	mcall	80004368 <initI2CTestsInterface+0x54>
80004344:	c0 41       	brne	8000434c <initI2CTestsInterface+0x38>
		gpio_set_pin_low( ITASAT_LED3 );
80004346:	30 bc       	mov	r12,11
80004348:	f0 1f 00 06 	mcall	80004360 <initI2CTestsInterface+0x4c>
8000434c:	d8 02       	popm	pc
8000434e:	00 00       	add	r0,r0
80004350:	80 00       	ld.sh	r0,r0[0x0]
80004352:	4a 5c       	lddpc	r12,800043e4 <sd_exec_test+0x78>
80004354:	80 00       	ld.sh	r0,r0[0x0]
80004356:	ac 1c       	st.h	r6[0x2],r12
80004358:	80 00       	ld.sh	r0,r0[0x0]
8000435a:	ac 00       	st.h	r6[0x0],r0
8000435c:	80 00       	ld.sh	r0,r0[0x0]
8000435e:	24 0c       	sub	r12,64
80004360:	80 00       	ld.sh	r0,r0[0x0]
80004362:	4c 20       	lddpc	r0,80004468 <sd_exec_test+0xfc>
80004364:	80 00       	ld.sh	r0,r0[0x0]
80004366:	ac 28       	st.h	r6[0x4],r8
80004368:	80 00       	ld.sh	r0,r0[0x0]
8000436a:	22 48       	sub	r8,36

8000436c <sd_exec_test>:
 */ 

#include <sd_tests.h>

bool sd_exec_test( int testNumber )
{
8000436c:	eb cd 40 c0 	pushm	r6-r7,lr
80004370:	20 5d       	sub	sp,20
	int i, aux, paramsSize = 1; /* Nao tem parametro, mas quando o paramsSize eh 0 esta ocorrendo um erro. (Atividade futura corrigir) */
	cmd_frame_t cmdFrame, ansFrame;
	bool result;
	
	cmdFrame = newEmptyTestCmdFrame(testNumber, paramsSize);
80004372:	fa c7 ff f6 	sub	r7,sp,-10
80004376:	30 1a       	mov	r10,1
80004378:	f7 dc c0 10 	bfextu	r11,r12,0x0,0x10
8000437c:	0e 9c       	mov	r12,r7
8000437e:	f0 1f 00 36 	mcall	80004454 <sd_exec_test+0xe8>
	
	//Notifica o CC sobre a execucao do teste 01 e envia os dados auxiliares.
	sendTestCmdFrame(cmdFrame);
80004382:	20 3d       	sub	sp,12
80004384:	30 a6       	mov	r6,10
80004386:	0c 9a       	mov	r10,r6
80004388:	0e 9b       	mov	r11,r7
8000438a:	1a 9c       	mov	r12,sp
8000438c:	f0 1f 00 33 	mcall	80004458 <sd_exec_test+0xec>
80004390:	f0 1f 00 33 	mcall	8000445c <sd_exec_test+0xf0>
	
	print_dbg("\n\nTest command sent: ");
80004394:	4b 3b       	lddpc	r11,80004460 <sd_exec_test+0xf4>
80004396:	fc 7c 14 00 	mov	r12,-191488
8000439a:	f0 1f 00 33 	mcall	80004464 <sd_exec_test+0xf8>
	printfCmd(cmdFrame);
8000439e:	20 3d       	sub	sp,12
800043a0:	0c 9a       	mov	r10,r6
800043a2:	0e 9b       	mov	r11,r7
800043a4:	1a 9c       	mov	r12,sp
800043a6:	f0 1f 00 2d 	mcall	80004458 <sd_exec_test+0xec>
800043aa:	f0 1f 00 30 	mcall	80004468 <sd_exec_test+0xfc>
	
	ansFrame = rcvTestCmdAnswer();
800043ae:	fa cc ff e8 	sub	r12,sp,-24
800043b2:	f0 1f 00 2f 	mcall	8000446c <sd_exec_test+0x100>
	if(ansFrame.cmdCode != 0)
800043b6:	fb 19 00 18 	ld.uh	r9,sp[24]
800043ba:	2f ad       	sub	sp,-24
800043bc:	30 08       	mov	r8,0
800043be:	f0 09 19 00 	cp.h	r9,r8
800043c2:	c3 e0       	breq	8000443e <sd_exec_test+0xd2>
	{
		if( ansFrame.params[0] == PARAM_TEST_FAIL )
800043c4:	9a b9       	ld.uh	r9,sp[0x6]
800043c6:	9a c8       	ld.uh	r8,sp[0x8]
800043c8:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800043cc:	11 89       	ld.ub	r9,r8[0x0]
800043ce:	3f f8       	mov	r8,-1
800043d0:	f0 09 18 00 	cp.b	r9,r8
800043d4:	c0 81       	brne	800043e4 <sd_exec_test+0x78>
		{
			result = false;
			print_dbg( "\n\nFAIL" );
800043d6:	4a 7b       	lddpc	r11,80004470 <sd_exec_test+0x104>
800043d8:	fc 7c 14 00 	mov	r12,-191488
800043dc:	f0 1f 00 22 	mcall	80004464 <sd_exec_test+0xf8>
800043e0:	30 06       	mov	r6,0
800043e2:	c0 78       	rjmp	800043f0 <sd_exec_test+0x84>
		}
		else
		{
			result = true;
			print_dbg( "\n\nPASS" );
800043e4:	4a 4b       	lddpc	r11,80004474 <sd_exec_test+0x108>
800043e6:	fc 7c 14 00 	mov	r12,-191488
800043ea:	f0 1f 00 1f 	mcall	80004464 <sd_exec_test+0xf8>
800043ee:	30 16       	mov	r6,1
		}
		
		print_dbg("\n\nTest answer received: ");
800043f0:	4a 2b       	lddpc	r11,80004478 <sd_exec_test+0x10c>
800043f2:	fc 7c 14 00 	mov	r12,-191488
800043f6:	f0 1f 00 1c 	mcall	80004464 <sd_exec_test+0xf8>
		printfCmd(ansFrame);
800043fa:	20 3d       	sub	sp,12
800043fc:	fa c7 ff f4 	sub	r7,sp,-12
80004400:	ee e8 00 00 	ld.d	r8,r7[0]
80004404:	fa e9 00 00 	st.d	sp[0],r8
80004408:	ef 38 00 08 	ld.ub	r8,r7[8]
8000440c:	fb 68 00 08 	st.b	sp[8],r8
80004410:	ef 38 00 09 	ld.ub	r8,r7[9]
80004414:	fb 68 00 09 	st.b	sp[9],r8
80004418:	f0 1f 00 14 	mcall	80004468 <sd_exec_test+0xfc>
		freeCmdFrame(ansFrame);
8000441c:	20 3d       	sub	sp,12
8000441e:	ee e8 00 00 	ld.d	r8,r7[0]
80004422:	fa e9 00 00 	st.d	sp[0],r8
80004426:	ef 38 00 08 	ld.ub	r8,r7[8]
8000442a:	fb 68 00 08 	st.b	sp[8],r8
8000442e:	ef 38 00 09 	ld.ub	r8,r7[9]
80004432:	fb 68 00 09 	st.b	sp[9],r8
80004436:	f0 1f 00 12 	mcall	8000447c <sd_exec_test+0x110>
8000443a:	2f ad       	sub	sp,-24
8000443c:	c0 78       	rjmp	8000444a <sd_exec_test+0xde>
	}
	else
	{
		print_dbg( "\n\nFAIL" );
8000443e:	48 db       	lddpc	r11,80004470 <sd_exec_test+0x104>
80004440:	fc 7c 14 00 	mov	r12,-191488
80004444:	f0 1f 00 08 	mcall	80004464 <sd_exec_test+0xf8>
80004448:	30 06       	mov	r6,0
		result = false;
	}
	
	return result;
}
8000444a:	0c 9c       	mov	r12,r6
8000444c:	2f bd       	sub	sp,-20
8000444e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004452:	00 00       	add	r0,r0
80004454:	80 00       	ld.sh	r0,r0[0x0]
80004456:	47 90       	lddsp	r0,sp[0x1e4]
80004458:	80 00       	ld.sh	r0,r0[0x0]
8000445a:	50 5c       	stdsp	sp[0x14],r12
8000445c:	80 00       	ld.sh	r0,r0[0x0]
8000445e:	46 e0       	lddsp	r0,sp[0x1b8]
80004460:	80 00       	ld.sh	r0,r0[0x0]
80004462:	ac 94       	st.b	r6[0x1],r4
80004464:	80 00       	ld.sh	r0,r0[0x0]
80004466:	4d f8       	lddpc	r8,800045e0 <manage_command+0xc4>
80004468:	80 00       	ld.sh	r0,r0[0x0]
8000446a:	49 ac       	lddpc	r12,800044d0 <sd_test_02+0x10>
8000446c:	80 00       	ld.sh	r0,r0[0x0]
8000446e:	48 28       	lddpc	r8,80004474 <sd_exec_test+0x108>
80004470:	80 00       	ld.sh	r0,r0[0x0]
80004472:	ac ac       	st.b	r6[0x2],r12
80004474:	80 00       	ld.sh	r0,r0[0x0]
80004476:	ac b4       	st.b	r6[0x3],r4
80004478:	80 00       	ld.sh	r0,r0[0x0]
8000447a:	ac bc       	st.b	r6[0x3],r12
8000447c:	80 00       	ld.sh	r0,r0[0x0]
8000447e:	47 70       	lddsp	r0,sp[0x1dc]

80004480 <sd_test_04>:
	
	return sd_exec_test( 3+SD_TEST_NUMBER_OFFSET );
}

bool sd_test_04()
{
80004480:	d4 01       	pushm	lr
	print_dbg("\n\n==============================\nExecutando sd teste 04...\n==============================\n");
80004482:	48 5b       	lddpc	r11,80004494 <sd_test_04+0x14>
80004484:	fc 7c 14 00 	mov	r12,-191488
80004488:	f0 1f 00 04 	mcall	80004498 <sd_test_04+0x18>
	
	return sd_exec_test( 4+SD_TEST_NUMBER_OFFSET );
8000448c:	32 2c       	mov	r12,34
8000448e:	f0 1f 00 04 	mcall	8000449c <sd_test_04+0x1c>
80004492:	d8 02       	popm	pc
80004494:	80 00       	ld.sh	r0,r0[0x0]
80004496:	ad 34       	mul	r4,r6
80004498:	80 00       	ld.sh	r0,r0[0x0]
8000449a:	4d f8       	lddpc	r8,80004614 <manage_command+0xf8>
8000449c:	80 00       	ld.sh	r0,r0[0x0]
8000449e:	43 6c       	lddsp	r12,sp[0xd8]

800044a0 <sd_test_03>:
	
	return sd_exec_test( 2+SD_TEST_NUMBER_OFFSET );
}

bool sd_test_03()
{
800044a0:	d4 01       	pushm	lr
	print_dbg("\n\n==============================\nExecutando sd teste 03...\n==============================\n");
800044a2:	48 5b       	lddpc	r11,800044b4 <sd_test_03+0x14>
800044a4:	fc 7c 14 00 	mov	r12,-191488
800044a8:	f0 1f 00 04 	mcall	800044b8 <sd_test_03+0x18>
	
	return sd_exec_test( 3+SD_TEST_NUMBER_OFFSET );
800044ac:	32 1c       	mov	r12,33
800044ae:	f0 1f 00 04 	mcall	800044bc <sd_test_03+0x1c>
}
800044b2:	d8 02       	popm	pc
800044b4:	80 00       	ld.sh	r0,r0[0x0]
800044b6:	ad 90       	lsr	r0,0xd
800044b8:	80 00       	ld.sh	r0,r0[0x0]
800044ba:	4d f8       	lddpc	r8,80004634 <manage_command+0x118>
800044bc:	80 00       	ld.sh	r0,r0[0x0]
800044be:	43 6c       	lddsp	r12,sp[0xd8]

800044c0 <sd_test_02>:
	
	return sd_exec_test( 1+SD_TEST_NUMBER_OFFSET );
}

bool sd_test_02()
{
800044c0:	d4 01       	pushm	lr
	print_dbg("\n\n==============================\nExecutando sd teste 02...\n==============================\n");
800044c2:	48 5b       	lddpc	r11,800044d4 <sd_test_02+0x14>
800044c4:	fc 7c 14 00 	mov	r12,-191488
800044c8:	f0 1f 00 04 	mcall	800044d8 <sd_test_02+0x18>
	
	return sd_exec_test( 2+SD_TEST_NUMBER_OFFSET );
800044cc:	32 0c       	mov	r12,32
800044ce:	f0 1f 00 04 	mcall	800044dc <sd_test_02+0x1c>
}
800044d2:	d8 02       	popm	pc
800044d4:	80 00       	ld.sh	r0,r0[0x0]
800044d6:	ad ec       	*unknown*
800044d8:	80 00       	ld.sh	r0,r0[0x0]
800044da:	4d f8       	lddpc	r8,80004654 <start_terminal+0x14>
800044dc:	80 00       	ld.sh	r0,r0[0x0]
800044de:	43 6c       	lddsp	r12,sp[0xd8]

800044e0 <sd_test_01>:
	sd_test_02();
	sd_test_03();
}

bool sd_test_01()
{	
800044e0:	d4 01       	pushm	lr
	print_dbg("\n\n==============================\nExecutando sd teste 01...\n==============================\n");
800044e2:	48 5b       	lddpc	r11,800044f4 <sd_test_01+0x14>
800044e4:	fc 7c 14 00 	mov	r12,-191488
800044e8:	f0 1f 00 04 	mcall	800044f8 <sd_test_01+0x18>
	
	return sd_exec_test( 1+SD_TEST_NUMBER_OFFSET );
800044ec:	31 fc       	mov	r12,31
800044ee:	f0 1f 00 04 	mcall	800044fc <sd_test_01+0x1c>
}
800044f2:	d8 02       	popm	pc
800044f4:	80 00       	ld.sh	r0,r0[0x0]
800044f6:	ae 48       	st.h	r7[0x8],r8
800044f8:	80 00       	ld.sh	r0,r0[0x0]
800044fa:	4d f8       	lddpc	r8,80004674 <start_terminal+0x34>
800044fc:	80 00       	ld.sh	r0,r0[0x0]
800044fe:	43 6c       	lddsp	r12,sp[0xd8]

80004500 <sd_test_all>:
	
	return result;
}

void sd_test_all()
{
80004500:	d4 01       	pushm	lr
	sd_test_01();
80004502:	f0 1f 00 04 	mcall	80004510 <sd_test_all+0x10>
	sd_test_02();
80004506:	f0 1f 00 04 	mcall	80004514 <sd_test_all+0x14>
	sd_test_03();
8000450a:	f0 1f 00 04 	mcall	80004518 <sd_test_all+0x18>
}
8000450e:	d8 02       	popm	pc
80004510:	80 00       	ld.sh	r0,r0[0x0]
80004512:	44 e0       	lddsp	r0,sp[0x138]
80004514:	80 00       	ld.sh	r0,r0[0x0]
80004516:	44 c0       	lddsp	r0,sp[0x130]
80004518:	80 00       	ld.sh	r0,r0[0x0]
8000451a:	44 a0       	lddsp	r0,sp[0x128]

8000451c <manage_command>:
	if( usart_init_rs232( TERMINAL_UART, &TERMINAL_UART_OPTIONS, CPU_HZ ) == USART_SUCCESS )
		gpio_set_pin_low( ITASAT_LED0 );
}

void manage_command()
{
8000451c:	eb cd 40 80 	pushm	r7,lr
	char* string_aux;
	bool cmd_recognized = false;
	command_buffer[free_index] = '\0';
80004520:	4b 0c       	lddpc	r12,800045e0 <manage_command+0xc4>
80004522:	4b 18       	lddpc	r8,800045e4 <manage_command+0xc8>
80004524:	70 08       	ld.w	r8,r8[0x0]
80004526:	30 09       	mov	r9,0
80004528:	f8 08 0b 09 	st.b	r12[r8],r9
	
	if( strcmp( command_buffer, "reset" ) == 0 )
8000452c:	4a fb       	lddpc	r11,800045e8 <manage_command+0xcc>
8000452e:	f0 1f 00 30 	mcall	800045ec <manage_command+0xd0>
80004532:	c0 30       	breq	80004538 <manage_command+0x1c>
80004534:	30 07       	mov	r7,0
80004536:	c0 98       	rjmp	80004548 <manage_command+0x2c>
	{
		general_initialize();
80004538:	f0 1f 00 2e 	mcall	800045f0 <manage_command+0xd4>
		print_dbg("\n==============================\nTCC Test Controller\n==============================\n");
8000453c:	4a eb       	lddpc	r11,800045f4 <manage_command+0xd8>
8000453e:	fc 7c 14 00 	mov	r12,-191488
80004542:	f0 1f 00 2e 	mcall	800045f8 <manage_command+0xdc>
80004546:	30 17       	mov	r7,1
		cmd_recognized = true;
	}
	
	if( strcmp( command_buffer, "i2c test all" ) == 0 )
80004548:	4a db       	lddpc	r11,800045fc <manage_command+0xe0>
8000454a:	4a 6c       	lddpc	r12,800045e0 <manage_command+0xc4>
8000454c:	f0 1f 00 28 	mcall	800045ec <manage_command+0xd0>
80004550:	c0 41       	brne	80004558 <manage_command+0x3c>
	{
		i2c_test_all();
80004552:	f0 1f 00 2c 	mcall	80004600 <manage_command+0xe4>
80004556:	30 17       	mov	r7,1
		cmd_recognized = true;
	}
	
	if( strcmp( command_buffer, "i2c test 1" ) == 0 )
80004558:	4a bb       	lddpc	r11,80004604 <manage_command+0xe8>
8000455a:	4a 2c       	lddpc	r12,800045e0 <manage_command+0xc4>
8000455c:	f0 1f 00 24 	mcall	800045ec <manage_command+0xd0>
80004560:	c0 41       	brne	80004568 <manage_command+0x4c>
	{
		i2c_test_01();
80004562:	f0 1f 00 2a 	mcall	80004608 <manage_command+0xec>
80004566:	30 17       	mov	r7,1
		cmd_recognized = true;
	}
	
	if( strcmp( command_buffer, "i2c test 2" ) == 0 )
80004568:	4a 9b       	lddpc	r11,8000460c <manage_command+0xf0>
8000456a:	49 ec       	lddpc	r12,800045e0 <manage_command+0xc4>
8000456c:	f0 1f 00 20 	mcall	800045ec <manage_command+0xd0>
80004570:	c0 41       	brne	80004578 <manage_command+0x5c>
	{
		i2c_test_02();
80004572:	f0 1f 00 28 	mcall	80004610 <manage_command+0xf4>
80004576:	30 17       	mov	r7,1
		cmd_recognized = true;
	}
	
	if( strcmp( command_buffer, "sd test all" ) == 0 )
80004578:	4a 7b       	lddpc	r11,80004614 <manage_command+0xf8>
8000457a:	49 ac       	lddpc	r12,800045e0 <manage_command+0xc4>
8000457c:	f0 1f 00 1c 	mcall	800045ec <manage_command+0xd0>
80004580:	c0 41       	brne	80004588 <manage_command+0x6c>
	{
		sd_test_all();
80004582:	f0 1f 00 26 	mcall	80004618 <manage_command+0xfc>
80004586:	30 17       	mov	r7,1
		cmd_recognized = true;
	}
	
	if( strcmp( command_buffer, "sd test 1" ) == 0 )
80004588:	4a 5b       	lddpc	r11,8000461c <manage_command+0x100>
8000458a:	49 6c       	lddpc	r12,800045e0 <manage_command+0xc4>
8000458c:	f0 1f 00 18 	mcall	800045ec <manage_command+0xd0>
80004590:	c0 41       	brne	80004598 <manage_command+0x7c>
	{
		sd_test_01();
80004592:	f0 1f 00 24 	mcall	80004620 <manage_command+0x104>
80004596:	30 17       	mov	r7,1
		cmd_recognized = true;
	}
	
	if( strcmp( command_buffer, "sd test 2" ) == 0 )
80004598:	4a 3b       	lddpc	r11,80004624 <manage_command+0x108>
8000459a:	49 2c       	lddpc	r12,800045e0 <manage_command+0xc4>
8000459c:	f0 1f 00 14 	mcall	800045ec <manage_command+0xd0>
800045a0:	c0 41       	brne	800045a8 <manage_command+0x8c>
	{
		sd_test_02();
800045a2:	f0 1f 00 22 	mcall	80004628 <manage_command+0x10c>
800045a6:	30 17       	mov	r7,1
		cmd_recognized = true;
	}
	
	if( strcmp( command_buffer, "sd test 3" ) == 0 )
800045a8:	4a 1b       	lddpc	r11,8000462c <manage_command+0x110>
800045aa:	48 ec       	lddpc	r12,800045e0 <manage_command+0xc4>
800045ac:	f0 1f 00 10 	mcall	800045ec <manage_command+0xd0>
800045b0:	c0 41       	brne	800045b8 <manage_command+0x9c>
	{
		sd_test_03();
800045b2:	f0 1f 00 20 	mcall	80004630 <manage_command+0x114>
800045b6:	30 17       	mov	r7,1
		cmd_recognized = true;
	}
	
	if( strcmp( command_buffer, "sd test 4" ) == 0 )
800045b8:	49 fb       	lddpc	r11,80004634 <manage_command+0x118>
800045ba:	48 ac       	lddpc	r12,800045e0 <manage_command+0xc4>
800045bc:	f0 1f 00 0c 	mcall	800045ec <manage_command+0xd0>
800045c0:	c0 41       	brne	800045c8 <manage_command+0xac>
	{
		sd_test_04();
800045c2:	f0 1f 00 1e 	mcall	80004638 <manage_command+0x11c>
800045c6:	c0 88       	rjmp	800045d6 <manage_command+0xba>
		cmd_recognized = true;
	}
	
	if(!cmd_recognized)
800045c8:	58 07       	cp.w	r7,0
800045ca:	c0 61       	brne	800045d6 <manage_command+0xba>
		print_dbg("\n\nComando nao reconhecido!");
800045cc:	49 cb       	lddpc	r11,8000463c <manage_command+0x120>
800045ce:	fc 7c 14 00 	mov	r12,-191488
800045d2:	f0 1f 00 0a 	mcall	800045f8 <manage_command+0xdc>
	
	free_index = 0; //Simulate the reset of command_buffer
800045d6:	30 09       	mov	r9,0
800045d8:	48 38       	lddpc	r8,800045e4 <manage_command+0xc8>
800045da:	91 09       	st.w	r8[0x0],r9
}
800045dc:	e3 cd 80 80 	ldm	sp++,r7,pc
800045e0:	00 00       	add	r0,r0
800045e2:	07 28       	ld.uh	r8,r3++
800045e4:	00 00       	add	r0,r0
800045e6:	07 3c       	ld.ub	r12,r3++
800045e8:	80 00       	ld.sh	r0,r0[0x0]
800045ea:	ae b0       	st.b	r7[0x3],r0
800045ec:	80 00       	ld.sh	r0,r0[0x0]
800045ee:	51 ec       	stdsp	sp[0x78],r12
800045f0:	80 00       	ld.sh	r0,r0[0x0]
800045f2:	4f cc       	lddpc	r12,800047e0 <newEmptyTestCmdFrame+0x50>
800045f4:	80 00       	ld.sh	r0,r0[0x0]
800045f6:	ae b8       	st.b	r7[0x3],r8
800045f8:	80 00       	ld.sh	r0,r0[0x0]
800045fa:	4d f8       	lddpc	r8,80004774 <freeCmdFrame+0x4>
800045fc:	80 00       	ld.sh	r0,r0[0x0]
800045fe:	af 0c       	ld.d	r12,r7
80004600:	80 00       	ld.sh	r0,r0[0x0]
80004602:	42 cc       	lddsp	r12,sp[0xb0]
80004604:	80 00       	ld.sh	r0,r0[0x0]
80004606:	af 1c       	ld.d	r12,--r7
80004608:	80 00       	ld.sh	r0,r0[0x0]
8000460a:	41 24       	lddsp	r4,sp[0x48]
8000460c:	80 00       	ld.sh	r0,r0[0x0]
8000460e:	af 28       	st.d	r7++,r8
80004610:	80 00       	ld.sh	r0,r0[0x0]
80004612:	3f 7c       	mov	r12,-9
80004614:	80 00       	ld.sh	r0,r0[0x0]
80004616:	af 34       	mul	r4,r7
80004618:	80 00       	ld.sh	r0,r0[0x0]
8000461a:	45 00       	lddsp	r0,sp[0x140]
8000461c:	80 00       	ld.sh	r0,r0[0x0]
8000461e:	af 40       	asr	r0,0xe
80004620:	80 00       	ld.sh	r0,r0[0x0]
80004622:	44 e0       	lddsp	r0,sp[0x138]
80004624:	80 00       	ld.sh	r0,r0[0x0]
80004626:	af 4c       	asr	r12,0xe
80004628:	80 00       	ld.sh	r0,r0[0x0]
8000462a:	44 c0       	lddsp	r0,sp[0x130]
8000462c:	80 00       	ld.sh	r0,r0[0x0]
8000462e:	af 58       	asr	r8,0xf
80004630:	80 00       	ld.sh	r0,r0[0x0]
80004632:	44 a0       	lddsp	r0,sp[0x128]
80004634:	80 00       	ld.sh	r0,r0[0x0]
80004636:	af 64       	lsl	r4,0xe
80004638:	80 00       	ld.sh	r0,r0[0x0]
8000463a:	44 80       	lddsp	r0,sp[0x120]
8000463c:	80 00       	ld.sh	r0,r0[0x0]
8000463e:	af 70       	lsl	r0,0xf

80004640 <start_terminal>:

void start_terminal()
{
80004640:	d4 21       	pushm	r4-r7,lr
	int received_char;
	
	while(true)
	{
		if(free_index == 0)
80004642:	49 17       	lddpc	r7,80004684 <start_terminal+0x44>
			print_dbg("\n\n--> ");
80004644:	49 14       	lddpc	r4,80004688 <start_terminal+0x48>
80004646:	fc 76 14 00 	mov	r6,-191488
				break;
			case ENTER_CHAR:
				manage_command();
				break;
			default:
				command_buffer[free_index] = (char) received_char;
8000464a:	49 15       	lddpc	r5,8000468c <start_terminal+0x4c>
{
	int received_char;
	
	while(true)
	{
		if(free_index == 0)
8000464c:	6e 08       	ld.w	r8,r7[0x0]
8000464e:	58 08       	cp.w	r8,0
80004650:	c0 51       	brne	8000465a <start_terminal+0x1a>
			print_dbg("\n\n--> ");
80004652:	08 9b       	mov	r11,r4
80004654:	0c 9c       	mov	r12,r6
80004656:	f0 1f 00 0f 	mcall	80004690 <start_terminal+0x50>
		
		received_char = usart_getchar( TERMINAL_UART );
8000465a:	0c 9c       	mov	r12,r6
8000465c:	f0 1f 00 0e 	mcall	80004694 <start_terminal+0x54>
	
		switch(received_char)
80004660:	5b fc       	cp.w	r12,-1
80004662:	cf 50       	breq	8000464c <start_terminal+0xc>
80004664:	58 dc       	cp.w	r12,13
80004666:	c0 41       	brne	8000466e <start_terminal+0x2e>
		{
			case USART_FAILURE:
				//Tratar o ERRO
				break;
			case ENTER_CHAR:
				manage_command();
80004668:	f0 1f 00 0c 	mcall	80004698 <start_terminal+0x58>
				break;
8000466c:	cf 0b       	rjmp	8000464c <start_terminal+0xc>
			default:
				command_buffer[free_index] = (char) received_char;
8000466e:	6e 08       	ld.w	r8,r7[0x0]
80004670:	ea 08 0b 0c 	st.b	r5[r8],r12
				free_index++;
80004674:	2f f8       	sub	r8,-1
80004676:	8f 08       	st.w	r7[0x0],r8
				usart_putchar( TERMINAL_UART, received_char ); //Echo in PC terminal.
80004678:	18 9b       	mov	r11,r12
8000467a:	0c 9c       	mov	r12,r6
8000467c:	f0 1f 00 08 	mcall	8000469c <start_terminal+0x5c>
80004680:	ce 6b       	rjmp	8000464c <start_terminal+0xc>
80004682:	00 00       	add	r0,r0
80004684:	00 00       	add	r0,r0
80004686:	07 3c       	ld.ub	r12,r3++
80004688:	80 00       	ld.sh	r0,r0[0x0]
8000468a:	af 8c       	lsr	r12,0xe
8000468c:	00 00       	add	r0,r0
8000468e:	07 28       	ld.uh	r8,r3++
80004690:	80 00       	ld.sh	r0,r0[0x0]
80004692:	4d f8       	lddpc	r8,8000480c <initTestsExecContrInterface+0x24>
80004694:	80 00       	ld.sh	r0,r0[0x0]
80004696:	4d cc       	lddpc	r12,80004804 <initTestsExecContrInterface+0x1c>
80004698:	80 00       	ld.sh	r0,r0[0x0]
8000469a:	45 1c       	lddsp	r12,sp[0x144]
8000469c:	80 00       	ld.sh	r0,r0[0x0]
8000469e:	4d 7c       	lddpc	r12,800047f8 <initTestsExecContrInterface+0x10>

800046a0 <initTerminalInterface>:
	.paritytype = USART_NO_PARITY,
	.stopbits = USART_1_STOPBIT
};

void initTerminalInterface()
{
800046a0:	d4 01       	pushm	lr
	gpio_enable_module_pin( USART1_1_TX_PIN, USART1_1_TX_FUNCTION );
800046a2:	30 0b       	mov	r11,0
800046a4:	33 1c       	mov	r12,49
800046a6:	f0 1f 00 0b 	mcall	800046d0 <initTerminalInterface+0x30>
	gpio_enable_module_pin( USART1_1_RX_PIN, USART1_1_RX_FUNCTION );
800046aa:	30 0b       	mov	r11,0
800046ac:	33 0c       	mov	r12,48
800046ae:	f0 1f 00 09 	mcall	800046d0 <initTerminalInterface+0x30>
	
	if( usart_init_rs232( TERMINAL_UART, &TERMINAL_UART_OPTIONS, CPU_HZ ) == USART_SUCCESS )
800046b2:	e0 6a 24 00 	mov	r10,9216
800046b6:	ea 1a 00 f4 	orh	r10,0xf4
800046ba:	48 7b       	lddpc	r11,800046d4 <initTerminalInterface+0x34>
800046bc:	fc 7c 14 00 	mov	r12,-191488
800046c0:	f0 1f 00 06 	mcall	800046d8 <initTerminalInterface+0x38>
800046c4:	c0 41       	brne	800046cc <initTerminalInterface+0x2c>
		gpio_set_pin_low( ITASAT_LED0 );
800046c6:	30 8c       	mov	r12,8
800046c8:	f0 1f 00 05 	mcall	800046dc <initTerminalInterface+0x3c>
800046cc:	d8 02       	popm	pc
800046ce:	00 00       	add	r0,r0
800046d0:	80 00       	ld.sh	r0,r0[0x0]
800046d2:	4a 5c       	lddpc	r12,80004764 <sendTestCmdFrame+0x84>
800046d4:	80 00       	ld.sh	r0,r0[0x0]
800046d6:	ae a4       	st.b	r7[0x2],r4
800046d8:	80 00       	ld.sh	r0,r0[0x0]
800046da:	4e 48       	lddpc	r8,80004868 <rcvTestCmdAnswer+0x40>
800046dc:	80 00       	ld.sh	r0,r0[0x0]
800046de:	4c 20       	lddpc	r0,800047e4 <newEmptyTestCmdFrame+0x54>

800046e0 <sendTestCmdFrame>:
	frame.paramSize = 0;
	frame.testNumber = 0;
}

void sendTestCmdFrame(cmd_frame_t frame)
{
800046e0:	eb cd 40 f8 	pushm	r3-r7,lr
800046e4:	fa c4 ff e8 	sub	r4,sp,-24
800046e8:	68 07       	ld.w	r7,r4[0x0]
800046ea:	0e 96       	mov	r6,r7
800046ec:	68 18       	ld.w	r8,r4[0x4]
800046ee:	f0 03 14 10 	asr	r3,r8,0x10
800046f2:	88 c5       	ld.uh	r5,r4[0x8]
800046f4:	eb e8 11 05 	or	r5,r5,r8<<0x10
	int aux, i;
	cmd_frame_t anwser;
	
	/* Send cmdCode */
	aux = (frame.cmdCode>>8);
	usart_putchar( TESTS_EXEC_CTRL_UART, aux);
800046f8:	b1 87       	lsr	r7,0x10
800046fa:	ee 0b 16 08 	lsr	r11,r7,0x8
800046fe:	fe 7c 28 00 	mov	r12,-55296
80004702:	f0 1f 00 1b 	mcall	8000476c <sendTestCmdFrame+0x8c>
	aux = (frame.cmdCode&0x000000FF);
	usart_putchar( TESTS_EXEC_CTRL_UART, aux);
80004706:	f7 d7 c0 08 	bfextu	r11,r7,0x0,0x8
8000470a:	fe 7c 28 00 	mov	r12,-55296
8000470e:	f0 1f 00 18 	mcall	8000476c <sendTestCmdFrame+0x8c>
	
	/* Send testNumber */
	aux = (frame.testNumber>>8);
	usart_putchar( TESTS_EXEC_CTRL_UART, aux);
80004712:	5c 76       	castu.h	r6
80004714:	ec 0b 16 08 	lsr	r11,r6,0x8
80004718:	fe 7c 28 00 	mov	r12,-55296
8000471c:	f0 1f 00 14 	mcall	8000476c <sendTestCmdFrame+0x8c>
	aux = (frame.testNumber&0x000000FF);
	usart_putchar( TESTS_EXEC_CTRL_UART, aux);
80004720:	f7 d6 c0 08 	bfextu	r11,r6,0x0,0x8
80004724:	fe 7c 28 00 	mov	r12,-55296
80004728:	f0 1f 00 11 	mcall	8000476c <sendTestCmdFrame+0x8c>
	
	/* Send paramSize */
	aux = (frame.paramSize>>8);
	usart_putchar( TESTS_EXEC_CTRL_UART, aux);
8000472c:	ed d3 c0 10 	bfextu	r6,r3,0x0,0x10
80004730:	ec 0b 16 08 	lsr	r11,r6,0x8
80004734:	fe 7c 28 00 	mov	r12,-55296
80004738:	f0 1f 00 0d 	mcall	8000476c <sendTestCmdFrame+0x8c>
	aux = (frame.paramSize&0x000000FF);
	usart_putchar( TESTS_EXEC_CTRL_UART, aux);
8000473c:	f7 d6 c0 08 	bfextu	r11,r6,0x0,0x8
80004740:	fe 7c 28 00 	mov	r12,-55296
80004744:	f0 1f 00 0a 	mcall	8000476c <sendTestCmdFrame+0x8c>
	
	/* Send params */ 
	for( i = 0; i < frame.paramSize; i++)
80004748:	58 06       	cp.w	r6,0
8000474a:	e0 8a 00 0e 	brle	80004766 <sendTestCmdFrame+0x86>
8000474e:	30 07       	mov	r7,0
	{
		aux = frame.params[i];		
		usart_putchar( TESTS_EXEC_CTRL_UART, aux);
80004750:	fe 74 28 00 	mov	r4,-55296
80004754:	ea 07 07 0b 	ld.ub	r11,r5[r7]
80004758:	08 9c       	mov	r12,r4
8000475a:	f0 1f 00 05 	mcall	8000476c <sendTestCmdFrame+0x8c>
	usart_putchar( TESTS_EXEC_CTRL_UART, aux);
	aux = (frame.paramSize&0x000000FF);
	usart_putchar( TESTS_EXEC_CTRL_UART, aux);
	
	/* Send params */ 
	for( i = 0; i < frame.paramSize; i++)
8000475e:	2f f7       	sub	r7,-1
80004760:	0e 36       	cp.w	r6,r7
80004762:	fe 99 ff f9 	brgt	80004754 <sendTestCmdFrame+0x74>
80004766:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000476a:	00 00       	add	r0,r0
8000476c:	80 00       	ld.sh	r0,r0[0x0]
8000476e:	4d 7c       	lddpc	r12,800048c8 <rcvTestCmdAnswer+0xa0>

80004770 <freeCmdFrame>:
	
	return newFrame;
}

void freeCmdFrame(cmd_frame_t frame)
{
80004770:	eb cd 40 10 	pushm	r4,lr
80004774:	fa c4 ff f8 	sub	r4,sp,-8
80004778:	68 18       	ld.w	r8,r4[0x4]
8000477a:	88 cc       	ld.uh	r12,r4[0x8]
8000477c:	f9 e8 11 0c 	or	r12,r12,r8<<0x10
	if( frame.paramSize != 0 )
80004780:	b1 88       	lsr	r8,0x10
80004782:	c0 30       	breq	80004788 <freeCmdFrame+0x18>
		dlfree(frame.params);
80004784:	f0 1f 00 02 	mcall	8000478c <freeCmdFrame+0x1c>
80004788:	e3 cd 80 10 	ldm	sp++,r4,pc
8000478c:	80 00       	ld.sh	r0,r0[0x0]
8000478e:	2e d0       	sub	r0,-19

80004790 <newEmptyTestCmdFrame>:
	if( usart_init_rs232( TESTS_EXEC_CTRL_UART, &TESTS_EXECUTION_CONTROL, CPU_HZ ) == USART_SUCCESS )
		gpio_set_pin_low( ITASAT_LED1 );
}

cmd_frame_t newEmptyTestCmdFrame(uint16_t testNumber, uint16_t paramSize)
{
80004790:	eb cd 40 e0 	pushm	r5-r7,lr
80004794:	18 97       	mov	r7,r12
80004796:	16 95       	mov	r5,r11
80004798:	14 96       	mov	r6,r10
	
	newFrame.cmdCode = 0x3C7E;
	newFrame.testNumber = testNumber;
	newFrame.paramSize = paramSize;
	
	if( paramSize != 0 )
8000479a:	58 0a       	cp.w	r10,0
8000479c:	c0 60       	breq	800047a8 <newEmptyTestCmdFrame+0x18>
		newFrame.params = dlmalloc(paramSize);
8000479e:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
800047a2:	f0 1f 00 11 	mcall	800047e4 <newEmptyTestCmdFrame+0x54>
800047a6:	18 98       	mov	r8,r12
	
	return newFrame;
800047a8:	f0 09 16 18 	lsr	r9,r8,0x18
800047ac:	ae e9       	st.b	r7[0x6],r9
800047ae:	f0 09 16 10 	lsr	r9,r8,0x10
800047b2:	ae f9       	st.b	r7[0x7],r9
800047b4:	f0 09 16 08 	lsr	r9,r8,0x8
800047b8:	ef 69 00 08 	st.b	r7[8],r9
800047bc:	ef 68 00 09 	st.b	r7[9],r8
800047c0:	5c 76       	castu.h	r6
800047c2:	ec 08 16 08 	lsr	r8,r6,0x8
800047c6:	ae c8       	st.b	r7[0x4],r8
800047c8:	ae d6       	st.b	r7[0x5],r6
800047ca:	5c 75       	castu.h	r5
800047cc:	ea 08 16 08 	lsr	r8,r5,0x8
800047d0:	ae a8       	st.b	r7[0x2],r8
800047d2:	ae b5       	st.b	r7[0x3],r5
800047d4:	33 c8       	mov	r8,60
800047d6:	ae 88       	st.b	r7[0x0],r8
800047d8:	37 e8       	mov	r8,126
800047da:	ae 98       	st.b	r7[0x1],r8
}
800047dc:	0e 9c       	mov	r12,r7
800047de:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800047e2:	00 00       	add	r0,r0
800047e4:	80 00       	ld.sh	r0,r0[0x0]
800047e6:	3c 90       	mov	r0,-55

800047e8 <initTestsExecContrInterface>:
		print_dbg(textAux);
	}
}

void initTestsExecContrInterface()
{
800047e8:	d4 01       	pushm	lr
	gpio_enable_module_pin( USART0_1_TX_PIN, USART0_1_TX_FUNCTION );
800047ea:	30 3b       	mov	r11,3
800047ec:	35 0c       	mov	r12,80
800047ee:	f0 1f 00 0b 	mcall	80004818 <initTestsExecContrInterface+0x30>
	gpio_enable_module_pin( USART0_1_RX_PIN, USART0_1_RX_FUNCTION );
800047f2:	30 3b       	mov	r11,3
800047f4:	34 fc       	mov	r12,79
800047f6:	f0 1f 00 09 	mcall	80004818 <initTestsExecContrInterface+0x30>
	
	if( usart_init_rs232( TESTS_EXEC_CTRL_UART, &TESTS_EXECUTION_CONTROL, CPU_HZ ) == USART_SUCCESS )
800047fa:	e0 6a 24 00 	mov	r10,9216
800047fe:	ea 1a 00 f4 	orh	r10,0xf4
80004802:	48 7b       	lddpc	r11,8000481c <initTestsExecContrInterface+0x34>
80004804:	fe 7c 28 00 	mov	r12,-55296
80004808:	f0 1f 00 06 	mcall	80004820 <initTestsExecContrInterface+0x38>
8000480c:	c0 41       	brne	80004814 <initTestsExecContrInterface+0x2c>
		gpio_set_pin_low( ITASAT_LED1 );
8000480e:	30 9c       	mov	r12,9
80004810:	f0 1f 00 05 	mcall	80004824 <initTestsExecContrInterface+0x3c>
80004814:	d8 02       	popm	pc
80004816:	00 00       	add	r0,r0
80004818:	80 00       	ld.sh	r0,r0[0x0]
8000481a:	4a 5c       	lddpc	r12,800048ac <rcvTestCmdAnswer+0x84>
8000481c:	80 00       	ld.sh	r0,r0[0x0]
8000481e:	af 94       	lsr	r4,0xf
80004820:	80 00       	ld.sh	r0,r0[0x0]
80004822:	4e 48       	lddpc	r8,800049b0 <printfCmd+0x4>
80004824:	80 00       	ld.sh	r0,r0[0x0]
80004826:	4c 20       	lddpc	r0,8000492c <rcvTestCmdAnswer+0x104>

80004828 <rcvTestCmdAnswer>:
		usart_putchar( TESTS_EXEC_CTRL_UART, aux);
	}
}

cmd_frame_t rcvTestCmdAnswer()
{
80004828:	d4 31       	pushm	r0-r7,lr
8000482a:	20 7d       	sub	sp,28
8000482c:	18 93       	mov	r3,r12
8000482e:	30 09       	mov	r9,0
80004830:	50 09       	stdsp	sp[0x0],r9
80004832:	12 92       	mov	r2,r9
80004834:	12 95       	mov	r5,r9
80004836:	30 17       	mov	r7,1
	cmd_frame_t cmdAwsFrameRcv;
	
	while(rcvAnswerFlag == 0)
	{		
		//rcvByte = usart_getchar_timeout( TESTS_EXEC_CTRL_UART );
		rcvByte = usart_getchar( TESTS_EXEC_CTRL_UART );
80004838:	fe 74 28 00 	mov	r4,-55296
			cmdAwsFrameRcv.paramSize = 0;
			cmdAwsFrameRcv.testNumber = 0;
			return cmdAwsFrameRcv;
		}

		switch( automataState )
8000483c:	30 26       	mov	r6,2
8000483e:	30 30       	mov	r0,3
		usart_putchar( TESTS_EXEC_CTRL_UART, aux);
	}
}

cmd_frame_t rcvTestCmdAnswer()
{
80004840:	50 19       	stdsp	sp[0x4],r9
80004842:	c0 48       	rjmp	8000484a <rcvTestCmdAnswer+0x22>
80004844:	30 02       	mov	r2,0
80004846:	40 15       	lddsp	r5,sp[0x4]
80004848:	30 17       	mov	r7,1
	cmd_frame_t cmdAwsFrameRcv;
	
	while(rcvAnswerFlag == 0)
	{		
		//rcvByte = usart_getchar_timeout( TESTS_EXEC_CTRL_UART );
		rcvByte = usart_getchar( TESTS_EXEC_CTRL_UART );
8000484a:	08 9c       	mov	r12,r4
8000484c:	f0 1f 00 53 	mcall	80004998 <rcvTestCmdAnswer+0x170>
		
		if(rcvByte == USART_TIMEOUT || rcvByte == USART_FAILURE)
80004850:	5b fc       	cp.w	r12,-1
80004852:	c1 c1       	brne	8000488a <rcvTestCmdAnswer+0x62>
		{
			print_dbg("\n\ntests_execution_control - rcvTestCmdAnswer - USART_TIMEOUT OR USART_FAILURE");
80004854:	4d 2b       	lddpc	r11,8000499c <rcvTestCmdAnswer+0x174>
80004856:	fc 7c 14 00 	mov	r12,-191488
8000485a:	f0 1f 00 52 	mcall	800049a0 <rcvTestCmdAnswer+0x178>
			initTestsExecContrInterface(); /* Reinicia a interface */
8000485e:	f0 1f 00 52 	mcall	800049a4 <rcvTestCmdAnswer+0x17c>
			cmdAwsFrameRcv.cmdCode = 0;
			cmdAwsFrameRcv.paramSize = 0;
			cmdAwsFrameRcv.testNumber = 0;
			return cmdAwsFrameRcv;
80004862:	30 08       	mov	r8,0
80004864:	e2 09 16 18 	lsr	r9,r1,0x18
80004868:	a6 e9       	st.b	r3[0x6],r9
8000486a:	e2 09 16 10 	lsr	r9,r1,0x10
8000486e:	a6 f9       	st.b	r3[0x7],r9
80004870:	e2 09 16 08 	lsr	r9,r1,0x8
80004874:	e7 69 00 08 	st.b	r3[8],r9
80004878:	e7 61 00 09 	st.b	r3[9],r1
8000487c:	a6 a8       	st.b	r3[0x2],r8
8000487e:	a6 b8       	st.b	r3[0x3],r8
80004880:	a6 c8       	st.b	r3[0x4],r8
80004882:	a6 d8       	st.b	r3[0x5],r8
80004884:	a6 88       	st.b	r3[0x0],r8
80004886:	a6 98       	st.b	r3[0x1],r8
80004888:	c8 58       	rjmp	80004992 <rcvTestCmdAnswer+0x16a>
		}

		switch( automataState )
8000488a:	ec 07 18 00 	cp.b	r7,r6
8000488e:	c1 50       	breq	800048b8 <rcvTestCmdAnswer+0x90>
80004890:	e0 8b 00 07 	brhi	8000489e <rcvTestCmdAnswer+0x76>
80004894:	30 18       	mov	r8,1
80004896:	f0 07 18 00 	cp.b	r7,r8
8000489a:	cd 51       	brne	80004844 <rcvTestCmdAnswer+0x1c>
8000489c:	c0 98       	rjmp	800048ae <rcvTestCmdAnswer+0x86>
8000489e:	e0 07 18 00 	cp.b	r7,r0
800048a2:	c1 20       	breq	800048c6 <rcvTestCmdAnswer+0x9e>
800048a4:	30 48       	mov	r8,4
800048a6:	f0 07 18 00 	cp.b	r7,r8
800048aa:	cc d1       	brne	80004844 <rcvTestCmdAnswer+0x1c>
800048ac:	c4 58       	rjmp	80004936 <rcvTestCmdAnswer+0x10e>
		{
		case 1:
			if( rcvByte == 0xE7 )
800048ae:	e0 4c 00 e7 	cp.w	r12,231
800048b2:	f9 b7 00 02 	moveq	r7,2
800048b6:	cc ab       	rjmp	8000484a <rcvTestCmdAnswer+0x22>
				automataState = 2;
			break;

		case 2:
			if( rcvByte == 0xC3 )
800048b8:	e0 4c 00 c3 	cp.w	r12,195
800048bc:	f9 b7 00 03 	moveq	r7,3
800048c0:	f9 b7 01 01 	movne	r7,1
800048c4:	cc 3b       	rjmp	8000484a <rcvTestCmdAnswer+0x22>
			else
				automataState = 1;
			break;

		case 3:
			switch( c )
800048c6:	30 18       	mov	r8,1
800048c8:	f0 05 19 00 	cp.h	r5,r8
800048cc:	c1 00       	breq	800048ec <rcvTestCmdAnswer+0xc4>
800048ce:	c0 a3       	brcs	800048e2 <rcvTestCmdAnswer+0xba>
800048d0:	30 29       	mov	r9,2
800048d2:	f2 05 19 00 	cp.h	r5,r9
800048d6:	c1 20       	breq	800048fa <rcvTestCmdAnswer+0xd2>
800048d8:	30 38       	mov	r8,3
800048da:	f0 05 19 00 	cp.h	r5,r8
800048de:	cb 61       	brne	8000484a <rcvTestCmdAnswer+0x22>
800048e0:	c1 28       	rjmp	80004904 <rcvTestCmdAnswer+0xdc>
			{
			case 0:
				/* Recebendo o MSByte do testCaseNumber */
				testCaseNumber = (rcvByte<<8);
800048e2:	a9 6c       	lsl	r12,0x8
800048e4:	5c 8c       	casts.h	r12
800048e6:	50 0c       	stdsp	sp[0x0],r12
800048e8:	30 15       	mov	r5,1
				c++;
				break;
800048ea:	cb 0b       	rjmp	8000484a <rcvTestCmdAnswer+0x22>

			case 1:
				/* Recebendo o LSByte do testCaseNumber */
				testCaseNumber |= rcvByte;
800048ec:	40 08       	lddsp	r8,sp[0x0]
800048ee:	f1 ec 10 0c 	or	r12,r8,r12
800048f2:	5c 8c       	casts.h	r12
800048f4:	50 0c       	stdsp	sp[0x0],r12
800048f6:	30 25       	mov	r5,2
				c++;
				break;
800048f8:	ca 9b       	rjmp	8000484a <rcvTestCmdAnswer+0x22>

			case 2:
				/* Recebendo o MSByte do N */
				N = (rcvByte<<8);
800048fa:	a9 6c       	lsl	r12,0x8
800048fc:	e5 dc b0 10 	bfexts	r2,r12,0x0,0x10
80004900:	30 35       	mov	r5,3
				c++;
				break;
80004902:	ca 4b       	rjmp	8000484a <rcvTestCmdAnswer+0x22>

			case 3:
				/* Recebendo o LSByte do N e trocando de estado */
				N |= rcvByte;
80004904:	18 42       	or	r2,r12
80004906:	5c 82       	casts.h	r2
				automataState = 4;
				c = 0;
				
				/* Comando identificado, agora basta receber os parametros */
				cmdAwsFrameRcv = newEmptyTestCmdFrame( testCaseNumber, N );
80004908:	f5 d2 c0 10 	bfextu	r10,r2,0x0,0x10
8000490c:	40 0b       	lddsp	r11,sp[0x0]
8000490e:	5c 7b       	castu.h	r11
80004910:	fa cc ff ee 	sub	r12,sp,-18
80004914:	f0 1f 00 25 	mcall	800049a8 <rcvTestCmdAnswer+0x180>
80004918:	fb 11 00 18 	ld.uh	r1,sp[24]
8000491c:	fb 18 00 1a 	ld.uh	r8,sp[26]
80004920:	f1 e1 11 01 	or	r1,r8,r1<<0x10
80004924:	fb 09 00 14 	ld.sh	r9,sp[20]
80004928:	50 39       	stdsp	sp[0xc],r9
8000492a:	fb 08 00 16 	ld.sh	r8,sp[22]
8000492e:	50 28       	stdsp	sp[0x8],r8
				 * problemas, pois o automato identifica apenas frames com o parametro 0xE7C3.
				 */
				cmdAwsFrameRcv.cmdCode = 0xE7C3;
				
				/* Caso nao irah ser recebido nenhum parametro o programa nao pode continuar aguardando*/
				if( N == 0)
80004930:	58 02       	cp.w	r2,0
80004932:	c1 00       	breq	80004952 <rcvTestCmdAnswer+0x12a>
80004934:	c2 c8       	rjmp	8000498c <rcvTestCmdAnswer+0x164>
				break;
			}
			break;

			case 4:
				if( c < N )
80004936:	ea 02 19 00 	cp.h	r2,r5
8000493a:	e0 88 00 08 	brls	8000494a <rcvTestCmdAnswer+0x122>
				{
					cmdAwsFrameRcv.params[c] = rcvByte;
8000493e:	f1 d5 c0 10 	bfextu	r8,r5,0x0,0x10
80004942:	e2 08 0b 0c 	st.b	r1[r8],r12
					c++;
80004946:	2f f5       	sub	r5,-1
80004948:	5c 85       	casts.h	r5
				}
				
				/* O estado 5 possui uma e-transicao, entao nao deve-se
				 * aguardar o recebimento de mais um byte para a mudanca de estado */
				if( c == N )
8000494a:	e4 05 19 00 	cp.h	r5,r2
8000494e:	fe 91 ff 7e 	brne	8000484a <rcvTestCmdAnswer+0x22>
				N = 0;
				break;
		}
	}
	
	return cmdAwsFrameRcv;
80004952:	e2 08 16 18 	lsr	r8,r1,0x18
80004956:	a6 e8       	st.b	r3[0x6],r8
80004958:	e2 08 16 10 	lsr	r8,r1,0x10
8000495c:	a6 f8       	st.b	r3[0x7],r8
8000495e:	e2 08 16 08 	lsr	r8,r1,0x8
80004962:	e7 68 00 08 	st.b	r3[8],r8
80004966:	e7 61 00 09 	st.b	r3[9],r1
8000496a:	40 38       	lddsp	r8,sp[0xc]
8000496c:	5c 78       	castu.h	r8
8000496e:	f0 09 16 08 	lsr	r9,r8,0x8
80004972:	a6 a9       	st.b	r3[0x2],r9
80004974:	a6 b8       	st.b	r3[0x3],r8
80004976:	40 28       	lddsp	r8,sp[0x8]
80004978:	5c 78       	castu.h	r8
8000497a:	f0 09 16 08 	lsr	r9,r8,0x8
8000497e:	a6 c9       	st.b	r3[0x4],r9
80004980:	a6 d8       	st.b	r3[0x5],r8
80004982:	3e 78       	mov	r8,-25
80004984:	a6 88       	st.b	r3[0x0],r8
80004986:	3c 38       	mov	r8,-61
80004988:	a6 98       	st.b	r3[0x1],r8
8000498a:	c0 48       	rjmp	80004992 <rcvTestCmdAnswer+0x16a>
8000498c:	30 05       	mov	r5,0
8000498e:	30 47       	mov	r7,4
80004990:	c5 db       	rjmp	8000484a <rcvTestCmdAnswer+0x22>
80004992:	06 9c       	mov	r12,r3
80004994:	2f 9d       	sub	sp,-28
80004996:	d8 32       	popm	r0-r7,pc
80004998:	80 00       	ld.sh	r0,r0[0x0]
8000499a:	4d cc       	lddpc	r12,80004b08 <gpio_configure_pin+0x18>
8000499c:	80 00       	ld.sh	r0,r0[0x0]
8000499e:	af a0       	sbr	r0,0xe
800049a0:	80 00       	ld.sh	r0,r0[0x0]
800049a2:	4d f8       	lddpc	r8,80004b1c <gpio_configure_pin+0x2c>
800049a4:	80 00       	ld.sh	r0,r0[0x0]
800049a6:	47 e8       	lddsp	r8,sp[0x1f8]
800049a8:	80 00       	ld.sh	r0,r0[0x0]
800049aa:	47 90       	lddsp	r0,sp[0x1e4]

800049ac <printfCmd>:
	.paritytype = USART_NO_PARITY,
	.stopbits = USART_1_STOPBIT
};

void printfCmd(cmd_frame_t frame)
{
800049ac:	eb cd 40 fc 	pushm	r2-r7,lr
800049b0:	fa c4 ff e4 	sub	r4,sp,-28
800049b4:	68 15       	ld.w	r5,r4[0x4]
800049b6:	88 c3       	ld.uh	r3,r4[0x8]
800049b8:	e7 e5 11 03 	or	r3,r3,r5<<0x10
	int i;
	char* textAux;

	sprintf(textAux, "\nCmd code: 0x%x\nParam Size: %d\nTest Number: %d\nParams:", frame.cmdCode, frame.paramSize, frame.testNumber);
800049bc:	b1 85       	lsr	r5,0x10
800049be:	68 08       	ld.w	r8,r4[0x0]
800049c0:	f3 d8 c0 10 	bfextu	r9,r8,0x0,0x10
800049c4:	1a d9       	st.w	--sp,r9
800049c6:	1a d5       	st.w	--sp,r5
800049c8:	b1 88       	lsr	r8,0x10
800049ca:	1a d8       	st.w	--sp,r8
800049cc:	49 3b       	lddpc	r11,80004a18 <printfCmd+0x6c>
800049ce:	30 06       	mov	r6,0
800049d0:	0c 9c       	mov	r12,r6
800049d2:	f0 1f 00 13 	mcall	80004a1c <printfCmd+0x70>
	print_dbg(textAux);
800049d6:	0c 9b       	mov	r11,r6
800049d8:	fc 7c 14 00 	mov	r12,-191488
800049dc:	f0 1f 00 11 	mcall	80004a20 <printfCmd+0x74>

	for( i = 0; i < frame.paramSize; i++)
800049e0:	2f dd       	sub	sp,-12
800049e2:	58 05       	cp.w	r5,0
800049e4:	e0 8a 00 17 	brle	80004a12 <printfCmd+0x66>
800049e8:	0c 97       	mov	r7,r6
	{
		sprintf(textAux, " 0x%x ", frame.params[i]);
800049ea:	48 f4       	lddpc	r4,80004a24 <printfCmd+0x78>
		print_dbg(textAux);
800049ec:	fc 72 14 00 	mov	r2,-191488
	sprintf(textAux, "\nCmd code: 0x%x\nParam Size: %d\nTest Number: %d\nParams:", frame.cmdCode, frame.paramSize, frame.testNumber);
	print_dbg(textAux);

	for( i = 0; i < frame.paramSize; i++)
	{
		sprintf(textAux, " 0x%x ", frame.params[i]);
800049f0:	e6 07 07 08 	ld.ub	r8,r3[r7]
800049f4:	1a d8       	st.w	--sp,r8
800049f6:	08 9b       	mov	r11,r4
800049f8:	30 06       	mov	r6,0
800049fa:	0c 9c       	mov	r12,r6
800049fc:	f0 1f 00 08 	mcall	80004a1c <printfCmd+0x70>
		print_dbg(textAux);
80004a00:	0c 9b       	mov	r11,r6
80004a02:	04 9c       	mov	r12,r2
80004a04:	f0 1f 00 07 	mcall	80004a20 <printfCmd+0x74>
	char* textAux;

	sprintf(textAux, "\nCmd code: 0x%x\nParam Size: %d\nTest Number: %d\nParams:", frame.cmdCode, frame.paramSize, frame.testNumber);
	print_dbg(textAux);

	for( i = 0; i < frame.paramSize; i++)
80004a08:	2f f7       	sub	r7,-1
80004a0a:	2f fd       	sub	sp,-4
80004a0c:	0e 35       	cp.w	r5,r7
80004a0e:	fe 99 ff f1 	brgt	800049f0 <printfCmd+0x44>
80004a12:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80004a16:	00 00       	add	r0,r0
80004a18:	80 00       	ld.sh	r0,r0[0x0]
80004a1a:	af f0       	*unknown*
80004a1c:	80 00       	ld.sh	r0,r0[0x0]
80004a1e:	51 b4       	stdsp	sp[0x6c],r4
80004a20:	80 00       	ld.sh	r0,r0[0x0]
80004a22:	4d f8       	lddpc	r8,80004b9c <gpio_configure_pin+0xac>
80004a24:	80 00       	ld.sh	r0,r0[0x0]
80004a26:	b0 28       	st.h	r8[0x4],r8

80004a28 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80004a28:	fe 68 00 00 	mov	r8,-131072
80004a2c:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
80004a2e:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
80004a32:	91 09       	st.w	r8[0x0],r9
}
80004a34:	5e fc       	retal	r12
80004a36:	d7 03       	nop

80004a38 <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
80004a38:	d4 01       	pushm	lr
	if (cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ) {
80004a3a:	e0 68 8a 3f 	mov	r8,35391
80004a3e:	ea 18 01 f7 	orh	r8,0x1f7
80004a42:	10 3c       	cp.w	r12,r8
80004a44:	e0 88 00 06 	brls	80004a50 <flashc_set_bus_freq+0x18>
		// Set 1 WS.
		flashc_set_wait_state(1);
80004a48:	30 1c       	mov	r12,1
80004a4a:	f0 1f 00 04 	mcall	80004a58 <flashc_set_bus_freq+0x20>
80004a4e:	d8 02       	popm	pc
	} else {
		// Set 0 WS.
		flashc_set_wait_state(0);
80004a50:	30 0c       	mov	r12,0
80004a52:	f0 1f 00 02 	mcall	80004a58 <flashc_set_bus_freq+0x20>
80004a56:	d8 02       	popm	pc
80004a58:	80 00       	ld.sh	r0,r0[0x0]
80004a5a:	4a 28       	lddpc	r8,80004ae0 <gpio_enable_module_pin+0x84>

80004a5c <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004a5c:	f8 08 16 05 	lsr	r8,r12,0x5
80004a60:	a9 78       	lsl	r8,0x9
80004a62:	e0 28 e0 00 	sub	r8,57344

	/* Enable the correct function. */
	switch (function) {
80004a66:	58 7b       	cp.w	r11,7
80004a68:	e0 8b 00 05 	brhi	80004a72 <gpio_enable_module_pin+0x16>
80004a6c:	4a 09       	lddpc	r9,80004aec <gpio_enable_module_pin+0x90>
80004a6e:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
80004a72:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80004a74:	30 19       	mov	r9,1
80004a76:	f2 0c 09 49 	lsl	r9,r9,r12
80004a7a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80004a7c:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80004a7e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80004a80:	c3 18       	rjmp	80004ae2 <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80004a82:	30 19       	mov	r9,1
80004a84:	f2 0c 09 49 	lsl	r9,r9,r12
80004a88:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80004a8a:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80004a8c:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80004a8e:	c2 a8       	rjmp	80004ae2 <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80004a90:	30 19       	mov	r9,1
80004a92:	f2 0c 09 49 	lsl	r9,r9,r12
80004a96:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80004a98:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80004a9a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80004a9c:	c2 38       	rjmp	80004ae2 <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80004a9e:	30 19       	mov	r9,1
80004aa0:	f2 0c 09 49 	lsl	r9,r9,r12
80004aa4:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80004aa6:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80004aa8:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80004aaa:	c1 c8       	rjmp	80004ae2 <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80004aac:	30 19       	mov	r9,1
80004aae:	f2 0c 09 49 	lsl	r9,r9,r12
80004ab2:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80004ab4:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80004ab6:	91 d9       	st.w	r8[0x34],r9
		break;
80004ab8:	c1 58       	rjmp	80004ae2 <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80004aba:	30 19       	mov	r9,1
80004abc:	f2 0c 09 49 	lsl	r9,r9,r12
80004ac0:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80004ac2:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80004ac4:	91 d9       	st.w	r8[0x34],r9
		break;
80004ac6:	c0 e8       	rjmp	80004ae2 <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80004ac8:	30 19       	mov	r9,1
80004aca:	f2 0c 09 49 	lsl	r9,r9,r12
80004ace:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80004ad0:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80004ad2:	91 d9       	st.w	r8[0x34],r9
		break;
80004ad4:	c0 78       	rjmp	80004ae2 <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80004ad6:	30 19       	mov	r9,1
80004ad8:	f2 0c 09 49 	lsl	r9,r9,r12
80004adc:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80004ade:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80004ae0:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80004ae2:	30 19       	mov	r9,1
80004ae4:	f2 0c 09 4c 	lsl	r12,r9,r12
80004ae8:	91 2c       	st.w	r8[0x8],r12
80004aea:	5e fd       	retal	0
80004aec:	80 00       	ld.sh	r0,r0[0x0]
80004aee:	b0 30       	st.h	r8[0x6],r0

80004af0 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004af0:	f8 08 16 05 	lsr	r8,r12,0x5
80004af4:	a9 78       	lsl	r8,0x9
80004af6:	e0 28 e0 00 	sub	r8,57344

	/* Both pull-up and pull-down set means buskeeper */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_PULL_DOWN) {
80004afa:	16 99       	mov	r9,r11
80004afc:	e2 19 00 08 	andl	r9,0x8,COH
80004b00:	c0 70       	breq	80004b0e <gpio_configure_pin+0x1e>
		gpio_port->pders = 1 << (pin & 0x1F);
80004b02:	30 19       	mov	r9,1
80004b04:	f2 0c 09 49 	lsl	r9,r9,r12
80004b08:	f1 49 00 84 	st.w	r8[132],r9
80004b0c:	c0 68       	rjmp	80004b18 <gpio_configure_pin+0x28>
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
80004b0e:	30 19       	mov	r9,1
80004b10:	f2 0c 09 49 	lsl	r9,r9,r12
80004b14:	f1 49 00 88 	st.w	r8[136],r9
	}

#endif
	if (flags & GPIO_PULL_UP) {
80004b18:	16 99       	mov	r9,r11
80004b1a:	e2 19 00 04 	andl	r9,0x4,COH
80004b1e:	c0 70       	breq	80004b2c <gpio_configure_pin+0x3c>
		gpio_port->puers = 1 << (pin & 0x1F);
80004b20:	30 19       	mov	r9,1
80004b22:	f2 0c 09 49 	lsl	r9,r9,r12
80004b26:	f1 49 00 74 	st.w	r8[116],r9
80004b2a:	c0 68       	rjmp	80004b36 <gpio_configure_pin+0x46>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
80004b2c:	30 19       	mov	r9,1
80004b2e:	f2 0c 09 49 	lsl	r9,r9,r12
80004b32:	f1 49 00 78 	st.w	r8[120],r9
	}

	/* Enable open-drain mode if requested */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_OPEN_DRAIN) {
80004b36:	16 99       	mov	r9,r11
80004b38:	e2 19 00 40 	andl	r9,0x40,COH
80004b3c:	c0 70       	breq	80004b4a <gpio_configure_pin+0x5a>
		gpio_port->odmers = 1 << (pin & 0x1F);
80004b3e:	30 19       	mov	r9,1
80004b40:	f2 0c 09 49 	lsl	r9,r9,r12
80004b44:	f1 49 00 e4 	st.w	r8[228],r9
80004b48:	c0 68       	rjmp	80004b54 <gpio_configure_pin+0x64>
	} else {
		gpio_port->odmerc = 1 << (pin & 0x1F);
80004b4a:	30 19       	mov	r9,1
80004b4c:	f2 0c 09 49 	lsl	r9,r9,r12
80004b50:	f1 49 00 e8 	st.w	r8[232],r9
#endif

#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	/* Select drive strength */
	if (flags & GPIO_DRIVE_LOW) {
80004b54:	16 99       	mov	r9,r11
80004b56:	e2 19 00 10 	andl	r9,0x10,COH
80004b5a:	c0 70       	breq	80004b68 <gpio_configure_pin+0x78>
		gpio_port->odcr0s = 1 << (pin & 0x1F);
80004b5c:	30 19       	mov	r9,1
80004b5e:	f2 0c 09 49 	lsl	r9,r9,r12
80004b62:	f1 49 01 04 	st.w	r8[260],r9
80004b66:	c0 68       	rjmp	80004b72 <gpio_configure_pin+0x82>
	} else {
		gpio_port->odcr0c = 1 << (pin & 0x1F);
80004b68:	30 19       	mov	r9,1
80004b6a:	f2 0c 09 49 	lsl	r9,r9,r12
80004b6e:	f1 49 01 08 	st.w	r8[264],r9
	}

	if (flags & GPIO_DRIVE_HIGH) {
80004b72:	16 99       	mov	r9,r11
80004b74:	e2 19 00 20 	andl	r9,0x20,COH
80004b78:	c0 70       	breq	80004b86 <gpio_configure_pin+0x96>
		gpio_port->odcr1s = 1 << (pin & 0x1F);
80004b7a:	30 19       	mov	r9,1
80004b7c:	f2 0c 09 49 	lsl	r9,r9,r12
80004b80:	f1 49 01 14 	st.w	r8[276],r9
80004b84:	c0 68       	rjmp	80004b90 <gpio_configure_pin+0xa0>
	} else {
		gpio_port->odcr1c = 1 << (pin & 0x1F);
80004b86:	30 19       	mov	r9,1
80004b88:	f2 0c 09 49 	lsl	r9,r9,r12
80004b8c:	f1 49 01 18 	st.w	r8[280],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
80004b90:	16 99       	mov	r9,r11
80004b92:	e2 19 00 80 	andl	r9,0x80,COH
80004b96:	c2 40       	breq	80004bde <gpio_configure_pin+0xee>
		if (flags & GPIO_BOTHEDGES) {
80004b98:	16 99       	mov	r9,r11
80004b9a:	e2 19 01 80 	andl	r9,0x180,COH
80004b9e:	c0 90       	breq	80004bb0 <gpio_configure_pin+0xc0>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80004ba0:	30 19       	mov	r9,1
80004ba2:	f2 0c 09 49 	lsl	r9,r9,r12
80004ba6:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80004baa:	f1 49 00 b8 	st.w	r8[184],r9
80004bae:	c1 88       	rjmp	80004bde <gpio_configure_pin+0xee>
		} else if (flags & GPIO_RISING) {
80004bb0:	16 99       	mov	r9,r11
80004bb2:	e2 19 02 80 	andl	r9,0x280,COH
80004bb6:	c0 90       	breq	80004bc8 <gpio_configure_pin+0xd8>
			gpio_port->imr0s = 1 << (pin & 0x1F);
80004bb8:	30 19       	mov	r9,1
80004bba:	f2 0c 09 49 	lsl	r9,r9,r12
80004bbe:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80004bc2:	f1 49 00 b8 	st.w	r8[184],r9
80004bc6:	c0 c8       	rjmp	80004bde <gpio_configure_pin+0xee>
		} else if (flags & GPIO_FALLING) {
80004bc8:	16 99       	mov	r9,r11
80004bca:	e2 19 03 80 	andl	r9,0x380,COH
80004bce:	c0 80       	breq	80004bde <gpio_configure_pin+0xee>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80004bd0:	30 19       	mov	r9,1
80004bd2:	f2 0c 09 49 	lsl	r9,r9,r12
80004bd6:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
80004bda:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80004bde:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80004be2:	c1 50       	breq	80004c0c <gpio_configure_pin+0x11c>
		if (flags & GPIO_INIT_HIGH) {
80004be4:	e2 1b 00 02 	andl	r11,0x2,COH
80004be8:	c0 70       	breq	80004bf6 <gpio_configure_pin+0x106>
			gpio_port->ovrs = 1 << (pin & 0x1F);
80004bea:	30 19       	mov	r9,1
80004bec:	f2 0c 09 49 	lsl	r9,r9,r12
80004bf0:	f1 49 00 54 	st.w	r8[84],r9
80004bf4:	c0 68       	rjmp	80004c00 <gpio_configure_pin+0x110>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
80004bf6:	30 19       	mov	r9,1
80004bf8:	f2 0c 09 49 	lsl	r9,r9,r12
80004bfc:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80004c00:	30 19       	mov	r9,1
80004c02:	f2 0c 09 49 	lsl	r9,r9,r12
80004c06:	f1 49 00 44 	st.w	r8[68],r9
80004c0a:	c0 68       	rjmp	80004c16 <gpio_configure_pin+0x126>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80004c0c:	30 19       	mov	r9,1
80004c0e:	f2 0c 09 49 	lsl	r9,r9,r12
80004c12:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
80004c16:	30 19       	mov	r9,1
80004c18:	f2 0c 09 4c 	lsl	r12,r9,r12
80004c1c:	91 1c       	st.w	r8[0x4],r12
}
80004c1e:	5e fc       	retal	r12

80004c20 <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004c20:	f8 08 16 05 	lsr	r8,r12,0x5
80004c24:	a9 78       	lsl	r8,0x9
80004c26:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80004c2a:	30 19       	mov	r9,1
80004c2c:	f2 0c 09 4c 	lsl	r12,r9,r12
80004c30:	f1 4c 00 58 	st.w	r8[88],r12
}
80004c34:	5e fc       	retal	r12

80004c36 <gpio_tgl_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_tgl_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80004c36:	f8 08 16 05 	lsr	r8,r12,0x5
80004c3a:	a9 78       	lsl	r8,0x9
80004c3c:	e0 28 e0 00 	sub	r8,57344
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
80004c40:	30 19       	mov	r9,1
80004c42:	f2 0c 09 4c 	lsl	r12,r9,r12
80004c46:	f1 4c 00 5c 	st.w	r8[92],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80004c4a:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80004c4e:	91 1c       	st.w	r8[0x4],r12
}
80004c50:	5e fc       	retal	r12
80004c52:	d7 03       	nop

80004c54 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80004c54:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80004c58:	49 99       	lddpc	r9,80004cbc <INTC_register_interrupt+0x68>
80004c5a:	f2 08 00 39 	add	r9,r9,r8<<0x3
80004c5e:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80004c62:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80004c64:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80004c68:	58 0a       	cp.w	r10,0
80004c6a:	c0 91       	brne	80004c7c <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80004c6c:	49 59       	lddpc	r9,80004cc0 <INTC_register_interrupt+0x6c>
80004c6e:	49 6a       	lddpc	r10,80004cc4 <INTC_register_interrupt+0x70>
80004c70:	12 1a       	sub	r10,r9
80004c72:	fe 79 00 00 	mov	r9,-65536
80004c76:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80004c7a:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80004c7c:	58 1a       	cp.w	r10,1
80004c7e:	c0 a1       	brne	80004c92 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80004c80:	49 09       	lddpc	r9,80004cc0 <INTC_register_interrupt+0x6c>
80004c82:	49 2a       	lddpc	r10,80004cc8 <INTC_register_interrupt+0x74>
80004c84:	12 1a       	sub	r10,r9
80004c86:	bf aa       	sbr	r10,0x1e
80004c88:	fe 79 00 00 	mov	r9,-65536
80004c8c:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80004c90:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80004c92:	58 2a       	cp.w	r10,2
80004c94:	c0 a1       	brne	80004ca8 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80004c96:	48 b9       	lddpc	r9,80004cc0 <INTC_register_interrupt+0x6c>
80004c98:	48 da       	lddpc	r10,80004ccc <INTC_register_interrupt+0x78>
80004c9a:	12 1a       	sub	r10,r9
80004c9c:	bf ba       	sbr	r10,0x1f
80004c9e:	fe 79 00 00 	mov	r9,-65536
80004ca2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80004ca6:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80004ca8:	48 69       	lddpc	r9,80004cc0 <INTC_register_interrupt+0x6c>
80004caa:	48 aa       	lddpc	r10,80004cd0 <INTC_register_interrupt+0x7c>
80004cac:	12 1a       	sub	r10,r9
80004cae:	ea 1a c0 00 	orh	r10,0xc000
80004cb2:	fe 79 00 00 	mov	r9,-65536
80004cb6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80004cba:	5e fc       	retal	r12
80004cbc:	80 00       	ld.sh	r0,r0[0x0]
80004cbe:	b0 50       	st.h	r8[0xa],r0
80004cc0:	80 00       	ld.sh	r0,r0[0x0]
80004cc2:	aa 00       	st.h	r5[0x0],r0
80004cc4:	80 00       	ld.sh	r0,r0[0x0]
80004cc6:	ab 04       	ld.d	r4,r5
80004cc8:	80 00       	ld.sh	r0,r0[0x0]
80004cca:	ab 12       	ld.d	r2,--r5
80004ccc:	80 00       	ld.sh	r0,r0[0x0]
80004cce:	ab 20       	st.d	r5++,r0
80004cd0:	80 00       	ld.sh	r0,r0[0x0]
80004cd2:	ab 2e       	st.d	r5++,lr

80004cd4 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80004cd4:	fe 78 00 00 	mov	r8,-65536
80004cd8:	e0 69 00 83 	mov	r9,131
80004cdc:	f2 0c 01 0c 	sub	r12,r9,r12
80004ce0:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80004ce4:	f2 ca ff c0 	sub	r10,r9,-64
80004ce8:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80004cec:	58 08       	cp.w	r8,0
80004cee:	c0 21       	brne	80004cf2 <_get_interrupt_handler+0x1e>
80004cf0:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80004cf2:	f0 08 12 00 	clz	r8,r8
80004cf6:	48 5a       	lddpc	r10,80004d08 <_get_interrupt_handler+0x34>
80004cf8:	f4 09 00 39 	add	r9,r10,r9<<0x3
80004cfc:	f0 08 11 1f 	rsub	r8,r8,31
80004d00:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80004d02:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80004d06:	5e fc       	retal	r12
80004d08:	80 00       	ld.sh	r0,r0[0x0]
80004d0a:	b0 50       	st.h	r8[0xa],r0

80004d0c <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80004d0c:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80004d0e:	f6 08 15 04 	lsl	r8,r11,0x4
80004d12:	14 38       	cp.w	r8,r10
80004d14:	f9 b8 08 10 	movls	r8,16
80004d18:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80004d1c:	f0 0b 02 4b 	mul	r11,r8,r11
80004d20:	f6 09 16 01 	lsr	r9,r11,0x1
80004d24:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80004d28:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80004d2c:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80004d30:	f2 cb 00 01 	sub	r11,r9,1
80004d34:	e0 4b ff fe 	cp.w	r11,65534
80004d38:	e0 88 00 03 	brls	80004d3e <usart_set_async_baudrate+0x32>
80004d3c:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80004d3e:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80004d40:	e8 6e 00 00 	mov	lr,524288
80004d44:	59 08       	cp.w	r8,16
80004d46:	fc 08 17 10 	movne	r8,lr
80004d4a:	f9 b8 00 00 	moveq	r8,0
80004d4e:	e4 1b ff f7 	andh	r11,0xfff7
80004d52:	e0 1b fe cf 	andl	r11,0xfecf
80004d56:	16 48       	or	r8,r11
80004d58:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80004d5a:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80004d5e:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80004d62:	99 89       	st.w	r12[0x20],r9
80004d64:	d8 0a       	popm	pc,r12=0

80004d66 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80004d66:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80004d68:	e2 18 00 02 	andl	r8,0x2,COH
80004d6c:	c0 31       	brne	80004d72 <usart_write_char+0xc>
80004d6e:	30 2c       	mov	r12,2
80004d70:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80004d72:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80004d76:	99 7b       	st.w	r12[0x1c],r11
80004d78:	5e fd       	retal	0
80004d7a:	d7 03       	nop

80004d7c <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80004d7c:	eb cd 40 e0 	pushm	r5-r7,lr
80004d80:	18 96       	mov	r6,r12
80004d82:	16 95       	mov	r5,r11
80004d84:	e0 67 27 0f 	mov	r7,9999
80004d88:	c0 68       	rjmp	80004d94 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80004d8a:	58 07       	cp.w	r7,0
80004d8c:	c0 31       	brne	80004d92 <usart_putchar+0x16>
80004d8e:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80004d92:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80004d94:	0a 9b       	mov	r11,r5
80004d96:	0c 9c       	mov	r12,r6
80004d98:	f0 1f 00 03 	mcall	80004da4 <usart_putchar+0x28>
80004d9c:	cf 71       	brne	80004d8a <usart_putchar+0xe>

  return USART_SUCCESS;
}
80004d9e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004da2:	00 00       	add	r0,r0
80004da4:	80 00       	ld.sh	r0,r0[0x0]
80004da6:	4d 66       	lddpc	r6,80004efc <usart_init_rs232+0xb4>

80004da8 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80004da8:	78 58       	ld.w	r8,r12[0x14]
80004daa:	e2 18 00 e0 	andl	r8,0xe0,COH
80004dae:	c0 30       	breq	80004db4 <usart_read_char+0xc>
80004db0:	30 4c       	mov	r12,4
80004db2:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80004db4:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80004db6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004dba:	c0 31       	brne	80004dc0 <usart_read_char+0x18>
80004dbc:	30 3c       	mov	r12,3
80004dbe:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80004dc0:	78 68       	ld.w	r8,r12[0x18]
80004dc2:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80004dc6:	97 08       	st.w	r11[0x0],r8
80004dc8:	5e fd       	retal	0
80004dca:	d7 03       	nop

80004dcc <usart_getchar>:
    return USART_RX_EMPTY;
}


int usart_getchar(volatile avr32_usart_t *usart)
{
80004dcc:	eb cd 40 c0 	pushm	r6-r7,lr
80004dd0:	20 1d       	sub	sp,4
80004dd2:	18 96       	mov	r6,r12
  int c, ret;

  while ((ret = usart_read_char(usart, &c)) == USART_RX_EMPTY);
80004dd4:	1a 97       	mov	r7,sp
80004dd6:	1a 9b       	mov	r11,sp
80004dd8:	0c 9c       	mov	r12,r6
80004dda:	f0 1f 00 07 	mcall	80004df4 <usart_getchar+0x28>
80004dde:	58 3c       	cp.w	r12,3
80004de0:	cf b0       	breq	80004dd6 <usart_getchar+0xa>

  if (ret == USART_RX_ERROR)
80004de2:	58 4c       	cp.w	r12,4
80004de4:	f9 bc 00 ff 	moveq	r12,-1
    return USART_FAILURE;

  return c;
80004de8:	fb fc 10 00 	ld.wne	r12,sp[0x0]
}
80004dec:	2f fd       	sub	sp,-4
80004dee:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004df2:	00 00       	add	r0,r0
80004df4:	80 00       	ld.sh	r0,r0[0x0]
80004df6:	4d a8       	lddpc	r8,80004f5c <osc_priv_enable_osc0+0x8>

80004df8 <usart_write_line>:
	return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80004df8:	eb cd 40 c0 	pushm	r6-r7,lr
80004dfc:	18 96       	mov	r6,r12
80004dfe:	16 97       	mov	r7,r11
  while (*string != '\0')
80004e00:	17 8b       	ld.ub	r11,r11[0x0]
80004e02:	58 0b       	cp.w	r11,0
80004e04:	c0 80       	breq	80004e14 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80004e06:	2f f7       	sub	r7,-1
80004e08:	0c 9c       	mov	r12,r6
80004e0a:	f0 1f 00 04 	mcall	80004e18 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80004e0e:	0f 8b       	ld.ub	r11,r7[0x0]
80004e10:	58 0b       	cp.w	r11,0
80004e12:	cf a1       	brne	80004e06 <usart_write_line+0xe>
80004e14:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004e18:	80 00       	ld.sh	r0,r0[0x0]
80004e1a:	4d 7c       	lddpc	r12,80004f74 <osc_priv_enable_osc0+0x20>

80004e1c <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80004e1c:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80004e20:	e6 18 00 01 	andh	r8,0x1,COH
80004e24:	c0 71       	brne	80004e32 <usart_reset+0x16>
80004e26:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80004e28:	3f f8       	mov	r8,-1
80004e2a:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80004e2c:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80004e2e:	d5 03       	csrf	0x10
80004e30:	c0 48       	rjmp	80004e38 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80004e32:	3f f8       	mov	r8,-1
80004e34:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80004e36:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80004e38:	30 08       	mov	r8,0
80004e3a:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80004e3c:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80004e3e:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80004e40:	ea 68 61 0c 	mov	r8,680204
80004e44:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80004e46:	5e fc       	retal	r12

80004e48 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80004e48:	eb cd 40 e0 	pushm	r5-r7,lr
80004e4c:	18 96       	mov	r6,r12
80004e4e:	16 97       	mov	r7,r11
80004e50:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80004e52:	f0 1f 00 2f 	mcall	80004f0c <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80004e56:	58 07       	cp.w	r7,0
80004e58:	c5 80       	breq	80004f08 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80004e5a:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80004e5c:	30 49       	mov	r9,4
80004e5e:	f2 08 18 00 	cp.b	r8,r9
80004e62:	e0 88 00 53 	brls	80004f08 <usart_init_rs232+0xc0>
80004e66:	30 99       	mov	r9,9
80004e68:	f2 08 18 00 	cp.b	r8,r9
80004e6c:	e0 8b 00 4e 	brhi	80004f08 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80004e70:	0f d9       	ld.ub	r9,r7[0x5]
80004e72:	30 78       	mov	r8,7
80004e74:	f0 09 18 00 	cp.b	r9,r8
80004e78:	e0 8b 00 48 	brhi	80004f08 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80004e7c:	8e 39       	ld.sh	r9,r7[0x6]
80004e7e:	e0 68 01 01 	mov	r8,257
80004e82:	f0 09 19 00 	cp.h	r9,r8
80004e86:	e0 8b 00 41 	brhi	80004f08 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80004e8a:	ef 39 00 08 	ld.ub	r9,r7[8]
80004e8e:	30 38       	mov	r8,3
80004e90:	f0 09 18 00 	cp.b	r9,r8
80004e94:	e0 8b 00 3a 	brhi	80004f08 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80004e98:	0a 9a       	mov	r10,r5
80004e9a:	6e 0b       	ld.w	r11,r7[0x0]
80004e9c:	0c 9c       	mov	r12,r6
80004e9e:	f0 1f 00 1d 	mcall	80004f10 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80004ea2:	58 1c       	cp.w	r12,1
80004ea4:	c3 20       	breq	80004f08 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80004ea6:	0f c8       	ld.ub	r8,r7[0x4]
80004ea8:	30 99       	mov	r9,9
80004eaa:	f2 08 18 00 	cp.b	r8,r9
80004eae:	c0 51       	brne	80004eb8 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80004eb0:	6c 18       	ld.w	r8,r6[0x4]
80004eb2:	b1 b8       	sbr	r8,0x11
80004eb4:	8d 18       	st.w	r6[0x4],r8
80004eb6:	c0 68       	rjmp	80004ec2 <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80004eb8:	6c 19       	ld.w	r9,r6[0x4]
80004eba:	20 58       	sub	r8,5
80004ebc:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80004ec0:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80004ec2:	6c 19       	ld.w	r9,r6[0x4]
80004ec4:	ef 3a 00 08 	ld.ub	r10,r7[8]
80004ec8:	0f d8       	ld.ub	r8,r7[0x5]
80004eca:	a9 78       	lsl	r8,0x9
80004ecc:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80004ed0:	12 48       	or	r8,r9
80004ed2:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80004ed4:	8e 38       	ld.sh	r8,r7[0x6]
80004ed6:	30 29       	mov	r9,2
80004ed8:	f2 08 19 00 	cp.h	r8,r9
80004edc:	e0 88 00 09 	brls	80004eee <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80004ee0:	6c 18       	ld.w	r8,r6[0x4]
80004ee2:	ad b8       	sbr	r8,0xd
80004ee4:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80004ee6:	8e b8       	ld.uh	r8,r7[0x6]
80004ee8:	20 28       	sub	r8,2
80004eea:	8d a8       	st.w	r6[0x28],r8
80004eec:	c0 68       	rjmp	80004ef8 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80004eee:	6c 19       	ld.w	r9,r6[0x4]
80004ef0:	5c 78       	castu.h	r8
80004ef2:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80004ef6:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80004ef8:	6c 18       	ld.w	r8,r6[0x4]
80004efa:	e0 18 ff f0 	andl	r8,0xfff0
80004efe:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80004f00:	35 08       	mov	r8,80
80004f02:	8d 08       	st.w	r6[0x0],r8
80004f04:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80004f08:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80004f0c:	80 00       	ld.sh	r0,r0[0x0]
80004f0e:	4e 1c       	lddpc	r12,80005090 <memcpy+0x34>
80004f10:	80 00       	ld.sh	r0,r0[0x0]
80004f12:	4d 0c       	lddpc	r12,80005050 <main+0x1c>

80004f14 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80004f14:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80004f18:	fe c0 a5 18 	sub	r0,pc,-23272

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80004f1c:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80004f20:	d5 53       	csrf	0x15
  cp      r0, r1
80004f22:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80004f24:	e0 61 05 10 	mov	r1,1296
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80004f28:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80004f2a:	c0 72       	brcc	80004f38 <idata_load_loop_end>
  cp      r0, r1
80004f2c:	fe c2 97 dc 	sub	r2,pc,-26660

80004f30 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80004f30:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80004f32:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80004f34:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80004f36:	cf d3       	brcs	80004f30 <idata_load_loop>

80004f38 <idata_load_loop_end>:
  mov     r2, 0
80004f38:	e0 60 05 10 	mov	r0,1296
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80004f3c:	e0 61 09 48 	mov	r1,2376
  cp      r0, r1
  brlo    udata_clear_loop
80004f40:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80004f42:	c0 62       	brcc	80004f4e <udata_clear_loop_end>
80004f44:	30 02       	mov	r2,0
80004f46:	30 03       	mov	r3,0

80004f48 <udata_clear_loop>:
80004f48:	a1 22       	st.d	r0++,r2
80004f4a:	02 30       	cp.w	r0,r1
80004f4c:	cf e3       	brcs	80004f48 <udata_clear_loop>

80004f4e <udata_clear_loop_end>:
80004f4e:	fe cf ff 1a 	sub	pc,pc,-230
80004f52:	d7 03       	nop

80004f54 <osc_priv_enable_osc0>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004f54:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80004f58:	d3 03       	ssrf	0x10
void osc_priv_enable_osc0(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL;
80004f5a:	fe 78 08 00 	mov	r8,-63488
80004f5e:	32 4a       	mov	r10,36
80004f60:	ea 1a aa 00 	orh	r10,0xaa00
80004f64:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.oscctrl[0] =
80004f66:	e0 7a 0c 07 	mov	r10,68615
80004f6a:	91 9a       	st.w	r8[0x24],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004f6c:	12 98       	mov	r8,r9
80004f6e:	e6 18 00 01 	andh	r8,0x1,COH
80004f72:	c0 21       	brne	80004f76 <osc_priv_enable_osc0+0x22>
      cpu_irq_enable();
80004f74:	d5 03       	csrf	0x10
			(OSC0_STARTUP_VALUE << AVR32_SCIF_OSCCTRL_STARTUP)
			| (OSC0_GAIN_VALUE << AVR32_SCIF_OSCCTRL_GAIN)
			| (OSC0_MODE_VALUE << AVR32_SCIF_OSCCTRL_MODE)
			| (1U << AVR32_SCIF_OSCCTRL_OSCEN);
	cpu_irq_restore(flags);
}
80004f76:	5e fc       	retal	r12

80004f78 <sysclk_set_source>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004f78:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80004f7c:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_RC120M);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80004f7e:	fe 78 04 00 	mov	r8,-64512
80004f82:	fc 1a aa 00 	movh	r10,0xaa00
80004f86:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.mcctrl = src;
80004f8a:	91 0c       	st.w	r8[0x0],r12
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004f8c:	12 98       	mov	r8,r9
80004f8e:	e6 18 00 01 	andh	r8,0x1,COH
80004f92:	c0 21       	brne	80004f96 <sysclk_set_source+0x1e>
      cpu_irq_enable();
80004f94:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80004f96:	5e fc       	retal	r12

80004f98 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80004f98:	d4 01       	pushm	lr
static inline void osc_enable(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		osc_priv_enable_osc0();
80004f9a:	f0 1f 00 0a 	mcall	80004fc0 <sysclk_init+0x28>
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC0RDY));
80004f9e:	fe 78 08 00 	mov	r8,-63488
80004fa2:	70 59       	ld.w	r9,r8[0x14]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80004fa4:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80004fa8:	cf d0       	breq	80004fa2 <sysclk_init+0xa>
#ifdef BOARD_OSC0_HZ
	case SYSCLK_SRC_OSC0:
		osc_enable(OSC_ID_OSC0);
		osc_wait_ready(OSC_ID_OSC0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(BOARD_OSC0_HZ);
80004faa:	e0 6c 24 00 	mov	r12,9216
80004fae:	ea 1c 00 f4 	orh	r12,0xf4
80004fb2:	f0 1f 00 05 	mcall	80004fc4 <sysclk_init+0x2c>
		sysclk_set_source(SYSCLK_SRC_OSC0);
80004fb6:	30 1c       	mov	r12,1
80004fb8:	f0 1f 00 04 	mcall	80004fc8 <sysclk_init+0x30>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80004fbc:	d8 02       	popm	pc
80004fbe:	00 00       	add	r0,r0
80004fc0:	80 00       	ld.sh	r0,r0[0x0]
80004fc2:	4f 54       	lddpc	r4,80005194 <memcpy+0x138>
80004fc4:	80 00       	ld.sh	r0,r0[0x0]
80004fc6:	4a 38       	lddpc	r8,80005050 <main+0x1c>
80004fc8:	80 00       	ld.sh	r0,r0[0x0]
80004fca:	4f 78       	lddpc	r8,800051a4 <memset>

80004fcc <general_initialize>:
	while(true)
		start_terminal();
}

void general_initialize()
{
80004fcc:	d4 01       	pushm	lr
	sysclk_init();
80004fce:	f0 1f 00 15 	mcall	80005020 <general_initialize+0x54>
	delay_init(CPU_HZ);
	
	gpio_configure_pin( ITASAT_LED0, GPIO_INIT_HIGH | GPIO_DIR_OUTPUT );
80004fd2:	30 3b       	mov	r11,3
80004fd4:	30 8c       	mov	r12,8
80004fd6:	f0 1f 00 14 	mcall	80005024 <general_initialize+0x58>
	gpio_configure_pin( ITASAT_LED1, GPIO_INIT_HIGH | GPIO_DIR_OUTPUT );
80004fda:	30 3b       	mov	r11,3
80004fdc:	30 9c       	mov	r12,9
80004fde:	f0 1f 00 12 	mcall	80005024 <general_initialize+0x58>
	gpio_configure_pin( ITASAT_LED2, GPIO_INIT_HIGH | GPIO_DIR_OUTPUT );
80004fe2:	30 3b       	mov	r11,3
80004fe4:	30 ac       	mov	r12,10
80004fe6:	f0 1f 00 10 	mcall	80005024 <general_initialize+0x58>
	gpio_configure_pin( ITASAT_LED3, GPIO_INIT_HIGH | GPIO_DIR_OUTPUT );
80004fea:	30 3b       	mov	r11,3
80004fec:	30 bc       	mov	r12,11
80004fee:	f0 1f 00 0e 	mcall	80005024 <general_initialize+0x58>
	gpio_configure_pin( ITASAT_LED4, GPIO_INIT_HIGH | GPIO_DIR_OUTPUT );
80004ff2:	30 3b       	mov	r11,3
80004ff4:	30 cc       	mov	r12,12
80004ff6:	f0 1f 00 0c 	mcall	80005024 <general_initialize+0x58>
	gpio_configure_pin( ITASAT_LED5, GPIO_INIT_HIGH | GPIO_DIR_OUTPUT );
80004ffa:	30 3b       	mov	r11,3
80004ffc:	30 dc       	mov	r12,13
80004ffe:	f0 1f 00 0a 	mcall	80005024 <general_initialize+0x58>
	gpio_configure_pin( ITASAT_LED6, GPIO_INIT_HIGH | GPIO_DIR_OUTPUT );
80005002:	30 3b       	mov	r11,3
80005004:	30 ec       	mov	r12,14
80005006:	f0 1f 00 08 	mcall	80005024 <general_initialize+0x58>
	gpio_configure_pin( ITASAT_LED7, GPIO_INIT_HIGH | GPIO_DIR_OUTPUT );
8000500a:	30 3b       	mov	r11,3
8000500c:	30 fc       	mov	r12,15
8000500e:	f0 1f 00 06 	mcall	80005024 <general_initialize+0x58>
	
	initTerminalInterface();
80005012:	f0 1f 00 06 	mcall	80005028 <general_initialize+0x5c>
	initTestsExecContrInterface();
80005016:	f0 1f 00 06 	mcall	8000502c <general_initialize+0x60>
	initI2CTestsInterface();
8000501a:	f0 1f 00 06 	mcall	80005030 <general_initialize+0x64>
}
8000501e:	d8 02       	popm	pc
80005020:	80 00       	ld.sh	r0,r0[0x0]
80005022:	4f 98       	lddpc	r8,80005204 <strcmp+0x18>
80005024:	80 00       	ld.sh	r0,r0[0x0]
80005026:	4a f0       	lddpc	r0,800050e0 <memcpy+0x84>
80005028:	80 00       	ld.sh	r0,r0[0x0]
8000502a:	46 a0       	lddsp	r0,sp[0x1a8]
8000502c:	80 00       	ld.sh	r0,r0[0x0]
8000502e:	47 e8       	lddsp	r8,sp[0x1f8]
80005030:	80 00       	ld.sh	r0,r0[0x0]
80005032:	43 14       	lddsp	r4,sp[0xc4]

80005034 <main>:
#include <asf.h>
#include <itasat_pins_functions_stk600.h>
#include <tcc_test_controller.h>

int main (void)
{
80005034:	d4 01       	pushm	lr
	general_initialize();
80005036:	f0 1f 00 06 	mcall	8000504c <main+0x18>
	
	print_dbg("\n==============================\nTCC Test Controller\n==============================\n");
8000503a:	48 6b       	lddpc	r11,80005050 <main+0x1c>
8000503c:	fc 7c 14 00 	mov	r12,-191488
80005040:	f0 1f 00 05 	mcall	80005054 <main+0x20>
	
	while(true)
		start_terminal();
80005044:	f0 1f 00 05 	mcall	80005058 <main+0x24>
80005048:	cf eb       	rjmp	80005044 <main+0x10>
8000504a:	00 00       	add	r0,r0
8000504c:	80 00       	ld.sh	r0,r0[0x0]
8000504e:	4f cc       	lddpc	r12,8000523c <strcmp+0x50>
80005050:	80 00       	ld.sh	r0,r0[0x0]
80005052:	ae b8       	st.b	r7[0x3],r8
80005054:	80 00       	ld.sh	r0,r0[0x0]
80005056:	4d f8       	lddpc	r8,800051d0 <sprintf+0x1c>
80005058:	80 00       	ld.sh	r0,r0[0x0]
8000505a:	46 40       	lddsp	r0,sp[0x190]

8000505c <memcpy>:
8000505c:	58 8a       	cp.w	r10,8
8000505e:	c2 f5       	brlt	800050bc <memcpy+0x60>
80005060:	f9 eb 10 09 	or	r9,r12,r11
80005064:	e2 19 00 03 	andl	r9,0x3,COH
80005068:	e0 81 00 97 	brne	80005196 <memcpy+0x13a>
8000506c:	e0 4a 00 20 	cp.w	r10,32
80005070:	c3 b4       	brge	800050e6 <memcpy+0x8a>
80005072:	f4 08 14 02 	asr	r8,r10,0x2
80005076:	f0 09 11 08 	rsub	r9,r8,8
8000507a:	fe 09 00 2f 	add	pc,pc,r9<<0x2
8000507e:	76 69       	ld.w	r9,r11[0x18]
80005080:	99 69       	st.w	r12[0x18],r9
80005082:	76 59       	ld.w	r9,r11[0x14]
80005084:	99 59       	st.w	r12[0x14],r9
80005086:	76 49       	ld.w	r9,r11[0x10]
80005088:	99 49       	st.w	r12[0x10],r9
8000508a:	76 39       	ld.w	r9,r11[0xc]
8000508c:	99 39       	st.w	r12[0xc],r9
8000508e:	76 29       	ld.w	r9,r11[0x8]
80005090:	99 29       	st.w	r12[0x8],r9
80005092:	76 19       	ld.w	r9,r11[0x4]
80005094:	99 19       	st.w	r12[0x4],r9
80005096:	76 09       	ld.w	r9,r11[0x0]
80005098:	99 09       	st.w	r12[0x0],r9
8000509a:	f6 08 00 2b 	add	r11,r11,r8<<0x2
8000509e:	f8 08 00 28 	add	r8,r12,r8<<0x2
800050a2:	e0 1a 00 03 	andl	r10,0x3
800050a6:	f4 0a 11 04 	rsub	r10,r10,4
800050aa:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800050ae:	17 a9       	ld.ub	r9,r11[0x2]
800050b0:	b0 a9       	st.b	r8[0x2],r9
800050b2:	17 99       	ld.ub	r9,r11[0x1]
800050b4:	b0 99       	st.b	r8[0x1],r9
800050b6:	17 89       	ld.ub	r9,r11[0x0]
800050b8:	b0 89       	st.b	r8[0x0],r9
800050ba:	5e fc       	retal	r12
800050bc:	f4 0a 11 09 	rsub	r10,r10,9
800050c0:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800050c4:	17 f9       	ld.ub	r9,r11[0x7]
800050c6:	b8 f9       	st.b	r12[0x7],r9
800050c8:	17 e9       	ld.ub	r9,r11[0x6]
800050ca:	b8 e9       	st.b	r12[0x6],r9
800050cc:	17 d9       	ld.ub	r9,r11[0x5]
800050ce:	b8 d9       	st.b	r12[0x5],r9
800050d0:	17 c9       	ld.ub	r9,r11[0x4]
800050d2:	b8 c9       	st.b	r12[0x4],r9
800050d4:	17 b9       	ld.ub	r9,r11[0x3]
800050d6:	b8 b9       	st.b	r12[0x3],r9
800050d8:	17 a9       	ld.ub	r9,r11[0x2]
800050da:	b8 a9       	st.b	r12[0x2],r9
800050dc:	17 99       	ld.ub	r9,r11[0x1]
800050de:	b8 99       	st.b	r12[0x1],r9
800050e0:	17 89       	ld.ub	r9,r11[0x0]
800050e2:	b8 89       	st.b	r12[0x0],r9
800050e4:	5e fc       	retal	r12
800050e6:	eb cd 40 c0 	pushm	r6-r7,lr
800050ea:	18 99       	mov	r9,r12
800050ec:	22 0a       	sub	r10,32
800050ee:	b7 07       	ld.d	r6,r11++
800050f0:	b3 26       	st.d	r9++,r6
800050f2:	b7 07       	ld.d	r6,r11++
800050f4:	b3 26       	st.d	r9++,r6
800050f6:	b7 07       	ld.d	r6,r11++
800050f8:	b3 26       	st.d	r9++,r6
800050fa:	b7 07       	ld.d	r6,r11++
800050fc:	b3 26       	st.d	r9++,r6
800050fe:	22 0a       	sub	r10,32
80005100:	cf 74       	brge	800050ee <memcpy+0x92>
80005102:	2f 0a       	sub	r10,-16
80005104:	c0 65       	brlt	80005110 <memcpy+0xb4>
80005106:	b7 07       	ld.d	r6,r11++
80005108:	b3 26       	st.d	r9++,r6
8000510a:	b7 07       	ld.d	r6,r11++
8000510c:	b3 26       	st.d	r9++,r6
8000510e:	21 0a       	sub	r10,16
80005110:	5c 3a       	neg	r10
80005112:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80005116:	d7 03       	nop
80005118:	d7 03       	nop
8000511a:	f7 36 00 0e 	ld.ub	r6,r11[14]
8000511e:	f3 66 00 0e 	st.b	r9[14],r6
80005122:	f7 36 00 0d 	ld.ub	r6,r11[13]
80005126:	f3 66 00 0d 	st.b	r9[13],r6
8000512a:	f7 36 00 0c 	ld.ub	r6,r11[12]
8000512e:	f3 66 00 0c 	st.b	r9[12],r6
80005132:	f7 36 00 0b 	ld.ub	r6,r11[11]
80005136:	f3 66 00 0b 	st.b	r9[11],r6
8000513a:	f7 36 00 0a 	ld.ub	r6,r11[10]
8000513e:	f3 66 00 0a 	st.b	r9[10],r6
80005142:	f7 36 00 09 	ld.ub	r6,r11[9]
80005146:	f3 66 00 09 	st.b	r9[9],r6
8000514a:	f7 36 00 08 	ld.ub	r6,r11[8]
8000514e:	f3 66 00 08 	st.b	r9[8],r6
80005152:	f7 36 00 07 	ld.ub	r6,r11[7]
80005156:	f3 66 00 07 	st.b	r9[7],r6
8000515a:	f7 36 00 06 	ld.ub	r6,r11[6]
8000515e:	f3 66 00 06 	st.b	r9[6],r6
80005162:	f7 36 00 05 	ld.ub	r6,r11[5]
80005166:	f3 66 00 05 	st.b	r9[5],r6
8000516a:	f7 36 00 04 	ld.ub	r6,r11[4]
8000516e:	f3 66 00 04 	st.b	r9[4],r6
80005172:	f7 36 00 03 	ld.ub	r6,r11[3]
80005176:	f3 66 00 03 	st.b	r9[3],r6
8000517a:	f7 36 00 02 	ld.ub	r6,r11[2]
8000517e:	f3 66 00 02 	st.b	r9[2],r6
80005182:	f7 36 00 01 	ld.ub	r6,r11[1]
80005186:	f3 66 00 01 	st.b	r9[1],r6
8000518a:	f7 36 00 00 	ld.ub	r6,r11[0]
8000518e:	f3 66 00 00 	st.b	r9[0],r6
80005192:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005196:	20 1a       	sub	r10,1
80005198:	f6 0a 07 09 	ld.ub	r9,r11[r10]
8000519c:	f8 0a 0b 09 	st.b	r12[r10],r9
800051a0:	cf b1       	brne	80005196 <memcpy+0x13a>
800051a2:	5e fc       	retal	r12

800051a4 <memset>:
800051a4:	18 98       	mov	r8,r12
800051a6:	c0 38       	rjmp	800051ac <memset+0x8>
800051a8:	10 cb       	st.b	r8++,r11
800051aa:	20 1a       	sub	r10,1
800051ac:	58 0a       	cp.w	r10,0
800051ae:	cf d1       	brne	800051a8 <memset+0x4>
800051b0:	5e fc       	retal	r12
800051b2:	d7 03       	nop

800051b4 <sprintf>:
800051b4:	d4 01       	pushm	lr
800051b6:	21 7d       	sub	sp,92
800051b8:	e0 68 ff ff 	mov	r8,65535
800051bc:	ea 18 7f ff 	orh	r8,0x7fff
800051c0:	50 58       	stdsp	sp[0x14],r8
800051c2:	50 28       	stdsp	sp[0x8],r8
800051c4:	e0 68 02 08 	mov	r8,520
800051c8:	ba 68       	st.h	sp[0xc],r8
800051ca:	3f f8       	mov	r8,-1
800051cc:	ba 78       	st.h	sp[0xe],r8
800051ce:	e0 68 00 f8 	mov	r8,248
800051d2:	50 4c       	stdsp	sp[0x10],r12
800051d4:	16 9a       	mov	r10,r11
800051d6:	50 0c       	stdsp	sp[0x0],r12
800051d8:	fa c9 ff a0 	sub	r9,sp,-96
800051dc:	70 0c       	ld.w	r12,r8[0x0]
800051de:	1a 9b       	mov	r11,sp
800051e0:	cf 0d       	rcall	800055c0 <_vfprintf_r>
800051e2:	30 09       	mov	r9,0
800051e4:	40 08       	lddsp	r8,sp[0x0]
800051e6:	b0 89       	st.b	r8[0x0],r9
800051e8:	2e 9d       	sub	sp,-92
800051ea:	d8 02       	popm	pc

800051ec <strcmp>:
800051ec:	f9 eb 10 0a 	or	r10,r12,r11
800051f0:	e2 1a 00 03 	andl	r10,0x3,COH
800051f4:	c3 41       	brne	8000525c <strcmp+0x70>
800051f6:	78 0a       	ld.w	r10,r12[0x0]
800051f8:	76 09       	ld.w	r9,r11[0x0]
800051fa:	5c ea       	tnbz	r10
800051fc:	c1 70       	breq	8000522a <strcmp+0x3e>
800051fe:	12 3a       	cp.w	r10,r9
80005200:	c1 51       	brne	8000522a <strcmp+0x3e>
80005202:	78 1a       	ld.w	r10,r12[0x4]
80005204:	76 19       	ld.w	r9,r11[0x4]
80005206:	5c ea       	tnbz	r10
80005208:	c1 10       	breq	8000522a <strcmp+0x3e>
8000520a:	12 3a       	cp.w	r10,r9
8000520c:	c0 f1       	brne	8000522a <strcmp+0x3e>
8000520e:	78 2a       	ld.w	r10,r12[0x8]
80005210:	76 29       	ld.w	r9,r11[0x8]
80005212:	5c ea       	tnbz	r10
80005214:	c0 b0       	breq	8000522a <strcmp+0x3e>
80005216:	12 3a       	cp.w	r10,r9
80005218:	c0 91       	brne	8000522a <strcmp+0x3e>
8000521a:	78 3a       	ld.w	r10,r12[0xc]
8000521c:	76 39       	ld.w	r9,r11[0xc]
8000521e:	5c ea       	tnbz	r10
80005220:	c0 50       	breq	8000522a <strcmp+0x3e>
80005222:	2f 0c       	sub	r12,-16
80005224:	2f 0b       	sub	r11,-16
80005226:	12 3a       	cp.w	r10,r9
80005228:	ce 70       	breq	800051f6 <strcmp+0xa>
8000522a:	f9 da c3 08 	bfextu	r12,r10,0x18,0x8
8000522e:	f7 d9 c3 08 	bfextu	r11,r9,0x18,0x8
80005232:	5e 0c       	reteq	r12
80005234:	16 1c       	sub	r12,r11
80005236:	5e 1c       	retne	r12
80005238:	f9 da c2 08 	bfextu	r12,r10,0x10,0x8
8000523c:	f7 d9 c2 08 	bfextu	r11,r9,0x10,0x8
80005240:	5e 0c       	reteq	r12
80005242:	16 1c       	sub	r12,r11
80005244:	5e 1c       	retne	r12
80005246:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
8000524a:	f7 d9 c1 08 	bfextu	r11,r9,0x8,0x8
8000524e:	5e 0c       	reteq	r12
80005250:	16 1c       	sub	r12,r11
80005252:	5e 1c       	retne	r12
80005254:	5c 5a       	castu.b	r10
80005256:	5c 59       	castu.b	r9
80005258:	12 1a       	sub	r10,r9
8000525a:	5e fa       	retal	r10
8000525c:	17 8a       	ld.ub	r10,r11[0x0]
8000525e:	19 89       	ld.ub	r9,r12[0x0]
80005260:	58 0a       	cp.w	r10,0
80005262:	5e 09       	reteq	r9
80005264:	14 19       	sub	r9,r10
80005266:	5e 19       	retne	r9
80005268:	17 9a       	ld.ub	r10,r11[0x1]
8000526a:	19 99       	ld.ub	r9,r12[0x1]
8000526c:	58 0a       	cp.w	r10,0
8000526e:	5e 09       	reteq	r9
80005270:	14 19       	sub	r9,r10
80005272:	5e 19       	retne	r9
80005274:	17 aa       	ld.ub	r10,r11[0x2]
80005276:	19 a9       	ld.ub	r9,r12[0x2]
80005278:	58 0a       	cp.w	r10,0
8000527a:	5e 09       	reteq	r9
8000527c:	14 19       	sub	r9,r10
8000527e:	5e 19       	retne	r9
80005280:	17 ba       	ld.ub	r10,r11[0x3]
80005282:	19 b9       	ld.ub	r9,r12[0x3]
80005284:	58 0a       	cp.w	r10,0
80005286:	5e 09       	reteq	r9
80005288:	14 19       	sub	r9,r10
8000528a:	5e 19       	retne	r9
8000528c:	2f cb       	sub	r11,-4
8000528e:	2f cc       	sub	r12,-4
80005290:	ce 6b       	rjmp	8000525c <strcmp+0x70>
80005292:	d7 03       	nop

80005294 <get_arg>:
80005294:	d4 31       	pushm	r0-r7,lr
80005296:	20 8d       	sub	sp,32
80005298:	fa c4 ff bc 	sub	r4,sp,-68
8000529c:	50 4b       	stdsp	sp[0x10],r11
8000529e:	68 2e       	ld.w	lr,r4[0x8]
800052a0:	50 58       	stdsp	sp[0x14],r8
800052a2:	12 96       	mov	r6,r9
800052a4:	7c 0b       	ld.w	r11,lr[0x0]
800052a6:	70 05       	ld.w	r5,r8[0x0]
800052a8:	50 6e       	stdsp	sp[0x18],lr
800052aa:	58 0b       	cp.w	r11,0
800052ac:	f4 0b 17 00 	moveq	r11,r10
800052b0:	68 03       	ld.w	r3,r4[0x0]
800052b2:	68 11       	ld.w	r1,r4[0x4]
800052b4:	40 49       	lddsp	r9,sp[0x10]
800052b6:	30 08       	mov	r8,0
800052b8:	c2 69       	rjmp	80005504 <get_arg+0x270>
800052ba:	2f fb       	sub	r11,-1
800052bc:	32 5c       	mov	r12,37
800052be:	17 8a       	ld.ub	r10,r11[0x0]
800052c0:	f8 0a 18 00 	cp.b	r10,r12
800052c4:	5f 1e       	srne	lr
800052c6:	f0 0a 18 00 	cp.b	r10,r8
800052ca:	5f 1c       	srne	r12
800052cc:	fd ec 00 0c 	and	r12,lr,r12
800052d0:	f0 0c 18 00 	cp.b	r12,r8
800052d4:	cf 31       	brne	800052ba <get_arg+0x26>
800052d6:	58 0a       	cp.w	r10,0
800052d8:	e0 80 01 23 	breq	8000551e <get_arg+0x28a>
800052dc:	30 0c       	mov	r12,0
800052de:	3f fa       	mov	r10,-1
800052e0:	18 90       	mov	r0,r12
800052e2:	50 3a       	stdsp	sp[0xc],r10
800052e4:	18 94       	mov	r4,r12
800052e6:	18 92       	mov	r2,r12
800052e8:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
800052ec:	16 97       	mov	r7,r11
800052ee:	50 7c       	stdsp	sp[0x1c],r12
800052f0:	fe cc 9e 4c 	sub	r12,pc,-25012
800052f4:	0f 3a       	ld.ub	r10,r7++
800052f6:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
800052fa:	40 7c       	lddsp	r12,sp[0x1c]
800052fc:	1c 0c       	add	r12,lr
800052fe:	fe ce 9f 22 	sub	lr,pc,-24798
80005302:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80005306:	20 1e       	sub	lr,1
80005308:	50 0e       	stdsp	sp[0x0],lr
8000530a:	fe ce 9f 9a 	sub	lr,pc,-24678
8000530e:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80005312:	50 7c       	stdsp	sp[0x1c],r12
80005314:	40 0c       	lddsp	r12,sp[0x0]
80005316:	58 7c       	cp.w	r12,7
80005318:	e0 8b 00 ef 	brhi	800054f6 <get_arg+0x262>
8000531c:	fe ce a1 4c 	sub	lr,pc,-24244
80005320:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80005324:	36 8b       	mov	r11,104
80005326:	f6 0a 18 00 	cp.b	r10,r11
8000532a:	e0 80 00 e6 	breq	800054f6 <get_arg+0x262>
8000532e:	37 1b       	mov	r11,113
80005330:	f6 0a 18 00 	cp.b	r10,r11
80005334:	c0 70       	breq	80005342 <get_arg+0xae>
80005336:	34 cb       	mov	r11,76
80005338:	f6 0a 18 00 	cp.b	r10,r11
8000533c:	c0 51       	brne	80005346 <get_arg+0xb2>
8000533e:	a3 b4       	sbr	r4,0x3
80005340:	cd b8       	rjmp	800054f6 <get_arg+0x262>
80005342:	a5 b4       	sbr	r4,0x5
80005344:	cd 98       	rjmp	800054f6 <get_arg+0x262>
80005346:	08 9a       	mov	r10,r4
80005348:	0e 9b       	mov	r11,r7
8000534a:	a5 aa       	sbr	r10,0x4
8000534c:	17 3c       	ld.ub	r12,r11++
8000534e:	a5 b4       	sbr	r4,0x5
80005350:	36 ce       	mov	lr,108
80005352:	fc 0c 18 00 	cp.b	r12,lr
80005356:	e0 80 00 d1 	breq	800054f8 <get_arg+0x264>
8000535a:	14 94       	mov	r4,r10
8000535c:	cc d8       	rjmp	800054f6 <get_arg+0x262>
8000535e:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80005362:	36 7c       	mov	r12,103
80005364:	f8 0a 18 00 	cp.b	r10,r12
80005368:	e0 8b 00 27 	brhi	800053b6 <get_arg+0x122>
8000536c:	36 5b       	mov	r11,101
8000536e:	f6 0a 18 00 	cp.b	r10,r11
80005372:	c4 82       	brcc	80005402 <get_arg+0x16e>
80005374:	34 fb       	mov	r11,79
80005376:	f6 0a 18 00 	cp.b	r10,r11
8000537a:	c4 80       	breq	8000540a <get_arg+0x176>
8000537c:	e0 8b 00 0c 	brhi	80005394 <get_arg+0x100>
80005380:	34 5b       	mov	r11,69
80005382:	f6 0a 18 00 	cp.b	r10,r11
80005386:	c3 e0       	breq	80005402 <get_arg+0x16e>
80005388:	34 7b       	mov	r11,71
8000538a:	f6 0a 18 00 	cp.b	r10,r11
8000538e:	c3 a0       	breq	80005402 <get_arg+0x16e>
80005390:	34 4b       	mov	r11,68
80005392:	c0 88       	rjmp	800053a2 <get_arg+0x10e>
80005394:	35 8b       	mov	r11,88
80005396:	f6 0a 18 00 	cp.b	r10,r11
8000539a:	c2 c0       	breq	800053f2 <get_arg+0x15e>
8000539c:	e0 8b 00 07 	brhi	800053aa <get_arg+0x116>
800053a0:	35 5b       	mov	r11,85
800053a2:	f6 0a 18 00 	cp.b	r10,r11
800053a6:	c3 51       	brne	80005410 <get_arg+0x17c>
800053a8:	c3 18       	rjmp	8000540a <get_arg+0x176>
800053aa:	36 3b       	mov	r11,99
800053ac:	f6 0a 18 00 	cp.b	r10,r11
800053b0:	c2 f0       	breq	8000540e <get_arg+0x17a>
800053b2:	36 4b       	mov	r11,100
800053b4:	c0 e8       	rjmp	800053d0 <get_arg+0x13c>
800053b6:	37 0b       	mov	r11,112
800053b8:	f6 0a 18 00 	cp.b	r10,r11
800053bc:	c2 50       	breq	80005406 <get_arg+0x172>
800053be:	e0 8b 00 0d 	brhi	800053d8 <get_arg+0x144>
800053c2:	36 eb       	mov	r11,110
800053c4:	f6 0a 18 00 	cp.b	r10,r11
800053c8:	c1 f0       	breq	80005406 <get_arg+0x172>
800053ca:	e0 8b 00 14 	brhi	800053f2 <get_arg+0x15e>
800053ce:	36 9b       	mov	r11,105
800053d0:	f6 0a 18 00 	cp.b	r10,r11
800053d4:	c1 e1       	brne	80005410 <get_arg+0x17c>
800053d6:	c0 e8       	rjmp	800053f2 <get_arg+0x15e>
800053d8:	37 5b       	mov	r11,117
800053da:	f6 0a 18 00 	cp.b	r10,r11
800053de:	c0 a0       	breq	800053f2 <get_arg+0x15e>
800053e0:	37 8b       	mov	r11,120
800053e2:	f6 0a 18 00 	cp.b	r10,r11
800053e6:	c0 60       	breq	800053f2 <get_arg+0x15e>
800053e8:	37 3b       	mov	r11,115
800053ea:	f6 0a 18 00 	cp.b	r10,r11
800053ee:	c1 11       	brne	80005410 <get_arg+0x17c>
800053f0:	c0 b8       	rjmp	80005406 <get_arg+0x172>
800053f2:	ed b4 00 04 	bld	r4,0x4
800053f6:	c0 a0       	breq	8000540a <get_arg+0x176>
800053f8:	ed b4 00 05 	bld	r4,0x5
800053fc:	c0 91       	brne	8000540e <get_arg+0x17a>
800053fe:	30 20       	mov	r0,2
80005400:	c0 88       	rjmp	80005410 <get_arg+0x17c>
80005402:	30 40       	mov	r0,4
80005404:	c0 68       	rjmp	80005410 <get_arg+0x17c>
80005406:	30 30       	mov	r0,3
80005408:	c0 48       	rjmp	80005410 <get_arg+0x17c>
8000540a:	30 10       	mov	r0,1
8000540c:	c0 28       	rjmp	80005410 <get_arg+0x17c>
8000540e:	30 00       	mov	r0,0
80005410:	40 3b       	lddsp	r11,sp[0xc]
80005412:	5b fb       	cp.w	r11,-1
80005414:	c0 40       	breq	8000541c <get_arg+0x188>
80005416:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
8000541a:	c6 e8       	rjmp	800054f6 <get_arg+0x262>
8000541c:	58 60       	cp.w	r0,6
8000541e:	e0 8b 00 6c 	brhi	800054f6 <get_arg+0x262>
80005422:	6c 0a       	ld.w	r10,r6[0x0]
80005424:	ea cc ff ff 	sub	r12,r5,-1
80005428:	fe ce a2 38 	sub	lr,pc,-24008
8000542c:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80005430:	f4 cb ff f8 	sub	r11,r10,-8
80005434:	8d 0b       	st.w	r6[0x0],r11
80005436:	f4 ea 00 00 	ld.d	r10,r10[0]
8000543a:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000543e:	c0 f8       	rjmp	8000545c <get_arg+0x1c8>
80005440:	f4 cb ff fc 	sub	r11,r10,-4
80005444:	8d 0b       	st.w	r6[0x0],r11
80005446:	74 0a       	ld.w	r10,r10[0x0]
80005448:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000544c:	c0 88       	rjmp	8000545c <get_arg+0x1c8>
8000544e:	f4 cb ff f8 	sub	r11,r10,-8
80005452:	8d 0b       	st.w	r6[0x0],r11
80005454:	f4 ea 00 00 	ld.d	r10,r10[0]
80005458:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000545c:	0e 9b       	mov	r11,r7
8000545e:	18 95       	mov	r5,r12
80005460:	c4 c8       	rjmp	800054f8 <get_arg+0x264>
80005462:	62 0a       	ld.w	r10,r1[0x0]
80005464:	5b fa       	cp.w	r10,-1
80005466:	c0 a1       	brne	8000547a <get_arg+0x1e6>
80005468:	50 19       	stdsp	sp[0x4],r9
8000546a:	50 28       	stdsp	sp[0x8],r8
8000546c:	e0 6a 00 80 	mov	r10,128
80005470:	30 0b       	mov	r11,0
80005472:	02 9c       	mov	r12,r1
80005474:	c9 8e       	rcall	800051a4 <memset>
80005476:	40 28       	lddsp	r8,sp[0x8]
80005478:	40 19       	lddsp	r9,sp[0x4]
8000547a:	e4 cc 00 01 	sub	r12,r2,1
8000547e:	0e 9b       	mov	r11,r7
80005480:	50 3c       	stdsp	sp[0xc],r12
80005482:	f2 0c 0c 49 	max	r9,r9,r12
80005486:	c3 98       	rjmp	800054f8 <get_arg+0x264>
80005488:	62 0a       	ld.w	r10,r1[0x0]
8000548a:	5b fa       	cp.w	r10,-1
8000548c:	c0 a1       	brne	800054a0 <get_arg+0x20c>
8000548e:	50 19       	stdsp	sp[0x4],r9
80005490:	50 28       	stdsp	sp[0x8],r8
80005492:	e0 6a 00 80 	mov	r10,128
80005496:	30 0b       	mov	r11,0
80005498:	02 9c       	mov	r12,r1
8000549a:	c8 5e       	rcall	800051a4 <memset>
8000549c:	40 28       	lddsp	r8,sp[0x8]
8000549e:	40 19       	lddsp	r9,sp[0x4]
800054a0:	20 12       	sub	r2,1
800054a2:	30 0a       	mov	r10,0
800054a4:	0e 9b       	mov	r11,r7
800054a6:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
800054aa:	f2 02 0c 49 	max	r9,r9,r2
800054ae:	c2 58       	rjmp	800054f8 <get_arg+0x264>
800054b0:	16 97       	mov	r7,r11
800054b2:	6c 0a       	ld.w	r10,r6[0x0]
800054b4:	f4 cb ff fc 	sub	r11,r10,-4
800054b8:	8d 0b       	st.w	r6[0x0],r11
800054ba:	74 0a       	ld.w	r10,r10[0x0]
800054bc:	0e 9b       	mov	r11,r7
800054be:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800054c2:	2f f5       	sub	r5,-1
800054c4:	c1 a8       	rjmp	800054f8 <get_arg+0x264>
800054c6:	f4 c2 00 30 	sub	r2,r10,48
800054ca:	c0 68       	rjmp	800054d6 <get_arg+0x242>
800054cc:	e4 02 00 22 	add	r2,r2,r2<<0x2
800054d0:	2f f7       	sub	r7,-1
800054d2:	f4 02 00 12 	add	r2,r10,r2<<0x1
800054d6:	0f 8a       	ld.ub	r10,r7[0x0]
800054d8:	58 0a       	cp.w	r10,0
800054da:	c0 e0       	breq	800054f6 <get_arg+0x262>
800054dc:	23 0a       	sub	r10,48
800054de:	58 9a       	cp.w	r10,9
800054e0:	fe 98 ff f6 	brls	800054cc <get_arg+0x238>
800054e4:	c0 98       	rjmp	800054f6 <get_arg+0x262>
800054e6:	2f f7       	sub	r7,-1
800054e8:	0f 8a       	ld.ub	r10,r7[0x0]
800054ea:	58 0a       	cp.w	r10,0
800054ec:	c0 50       	breq	800054f6 <get_arg+0x262>
800054ee:	23 0a       	sub	r10,48
800054f0:	58 9a       	cp.w	r10,9
800054f2:	fe 98 ff fa 	brls	800054e6 <get_arg+0x252>
800054f6:	0e 9b       	mov	r11,r7
800054f8:	40 7c       	lddsp	r12,sp[0x1c]
800054fa:	30 ba       	mov	r10,11
800054fc:	f4 0c 18 00 	cp.b	r12,r10
80005500:	fe 91 fe f4 	brne	800052e8 <get_arg+0x54>
80005504:	40 42       	lddsp	r2,sp[0x10]
80005506:	17 8c       	ld.ub	r12,r11[0x0]
80005508:	0a 32       	cp.w	r2,r5
8000550a:	5f 4a       	srge	r10
8000550c:	f0 0c 18 00 	cp.b	r12,r8
80005510:	5f 1c       	srne	r12
80005512:	f9 ea 00 0a 	and	r10,r12,r10
80005516:	f0 0a 18 00 	cp.b	r10,r8
8000551a:	fe 91 fe d1 	brne	800052bc <get_arg+0x28>
8000551e:	30 08       	mov	r8,0
80005520:	40 4e       	lddsp	lr,sp[0x10]
80005522:	17 8a       	ld.ub	r10,r11[0x0]
80005524:	e2 05 00 21 	add	r1,r1,r5<<0x2
80005528:	f0 0a 18 00 	cp.b	r10,r8
8000552c:	fc 09 17 10 	movne	r9,lr
80005530:	e6 05 00 38 	add	r8,r3,r5<<0x3
80005534:	06 9e       	mov	lr,r3
80005536:	c2 a8       	rjmp	8000558a <get_arg+0x2f6>
80005538:	62 0a       	ld.w	r10,r1[0x0]
8000553a:	58 3a       	cp.w	r10,3
8000553c:	c1 e0       	breq	80005578 <get_arg+0x2e4>
8000553e:	e0 89 00 07 	brgt	8000554c <get_arg+0x2b8>
80005542:	58 1a       	cp.w	r10,1
80005544:	c1 a0       	breq	80005578 <get_arg+0x2e4>
80005546:	58 2a       	cp.w	r10,2
80005548:	c1 81       	brne	80005578 <get_arg+0x2e4>
8000554a:	c0 58       	rjmp	80005554 <get_arg+0x2c0>
8000554c:	58 5a       	cp.w	r10,5
8000554e:	c0 c0       	breq	80005566 <get_arg+0x2d2>
80005550:	c0 b5       	brlt	80005566 <get_arg+0x2d2>
80005552:	c1 38       	rjmp	80005578 <get_arg+0x2e4>
80005554:	6c 0a       	ld.w	r10,r6[0x0]
80005556:	f4 cc ff f8 	sub	r12,r10,-8
8000555a:	8d 0c       	st.w	r6[0x0],r12
8000555c:	f4 e2 00 00 	ld.d	r2,r10[0]
80005560:	f0 e3 00 00 	st.d	r8[0],r2
80005564:	c1 08       	rjmp	80005584 <get_arg+0x2f0>
80005566:	6c 0a       	ld.w	r10,r6[0x0]
80005568:	f4 cc ff f8 	sub	r12,r10,-8
8000556c:	8d 0c       	st.w	r6[0x0],r12
8000556e:	f4 e2 00 00 	ld.d	r2,r10[0]
80005572:	f0 e3 00 00 	st.d	r8[0],r2
80005576:	c0 78       	rjmp	80005584 <get_arg+0x2f0>
80005578:	6c 0a       	ld.w	r10,r6[0x0]
8000557a:	f4 cc ff fc 	sub	r12,r10,-4
8000557e:	8d 0c       	st.w	r6[0x0],r12
80005580:	74 0a       	ld.w	r10,r10[0x0]
80005582:	91 0a       	st.w	r8[0x0],r10
80005584:	2f f5       	sub	r5,-1
80005586:	2f 88       	sub	r8,-8
80005588:	2f c1       	sub	r1,-4
8000558a:	12 35       	cp.w	r5,r9
8000558c:	fe 9a ff d6 	brle	80005538 <get_arg+0x2a4>
80005590:	1c 93       	mov	r3,lr
80005592:	40 52       	lddsp	r2,sp[0x14]
80005594:	40 6e       	lddsp	lr,sp[0x18]
80005596:	85 05       	st.w	r2[0x0],r5
80005598:	9d 0b       	st.w	lr[0x0],r11
8000559a:	40 4b       	lddsp	r11,sp[0x10]
8000559c:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
800055a0:	2f 8d       	sub	sp,-32
800055a2:	d8 32       	popm	r0-r7,pc

800055a4 <__sprint_r>:
800055a4:	d4 21       	pushm	r4-r7,lr
800055a6:	14 97       	mov	r7,r10
800055a8:	74 28       	ld.w	r8,r10[0x8]
800055aa:	58 08       	cp.w	r8,0
800055ac:	c0 41       	brne	800055b4 <__sprint_r+0x10>
800055ae:	95 18       	st.w	r10[0x4],r8
800055b0:	10 9c       	mov	r12,r8
800055b2:	d8 22       	popm	r4-r7,pc
800055b4:	e0 a0 18 b4 	rcall	8000871c <__sfvwrite_r>
800055b8:	30 08       	mov	r8,0
800055ba:	8f 18       	st.w	r7[0x4],r8
800055bc:	8f 28       	st.w	r7[0x8],r8
800055be:	d8 22       	popm	r4-r7,pc

800055c0 <_vfprintf_r>:
800055c0:	d4 31       	pushm	r0-r7,lr
800055c2:	fa cd 06 bc 	sub	sp,sp,1724
800055c6:	51 09       	stdsp	sp[0x40],r9
800055c8:	16 91       	mov	r1,r11
800055ca:	14 97       	mov	r7,r10
800055cc:	18 95       	mov	r5,r12
800055ce:	e0 a0 1a 1d 	rcall	80008a08 <_localeconv_r>
800055d2:	78 0c       	ld.w	r12,r12[0x0]
800055d4:	50 cc       	stdsp	sp[0x30],r12
800055d6:	58 05       	cp.w	r5,0
800055d8:	c0 70       	breq	800055e6 <_vfprintf_r+0x26>
800055da:	6a 68       	ld.w	r8,r5[0x18]
800055dc:	58 08       	cp.w	r8,0
800055de:	c0 41       	brne	800055e6 <_vfprintf_r+0x26>
800055e0:	0a 9c       	mov	r12,r5
800055e2:	e0 a0 17 3d 	rcall	8000845c <__sinit>
800055e6:	fe c8 a0 32 	sub	r8,pc,-24526
800055ea:	10 31       	cp.w	r1,r8
800055ec:	c0 31       	brne	800055f2 <_vfprintf_r+0x32>
800055ee:	6a 01       	ld.w	r1,r5[0x0]
800055f0:	c0 c8       	rjmp	80005608 <_vfprintf_r+0x48>
800055f2:	fe c8 a0 1e 	sub	r8,pc,-24546
800055f6:	10 31       	cp.w	r1,r8
800055f8:	c0 31       	brne	800055fe <_vfprintf_r+0x3e>
800055fa:	6a 11       	ld.w	r1,r5[0x4]
800055fc:	c0 68       	rjmp	80005608 <_vfprintf_r+0x48>
800055fe:	fe c8 a0 0a 	sub	r8,pc,-24566
80005602:	10 31       	cp.w	r1,r8
80005604:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80005608:	82 68       	ld.sh	r8,r1[0xc]
8000560a:	ed b8 00 03 	bld	r8,0x3
8000560e:	c0 41       	brne	80005616 <_vfprintf_r+0x56>
80005610:	62 48       	ld.w	r8,r1[0x10]
80005612:	58 08       	cp.w	r8,0
80005614:	c0 71       	brne	80005622 <_vfprintf_r+0x62>
80005616:	02 9b       	mov	r11,r1
80005618:	0a 9c       	mov	r12,r5
8000561a:	e0 a0 0f 5d 	rcall	800074d4 <__swsetup_r>
8000561e:	e0 81 0f 54 	brne	800074c6 <_vfprintf_r+0x1f06>
80005622:	82 68       	ld.sh	r8,r1[0xc]
80005624:	10 99       	mov	r9,r8
80005626:	e2 19 00 1a 	andl	r9,0x1a,COH
8000562a:	58 a9       	cp.w	r9,10
8000562c:	c3 c1       	brne	800056a4 <_vfprintf_r+0xe4>
8000562e:	82 79       	ld.sh	r9,r1[0xe]
80005630:	30 0a       	mov	r10,0
80005632:	f4 09 19 00 	cp.h	r9,r10
80005636:	c3 75       	brlt	800056a4 <_vfprintf_r+0xe4>
80005638:	a1 d8       	cbr	r8,0x1
8000563a:	fb 58 05 d0 	st.h	sp[1488],r8
8000563e:	62 88       	ld.w	r8,r1[0x20]
80005640:	fb 48 05 e4 	st.w	sp[1508],r8
80005644:	62 a8       	ld.w	r8,r1[0x28]
80005646:	fb 48 05 ec 	st.w	sp[1516],r8
8000564a:	fa c8 ff bc 	sub	r8,sp,-68
8000564e:	fb 48 05 d4 	st.w	sp[1492],r8
80005652:	fb 48 05 c4 	st.w	sp[1476],r8
80005656:	e0 68 04 00 	mov	r8,1024
8000565a:	fb 48 05 d8 	st.w	sp[1496],r8
8000565e:	fb 48 05 cc 	st.w	sp[1484],r8
80005662:	30 08       	mov	r8,0
80005664:	fb 59 05 d2 	st.h	sp[1490],r9
80005668:	0e 9a       	mov	r10,r7
8000566a:	41 09       	lddsp	r9,sp[0x40]
8000566c:	fa c7 fa 3c 	sub	r7,sp,-1476
80005670:	fb 48 05 dc 	st.w	sp[1500],r8
80005674:	0a 9c       	mov	r12,r5
80005676:	0e 9b       	mov	r11,r7
80005678:	ca 4f       	rcall	800055c0 <_vfprintf_r>
8000567a:	50 bc       	stdsp	sp[0x2c],r12
8000567c:	c0 95       	brlt	8000568e <_vfprintf_r+0xce>
8000567e:	0e 9b       	mov	r11,r7
80005680:	0a 9c       	mov	r12,r5
80005682:	e0 a0 16 15 	rcall	800082ac <_fflush_r>
80005686:	40 be       	lddsp	lr,sp[0x2c]
80005688:	f9 be 01 ff 	movne	lr,-1
8000568c:	50 be       	stdsp	sp[0x2c],lr
8000568e:	fb 08 05 d0 	ld.sh	r8,sp[1488]
80005692:	ed b8 00 06 	bld	r8,0x6
80005696:	e0 81 0f 1a 	brne	800074ca <_vfprintf_r+0x1f0a>
8000569a:	82 68       	ld.sh	r8,r1[0xc]
8000569c:	a7 a8       	sbr	r8,0x6
8000569e:	a2 68       	st.h	r1[0xc],r8
800056a0:	e0 8f 0f 15 	bral	800074ca <_vfprintf_r+0x1f0a>
800056a4:	30 08       	mov	r8,0
800056a6:	fb 48 06 b4 	st.w	sp[1716],r8
800056aa:	fb 48 06 90 	st.w	sp[1680],r8
800056ae:	fb 48 06 8c 	st.w	sp[1676],r8
800056b2:	fb 48 06 b0 	st.w	sp[1712],r8
800056b6:	30 08       	mov	r8,0
800056b8:	30 09       	mov	r9,0
800056ba:	50 a7       	stdsp	sp[0x28],r7
800056bc:	50 78       	stdsp	sp[0x1c],r8
800056be:	fa c3 f9 e0 	sub	r3,sp,-1568
800056c2:	3f f8       	mov	r8,-1
800056c4:	50 59       	stdsp	sp[0x14],r9
800056c6:	fb 43 06 88 	st.w	sp[1672],r3
800056ca:	fb 48 05 44 	st.w	sp[1348],r8
800056ce:	12 9c       	mov	r12,r9
800056d0:	50 69       	stdsp	sp[0x18],r9
800056d2:	50 d9       	stdsp	sp[0x34],r9
800056d4:	50 e9       	stdsp	sp[0x38],r9
800056d6:	50 b9       	stdsp	sp[0x2c],r9
800056d8:	12 97       	mov	r7,r9
800056da:	0a 94       	mov	r4,r5
800056dc:	40 a2       	lddsp	r2,sp[0x28]
800056de:	32 5a       	mov	r10,37
800056e0:	30 08       	mov	r8,0
800056e2:	c0 28       	rjmp	800056e6 <_vfprintf_r+0x126>
800056e4:	2f f2       	sub	r2,-1
800056e6:	05 89       	ld.ub	r9,r2[0x0]
800056e8:	f0 09 18 00 	cp.b	r9,r8
800056ec:	5f 1b       	srne	r11
800056ee:	f4 09 18 00 	cp.b	r9,r10
800056f2:	5f 19       	srne	r9
800056f4:	f3 eb 00 0b 	and	r11,r9,r11
800056f8:	f0 0b 18 00 	cp.b	r11,r8
800056fc:	cf 41       	brne	800056e4 <_vfprintf_r+0x124>
800056fe:	40 ab       	lddsp	r11,sp[0x28]
80005700:	e4 0b 01 06 	sub	r6,r2,r11
80005704:	c1 e0       	breq	80005740 <_vfprintf_r+0x180>
80005706:	fa f8 06 90 	ld.w	r8,sp[1680]
8000570a:	0c 08       	add	r8,r6
8000570c:	87 0b       	st.w	r3[0x0],r11
8000570e:	fb 48 06 90 	st.w	sp[1680],r8
80005712:	87 16       	st.w	r3[0x4],r6
80005714:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005718:	2f f8       	sub	r8,-1
8000571a:	fb 48 06 8c 	st.w	sp[1676],r8
8000571e:	58 78       	cp.w	r8,7
80005720:	e0 89 00 04 	brgt	80005728 <_vfprintf_r+0x168>
80005724:	2f 83       	sub	r3,-8
80005726:	c0 a8       	rjmp	8000573a <_vfprintf_r+0x17a>
80005728:	fa ca f9 78 	sub	r10,sp,-1672
8000572c:	02 9b       	mov	r11,r1
8000572e:	08 9c       	mov	r12,r4
80005730:	c3 af       	rcall	800055a4 <__sprint_r>
80005732:	e0 81 0e c6 	brne	800074be <_vfprintf_r+0x1efe>
80005736:	fa c3 f9 e0 	sub	r3,sp,-1568
8000573a:	40 ba       	lddsp	r10,sp[0x2c]
8000573c:	0c 0a       	add	r10,r6
8000573e:	50 ba       	stdsp	sp[0x2c],r10
80005740:	05 89       	ld.ub	r9,r2[0x0]
80005742:	30 08       	mov	r8,0
80005744:	f0 09 18 00 	cp.b	r9,r8
80005748:	e0 80 0e aa 	breq	8000749c <_vfprintf_r+0x1edc>
8000574c:	30 09       	mov	r9,0
8000574e:	fb 68 06 bb 	st.b	sp[1723],r8
80005752:	0e 96       	mov	r6,r7
80005754:	e4 c8 ff ff 	sub	r8,r2,-1
80005758:	3f fe       	mov	lr,-1
8000575a:	50 93       	stdsp	sp[0x24],r3
8000575c:	50 41       	stdsp	sp[0x10],r1
8000575e:	0e 93       	mov	r3,r7
80005760:	04 91       	mov	r1,r2
80005762:	50 89       	stdsp	sp[0x20],r9
80005764:	50 a8       	stdsp	sp[0x28],r8
80005766:	50 2e       	stdsp	sp[0x8],lr
80005768:	50 39       	stdsp	sp[0xc],r9
8000576a:	12 95       	mov	r5,r9
8000576c:	12 90       	mov	r0,r9
8000576e:	10 97       	mov	r7,r8
80005770:	08 92       	mov	r2,r4
80005772:	c0 78       	rjmp	80005780 <_vfprintf_r+0x1c0>
80005774:	3f fc       	mov	r12,-1
80005776:	08 97       	mov	r7,r4
80005778:	50 2c       	stdsp	sp[0x8],r12
8000577a:	c0 38       	rjmp	80005780 <_vfprintf_r+0x1c0>
8000577c:	30 0b       	mov	r11,0
8000577e:	50 3b       	stdsp	sp[0xc],r11
80005780:	0f 38       	ld.ub	r8,r7++
80005782:	c0 28       	rjmp	80005786 <_vfprintf_r+0x1c6>
80005784:	12 90       	mov	r0,r9
80005786:	f0 c9 00 20 	sub	r9,r8,32
8000578a:	e0 49 00 58 	cp.w	r9,88
8000578e:	e0 8b 0a 30 	brhi	80006bee <_vfprintf_r+0x162e>
80005792:	fe ca a5 86 	sub	r10,pc,-23162
80005796:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
8000579a:	50 a7       	stdsp	sp[0x28],r7
8000579c:	50 80       	stdsp	sp[0x20],r0
8000579e:	0c 97       	mov	r7,r6
800057a0:	04 94       	mov	r4,r2
800057a2:	06 96       	mov	r6,r3
800057a4:	02 92       	mov	r2,r1
800057a6:	fe c9 a3 5e 	sub	r9,pc,-23714
800057aa:	40 93       	lddsp	r3,sp[0x24]
800057ac:	10 90       	mov	r0,r8
800057ae:	40 41       	lddsp	r1,sp[0x10]
800057b0:	50 d9       	stdsp	sp[0x34],r9
800057b2:	e0 8f 08 8e 	bral	800068ce <_vfprintf_r+0x130e>
800057b6:	30 08       	mov	r8,0
800057b8:	fb 39 06 bb 	ld.ub	r9,sp[1723]
800057bc:	f0 09 18 00 	cp.b	r9,r8
800057c0:	ce 01       	brne	80005780 <_vfprintf_r+0x1c0>
800057c2:	32 08       	mov	r8,32
800057c4:	c6 e8       	rjmp	800058a0 <_vfprintf_r+0x2e0>
800057c6:	a1 a5       	sbr	r5,0x0
800057c8:	cd cb       	rjmp	80005780 <_vfprintf_r+0x1c0>
800057ca:	0f 89       	ld.ub	r9,r7[0x0]
800057cc:	f2 c8 00 30 	sub	r8,r9,48
800057d0:	58 98       	cp.w	r8,9
800057d2:	e0 8b 00 1d 	brhi	8000580c <_vfprintf_r+0x24c>
800057d6:	ee c8 ff ff 	sub	r8,r7,-1
800057da:	30 0b       	mov	r11,0
800057dc:	23 09       	sub	r9,48
800057de:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800057e2:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
800057e6:	11 39       	ld.ub	r9,r8++
800057e8:	f2 ca 00 30 	sub	r10,r9,48
800057ec:	58 9a       	cp.w	r10,9
800057ee:	fe 98 ff f7 	brls	800057dc <_vfprintf_r+0x21c>
800057f2:	e0 49 00 24 	cp.w	r9,36
800057f6:	cc 31       	brne	8000577c <_vfprintf_r+0x1bc>
800057f8:	e0 4b 00 20 	cp.w	r11,32
800057fc:	e0 89 0e 60 	brgt	800074bc <_vfprintf_r+0x1efc>
80005800:	20 1b       	sub	r11,1
80005802:	fa f9 06 b4 	ld.w	r9,sp[1716]
80005806:	12 3b       	cp.w	r11,r9
80005808:	c0 95       	brlt	8000581a <_vfprintf_r+0x25a>
8000580a:	c1 08       	rjmp	8000582a <_vfprintf_r+0x26a>
8000580c:	fa f9 06 b4 	ld.w	r9,sp[1716]
80005810:	ec ca ff ff 	sub	r10,r6,-1
80005814:	12 36       	cp.w	r6,r9
80005816:	c1 f5       	brlt	80005854 <_vfprintf_r+0x294>
80005818:	c2 68       	rjmp	80005864 <_vfprintf_r+0x2a4>
8000581a:	fa ce f9 44 	sub	lr,sp,-1724
8000581e:	10 97       	mov	r7,r8
80005820:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80005824:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80005828:	c3 58       	rjmp	80005892 <_vfprintf_r+0x2d2>
8000582a:	10 97       	mov	r7,r8
8000582c:	fa c8 f9 50 	sub	r8,sp,-1712
80005830:	1a d8       	st.w	--sp,r8
80005832:	fa c8 fa b8 	sub	r8,sp,-1352
80005836:	1a d8       	st.w	--sp,r8
80005838:	fa c8 fb b4 	sub	r8,sp,-1100
8000583c:	02 9a       	mov	r10,r1
8000583e:	1a d8       	st.w	--sp,r8
80005840:	04 9c       	mov	r12,r2
80005842:	fa c8 f9 40 	sub	r8,sp,-1728
80005846:	fa c9 ff b4 	sub	r9,sp,-76
8000584a:	fe b0 fd 25 	rcall	80005294 <get_arg>
8000584e:	2f dd       	sub	sp,-12
80005850:	78 00       	ld.w	r0,r12[0x0]
80005852:	c2 08       	rjmp	80005892 <_vfprintf_r+0x2d2>
80005854:	fa cc f9 44 	sub	r12,sp,-1724
80005858:	14 96       	mov	r6,r10
8000585a:	f8 03 00 38 	add	r8,r12,r3<<0x3
8000585e:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80005862:	c1 88       	rjmp	80005892 <_vfprintf_r+0x2d2>
80005864:	41 08       	lddsp	r8,sp[0x40]
80005866:	59 f9       	cp.w	r9,31
80005868:	e0 89 00 11 	brgt	8000588a <_vfprintf_r+0x2ca>
8000586c:	f0 cb ff fc 	sub	r11,r8,-4
80005870:	51 0b       	stdsp	sp[0x40],r11
80005872:	70 00       	ld.w	r0,r8[0x0]
80005874:	fa cb f9 44 	sub	r11,sp,-1724
80005878:	f6 09 00 38 	add	r8,r11,r9<<0x3
8000587c:	f1 40 fd 88 	st.w	r8[-632],r0
80005880:	2f f9       	sub	r9,-1
80005882:	14 96       	mov	r6,r10
80005884:	fb 49 06 b4 	st.w	sp[1716],r9
80005888:	c0 58       	rjmp	80005892 <_vfprintf_r+0x2d2>
8000588a:	70 00       	ld.w	r0,r8[0x0]
8000588c:	14 96       	mov	r6,r10
8000588e:	2f c8       	sub	r8,-4
80005890:	51 08       	stdsp	sp[0x40],r8
80005892:	58 00       	cp.w	r0,0
80005894:	fe 94 ff 76 	brge	80005780 <_vfprintf_r+0x1c0>
80005898:	5c 30       	neg	r0
8000589a:	a3 a5       	sbr	r5,0x2
8000589c:	c7 2b       	rjmp	80005780 <_vfprintf_r+0x1c0>
8000589e:	32 b8       	mov	r8,43
800058a0:	fb 68 06 bb 	st.b	sp[1723],r8
800058a4:	c6 eb       	rjmp	80005780 <_vfprintf_r+0x1c0>
800058a6:	0f 38       	ld.ub	r8,r7++
800058a8:	e0 48 00 2a 	cp.w	r8,42
800058ac:	c0 30       	breq	800058b2 <_vfprintf_r+0x2f2>
800058ae:	30 09       	mov	r9,0
800058b0:	c7 98       	rjmp	800059a2 <_vfprintf_r+0x3e2>
800058b2:	0f 88       	ld.ub	r8,r7[0x0]
800058b4:	f0 c9 00 30 	sub	r9,r8,48
800058b8:	58 99       	cp.w	r9,9
800058ba:	e0 8b 00 1f 	brhi	800058f8 <_vfprintf_r+0x338>
800058be:	ee c4 ff ff 	sub	r4,r7,-1
800058c2:	30 0b       	mov	r11,0
800058c4:	23 08       	sub	r8,48
800058c6:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800058ca:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
800058ce:	09 38       	ld.ub	r8,r4++
800058d0:	f0 c9 00 30 	sub	r9,r8,48
800058d4:	58 99       	cp.w	r9,9
800058d6:	fe 98 ff f7 	brls	800058c4 <_vfprintf_r+0x304>
800058da:	e0 48 00 24 	cp.w	r8,36
800058de:	fe 91 ff 4f 	brne	8000577c <_vfprintf_r+0x1bc>
800058e2:	e0 4b 00 20 	cp.w	r11,32
800058e6:	e0 89 0d eb 	brgt	800074bc <_vfprintf_r+0x1efc>
800058ea:	20 1b       	sub	r11,1
800058ec:	fa f8 06 b4 	ld.w	r8,sp[1716]
800058f0:	10 3b       	cp.w	r11,r8
800058f2:	c0 a5       	brlt	80005906 <_vfprintf_r+0x346>
800058f4:	c1 18       	rjmp	80005916 <_vfprintf_r+0x356>
800058f6:	d7 03       	nop
800058f8:	fa fa 06 b4 	ld.w	r10,sp[1716]
800058fc:	ec c9 ff ff 	sub	r9,r6,-1
80005900:	14 36       	cp.w	r6,r10
80005902:	c1 f5       	brlt	80005940 <_vfprintf_r+0x380>
80005904:	c2 88       	rjmp	80005954 <_vfprintf_r+0x394>
80005906:	fa ca f9 44 	sub	r10,sp,-1724
8000590a:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
8000590e:	f6 fb fd 88 	ld.w	r11,r11[-632]
80005912:	50 2b       	stdsp	sp[0x8],r11
80005914:	c3 c8       	rjmp	8000598c <_vfprintf_r+0x3cc>
80005916:	fa c8 f9 50 	sub	r8,sp,-1712
8000591a:	1a d8       	st.w	--sp,r8
8000591c:	fa c8 fa b8 	sub	r8,sp,-1352
80005920:	1a d8       	st.w	--sp,r8
80005922:	fa c8 fb b4 	sub	r8,sp,-1100
80005926:	02 9a       	mov	r10,r1
80005928:	1a d8       	st.w	--sp,r8
8000592a:	04 9c       	mov	r12,r2
8000592c:	fa c8 f9 40 	sub	r8,sp,-1728
80005930:	fa c9 ff b4 	sub	r9,sp,-76
80005934:	fe b0 fc b0 	rcall	80005294 <get_arg>
80005938:	2f dd       	sub	sp,-12
8000593a:	78 0c       	ld.w	r12,r12[0x0]
8000593c:	50 2c       	stdsp	sp[0x8],r12
8000593e:	c2 78       	rjmp	8000598c <_vfprintf_r+0x3cc>
80005940:	12 96       	mov	r6,r9
80005942:	0e 94       	mov	r4,r7
80005944:	fa c9 f9 44 	sub	r9,sp,-1724
80005948:	f2 03 00 38 	add	r8,r9,r3<<0x3
8000594c:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80005950:	50 28       	stdsp	sp[0x8],r8
80005952:	c1 d8       	rjmp	8000598c <_vfprintf_r+0x3cc>
80005954:	41 08       	lddsp	r8,sp[0x40]
80005956:	59 fa       	cp.w	r10,31
80005958:	e0 89 00 14 	brgt	80005980 <_vfprintf_r+0x3c0>
8000595c:	f0 cb ff fc 	sub	r11,r8,-4
80005960:	70 08       	ld.w	r8,r8[0x0]
80005962:	51 0b       	stdsp	sp[0x40],r11
80005964:	50 28       	stdsp	sp[0x8],r8
80005966:	fa c6 f9 44 	sub	r6,sp,-1724
8000596a:	40 2e       	lddsp	lr,sp[0x8]
8000596c:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80005970:	f1 4e fd 88 	st.w	r8[-632],lr
80005974:	2f fa       	sub	r10,-1
80005976:	0e 94       	mov	r4,r7
80005978:	fb 4a 06 b4 	st.w	sp[1716],r10
8000597c:	12 96       	mov	r6,r9
8000597e:	c0 78       	rjmp	8000598c <_vfprintf_r+0x3cc>
80005980:	70 0c       	ld.w	r12,r8[0x0]
80005982:	0e 94       	mov	r4,r7
80005984:	2f c8       	sub	r8,-4
80005986:	50 2c       	stdsp	sp[0x8],r12
80005988:	12 96       	mov	r6,r9
8000598a:	51 08       	stdsp	sp[0x40],r8
8000598c:	40 2b       	lddsp	r11,sp[0x8]
8000598e:	58 0b       	cp.w	r11,0
80005990:	fe 95 fe f2 	brlt	80005774 <_vfprintf_r+0x1b4>
80005994:	08 97       	mov	r7,r4
80005996:	cf 5a       	rjmp	80005780 <_vfprintf_r+0x1c0>
80005998:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000599c:	0f 38       	ld.ub	r8,r7++
8000599e:	f4 09 00 19 	add	r9,r10,r9<<0x1
800059a2:	f0 ca 00 30 	sub	r10,r8,48
800059a6:	58 9a       	cp.w	r10,9
800059a8:	fe 98 ff f8 	brls	80005998 <_vfprintf_r+0x3d8>
800059ac:	3f fa       	mov	r10,-1
800059ae:	f2 0a 0c 49 	max	r9,r9,r10
800059b2:	50 29       	stdsp	sp[0x8],r9
800059b4:	ce 9a       	rjmp	80005786 <_vfprintf_r+0x1c6>
800059b6:	a7 b5       	sbr	r5,0x7
800059b8:	ce 4a       	rjmp	80005780 <_vfprintf_r+0x1c0>
800059ba:	30 09       	mov	r9,0
800059bc:	23 08       	sub	r8,48
800059be:	f2 09 00 29 	add	r9,r9,r9<<0x2
800059c2:	f0 09 00 19 	add	r9,r8,r9<<0x1
800059c6:	0f 38       	ld.ub	r8,r7++
800059c8:	f0 ca 00 30 	sub	r10,r8,48
800059cc:	58 9a       	cp.w	r10,9
800059ce:	fe 98 ff f7 	brls	800059bc <_vfprintf_r+0x3fc>
800059d2:	e0 48 00 24 	cp.w	r8,36
800059d6:	fe 91 fe d7 	brne	80005784 <_vfprintf_r+0x1c4>
800059da:	e0 49 00 20 	cp.w	r9,32
800059de:	e0 89 0d 6f 	brgt	800074bc <_vfprintf_r+0x1efc>
800059e2:	f2 c3 00 01 	sub	r3,r9,1
800059e6:	30 19       	mov	r9,1
800059e8:	50 39       	stdsp	sp[0xc],r9
800059ea:	cc ba       	rjmp	80005780 <_vfprintf_r+0x1c0>
800059ec:	a3 b5       	sbr	r5,0x3
800059ee:	cc 9a       	rjmp	80005780 <_vfprintf_r+0x1c0>
800059f0:	a7 a5       	sbr	r5,0x6
800059f2:	cc 7a       	rjmp	80005780 <_vfprintf_r+0x1c0>
800059f4:	0a 98       	mov	r8,r5
800059f6:	a5 b5       	sbr	r5,0x5
800059f8:	a5 a8       	sbr	r8,0x4
800059fa:	0f 89       	ld.ub	r9,r7[0x0]
800059fc:	36 ce       	mov	lr,108
800059fe:	fc 09 18 00 	cp.b	r9,lr
80005a02:	f7 b7 00 ff 	subeq	r7,-1
80005a06:	f0 05 17 10 	movne	r5,r8
80005a0a:	cb ba       	rjmp	80005780 <_vfprintf_r+0x1c0>
80005a0c:	a5 b5       	sbr	r5,0x5
80005a0e:	cb 9a       	rjmp	80005780 <_vfprintf_r+0x1c0>
80005a10:	50 a7       	stdsp	sp[0x28],r7
80005a12:	50 80       	stdsp	sp[0x20],r0
80005a14:	0c 97       	mov	r7,r6
80005a16:	10 90       	mov	r0,r8
80005a18:	06 96       	mov	r6,r3
80005a1a:	04 94       	mov	r4,r2
80005a1c:	40 93       	lddsp	r3,sp[0x24]
80005a1e:	02 92       	mov	r2,r1
80005a20:	0e 99       	mov	r9,r7
80005a22:	40 41       	lddsp	r1,sp[0x10]
80005a24:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005a28:	40 3c       	lddsp	r12,sp[0xc]
80005a2a:	58 0c       	cp.w	r12,0
80005a2c:	c1 d0       	breq	80005a66 <_vfprintf_r+0x4a6>
80005a2e:	10 36       	cp.w	r6,r8
80005a30:	c0 64       	brge	80005a3c <_vfprintf_r+0x47c>
80005a32:	fa cb f9 44 	sub	r11,sp,-1724
80005a36:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005a3a:	c1 d8       	rjmp	80005a74 <_vfprintf_r+0x4b4>
80005a3c:	fa c8 f9 50 	sub	r8,sp,-1712
80005a40:	1a d8       	st.w	--sp,r8
80005a42:	fa c8 fa b8 	sub	r8,sp,-1352
80005a46:	1a d8       	st.w	--sp,r8
80005a48:	fa c8 fb b4 	sub	r8,sp,-1100
80005a4c:	1a d8       	st.w	--sp,r8
80005a4e:	fa c8 f9 40 	sub	r8,sp,-1728
80005a52:	fa c9 ff b4 	sub	r9,sp,-76
80005a56:	04 9a       	mov	r10,r2
80005a58:	0c 9b       	mov	r11,r6
80005a5a:	08 9c       	mov	r12,r4
80005a5c:	fe b0 fc 1c 	rcall	80005294 <get_arg>
80005a60:	2f dd       	sub	sp,-12
80005a62:	19 b8       	ld.ub	r8,r12[0x3]
80005a64:	c2 28       	rjmp	80005aa8 <_vfprintf_r+0x4e8>
80005a66:	2f f7       	sub	r7,-1
80005a68:	10 39       	cp.w	r9,r8
80005a6a:	c0 84       	brge	80005a7a <_vfprintf_r+0x4ba>
80005a6c:	fa ca f9 44 	sub	r10,sp,-1724
80005a70:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005a74:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80005a78:	c1 88       	rjmp	80005aa8 <_vfprintf_r+0x4e8>
80005a7a:	41 09       	lddsp	r9,sp[0x40]
80005a7c:	59 f8       	cp.w	r8,31
80005a7e:	e0 89 00 12 	brgt	80005aa2 <_vfprintf_r+0x4e2>
80005a82:	f2 ca ff fc 	sub	r10,r9,-4
80005a86:	51 0a       	stdsp	sp[0x40],r10
80005a88:	72 09       	ld.w	r9,r9[0x0]
80005a8a:	fa c6 f9 44 	sub	r6,sp,-1724
80005a8e:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80005a92:	2f f8       	sub	r8,-1
80005a94:	f5 49 fd 88 	st.w	r10[-632],r9
80005a98:	fb 48 06 b4 	st.w	sp[1716],r8
80005a9c:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80005aa0:	c0 48       	rjmp	80005aa8 <_vfprintf_r+0x4e8>
80005aa2:	13 b8       	ld.ub	r8,r9[0x3]
80005aa4:	2f c9       	sub	r9,-4
80005aa6:	51 09       	stdsp	sp[0x40],r9
80005aa8:	fb 68 06 60 	st.b	sp[1632],r8
80005aac:	30 0e       	mov	lr,0
80005aae:	30 08       	mov	r8,0
80005ab0:	30 12       	mov	r2,1
80005ab2:	fb 68 06 bb 	st.b	sp[1723],r8
80005ab6:	50 2e       	stdsp	sp[0x8],lr
80005ab8:	e0 8f 08 ad 	bral	80006c12 <_vfprintf_r+0x1652>
80005abc:	50 a7       	stdsp	sp[0x28],r7
80005abe:	50 80       	stdsp	sp[0x20],r0
80005ac0:	0c 97       	mov	r7,r6
80005ac2:	04 94       	mov	r4,r2
80005ac4:	06 96       	mov	r6,r3
80005ac6:	02 92       	mov	r2,r1
80005ac8:	40 93       	lddsp	r3,sp[0x24]
80005aca:	10 90       	mov	r0,r8
80005acc:	40 41       	lddsp	r1,sp[0x10]
80005ace:	a5 a5       	sbr	r5,0x4
80005ad0:	c0 a8       	rjmp	80005ae4 <_vfprintf_r+0x524>
80005ad2:	50 a7       	stdsp	sp[0x28],r7
80005ad4:	50 80       	stdsp	sp[0x20],r0
80005ad6:	0c 97       	mov	r7,r6
80005ad8:	04 94       	mov	r4,r2
80005ada:	06 96       	mov	r6,r3
80005adc:	02 92       	mov	r2,r1
80005ade:	40 93       	lddsp	r3,sp[0x24]
80005ae0:	10 90       	mov	r0,r8
80005ae2:	40 41       	lddsp	r1,sp[0x10]
80005ae4:	ed b5 00 05 	bld	r5,0x5
80005ae8:	c5 11       	brne	80005b8a <_vfprintf_r+0x5ca>
80005aea:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005aee:	40 3c       	lddsp	r12,sp[0xc]
80005af0:	58 0c       	cp.w	r12,0
80005af2:	c1 e0       	breq	80005b2e <_vfprintf_r+0x56e>
80005af4:	10 36       	cp.w	r6,r8
80005af6:	c0 64       	brge	80005b02 <_vfprintf_r+0x542>
80005af8:	fa cb f9 44 	sub	r11,sp,-1724
80005afc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005b00:	c2 08       	rjmp	80005b40 <_vfprintf_r+0x580>
80005b02:	fa c8 f9 50 	sub	r8,sp,-1712
80005b06:	1a d8       	st.w	--sp,r8
80005b08:	fa c8 fa b8 	sub	r8,sp,-1352
80005b0c:	0c 9b       	mov	r11,r6
80005b0e:	1a d8       	st.w	--sp,r8
80005b10:	fa c8 fb b4 	sub	r8,sp,-1100
80005b14:	1a d8       	st.w	--sp,r8
80005b16:	fa c9 ff b4 	sub	r9,sp,-76
80005b1a:	fa c8 f9 40 	sub	r8,sp,-1728
80005b1e:	04 9a       	mov	r10,r2
80005b20:	08 9c       	mov	r12,r4
80005b22:	fe b0 fb b9 	rcall	80005294 <get_arg>
80005b26:	2f dd       	sub	sp,-12
80005b28:	78 1b       	ld.w	r11,r12[0x4]
80005b2a:	78 09       	ld.w	r9,r12[0x0]
80005b2c:	c2 b8       	rjmp	80005b82 <_vfprintf_r+0x5c2>
80005b2e:	ee ca ff ff 	sub	r10,r7,-1
80005b32:	10 37       	cp.w	r7,r8
80005b34:	c0 b4       	brge	80005b4a <_vfprintf_r+0x58a>
80005b36:	fa c9 f9 44 	sub	r9,sp,-1724
80005b3a:	14 97       	mov	r7,r10
80005b3c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005b40:	ec fb fd 8c 	ld.w	r11,r6[-628]
80005b44:	ec f9 fd 88 	ld.w	r9,r6[-632]
80005b48:	c1 d8       	rjmp	80005b82 <_vfprintf_r+0x5c2>
80005b4a:	41 09       	lddsp	r9,sp[0x40]
80005b4c:	59 f8       	cp.w	r8,31
80005b4e:	e0 89 00 14 	brgt	80005b76 <_vfprintf_r+0x5b6>
80005b52:	f2 cb ff f8 	sub	r11,r9,-8
80005b56:	51 0b       	stdsp	sp[0x40],r11
80005b58:	fa c6 f9 44 	sub	r6,sp,-1724
80005b5c:	72 1b       	ld.w	r11,r9[0x4]
80005b5e:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80005b62:	72 09       	ld.w	r9,r9[0x0]
80005b64:	f9 4b fd 8c 	st.w	r12[-628],r11
80005b68:	f9 49 fd 88 	st.w	r12[-632],r9
80005b6c:	2f f8       	sub	r8,-1
80005b6e:	14 97       	mov	r7,r10
80005b70:	fb 48 06 b4 	st.w	sp[1716],r8
80005b74:	c0 78       	rjmp	80005b82 <_vfprintf_r+0x5c2>
80005b76:	f2 c8 ff f8 	sub	r8,r9,-8
80005b7a:	72 1b       	ld.w	r11,r9[0x4]
80005b7c:	14 97       	mov	r7,r10
80005b7e:	51 08       	stdsp	sp[0x40],r8
80005b80:	72 09       	ld.w	r9,r9[0x0]
80005b82:	16 98       	mov	r8,r11
80005b84:	fa e9 00 00 	st.d	sp[0],r8
80005b88:	ca e8       	rjmp	80005ce4 <_vfprintf_r+0x724>
80005b8a:	ed b5 00 04 	bld	r5,0x4
80005b8e:	c1 71       	brne	80005bbc <_vfprintf_r+0x5fc>
80005b90:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005b94:	40 3e       	lddsp	lr,sp[0xc]
80005b96:	58 0e       	cp.w	lr,0
80005b98:	c0 80       	breq	80005ba8 <_vfprintf_r+0x5e8>
80005b9a:	10 36       	cp.w	r6,r8
80005b9c:	c6 94       	brge	80005c6e <_vfprintf_r+0x6ae>
80005b9e:	fa cc f9 44 	sub	r12,sp,-1724
80005ba2:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005ba6:	c8 28       	rjmp	80005caa <_vfprintf_r+0x6ea>
80005ba8:	ee ca ff ff 	sub	r10,r7,-1
80005bac:	10 37       	cp.w	r7,r8
80005bae:	e0 84 00 81 	brge	80005cb0 <_vfprintf_r+0x6f0>
80005bb2:	fa cb f9 44 	sub	r11,sp,-1724
80005bb6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005bba:	c7 78       	rjmp	80005ca8 <_vfprintf_r+0x6e8>
80005bbc:	ed b5 00 06 	bld	r5,0x6
80005bc0:	c4 b1       	brne	80005c56 <_vfprintf_r+0x696>
80005bc2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005bc6:	40 3c       	lddsp	r12,sp[0xc]
80005bc8:	58 0c       	cp.w	r12,0
80005bca:	c1 d0       	breq	80005c04 <_vfprintf_r+0x644>
80005bcc:	10 36       	cp.w	r6,r8
80005bce:	c0 64       	brge	80005bda <_vfprintf_r+0x61a>
80005bd0:	fa cb f9 44 	sub	r11,sp,-1724
80005bd4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005bd8:	c1 f8       	rjmp	80005c16 <_vfprintf_r+0x656>
80005bda:	fa c8 f9 50 	sub	r8,sp,-1712
80005bde:	1a d8       	st.w	--sp,r8
80005be0:	fa c8 fa b8 	sub	r8,sp,-1352
80005be4:	1a d8       	st.w	--sp,r8
80005be6:	fa c8 fb b4 	sub	r8,sp,-1100
80005bea:	1a d8       	st.w	--sp,r8
80005bec:	fa c8 f9 40 	sub	r8,sp,-1728
80005bf0:	fa c9 ff b4 	sub	r9,sp,-76
80005bf4:	04 9a       	mov	r10,r2
80005bf6:	0c 9b       	mov	r11,r6
80005bf8:	08 9c       	mov	r12,r4
80005bfa:	fe b0 fb 4d 	rcall	80005294 <get_arg>
80005bfe:	2f dd       	sub	sp,-12
80005c00:	98 18       	ld.sh	r8,r12[0x2]
80005c02:	c2 68       	rjmp	80005c4e <_vfprintf_r+0x68e>
80005c04:	ee ca ff ff 	sub	r10,r7,-1
80005c08:	10 37       	cp.w	r7,r8
80005c0a:	c0 94       	brge	80005c1c <_vfprintf_r+0x65c>
80005c0c:	fa c9 f9 44 	sub	r9,sp,-1724
80005c10:	14 97       	mov	r7,r10
80005c12:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005c16:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005c1a:	c1 a8       	rjmp	80005c4e <_vfprintf_r+0x68e>
80005c1c:	41 09       	lddsp	r9,sp[0x40]
80005c1e:	59 f8       	cp.w	r8,31
80005c20:	e0 89 00 13 	brgt	80005c46 <_vfprintf_r+0x686>
80005c24:	f2 cb ff fc 	sub	r11,r9,-4
80005c28:	51 0b       	stdsp	sp[0x40],r11
80005c2a:	72 09       	ld.w	r9,r9[0x0]
80005c2c:	fa c6 f9 44 	sub	r6,sp,-1724
80005c30:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005c34:	2f f8       	sub	r8,-1
80005c36:	f7 49 fd 88 	st.w	r11[-632],r9
80005c3a:	fb 48 06 b4 	st.w	sp[1716],r8
80005c3e:	14 97       	mov	r7,r10
80005c40:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005c44:	c0 58       	rjmp	80005c4e <_vfprintf_r+0x68e>
80005c46:	92 18       	ld.sh	r8,r9[0x2]
80005c48:	14 97       	mov	r7,r10
80005c4a:	2f c9       	sub	r9,-4
80005c4c:	51 09       	stdsp	sp[0x40],r9
80005c4e:	50 18       	stdsp	sp[0x4],r8
80005c50:	bf 58       	asr	r8,0x1f
80005c52:	50 08       	stdsp	sp[0x0],r8
80005c54:	c4 88       	rjmp	80005ce4 <_vfprintf_r+0x724>
80005c56:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005c5a:	40 3c       	lddsp	r12,sp[0xc]
80005c5c:	58 0c       	cp.w	r12,0
80005c5e:	c1 d0       	breq	80005c98 <_vfprintf_r+0x6d8>
80005c60:	10 36       	cp.w	r6,r8
80005c62:	c0 64       	brge	80005c6e <_vfprintf_r+0x6ae>
80005c64:	fa cb f9 44 	sub	r11,sp,-1724
80005c68:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005c6c:	c1 f8       	rjmp	80005caa <_vfprintf_r+0x6ea>
80005c6e:	fa c8 f9 50 	sub	r8,sp,-1712
80005c72:	1a d8       	st.w	--sp,r8
80005c74:	fa c8 fa b8 	sub	r8,sp,-1352
80005c78:	0c 9b       	mov	r11,r6
80005c7a:	1a d8       	st.w	--sp,r8
80005c7c:	fa c8 fb b4 	sub	r8,sp,-1100
80005c80:	04 9a       	mov	r10,r2
80005c82:	1a d8       	st.w	--sp,r8
80005c84:	08 9c       	mov	r12,r4
80005c86:	fa c8 f9 40 	sub	r8,sp,-1728
80005c8a:	fa c9 ff b4 	sub	r9,sp,-76
80005c8e:	fe b0 fb 03 	rcall	80005294 <get_arg>
80005c92:	2f dd       	sub	sp,-12
80005c94:	78 0b       	ld.w	r11,r12[0x0]
80005c96:	c2 48       	rjmp	80005cde <_vfprintf_r+0x71e>
80005c98:	ee ca ff ff 	sub	r10,r7,-1
80005c9c:	10 37       	cp.w	r7,r8
80005c9e:	c0 94       	brge	80005cb0 <_vfprintf_r+0x6f0>
80005ca0:	fa c9 f9 44 	sub	r9,sp,-1724
80005ca4:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005ca8:	14 97       	mov	r7,r10
80005caa:	ec fb fd 88 	ld.w	r11,r6[-632]
80005cae:	c1 88       	rjmp	80005cde <_vfprintf_r+0x71e>
80005cb0:	41 09       	lddsp	r9,sp[0x40]
80005cb2:	59 f8       	cp.w	r8,31
80005cb4:	e0 89 00 11 	brgt	80005cd6 <_vfprintf_r+0x716>
80005cb8:	f2 cb ff fc 	sub	r11,r9,-4
80005cbc:	51 0b       	stdsp	sp[0x40],r11
80005cbe:	fa c6 f9 44 	sub	r6,sp,-1724
80005cc2:	72 0b       	ld.w	r11,r9[0x0]
80005cc4:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005cc8:	f3 4b fd 88 	st.w	r9[-632],r11
80005ccc:	2f f8       	sub	r8,-1
80005cce:	14 97       	mov	r7,r10
80005cd0:	fb 48 06 b4 	st.w	sp[1716],r8
80005cd4:	c0 58       	rjmp	80005cde <_vfprintf_r+0x71e>
80005cd6:	72 0b       	ld.w	r11,r9[0x0]
80005cd8:	14 97       	mov	r7,r10
80005cda:	2f c9       	sub	r9,-4
80005cdc:	51 09       	stdsp	sp[0x40],r9
80005cde:	50 1b       	stdsp	sp[0x4],r11
80005ce0:	bf 5b       	asr	r11,0x1f
80005ce2:	50 0b       	stdsp	sp[0x0],r11
80005ce4:	fa ea 00 00 	ld.d	r10,sp[0]
80005ce8:	58 0a       	cp.w	r10,0
80005cea:	5c 2b       	cpc	r11
80005cec:	c0 e4       	brge	80005d08 <_vfprintf_r+0x748>
80005cee:	30 08       	mov	r8,0
80005cf0:	fa ea 00 00 	ld.d	r10,sp[0]
80005cf4:	30 09       	mov	r9,0
80005cf6:	f0 0a 01 0a 	sub	r10,r8,r10
80005cfa:	f2 0b 01 4b 	sbc	r11,r9,r11
80005cfe:	32 d8       	mov	r8,45
80005d00:	fa eb 00 00 	st.d	sp[0],r10
80005d04:	fb 68 06 bb 	st.b	sp[1723],r8
80005d08:	30 18       	mov	r8,1
80005d0a:	e0 8f 06 fa 	bral	80006afe <_vfprintf_r+0x153e>
80005d0e:	50 a7       	stdsp	sp[0x28],r7
80005d10:	50 80       	stdsp	sp[0x20],r0
80005d12:	0c 97       	mov	r7,r6
80005d14:	04 94       	mov	r4,r2
80005d16:	06 96       	mov	r6,r3
80005d18:	02 92       	mov	r2,r1
80005d1a:	40 93       	lddsp	r3,sp[0x24]
80005d1c:	10 90       	mov	r0,r8
80005d1e:	40 41       	lddsp	r1,sp[0x10]
80005d20:	0e 99       	mov	r9,r7
80005d22:	ed b5 00 03 	bld	r5,0x3
80005d26:	c4 11       	brne	80005da8 <_vfprintf_r+0x7e8>
80005d28:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005d2c:	40 3a       	lddsp	r10,sp[0xc]
80005d2e:	58 0a       	cp.w	r10,0
80005d30:	c1 90       	breq	80005d62 <_vfprintf_r+0x7a2>
80005d32:	10 36       	cp.w	r6,r8
80005d34:	c6 45       	brlt	80005dfc <_vfprintf_r+0x83c>
80005d36:	fa c8 f9 50 	sub	r8,sp,-1712
80005d3a:	1a d8       	st.w	--sp,r8
80005d3c:	fa c8 fa b8 	sub	r8,sp,-1352
80005d40:	1a d8       	st.w	--sp,r8
80005d42:	fa c8 fb b4 	sub	r8,sp,-1100
80005d46:	0c 9b       	mov	r11,r6
80005d48:	1a d8       	st.w	--sp,r8
80005d4a:	04 9a       	mov	r10,r2
80005d4c:	fa c8 f9 40 	sub	r8,sp,-1728
80005d50:	fa c9 ff b4 	sub	r9,sp,-76
80005d54:	08 9c       	mov	r12,r4
80005d56:	fe b0 fa 9f 	rcall	80005294 <get_arg>
80005d5a:	2f dd       	sub	sp,-12
80005d5c:	78 16       	ld.w	r6,r12[0x4]
80005d5e:	50 76       	stdsp	sp[0x1c],r6
80005d60:	c4 88       	rjmp	80005df0 <_vfprintf_r+0x830>
80005d62:	2f f7       	sub	r7,-1
80005d64:	10 39       	cp.w	r9,r8
80005d66:	c0 c4       	brge	80005d7e <_vfprintf_r+0x7be>
80005d68:	fa ce f9 44 	sub	lr,sp,-1724
80005d6c:	fc 06 00 36 	add	r6,lr,r6<<0x3
80005d70:	ec fc fd 8c 	ld.w	r12,r6[-628]
80005d74:	50 7c       	stdsp	sp[0x1c],r12
80005d76:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005d7a:	50 56       	stdsp	sp[0x14],r6
80005d7c:	c6 68       	rjmp	80005e48 <_vfprintf_r+0x888>
80005d7e:	41 09       	lddsp	r9,sp[0x40]
80005d80:	59 f8       	cp.w	r8,31
80005d82:	e0 89 00 10 	brgt	80005da2 <_vfprintf_r+0x7e2>
80005d86:	f2 ca ff f8 	sub	r10,r9,-8
80005d8a:	72 1b       	ld.w	r11,r9[0x4]
80005d8c:	51 0a       	stdsp	sp[0x40],r10
80005d8e:	72 09       	ld.w	r9,r9[0x0]
80005d90:	fa ca f9 44 	sub	r10,sp,-1724
80005d94:	50 7b       	stdsp	sp[0x1c],r11
80005d96:	50 59       	stdsp	sp[0x14],r9
80005d98:	f4 08 00 39 	add	r9,r10,r8<<0x3
80005d9c:	40 5b       	lddsp	r11,sp[0x14]
80005d9e:	40 7a       	lddsp	r10,sp[0x1c]
80005da0:	c4 78       	rjmp	80005e2e <_vfprintf_r+0x86e>
80005da2:	72 18       	ld.w	r8,r9[0x4]
80005da4:	50 78       	stdsp	sp[0x1c],r8
80005da6:	c4 c8       	rjmp	80005e3e <_vfprintf_r+0x87e>
80005da8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005dac:	40 3e       	lddsp	lr,sp[0xc]
80005dae:	58 0e       	cp.w	lr,0
80005db0:	c2 30       	breq	80005df6 <_vfprintf_r+0x836>
80005db2:	10 36       	cp.w	r6,r8
80005db4:	c0 94       	brge	80005dc6 <_vfprintf_r+0x806>
80005db6:	fa cc f9 44 	sub	r12,sp,-1724
80005dba:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005dbe:	ec fb fd 8c 	ld.w	r11,r6[-628]
80005dc2:	50 7b       	stdsp	sp[0x1c],r11
80005dc4:	cd 9b       	rjmp	80005d76 <_vfprintf_r+0x7b6>
80005dc6:	fa c8 f9 50 	sub	r8,sp,-1712
80005dca:	1a d8       	st.w	--sp,r8
80005dcc:	fa c8 fa b8 	sub	r8,sp,-1352
80005dd0:	04 9a       	mov	r10,r2
80005dd2:	1a d8       	st.w	--sp,r8
80005dd4:	fa c8 fb b4 	sub	r8,sp,-1100
80005dd8:	0c 9b       	mov	r11,r6
80005dda:	1a d8       	st.w	--sp,r8
80005ddc:	08 9c       	mov	r12,r4
80005dde:	fa c8 f9 40 	sub	r8,sp,-1728
80005de2:	fa c9 ff b4 	sub	r9,sp,-76
80005de6:	fe b0 fa 57 	rcall	80005294 <get_arg>
80005dea:	2f dd       	sub	sp,-12
80005dec:	78 1a       	ld.w	r10,r12[0x4]
80005dee:	50 7a       	stdsp	sp[0x1c],r10
80005df0:	78 0c       	ld.w	r12,r12[0x0]
80005df2:	50 5c       	stdsp	sp[0x14],r12
80005df4:	c2 a8       	rjmp	80005e48 <_vfprintf_r+0x888>
80005df6:	2f f7       	sub	r7,-1
80005df8:	10 39       	cp.w	r9,r8
80005dfa:	c0 94       	brge	80005e0c <_vfprintf_r+0x84c>
80005dfc:	fa c9 f9 44 	sub	r9,sp,-1724
80005e00:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005e04:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80005e08:	50 78       	stdsp	sp[0x1c],r8
80005e0a:	cb 6b       	rjmp	80005d76 <_vfprintf_r+0x7b6>
80005e0c:	41 09       	lddsp	r9,sp[0x40]
80005e0e:	59 f8       	cp.w	r8,31
80005e10:	e0 89 00 15 	brgt	80005e3a <_vfprintf_r+0x87a>
80005e14:	f2 ca ff f8 	sub	r10,r9,-8
80005e18:	72 16       	ld.w	r6,r9[0x4]
80005e1a:	72 09       	ld.w	r9,r9[0x0]
80005e1c:	51 0a       	stdsp	sp[0x40],r10
80005e1e:	50 59       	stdsp	sp[0x14],r9
80005e20:	fa ce f9 44 	sub	lr,sp,-1724
80005e24:	50 76       	stdsp	sp[0x1c],r6
80005e26:	fc 08 00 39 	add	r9,lr,r8<<0x3
80005e2a:	40 5b       	lddsp	r11,sp[0x14]
80005e2c:	0c 9a       	mov	r10,r6
80005e2e:	f2 eb fd 88 	st.d	r9[-632],r10
80005e32:	2f f8       	sub	r8,-1
80005e34:	fb 48 06 b4 	st.w	sp[1716],r8
80005e38:	c0 88       	rjmp	80005e48 <_vfprintf_r+0x888>
80005e3a:	72 1c       	ld.w	r12,r9[0x4]
80005e3c:	50 7c       	stdsp	sp[0x1c],r12
80005e3e:	f2 c8 ff f8 	sub	r8,r9,-8
80005e42:	51 08       	stdsp	sp[0x40],r8
80005e44:	72 09       	ld.w	r9,r9[0x0]
80005e46:	50 59       	stdsp	sp[0x14],r9
80005e48:	40 5b       	lddsp	r11,sp[0x14]
80005e4a:	40 7a       	lddsp	r10,sp[0x1c]
80005e4c:	e0 a0 1c ce 	rcall	800097e8 <__isinfd>
80005e50:	18 96       	mov	r6,r12
80005e52:	c1 70       	breq	80005e80 <_vfprintf_r+0x8c0>
80005e54:	30 08       	mov	r8,0
80005e56:	30 09       	mov	r9,0
80005e58:	40 5b       	lddsp	r11,sp[0x14]
80005e5a:	40 7a       	lddsp	r10,sp[0x1c]
80005e5c:	e0 a0 21 bc 	rcall	8000a1d4 <__avr32_f64_cmp_lt>
80005e60:	c0 40       	breq	80005e68 <_vfprintf_r+0x8a8>
80005e62:	32 d8       	mov	r8,45
80005e64:	fb 68 06 bb 	st.b	sp[1723],r8
80005e68:	fe c8 aa 0c 	sub	r8,pc,-22004
80005e6c:	fe c6 aa 0c 	sub	r6,pc,-22004
80005e70:	a7 d5       	cbr	r5,0x7
80005e72:	e0 40 00 47 	cp.w	r0,71
80005e76:	f0 06 17 a0 	movle	r6,r8
80005e7a:	30 32       	mov	r2,3
80005e7c:	e0 8f 06 ce 	bral	80006c18 <_vfprintf_r+0x1658>
80005e80:	40 5b       	lddsp	r11,sp[0x14]
80005e82:	40 7a       	lddsp	r10,sp[0x1c]
80005e84:	e0 a0 1c c7 	rcall	80009812 <__isnand>
80005e88:	c0 e0       	breq	80005ea4 <_vfprintf_r+0x8e4>
80005e8a:	50 26       	stdsp	sp[0x8],r6
80005e8c:	fe c8 aa 28 	sub	r8,pc,-21976
80005e90:	fe c6 aa 28 	sub	r6,pc,-21976
80005e94:	a7 d5       	cbr	r5,0x7
80005e96:	e0 40 00 47 	cp.w	r0,71
80005e9a:	f0 06 17 a0 	movle	r6,r8
80005e9e:	30 32       	mov	r2,3
80005ea0:	e0 8f 06 c2 	bral	80006c24 <_vfprintf_r+0x1664>
80005ea4:	40 2a       	lddsp	r10,sp[0x8]
80005ea6:	5b fa       	cp.w	r10,-1
80005ea8:	c0 41       	brne	80005eb0 <_vfprintf_r+0x8f0>
80005eaa:	30 69       	mov	r9,6
80005eac:	50 29       	stdsp	sp[0x8],r9
80005eae:	c1 18       	rjmp	80005ed0 <_vfprintf_r+0x910>
80005eb0:	e0 40 00 47 	cp.w	r0,71
80005eb4:	5f 09       	sreq	r9
80005eb6:	e0 40 00 67 	cp.w	r0,103
80005eba:	5f 08       	sreq	r8
80005ebc:	f3 e8 10 08 	or	r8,r9,r8
80005ec0:	f8 08 18 00 	cp.b	r8,r12
80005ec4:	c0 60       	breq	80005ed0 <_vfprintf_r+0x910>
80005ec6:	40 28       	lddsp	r8,sp[0x8]
80005ec8:	58 08       	cp.w	r8,0
80005eca:	f9 b8 00 01 	moveq	r8,1
80005ece:	50 28       	stdsp	sp[0x8],r8
80005ed0:	40 78       	lddsp	r8,sp[0x1c]
80005ed2:	40 59       	lddsp	r9,sp[0x14]
80005ed4:	fa e9 06 94 	st.d	sp[1684],r8
80005ed8:	a9 a5       	sbr	r5,0x8
80005eda:	fa f8 06 94 	ld.w	r8,sp[1684]
80005ede:	58 08       	cp.w	r8,0
80005ee0:	c0 65       	brlt	80005eec <_vfprintf_r+0x92c>
80005ee2:	40 5e       	lddsp	lr,sp[0x14]
80005ee4:	30 0c       	mov	r12,0
80005ee6:	50 6e       	stdsp	sp[0x18],lr
80005ee8:	50 9c       	stdsp	sp[0x24],r12
80005eea:	c0 78       	rjmp	80005ef8 <_vfprintf_r+0x938>
80005eec:	40 5b       	lddsp	r11,sp[0x14]
80005eee:	32 da       	mov	r10,45
80005ef0:	ee 1b 80 00 	eorh	r11,0x8000
80005ef4:	50 9a       	stdsp	sp[0x24],r10
80005ef6:	50 6b       	stdsp	sp[0x18],r11
80005ef8:	e0 40 00 46 	cp.w	r0,70
80005efc:	5f 09       	sreq	r9
80005efe:	e0 40 00 66 	cp.w	r0,102
80005f02:	5f 08       	sreq	r8
80005f04:	f3 e8 10 08 	or	r8,r9,r8
80005f08:	50 48       	stdsp	sp[0x10],r8
80005f0a:	c0 40       	breq	80005f12 <_vfprintf_r+0x952>
80005f0c:	40 22       	lddsp	r2,sp[0x8]
80005f0e:	30 39       	mov	r9,3
80005f10:	c1 08       	rjmp	80005f30 <_vfprintf_r+0x970>
80005f12:	e0 40 00 45 	cp.w	r0,69
80005f16:	5f 09       	sreq	r9
80005f18:	e0 40 00 65 	cp.w	r0,101
80005f1c:	5f 08       	sreq	r8
80005f1e:	40 22       	lddsp	r2,sp[0x8]
80005f20:	10 49       	or	r9,r8
80005f22:	2f f2       	sub	r2,-1
80005f24:	40 46       	lddsp	r6,sp[0x10]
80005f26:	ec 09 18 00 	cp.b	r9,r6
80005f2a:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80005f2e:	30 29       	mov	r9,2
80005f30:	fa c8 f9 5c 	sub	r8,sp,-1700
80005f34:	1a d8       	st.w	--sp,r8
80005f36:	fa c8 f9 54 	sub	r8,sp,-1708
80005f3a:	1a d8       	st.w	--sp,r8
80005f3c:	fa c8 f9 4c 	sub	r8,sp,-1716
80005f40:	08 9c       	mov	r12,r4
80005f42:	1a d8       	st.w	--sp,r8
80005f44:	04 98       	mov	r8,r2
80005f46:	40 9b       	lddsp	r11,sp[0x24]
80005f48:	40 aa       	lddsp	r10,sp[0x28]
80005f4a:	e0 a0 0b c3 	rcall	800076d0 <_dtoa_r>
80005f4e:	e0 40 00 47 	cp.w	r0,71
80005f52:	5f 19       	srne	r9
80005f54:	e0 40 00 67 	cp.w	r0,103
80005f58:	5f 18       	srne	r8
80005f5a:	18 96       	mov	r6,r12
80005f5c:	2f dd       	sub	sp,-12
80005f5e:	f3 e8 00 08 	and	r8,r9,r8
80005f62:	c0 41       	brne	80005f6a <_vfprintf_r+0x9aa>
80005f64:	ed b5 00 00 	bld	r5,0x0
80005f68:	c3 01       	brne	80005fc8 <_vfprintf_r+0xa08>
80005f6a:	ec 02 00 0e 	add	lr,r6,r2
80005f6e:	50 3e       	stdsp	sp[0xc],lr
80005f70:	40 4c       	lddsp	r12,sp[0x10]
80005f72:	58 0c       	cp.w	r12,0
80005f74:	c1 50       	breq	80005f9e <_vfprintf_r+0x9de>
80005f76:	0d 89       	ld.ub	r9,r6[0x0]
80005f78:	33 08       	mov	r8,48
80005f7a:	f0 09 18 00 	cp.b	r9,r8
80005f7e:	c0 b1       	brne	80005f94 <_vfprintf_r+0x9d4>
80005f80:	30 08       	mov	r8,0
80005f82:	30 09       	mov	r9,0
80005f84:	40 6b       	lddsp	r11,sp[0x18]
80005f86:	40 7a       	lddsp	r10,sp[0x1c]
80005f88:	e0 a0 20 df 	rcall	8000a146 <__avr32_f64_cmp_eq>
80005f8c:	fb b2 00 01 	rsubeq	r2,1
80005f90:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80005f94:	40 3b       	lddsp	r11,sp[0xc]
80005f96:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005f9a:	10 0b       	add	r11,r8
80005f9c:	50 3b       	stdsp	sp[0xc],r11
80005f9e:	40 6b       	lddsp	r11,sp[0x18]
80005fa0:	30 08       	mov	r8,0
80005fa2:	30 09       	mov	r9,0
80005fa4:	40 7a       	lddsp	r10,sp[0x1c]
80005fa6:	e0 a0 20 d0 	rcall	8000a146 <__avr32_f64_cmp_eq>
80005faa:	c0 90       	breq	80005fbc <_vfprintf_r+0x9fc>
80005fac:	40 3a       	lddsp	r10,sp[0xc]
80005fae:	fb 4a 06 a4 	st.w	sp[1700],r10
80005fb2:	c0 58       	rjmp	80005fbc <_vfprintf_r+0x9fc>
80005fb4:	10 c9       	st.b	r8++,r9
80005fb6:	fb 48 06 a4 	st.w	sp[1700],r8
80005fba:	c0 28       	rjmp	80005fbe <_vfprintf_r+0x9fe>
80005fbc:	33 09       	mov	r9,48
80005fbe:	fa f8 06 a4 	ld.w	r8,sp[1700]
80005fc2:	40 3e       	lddsp	lr,sp[0xc]
80005fc4:	1c 38       	cp.w	r8,lr
80005fc6:	cf 73       	brcs	80005fb4 <_vfprintf_r+0x9f4>
80005fc8:	e0 40 00 47 	cp.w	r0,71
80005fcc:	5f 09       	sreq	r9
80005fce:	e0 40 00 67 	cp.w	r0,103
80005fd2:	5f 08       	sreq	r8
80005fd4:	f3 e8 10 08 	or	r8,r9,r8
80005fd8:	fa f9 06 a4 	ld.w	r9,sp[1700]
80005fdc:	0c 19       	sub	r9,r6
80005fde:	50 69       	stdsp	sp[0x18],r9
80005fe0:	58 08       	cp.w	r8,0
80005fe2:	c0 b0       	breq	80005ff8 <_vfprintf_r+0xa38>
80005fe4:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005fe8:	5b d8       	cp.w	r8,-3
80005fea:	c0 55       	brlt	80005ff4 <_vfprintf_r+0xa34>
80005fec:	40 2c       	lddsp	r12,sp[0x8]
80005fee:	18 38       	cp.w	r8,r12
80005ff0:	e0 8a 00 6a 	brle	800060c4 <_vfprintf_r+0xb04>
80005ff4:	20 20       	sub	r0,2
80005ff6:	c0 58       	rjmp	80006000 <_vfprintf_r+0xa40>
80005ff8:	e0 40 00 65 	cp.w	r0,101
80005ffc:	e0 89 00 46 	brgt	80006088 <_vfprintf_r+0xac8>
80006000:	fa fb 06 ac 	ld.w	r11,sp[1708]
80006004:	fb 60 06 9c 	st.b	sp[1692],r0
80006008:	20 1b       	sub	r11,1
8000600a:	fb 4b 06 ac 	st.w	sp[1708],r11
8000600e:	c0 47       	brpl	80006016 <_vfprintf_r+0xa56>
80006010:	5c 3b       	neg	r11
80006012:	32 d8       	mov	r8,45
80006014:	c0 28       	rjmp	80006018 <_vfprintf_r+0xa58>
80006016:	32 b8       	mov	r8,43
80006018:	fb 68 06 9d 	st.b	sp[1693],r8
8000601c:	58 9b       	cp.w	r11,9
8000601e:	e0 8a 00 1d 	brle	80006058 <_vfprintf_r+0xa98>
80006022:	fa c9 fa 35 	sub	r9,sp,-1483
80006026:	30 aa       	mov	r10,10
80006028:	12 98       	mov	r8,r9
8000602a:	0e 9c       	mov	r12,r7
8000602c:	0c 92       	mov	r2,r6
8000602e:	f6 0a 0c 06 	divs	r6,r11,r10
80006032:	0e 9b       	mov	r11,r7
80006034:	2d 0b       	sub	r11,-48
80006036:	10 fb       	st.b	--r8,r11
80006038:	0c 9b       	mov	r11,r6
8000603a:	58 96       	cp.w	r6,9
8000603c:	fe 99 ff f9 	brgt	8000602e <_vfprintf_r+0xa6e>
80006040:	2d 0b       	sub	r11,-48
80006042:	18 97       	mov	r7,r12
80006044:	04 96       	mov	r6,r2
80006046:	10 fb       	st.b	--r8,r11
80006048:	fa ca f9 62 	sub	r10,sp,-1694
8000604c:	c0 38       	rjmp	80006052 <_vfprintf_r+0xa92>
8000604e:	11 3b       	ld.ub	r11,r8++
80006050:	14 cb       	st.b	r10++,r11
80006052:	12 38       	cp.w	r8,r9
80006054:	cf d3       	brcs	8000604e <_vfprintf_r+0xa8e>
80006056:	c0 98       	rjmp	80006068 <_vfprintf_r+0xaa8>
80006058:	2d 0b       	sub	r11,-48
8000605a:	33 08       	mov	r8,48
8000605c:	fb 6b 06 9f 	st.b	sp[1695],r11
80006060:	fb 68 06 9e 	st.b	sp[1694],r8
80006064:	fa ca f9 60 	sub	r10,sp,-1696
80006068:	fa c8 f9 64 	sub	r8,sp,-1692
8000606c:	f4 08 01 08 	sub	r8,r10,r8
80006070:	50 e8       	stdsp	sp[0x38],r8
80006072:	10 92       	mov	r2,r8
80006074:	40 6b       	lddsp	r11,sp[0x18]
80006076:	16 02       	add	r2,r11
80006078:	58 1b       	cp.w	r11,1
8000607a:	e0 89 00 05 	brgt	80006084 <_vfprintf_r+0xac4>
8000607e:	ed b5 00 00 	bld	r5,0x0
80006082:	c3 51       	brne	800060ec <_vfprintf_r+0xb2c>
80006084:	2f f2       	sub	r2,-1
80006086:	c3 38       	rjmp	800060ec <_vfprintf_r+0xb2c>
80006088:	e0 40 00 66 	cp.w	r0,102
8000608c:	c1 c1       	brne	800060c4 <_vfprintf_r+0xb04>
8000608e:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006092:	58 02       	cp.w	r2,0
80006094:	e0 8a 00 0c 	brle	800060ac <_vfprintf_r+0xaec>
80006098:	40 2a       	lddsp	r10,sp[0x8]
8000609a:	58 0a       	cp.w	r10,0
8000609c:	c0 41       	brne	800060a4 <_vfprintf_r+0xae4>
8000609e:	ed b5 00 00 	bld	r5,0x0
800060a2:	c2 51       	brne	800060ec <_vfprintf_r+0xb2c>
800060a4:	2f f2       	sub	r2,-1
800060a6:	40 29       	lddsp	r9,sp[0x8]
800060a8:	12 02       	add	r2,r9
800060aa:	c0 b8       	rjmp	800060c0 <_vfprintf_r+0xb00>
800060ac:	40 28       	lddsp	r8,sp[0x8]
800060ae:	58 08       	cp.w	r8,0
800060b0:	c0 61       	brne	800060bc <_vfprintf_r+0xafc>
800060b2:	ed b5 00 00 	bld	r5,0x0
800060b6:	c0 30       	breq	800060bc <_vfprintf_r+0xafc>
800060b8:	30 12       	mov	r2,1
800060ba:	c1 98       	rjmp	800060ec <_vfprintf_r+0xb2c>
800060bc:	40 22       	lddsp	r2,sp[0x8]
800060be:	2f e2       	sub	r2,-2
800060c0:	36 60       	mov	r0,102
800060c2:	c1 58       	rjmp	800060ec <_vfprintf_r+0xb2c>
800060c4:	fa f2 06 ac 	ld.w	r2,sp[1708]
800060c8:	40 6e       	lddsp	lr,sp[0x18]
800060ca:	1c 32       	cp.w	r2,lr
800060cc:	c0 65       	brlt	800060d8 <_vfprintf_r+0xb18>
800060ce:	ed b5 00 00 	bld	r5,0x0
800060d2:	f7 b2 00 ff 	subeq	r2,-1
800060d6:	c0 a8       	rjmp	800060ea <_vfprintf_r+0xb2a>
800060d8:	e4 08 11 02 	rsub	r8,r2,2
800060dc:	40 6c       	lddsp	r12,sp[0x18]
800060de:	58 02       	cp.w	r2,0
800060e0:	f0 02 17 a0 	movle	r2,r8
800060e4:	f9 b2 09 01 	movgt	r2,1
800060e8:	18 02       	add	r2,r12
800060ea:	36 70       	mov	r0,103
800060ec:	40 9b       	lddsp	r11,sp[0x24]
800060ee:	58 0b       	cp.w	r11,0
800060f0:	e0 80 05 94 	breq	80006c18 <_vfprintf_r+0x1658>
800060f4:	32 d8       	mov	r8,45
800060f6:	fb 68 06 bb 	st.b	sp[1723],r8
800060fa:	e0 8f 05 93 	bral	80006c20 <_vfprintf_r+0x1660>
800060fe:	50 a7       	stdsp	sp[0x28],r7
80006100:	04 94       	mov	r4,r2
80006102:	0c 97       	mov	r7,r6
80006104:	02 92       	mov	r2,r1
80006106:	06 96       	mov	r6,r3
80006108:	40 41       	lddsp	r1,sp[0x10]
8000610a:	40 93       	lddsp	r3,sp[0x24]
8000610c:	0e 99       	mov	r9,r7
8000610e:	ed b5 00 05 	bld	r5,0x5
80006112:	c4 81       	brne	800061a2 <_vfprintf_r+0xbe2>
80006114:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006118:	40 3e       	lddsp	lr,sp[0xc]
8000611a:	58 0e       	cp.w	lr,0
8000611c:	c1 d0       	breq	80006156 <_vfprintf_r+0xb96>
8000611e:	10 36       	cp.w	r6,r8
80006120:	c0 64       	brge	8000612c <_vfprintf_r+0xb6c>
80006122:	fa cc f9 44 	sub	r12,sp,-1724
80006126:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000612a:	c1 d8       	rjmp	80006164 <_vfprintf_r+0xba4>
8000612c:	fa c8 f9 50 	sub	r8,sp,-1712
80006130:	1a d8       	st.w	--sp,r8
80006132:	fa c8 fa b8 	sub	r8,sp,-1352
80006136:	04 9a       	mov	r10,r2
80006138:	1a d8       	st.w	--sp,r8
8000613a:	fa c8 fb b4 	sub	r8,sp,-1100
8000613e:	0c 9b       	mov	r11,r6
80006140:	1a d8       	st.w	--sp,r8
80006142:	08 9c       	mov	r12,r4
80006144:	fa c8 f9 40 	sub	r8,sp,-1728
80006148:	fa c9 ff b4 	sub	r9,sp,-76
8000614c:	fe b0 f8 a4 	rcall	80005294 <get_arg>
80006150:	2f dd       	sub	sp,-12
80006152:	78 0a       	ld.w	r10,r12[0x0]
80006154:	c2 08       	rjmp	80006194 <_vfprintf_r+0xbd4>
80006156:	2f f7       	sub	r7,-1
80006158:	10 39       	cp.w	r9,r8
8000615a:	c0 84       	brge	8000616a <_vfprintf_r+0xbaa>
8000615c:	fa cb f9 44 	sub	r11,sp,-1724
80006160:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006164:	ec fa fd 88 	ld.w	r10,r6[-632]
80006168:	c1 68       	rjmp	80006194 <_vfprintf_r+0xbd4>
8000616a:	41 09       	lddsp	r9,sp[0x40]
8000616c:	59 f8       	cp.w	r8,31
8000616e:	e0 89 00 10 	brgt	8000618e <_vfprintf_r+0xbce>
80006172:	f2 ca ff fc 	sub	r10,r9,-4
80006176:	51 0a       	stdsp	sp[0x40],r10
80006178:	fa c6 f9 44 	sub	r6,sp,-1724
8000617c:	72 0a       	ld.w	r10,r9[0x0]
8000617e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006182:	f3 4a fd 88 	st.w	r9[-632],r10
80006186:	2f f8       	sub	r8,-1
80006188:	fb 48 06 b4 	st.w	sp[1716],r8
8000618c:	c0 48       	rjmp	80006194 <_vfprintf_r+0xbd4>
8000618e:	72 0a       	ld.w	r10,r9[0x0]
80006190:	2f c9       	sub	r9,-4
80006192:	51 09       	stdsp	sp[0x40],r9
80006194:	40 be       	lddsp	lr,sp[0x2c]
80006196:	1c 98       	mov	r8,lr
80006198:	95 1e       	st.w	r10[0x4],lr
8000619a:	bf 58       	asr	r8,0x1f
8000619c:	95 08       	st.w	r10[0x0],r8
8000619e:	fe 9f fa 9f 	bral	800056dc <_vfprintf_r+0x11c>
800061a2:	ed b5 00 04 	bld	r5,0x4
800061a6:	c4 80       	breq	80006236 <_vfprintf_r+0xc76>
800061a8:	e2 15 00 40 	andl	r5,0x40,COH
800061ac:	c4 50       	breq	80006236 <_vfprintf_r+0xc76>
800061ae:	fa f8 06 b4 	ld.w	r8,sp[1716]
800061b2:	40 3c       	lddsp	r12,sp[0xc]
800061b4:	58 0c       	cp.w	r12,0
800061b6:	c1 d0       	breq	800061f0 <_vfprintf_r+0xc30>
800061b8:	10 36       	cp.w	r6,r8
800061ba:	c0 64       	brge	800061c6 <_vfprintf_r+0xc06>
800061bc:	fa cb f9 44 	sub	r11,sp,-1724
800061c0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800061c4:	c1 d8       	rjmp	800061fe <_vfprintf_r+0xc3e>
800061c6:	fa c8 f9 50 	sub	r8,sp,-1712
800061ca:	1a d8       	st.w	--sp,r8
800061cc:	fa c8 fa b8 	sub	r8,sp,-1352
800061d0:	04 9a       	mov	r10,r2
800061d2:	1a d8       	st.w	--sp,r8
800061d4:	fa c8 fb b4 	sub	r8,sp,-1100
800061d8:	0c 9b       	mov	r11,r6
800061da:	1a d8       	st.w	--sp,r8
800061dc:	08 9c       	mov	r12,r4
800061de:	fa c8 f9 40 	sub	r8,sp,-1728
800061e2:	fa c9 ff b4 	sub	r9,sp,-76
800061e6:	fe b0 f8 57 	rcall	80005294 <get_arg>
800061ea:	2f dd       	sub	sp,-12
800061ec:	78 0a       	ld.w	r10,r12[0x0]
800061ee:	c2 08       	rjmp	8000622e <_vfprintf_r+0xc6e>
800061f0:	2f f7       	sub	r7,-1
800061f2:	10 39       	cp.w	r9,r8
800061f4:	c0 84       	brge	80006204 <_vfprintf_r+0xc44>
800061f6:	fa ca f9 44 	sub	r10,sp,-1724
800061fa:	f4 06 00 36 	add	r6,r10,r6<<0x3
800061fe:	ec fa fd 88 	ld.w	r10,r6[-632]
80006202:	c1 68       	rjmp	8000622e <_vfprintf_r+0xc6e>
80006204:	41 09       	lddsp	r9,sp[0x40]
80006206:	59 f8       	cp.w	r8,31
80006208:	e0 89 00 10 	brgt	80006228 <_vfprintf_r+0xc68>
8000620c:	f2 ca ff fc 	sub	r10,r9,-4
80006210:	51 0a       	stdsp	sp[0x40],r10
80006212:	fa c6 f9 44 	sub	r6,sp,-1724
80006216:	72 0a       	ld.w	r10,r9[0x0]
80006218:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000621c:	f3 4a fd 88 	st.w	r9[-632],r10
80006220:	2f f8       	sub	r8,-1
80006222:	fb 48 06 b4 	st.w	sp[1716],r8
80006226:	c0 48       	rjmp	8000622e <_vfprintf_r+0xc6e>
80006228:	72 0a       	ld.w	r10,r9[0x0]
8000622a:	2f c9       	sub	r9,-4
8000622c:	51 09       	stdsp	sp[0x40],r9
8000622e:	40 be       	lddsp	lr,sp[0x2c]
80006230:	b4 0e       	st.h	r10[0x0],lr
80006232:	fe 9f fa 55 	bral	800056dc <_vfprintf_r+0x11c>
80006236:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000623a:	40 3c       	lddsp	r12,sp[0xc]
8000623c:	58 0c       	cp.w	r12,0
8000623e:	c1 d0       	breq	80006278 <_vfprintf_r+0xcb8>
80006240:	10 36       	cp.w	r6,r8
80006242:	c0 64       	brge	8000624e <_vfprintf_r+0xc8e>
80006244:	fa cb f9 44 	sub	r11,sp,-1724
80006248:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000624c:	c1 d8       	rjmp	80006286 <_vfprintf_r+0xcc6>
8000624e:	fa c8 f9 50 	sub	r8,sp,-1712
80006252:	1a d8       	st.w	--sp,r8
80006254:	fa c8 fa b8 	sub	r8,sp,-1352
80006258:	04 9a       	mov	r10,r2
8000625a:	1a d8       	st.w	--sp,r8
8000625c:	fa c8 fb b4 	sub	r8,sp,-1100
80006260:	0c 9b       	mov	r11,r6
80006262:	1a d8       	st.w	--sp,r8
80006264:	08 9c       	mov	r12,r4
80006266:	fa c8 f9 40 	sub	r8,sp,-1728
8000626a:	fa c9 ff b4 	sub	r9,sp,-76
8000626e:	fe b0 f8 13 	rcall	80005294 <get_arg>
80006272:	2f dd       	sub	sp,-12
80006274:	78 0a       	ld.w	r10,r12[0x0]
80006276:	c2 08       	rjmp	800062b6 <_vfprintf_r+0xcf6>
80006278:	2f f7       	sub	r7,-1
8000627a:	10 39       	cp.w	r9,r8
8000627c:	c0 84       	brge	8000628c <_vfprintf_r+0xccc>
8000627e:	fa ca f9 44 	sub	r10,sp,-1724
80006282:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006286:	ec fa fd 88 	ld.w	r10,r6[-632]
8000628a:	c1 68       	rjmp	800062b6 <_vfprintf_r+0xcf6>
8000628c:	41 09       	lddsp	r9,sp[0x40]
8000628e:	59 f8       	cp.w	r8,31
80006290:	e0 89 00 10 	brgt	800062b0 <_vfprintf_r+0xcf0>
80006294:	f2 ca ff fc 	sub	r10,r9,-4
80006298:	51 0a       	stdsp	sp[0x40],r10
8000629a:	fa c6 f9 44 	sub	r6,sp,-1724
8000629e:	72 0a       	ld.w	r10,r9[0x0]
800062a0:	ec 08 00 39 	add	r9,r6,r8<<0x3
800062a4:	f3 4a fd 88 	st.w	r9[-632],r10
800062a8:	2f f8       	sub	r8,-1
800062aa:	fb 48 06 b4 	st.w	sp[1716],r8
800062ae:	c0 48       	rjmp	800062b6 <_vfprintf_r+0xcf6>
800062b0:	72 0a       	ld.w	r10,r9[0x0]
800062b2:	2f c9       	sub	r9,-4
800062b4:	51 09       	stdsp	sp[0x40],r9
800062b6:	40 be       	lddsp	lr,sp[0x2c]
800062b8:	95 0e       	st.w	r10[0x0],lr
800062ba:	fe 9f fa 11 	bral	800056dc <_vfprintf_r+0x11c>
800062be:	50 a7       	stdsp	sp[0x28],r7
800062c0:	50 80       	stdsp	sp[0x20],r0
800062c2:	0c 97       	mov	r7,r6
800062c4:	04 94       	mov	r4,r2
800062c6:	06 96       	mov	r6,r3
800062c8:	02 92       	mov	r2,r1
800062ca:	40 93       	lddsp	r3,sp[0x24]
800062cc:	10 90       	mov	r0,r8
800062ce:	40 41       	lddsp	r1,sp[0x10]
800062d0:	a5 a5       	sbr	r5,0x4
800062d2:	c0 a8       	rjmp	800062e6 <_vfprintf_r+0xd26>
800062d4:	50 a7       	stdsp	sp[0x28],r7
800062d6:	50 80       	stdsp	sp[0x20],r0
800062d8:	0c 97       	mov	r7,r6
800062da:	04 94       	mov	r4,r2
800062dc:	06 96       	mov	r6,r3
800062de:	02 92       	mov	r2,r1
800062e0:	40 93       	lddsp	r3,sp[0x24]
800062e2:	10 90       	mov	r0,r8
800062e4:	40 41       	lddsp	r1,sp[0x10]
800062e6:	ed b5 00 05 	bld	r5,0x5
800062ea:	c5 d1       	brne	800063a4 <_vfprintf_r+0xde4>
800062ec:	fa f8 06 b4 	ld.w	r8,sp[1716]
800062f0:	40 3c       	lddsp	r12,sp[0xc]
800062f2:	58 0c       	cp.w	r12,0
800062f4:	c2 60       	breq	80006340 <_vfprintf_r+0xd80>
800062f6:	10 36       	cp.w	r6,r8
800062f8:	c0 a4       	brge	8000630c <_vfprintf_r+0xd4c>
800062fa:	fa cb f9 44 	sub	r11,sp,-1724
800062fe:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006302:	ec e8 fd 88 	ld.d	r8,r6[-632]
80006306:	fa e9 00 00 	st.d	sp[0],r8
8000630a:	c1 88       	rjmp	8000633a <_vfprintf_r+0xd7a>
8000630c:	fa c8 f9 50 	sub	r8,sp,-1712
80006310:	1a d8       	st.w	--sp,r8
80006312:	fa c8 fa b8 	sub	r8,sp,-1352
80006316:	04 9a       	mov	r10,r2
80006318:	1a d8       	st.w	--sp,r8
8000631a:	0c 9b       	mov	r11,r6
8000631c:	fa c8 fb b4 	sub	r8,sp,-1100
80006320:	08 9c       	mov	r12,r4
80006322:	1a d8       	st.w	--sp,r8
80006324:	fa c8 f9 40 	sub	r8,sp,-1728
80006328:	fa c9 ff b4 	sub	r9,sp,-76
8000632c:	fe b0 f7 b4 	rcall	80005294 <get_arg>
80006330:	2f dd       	sub	sp,-12
80006332:	f8 ea 00 00 	ld.d	r10,r12[0]
80006336:	fa eb 00 00 	st.d	sp[0],r10
8000633a:	30 08       	mov	r8,0
8000633c:	e0 8f 03 de 	bral	80006af8 <_vfprintf_r+0x1538>
80006340:	ee ca ff ff 	sub	r10,r7,-1
80006344:	10 37       	cp.w	r7,r8
80006346:	c0 b4       	brge	8000635c <_vfprintf_r+0xd9c>
80006348:	fa c9 f9 44 	sub	r9,sp,-1724
8000634c:	14 97       	mov	r7,r10
8000634e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006352:	ec ea fd 88 	ld.d	r10,r6[-632]
80006356:	fa eb 00 00 	st.d	sp[0],r10
8000635a:	c1 88       	rjmp	8000638a <_vfprintf_r+0xdca>
8000635c:	41 09       	lddsp	r9,sp[0x40]
8000635e:	59 f8       	cp.w	r8,31
80006360:	e0 89 00 18 	brgt	80006390 <_vfprintf_r+0xdd0>
80006364:	f2 e6 00 00 	ld.d	r6,r9[0]
80006368:	f2 cb ff f8 	sub	r11,r9,-8
8000636c:	fa e7 00 00 	st.d	sp[0],r6
80006370:	51 0b       	stdsp	sp[0x40],r11
80006372:	fa c6 f9 44 	sub	r6,sp,-1724
80006376:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000637a:	fa e6 00 00 	ld.d	r6,sp[0]
8000637e:	f2 e7 fd 88 	st.d	r9[-632],r6
80006382:	2f f8       	sub	r8,-1
80006384:	14 97       	mov	r7,r10
80006386:	fb 48 06 b4 	st.w	sp[1716],r8
8000638a:	40 38       	lddsp	r8,sp[0xc]
8000638c:	e0 8f 03 b6 	bral	80006af8 <_vfprintf_r+0x1538>
80006390:	f2 e6 00 00 	ld.d	r6,r9[0]
80006394:	40 38       	lddsp	r8,sp[0xc]
80006396:	fa e7 00 00 	st.d	sp[0],r6
8000639a:	2f 89       	sub	r9,-8
8000639c:	14 97       	mov	r7,r10
8000639e:	51 09       	stdsp	sp[0x40],r9
800063a0:	e0 8f 03 ac 	bral	80006af8 <_vfprintf_r+0x1538>
800063a4:	ed b5 00 04 	bld	r5,0x4
800063a8:	c1 61       	brne	800063d4 <_vfprintf_r+0xe14>
800063aa:	fa f8 06 b4 	ld.w	r8,sp[1716]
800063ae:	40 3e       	lddsp	lr,sp[0xc]
800063b0:	58 0e       	cp.w	lr,0
800063b2:	c0 80       	breq	800063c2 <_vfprintf_r+0xe02>
800063b4:	10 36       	cp.w	r6,r8
800063b6:	c6 74       	brge	80006484 <_vfprintf_r+0xec4>
800063b8:	fa cc f9 44 	sub	r12,sp,-1724
800063bc:	f8 06 00 36 	add	r6,r12,r6<<0x3
800063c0:	c8 08       	rjmp	800064c0 <_vfprintf_r+0xf00>
800063c2:	ee ca ff ff 	sub	r10,r7,-1
800063c6:	10 37       	cp.w	r7,r8
800063c8:	c7 f4       	brge	800064c6 <_vfprintf_r+0xf06>
800063ca:	fa cb f9 44 	sub	r11,sp,-1724
800063ce:	f6 06 00 36 	add	r6,r11,r6<<0x3
800063d2:	c7 68       	rjmp	800064be <_vfprintf_r+0xefe>
800063d4:	ed b5 00 06 	bld	r5,0x6
800063d8:	c4 a1       	brne	8000646c <_vfprintf_r+0xeac>
800063da:	fa f8 06 b4 	ld.w	r8,sp[1716]
800063de:	40 3c       	lddsp	r12,sp[0xc]
800063e0:	58 0c       	cp.w	r12,0
800063e2:	c1 d0       	breq	8000641c <_vfprintf_r+0xe5c>
800063e4:	10 36       	cp.w	r6,r8
800063e6:	c0 64       	brge	800063f2 <_vfprintf_r+0xe32>
800063e8:	fa cb f9 44 	sub	r11,sp,-1724
800063ec:	f6 06 00 36 	add	r6,r11,r6<<0x3
800063f0:	c1 f8       	rjmp	8000642e <_vfprintf_r+0xe6e>
800063f2:	fa c8 f9 50 	sub	r8,sp,-1712
800063f6:	1a d8       	st.w	--sp,r8
800063f8:	fa c8 fa b8 	sub	r8,sp,-1352
800063fc:	1a d8       	st.w	--sp,r8
800063fe:	fa c8 fb b4 	sub	r8,sp,-1100
80006402:	1a d8       	st.w	--sp,r8
80006404:	fa c8 f9 40 	sub	r8,sp,-1728
80006408:	fa c9 ff b4 	sub	r9,sp,-76
8000640c:	04 9a       	mov	r10,r2
8000640e:	0c 9b       	mov	r11,r6
80006410:	08 9c       	mov	r12,r4
80006412:	fe b0 f7 41 	rcall	80005294 <get_arg>
80006416:	2f dd       	sub	sp,-12
80006418:	98 18       	ld.sh	r8,r12[0x2]
8000641a:	c2 68       	rjmp	80006466 <_vfprintf_r+0xea6>
8000641c:	ee ca ff ff 	sub	r10,r7,-1
80006420:	10 37       	cp.w	r7,r8
80006422:	c0 94       	brge	80006434 <_vfprintf_r+0xe74>
80006424:	fa c9 f9 44 	sub	r9,sp,-1724
80006428:	14 97       	mov	r7,r10
8000642a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000642e:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006432:	c1 a8       	rjmp	80006466 <_vfprintf_r+0xea6>
80006434:	41 09       	lddsp	r9,sp[0x40]
80006436:	59 f8       	cp.w	r8,31
80006438:	e0 89 00 13 	brgt	8000645e <_vfprintf_r+0xe9e>
8000643c:	f2 cb ff fc 	sub	r11,r9,-4
80006440:	51 0b       	stdsp	sp[0x40],r11
80006442:	72 09       	ld.w	r9,r9[0x0]
80006444:	fa c6 f9 44 	sub	r6,sp,-1724
80006448:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000644c:	2f f8       	sub	r8,-1
8000644e:	f7 49 fd 88 	st.w	r11[-632],r9
80006452:	fb 48 06 b4 	st.w	sp[1716],r8
80006456:	14 97       	mov	r7,r10
80006458:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000645c:	c0 58       	rjmp	80006466 <_vfprintf_r+0xea6>
8000645e:	92 18       	ld.sh	r8,r9[0x2]
80006460:	14 97       	mov	r7,r10
80006462:	2f c9       	sub	r9,-4
80006464:	51 09       	stdsp	sp[0x40],r9
80006466:	5c 78       	castu.h	r8
80006468:	50 18       	stdsp	sp[0x4],r8
8000646a:	c4 68       	rjmp	800064f6 <_vfprintf_r+0xf36>
8000646c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006470:	40 3c       	lddsp	r12,sp[0xc]
80006472:	58 0c       	cp.w	r12,0
80006474:	c1 d0       	breq	800064ae <_vfprintf_r+0xeee>
80006476:	10 36       	cp.w	r6,r8
80006478:	c0 64       	brge	80006484 <_vfprintf_r+0xec4>
8000647a:	fa cb f9 44 	sub	r11,sp,-1724
8000647e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006482:	c1 f8       	rjmp	800064c0 <_vfprintf_r+0xf00>
80006484:	fa c8 f9 50 	sub	r8,sp,-1712
80006488:	1a d8       	st.w	--sp,r8
8000648a:	fa c8 fa b8 	sub	r8,sp,-1352
8000648e:	0c 9b       	mov	r11,r6
80006490:	1a d8       	st.w	--sp,r8
80006492:	fa c8 fb b4 	sub	r8,sp,-1100
80006496:	04 9a       	mov	r10,r2
80006498:	1a d8       	st.w	--sp,r8
8000649a:	08 9c       	mov	r12,r4
8000649c:	fa c8 f9 40 	sub	r8,sp,-1728
800064a0:	fa c9 ff b4 	sub	r9,sp,-76
800064a4:	fe b0 f6 f8 	rcall	80005294 <get_arg>
800064a8:	2f dd       	sub	sp,-12
800064aa:	78 0b       	ld.w	r11,r12[0x0]
800064ac:	c2 48       	rjmp	800064f4 <_vfprintf_r+0xf34>
800064ae:	ee ca ff ff 	sub	r10,r7,-1
800064b2:	10 37       	cp.w	r7,r8
800064b4:	c0 94       	brge	800064c6 <_vfprintf_r+0xf06>
800064b6:	fa c9 f9 44 	sub	r9,sp,-1724
800064ba:	f2 06 00 36 	add	r6,r9,r6<<0x3
800064be:	14 97       	mov	r7,r10
800064c0:	ec fb fd 88 	ld.w	r11,r6[-632]
800064c4:	c1 88       	rjmp	800064f4 <_vfprintf_r+0xf34>
800064c6:	41 09       	lddsp	r9,sp[0x40]
800064c8:	59 f8       	cp.w	r8,31
800064ca:	e0 89 00 11 	brgt	800064ec <_vfprintf_r+0xf2c>
800064ce:	f2 cb ff fc 	sub	r11,r9,-4
800064d2:	51 0b       	stdsp	sp[0x40],r11
800064d4:	fa c6 f9 44 	sub	r6,sp,-1724
800064d8:	72 0b       	ld.w	r11,r9[0x0]
800064da:	ec 08 00 39 	add	r9,r6,r8<<0x3
800064de:	f3 4b fd 88 	st.w	r9[-632],r11
800064e2:	2f f8       	sub	r8,-1
800064e4:	14 97       	mov	r7,r10
800064e6:	fb 48 06 b4 	st.w	sp[1716],r8
800064ea:	c0 58       	rjmp	800064f4 <_vfprintf_r+0xf34>
800064ec:	72 0b       	ld.w	r11,r9[0x0]
800064ee:	14 97       	mov	r7,r10
800064f0:	2f c9       	sub	r9,-4
800064f2:	51 09       	stdsp	sp[0x40],r9
800064f4:	50 1b       	stdsp	sp[0x4],r11
800064f6:	30 0e       	mov	lr,0
800064f8:	50 0e       	stdsp	sp[0x0],lr
800064fa:	1c 98       	mov	r8,lr
800064fc:	e0 8f 02 fe 	bral	80006af8 <_vfprintf_r+0x1538>
80006500:	50 a7       	stdsp	sp[0x28],r7
80006502:	50 80       	stdsp	sp[0x20],r0
80006504:	0c 97       	mov	r7,r6
80006506:	04 94       	mov	r4,r2
80006508:	06 96       	mov	r6,r3
8000650a:	02 92       	mov	r2,r1
8000650c:	40 93       	lddsp	r3,sp[0x24]
8000650e:	40 41       	lddsp	r1,sp[0x10]
80006510:	0e 99       	mov	r9,r7
80006512:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006516:	40 3c       	lddsp	r12,sp[0xc]
80006518:	58 0c       	cp.w	r12,0
8000651a:	c1 d0       	breq	80006554 <_vfprintf_r+0xf94>
8000651c:	10 36       	cp.w	r6,r8
8000651e:	c0 64       	brge	8000652a <_vfprintf_r+0xf6a>
80006520:	fa cb f9 44 	sub	r11,sp,-1724
80006524:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006528:	c1 d8       	rjmp	80006562 <_vfprintf_r+0xfa2>
8000652a:	fa c8 f9 50 	sub	r8,sp,-1712
8000652e:	1a d8       	st.w	--sp,r8
80006530:	fa c8 fa b8 	sub	r8,sp,-1352
80006534:	1a d8       	st.w	--sp,r8
80006536:	fa c8 fb b4 	sub	r8,sp,-1100
8000653a:	1a d8       	st.w	--sp,r8
8000653c:	fa c9 ff b4 	sub	r9,sp,-76
80006540:	fa c8 f9 40 	sub	r8,sp,-1728
80006544:	04 9a       	mov	r10,r2
80006546:	0c 9b       	mov	r11,r6
80006548:	08 9c       	mov	r12,r4
8000654a:	fe b0 f6 a5 	rcall	80005294 <get_arg>
8000654e:	2f dd       	sub	sp,-12
80006550:	78 09       	ld.w	r9,r12[0x0]
80006552:	c2 18       	rjmp	80006594 <_vfprintf_r+0xfd4>
80006554:	2f f7       	sub	r7,-1
80006556:	10 39       	cp.w	r9,r8
80006558:	c0 84       	brge	80006568 <_vfprintf_r+0xfa8>
8000655a:	fa ca f9 44 	sub	r10,sp,-1724
8000655e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006562:	ec f9 fd 88 	ld.w	r9,r6[-632]
80006566:	c1 78       	rjmp	80006594 <_vfprintf_r+0xfd4>
80006568:	41 09       	lddsp	r9,sp[0x40]
8000656a:	59 f8       	cp.w	r8,31
8000656c:	e0 89 00 10 	brgt	8000658c <_vfprintf_r+0xfcc>
80006570:	f2 ca ff fc 	sub	r10,r9,-4
80006574:	51 0a       	stdsp	sp[0x40],r10
80006576:	fa c6 f9 44 	sub	r6,sp,-1724
8000657a:	72 09       	ld.w	r9,r9[0x0]
8000657c:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80006580:	f5 49 fd 88 	st.w	r10[-632],r9
80006584:	2f f8       	sub	r8,-1
80006586:	fb 48 06 b4 	st.w	sp[1716],r8
8000658a:	c0 58       	rjmp	80006594 <_vfprintf_r+0xfd4>
8000658c:	f2 c8 ff fc 	sub	r8,r9,-4
80006590:	51 08       	stdsp	sp[0x40],r8
80006592:	72 09       	ld.w	r9,r9[0x0]
80006594:	33 08       	mov	r8,48
80006596:	fb 68 06 b8 	st.b	sp[1720],r8
8000659a:	37 88       	mov	r8,120
8000659c:	30 0e       	mov	lr,0
8000659e:	fb 68 06 b9 	st.b	sp[1721],r8
800065a2:	fe cc b1 36 	sub	r12,pc,-20170
800065a6:	50 19       	stdsp	sp[0x4],r9
800065a8:	a1 b5       	sbr	r5,0x1
800065aa:	50 0e       	stdsp	sp[0x0],lr
800065ac:	50 dc       	stdsp	sp[0x34],r12
800065ae:	30 28       	mov	r8,2
800065b0:	37 80       	mov	r0,120
800065b2:	e0 8f 02 a3 	bral	80006af8 <_vfprintf_r+0x1538>
800065b6:	50 a7       	stdsp	sp[0x28],r7
800065b8:	50 80       	stdsp	sp[0x20],r0
800065ba:	10 90       	mov	r0,r8
800065bc:	30 08       	mov	r8,0
800065be:	fb 68 06 bb 	st.b	sp[1723],r8
800065c2:	0c 97       	mov	r7,r6
800065c4:	04 94       	mov	r4,r2
800065c6:	06 96       	mov	r6,r3
800065c8:	02 92       	mov	r2,r1
800065ca:	40 93       	lddsp	r3,sp[0x24]
800065cc:	40 41       	lddsp	r1,sp[0x10]
800065ce:	0e 99       	mov	r9,r7
800065d0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800065d4:	40 3b       	lddsp	r11,sp[0xc]
800065d6:	58 0b       	cp.w	r11,0
800065d8:	c1 d0       	breq	80006612 <_vfprintf_r+0x1052>
800065da:	10 36       	cp.w	r6,r8
800065dc:	c0 64       	brge	800065e8 <_vfprintf_r+0x1028>
800065de:	fa ca f9 44 	sub	r10,sp,-1724
800065e2:	f4 06 00 36 	add	r6,r10,r6<<0x3
800065e6:	c1 d8       	rjmp	80006620 <_vfprintf_r+0x1060>
800065e8:	fa c8 f9 50 	sub	r8,sp,-1712
800065ec:	1a d8       	st.w	--sp,r8
800065ee:	fa c8 fa b8 	sub	r8,sp,-1352
800065f2:	1a d8       	st.w	--sp,r8
800065f4:	fa c8 fb b4 	sub	r8,sp,-1100
800065f8:	0c 9b       	mov	r11,r6
800065fa:	1a d8       	st.w	--sp,r8
800065fc:	04 9a       	mov	r10,r2
800065fe:	fa c8 f9 40 	sub	r8,sp,-1728
80006602:	fa c9 ff b4 	sub	r9,sp,-76
80006606:	08 9c       	mov	r12,r4
80006608:	fe b0 f6 46 	rcall	80005294 <get_arg>
8000660c:	2f dd       	sub	sp,-12
8000660e:	78 06       	ld.w	r6,r12[0x0]
80006610:	c2 08       	rjmp	80006650 <_vfprintf_r+0x1090>
80006612:	2f f7       	sub	r7,-1
80006614:	10 39       	cp.w	r9,r8
80006616:	c0 84       	brge	80006626 <_vfprintf_r+0x1066>
80006618:	fa c9 f9 44 	sub	r9,sp,-1724
8000661c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006620:	ec f6 fd 88 	ld.w	r6,r6[-632]
80006624:	c1 68       	rjmp	80006650 <_vfprintf_r+0x1090>
80006626:	41 09       	lddsp	r9,sp[0x40]
80006628:	59 f8       	cp.w	r8,31
8000662a:	e0 89 00 10 	brgt	8000664a <_vfprintf_r+0x108a>
8000662e:	f2 ca ff fc 	sub	r10,r9,-4
80006632:	51 0a       	stdsp	sp[0x40],r10
80006634:	72 06       	ld.w	r6,r9[0x0]
80006636:	fa ce f9 44 	sub	lr,sp,-1724
8000663a:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000663e:	f3 46 fd 88 	st.w	r9[-632],r6
80006642:	2f f8       	sub	r8,-1
80006644:	fb 48 06 b4 	st.w	sp[1716],r8
80006648:	c0 48       	rjmp	80006650 <_vfprintf_r+0x1090>
8000664a:	72 06       	ld.w	r6,r9[0x0]
8000664c:	2f c9       	sub	r9,-4
8000664e:	51 09       	stdsp	sp[0x40],r9
80006650:	40 2c       	lddsp	r12,sp[0x8]
80006652:	58 0c       	cp.w	r12,0
80006654:	c1 05       	brlt	80006674 <_vfprintf_r+0x10b4>
80006656:	18 9a       	mov	r10,r12
80006658:	30 0b       	mov	r11,0
8000665a:	0c 9c       	mov	r12,r6
8000665c:	e0 a0 14 50 	rcall	80008efc <memchr>
80006660:	e0 80 02 df 	breq	80006c1e <_vfprintf_r+0x165e>
80006664:	f8 06 01 02 	sub	r2,r12,r6
80006668:	40 2b       	lddsp	r11,sp[0x8]
8000666a:	16 32       	cp.w	r2,r11
8000666c:	e0 89 02 d9 	brgt	80006c1e <_vfprintf_r+0x165e>
80006670:	e0 8f 02 d4 	bral	80006c18 <_vfprintf_r+0x1658>
80006674:	30 0a       	mov	r10,0
80006676:	0c 9c       	mov	r12,r6
80006678:	50 2a       	stdsp	sp[0x8],r10
8000667a:	e0 a0 19 23 	rcall	800098c0 <strlen>
8000667e:	18 92       	mov	r2,r12
80006680:	e0 8f 02 d2 	bral	80006c24 <_vfprintf_r+0x1664>
80006684:	50 a7       	stdsp	sp[0x28],r7
80006686:	50 80       	stdsp	sp[0x20],r0
80006688:	0c 97       	mov	r7,r6
8000668a:	04 94       	mov	r4,r2
8000668c:	06 96       	mov	r6,r3
8000668e:	02 92       	mov	r2,r1
80006690:	40 93       	lddsp	r3,sp[0x24]
80006692:	10 90       	mov	r0,r8
80006694:	40 41       	lddsp	r1,sp[0x10]
80006696:	a5 a5       	sbr	r5,0x4
80006698:	c0 a8       	rjmp	800066ac <_vfprintf_r+0x10ec>
8000669a:	50 a7       	stdsp	sp[0x28],r7
8000669c:	50 80       	stdsp	sp[0x20],r0
8000669e:	0c 97       	mov	r7,r6
800066a0:	04 94       	mov	r4,r2
800066a2:	06 96       	mov	r6,r3
800066a4:	02 92       	mov	r2,r1
800066a6:	40 93       	lddsp	r3,sp[0x24]
800066a8:	10 90       	mov	r0,r8
800066aa:	40 41       	lddsp	r1,sp[0x10]
800066ac:	ed b5 00 05 	bld	r5,0x5
800066b0:	c5 61       	brne	8000675c <_vfprintf_r+0x119c>
800066b2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800066b6:	40 39       	lddsp	r9,sp[0xc]
800066b8:	58 09       	cp.w	r9,0
800066ba:	c2 10       	breq	800066fc <_vfprintf_r+0x113c>
800066bc:	10 36       	cp.w	r6,r8
800066be:	c0 74       	brge	800066cc <_vfprintf_r+0x110c>
800066c0:	fa c8 f9 44 	sub	r8,sp,-1724
800066c4:	f0 06 00 36 	add	r6,r8,r6<<0x3
800066c8:	c2 38       	rjmp	8000670e <_vfprintf_r+0x114e>
800066ca:	d7 03       	nop
800066cc:	fa c8 f9 50 	sub	r8,sp,-1712
800066d0:	1a d8       	st.w	--sp,r8
800066d2:	fa c8 fa b8 	sub	r8,sp,-1352
800066d6:	1a d8       	st.w	--sp,r8
800066d8:	fa c8 fb b4 	sub	r8,sp,-1100
800066dc:	1a d8       	st.w	--sp,r8
800066de:	fa c8 f9 40 	sub	r8,sp,-1728
800066e2:	fa c9 ff b4 	sub	r9,sp,-76
800066e6:	04 9a       	mov	r10,r2
800066e8:	0c 9b       	mov	r11,r6
800066ea:	08 9c       	mov	r12,r4
800066ec:	fe b0 f5 d4 	rcall	80005294 <get_arg>
800066f0:	2f dd       	sub	sp,-12
800066f2:	f8 e8 00 00 	ld.d	r8,r12[0]
800066f6:	fa e9 00 00 	st.d	sp[0],r8
800066fa:	c2 e8       	rjmp	80006756 <_vfprintf_r+0x1196>
800066fc:	ee ca ff ff 	sub	r10,r7,-1
80006700:	10 37       	cp.w	r7,r8
80006702:	c0 b4       	brge	80006718 <_vfprintf_r+0x1158>
80006704:	fa c8 f9 44 	sub	r8,sp,-1724
80006708:	14 97       	mov	r7,r10
8000670a:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000670e:	ec ea fd 88 	ld.d	r10,r6[-632]
80006712:	fa eb 00 00 	st.d	sp[0],r10
80006716:	c2 08       	rjmp	80006756 <_vfprintf_r+0x1196>
80006718:	41 09       	lddsp	r9,sp[0x40]
8000671a:	59 f8       	cp.w	r8,31
8000671c:	e0 89 00 16 	brgt	80006748 <_vfprintf_r+0x1188>
80006720:	f2 e6 00 00 	ld.d	r6,r9[0]
80006724:	f2 cb ff f8 	sub	r11,r9,-8
80006728:	fa e7 00 00 	st.d	sp[0],r6
8000672c:	51 0b       	stdsp	sp[0x40],r11
8000672e:	fa c6 f9 44 	sub	r6,sp,-1724
80006732:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006736:	fa e6 00 00 	ld.d	r6,sp[0]
8000673a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000673e:	2f f8       	sub	r8,-1
80006740:	14 97       	mov	r7,r10
80006742:	fb 48 06 b4 	st.w	sp[1716],r8
80006746:	c0 88       	rjmp	80006756 <_vfprintf_r+0x1196>
80006748:	f2 e6 00 00 	ld.d	r6,r9[0]
8000674c:	2f 89       	sub	r9,-8
8000674e:	fa e7 00 00 	st.d	sp[0],r6
80006752:	51 09       	stdsp	sp[0x40],r9
80006754:	14 97       	mov	r7,r10
80006756:	30 18       	mov	r8,1
80006758:	e0 8f 01 d0 	bral	80006af8 <_vfprintf_r+0x1538>
8000675c:	ed b5 00 04 	bld	r5,0x4
80006760:	c1 61       	brne	8000678c <_vfprintf_r+0x11cc>
80006762:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006766:	40 3e       	lddsp	lr,sp[0xc]
80006768:	58 0e       	cp.w	lr,0
8000676a:	c0 80       	breq	8000677a <_vfprintf_r+0x11ba>
8000676c:	10 36       	cp.w	r6,r8
8000676e:	c6 74       	brge	8000683c <_vfprintf_r+0x127c>
80006770:	fa cc f9 44 	sub	r12,sp,-1724
80006774:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006778:	c8 08       	rjmp	80006878 <_vfprintf_r+0x12b8>
8000677a:	ee ca ff ff 	sub	r10,r7,-1
8000677e:	10 37       	cp.w	r7,r8
80006780:	c7 f4       	brge	8000687e <_vfprintf_r+0x12be>
80006782:	fa cb f9 44 	sub	r11,sp,-1724
80006786:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000678a:	c7 68       	rjmp	80006876 <_vfprintf_r+0x12b6>
8000678c:	ed b5 00 06 	bld	r5,0x6
80006790:	c4 a1       	brne	80006824 <_vfprintf_r+0x1264>
80006792:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006796:	40 3c       	lddsp	r12,sp[0xc]
80006798:	58 0c       	cp.w	r12,0
8000679a:	c1 d0       	breq	800067d4 <_vfprintf_r+0x1214>
8000679c:	10 36       	cp.w	r6,r8
8000679e:	c0 64       	brge	800067aa <_vfprintf_r+0x11ea>
800067a0:	fa cb f9 44 	sub	r11,sp,-1724
800067a4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800067a8:	c1 f8       	rjmp	800067e6 <_vfprintf_r+0x1226>
800067aa:	fa c8 f9 50 	sub	r8,sp,-1712
800067ae:	1a d8       	st.w	--sp,r8
800067b0:	fa c8 fa b8 	sub	r8,sp,-1352
800067b4:	1a d8       	st.w	--sp,r8
800067b6:	fa c8 fb b4 	sub	r8,sp,-1100
800067ba:	1a d8       	st.w	--sp,r8
800067bc:	fa c8 f9 40 	sub	r8,sp,-1728
800067c0:	fa c9 ff b4 	sub	r9,sp,-76
800067c4:	04 9a       	mov	r10,r2
800067c6:	0c 9b       	mov	r11,r6
800067c8:	08 9c       	mov	r12,r4
800067ca:	fe b0 f5 65 	rcall	80005294 <get_arg>
800067ce:	2f dd       	sub	sp,-12
800067d0:	98 18       	ld.sh	r8,r12[0x2]
800067d2:	c2 68       	rjmp	8000681e <_vfprintf_r+0x125e>
800067d4:	ee ca ff ff 	sub	r10,r7,-1
800067d8:	10 37       	cp.w	r7,r8
800067da:	c0 94       	brge	800067ec <_vfprintf_r+0x122c>
800067dc:	fa c9 f9 44 	sub	r9,sp,-1724
800067e0:	14 97       	mov	r7,r10
800067e2:	f2 06 00 36 	add	r6,r9,r6<<0x3
800067e6:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800067ea:	c1 a8       	rjmp	8000681e <_vfprintf_r+0x125e>
800067ec:	41 09       	lddsp	r9,sp[0x40]
800067ee:	59 f8       	cp.w	r8,31
800067f0:	e0 89 00 13 	brgt	80006816 <_vfprintf_r+0x1256>
800067f4:	f2 cb ff fc 	sub	r11,r9,-4
800067f8:	51 0b       	stdsp	sp[0x40],r11
800067fa:	72 09       	ld.w	r9,r9[0x0]
800067fc:	fa c6 f9 44 	sub	r6,sp,-1724
80006800:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006804:	2f f8       	sub	r8,-1
80006806:	f7 49 fd 88 	st.w	r11[-632],r9
8000680a:	fb 48 06 b4 	st.w	sp[1716],r8
8000680e:	14 97       	mov	r7,r10
80006810:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006814:	c0 58       	rjmp	8000681e <_vfprintf_r+0x125e>
80006816:	92 18       	ld.sh	r8,r9[0x2]
80006818:	14 97       	mov	r7,r10
8000681a:	2f c9       	sub	r9,-4
8000681c:	51 09       	stdsp	sp[0x40],r9
8000681e:	5c 78       	castu.h	r8
80006820:	50 18       	stdsp	sp[0x4],r8
80006822:	c4 68       	rjmp	800068ae <_vfprintf_r+0x12ee>
80006824:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006828:	40 3c       	lddsp	r12,sp[0xc]
8000682a:	58 0c       	cp.w	r12,0
8000682c:	c1 d0       	breq	80006866 <_vfprintf_r+0x12a6>
8000682e:	10 36       	cp.w	r6,r8
80006830:	c0 64       	brge	8000683c <_vfprintf_r+0x127c>
80006832:	fa cb f9 44 	sub	r11,sp,-1724
80006836:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000683a:	c1 f8       	rjmp	80006878 <_vfprintf_r+0x12b8>
8000683c:	fa c8 f9 50 	sub	r8,sp,-1712
80006840:	1a d8       	st.w	--sp,r8
80006842:	fa c8 fa b8 	sub	r8,sp,-1352
80006846:	0c 9b       	mov	r11,r6
80006848:	1a d8       	st.w	--sp,r8
8000684a:	fa c8 fb b4 	sub	r8,sp,-1100
8000684e:	04 9a       	mov	r10,r2
80006850:	1a d8       	st.w	--sp,r8
80006852:	08 9c       	mov	r12,r4
80006854:	fa c8 f9 40 	sub	r8,sp,-1728
80006858:	fa c9 ff b4 	sub	r9,sp,-76
8000685c:	fe b0 f5 1c 	rcall	80005294 <get_arg>
80006860:	2f dd       	sub	sp,-12
80006862:	78 0b       	ld.w	r11,r12[0x0]
80006864:	c2 48       	rjmp	800068ac <_vfprintf_r+0x12ec>
80006866:	ee ca ff ff 	sub	r10,r7,-1
8000686a:	10 37       	cp.w	r7,r8
8000686c:	c0 94       	brge	8000687e <_vfprintf_r+0x12be>
8000686e:	fa c9 f9 44 	sub	r9,sp,-1724
80006872:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006876:	14 97       	mov	r7,r10
80006878:	ec fb fd 88 	ld.w	r11,r6[-632]
8000687c:	c1 88       	rjmp	800068ac <_vfprintf_r+0x12ec>
8000687e:	41 09       	lddsp	r9,sp[0x40]
80006880:	59 f8       	cp.w	r8,31
80006882:	e0 89 00 11 	brgt	800068a4 <_vfprintf_r+0x12e4>
80006886:	f2 cb ff fc 	sub	r11,r9,-4
8000688a:	51 0b       	stdsp	sp[0x40],r11
8000688c:	fa c6 f9 44 	sub	r6,sp,-1724
80006890:	72 0b       	ld.w	r11,r9[0x0]
80006892:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006896:	f3 4b fd 88 	st.w	r9[-632],r11
8000689a:	2f f8       	sub	r8,-1
8000689c:	14 97       	mov	r7,r10
8000689e:	fb 48 06 b4 	st.w	sp[1716],r8
800068a2:	c0 58       	rjmp	800068ac <_vfprintf_r+0x12ec>
800068a4:	72 0b       	ld.w	r11,r9[0x0]
800068a6:	14 97       	mov	r7,r10
800068a8:	2f c9       	sub	r9,-4
800068aa:	51 09       	stdsp	sp[0x40],r9
800068ac:	50 1b       	stdsp	sp[0x4],r11
800068ae:	30 0e       	mov	lr,0
800068b0:	30 18       	mov	r8,1
800068b2:	50 0e       	stdsp	sp[0x0],lr
800068b4:	c2 29       	rjmp	80006af8 <_vfprintf_r+0x1538>
800068b6:	50 a7       	stdsp	sp[0x28],r7
800068b8:	50 80       	stdsp	sp[0x20],r0
800068ba:	0c 97       	mov	r7,r6
800068bc:	04 94       	mov	r4,r2
800068be:	06 96       	mov	r6,r3
800068c0:	02 92       	mov	r2,r1
800068c2:	fe cc b4 56 	sub	r12,pc,-19370
800068c6:	40 93       	lddsp	r3,sp[0x24]
800068c8:	10 90       	mov	r0,r8
800068ca:	40 41       	lddsp	r1,sp[0x10]
800068cc:	50 dc       	stdsp	sp[0x34],r12
800068ce:	ed b5 00 05 	bld	r5,0x5
800068d2:	c5 51       	brne	8000697c <_vfprintf_r+0x13bc>
800068d4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800068d8:	40 3b       	lddsp	r11,sp[0xc]
800068da:	58 0b       	cp.w	r11,0
800068dc:	c2 20       	breq	80006920 <_vfprintf_r+0x1360>
800068de:	10 36       	cp.w	r6,r8
800068e0:	c0 a4       	brge	800068f4 <_vfprintf_r+0x1334>
800068e2:	fa ca f9 44 	sub	r10,sp,-1724
800068e6:	f4 06 00 36 	add	r6,r10,r6<<0x3
800068ea:	ec e8 fd 88 	ld.d	r8,r6[-632]
800068ee:	fa e9 00 00 	st.d	sp[0],r8
800068f2:	cf 28       	rjmp	80006ad6 <_vfprintf_r+0x1516>
800068f4:	fa c8 f9 50 	sub	r8,sp,-1712
800068f8:	1a d8       	st.w	--sp,r8
800068fa:	fa c8 fa b8 	sub	r8,sp,-1352
800068fe:	04 9a       	mov	r10,r2
80006900:	1a d8       	st.w	--sp,r8
80006902:	0c 9b       	mov	r11,r6
80006904:	fa c8 fb b4 	sub	r8,sp,-1100
80006908:	08 9c       	mov	r12,r4
8000690a:	1a d8       	st.w	--sp,r8
8000690c:	fa c8 f9 40 	sub	r8,sp,-1728
80006910:	fa c9 ff b4 	sub	r9,sp,-76
80006914:	fe b0 f4 c0 	rcall	80005294 <get_arg>
80006918:	2f dd       	sub	sp,-12
8000691a:	f8 ea 00 00 	ld.d	r10,r12[0]
8000691e:	c0 c8       	rjmp	80006936 <_vfprintf_r+0x1376>
80006920:	ee ca ff ff 	sub	r10,r7,-1
80006924:	10 37       	cp.w	r7,r8
80006926:	c0 b4       	brge	8000693c <_vfprintf_r+0x137c>
80006928:	fa c9 f9 44 	sub	r9,sp,-1724
8000692c:	14 97       	mov	r7,r10
8000692e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006932:	ec ea fd 88 	ld.d	r10,r6[-632]
80006936:	fa eb 00 00 	st.d	sp[0],r10
8000693a:	cc e8       	rjmp	80006ad6 <_vfprintf_r+0x1516>
8000693c:	41 09       	lddsp	r9,sp[0x40]
8000693e:	59 f8       	cp.w	r8,31
80006940:	e0 89 00 16 	brgt	8000696c <_vfprintf_r+0x13ac>
80006944:	f2 e6 00 00 	ld.d	r6,r9[0]
80006948:	f2 cb ff f8 	sub	r11,r9,-8
8000694c:	fa e7 00 00 	st.d	sp[0],r6
80006950:	51 0b       	stdsp	sp[0x40],r11
80006952:	fa c6 f9 44 	sub	r6,sp,-1724
80006956:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000695a:	fa e6 00 00 	ld.d	r6,sp[0]
8000695e:	f2 e7 fd 88 	st.d	r9[-632],r6
80006962:	2f f8       	sub	r8,-1
80006964:	14 97       	mov	r7,r10
80006966:	fb 48 06 b4 	st.w	sp[1716],r8
8000696a:	cb 68       	rjmp	80006ad6 <_vfprintf_r+0x1516>
8000696c:	f2 e6 00 00 	ld.d	r6,r9[0]
80006970:	2f 89       	sub	r9,-8
80006972:	fa e7 00 00 	st.d	sp[0],r6
80006976:	51 09       	stdsp	sp[0x40],r9
80006978:	14 97       	mov	r7,r10
8000697a:	ca e8       	rjmp	80006ad6 <_vfprintf_r+0x1516>
8000697c:	ed b5 00 04 	bld	r5,0x4
80006980:	c1 71       	brne	800069ae <_vfprintf_r+0x13ee>
80006982:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006986:	40 3e       	lddsp	lr,sp[0xc]
80006988:	58 0e       	cp.w	lr,0
8000698a:	c0 80       	breq	8000699a <_vfprintf_r+0x13da>
8000698c:	10 36       	cp.w	r6,r8
8000698e:	c6 94       	brge	80006a60 <_vfprintf_r+0x14a0>
80006990:	fa cc f9 44 	sub	r12,sp,-1724
80006994:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006998:	c8 28       	rjmp	80006a9c <_vfprintf_r+0x14dc>
8000699a:	ee ca ff ff 	sub	r10,r7,-1
8000699e:	10 37       	cp.w	r7,r8
800069a0:	e0 84 00 81 	brge	80006aa2 <_vfprintf_r+0x14e2>
800069a4:	fa cb f9 44 	sub	r11,sp,-1724
800069a8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800069ac:	c7 78       	rjmp	80006a9a <_vfprintf_r+0x14da>
800069ae:	ed b5 00 06 	bld	r5,0x6
800069b2:	c4 b1       	brne	80006a48 <_vfprintf_r+0x1488>
800069b4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800069b8:	40 3c       	lddsp	r12,sp[0xc]
800069ba:	58 0c       	cp.w	r12,0
800069bc:	c1 d0       	breq	800069f6 <_vfprintf_r+0x1436>
800069be:	10 36       	cp.w	r6,r8
800069c0:	c0 64       	brge	800069cc <_vfprintf_r+0x140c>
800069c2:	fa cb f9 44 	sub	r11,sp,-1724
800069c6:	f6 06 00 36 	add	r6,r11,r6<<0x3
800069ca:	c1 f8       	rjmp	80006a08 <_vfprintf_r+0x1448>
800069cc:	fa c8 f9 50 	sub	r8,sp,-1712
800069d0:	1a d8       	st.w	--sp,r8
800069d2:	fa c8 fa b8 	sub	r8,sp,-1352
800069d6:	1a d8       	st.w	--sp,r8
800069d8:	fa c8 fb b4 	sub	r8,sp,-1100
800069dc:	1a d8       	st.w	--sp,r8
800069de:	fa c8 f9 40 	sub	r8,sp,-1728
800069e2:	fa c9 ff b4 	sub	r9,sp,-76
800069e6:	04 9a       	mov	r10,r2
800069e8:	0c 9b       	mov	r11,r6
800069ea:	08 9c       	mov	r12,r4
800069ec:	fe b0 f4 54 	rcall	80005294 <get_arg>
800069f0:	2f dd       	sub	sp,-12
800069f2:	98 18       	ld.sh	r8,r12[0x2]
800069f4:	c2 78       	rjmp	80006a42 <_vfprintf_r+0x1482>
800069f6:	ee ca ff ff 	sub	r10,r7,-1
800069fa:	10 37       	cp.w	r7,r8
800069fc:	c0 a4       	brge	80006a10 <_vfprintf_r+0x1450>
800069fe:	fa c9 f9 44 	sub	r9,sp,-1724
80006a02:	14 97       	mov	r7,r10
80006a04:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006a08:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006a0c:	c1 b8       	rjmp	80006a42 <_vfprintf_r+0x1482>
80006a0e:	d7 03       	nop
80006a10:	41 09       	lddsp	r9,sp[0x40]
80006a12:	59 f8       	cp.w	r8,31
80006a14:	e0 89 00 13 	brgt	80006a3a <_vfprintf_r+0x147a>
80006a18:	f2 cb ff fc 	sub	r11,r9,-4
80006a1c:	51 0b       	stdsp	sp[0x40],r11
80006a1e:	72 09       	ld.w	r9,r9[0x0]
80006a20:	fa c6 f9 44 	sub	r6,sp,-1724
80006a24:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006a28:	2f f8       	sub	r8,-1
80006a2a:	f7 49 fd 88 	st.w	r11[-632],r9
80006a2e:	fb 48 06 b4 	st.w	sp[1716],r8
80006a32:	14 97       	mov	r7,r10
80006a34:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006a38:	c0 58       	rjmp	80006a42 <_vfprintf_r+0x1482>
80006a3a:	92 18       	ld.sh	r8,r9[0x2]
80006a3c:	14 97       	mov	r7,r10
80006a3e:	2f c9       	sub	r9,-4
80006a40:	51 09       	stdsp	sp[0x40],r9
80006a42:	5c 78       	castu.h	r8
80006a44:	50 18       	stdsp	sp[0x4],r8
80006a46:	c4 68       	rjmp	80006ad2 <_vfprintf_r+0x1512>
80006a48:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006a4c:	40 3c       	lddsp	r12,sp[0xc]
80006a4e:	58 0c       	cp.w	r12,0
80006a50:	c1 d0       	breq	80006a8a <_vfprintf_r+0x14ca>
80006a52:	10 36       	cp.w	r6,r8
80006a54:	c0 64       	brge	80006a60 <_vfprintf_r+0x14a0>
80006a56:	fa cb f9 44 	sub	r11,sp,-1724
80006a5a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006a5e:	c1 f8       	rjmp	80006a9c <_vfprintf_r+0x14dc>
80006a60:	fa c8 f9 50 	sub	r8,sp,-1712
80006a64:	1a d8       	st.w	--sp,r8
80006a66:	fa c8 fa b8 	sub	r8,sp,-1352
80006a6a:	0c 9b       	mov	r11,r6
80006a6c:	1a d8       	st.w	--sp,r8
80006a6e:	fa c8 fb b4 	sub	r8,sp,-1100
80006a72:	04 9a       	mov	r10,r2
80006a74:	1a d8       	st.w	--sp,r8
80006a76:	08 9c       	mov	r12,r4
80006a78:	fa c8 f9 40 	sub	r8,sp,-1728
80006a7c:	fa c9 ff b4 	sub	r9,sp,-76
80006a80:	fe b0 f4 0a 	rcall	80005294 <get_arg>
80006a84:	2f dd       	sub	sp,-12
80006a86:	78 0b       	ld.w	r11,r12[0x0]
80006a88:	c2 48       	rjmp	80006ad0 <_vfprintf_r+0x1510>
80006a8a:	ee ca ff ff 	sub	r10,r7,-1
80006a8e:	10 37       	cp.w	r7,r8
80006a90:	c0 94       	brge	80006aa2 <_vfprintf_r+0x14e2>
80006a92:	fa c9 f9 44 	sub	r9,sp,-1724
80006a96:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006a9a:	14 97       	mov	r7,r10
80006a9c:	ec fb fd 88 	ld.w	r11,r6[-632]
80006aa0:	c1 88       	rjmp	80006ad0 <_vfprintf_r+0x1510>
80006aa2:	41 09       	lddsp	r9,sp[0x40]
80006aa4:	59 f8       	cp.w	r8,31
80006aa6:	e0 89 00 11 	brgt	80006ac8 <_vfprintf_r+0x1508>
80006aaa:	f2 cb ff fc 	sub	r11,r9,-4
80006aae:	51 0b       	stdsp	sp[0x40],r11
80006ab0:	fa c6 f9 44 	sub	r6,sp,-1724
80006ab4:	72 0b       	ld.w	r11,r9[0x0]
80006ab6:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006aba:	f3 4b fd 88 	st.w	r9[-632],r11
80006abe:	2f f8       	sub	r8,-1
80006ac0:	14 97       	mov	r7,r10
80006ac2:	fb 48 06 b4 	st.w	sp[1716],r8
80006ac6:	c0 58       	rjmp	80006ad0 <_vfprintf_r+0x1510>
80006ac8:	72 0b       	ld.w	r11,r9[0x0]
80006aca:	14 97       	mov	r7,r10
80006acc:	2f c9       	sub	r9,-4
80006ace:	51 09       	stdsp	sp[0x40],r9
80006ad0:	50 1b       	stdsp	sp[0x4],r11
80006ad2:	30 0e       	mov	lr,0
80006ad4:	50 0e       	stdsp	sp[0x0],lr
80006ad6:	40 08       	lddsp	r8,sp[0x0]
80006ad8:	40 1c       	lddsp	r12,sp[0x4]
80006ada:	18 48       	or	r8,r12
80006adc:	5f 19       	srne	r9
80006ade:	0a 98       	mov	r8,r5
80006ae0:	eb e9 00 09 	and	r9,r5,r9
80006ae4:	a1 b8       	sbr	r8,0x1
80006ae6:	58 09       	cp.w	r9,0
80006ae8:	c0 70       	breq	80006af6 <_vfprintf_r+0x1536>
80006aea:	10 95       	mov	r5,r8
80006aec:	fb 60 06 b9 	st.b	sp[1721],r0
80006af0:	33 08       	mov	r8,48
80006af2:	fb 68 06 b8 	st.b	sp[1720],r8
80006af6:	30 28       	mov	r8,2
80006af8:	30 09       	mov	r9,0
80006afa:	fb 69 06 bb 	st.b	sp[1723],r9
80006afe:	0a 99       	mov	r9,r5
80006b00:	a7 d9       	cbr	r9,0x7
80006b02:	40 2b       	lddsp	r11,sp[0x8]
80006b04:	40 16       	lddsp	r6,sp[0x4]
80006b06:	58 0b       	cp.w	r11,0
80006b08:	5f 1a       	srne	r10
80006b0a:	f2 05 17 40 	movge	r5,r9
80006b0e:	fa c2 f9 78 	sub	r2,sp,-1672
80006b12:	40 09       	lddsp	r9,sp[0x0]
80006b14:	0c 49       	or	r9,r6
80006b16:	5f 19       	srne	r9
80006b18:	f5 e9 10 09 	or	r9,r10,r9
80006b1c:	c5 c0       	breq	80006bd4 <_vfprintf_r+0x1614>
80006b1e:	30 19       	mov	r9,1
80006b20:	f2 08 18 00 	cp.b	r8,r9
80006b24:	c0 60       	breq	80006b30 <_vfprintf_r+0x1570>
80006b26:	30 29       	mov	r9,2
80006b28:	f2 08 18 00 	cp.b	r8,r9
80006b2c:	c0 41       	brne	80006b34 <_vfprintf_r+0x1574>
80006b2e:	c3 c8       	rjmp	80006ba6 <_vfprintf_r+0x15e6>
80006b30:	04 96       	mov	r6,r2
80006b32:	c3 08       	rjmp	80006b92 <_vfprintf_r+0x15d2>
80006b34:	04 96       	mov	r6,r2
80006b36:	fa e8 00 00 	ld.d	r8,sp[0]
80006b3a:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80006b3e:	2d 0a       	sub	r10,-48
80006b40:	0c fa       	st.b	--r6,r10
80006b42:	f0 0b 16 03 	lsr	r11,r8,0x3
80006b46:	f2 0c 16 03 	lsr	r12,r9,0x3
80006b4a:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80006b4e:	18 99       	mov	r9,r12
80006b50:	16 98       	mov	r8,r11
80006b52:	58 08       	cp.w	r8,0
80006b54:	5c 29       	cpc	r9
80006b56:	cf 21       	brne	80006b3a <_vfprintf_r+0x157a>
80006b58:	fa e9 00 00 	st.d	sp[0],r8
80006b5c:	ed b5 00 00 	bld	r5,0x0
80006b60:	c4 51       	brne	80006bea <_vfprintf_r+0x162a>
80006b62:	33 09       	mov	r9,48
80006b64:	f2 0a 18 00 	cp.b	r10,r9
80006b68:	c4 10       	breq	80006bea <_vfprintf_r+0x162a>
80006b6a:	0c f9       	st.b	--r6,r9
80006b6c:	c3 f8       	rjmp	80006bea <_vfprintf_r+0x162a>
80006b6e:	fa ea 00 00 	ld.d	r10,sp[0]
80006b72:	30 a8       	mov	r8,10
80006b74:	30 09       	mov	r9,0
80006b76:	e0 a0 1e 21 	rcall	8000a7b8 <__avr32_umod64>
80006b7a:	30 a8       	mov	r8,10
80006b7c:	2d 0a       	sub	r10,-48
80006b7e:	30 09       	mov	r9,0
80006b80:	ac 8a       	st.b	r6[0x0],r10
80006b82:	fa ea 00 00 	ld.d	r10,sp[0]
80006b86:	e0 a0 1c e7 	rcall	8000a554 <__avr32_udiv64>
80006b8a:	16 99       	mov	r9,r11
80006b8c:	14 98       	mov	r8,r10
80006b8e:	fa e9 00 00 	st.d	sp[0],r8
80006b92:	20 16       	sub	r6,1
80006b94:	fa ea 00 00 	ld.d	r10,sp[0]
80006b98:	58 9a       	cp.w	r10,9
80006b9a:	5c 2b       	cpc	r11
80006b9c:	fe 9b ff e9 	brhi	80006b6e <_vfprintf_r+0x15ae>
80006ba0:	1b f8       	ld.ub	r8,sp[0x7]
80006ba2:	2d 08       	sub	r8,-48
80006ba4:	c2 08       	rjmp	80006be4 <_vfprintf_r+0x1624>
80006ba6:	04 96       	mov	r6,r2
80006ba8:	fa e8 00 00 	ld.d	r8,sp[0]
80006bac:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80006bb0:	40 de       	lddsp	lr,sp[0x34]
80006bb2:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80006bb6:	0c fa       	st.b	--r6,r10
80006bb8:	f2 0b 16 04 	lsr	r11,r9,0x4
80006bbc:	f0 0a 16 04 	lsr	r10,r8,0x4
80006bc0:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80006bc4:	16 99       	mov	r9,r11
80006bc6:	14 98       	mov	r8,r10
80006bc8:	58 08       	cp.w	r8,0
80006bca:	5c 29       	cpc	r9
80006bcc:	cf 01       	brne	80006bac <_vfprintf_r+0x15ec>
80006bce:	fa e9 00 00 	st.d	sp[0],r8
80006bd2:	c0 c8       	rjmp	80006bea <_vfprintf_r+0x162a>
80006bd4:	58 08       	cp.w	r8,0
80006bd6:	c0 91       	brne	80006be8 <_vfprintf_r+0x1628>
80006bd8:	ed b5 00 00 	bld	r5,0x0
80006bdc:	c0 61       	brne	80006be8 <_vfprintf_r+0x1628>
80006bde:	fa c6 f9 79 	sub	r6,sp,-1671
80006be2:	33 08       	mov	r8,48
80006be4:	ac 88       	st.b	r6[0x0],r8
80006be6:	c0 28       	rjmp	80006bea <_vfprintf_r+0x162a>
80006be8:	04 96       	mov	r6,r2
80006bea:	0c 12       	sub	r2,r6
80006bec:	c1 c8       	rjmp	80006c24 <_vfprintf_r+0x1664>
80006bee:	50 a7       	stdsp	sp[0x28],r7
80006bf0:	50 80       	stdsp	sp[0x20],r0
80006bf2:	40 93       	lddsp	r3,sp[0x24]
80006bf4:	0c 97       	mov	r7,r6
80006bf6:	10 90       	mov	r0,r8
80006bf8:	04 94       	mov	r4,r2
80006bfa:	40 41       	lddsp	r1,sp[0x10]
80006bfc:	58 08       	cp.w	r8,0
80006bfe:	e0 80 04 4f 	breq	8000749c <_vfprintf_r+0x1edc>
80006c02:	fb 68 06 60 	st.b	sp[1632],r8
80006c06:	30 0c       	mov	r12,0
80006c08:	30 08       	mov	r8,0
80006c0a:	30 12       	mov	r2,1
80006c0c:	fb 68 06 bb 	st.b	sp[1723],r8
80006c10:	50 2c       	stdsp	sp[0x8],r12
80006c12:	fa c6 f9 a0 	sub	r6,sp,-1632
80006c16:	c0 78       	rjmp	80006c24 <_vfprintf_r+0x1664>
80006c18:	30 0b       	mov	r11,0
80006c1a:	50 2b       	stdsp	sp[0x8],r11
80006c1c:	c0 48       	rjmp	80006c24 <_vfprintf_r+0x1664>
80006c1e:	40 22       	lddsp	r2,sp[0x8]
80006c20:	30 0a       	mov	r10,0
80006c22:	50 2a       	stdsp	sp[0x8],r10
80006c24:	40 29       	lddsp	r9,sp[0x8]
80006c26:	e4 09 0c 49 	max	r9,r2,r9
80006c2a:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80006c2e:	50 39       	stdsp	sp[0xc],r9
80006c30:	0a 9e       	mov	lr,r5
80006c32:	30 09       	mov	r9,0
80006c34:	e2 1e 00 02 	andl	lr,0x2,COH
80006c38:	f2 08 18 00 	cp.b	r8,r9
80006c3c:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80006c40:	f7 b8 01 ff 	subne	r8,-1
80006c44:	fb f8 1a 03 	st.wne	sp[0xc],r8
80006c48:	0a 9b       	mov	r11,r5
80006c4a:	58 0e       	cp.w	lr,0
80006c4c:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80006c50:	f7 bc 01 fe 	subne	r12,-2
80006c54:	fb fc 1a 03 	st.wne	sp[0xc],r12
80006c58:	e2 1b 00 84 	andl	r11,0x84,COH
80006c5c:	50 fe       	stdsp	sp[0x3c],lr
80006c5e:	50 9b       	stdsp	sp[0x24],r11
80006c60:	c4 71       	brne	80006cee <_vfprintf_r+0x172e>
80006c62:	40 8a       	lddsp	r10,sp[0x20]
80006c64:	40 39       	lddsp	r9,sp[0xc]
80006c66:	12 1a       	sub	r10,r9
80006c68:	50 4a       	stdsp	sp[0x10],r10
80006c6a:	58 0a       	cp.w	r10,0
80006c6c:	e0 89 00 20 	brgt	80006cac <_vfprintf_r+0x16ec>
80006c70:	c3 f8       	rjmp	80006cee <_vfprintf_r+0x172e>
80006c72:	2f 09       	sub	r9,-16
80006c74:	2f f8       	sub	r8,-1
80006c76:	fe ce b7 f2 	sub	lr,pc,-18446
80006c7a:	31 0c       	mov	r12,16
80006c7c:	fb 49 06 90 	st.w	sp[1680],r9
80006c80:	87 0e       	st.w	r3[0x0],lr
80006c82:	87 1c       	st.w	r3[0x4],r12
80006c84:	fb 48 06 8c 	st.w	sp[1676],r8
80006c88:	58 78       	cp.w	r8,7
80006c8a:	e0 89 00 04 	brgt	80006c92 <_vfprintf_r+0x16d2>
80006c8e:	2f 83       	sub	r3,-8
80006c90:	c0 b8       	rjmp	80006ca6 <_vfprintf_r+0x16e6>
80006c92:	fa ca f9 78 	sub	r10,sp,-1672
80006c96:	02 9b       	mov	r11,r1
80006c98:	08 9c       	mov	r12,r4
80006c9a:	fe b0 f4 85 	rcall	800055a4 <__sprint_r>
80006c9e:	e0 81 04 10 	brne	800074be <_vfprintf_r+0x1efe>
80006ca2:	fa c3 f9 e0 	sub	r3,sp,-1568
80006ca6:	40 4b       	lddsp	r11,sp[0x10]
80006ca8:	21 0b       	sub	r11,16
80006caa:	50 4b       	stdsp	sp[0x10],r11
80006cac:	fa f9 06 90 	ld.w	r9,sp[1680]
80006cb0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006cb4:	fe ca b8 30 	sub	r10,pc,-18384
80006cb8:	40 4e       	lddsp	lr,sp[0x10]
80006cba:	59 0e       	cp.w	lr,16
80006cbc:	fe 99 ff db 	brgt	80006c72 <_vfprintf_r+0x16b2>
80006cc0:	1c 09       	add	r9,lr
80006cc2:	2f f8       	sub	r8,-1
80006cc4:	87 0a       	st.w	r3[0x0],r10
80006cc6:	fb 49 06 90 	st.w	sp[1680],r9
80006cca:	87 1e       	st.w	r3[0x4],lr
80006ccc:	fb 48 06 8c 	st.w	sp[1676],r8
80006cd0:	58 78       	cp.w	r8,7
80006cd2:	e0 89 00 04 	brgt	80006cda <_vfprintf_r+0x171a>
80006cd6:	2f 83       	sub	r3,-8
80006cd8:	c0 b8       	rjmp	80006cee <_vfprintf_r+0x172e>
80006cda:	fa ca f9 78 	sub	r10,sp,-1672
80006cde:	02 9b       	mov	r11,r1
80006ce0:	08 9c       	mov	r12,r4
80006ce2:	fe b0 f4 61 	rcall	800055a4 <__sprint_r>
80006ce6:	e0 81 03 ec 	brne	800074be <_vfprintf_r+0x1efe>
80006cea:	fa c3 f9 e0 	sub	r3,sp,-1568
80006cee:	30 09       	mov	r9,0
80006cf0:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80006cf4:	f2 08 18 00 	cp.b	r8,r9
80006cf8:	c1 f0       	breq	80006d36 <_vfprintf_r+0x1776>
80006cfa:	fa f8 06 90 	ld.w	r8,sp[1680]
80006cfe:	fa c9 f9 45 	sub	r9,sp,-1723
80006d02:	2f f8       	sub	r8,-1
80006d04:	87 09       	st.w	r3[0x0],r9
80006d06:	fb 48 06 90 	st.w	sp[1680],r8
80006d0a:	30 19       	mov	r9,1
80006d0c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006d10:	87 19       	st.w	r3[0x4],r9
80006d12:	2f f8       	sub	r8,-1
80006d14:	fb 48 06 8c 	st.w	sp[1676],r8
80006d18:	58 78       	cp.w	r8,7
80006d1a:	e0 89 00 04 	brgt	80006d22 <_vfprintf_r+0x1762>
80006d1e:	2f 83       	sub	r3,-8
80006d20:	c0 b8       	rjmp	80006d36 <_vfprintf_r+0x1776>
80006d22:	fa ca f9 78 	sub	r10,sp,-1672
80006d26:	02 9b       	mov	r11,r1
80006d28:	08 9c       	mov	r12,r4
80006d2a:	fe b0 f4 3d 	rcall	800055a4 <__sprint_r>
80006d2e:	e0 81 03 c8 	brne	800074be <_vfprintf_r+0x1efe>
80006d32:	fa c3 f9 e0 	sub	r3,sp,-1568
80006d36:	40 fc       	lddsp	r12,sp[0x3c]
80006d38:	58 0c       	cp.w	r12,0
80006d3a:	c1 f0       	breq	80006d78 <_vfprintf_r+0x17b8>
80006d3c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006d40:	fa c9 f9 48 	sub	r9,sp,-1720
80006d44:	2f e8       	sub	r8,-2
80006d46:	87 09       	st.w	r3[0x0],r9
80006d48:	fb 48 06 90 	st.w	sp[1680],r8
80006d4c:	30 29       	mov	r9,2
80006d4e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006d52:	87 19       	st.w	r3[0x4],r9
80006d54:	2f f8       	sub	r8,-1
80006d56:	fb 48 06 8c 	st.w	sp[1676],r8
80006d5a:	58 78       	cp.w	r8,7
80006d5c:	e0 89 00 04 	brgt	80006d64 <_vfprintf_r+0x17a4>
80006d60:	2f 83       	sub	r3,-8
80006d62:	c0 b8       	rjmp	80006d78 <_vfprintf_r+0x17b8>
80006d64:	fa ca f9 78 	sub	r10,sp,-1672
80006d68:	02 9b       	mov	r11,r1
80006d6a:	08 9c       	mov	r12,r4
80006d6c:	fe b0 f4 1c 	rcall	800055a4 <__sprint_r>
80006d70:	e0 81 03 a7 	brne	800074be <_vfprintf_r+0x1efe>
80006d74:	fa c3 f9 e0 	sub	r3,sp,-1568
80006d78:	40 9b       	lddsp	r11,sp[0x24]
80006d7a:	e0 4b 00 80 	cp.w	r11,128
80006d7e:	c4 71       	brne	80006e0c <_vfprintf_r+0x184c>
80006d80:	40 8a       	lddsp	r10,sp[0x20]
80006d82:	40 39       	lddsp	r9,sp[0xc]
80006d84:	12 1a       	sub	r10,r9
80006d86:	50 4a       	stdsp	sp[0x10],r10
80006d88:	58 0a       	cp.w	r10,0
80006d8a:	e0 89 00 20 	brgt	80006dca <_vfprintf_r+0x180a>
80006d8e:	c3 f8       	rjmp	80006e0c <_vfprintf_r+0x184c>
80006d90:	2f 09       	sub	r9,-16
80006d92:	2f f8       	sub	r8,-1
80006d94:	fe ce b9 00 	sub	lr,pc,-18176
80006d98:	31 0c       	mov	r12,16
80006d9a:	fb 49 06 90 	st.w	sp[1680],r9
80006d9e:	87 0e       	st.w	r3[0x0],lr
80006da0:	87 1c       	st.w	r3[0x4],r12
80006da2:	fb 48 06 8c 	st.w	sp[1676],r8
80006da6:	58 78       	cp.w	r8,7
80006da8:	e0 89 00 04 	brgt	80006db0 <_vfprintf_r+0x17f0>
80006dac:	2f 83       	sub	r3,-8
80006dae:	c0 b8       	rjmp	80006dc4 <_vfprintf_r+0x1804>
80006db0:	fa ca f9 78 	sub	r10,sp,-1672
80006db4:	02 9b       	mov	r11,r1
80006db6:	08 9c       	mov	r12,r4
80006db8:	fe b0 f3 f6 	rcall	800055a4 <__sprint_r>
80006dbc:	e0 81 03 81 	brne	800074be <_vfprintf_r+0x1efe>
80006dc0:	fa c3 f9 e0 	sub	r3,sp,-1568
80006dc4:	40 4b       	lddsp	r11,sp[0x10]
80006dc6:	21 0b       	sub	r11,16
80006dc8:	50 4b       	stdsp	sp[0x10],r11
80006dca:	fa f9 06 90 	ld.w	r9,sp[1680]
80006dce:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006dd2:	fe ca b9 3e 	sub	r10,pc,-18114
80006dd6:	40 4e       	lddsp	lr,sp[0x10]
80006dd8:	59 0e       	cp.w	lr,16
80006dda:	fe 99 ff db 	brgt	80006d90 <_vfprintf_r+0x17d0>
80006dde:	1c 09       	add	r9,lr
80006de0:	2f f8       	sub	r8,-1
80006de2:	87 0a       	st.w	r3[0x0],r10
80006de4:	fb 49 06 90 	st.w	sp[1680],r9
80006de8:	87 1e       	st.w	r3[0x4],lr
80006dea:	fb 48 06 8c 	st.w	sp[1676],r8
80006dee:	58 78       	cp.w	r8,7
80006df0:	e0 89 00 04 	brgt	80006df8 <_vfprintf_r+0x1838>
80006df4:	2f 83       	sub	r3,-8
80006df6:	c0 b8       	rjmp	80006e0c <_vfprintf_r+0x184c>
80006df8:	fa ca f9 78 	sub	r10,sp,-1672
80006dfc:	02 9b       	mov	r11,r1
80006dfe:	08 9c       	mov	r12,r4
80006e00:	fe b0 f3 d2 	rcall	800055a4 <__sprint_r>
80006e04:	e0 81 03 5d 	brne	800074be <_vfprintf_r+0x1efe>
80006e08:	fa c3 f9 e0 	sub	r3,sp,-1568
80006e0c:	40 2c       	lddsp	r12,sp[0x8]
80006e0e:	04 1c       	sub	r12,r2
80006e10:	50 2c       	stdsp	sp[0x8],r12
80006e12:	58 0c       	cp.w	r12,0
80006e14:	e0 89 00 20 	brgt	80006e54 <_vfprintf_r+0x1894>
80006e18:	c3 f8       	rjmp	80006e96 <_vfprintf_r+0x18d6>
80006e1a:	2f 09       	sub	r9,-16
80006e1c:	2f f8       	sub	r8,-1
80006e1e:	fe cb b9 8a 	sub	r11,pc,-18038
80006e22:	31 0a       	mov	r10,16
80006e24:	fb 49 06 90 	st.w	sp[1680],r9
80006e28:	87 0b       	st.w	r3[0x0],r11
80006e2a:	87 1a       	st.w	r3[0x4],r10
80006e2c:	fb 48 06 8c 	st.w	sp[1676],r8
80006e30:	58 78       	cp.w	r8,7
80006e32:	e0 89 00 04 	brgt	80006e3a <_vfprintf_r+0x187a>
80006e36:	2f 83       	sub	r3,-8
80006e38:	c0 b8       	rjmp	80006e4e <_vfprintf_r+0x188e>
80006e3a:	fa ca f9 78 	sub	r10,sp,-1672
80006e3e:	02 9b       	mov	r11,r1
80006e40:	08 9c       	mov	r12,r4
80006e42:	fe b0 f3 b1 	rcall	800055a4 <__sprint_r>
80006e46:	e0 81 03 3c 	brne	800074be <_vfprintf_r+0x1efe>
80006e4a:	fa c3 f9 e0 	sub	r3,sp,-1568
80006e4e:	40 29       	lddsp	r9,sp[0x8]
80006e50:	21 09       	sub	r9,16
80006e52:	50 29       	stdsp	sp[0x8],r9
80006e54:	fa f9 06 90 	ld.w	r9,sp[1680]
80006e58:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006e5c:	fe ca b9 c8 	sub	r10,pc,-17976
80006e60:	40 2e       	lddsp	lr,sp[0x8]
80006e62:	59 0e       	cp.w	lr,16
80006e64:	fe 99 ff db 	brgt	80006e1a <_vfprintf_r+0x185a>
80006e68:	1c 09       	add	r9,lr
80006e6a:	2f f8       	sub	r8,-1
80006e6c:	87 0a       	st.w	r3[0x0],r10
80006e6e:	fb 49 06 90 	st.w	sp[1680],r9
80006e72:	87 1e       	st.w	r3[0x4],lr
80006e74:	fb 48 06 8c 	st.w	sp[1676],r8
80006e78:	58 78       	cp.w	r8,7
80006e7a:	e0 89 00 04 	brgt	80006e82 <_vfprintf_r+0x18c2>
80006e7e:	2f 83       	sub	r3,-8
80006e80:	c0 b8       	rjmp	80006e96 <_vfprintf_r+0x18d6>
80006e82:	fa ca f9 78 	sub	r10,sp,-1672
80006e86:	02 9b       	mov	r11,r1
80006e88:	08 9c       	mov	r12,r4
80006e8a:	fe b0 f3 8d 	rcall	800055a4 <__sprint_r>
80006e8e:	e0 81 03 18 	brne	800074be <_vfprintf_r+0x1efe>
80006e92:	fa c3 f9 e0 	sub	r3,sp,-1568
80006e96:	ed b5 00 08 	bld	r5,0x8
80006e9a:	c0 b0       	breq	80006eb0 <_vfprintf_r+0x18f0>
80006e9c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006ea0:	87 12       	st.w	r3[0x4],r2
80006ea2:	87 06       	st.w	r3[0x0],r6
80006ea4:	f0 02 00 02 	add	r2,r8,r2
80006ea8:	fb 42 06 90 	st.w	sp[1680],r2
80006eac:	e0 8f 01 d4 	bral	80007254 <_vfprintf_r+0x1c94>
80006eb0:	e0 40 00 65 	cp.w	r0,101
80006eb4:	e0 8a 01 d6 	brle	80007260 <_vfprintf_r+0x1ca0>
80006eb8:	30 08       	mov	r8,0
80006eba:	30 09       	mov	r9,0
80006ebc:	40 5b       	lddsp	r11,sp[0x14]
80006ebe:	40 7a       	lddsp	r10,sp[0x1c]
80006ec0:	e0 a0 19 43 	rcall	8000a146 <__avr32_f64_cmp_eq>
80006ec4:	c7 90       	breq	80006fb6 <_vfprintf_r+0x19f6>
80006ec6:	fa f8 06 90 	ld.w	r8,sp[1680]
80006eca:	fe c9 ba 4a 	sub	r9,pc,-17846
80006ece:	2f f8       	sub	r8,-1
80006ed0:	87 09       	st.w	r3[0x0],r9
80006ed2:	fb 48 06 90 	st.w	sp[1680],r8
80006ed6:	30 19       	mov	r9,1
80006ed8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006edc:	87 19       	st.w	r3[0x4],r9
80006ede:	2f f8       	sub	r8,-1
80006ee0:	fb 48 06 8c 	st.w	sp[1676],r8
80006ee4:	58 78       	cp.w	r8,7
80006ee6:	e0 89 00 05 	brgt	80006ef0 <_vfprintf_r+0x1930>
80006eea:	2f 83       	sub	r3,-8
80006eec:	c0 c8       	rjmp	80006f04 <_vfprintf_r+0x1944>
80006eee:	d7 03       	nop
80006ef0:	fa ca f9 78 	sub	r10,sp,-1672
80006ef4:	02 9b       	mov	r11,r1
80006ef6:	08 9c       	mov	r12,r4
80006ef8:	fe b0 f3 56 	rcall	800055a4 <__sprint_r>
80006efc:	e0 81 02 e1 	brne	800074be <_vfprintf_r+0x1efe>
80006f00:	fa c3 f9 e0 	sub	r3,sp,-1568
80006f04:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006f08:	40 6c       	lddsp	r12,sp[0x18]
80006f0a:	18 38       	cp.w	r8,r12
80006f0c:	c0 55       	brlt	80006f16 <_vfprintf_r+0x1956>
80006f0e:	ed b5 00 00 	bld	r5,0x0
80006f12:	e0 81 02 6b 	brne	800073e8 <_vfprintf_r+0x1e28>
80006f16:	fa f8 06 90 	ld.w	r8,sp[1680]
80006f1a:	2f f8       	sub	r8,-1
80006f1c:	40 cb       	lddsp	r11,sp[0x30]
80006f1e:	fb 48 06 90 	st.w	sp[1680],r8
80006f22:	30 19       	mov	r9,1
80006f24:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006f28:	87 0b       	st.w	r3[0x0],r11
80006f2a:	2f f8       	sub	r8,-1
80006f2c:	87 19       	st.w	r3[0x4],r9
80006f2e:	fb 48 06 8c 	st.w	sp[1676],r8
80006f32:	58 78       	cp.w	r8,7
80006f34:	e0 89 00 04 	brgt	80006f3c <_vfprintf_r+0x197c>
80006f38:	2f 83       	sub	r3,-8
80006f3a:	c0 b8       	rjmp	80006f50 <_vfprintf_r+0x1990>
80006f3c:	fa ca f9 78 	sub	r10,sp,-1672
80006f40:	02 9b       	mov	r11,r1
80006f42:	08 9c       	mov	r12,r4
80006f44:	fe b0 f3 30 	rcall	800055a4 <__sprint_r>
80006f48:	e0 81 02 bb 	brne	800074be <_vfprintf_r+0x1efe>
80006f4c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006f50:	40 66       	lddsp	r6,sp[0x18]
80006f52:	20 16       	sub	r6,1
80006f54:	58 06       	cp.w	r6,0
80006f56:	e0 89 00 1d 	brgt	80006f90 <_vfprintf_r+0x19d0>
80006f5a:	e0 8f 02 47 	bral	800073e8 <_vfprintf_r+0x1e28>
80006f5e:	2f 09       	sub	r9,-16
80006f60:	2f f8       	sub	r8,-1
80006f62:	fb 49 06 90 	st.w	sp[1680],r9
80006f66:	87 02       	st.w	r3[0x0],r2
80006f68:	87 10       	st.w	r3[0x4],r0
80006f6a:	fb 48 06 8c 	st.w	sp[1676],r8
80006f6e:	58 78       	cp.w	r8,7
80006f70:	e0 89 00 04 	brgt	80006f78 <_vfprintf_r+0x19b8>
80006f74:	2f 83       	sub	r3,-8
80006f76:	c0 b8       	rjmp	80006f8c <_vfprintf_r+0x19cc>
80006f78:	fa ca f9 78 	sub	r10,sp,-1672
80006f7c:	02 9b       	mov	r11,r1
80006f7e:	08 9c       	mov	r12,r4
80006f80:	fe b0 f3 12 	rcall	800055a4 <__sprint_r>
80006f84:	e0 81 02 9d 	brne	800074be <_vfprintf_r+0x1efe>
80006f88:	fa c3 f9 e0 	sub	r3,sp,-1568
80006f8c:	21 06       	sub	r6,16
80006f8e:	c0 48       	rjmp	80006f96 <_vfprintf_r+0x19d6>
80006f90:	fe c2 ba fc 	sub	r2,pc,-17668
80006f94:	31 00       	mov	r0,16
80006f96:	fa f9 06 90 	ld.w	r9,sp[1680]
80006f9a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006f9e:	fe ca bb 0a 	sub	r10,pc,-17654
80006fa2:	59 06       	cp.w	r6,16
80006fa4:	fe 99 ff dd 	brgt	80006f5e <_vfprintf_r+0x199e>
80006fa8:	0c 09       	add	r9,r6
80006faa:	87 0a       	st.w	r3[0x0],r10
80006fac:	fb 49 06 90 	st.w	sp[1680],r9
80006fb0:	2f f8       	sub	r8,-1
80006fb2:	87 16       	st.w	r3[0x4],r6
80006fb4:	c5 39       	rjmp	8000725a <_vfprintf_r+0x1c9a>
80006fb6:	fa fa 06 ac 	ld.w	r10,sp[1708]
80006fba:	58 0a       	cp.w	r10,0
80006fbc:	e0 89 00 92 	brgt	800070e0 <_vfprintf_r+0x1b20>
80006fc0:	fa f8 06 90 	ld.w	r8,sp[1680]
80006fc4:	fe c9 bb 44 	sub	r9,pc,-17596
80006fc8:	2f f8       	sub	r8,-1
80006fca:	87 09       	st.w	r3[0x0],r9
80006fcc:	fb 48 06 90 	st.w	sp[1680],r8
80006fd0:	30 19       	mov	r9,1
80006fd2:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006fd6:	87 19       	st.w	r3[0x4],r9
80006fd8:	2f f8       	sub	r8,-1
80006fda:	fb 48 06 8c 	st.w	sp[1676],r8
80006fde:	58 78       	cp.w	r8,7
80006fe0:	e0 89 00 04 	brgt	80006fe8 <_vfprintf_r+0x1a28>
80006fe4:	2f 83       	sub	r3,-8
80006fe6:	c0 b8       	rjmp	80006ffc <_vfprintf_r+0x1a3c>
80006fe8:	fa ca f9 78 	sub	r10,sp,-1672
80006fec:	02 9b       	mov	r11,r1
80006fee:	08 9c       	mov	r12,r4
80006ff0:	fe b0 f2 da 	rcall	800055a4 <__sprint_r>
80006ff4:	e0 81 02 65 	brne	800074be <_vfprintf_r+0x1efe>
80006ff8:	fa c3 f9 e0 	sub	r3,sp,-1568
80006ffc:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007000:	58 08       	cp.w	r8,0
80007002:	c0 81       	brne	80007012 <_vfprintf_r+0x1a52>
80007004:	40 6a       	lddsp	r10,sp[0x18]
80007006:	58 0a       	cp.w	r10,0
80007008:	c0 51       	brne	80007012 <_vfprintf_r+0x1a52>
8000700a:	ed b5 00 00 	bld	r5,0x0
8000700e:	e0 81 01 ed 	brne	800073e8 <_vfprintf_r+0x1e28>
80007012:	40 c9       	lddsp	r9,sp[0x30]
80007014:	fa f8 06 90 	ld.w	r8,sp[1680]
80007018:	2f f8       	sub	r8,-1
8000701a:	87 09       	st.w	r3[0x0],r9
8000701c:	fb 48 06 90 	st.w	sp[1680],r8
80007020:	30 19       	mov	r9,1
80007022:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007026:	87 19       	st.w	r3[0x4],r9
80007028:	2f f8       	sub	r8,-1
8000702a:	fb 48 06 8c 	st.w	sp[1676],r8
8000702e:	58 78       	cp.w	r8,7
80007030:	e0 89 00 04 	brgt	80007038 <_vfprintf_r+0x1a78>
80007034:	2f 83       	sub	r3,-8
80007036:	c0 b8       	rjmp	8000704c <_vfprintf_r+0x1a8c>
80007038:	fa ca f9 78 	sub	r10,sp,-1672
8000703c:	02 9b       	mov	r11,r1
8000703e:	08 9c       	mov	r12,r4
80007040:	fe b0 f2 b2 	rcall	800055a4 <__sprint_r>
80007044:	e0 81 02 3d 	brne	800074be <_vfprintf_r+0x1efe>
80007048:	fa c3 f9 e0 	sub	r3,sp,-1568
8000704c:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007050:	5c 32       	neg	r2
80007052:	58 02       	cp.w	r2,0
80007054:	e0 89 00 1d 	brgt	8000708e <_vfprintf_r+0x1ace>
80007058:	c3 d8       	rjmp	800070d2 <_vfprintf_r+0x1b12>
8000705a:	2f 09       	sub	r9,-16
8000705c:	2f f8       	sub	r8,-1
8000705e:	31 0e       	mov	lr,16
80007060:	fb 49 06 90 	st.w	sp[1680],r9
80007064:	87 00       	st.w	r3[0x0],r0
80007066:	87 1e       	st.w	r3[0x4],lr
80007068:	fb 48 06 8c 	st.w	sp[1676],r8
8000706c:	58 78       	cp.w	r8,7
8000706e:	e0 89 00 04 	brgt	80007076 <_vfprintf_r+0x1ab6>
80007072:	2f 83       	sub	r3,-8
80007074:	c0 b8       	rjmp	8000708a <_vfprintf_r+0x1aca>
80007076:	fa ca f9 78 	sub	r10,sp,-1672
8000707a:	02 9b       	mov	r11,r1
8000707c:	08 9c       	mov	r12,r4
8000707e:	fe b0 f2 93 	rcall	800055a4 <__sprint_r>
80007082:	e0 81 02 1e 	brne	800074be <_vfprintf_r+0x1efe>
80007086:	fa c3 f9 e0 	sub	r3,sp,-1568
8000708a:	21 02       	sub	r2,16
8000708c:	c0 38       	rjmp	80007092 <_vfprintf_r+0x1ad2>
8000708e:	fe c0 bb fa 	sub	r0,pc,-17414
80007092:	fa f9 06 90 	ld.w	r9,sp[1680]
80007096:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000709a:	fe ca bc 06 	sub	r10,pc,-17402
8000709e:	59 02       	cp.w	r2,16
800070a0:	fe 99 ff dd 	brgt	8000705a <_vfprintf_r+0x1a9a>
800070a4:	04 09       	add	r9,r2
800070a6:	2f f8       	sub	r8,-1
800070a8:	87 0a       	st.w	r3[0x0],r10
800070aa:	fb 49 06 90 	st.w	sp[1680],r9
800070ae:	87 12       	st.w	r3[0x4],r2
800070b0:	fb 48 06 8c 	st.w	sp[1676],r8
800070b4:	58 78       	cp.w	r8,7
800070b6:	e0 89 00 04 	brgt	800070be <_vfprintf_r+0x1afe>
800070ba:	2f 83       	sub	r3,-8
800070bc:	c0 b8       	rjmp	800070d2 <_vfprintf_r+0x1b12>
800070be:	fa ca f9 78 	sub	r10,sp,-1672
800070c2:	02 9b       	mov	r11,r1
800070c4:	08 9c       	mov	r12,r4
800070c6:	fe b0 f2 6f 	rcall	800055a4 <__sprint_r>
800070ca:	e0 81 01 fa 	brne	800074be <_vfprintf_r+0x1efe>
800070ce:	fa c3 f9 e0 	sub	r3,sp,-1568
800070d2:	40 6c       	lddsp	r12,sp[0x18]
800070d4:	fa f8 06 90 	ld.w	r8,sp[1680]
800070d8:	87 06       	st.w	r3[0x0],r6
800070da:	87 1c       	st.w	r3[0x4],r12
800070dc:	18 08       	add	r8,r12
800070de:	cb 98       	rjmp	80007250 <_vfprintf_r+0x1c90>
800070e0:	fa f9 06 90 	ld.w	r9,sp[1680]
800070e4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800070e8:	40 6b       	lddsp	r11,sp[0x18]
800070ea:	16 3a       	cp.w	r10,r11
800070ec:	c6 f5       	brlt	800071ca <_vfprintf_r+0x1c0a>
800070ee:	16 09       	add	r9,r11
800070f0:	2f f8       	sub	r8,-1
800070f2:	87 06       	st.w	r3[0x0],r6
800070f4:	fb 49 06 90 	st.w	sp[1680],r9
800070f8:	87 1b       	st.w	r3[0x4],r11
800070fa:	fb 48 06 8c 	st.w	sp[1676],r8
800070fe:	58 78       	cp.w	r8,7
80007100:	e0 89 00 04 	brgt	80007108 <_vfprintf_r+0x1b48>
80007104:	2f 83       	sub	r3,-8
80007106:	c0 b8       	rjmp	8000711c <_vfprintf_r+0x1b5c>
80007108:	fa ca f9 78 	sub	r10,sp,-1672
8000710c:	02 9b       	mov	r11,r1
8000710e:	08 9c       	mov	r12,r4
80007110:	fe b0 f2 4a 	rcall	800055a4 <__sprint_r>
80007114:	e0 81 01 d5 	brne	800074be <_vfprintf_r+0x1efe>
80007118:	fa c3 f9 e0 	sub	r3,sp,-1568
8000711c:	fa f6 06 ac 	ld.w	r6,sp[1708]
80007120:	40 6a       	lddsp	r10,sp[0x18]
80007122:	14 16       	sub	r6,r10
80007124:	58 06       	cp.w	r6,0
80007126:	e0 89 00 1c 	brgt	8000715e <_vfprintf_r+0x1b9e>
8000712a:	c3 d8       	rjmp	800071a4 <_vfprintf_r+0x1be4>
8000712c:	2f 09       	sub	r9,-16
8000712e:	2f f8       	sub	r8,-1
80007130:	fb 49 06 90 	st.w	sp[1680],r9
80007134:	87 02       	st.w	r3[0x0],r2
80007136:	87 10       	st.w	r3[0x4],r0
80007138:	fb 48 06 8c 	st.w	sp[1676],r8
8000713c:	58 78       	cp.w	r8,7
8000713e:	e0 89 00 04 	brgt	80007146 <_vfprintf_r+0x1b86>
80007142:	2f 83       	sub	r3,-8
80007144:	c0 b8       	rjmp	8000715a <_vfprintf_r+0x1b9a>
80007146:	fa ca f9 78 	sub	r10,sp,-1672
8000714a:	02 9b       	mov	r11,r1
8000714c:	08 9c       	mov	r12,r4
8000714e:	fe b0 f2 2b 	rcall	800055a4 <__sprint_r>
80007152:	e0 81 01 b6 	brne	800074be <_vfprintf_r+0x1efe>
80007156:	fa c3 f9 e0 	sub	r3,sp,-1568
8000715a:	21 06       	sub	r6,16
8000715c:	c0 48       	rjmp	80007164 <_vfprintf_r+0x1ba4>
8000715e:	fe c2 bc ca 	sub	r2,pc,-17206
80007162:	31 00       	mov	r0,16
80007164:	fa f9 06 90 	ld.w	r9,sp[1680]
80007168:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000716c:	fe ca bc d8 	sub	r10,pc,-17192
80007170:	59 06       	cp.w	r6,16
80007172:	fe 99 ff dd 	brgt	8000712c <_vfprintf_r+0x1b6c>
80007176:	0c 09       	add	r9,r6
80007178:	2f f8       	sub	r8,-1
8000717a:	87 0a       	st.w	r3[0x0],r10
8000717c:	fb 49 06 90 	st.w	sp[1680],r9
80007180:	87 16       	st.w	r3[0x4],r6
80007182:	fb 48 06 8c 	st.w	sp[1676],r8
80007186:	58 78       	cp.w	r8,7
80007188:	e0 89 00 04 	brgt	80007190 <_vfprintf_r+0x1bd0>
8000718c:	2f 83       	sub	r3,-8
8000718e:	c0 b8       	rjmp	800071a4 <_vfprintf_r+0x1be4>
80007190:	fa ca f9 78 	sub	r10,sp,-1672
80007194:	02 9b       	mov	r11,r1
80007196:	08 9c       	mov	r12,r4
80007198:	fe b0 f2 06 	rcall	800055a4 <__sprint_r>
8000719c:	e0 81 01 91 	brne	800074be <_vfprintf_r+0x1efe>
800071a0:	fa c3 f9 e0 	sub	r3,sp,-1568
800071a4:	ed b5 00 00 	bld	r5,0x0
800071a8:	e0 81 01 20 	brne	800073e8 <_vfprintf_r+0x1e28>
800071ac:	40 c9       	lddsp	r9,sp[0x30]
800071ae:	fa f8 06 90 	ld.w	r8,sp[1680]
800071b2:	2f f8       	sub	r8,-1
800071b4:	87 09       	st.w	r3[0x0],r9
800071b6:	fb 48 06 90 	st.w	sp[1680],r8
800071ba:	30 19       	mov	r9,1
800071bc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800071c0:	87 19       	st.w	r3[0x4],r9
800071c2:	2f f8       	sub	r8,-1
800071c4:	fb 48 06 8c 	st.w	sp[1676],r8
800071c8:	c0 29       	rjmp	800073cc <_vfprintf_r+0x1e0c>
800071ca:	14 09       	add	r9,r10
800071cc:	2f f8       	sub	r8,-1
800071ce:	fb 49 06 90 	st.w	sp[1680],r9
800071d2:	87 06       	st.w	r3[0x0],r6
800071d4:	87 1a       	st.w	r3[0x4],r10
800071d6:	fb 48 06 8c 	st.w	sp[1676],r8
800071da:	58 78       	cp.w	r8,7
800071dc:	e0 89 00 04 	brgt	800071e4 <_vfprintf_r+0x1c24>
800071e0:	2f 83       	sub	r3,-8
800071e2:	c0 b8       	rjmp	800071f8 <_vfprintf_r+0x1c38>
800071e4:	fa ca f9 78 	sub	r10,sp,-1672
800071e8:	02 9b       	mov	r11,r1
800071ea:	08 9c       	mov	r12,r4
800071ec:	fe b0 f1 dc 	rcall	800055a4 <__sprint_r>
800071f0:	e0 81 01 67 	brne	800074be <_vfprintf_r+0x1efe>
800071f4:	fa c3 f9 e0 	sub	r3,sp,-1568
800071f8:	40 c8       	lddsp	r8,sp[0x30]
800071fa:	87 08       	st.w	r3[0x0],r8
800071fc:	fa f8 06 90 	ld.w	r8,sp[1680]
80007200:	2f f8       	sub	r8,-1
80007202:	30 19       	mov	r9,1
80007204:	fb 48 06 90 	st.w	sp[1680],r8
80007208:	87 19       	st.w	r3[0x4],r9
8000720a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000720e:	2f f8       	sub	r8,-1
80007210:	fb 48 06 8c 	st.w	sp[1676],r8
80007214:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007218:	58 78       	cp.w	r8,7
8000721a:	e0 89 00 04 	brgt	80007222 <_vfprintf_r+0x1c62>
8000721e:	2f 83       	sub	r3,-8
80007220:	c0 b8       	rjmp	80007236 <_vfprintf_r+0x1c76>
80007222:	fa ca f9 78 	sub	r10,sp,-1672
80007226:	02 9b       	mov	r11,r1
80007228:	08 9c       	mov	r12,r4
8000722a:	fe b0 f1 bd 	rcall	800055a4 <__sprint_r>
8000722e:	e0 81 01 48 	brne	800074be <_vfprintf_r+0x1efe>
80007232:	fa c3 f9 e0 	sub	r3,sp,-1568
80007236:	04 06       	add	r6,r2
80007238:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000723c:	87 06       	st.w	r3[0x0],r6
8000723e:	fa f9 06 90 	ld.w	r9,sp[1680]
80007242:	40 66       	lddsp	r6,sp[0x18]
80007244:	40 6e       	lddsp	lr,sp[0x18]
80007246:	10 16       	sub	r6,r8
80007248:	f2 08 01 08 	sub	r8,r9,r8
8000724c:	87 16       	st.w	r3[0x4],r6
8000724e:	1c 08       	add	r8,lr
80007250:	fb 48 06 90 	st.w	sp[1680],r8
80007254:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007258:	2f f8       	sub	r8,-1
8000725a:	fb 48 06 8c 	st.w	sp[1676],r8
8000725e:	cb 78       	rjmp	800073cc <_vfprintf_r+0x1e0c>
80007260:	40 6c       	lddsp	r12,sp[0x18]
80007262:	58 1c       	cp.w	r12,1
80007264:	e0 89 00 06 	brgt	80007270 <_vfprintf_r+0x1cb0>
80007268:	ed b5 00 00 	bld	r5,0x0
8000726c:	e0 81 00 85 	brne	80007376 <_vfprintf_r+0x1db6>
80007270:	fa f8 06 90 	ld.w	r8,sp[1680]
80007274:	2f f8       	sub	r8,-1
80007276:	30 19       	mov	r9,1
80007278:	fb 48 06 90 	st.w	sp[1680],r8
8000727c:	87 06       	st.w	r3[0x0],r6
8000727e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007282:	87 19       	st.w	r3[0x4],r9
80007284:	2f f8       	sub	r8,-1
80007286:	fb 48 06 8c 	st.w	sp[1676],r8
8000728a:	58 78       	cp.w	r8,7
8000728c:	e0 89 00 04 	brgt	80007294 <_vfprintf_r+0x1cd4>
80007290:	2f 83       	sub	r3,-8
80007292:	c0 b8       	rjmp	800072a8 <_vfprintf_r+0x1ce8>
80007294:	fa ca f9 78 	sub	r10,sp,-1672
80007298:	02 9b       	mov	r11,r1
8000729a:	08 9c       	mov	r12,r4
8000729c:	fe b0 f1 84 	rcall	800055a4 <__sprint_r>
800072a0:	e0 81 01 0f 	brne	800074be <_vfprintf_r+0x1efe>
800072a4:	fa c3 f9 e0 	sub	r3,sp,-1568
800072a8:	fa f8 06 90 	ld.w	r8,sp[1680]
800072ac:	2f f8       	sub	r8,-1
800072ae:	40 cb       	lddsp	r11,sp[0x30]
800072b0:	fb 48 06 90 	st.w	sp[1680],r8
800072b4:	30 19       	mov	r9,1
800072b6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800072ba:	87 0b       	st.w	r3[0x0],r11
800072bc:	2f f8       	sub	r8,-1
800072be:	87 19       	st.w	r3[0x4],r9
800072c0:	fb 48 06 8c 	st.w	sp[1676],r8
800072c4:	58 78       	cp.w	r8,7
800072c6:	e0 89 00 05 	brgt	800072d0 <_vfprintf_r+0x1d10>
800072ca:	2f 83       	sub	r3,-8
800072cc:	c0 c8       	rjmp	800072e4 <_vfprintf_r+0x1d24>
800072ce:	d7 03       	nop
800072d0:	fa ca f9 78 	sub	r10,sp,-1672
800072d4:	02 9b       	mov	r11,r1
800072d6:	08 9c       	mov	r12,r4
800072d8:	fe b0 f1 66 	rcall	800055a4 <__sprint_r>
800072dc:	e0 81 00 f1 	brne	800074be <_vfprintf_r+0x1efe>
800072e0:	fa c3 f9 e0 	sub	r3,sp,-1568
800072e4:	30 08       	mov	r8,0
800072e6:	30 09       	mov	r9,0
800072e8:	40 5b       	lddsp	r11,sp[0x14]
800072ea:	40 7a       	lddsp	r10,sp[0x1c]
800072ec:	e0 a0 17 2d 	rcall	8000a146 <__avr32_f64_cmp_eq>
800072f0:	40 68       	lddsp	r8,sp[0x18]
800072f2:	20 18       	sub	r8,1
800072f4:	58 0c       	cp.w	r12,0
800072f6:	c0 d1       	brne	80007310 <_vfprintf_r+0x1d50>
800072f8:	2f f6       	sub	r6,-1
800072fa:	87 18       	st.w	r3[0x4],r8
800072fc:	87 06       	st.w	r3[0x0],r6
800072fe:	fa f6 06 90 	ld.w	r6,sp[1680]
80007302:	10 06       	add	r6,r8
80007304:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007308:	fb 46 06 90 	st.w	sp[1680],r6
8000730c:	2f f8       	sub	r8,-1
8000730e:	c3 18       	rjmp	80007370 <_vfprintf_r+0x1db0>
80007310:	10 96       	mov	r6,r8
80007312:	58 08       	cp.w	r8,0
80007314:	e0 89 00 1c 	brgt	8000734c <_vfprintf_r+0x1d8c>
80007318:	c4 b8       	rjmp	800073ae <_vfprintf_r+0x1dee>
8000731a:	2f 09       	sub	r9,-16
8000731c:	2f f8       	sub	r8,-1
8000731e:	fb 49 06 90 	st.w	sp[1680],r9
80007322:	87 02       	st.w	r3[0x0],r2
80007324:	87 10       	st.w	r3[0x4],r0
80007326:	fb 48 06 8c 	st.w	sp[1676],r8
8000732a:	58 78       	cp.w	r8,7
8000732c:	e0 89 00 04 	brgt	80007334 <_vfprintf_r+0x1d74>
80007330:	2f 83       	sub	r3,-8
80007332:	c0 b8       	rjmp	80007348 <_vfprintf_r+0x1d88>
80007334:	fa ca f9 78 	sub	r10,sp,-1672
80007338:	02 9b       	mov	r11,r1
8000733a:	08 9c       	mov	r12,r4
8000733c:	fe b0 f1 34 	rcall	800055a4 <__sprint_r>
80007340:	e0 81 00 bf 	brne	800074be <_vfprintf_r+0x1efe>
80007344:	fa c3 f9 e0 	sub	r3,sp,-1568
80007348:	21 06       	sub	r6,16
8000734a:	c0 48       	rjmp	80007352 <_vfprintf_r+0x1d92>
8000734c:	fe c2 be b8 	sub	r2,pc,-16712
80007350:	31 00       	mov	r0,16
80007352:	fa f9 06 90 	ld.w	r9,sp[1680]
80007356:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000735a:	fe ca be c6 	sub	r10,pc,-16698
8000735e:	59 06       	cp.w	r6,16
80007360:	fe 99 ff dd 	brgt	8000731a <_vfprintf_r+0x1d5a>
80007364:	0c 09       	add	r9,r6
80007366:	87 0a       	st.w	r3[0x0],r10
80007368:	fb 49 06 90 	st.w	sp[1680],r9
8000736c:	2f f8       	sub	r8,-1
8000736e:	87 16       	st.w	r3[0x4],r6
80007370:	fb 48 06 8c 	st.w	sp[1676],r8
80007374:	c0 e8       	rjmp	80007390 <_vfprintf_r+0x1dd0>
80007376:	fa f8 06 90 	ld.w	r8,sp[1680]
8000737a:	2f f8       	sub	r8,-1
8000737c:	30 19       	mov	r9,1
8000737e:	fb 48 06 90 	st.w	sp[1680],r8
80007382:	87 06       	st.w	r3[0x0],r6
80007384:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007388:	87 19       	st.w	r3[0x4],r9
8000738a:	2f f8       	sub	r8,-1
8000738c:	fb 48 06 8c 	st.w	sp[1676],r8
80007390:	58 78       	cp.w	r8,7
80007392:	e0 89 00 04 	brgt	8000739a <_vfprintf_r+0x1dda>
80007396:	2f 83       	sub	r3,-8
80007398:	c0 b8       	rjmp	800073ae <_vfprintf_r+0x1dee>
8000739a:	fa ca f9 78 	sub	r10,sp,-1672
8000739e:	02 9b       	mov	r11,r1
800073a0:	08 9c       	mov	r12,r4
800073a2:	fe b0 f1 01 	rcall	800055a4 <__sprint_r>
800073a6:	e0 81 00 8c 	brne	800074be <_vfprintf_r+0x1efe>
800073aa:	fa c3 f9 e0 	sub	r3,sp,-1568
800073ae:	40 ea       	lddsp	r10,sp[0x38]
800073b0:	fa f8 06 90 	ld.w	r8,sp[1680]
800073b4:	14 08       	add	r8,r10
800073b6:	fa c9 f9 64 	sub	r9,sp,-1692
800073ba:	fb 48 06 90 	st.w	sp[1680],r8
800073be:	87 1a       	st.w	r3[0x4],r10
800073c0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800073c4:	87 09       	st.w	r3[0x0],r9
800073c6:	2f f8       	sub	r8,-1
800073c8:	fb 48 06 8c 	st.w	sp[1676],r8
800073cc:	58 78       	cp.w	r8,7
800073ce:	e0 89 00 04 	brgt	800073d6 <_vfprintf_r+0x1e16>
800073d2:	2f 83       	sub	r3,-8
800073d4:	c0 a8       	rjmp	800073e8 <_vfprintf_r+0x1e28>
800073d6:	fa ca f9 78 	sub	r10,sp,-1672
800073da:	02 9b       	mov	r11,r1
800073dc:	08 9c       	mov	r12,r4
800073de:	fe b0 f0 e3 	rcall	800055a4 <__sprint_r>
800073e2:	c6 e1       	brne	800074be <_vfprintf_r+0x1efe>
800073e4:	fa c3 f9 e0 	sub	r3,sp,-1568
800073e8:	e2 15 00 04 	andl	r5,0x4,COH
800073ec:	c3 f0       	breq	8000746a <_vfprintf_r+0x1eaa>
800073ee:	40 86       	lddsp	r6,sp[0x20]
800073f0:	40 39       	lddsp	r9,sp[0xc]
800073f2:	12 16       	sub	r6,r9
800073f4:	58 06       	cp.w	r6,0
800073f6:	e0 89 00 1a 	brgt	8000742a <_vfprintf_r+0x1e6a>
800073fa:	c3 88       	rjmp	8000746a <_vfprintf_r+0x1eaa>
800073fc:	2f 09       	sub	r9,-16
800073fe:	2f f8       	sub	r8,-1
80007400:	fb 49 06 90 	st.w	sp[1680],r9
80007404:	87 05       	st.w	r3[0x0],r5
80007406:	87 12       	st.w	r3[0x4],r2
80007408:	fb 48 06 8c 	st.w	sp[1676],r8
8000740c:	58 78       	cp.w	r8,7
8000740e:	e0 89 00 04 	brgt	80007416 <_vfprintf_r+0x1e56>
80007412:	2f 83       	sub	r3,-8
80007414:	c0 98       	rjmp	80007426 <_vfprintf_r+0x1e66>
80007416:	00 9a       	mov	r10,r0
80007418:	02 9b       	mov	r11,r1
8000741a:	08 9c       	mov	r12,r4
8000741c:	fe b0 f0 c4 	rcall	800055a4 <__sprint_r>
80007420:	c4 f1       	brne	800074be <_vfprintf_r+0x1efe>
80007422:	fa c3 f9 e0 	sub	r3,sp,-1568
80007426:	21 06       	sub	r6,16
80007428:	c0 68       	rjmp	80007434 <_vfprintf_r+0x1e74>
8000742a:	fe c5 bf a6 	sub	r5,pc,-16474
8000742e:	31 02       	mov	r2,16
80007430:	fa c0 f9 78 	sub	r0,sp,-1672
80007434:	fa f9 06 90 	ld.w	r9,sp[1680]
80007438:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000743c:	fe ca bf b8 	sub	r10,pc,-16456
80007440:	59 06       	cp.w	r6,16
80007442:	fe 99 ff dd 	brgt	800073fc <_vfprintf_r+0x1e3c>
80007446:	0c 09       	add	r9,r6
80007448:	2f f8       	sub	r8,-1
8000744a:	87 0a       	st.w	r3[0x0],r10
8000744c:	87 16       	st.w	r3[0x4],r6
8000744e:	fb 49 06 90 	st.w	sp[1680],r9
80007452:	fb 48 06 8c 	st.w	sp[1676],r8
80007456:	58 78       	cp.w	r8,7
80007458:	e0 8a 00 09 	brle	8000746a <_vfprintf_r+0x1eaa>
8000745c:	fa ca f9 78 	sub	r10,sp,-1672
80007460:	02 9b       	mov	r11,r1
80007462:	08 9c       	mov	r12,r4
80007464:	fe b0 f0 a0 	rcall	800055a4 <__sprint_r>
80007468:	c2 b1       	brne	800074be <_vfprintf_r+0x1efe>
8000746a:	40 bc       	lddsp	r12,sp[0x2c]
8000746c:	40 36       	lddsp	r6,sp[0xc]
8000746e:	40 8e       	lddsp	lr,sp[0x20]
80007470:	ec 0e 0c 48 	max	r8,r6,lr
80007474:	10 0c       	add	r12,r8
80007476:	50 bc       	stdsp	sp[0x2c],r12
80007478:	fa f8 06 90 	ld.w	r8,sp[1680]
8000747c:	58 08       	cp.w	r8,0
8000747e:	c0 80       	breq	8000748e <_vfprintf_r+0x1ece>
80007480:	fa ca f9 78 	sub	r10,sp,-1672
80007484:	02 9b       	mov	r11,r1
80007486:	08 9c       	mov	r12,r4
80007488:	fe b0 f0 8e 	rcall	800055a4 <__sprint_r>
8000748c:	c1 91       	brne	800074be <_vfprintf_r+0x1efe>
8000748e:	30 0b       	mov	r11,0
80007490:	fa c3 f9 e0 	sub	r3,sp,-1568
80007494:	fb 4b 06 8c 	st.w	sp[1676],r11
80007498:	fe 9f f1 22 	bral	800056dc <_vfprintf_r+0x11c>
8000749c:	08 95       	mov	r5,r4
8000749e:	fa f8 06 90 	ld.w	r8,sp[1680]
800074a2:	58 08       	cp.w	r8,0
800074a4:	c0 80       	breq	800074b4 <_vfprintf_r+0x1ef4>
800074a6:	08 9c       	mov	r12,r4
800074a8:	fa ca f9 78 	sub	r10,sp,-1672
800074ac:	02 9b       	mov	r11,r1
800074ae:	fe b0 f0 7b 	rcall	800055a4 <__sprint_r>
800074b2:	c0 61       	brne	800074be <_vfprintf_r+0x1efe>
800074b4:	30 08       	mov	r8,0
800074b6:	fb 48 06 8c 	st.w	sp[1676],r8
800074ba:	c0 28       	rjmp	800074be <_vfprintf_r+0x1efe>
800074bc:	40 41       	lddsp	r1,sp[0x10]
800074be:	82 68       	ld.sh	r8,r1[0xc]
800074c0:	ed b8 00 06 	bld	r8,0x6
800074c4:	c0 31       	brne	800074ca <_vfprintf_r+0x1f0a>
800074c6:	3f fa       	mov	r10,-1
800074c8:	50 ba       	stdsp	sp[0x2c],r10
800074ca:	40 bc       	lddsp	r12,sp[0x2c]
800074cc:	fe 3d f9 44 	sub	sp,-1724
800074d0:	d8 32       	popm	r0-r7,pc
800074d2:	d7 03       	nop

800074d4 <__swsetup_r>:
800074d4:	d4 21       	pushm	r4-r7,lr
800074d6:	e0 68 00 f8 	mov	r8,248
800074da:	18 96       	mov	r6,r12
800074dc:	16 97       	mov	r7,r11
800074de:	70 0c       	ld.w	r12,r8[0x0]
800074e0:	58 0c       	cp.w	r12,0
800074e2:	c0 60       	breq	800074ee <__swsetup_r+0x1a>
800074e4:	78 68       	ld.w	r8,r12[0x18]
800074e6:	58 08       	cp.w	r8,0
800074e8:	c0 31       	brne	800074ee <__swsetup_r+0x1a>
800074ea:	e0 a0 07 b9 	rcall	8000845c <__sinit>
800074ee:	fe c8 bf 3a 	sub	r8,pc,-16582
800074f2:	10 37       	cp.w	r7,r8
800074f4:	c0 61       	brne	80007500 <__swsetup_r+0x2c>
800074f6:	e0 68 00 f8 	mov	r8,248
800074fa:	70 08       	ld.w	r8,r8[0x0]
800074fc:	70 07       	ld.w	r7,r8[0x0]
800074fe:	c1 28       	rjmp	80007522 <__swsetup_r+0x4e>
80007500:	fe c8 bf 2c 	sub	r8,pc,-16596
80007504:	10 37       	cp.w	r7,r8
80007506:	c0 61       	brne	80007512 <__swsetup_r+0x3e>
80007508:	e0 68 00 f8 	mov	r8,248
8000750c:	70 08       	ld.w	r8,r8[0x0]
8000750e:	70 17       	ld.w	r7,r8[0x4]
80007510:	c0 98       	rjmp	80007522 <__swsetup_r+0x4e>
80007512:	fe c8 bf 1e 	sub	r8,pc,-16610
80007516:	10 37       	cp.w	r7,r8
80007518:	c0 51       	brne	80007522 <__swsetup_r+0x4e>
8000751a:	e0 68 00 f8 	mov	r8,248
8000751e:	70 08       	ld.w	r8,r8[0x0]
80007520:	70 27       	ld.w	r7,r8[0x8]
80007522:	8e 68       	ld.sh	r8,r7[0xc]
80007524:	ed b8 00 03 	bld	r8,0x3
80007528:	c1 e0       	breq	80007564 <__swsetup_r+0x90>
8000752a:	ed b8 00 04 	bld	r8,0x4
8000752e:	c3 e1       	brne	800075aa <__swsetup_r+0xd6>
80007530:	ed b8 00 02 	bld	r8,0x2
80007534:	c1 51       	brne	8000755e <__swsetup_r+0x8a>
80007536:	6e db       	ld.w	r11,r7[0x34]
80007538:	58 0b       	cp.w	r11,0
8000753a:	c0 a0       	breq	8000754e <__swsetup_r+0x7a>
8000753c:	ee c8 ff bc 	sub	r8,r7,-68
80007540:	10 3b       	cp.w	r11,r8
80007542:	c0 40       	breq	8000754a <__swsetup_r+0x76>
80007544:	0c 9c       	mov	r12,r6
80007546:	e0 a0 08 25 	rcall	80008590 <_free_r>
8000754a:	30 08       	mov	r8,0
8000754c:	8f d8       	st.w	r7[0x34],r8
8000754e:	8e 68       	ld.sh	r8,r7[0xc]
80007550:	e0 18 ff db 	andl	r8,0xffdb
80007554:	ae 68       	st.h	r7[0xc],r8
80007556:	30 08       	mov	r8,0
80007558:	8f 18       	st.w	r7[0x4],r8
8000755a:	6e 48       	ld.w	r8,r7[0x10]
8000755c:	8f 08       	st.w	r7[0x0],r8
8000755e:	8e 68       	ld.sh	r8,r7[0xc]
80007560:	a3 b8       	sbr	r8,0x3
80007562:	ae 68       	st.h	r7[0xc],r8
80007564:	6e 48       	ld.w	r8,r7[0x10]
80007566:	58 08       	cp.w	r8,0
80007568:	c0 b1       	brne	8000757e <__swsetup_r+0xaa>
8000756a:	8e 68       	ld.sh	r8,r7[0xc]
8000756c:	e2 18 02 80 	andl	r8,0x280,COH
80007570:	e0 48 02 00 	cp.w	r8,512
80007574:	c0 50       	breq	8000757e <__swsetup_r+0xaa>
80007576:	0c 9c       	mov	r12,r6
80007578:	0e 9b       	mov	r11,r7
8000757a:	e0 a0 0a 4b 	rcall	80008a10 <__smakebuf_r>
8000757e:	8e 69       	ld.sh	r9,r7[0xc]
80007580:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80007584:	c0 70       	breq	80007592 <__swsetup_r+0xbe>
80007586:	30 08       	mov	r8,0
80007588:	8f 28       	st.w	r7[0x8],r8
8000758a:	6e 58       	ld.w	r8,r7[0x14]
8000758c:	5c 38       	neg	r8
8000758e:	8f 68       	st.w	r7[0x18],r8
80007590:	c0 68       	rjmp	8000759c <__swsetup_r+0xc8>
80007592:	ed b9 00 01 	bld	r9,0x1
80007596:	ef f8 10 05 	ld.wne	r8,r7[0x14]
8000759a:	8f 28       	st.w	r7[0x8],r8
8000759c:	6e 48       	ld.w	r8,r7[0x10]
8000759e:	58 08       	cp.w	r8,0
800075a0:	c0 61       	brne	800075ac <__swsetup_r+0xd8>
800075a2:	8e 68       	ld.sh	r8,r7[0xc]
800075a4:	ed b8 00 07 	bld	r8,0x7
800075a8:	c0 21       	brne	800075ac <__swsetup_r+0xd8>
800075aa:	dc 2a       	popm	r4-r7,pc,r12=-1
800075ac:	d8 2a       	popm	r4-r7,pc,r12=0
800075ae:	d7 03       	nop

800075b0 <quorem>:
800075b0:	d4 31       	pushm	r0-r7,lr
800075b2:	20 2d       	sub	sp,8
800075b4:	18 97       	mov	r7,r12
800075b6:	78 48       	ld.w	r8,r12[0x10]
800075b8:	76 46       	ld.w	r6,r11[0x10]
800075ba:	0c 38       	cp.w	r8,r6
800075bc:	c0 34       	brge	800075c2 <quorem+0x12>
800075be:	30 0c       	mov	r12,0
800075c0:	c8 58       	rjmp	800076ca <quorem+0x11a>
800075c2:	ec c2 ff fc 	sub	r2,r6,-4
800075c6:	f6 c3 ff ec 	sub	r3,r11,-20
800075ca:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
800075ce:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
800075d2:	2f f9       	sub	r9,-1
800075d4:	20 16       	sub	r6,1
800075d6:	f8 09 0d 08 	divu	r8,r12,r9
800075da:	f6 02 00 22 	add	r2,r11,r2<<0x2
800075de:	ee c4 ff ec 	sub	r4,r7,-20
800075e2:	10 95       	mov	r5,r8
800075e4:	58 08       	cp.w	r8,0
800075e6:	c4 10       	breq	80007668 <quorem+0xb8>
800075e8:	30 09       	mov	r9,0
800075ea:	06 9a       	mov	r10,r3
800075ec:	08 98       	mov	r8,r4
800075ee:	12 91       	mov	r1,r9
800075f0:	50 0b       	stdsp	sp[0x0],r11
800075f2:	70 0e       	ld.w	lr,r8[0x0]
800075f4:	b1 8e       	lsr	lr,0x10
800075f6:	50 1e       	stdsp	sp[0x4],lr
800075f8:	15 0e       	ld.w	lr,r10++
800075fa:	fc 00 16 10 	lsr	r0,lr,0x10
800075fe:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80007602:	ea 0e 03 41 	mac	r1,r5,lr
80007606:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000760a:	b1 81       	lsr	r1,0x10
8000760c:	40 1b       	lddsp	r11,sp[0x4]
8000760e:	ea 00 02 40 	mul	r0,r5,r0
80007612:	e2 00 00 00 	add	r0,r1,r0
80007616:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000761a:	02 1b       	sub	r11,r1
8000761c:	50 1b       	stdsp	sp[0x4],r11
8000761e:	70 0b       	ld.w	r11,r8[0x0]
80007620:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80007624:	02 09       	add	r9,r1
80007626:	f2 0e 01 0e 	sub	lr,r9,lr
8000762a:	b0 1e       	st.h	r8[0x2],lr
8000762c:	fc 09 14 10 	asr	r9,lr,0x10
80007630:	40 1e       	lddsp	lr,sp[0x4]
80007632:	fc 09 00 09 	add	r9,lr,r9
80007636:	b0 09       	st.h	r8[0x0],r9
80007638:	e0 01 16 10 	lsr	r1,r0,0x10
8000763c:	2f c8       	sub	r8,-4
8000763e:	b1 49       	asr	r9,0x10
80007640:	04 3a       	cp.w	r10,r2
80007642:	fe 98 ff d8 	brls	800075f2 <quorem+0x42>
80007646:	40 0b       	lddsp	r11,sp[0x0]
80007648:	58 0c       	cp.w	r12,0
8000764a:	c0 f1       	brne	80007668 <quorem+0xb8>
8000764c:	ec c8 ff fb 	sub	r8,r6,-5
80007650:	ee 08 00 28 	add	r8,r7,r8<<0x2
80007654:	c0 28       	rjmp	80007658 <quorem+0xa8>
80007656:	20 16       	sub	r6,1
80007658:	20 48       	sub	r8,4
8000765a:	08 38       	cp.w	r8,r4
8000765c:	e0 88 00 05 	brls	80007666 <quorem+0xb6>
80007660:	70 09       	ld.w	r9,r8[0x0]
80007662:	58 09       	cp.w	r9,0
80007664:	cf 90       	breq	80007656 <quorem+0xa6>
80007666:	8f 46       	st.w	r7[0x10],r6
80007668:	0e 9c       	mov	r12,r7
8000766a:	e0 a0 0c ec 	rcall	80009042 <__mcmp>
8000766e:	c2 d5       	brlt	800076c8 <quorem+0x118>
80007670:	2f f5       	sub	r5,-1
80007672:	08 98       	mov	r8,r4
80007674:	30 09       	mov	r9,0
80007676:	07 0b       	ld.w	r11,r3++
80007678:	f6 0a 16 10 	lsr	r10,r11,0x10
8000767c:	70 0c       	ld.w	r12,r8[0x0]
8000767e:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007682:	f8 0e 16 10 	lsr	lr,r12,0x10
80007686:	14 1e       	sub	lr,r10
80007688:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000768c:	16 1a       	sub	r10,r11
8000768e:	12 0a       	add	r10,r9
80007690:	b0 1a       	st.h	r8[0x2],r10
80007692:	b1 4a       	asr	r10,0x10
80007694:	fc 0a 00 09 	add	r9,lr,r10
80007698:	b0 09       	st.h	r8[0x0],r9
8000769a:	2f c8       	sub	r8,-4
8000769c:	b1 49       	asr	r9,0x10
8000769e:	04 33       	cp.w	r3,r2
800076a0:	fe 98 ff eb 	brls	80007676 <quorem+0xc6>
800076a4:	ec c8 ff fb 	sub	r8,r6,-5
800076a8:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
800076ac:	58 09       	cp.w	r9,0
800076ae:	c0 d1       	brne	800076c8 <quorem+0x118>
800076b0:	ee 08 00 28 	add	r8,r7,r8<<0x2
800076b4:	c0 28       	rjmp	800076b8 <quorem+0x108>
800076b6:	20 16       	sub	r6,1
800076b8:	20 48       	sub	r8,4
800076ba:	08 38       	cp.w	r8,r4
800076bc:	e0 88 00 05 	brls	800076c6 <quorem+0x116>
800076c0:	70 09       	ld.w	r9,r8[0x0]
800076c2:	58 09       	cp.w	r9,0
800076c4:	cf 90       	breq	800076b6 <quorem+0x106>
800076c6:	8f 46       	st.w	r7[0x10],r6
800076c8:	0a 9c       	mov	r12,r5
800076ca:	2f ed       	sub	sp,-8
800076cc:	d8 32       	popm	r0-r7,pc
800076ce:	d7 03       	nop

800076d0 <_dtoa_r>:
800076d0:	d4 31       	pushm	r0-r7,lr
800076d2:	21 ad       	sub	sp,104
800076d4:	fa c4 ff 74 	sub	r4,sp,-140
800076d8:	18 97       	mov	r7,r12
800076da:	16 95       	mov	r5,r11
800076dc:	68 2c       	ld.w	r12,r4[0x8]
800076de:	50 c9       	stdsp	sp[0x30],r9
800076e0:	68 16       	ld.w	r6,r4[0x4]
800076e2:	68 09       	ld.w	r9,r4[0x0]
800076e4:	50 e8       	stdsp	sp[0x38],r8
800076e6:	14 94       	mov	r4,r10
800076e8:	51 2c       	stdsp	sp[0x48],r12
800076ea:	fa e5 00 08 	st.d	sp[8],r4
800076ee:	51 59       	stdsp	sp[0x54],r9
800076f0:	6e 95       	ld.w	r5,r7[0x24]
800076f2:	58 05       	cp.w	r5,0
800076f4:	c0 91       	brne	80007706 <_dtoa_r+0x36>
800076f6:	31 0c       	mov	r12,16
800076f8:	fe b0 e2 cc 	rcall	80003c90 <malloc>
800076fc:	99 35       	st.w	r12[0xc],r5
800076fe:	8f 9c       	st.w	r7[0x24],r12
80007700:	99 15       	st.w	r12[0x4],r5
80007702:	99 25       	st.w	r12[0x8],r5
80007704:	99 05       	st.w	r12[0x0],r5
80007706:	6e 99       	ld.w	r9,r7[0x24]
80007708:	72 08       	ld.w	r8,r9[0x0]
8000770a:	58 08       	cp.w	r8,0
8000770c:	c0 f0       	breq	8000772a <_dtoa_r+0x5a>
8000770e:	72 1a       	ld.w	r10,r9[0x4]
80007710:	91 1a       	st.w	r8[0x4],r10
80007712:	30 1a       	mov	r10,1
80007714:	72 19       	ld.w	r9,r9[0x4]
80007716:	f4 09 09 49 	lsl	r9,r10,r9
8000771a:	10 9b       	mov	r11,r8
8000771c:	91 29       	st.w	r8[0x8],r9
8000771e:	0e 9c       	mov	r12,r7
80007720:	e0 a0 0c aa 	rcall	80009074 <_Bfree>
80007724:	6e 98       	ld.w	r8,r7[0x24]
80007726:	30 09       	mov	r9,0
80007728:	91 09       	st.w	r8[0x0],r9
8000772a:	40 28       	lddsp	r8,sp[0x8]
8000772c:	10 94       	mov	r4,r8
8000772e:	58 08       	cp.w	r8,0
80007730:	c0 64       	brge	8000773c <_dtoa_r+0x6c>
80007732:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80007736:	50 28       	stdsp	sp[0x8],r8
80007738:	30 18       	mov	r8,1
8000773a:	c0 28       	rjmp	8000773e <_dtoa_r+0x6e>
8000773c:	30 08       	mov	r8,0
8000773e:	8d 08       	st.w	r6[0x0],r8
80007740:	fc 1c 7f f0 	movh	r12,0x7ff0
80007744:	40 26       	lddsp	r6,sp[0x8]
80007746:	0c 98       	mov	r8,r6
80007748:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000774c:	18 38       	cp.w	r8,r12
8000774e:	c2 01       	brne	8000778e <_dtoa_r+0xbe>
80007750:	e0 68 27 0f 	mov	r8,9999
80007754:	41 5b       	lddsp	r11,sp[0x54]
80007756:	97 08       	st.w	r11[0x0],r8
80007758:	40 3a       	lddsp	r10,sp[0xc]
8000775a:	58 0a       	cp.w	r10,0
8000775c:	c0 71       	brne	8000776a <_dtoa_r+0x9a>
8000775e:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80007762:	c0 41       	brne	8000776a <_dtoa_r+0x9a>
80007764:	fe cc c1 c0 	sub	r12,pc,-15936
80007768:	c0 38       	rjmp	8000776e <_dtoa_r+0x9e>
8000776a:	fe cc c1 ba 	sub	r12,pc,-15942
8000776e:	41 29       	lddsp	r9,sp[0x48]
80007770:	58 09       	cp.w	r9,0
80007772:	e0 80 05 9a 	breq	800082a6 <_dtoa_r+0xbd6>
80007776:	f8 c8 ff fd 	sub	r8,r12,-3
8000777a:	f8 c9 ff f8 	sub	r9,r12,-8
8000777e:	11 8b       	ld.ub	r11,r8[0x0]
80007780:	30 0a       	mov	r10,0
80007782:	41 25       	lddsp	r5,sp[0x48]
80007784:	f4 0b 18 00 	cp.b	r11,r10
80007788:	f2 08 17 10 	movne	r8,r9
8000778c:	c1 68       	rjmp	800077b8 <_dtoa_r+0xe8>
8000778e:	fa ea 00 08 	ld.d	r10,sp[8]
80007792:	30 08       	mov	r8,0
80007794:	fa eb 00 3c 	st.d	sp[60],r10
80007798:	30 09       	mov	r9,0
8000779a:	e0 a0 14 d6 	rcall	8000a146 <__avr32_f64_cmp_eq>
8000779e:	c1 00       	breq	800077be <_dtoa_r+0xee>
800077a0:	30 18       	mov	r8,1
800077a2:	41 5a       	lddsp	r10,sp[0x54]
800077a4:	95 08       	st.w	r10[0x0],r8
800077a6:	fe cc c3 26 	sub	r12,pc,-15578
800077aa:	41 29       	lddsp	r9,sp[0x48]
800077ac:	f8 08 00 08 	add	r8,r12,r8
800077b0:	58 09       	cp.w	r9,0
800077b2:	e0 80 05 7a 	breq	800082a6 <_dtoa_r+0xbd6>
800077b6:	12 95       	mov	r5,r9
800077b8:	8b 08       	st.w	r5[0x0],r8
800077ba:	e0 8f 05 76 	bral	800082a6 <_dtoa_r+0xbd6>
800077be:	fa c8 ff 9c 	sub	r8,sp,-100
800077c2:	fa c9 ff a0 	sub	r9,sp,-96
800077c6:	fa ea 00 3c 	ld.d	r10,sp[60]
800077ca:	0e 9c       	mov	r12,r7
800077cc:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
800077d0:	e0 a0 0c a4 	rcall	80009118 <__d2b>
800077d4:	18 93       	mov	r3,r12
800077d6:	58 05       	cp.w	r5,0
800077d8:	c0 d0       	breq	800077f2 <_dtoa_r+0x122>
800077da:	fa ea 00 3c 	ld.d	r10,sp[60]
800077de:	30 04       	mov	r4,0
800077e0:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
800077e4:	ea c5 03 ff 	sub	r5,r5,1023
800077e8:	10 9b       	mov	r11,r8
800077ea:	51 74       	stdsp	sp[0x5c],r4
800077ec:	ea 1b 3f f0 	orh	r11,0x3ff0
800077f0:	c2 58       	rjmp	8000783a <_dtoa_r+0x16a>
800077f2:	41 88       	lddsp	r8,sp[0x60]
800077f4:	41 9c       	lddsp	r12,sp[0x64]
800077f6:	10 0c       	add	r12,r8
800077f8:	f8 c5 fb ce 	sub	r5,r12,-1074
800077fc:	e0 45 00 20 	cp.w	r5,32
80007800:	e0 8a 00 0e 	brle	8000781c <_dtoa_r+0x14c>
80007804:	f8 cc fb ee 	sub	r12,r12,-1042
80007808:	40 3b       	lddsp	r11,sp[0xc]
8000780a:	ea 08 11 40 	rsub	r8,r5,64
8000780e:	f6 0c 0a 4c 	lsr	r12,r11,r12
80007812:	ec 08 09 46 	lsl	r6,r6,r8
80007816:	0c 4c       	or	r12,r6
80007818:	c0 78       	rjmp	80007826 <_dtoa_r+0x156>
8000781a:	d7 03       	nop
8000781c:	ea 0c 11 20 	rsub	r12,r5,32
80007820:	40 3a       	lddsp	r10,sp[0xc]
80007822:	f4 0c 09 4c 	lsl	r12,r10,r12
80007826:	e0 a0 14 1c 	rcall	8000a05e <__avr32_u32_to_f64>
8000782a:	fc 18 fe 10 	movh	r8,0xfe10
8000782e:	30 19       	mov	r9,1
80007830:	ea c5 04 33 	sub	r5,r5,1075
80007834:	f0 0b 00 0b 	add	r11,r8,r11
80007838:	51 79       	stdsp	sp[0x5c],r9
8000783a:	30 08       	mov	r8,0
8000783c:	fc 19 3f f8 	movh	r9,0x3ff8
80007840:	e0 a0 12 a4 	rcall	80009d88 <__avr32_f64_sub>
80007844:	e0 68 43 61 	mov	r8,17249
80007848:	ea 18 63 6f 	orh	r8,0x636f
8000784c:	e0 69 87 a7 	mov	r9,34727
80007850:	ea 19 3f d2 	orh	r9,0x3fd2
80007854:	e0 a0 11 ae 	rcall	80009bb0 <__avr32_f64_mul>
80007858:	e0 68 c8 b3 	mov	r8,51379
8000785c:	ea 18 8b 60 	orh	r8,0x8b60
80007860:	e0 69 8a 28 	mov	r9,35368
80007864:	ea 19 3f c6 	orh	r9,0x3fc6
80007868:	e0 a0 13 5e 	rcall	80009f24 <__avr32_f64_add>
8000786c:	0a 9c       	mov	r12,r5
8000786e:	14 90       	mov	r0,r10
80007870:	16 91       	mov	r1,r11
80007872:	e0 a0 13 fa 	rcall	8000a066 <__avr32_s32_to_f64>
80007876:	e0 68 79 fb 	mov	r8,31227
8000787a:	ea 18 50 9f 	orh	r8,0x509f
8000787e:	e0 69 44 13 	mov	r9,17427
80007882:	ea 19 3f d3 	orh	r9,0x3fd3
80007886:	e0 a0 11 95 	rcall	80009bb0 <__avr32_f64_mul>
8000788a:	14 98       	mov	r8,r10
8000788c:	16 99       	mov	r9,r11
8000788e:	00 9a       	mov	r10,r0
80007890:	02 9b       	mov	r11,r1
80007892:	e0 a0 13 49 	rcall	80009f24 <__avr32_f64_add>
80007896:	14 90       	mov	r0,r10
80007898:	16 91       	mov	r1,r11
8000789a:	e0 a0 13 cf 	rcall	8000a038 <__avr32_f64_to_s32>
8000789e:	30 08       	mov	r8,0
800078a0:	18 96       	mov	r6,r12
800078a2:	30 09       	mov	r9,0
800078a4:	00 9a       	mov	r10,r0
800078a6:	02 9b       	mov	r11,r1
800078a8:	e0 a0 14 96 	rcall	8000a1d4 <__avr32_f64_cmp_lt>
800078ac:	c0 c0       	breq	800078c4 <_dtoa_r+0x1f4>
800078ae:	0c 9c       	mov	r12,r6
800078b0:	e0 a0 13 db 	rcall	8000a066 <__avr32_s32_to_f64>
800078b4:	14 98       	mov	r8,r10
800078b6:	16 99       	mov	r9,r11
800078b8:	00 9a       	mov	r10,r0
800078ba:	02 9b       	mov	r11,r1
800078bc:	e0 a0 14 45 	rcall	8000a146 <__avr32_f64_cmp_eq>
800078c0:	f7 b6 00 01 	subeq	r6,1
800078c4:	59 66       	cp.w	r6,22
800078c6:	e0 88 00 05 	brls	800078d0 <_dtoa_r+0x200>
800078ca:	30 18       	mov	r8,1
800078cc:	51 48       	stdsp	sp[0x50],r8
800078ce:	c1 38       	rjmp	800078f4 <_dtoa_r+0x224>
800078d0:	fe c8 c2 70 	sub	r8,pc,-15760
800078d4:	fa ea 00 3c 	ld.d	r10,sp[60]
800078d8:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
800078dc:	e0 a0 14 7c 	rcall	8000a1d4 <__avr32_f64_cmp_lt>
800078e0:	f9 b4 00 00 	moveq	r4,0
800078e4:	fb f4 0a 14 	st.weq	sp[0x50],r4
800078e8:	f7 b6 01 01 	subne	r6,1
800078ec:	f9 bc 01 00 	movne	r12,0
800078f0:	fb fc 1a 14 	st.wne	sp[0x50],r12
800078f4:	41 90       	lddsp	r0,sp[0x64]
800078f6:	20 10       	sub	r0,1
800078f8:	0a 10       	sub	r0,r5
800078fa:	c0 46       	brmi	80007902 <_dtoa_r+0x232>
800078fc:	50 40       	stdsp	sp[0x10],r0
800078fe:	30 00       	mov	r0,0
80007900:	c0 48       	rjmp	80007908 <_dtoa_r+0x238>
80007902:	30 0b       	mov	r11,0
80007904:	5c 30       	neg	r0
80007906:	50 4b       	stdsp	sp[0x10],r11
80007908:	ec 02 11 00 	rsub	r2,r6,0
8000790c:	58 06       	cp.w	r6,0
8000790e:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80007912:	f5 d6 e4 0a 	addge	r10,r10,r6
80007916:	fb fa 4a 04 	st.wge	sp[0x10],r10
8000791a:	fb f6 4a 11 	st.wge	sp[0x44],r6
8000791e:	f9 b2 04 00 	movge	r2,0
80007922:	e1 d6 e5 10 	sublt	r0,r0,r6
80007926:	f9 b9 05 00 	movlt	r9,0
8000792a:	fb f9 5a 11 	st.wlt	sp[0x44],r9
8000792e:	40 c8       	lddsp	r8,sp[0x30]
80007930:	58 98       	cp.w	r8,9
80007932:	e0 8b 00 20 	brhi	80007972 <_dtoa_r+0x2a2>
80007936:	58 58       	cp.w	r8,5
80007938:	f9 b4 0a 01 	movle	r4,1
8000793c:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80007940:	f7 b5 09 04 	subgt	r5,4
80007944:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80007948:	f9 b4 09 00 	movgt	r4,0
8000794c:	40 cc       	lddsp	r12,sp[0x30]
8000794e:	58 3c       	cp.w	r12,3
80007950:	c2 d0       	breq	800079aa <_dtoa_r+0x2da>
80007952:	e0 89 00 05 	brgt	8000795c <_dtoa_r+0x28c>
80007956:	58 2c       	cp.w	r12,2
80007958:	c1 01       	brne	80007978 <_dtoa_r+0x2a8>
8000795a:	c1 88       	rjmp	8000798a <_dtoa_r+0x2ba>
8000795c:	40 cb       	lddsp	r11,sp[0x30]
8000795e:	58 4b       	cp.w	r11,4
80007960:	c0 60       	breq	8000796c <_dtoa_r+0x29c>
80007962:	58 5b       	cp.w	r11,5
80007964:	c0 a1       	brne	80007978 <_dtoa_r+0x2a8>
80007966:	30 1a       	mov	r10,1
80007968:	50 da       	stdsp	sp[0x34],r10
8000796a:	c2 28       	rjmp	800079ae <_dtoa_r+0x2de>
8000796c:	30 19       	mov	r9,1
8000796e:	50 d9       	stdsp	sp[0x34],r9
80007970:	c0 f8       	rjmp	8000798e <_dtoa_r+0x2be>
80007972:	30 08       	mov	r8,0
80007974:	30 14       	mov	r4,1
80007976:	50 c8       	stdsp	sp[0x30],r8
80007978:	3f f5       	mov	r5,-1
8000797a:	30 1c       	mov	r12,1
8000797c:	30 0b       	mov	r11,0
8000797e:	50 95       	stdsp	sp[0x24],r5
80007980:	50 dc       	stdsp	sp[0x34],r12
80007982:	0a 91       	mov	r1,r5
80007984:	31 28       	mov	r8,18
80007986:	50 eb       	stdsp	sp[0x38],r11
80007988:	c2 08       	rjmp	800079c8 <_dtoa_r+0x2f8>
8000798a:	30 0a       	mov	r10,0
8000798c:	50 da       	stdsp	sp[0x34],r10
8000798e:	40 e9       	lddsp	r9,sp[0x38]
80007990:	58 09       	cp.w	r9,0
80007992:	e0 89 00 07 	brgt	800079a0 <_dtoa_r+0x2d0>
80007996:	30 18       	mov	r8,1
80007998:	50 98       	stdsp	sp[0x24],r8
8000799a:	10 91       	mov	r1,r8
8000799c:	50 e8       	stdsp	sp[0x38],r8
8000799e:	c1 58       	rjmp	800079c8 <_dtoa_r+0x2f8>
800079a0:	40 e5       	lddsp	r5,sp[0x38]
800079a2:	50 95       	stdsp	sp[0x24],r5
800079a4:	0a 91       	mov	r1,r5
800079a6:	0a 98       	mov	r8,r5
800079a8:	c1 08       	rjmp	800079c8 <_dtoa_r+0x2f8>
800079aa:	30 0c       	mov	r12,0
800079ac:	50 dc       	stdsp	sp[0x34],r12
800079ae:	40 eb       	lddsp	r11,sp[0x38]
800079b0:	ec 0b 00 0b 	add	r11,r6,r11
800079b4:	50 9b       	stdsp	sp[0x24],r11
800079b6:	16 98       	mov	r8,r11
800079b8:	2f f8       	sub	r8,-1
800079ba:	58 08       	cp.w	r8,0
800079bc:	e0 89 00 05 	brgt	800079c6 <_dtoa_r+0x2f6>
800079c0:	10 91       	mov	r1,r8
800079c2:	30 18       	mov	r8,1
800079c4:	c0 28       	rjmp	800079c8 <_dtoa_r+0x2f8>
800079c6:	10 91       	mov	r1,r8
800079c8:	30 09       	mov	r9,0
800079ca:	6e 9a       	ld.w	r10,r7[0x24]
800079cc:	95 19       	st.w	r10[0x4],r9
800079ce:	30 49       	mov	r9,4
800079d0:	c0 68       	rjmp	800079dc <_dtoa_r+0x30c>
800079d2:	d7 03       	nop
800079d4:	6a 1a       	ld.w	r10,r5[0x4]
800079d6:	a1 79       	lsl	r9,0x1
800079d8:	2f fa       	sub	r10,-1
800079da:	8b 1a       	st.w	r5[0x4],r10
800079dc:	6e 95       	ld.w	r5,r7[0x24]
800079de:	f2 ca ff ec 	sub	r10,r9,-20
800079e2:	10 3a       	cp.w	r10,r8
800079e4:	fe 98 ff f8 	brls	800079d4 <_dtoa_r+0x304>
800079e8:	6a 1b       	ld.w	r11,r5[0x4]
800079ea:	0e 9c       	mov	r12,r7
800079ec:	e0 a0 0b 5e 	rcall	800090a8 <_Balloc>
800079f0:	58 e1       	cp.w	r1,14
800079f2:	5f 88       	srls	r8
800079f4:	8b 0c       	st.w	r5[0x0],r12
800079f6:	f1 e4 00 04 	and	r4,r8,r4
800079fa:	6e 98       	ld.w	r8,r7[0x24]
800079fc:	70 08       	ld.w	r8,r8[0x0]
800079fe:	50 88       	stdsp	sp[0x20],r8
80007a00:	e0 80 01 82 	breq	80007d04 <_dtoa_r+0x634>
80007a04:	58 06       	cp.w	r6,0
80007a06:	e0 8a 00 43 	brle	80007a8c <_dtoa_r+0x3bc>
80007a0a:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80007a0e:	fe c8 c3 ae 	sub	r8,pc,-15442
80007a12:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80007a16:	fa e5 00 18 	st.d	sp[24],r4
80007a1a:	ec 04 14 04 	asr	r4,r6,0x4
80007a1e:	ed b4 00 04 	bld	r4,0x4
80007a22:	c0 30       	breq	80007a28 <_dtoa_r+0x358>
80007a24:	30 25       	mov	r5,2
80007a26:	c1 08       	rjmp	80007a46 <_dtoa_r+0x376>
80007a28:	fe c8 c3 00 	sub	r8,pc,-15616
80007a2c:	f0 e8 00 20 	ld.d	r8,r8[32]
80007a30:	fa ea 00 3c 	ld.d	r10,sp[60]
80007a34:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80007a38:	e0 a0 14 02 	rcall	8000a23c <__avr32_f64_div>
80007a3c:	30 35       	mov	r5,3
80007a3e:	14 98       	mov	r8,r10
80007a40:	16 99       	mov	r9,r11
80007a42:	fa e9 00 08 	st.d	sp[8],r8
80007a46:	fe cc c3 1e 	sub	r12,pc,-15586
80007a4a:	50 a3       	stdsp	sp[0x28],r3
80007a4c:	0c 93       	mov	r3,r6
80007a4e:	18 96       	mov	r6,r12
80007a50:	c0 f8       	rjmp	80007a6e <_dtoa_r+0x39e>
80007a52:	fa ea 00 18 	ld.d	r10,sp[24]
80007a56:	ed b4 00 00 	bld	r4,0x0
80007a5a:	c0 81       	brne	80007a6a <_dtoa_r+0x39a>
80007a5c:	ec e8 00 00 	ld.d	r8,r6[0]
80007a60:	2f f5       	sub	r5,-1
80007a62:	e0 a0 10 a7 	rcall	80009bb0 <__avr32_f64_mul>
80007a66:	fa eb 00 18 	st.d	sp[24],r10
80007a6a:	a1 54       	asr	r4,0x1
80007a6c:	2f 86       	sub	r6,-8
80007a6e:	58 04       	cp.w	r4,0
80007a70:	cf 11       	brne	80007a52 <_dtoa_r+0x382>
80007a72:	fa e8 00 18 	ld.d	r8,sp[24]
80007a76:	fa ea 00 08 	ld.d	r10,sp[8]
80007a7a:	06 96       	mov	r6,r3
80007a7c:	e0 a0 13 e0 	rcall	8000a23c <__avr32_f64_div>
80007a80:	40 a3       	lddsp	r3,sp[0x28]
80007a82:	14 98       	mov	r8,r10
80007a84:	16 99       	mov	r9,r11
80007a86:	fa e9 00 08 	st.d	sp[8],r8
80007a8a:	c2 f8       	rjmp	80007ae8 <_dtoa_r+0x418>
80007a8c:	ec 08 11 00 	rsub	r8,r6,0
80007a90:	c0 31       	brne	80007a96 <_dtoa_r+0x3c6>
80007a92:	30 25       	mov	r5,2
80007a94:	c2 a8       	rjmp	80007ae8 <_dtoa_r+0x418>
80007a96:	fe cc c3 6e 	sub	r12,pc,-15506
80007a9a:	f0 04 14 04 	asr	r4,r8,0x4
80007a9e:	50 1c       	stdsp	sp[0x4],r12
80007aa0:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80007aa4:	fe c9 c4 44 	sub	r9,pc,-15292
80007aa8:	fa ea 00 3c 	ld.d	r10,sp[60]
80007aac:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80007ab0:	e0 a0 10 80 	rcall	80009bb0 <__avr32_f64_mul>
80007ab4:	40 1c       	lddsp	r12,sp[0x4]
80007ab6:	50 63       	stdsp	sp[0x18],r3
80007ab8:	30 25       	mov	r5,2
80007aba:	0c 93       	mov	r3,r6
80007abc:	fa eb 00 08 	st.d	sp[8],r10
80007ac0:	18 96       	mov	r6,r12
80007ac2:	c0 f8       	rjmp	80007ae0 <_dtoa_r+0x410>
80007ac4:	fa ea 00 08 	ld.d	r10,sp[8]
80007ac8:	ed b4 00 00 	bld	r4,0x0
80007acc:	c0 81       	brne	80007adc <_dtoa_r+0x40c>
80007ace:	ec e8 00 00 	ld.d	r8,r6[0]
80007ad2:	2f f5       	sub	r5,-1
80007ad4:	e0 a0 10 6e 	rcall	80009bb0 <__avr32_f64_mul>
80007ad8:	fa eb 00 08 	st.d	sp[8],r10
80007adc:	a1 54       	asr	r4,0x1
80007ade:	2f 86       	sub	r6,-8
80007ae0:	58 04       	cp.w	r4,0
80007ae2:	cf 11       	brne	80007ac4 <_dtoa_r+0x3f4>
80007ae4:	06 96       	mov	r6,r3
80007ae6:	40 63       	lddsp	r3,sp[0x18]
80007ae8:	41 4a       	lddsp	r10,sp[0x50]
80007aea:	58 0a       	cp.w	r10,0
80007aec:	c2 a0       	breq	80007b40 <_dtoa_r+0x470>
80007aee:	fa e8 00 08 	ld.d	r8,sp[8]
80007af2:	58 01       	cp.w	r1,0
80007af4:	5f 94       	srgt	r4
80007af6:	fa e9 00 18 	st.d	sp[24],r8
80007afa:	30 08       	mov	r8,0
80007afc:	fc 19 3f f0 	movh	r9,0x3ff0
80007b00:	fa ea 00 18 	ld.d	r10,sp[24]
80007b04:	e0 a0 13 68 	rcall	8000a1d4 <__avr32_f64_cmp_lt>
80007b08:	f9 bc 00 00 	moveq	r12,0
80007b0c:	f9 bc 01 01 	movne	r12,1
80007b10:	e9 ec 00 0c 	and	r12,r4,r12
80007b14:	c1 60       	breq	80007b40 <_dtoa_r+0x470>
80007b16:	40 98       	lddsp	r8,sp[0x24]
80007b18:	58 08       	cp.w	r8,0
80007b1a:	e0 8a 00 f1 	brle	80007cfc <_dtoa_r+0x62c>
80007b1e:	30 08       	mov	r8,0
80007b20:	fc 19 40 24 	movh	r9,0x4024
80007b24:	ec c4 00 01 	sub	r4,r6,1
80007b28:	fa ea 00 18 	ld.d	r10,sp[24]
80007b2c:	2f f5       	sub	r5,-1
80007b2e:	50 64       	stdsp	sp[0x18],r4
80007b30:	e0 a0 10 40 	rcall	80009bb0 <__avr32_f64_mul>
80007b34:	40 94       	lddsp	r4,sp[0x24]
80007b36:	14 98       	mov	r8,r10
80007b38:	16 99       	mov	r9,r11
80007b3a:	fa e9 00 08 	st.d	sp[8],r8
80007b3e:	c0 38       	rjmp	80007b44 <_dtoa_r+0x474>
80007b40:	50 66       	stdsp	sp[0x18],r6
80007b42:	02 94       	mov	r4,r1
80007b44:	0a 9c       	mov	r12,r5
80007b46:	e0 a0 12 90 	rcall	8000a066 <__avr32_s32_to_f64>
80007b4a:	fa e8 00 08 	ld.d	r8,sp[8]
80007b4e:	e0 a0 10 31 	rcall	80009bb0 <__avr32_f64_mul>
80007b52:	30 08       	mov	r8,0
80007b54:	fc 19 40 1c 	movh	r9,0x401c
80007b58:	e0 a0 11 e6 	rcall	80009f24 <__avr32_f64_add>
80007b5c:	14 98       	mov	r8,r10
80007b5e:	16 99       	mov	r9,r11
80007b60:	fa e9 00 28 	st.d	sp[40],r8
80007b64:	fc 18 fc c0 	movh	r8,0xfcc0
80007b68:	40 a5       	lddsp	r5,sp[0x28]
80007b6a:	10 05       	add	r5,r8
80007b6c:	50 a5       	stdsp	sp[0x28],r5
80007b6e:	58 04       	cp.w	r4,0
80007b70:	c2 11       	brne	80007bb2 <_dtoa_r+0x4e2>
80007b72:	fa ea 00 08 	ld.d	r10,sp[8]
80007b76:	30 08       	mov	r8,0
80007b78:	fc 19 40 14 	movh	r9,0x4014
80007b7c:	e0 a0 11 06 	rcall	80009d88 <__avr32_f64_sub>
80007b80:	40 bc       	lddsp	r12,sp[0x2c]
80007b82:	fa eb 00 08 	st.d	sp[8],r10
80007b86:	14 98       	mov	r8,r10
80007b88:	16 99       	mov	r9,r11
80007b8a:	18 9a       	mov	r10,r12
80007b8c:	0a 9b       	mov	r11,r5
80007b8e:	e0 a0 13 23 	rcall	8000a1d4 <__avr32_f64_cmp_lt>
80007b92:	e0 81 02 54 	brne	8000803a <_dtoa_r+0x96a>
80007b96:	0a 98       	mov	r8,r5
80007b98:	40 b9       	lddsp	r9,sp[0x2c]
80007b9a:	ee 18 80 00 	eorh	r8,0x8000
80007b9e:	fa ea 00 08 	ld.d	r10,sp[8]
80007ba2:	10 95       	mov	r5,r8
80007ba4:	12 98       	mov	r8,r9
80007ba6:	0a 99       	mov	r9,r5
80007ba8:	e0 a0 13 16 	rcall	8000a1d4 <__avr32_f64_cmp_lt>
80007bac:	e0 81 02 3e 	brne	80008028 <_dtoa_r+0x958>
80007bb0:	ca 68       	rjmp	80007cfc <_dtoa_r+0x62c>
80007bb2:	fe c9 c5 52 	sub	r9,pc,-15022
80007bb6:	e8 c8 00 01 	sub	r8,r4,1
80007bba:	40 d5       	lddsp	r5,sp[0x34]
80007bbc:	58 05       	cp.w	r5,0
80007bbe:	c4 f0       	breq	80007c5c <_dtoa_r+0x58c>
80007bc0:	30 0c       	mov	r12,0
80007bc2:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80007bc6:	51 3c       	stdsp	sp[0x4c],r12
80007bc8:	30 0a       	mov	r10,0
80007bca:	fc 1b 3f e0 	movh	r11,0x3fe0
80007bce:	e0 a0 13 37 	rcall	8000a23c <__avr32_f64_div>
80007bd2:	fa e8 00 28 	ld.d	r8,sp[40]
80007bd6:	40 85       	lddsp	r5,sp[0x20]
80007bd8:	e0 a0 10 d8 	rcall	80009d88 <__avr32_f64_sub>
80007bdc:	fa eb 00 28 	st.d	sp[40],r10
80007be0:	fa ea 00 08 	ld.d	r10,sp[8]
80007be4:	e0 a0 12 2a 	rcall	8000a038 <__avr32_f64_to_s32>
80007be8:	51 6c       	stdsp	sp[0x58],r12
80007bea:	e0 a0 12 3e 	rcall	8000a066 <__avr32_s32_to_f64>
80007bee:	14 98       	mov	r8,r10
80007bf0:	16 99       	mov	r9,r11
80007bf2:	fa ea 00 08 	ld.d	r10,sp[8]
80007bf6:	e0 a0 10 c9 	rcall	80009d88 <__avr32_f64_sub>
80007bfa:	fa eb 00 08 	st.d	sp[8],r10
80007bfe:	41 68       	lddsp	r8,sp[0x58]
80007c00:	2d 08       	sub	r8,-48
80007c02:	0a c8       	st.b	r5++,r8
80007c04:	41 39       	lddsp	r9,sp[0x4c]
80007c06:	2f f9       	sub	r9,-1
80007c08:	51 39       	stdsp	sp[0x4c],r9
80007c0a:	fa e8 00 28 	ld.d	r8,sp[40]
80007c0e:	e0 a0 12 e3 	rcall	8000a1d4 <__avr32_f64_cmp_lt>
80007c12:	e0 81 03 39 	brne	80008284 <_dtoa_r+0xbb4>
80007c16:	fa e8 00 08 	ld.d	r8,sp[8]
80007c1a:	30 0a       	mov	r10,0
80007c1c:	fc 1b 3f f0 	movh	r11,0x3ff0
80007c20:	e0 a0 10 b4 	rcall	80009d88 <__avr32_f64_sub>
80007c24:	fa e8 00 28 	ld.d	r8,sp[40]
80007c28:	e0 a0 12 d6 	rcall	8000a1d4 <__avr32_f64_cmp_lt>
80007c2c:	fa ea 00 28 	ld.d	r10,sp[40]
80007c30:	30 08       	mov	r8,0
80007c32:	fc 19 40 24 	movh	r9,0x4024
80007c36:	e0 81 00 da 	brne	80007dea <_dtoa_r+0x71a>
80007c3a:	41 3c       	lddsp	r12,sp[0x4c]
80007c3c:	08 3c       	cp.w	r12,r4
80007c3e:	c5 f4       	brge	80007cfc <_dtoa_r+0x62c>
80007c40:	e0 a0 0f b8 	rcall	80009bb0 <__avr32_f64_mul>
80007c44:	30 08       	mov	r8,0
80007c46:	fa eb 00 28 	st.d	sp[40],r10
80007c4a:	fc 19 40 24 	movh	r9,0x4024
80007c4e:	fa ea 00 08 	ld.d	r10,sp[8]
80007c52:	e0 a0 0f af 	rcall	80009bb0 <__avr32_f64_mul>
80007c56:	fa eb 00 08 	st.d	sp[8],r10
80007c5a:	cc 3b       	rjmp	80007be0 <_dtoa_r+0x510>
80007c5c:	40 85       	lddsp	r5,sp[0x20]
80007c5e:	08 05       	add	r5,r4
80007c60:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80007c64:	51 35       	stdsp	sp[0x4c],r5
80007c66:	fa e8 00 28 	ld.d	r8,sp[40]
80007c6a:	40 85       	lddsp	r5,sp[0x20]
80007c6c:	e0 a0 0f a2 	rcall	80009bb0 <__avr32_f64_mul>
80007c70:	fa eb 00 28 	st.d	sp[40],r10
80007c74:	fa ea 00 08 	ld.d	r10,sp[8]
80007c78:	e0 a0 11 e0 	rcall	8000a038 <__avr32_f64_to_s32>
80007c7c:	51 6c       	stdsp	sp[0x58],r12
80007c7e:	e0 a0 11 f4 	rcall	8000a066 <__avr32_s32_to_f64>
80007c82:	14 98       	mov	r8,r10
80007c84:	16 99       	mov	r9,r11
80007c86:	fa ea 00 08 	ld.d	r10,sp[8]
80007c8a:	e0 a0 10 7f 	rcall	80009d88 <__avr32_f64_sub>
80007c8e:	fa eb 00 08 	st.d	sp[8],r10
80007c92:	41 68       	lddsp	r8,sp[0x58]
80007c94:	2d 08       	sub	r8,-48
80007c96:	0a c8       	st.b	r5++,r8
80007c98:	41 3c       	lddsp	r12,sp[0x4c]
80007c9a:	18 35       	cp.w	r5,r12
80007c9c:	c2 81       	brne	80007cec <_dtoa_r+0x61c>
80007c9e:	30 08       	mov	r8,0
80007ca0:	fc 19 3f e0 	movh	r9,0x3fe0
80007ca4:	fa ea 00 28 	ld.d	r10,sp[40]
80007ca8:	e0 a0 11 3e 	rcall	80009f24 <__avr32_f64_add>
80007cac:	40 85       	lddsp	r5,sp[0x20]
80007cae:	fa e8 00 08 	ld.d	r8,sp[8]
80007cb2:	08 05       	add	r5,r4
80007cb4:	e0 a0 12 90 	rcall	8000a1d4 <__avr32_f64_cmp_lt>
80007cb8:	e0 81 00 99 	brne	80007dea <_dtoa_r+0x71a>
80007cbc:	fa e8 00 28 	ld.d	r8,sp[40]
80007cc0:	30 0a       	mov	r10,0
80007cc2:	fc 1b 3f e0 	movh	r11,0x3fe0
80007cc6:	e0 a0 10 61 	rcall	80009d88 <__avr32_f64_sub>
80007cca:	14 98       	mov	r8,r10
80007ccc:	16 99       	mov	r9,r11
80007cce:	fa ea 00 08 	ld.d	r10,sp[8]
80007cd2:	e0 a0 12 81 	rcall	8000a1d4 <__avr32_f64_cmp_lt>
80007cd6:	c1 30       	breq	80007cfc <_dtoa_r+0x62c>
80007cd8:	33 09       	mov	r9,48
80007cda:	0a 98       	mov	r8,r5
80007cdc:	11 7a       	ld.ub	r10,--r8
80007cde:	f2 0a 18 00 	cp.b	r10,r9
80007ce2:	e0 81 02 d1 	brne	80008284 <_dtoa_r+0xbb4>
80007ce6:	10 95       	mov	r5,r8
80007ce8:	cf 9b       	rjmp	80007cda <_dtoa_r+0x60a>
80007cea:	d7 03       	nop
80007cec:	30 08       	mov	r8,0
80007cee:	fc 19 40 24 	movh	r9,0x4024
80007cf2:	e0 a0 0f 5f 	rcall	80009bb0 <__avr32_f64_mul>
80007cf6:	fa eb 00 08 	st.d	sp[8],r10
80007cfa:	cb db       	rjmp	80007c74 <_dtoa_r+0x5a4>
80007cfc:	fa ea 00 3c 	ld.d	r10,sp[60]
80007d00:	fa eb 00 08 	st.d	sp[8],r10
80007d04:	58 e6       	cp.w	r6,14
80007d06:	5f ab       	srle	r11
80007d08:	41 8a       	lddsp	r10,sp[0x60]
80007d0a:	30 08       	mov	r8,0
80007d0c:	f4 09 11 ff 	rsub	r9,r10,-1
80007d10:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80007d14:	f0 09 18 00 	cp.b	r9,r8
80007d18:	e0 80 00 82 	breq	80007e1c <_dtoa_r+0x74c>
80007d1c:	40 ea       	lddsp	r10,sp[0x38]
80007d1e:	58 01       	cp.w	r1,0
80007d20:	5f a9       	srle	r9
80007d22:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80007d26:	fe ca c6 c6 	sub	r10,pc,-14650
80007d2a:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80007d2e:	fa e5 00 10 	st.d	sp[16],r4
80007d32:	f0 09 18 00 	cp.b	r9,r8
80007d36:	c1 40       	breq	80007d5e <_dtoa_r+0x68e>
80007d38:	58 01       	cp.w	r1,0
80007d3a:	e0 81 01 77 	brne	80008028 <_dtoa_r+0x958>
80007d3e:	30 08       	mov	r8,0
80007d40:	fc 19 40 14 	movh	r9,0x4014
80007d44:	08 9a       	mov	r10,r4
80007d46:	0a 9b       	mov	r11,r5
80007d48:	e0 a0 0f 34 	rcall	80009bb0 <__avr32_f64_mul>
80007d4c:	fa e8 00 08 	ld.d	r8,sp[8]
80007d50:	e0 a0 12 0e 	rcall	8000a16c <__avr32_f64_cmp_ge>
80007d54:	e0 81 01 6a 	brne	80008028 <_dtoa_r+0x958>
80007d58:	02 92       	mov	r2,r1
80007d5a:	e0 8f 01 72 	bral	8000803e <_dtoa_r+0x96e>
80007d5e:	40 85       	lddsp	r5,sp[0x20]
80007d60:	30 14       	mov	r4,1
80007d62:	fa e8 00 10 	ld.d	r8,sp[16]
80007d66:	fa ea 00 08 	ld.d	r10,sp[8]
80007d6a:	e0 a0 12 69 	rcall	8000a23c <__avr32_f64_div>
80007d6e:	e0 a0 11 65 	rcall	8000a038 <__avr32_f64_to_s32>
80007d72:	18 92       	mov	r2,r12
80007d74:	e0 a0 11 79 	rcall	8000a066 <__avr32_s32_to_f64>
80007d78:	fa e8 00 10 	ld.d	r8,sp[16]
80007d7c:	e0 a0 0f 1a 	rcall	80009bb0 <__avr32_f64_mul>
80007d80:	14 98       	mov	r8,r10
80007d82:	16 99       	mov	r9,r11
80007d84:	fa ea 00 08 	ld.d	r10,sp[8]
80007d88:	e0 a0 10 00 	rcall	80009d88 <__avr32_f64_sub>
80007d8c:	fa eb 00 08 	st.d	sp[8],r10
80007d90:	e4 c8 ff d0 	sub	r8,r2,-48
80007d94:	0a c8       	st.b	r5++,r8
80007d96:	fc 19 40 24 	movh	r9,0x4024
80007d9a:	30 08       	mov	r8,0
80007d9c:	02 34       	cp.w	r4,r1
80007d9e:	c3 31       	brne	80007e04 <_dtoa_r+0x734>
80007da0:	fa e8 00 08 	ld.d	r8,sp[8]
80007da4:	e0 a0 10 c0 	rcall	80009f24 <__avr32_f64_add>
80007da8:	16 91       	mov	r1,r11
80007daa:	14 90       	mov	r0,r10
80007dac:	14 98       	mov	r8,r10
80007dae:	02 99       	mov	r9,r1
80007db0:	fa ea 00 10 	ld.d	r10,sp[16]
80007db4:	e0 a0 12 10 	rcall	8000a1d4 <__avr32_f64_cmp_lt>
80007db8:	c1 a1       	brne	80007dec <_dtoa_r+0x71c>
80007dba:	fa e8 00 10 	ld.d	r8,sp[16]
80007dbe:	00 9a       	mov	r10,r0
80007dc0:	02 9b       	mov	r11,r1
80007dc2:	e0 a0 11 c2 	rcall	8000a146 <__avr32_f64_cmp_eq>
80007dc6:	e0 80 02 5e 	breq	80008282 <_dtoa_r+0xbb2>
80007dca:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80007dce:	c0 f1       	brne	80007dec <_dtoa_r+0x71c>
80007dd0:	e0 8f 02 59 	bral	80008282 <_dtoa_r+0xbb2>
80007dd4:	40 8a       	lddsp	r10,sp[0x20]
80007dd6:	14 38       	cp.w	r8,r10
80007dd8:	c0 30       	breq	80007dde <_dtoa_r+0x70e>
80007dda:	10 95       	mov	r5,r8
80007ddc:	c0 98       	rjmp	80007dee <_dtoa_r+0x71e>
80007dde:	33 08       	mov	r8,48
80007de0:	40 89       	lddsp	r9,sp[0x20]
80007de2:	2f f6       	sub	r6,-1
80007de4:	b2 88       	st.b	r9[0x0],r8
80007de6:	40 88       	lddsp	r8,sp[0x20]
80007de8:	c0 88       	rjmp	80007df8 <_dtoa_r+0x728>
80007dea:	40 66       	lddsp	r6,sp[0x18]
80007dec:	33 99       	mov	r9,57
80007dee:	0a 98       	mov	r8,r5
80007df0:	11 7a       	ld.ub	r10,--r8
80007df2:	f2 0a 18 00 	cp.b	r10,r9
80007df6:	ce f0       	breq	80007dd4 <_dtoa_r+0x704>
80007df8:	50 66       	stdsp	sp[0x18],r6
80007dfa:	11 89       	ld.ub	r9,r8[0x0]
80007dfc:	2f f9       	sub	r9,-1
80007dfe:	b0 89       	st.b	r8[0x0],r9
80007e00:	e0 8f 02 42 	bral	80008284 <_dtoa_r+0xbb4>
80007e04:	e0 a0 0e d6 	rcall	80009bb0 <__avr32_f64_mul>
80007e08:	2f f4       	sub	r4,-1
80007e0a:	fa eb 00 08 	st.d	sp[8],r10
80007e0e:	30 08       	mov	r8,0
80007e10:	30 09       	mov	r9,0
80007e12:	e0 a0 11 9a 	rcall	8000a146 <__avr32_f64_cmp_eq>
80007e16:	ca 60       	breq	80007d62 <_dtoa_r+0x692>
80007e18:	e0 8f 02 35 	bral	80008282 <_dtoa_r+0xbb2>
80007e1c:	40 d8       	lddsp	r8,sp[0x34]
80007e1e:	58 08       	cp.w	r8,0
80007e20:	c0 51       	brne	80007e2a <_dtoa_r+0x75a>
80007e22:	04 98       	mov	r8,r2
80007e24:	00 95       	mov	r5,r0
80007e26:	40 d4       	lddsp	r4,sp[0x34]
80007e28:	c3 78       	rjmp	80007e96 <_dtoa_r+0x7c6>
80007e2a:	40 c5       	lddsp	r5,sp[0x30]
80007e2c:	58 15       	cp.w	r5,1
80007e2e:	e0 89 00 0f 	brgt	80007e4c <_dtoa_r+0x77c>
80007e32:	41 74       	lddsp	r4,sp[0x5c]
80007e34:	58 04       	cp.w	r4,0
80007e36:	c0 40       	breq	80007e3e <_dtoa_r+0x76e>
80007e38:	f4 c9 fb cd 	sub	r9,r10,-1075
80007e3c:	c0 48       	rjmp	80007e44 <_dtoa_r+0x774>
80007e3e:	41 99       	lddsp	r9,sp[0x64]
80007e40:	f2 09 11 36 	rsub	r9,r9,54
80007e44:	04 98       	mov	r8,r2
80007e46:	00 95       	mov	r5,r0
80007e48:	c1 c8       	rjmp	80007e80 <_dtoa_r+0x7b0>
80007e4a:	d7 03       	nop
80007e4c:	e2 c8 00 01 	sub	r8,r1,1
80007e50:	58 01       	cp.w	r1,0
80007e52:	e0 05 17 40 	movge	r5,r0
80007e56:	e2 09 17 40 	movge	r9,r1
80007e5a:	e1 d1 e5 15 	sublt	r5,r0,r1
80007e5e:	f9 b9 05 00 	movlt	r9,0
80007e62:	10 32       	cp.w	r2,r8
80007e64:	e5 d8 e4 18 	subge	r8,r2,r8
80007e68:	f1 d2 e5 18 	sublt	r8,r8,r2
80007e6c:	e5 d8 e5 02 	addlt	r2,r2,r8
80007e70:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80007e74:	f9 d8 e5 0c 	addlt	r12,r12,r8
80007e78:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80007e7c:	f9 b8 05 00 	movlt	r8,0
80007e80:	40 4b       	lddsp	r11,sp[0x10]
80007e82:	12 0b       	add	r11,r9
80007e84:	50 08       	stdsp	sp[0x0],r8
80007e86:	50 4b       	stdsp	sp[0x10],r11
80007e88:	12 00       	add	r0,r9
80007e8a:	30 1b       	mov	r11,1
80007e8c:	0e 9c       	mov	r12,r7
80007e8e:	e0 a0 0a c1 	rcall	80009410 <__i2b>
80007e92:	40 08       	lddsp	r8,sp[0x0]
80007e94:	18 94       	mov	r4,r12
80007e96:	40 4a       	lddsp	r10,sp[0x10]
80007e98:	58 05       	cp.w	r5,0
80007e9a:	5f 99       	srgt	r9
80007e9c:	58 0a       	cp.w	r10,0
80007e9e:	5f 9a       	srgt	r10
80007ea0:	f5 e9 00 09 	and	r9,r10,r9
80007ea4:	c0 80       	breq	80007eb4 <_dtoa_r+0x7e4>
80007ea6:	40 4c       	lddsp	r12,sp[0x10]
80007ea8:	f8 05 0d 49 	min	r9,r12,r5
80007eac:	12 1c       	sub	r12,r9
80007eae:	12 10       	sub	r0,r9
80007eb0:	50 4c       	stdsp	sp[0x10],r12
80007eb2:	12 15       	sub	r5,r9
80007eb4:	58 02       	cp.w	r2,0
80007eb6:	e0 8a 00 27 	brle	80007f04 <_dtoa_r+0x834>
80007eba:	40 db       	lddsp	r11,sp[0x34]
80007ebc:	58 0b       	cp.w	r11,0
80007ebe:	c1 d0       	breq	80007ef8 <_dtoa_r+0x828>
80007ec0:	58 08       	cp.w	r8,0
80007ec2:	e0 8a 00 17 	brle	80007ef0 <_dtoa_r+0x820>
80007ec6:	10 9a       	mov	r10,r8
80007ec8:	50 08       	stdsp	sp[0x0],r8
80007eca:	08 9b       	mov	r11,r4
80007ecc:	0e 9c       	mov	r12,r7
80007ece:	e0 a0 0a e7 	rcall	8000949c <__pow5mult>
80007ed2:	06 9a       	mov	r10,r3
80007ed4:	18 9b       	mov	r11,r12
80007ed6:	18 94       	mov	r4,r12
80007ed8:	0e 9c       	mov	r12,r7
80007eda:	e0 a0 0a 1b 	rcall	80009310 <__multiply>
80007ede:	18 99       	mov	r9,r12
80007ee0:	06 9b       	mov	r11,r3
80007ee2:	50 19       	stdsp	sp[0x4],r9
80007ee4:	0e 9c       	mov	r12,r7
80007ee6:	e0 a0 08 c7 	rcall	80009074 <_Bfree>
80007eea:	40 19       	lddsp	r9,sp[0x4]
80007eec:	40 08       	lddsp	r8,sp[0x0]
80007eee:	12 93       	mov	r3,r9
80007ef0:	e4 08 01 0a 	sub	r10,r2,r8
80007ef4:	c0 80       	breq	80007f04 <_dtoa_r+0x834>
80007ef6:	c0 28       	rjmp	80007efa <_dtoa_r+0x82a>
80007ef8:	04 9a       	mov	r10,r2
80007efa:	06 9b       	mov	r11,r3
80007efc:	0e 9c       	mov	r12,r7
80007efe:	e0 a0 0a cf 	rcall	8000949c <__pow5mult>
80007f02:	18 93       	mov	r3,r12
80007f04:	30 1b       	mov	r11,1
80007f06:	0e 9c       	mov	r12,r7
80007f08:	e0 a0 0a 84 	rcall	80009410 <__i2b>
80007f0c:	41 1a       	lddsp	r10,sp[0x44]
80007f0e:	18 92       	mov	r2,r12
80007f10:	58 0a       	cp.w	r10,0
80007f12:	e0 8a 00 07 	brle	80007f20 <_dtoa_r+0x850>
80007f16:	18 9b       	mov	r11,r12
80007f18:	0e 9c       	mov	r12,r7
80007f1a:	e0 a0 0a c1 	rcall	8000949c <__pow5mult>
80007f1e:	18 92       	mov	r2,r12
80007f20:	40 c9       	lddsp	r9,sp[0x30]
80007f22:	58 19       	cp.w	r9,1
80007f24:	e0 89 00 14 	brgt	80007f4c <_dtoa_r+0x87c>
80007f28:	40 38       	lddsp	r8,sp[0xc]
80007f2a:	58 08       	cp.w	r8,0
80007f2c:	c1 01       	brne	80007f4c <_dtoa_r+0x87c>
80007f2e:	40 29       	lddsp	r9,sp[0x8]
80007f30:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80007f34:	c0 c1       	brne	80007f4c <_dtoa_r+0x87c>
80007f36:	12 98       	mov	r8,r9
80007f38:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80007f3c:	c0 80       	breq	80007f4c <_dtoa_r+0x87c>
80007f3e:	40 4c       	lddsp	r12,sp[0x10]
80007f40:	30 1b       	mov	r11,1
80007f42:	2f fc       	sub	r12,-1
80007f44:	2f f0       	sub	r0,-1
80007f46:	50 4c       	stdsp	sp[0x10],r12
80007f48:	50 6b       	stdsp	sp[0x18],r11
80007f4a:	c0 38       	rjmp	80007f50 <_dtoa_r+0x880>
80007f4c:	30 0a       	mov	r10,0
80007f4e:	50 6a       	stdsp	sp[0x18],r10
80007f50:	41 19       	lddsp	r9,sp[0x44]
80007f52:	58 09       	cp.w	r9,0
80007f54:	c0 31       	brne	80007f5a <_dtoa_r+0x88a>
80007f56:	30 1c       	mov	r12,1
80007f58:	c0 98       	rjmp	80007f6a <_dtoa_r+0x89a>
80007f5a:	64 48       	ld.w	r8,r2[0x10]
80007f5c:	2f c8       	sub	r8,-4
80007f5e:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80007f62:	e0 a0 07 f9 	rcall	80008f54 <__hi0bits>
80007f66:	f8 0c 11 20 	rsub	r12,r12,32
80007f6a:	40 4b       	lddsp	r11,sp[0x10]
80007f6c:	f8 0b 00 08 	add	r8,r12,r11
80007f70:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80007f74:	c0 c0       	breq	80007f8c <_dtoa_r+0x8bc>
80007f76:	f0 08 11 20 	rsub	r8,r8,32
80007f7a:	58 48       	cp.w	r8,4
80007f7c:	e0 8a 00 06 	brle	80007f88 <_dtoa_r+0x8b8>
80007f80:	20 48       	sub	r8,4
80007f82:	10 0b       	add	r11,r8
80007f84:	50 4b       	stdsp	sp[0x10],r11
80007f86:	c0 78       	rjmp	80007f94 <_dtoa_r+0x8c4>
80007f88:	58 48       	cp.w	r8,4
80007f8a:	c0 70       	breq	80007f98 <_dtoa_r+0x8c8>
80007f8c:	40 4a       	lddsp	r10,sp[0x10]
80007f8e:	2e 48       	sub	r8,-28
80007f90:	10 0a       	add	r10,r8
80007f92:	50 4a       	stdsp	sp[0x10],r10
80007f94:	10 00       	add	r0,r8
80007f96:	10 05       	add	r5,r8
80007f98:	58 00       	cp.w	r0,0
80007f9a:	e0 8a 00 08 	brle	80007faa <_dtoa_r+0x8da>
80007f9e:	06 9b       	mov	r11,r3
80007fa0:	00 9a       	mov	r10,r0
80007fa2:	0e 9c       	mov	r12,r7
80007fa4:	e0 a0 09 72 	rcall	80009288 <__lshift>
80007fa8:	18 93       	mov	r3,r12
80007faa:	40 49       	lddsp	r9,sp[0x10]
80007fac:	58 09       	cp.w	r9,0
80007fae:	e0 8a 00 08 	brle	80007fbe <_dtoa_r+0x8ee>
80007fb2:	04 9b       	mov	r11,r2
80007fb4:	12 9a       	mov	r10,r9
80007fb6:	0e 9c       	mov	r12,r7
80007fb8:	e0 a0 09 68 	rcall	80009288 <__lshift>
80007fbc:	18 92       	mov	r2,r12
80007fbe:	41 48       	lddsp	r8,sp[0x50]
80007fc0:	58 08       	cp.w	r8,0
80007fc2:	c1 b0       	breq	80007ff8 <_dtoa_r+0x928>
80007fc4:	04 9b       	mov	r11,r2
80007fc6:	06 9c       	mov	r12,r3
80007fc8:	e0 a0 08 3d 	rcall	80009042 <__mcmp>
80007fcc:	c1 64       	brge	80007ff8 <_dtoa_r+0x928>
80007fce:	06 9b       	mov	r11,r3
80007fd0:	30 09       	mov	r9,0
80007fd2:	30 aa       	mov	r10,10
80007fd4:	0e 9c       	mov	r12,r7
80007fd6:	e0 a0 0a 25 	rcall	80009420 <__multadd>
80007fda:	20 16       	sub	r6,1
80007fdc:	18 93       	mov	r3,r12
80007fde:	40 dc       	lddsp	r12,sp[0x34]
80007fe0:	58 0c       	cp.w	r12,0
80007fe2:	c0 31       	brne	80007fe8 <_dtoa_r+0x918>
80007fe4:	40 91       	lddsp	r1,sp[0x24]
80007fe6:	c0 98       	rjmp	80007ff8 <_dtoa_r+0x928>
80007fe8:	08 9b       	mov	r11,r4
80007fea:	40 91       	lddsp	r1,sp[0x24]
80007fec:	30 09       	mov	r9,0
80007fee:	30 aa       	mov	r10,10
80007ff0:	0e 9c       	mov	r12,r7
80007ff2:	e0 a0 0a 17 	rcall	80009420 <__multadd>
80007ff6:	18 94       	mov	r4,r12
80007ff8:	58 01       	cp.w	r1,0
80007ffa:	5f a9       	srle	r9
80007ffc:	40 cb       	lddsp	r11,sp[0x30]
80007ffe:	58 2b       	cp.w	r11,2
80008000:	5f 98       	srgt	r8
80008002:	f3 e8 00 08 	and	r8,r9,r8
80008006:	c2 50       	breq	80008050 <_dtoa_r+0x980>
80008008:	58 01       	cp.w	r1,0
8000800a:	c1 11       	brne	8000802c <_dtoa_r+0x95c>
8000800c:	04 9b       	mov	r11,r2
8000800e:	02 99       	mov	r9,r1
80008010:	30 5a       	mov	r10,5
80008012:	0e 9c       	mov	r12,r7
80008014:	e0 a0 0a 06 	rcall	80009420 <__multadd>
80008018:	18 92       	mov	r2,r12
8000801a:	18 9b       	mov	r11,r12
8000801c:	06 9c       	mov	r12,r3
8000801e:	e0 a0 08 12 	rcall	80009042 <__mcmp>
80008022:	e0 89 00 0f 	brgt	80008040 <_dtoa_r+0x970>
80008026:	c0 38       	rjmp	8000802c <_dtoa_r+0x95c>
80008028:	30 02       	mov	r2,0
8000802a:	04 94       	mov	r4,r2
8000802c:	40 ea       	lddsp	r10,sp[0x38]
8000802e:	30 09       	mov	r9,0
80008030:	5c da       	com	r10
80008032:	40 85       	lddsp	r5,sp[0x20]
80008034:	50 6a       	stdsp	sp[0x18],r10
80008036:	50 49       	stdsp	sp[0x10],r9
80008038:	c0 f9       	rjmp	80008256 <_dtoa_r+0xb86>
8000803a:	08 92       	mov	r2,r4
8000803c:	40 66       	lddsp	r6,sp[0x18]
8000803e:	04 94       	mov	r4,r2
80008040:	2f f6       	sub	r6,-1
80008042:	50 66       	stdsp	sp[0x18],r6
80008044:	33 18       	mov	r8,49
80008046:	40 85       	lddsp	r5,sp[0x20]
80008048:	0a c8       	st.b	r5++,r8
8000804a:	30 08       	mov	r8,0
8000804c:	50 48       	stdsp	sp[0x10],r8
8000804e:	c0 49       	rjmp	80008256 <_dtoa_r+0xb86>
80008050:	40 dc       	lddsp	r12,sp[0x34]
80008052:	58 0c       	cp.w	r12,0
80008054:	e0 80 00 b5 	breq	800081be <_dtoa_r+0xaee>
80008058:	58 05       	cp.w	r5,0
8000805a:	e0 8a 00 08 	brle	8000806a <_dtoa_r+0x99a>
8000805e:	08 9b       	mov	r11,r4
80008060:	0a 9a       	mov	r10,r5
80008062:	0e 9c       	mov	r12,r7
80008064:	e0 a0 09 12 	rcall	80009288 <__lshift>
80008068:	18 94       	mov	r4,r12
8000806a:	40 6b       	lddsp	r11,sp[0x18]
8000806c:	58 0b       	cp.w	r11,0
8000806e:	c0 31       	brne	80008074 <_dtoa_r+0x9a4>
80008070:	08 9c       	mov	r12,r4
80008072:	c1 38       	rjmp	80008098 <_dtoa_r+0x9c8>
80008074:	68 1b       	ld.w	r11,r4[0x4]
80008076:	0e 9c       	mov	r12,r7
80008078:	e0 a0 08 18 	rcall	800090a8 <_Balloc>
8000807c:	68 4a       	ld.w	r10,r4[0x10]
8000807e:	18 95       	mov	r5,r12
80008080:	e8 cb ff f4 	sub	r11,r4,-12
80008084:	2f ea       	sub	r10,-2
80008086:	2f 4c       	sub	r12,-12
80008088:	a3 6a       	lsl	r10,0x2
8000808a:	fe b0 e7 e9 	rcall	8000505c <memcpy>
8000808e:	0a 9b       	mov	r11,r5
80008090:	30 1a       	mov	r10,1
80008092:	0e 9c       	mov	r12,r7
80008094:	e0 a0 08 fa 	rcall	80009288 <__lshift>
80008098:	50 44       	stdsp	sp[0x10],r4
8000809a:	40 3a       	lddsp	r10,sp[0xc]
8000809c:	30 19       	mov	r9,1
8000809e:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
800080a2:	18 94       	mov	r4,r12
800080a4:	50 da       	stdsp	sp[0x34],r10
800080a6:	40 85       	lddsp	r5,sp[0x20]
800080a8:	50 99       	stdsp	sp[0x24],r9
800080aa:	50 26       	stdsp	sp[0x8],r6
800080ac:	50 e1       	stdsp	sp[0x38],r1
800080ae:	04 9b       	mov	r11,r2
800080b0:	06 9c       	mov	r12,r3
800080b2:	fe b0 fa 7f 	rcall	800075b0 <quorem>
800080b6:	40 4b       	lddsp	r11,sp[0x10]
800080b8:	f8 c0 ff d0 	sub	r0,r12,-48
800080bc:	06 9c       	mov	r12,r3
800080be:	e0 a0 07 c2 	rcall	80009042 <__mcmp>
800080c2:	08 9a       	mov	r10,r4
800080c4:	50 6c       	stdsp	sp[0x18],r12
800080c6:	04 9b       	mov	r11,r2
800080c8:	0e 9c       	mov	r12,r7
800080ca:	e0 a0 08 77 	rcall	800091b8 <__mdiff>
800080ce:	18 91       	mov	r1,r12
800080d0:	78 38       	ld.w	r8,r12[0xc]
800080d2:	58 08       	cp.w	r8,0
800080d4:	c0 30       	breq	800080da <_dtoa_r+0xa0a>
800080d6:	30 16       	mov	r6,1
800080d8:	c0 68       	rjmp	800080e4 <_dtoa_r+0xa14>
800080da:	18 9b       	mov	r11,r12
800080dc:	06 9c       	mov	r12,r3
800080de:	e0 a0 07 b2 	rcall	80009042 <__mcmp>
800080e2:	18 96       	mov	r6,r12
800080e4:	0e 9c       	mov	r12,r7
800080e6:	02 9b       	mov	r11,r1
800080e8:	e0 a0 07 c6 	rcall	80009074 <_Bfree>
800080ec:	40 cc       	lddsp	r12,sp[0x30]
800080ee:	ed ec 10 08 	or	r8,r6,r12
800080f2:	c0 d1       	brne	8000810c <_dtoa_r+0xa3c>
800080f4:	40 db       	lddsp	r11,sp[0x34]
800080f6:	58 0b       	cp.w	r11,0
800080f8:	c0 a1       	brne	8000810c <_dtoa_r+0xa3c>
800080fa:	40 26       	lddsp	r6,sp[0x8]
800080fc:	e0 40 00 39 	cp.w	r0,57
80008100:	c3 00       	breq	80008160 <_dtoa_r+0xa90>
80008102:	40 6a       	lddsp	r10,sp[0x18]
80008104:	58 0a       	cp.w	r10,0
80008106:	e0 89 00 24 	brgt	8000814e <_dtoa_r+0xa7e>
8000810a:	c2 f8       	rjmp	80008168 <_dtoa_r+0xa98>
8000810c:	40 69       	lddsp	r9,sp[0x18]
8000810e:	58 09       	cp.w	r9,0
80008110:	c0 85       	brlt	80008120 <_dtoa_r+0xa50>
80008112:	12 98       	mov	r8,r9
80008114:	40 cc       	lddsp	r12,sp[0x30]
80008116:	18 48       	or	r8,r12
80008118:	c1 d1       	brne	80008152 <_dtoa_r+0xa82>
8000811a:	40 db       	lddsp	r11,sp[0x34]
8000811c:	58 0b       	cp.w	r11,0
8000811e:	c1 a1       	brne	80008152 <_dtoa_r+0xa82>
80008120:	0c 99       	mov	r9,r6
80008122:	40 26       	lddsp	r6,sp[0x8]
80008124:	58 09       	cp.w	r9,0
80008126:	e0 8a 00 21 	brle	80008168 <_dtoa_r+0xa98>
8000812a:	06 9b       	mov	r11,r3
8000812c:	30 1a       	mov	r10,1
8000812e:	0e 9c       	mov	r12,r7
80008130:	e0 a0 08 ac 	rcall	80009288 <__lshift>
80008134:	04 9b       	mov	r11,r2
80008136:	18 93       	mov	r3,r12
80008138:	e0 a0 07 85 	rcall	80009042 <__mcmp>
8000813c:	e0 89 00 06 	brgt	80008148 <_dtoa_r+0xa78>
80008140:	c1 41       	brne	80008168 <_dtoa_r+0xa98>
80008142:	ed b0 00 00 	bld	r0,0x0
80008146:	c1 11       	brne	80008168 <_dtoa_r+0xa98>
80008148:	e0 40 00 39 	cp.w	r0,57
8000814c:	c0 a0       	breq	80008160 <_dtoa_r+0xa90>
8000814e:	2f f0       	sub	r0,-1
80008150:	c0 c8       	rjmp	80008168 <_dtoa_r+0xa98>
80008152:	58 06       	cp.w	r6,0
80008154:	e0 8a 00 0c 	brle	8000816c <_dtoa_r+0xa9c>
80008158:	40 26       	lddsp	r6,sp[0x8]
8000815a:	e0 40 00 39 	cp.w	r0,57
8000815e:	c0 41       	brne	80008166 <_dtoa_r+0xa96>
80008160:	33 98       	mov	r8,57
80008162:	0a c8       	st.b	r5++,r8
80008164:	c6 78       	rjmp	80008232 <_dtoa_r+0xb62>
80008166:	2f f0       	sub	r0,-1
80008168:	0a c0       	st.b	r5++,r0
8000816a:	c7 58       	rjmp	80008254 <_dtoa_r+0xb84>
8000816c:	0a c0       	st.b	r5++,r0
8000816e:	40 9a       	lddsp	r10,sp[0x24]
80008170:	40 e9       	lddsp	r9,sp[0x38]
80008172:	12 3a       	cp.w	r10,r9
80008174:	c4 30       	breq	800081fa <_dtoa_r+0xb2a>
80008176:	06 9b       	mov	r11,r3
80008178:	30 09       	mov	r9,0
8000817a:	30 aa       	mov	r10,10
8000817c:	0e 9c       	mov	r12,r7
8000817e:	e0 a0 09 51 	rcall	80009420 <__multadd>
80008182:	40 48       	lddsp	r8,sp[0x10]
80008184:	18 93       	mov	r3,r12
80008186:	08 38       	cp.w	r8,r4
80008188:	c0 91       	brne	8000819a <_dtoa_r+0xaca>
8000818a:	10 9b       	mov	r11,r8
8000818c:	30 09       	mov	r9,0
8000818e:	30 aa       	mov	r10,10
80008190:	0e 9c       	mov	r12,r7
80008192:	e0 a0 09 47 	rcall	80009420 <__multadd>
80008196:	50 4c       	stdsp	sp[0x10],r12
80008198:	c0 e8       	rjmp	800081b4 <_dtoa_r+0xae4>
8000819a:	40 4b       	lddsp	r11,sp[0x10]
8000819c:	30 09       	mov	r9,0
8000819e:	30 aa       	mov	r10,10
800081a0:	0e 9c       	mov	r12,r7
800081a2:	e0 a0 09 3f 	rcall	80009420 <__multadd>
800081a6:	08 9b       	mov	r11,r4
800081a8:	50 4c       	stdsp	sp[0x10],r12
800081aa:	30 09       	mov	r9,0
800081ac:	30 aa       	mov	r10,10
800081ae:	0e 9c       	mov	r12,r7
800081b0:	e0 a0 09 38 	rcall	80009420 <__multadd>
800081b4:	18 94       	mov	r4,r12
800081b6:	40 9c       	lddsp	r12,sp[0x24]
800081b8:	2f fc       	sub	r12,-1
800081ba:	50 9c       	stdsp	sp[0x24],r12
800081bc:	c7 9b       	rjmp	800080ae <_dtoa_r+0x9de>
800081be:	30 18       	mov	r8,1
800081c0:	06 90       	mov	r0,r3
800081c2:	40 85       	lddsp	r5,sp[0x20]
800081c4:	08 93       	mov	r3,r4
800081c6:	0c 94       	mov	r4,r6
800081c8:	10 96       	mov	r6,r8
800081ca:	04 9b       	mov	r11,r2
800081cc:	00 9c       	mov	r12,r0
800081ce:	fe b0 f9 f1 	rcall	800075b0 <quorem>
800081d2:	2d 0c       	sub	r12,-48
800081d4:	0a cc       	st.b	r5++,r12
800081d6:	02 36       	cp.w	r6,r1
800081d8:	c0 a4       	brge	800081ec <_dtoa_r+0xb1c>
800081da:	00 9b       	mov	r11,r0
800081dc:	30 09       	mov	r9,0
800081de:	30 aa       	mov	r10,10
800081e0:	0e 9c       	mov	r12,r7
800081e2:	2f f6       	sub	r6,-1
800081e4:	e0 a0 09 1e 	rcall	80009420 <__multadd>
800081e8:	18 90       	mov	r0,r12
800081ea:	cf 0b       	rjmp	800081ca <_dtoa_r+0xafa>
800081ec:	08 96       	mov	r6,r4
800081ee:	30 0b       	mov	r11,0
800081f0:	06 94       	mov	r4,r3
800081f2:	50 4b       	stdsp	sp[0x10],r11
800081f4:	00 93       	mov	r3,r0
800081f6:	18 90       	mov	r0,r12
800081f8:	c0 28       	rjmp	800081fc <_dtoa_r+0xb2c>
800081fa:	40 26       	lddsp	r6,sp[0x8]
800081fc:	06 9b       	mov	r11,r3
800081fe:	30 1a       	mov	r10,1
80008200:	0e 9c       	mov	r12,r7
80008202:	e0 a0 08 43 	rcall	80009288 <__lshift>
80008206:	04 9b       	mov	r11,r2
80008208:	18 93       	mov	r3,r12
8000820a:	e0 a0 07 1c 	rcall	80009042 <__mcmp>
8000820e:	e0 89 00 12 	brgt	80008232 <_dtoa_r+0xb62>
80008212:	c1 b1       	brne	80008248 <_dtoa_r+0xb78>
80008214:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80008218:	c0 d1       	brne	80008232 <_dtoa_r+0xb62>
8000821a:	c1 78       	rjmp	80008248 <_dtoa_r+0xb78>
8000821c:	40 89       	lddsp	r9,sp[0x20]
8000821e:	12 38       	cp.w	r8,r9
80008220:	c0 30       	breq	80008226 <_dtoa_r+0xb56>
80008222:	10 95       	mov	r5,r8
80008224:	c0 88       	rjmp	80008234 <_dtoa_r+0xb64>
80008226:	2f f6       	sub	r6,-1
80008228:	50 66       	stdsp	sp[0x18],r6
8000822a:	33 18       	mov	r8,49
8000822c:	40 8c       	lddsp	r12,sp[0x20]
8000822e:	b8 88       	st.b	r12[0x0],r8
80008230:	c1 38       	rjmp	80008256 <_dtoa_r+0xb86>
80008232:	33 9a       	mov	r10,57
80008234:	0a 98       	mov	r8,r5
80008236:	11 79       	ld.ub	r9,--r8
80008238:	f4 09 18 00 	cp.b	r9,r10
8000823c:	cf 00       	breq	8000821c <_dtoa_r+0xb4c>
8000823e:	2f f9       	sub	r9,-1
80008240:	b0 89       	st.b	r8[0x0],r9
80008242:	c0 98       	rjmp	80008254 <_dtoa_r+0xb84>
80008244:	10 95       	mov	r5,r8
80008246:	c0 28       	rjmp	8000824a <_dtoa_r+0xb7a>
80008248:	33 09       	mov	r9,48
8000824a:	0a 98       	mov	r8,r5
8000824c:	11 7a       	ld.ub	r10,--r8
8000824e:	f2 0a 18 00 	cp.b	r10,r9
80008252:	cf 90       	breq	80008244 <_dtoa_r+0xb74>
80008254:	50 66       	stdsp	sp[0x18],r6
80008256:	04 9b       	mov	r11,r2
80008258:	0e 9c       	mov	r12,r7
8000825a:	e0 a0 07 0d 	rcall	80009074 <_Bfree>
8000825e:	58 04       	cp.w	r4,0
80008260:	c1 20       	breq	80008284 <_dtoa_r+0xbb4>
80008262:	40 4b       	lddsp	r11,sp[0x10]
80008264:	08 3b       	cp.w	r11,r4
80008266:	5f 19       	srne	r9
80008268:	58 0b       	cp.w	r11,0
8000826a:	5f 18       	srne	r8
8000826c:	f3 e8 00 08 	and	r8,r9,r8
80008270:	c0 40       	breq	80008278 <_dtoa_r+0xba8>
80008272:	0e 9c       	mov	r12,r7
80008274:	e0 a0 07 00 	rcall	80009074 <_Bfree>
80008278:	08 9b       	mov	r11,r4
8000827a:	0e 9c       	mov	r12,r7
8000827c:	e0 a0 06 fc 	rcall	80009074 <_Bfree>
80008280:	c0 28       	rjmp	80008284 <_dtoa_r+0xbb4>
80008282:	50 66       	stdsp	sp[0x18],r6
80008284:	0e 9c       	mov	r12,r7
80008286:	06 9b       	mov	r11,r3
80008288:	e0 a0 06 f6 	rcall	80009074 <_Bfree>
8000828c:	30 08       	mov	r8,0
8000828e:	aa 88       	st.b	r5[0x0],r8
80008290:	40 68       	lddsp	r8,sp[0x18]
80008292:	41 5a       	lddsp	r10,sp[0x54]
80008294:	2f f8       	sub	r8,-1
80008296:	41 29       	lddsp	r9,sp[0x48]
80008298:	95 08       	st.w	r10[0x0],r8
8000829a:	40 8c       	lddsp	r12,sp[0x20]
8000829c:	58 09       	cp.w	r9,0
8000829e:	fb f8 10 12 	ld.wne	r8,sp[0x48]
800082a2:	f1 f5 1a 00 	st.wne	r8[0x0],r5
800082a6:	2e 6d       	sub	sp,-104
800082a8:	d8 32       	popm	r0-r7,pc
800082aa:	d7 03       	nop

800082ac <_fflush_r>:
800082ac:	d4 21       	pushm	r4-r7,lr
800082ae:	16 97       	mov	r7,r11
800082b0:	18 96       	mov	r6,r12
800082b2:	76 48       	ld.w	r8,r11[0x10]
800082b4:	58 08       	cp.w	r8,0
800082b6:	c7 f0       	breq	800083b4 <_fflush_r+0x108>
800082b8:	58 0c       	cp.w	r12,0
800082ba:	c0 50       	breq	800082c4 <_fflush_r+0x18>
800082bc:	78 68       	ld.w	r8,r12[0x18]
800082be:	58 08       	cp.w	r8,0
800082c0:	c0 21       	brne	800082c4 <_fflush_r+0x18>
800082c2:	cc dc       	rcall	8000845c <__sinit>
800082c4:	fe c8 cd 10 	sub	r8,pc,-13040
800082c8:	10 37       	cp.w	r7,r8
800082ca:	c0 31       	brne	800082d0 <_fflush_r+0x24>
800082cc:	6c 07       	ld.w	r7,r6[0x0]
800082ce:	c0 c8       	rjmp	800082e6 <_fflush_r+0x3a>
800082d0:	fe c8 cc fc 	sub	r8,pc,-13060
800082d4:	10 37       	cp.w	r7,r8
800082d6:	c0 31       	brne	800082dc <_fflush_r+0x30>
800082d8:	6c 17       	ld.w	r7,r6[0x4]
800082da:	c0 68       	rjmp	800082e6 <_fflush_r+0x3a>
800082dc:	fe c8 cc e8 	sub	r8,pc,-13080
800082e0:	10 37       	cp.w	r7,r8
800082e2:	ed f7 00 02 	ld.weq	r7,r6[0x8]
800082e6:	8e 6a       	ld.sh	r10,r7[0xc]
800082e8:	14 98       	mov	r8,r10
800082ea:	ed ba 00 03 	bld	r10,0x3
800082ee:	c4 20       	breq	80008372 <_fflush_r+0xc6>
800082f0:	ab ba       	sbr	r10,0xb
800082f2:	ae 6a       	st.h	r7[0xc],r10
800082f4:	6e 18       	ld.w	r8,r7[0x4]
800082f6:	58 08       	cp.w	r8,0
800082f8:	e0 89 00 06 	brgt	80008304 <_fflush_r+0x58>
800082fc:	6f 08       	ld.w	r8,r7[0x40]
800082fe:	58 08       	cp.w	r8,0
80008300:	e0 8a 00 5a 	brle	800083b4 <_fflush_r+0x108>
80008304:	6e b8       	ld.w	r8,r7[0x2c]
80008306:	58 08       	cp.w	r8,0
80008308:	c5 60       	breq	800083b4 <_fflush_r+0x108>
8000830a:	e2 1a 10 00 	andl	r10,0x1000,COH
8000830e:	c0 30       	breq	80008314 <_fflush_r+0x68>
80008310:	6f 55       	ld.w	r5,r7[0x54]
80008312:	c0 f8       	rjmp	80008330 <_fflush_r+0x84>
80008314:	30 19       	mov	r9,1
80008316:	6e 8b       	ld.w	r11,r7[0x20]
80008318:	0c 9c       	mov	r12,r6
8000831a:	5d 18       	icall	r8
8000831c:	18 95       	mov	r5,r12
8000831e:	5b fc       	cp.w	r12,-1
80008320:	c0 81       	brne	80008330 <_fflush_r+0x84>
80008322:	6c 38       	ld.w	r8,r6[0xc]
80008324:	59 d8       	cp.w	r8,29
80008326:	c4 70       	breq	800083b4 <_fflush_r+0x108>
80008328:	8e 68       	ld.sh	r8,r7[0xc]
8000832a:	a7 a8       	sbr	r8,0x6
8000832c:	ae 68       	st.h	r7[0xc],r8
8000832e:	d8 22       	popm	r4-r7,pc
80008330:	8e 68       	ld.sh	r8,r7[0xc]
80008332:	ed b8 00 02 	bld	r8,0x2
80008336:	c0 91       	brne	80008348 <_fflush_r+0x9c>
80008338:	6e 18       	ld.w	r8,r7[0x4]
8000833a:	10 15       	sub	r5,r8
8000833c:	6e d8       	ld.w	r8,r7[0x34]
8000833e:	58 08       	cp.w	r8,0
80008340:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80008344:	eb d8 e1 15 	subne	r5,r5,r8
80008348:	6e b8       	ld.w	r8,r7[0x2c]
8000834a:	0c 9c       	mov	r12,r6
8000834c:	30 09       	mov	r9,0
8000834e:	0a 9a       	mov	r10,r5
80008350:	6e 8b       	ld.w	r11,r7[0x20]
80008352:	5d 18       	icall	r8
80008354:	8e 68       	ld.sh	r8,r7[0xc]
80008356:	0a 3c       	cp.w	r12,r5
80008358:	c2 61       	brne	800083a4 <_fflush_r+0xf8>
8000835a:	ab d8       	cbr	r8,0xb
8000835c:	30 0c       	mov	r12,0
8000835e:	6e 49       	ld.w	r9,r7[0x10]
80008360:	ae 68       	st.h	r7[0xc],r8
80008362:	8f 1c       	st.w	r7[0x4],r12
80008364:	8f 09       	st.w	r7[0x0],r9
80008366:	ed b8 00 0c 	bld	r8,0xc
8000836a:	c2 51       	brne	800083b4 <_fflush_r+0x108>
8000836c:	ef 45 00 54 	st.w	r7[84],r5
80008370:	d8 22       	popm	r4-r7,pc
80008372:	6e 45       	ld.w	r5,r7[0x10]
80008374:	58 05       	cp.w	r5,0
80008376:	c1 f0       	breq	800083b4 <_fflush_r+0x108>
80008378:	6e 04       	ld.w	r4,r7[0x0]
8000837a:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000837e:	8f 05       	st.w	r7[0x0],r5
80008380:	f9 b8 01 00 	movne	r8,0
80008384:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80008388:	0a 14       	sub	r4,r5
8000838a:	8f 28       	st.w	r7[0x8],r8
8000838c:	c1 18       	rjmp	800083ae <_fflush_r+0x102>
8000838e:	08 99       	mov	r9,r4
80008390:	0a 9a       	mov	r10,r5
80008392:	6e a8       	ld.w	r8,r7[0x28]
80008394:	6e 8b       	ld.w	r11,r7[0x20]
80008396:	0c 9c       	mov	r12,r6
80008398:	5d 18       	icall	r8
8000839a:	18 14       	sub	r4,r12
8000839c:	58 0c       	cp.w	r12,0
8000839e:	e0 89 00 07 	brgt	800083ac <_fflush_r+0x100>
800083a2:	8e 68       	ld.sh	r8,r7[0xc]
800083a4:	a7 a8       	sbr	r8,0x6
800083a6:	3f fc       	mov	r12,-1
800083a8:	ae 68       	st.h	r7[0xc],r8
800083aa:	d8 22       	popm	r4-r7,pc
800083ac:	18 05       	add	r5,r12
800083ae:	58 04       	cp.w	r4,0
800083b0:	fe 99 ff ef 	brgt	8000838e <_fflush_r+0xe2>
800083b4:	d8 2a       	popm	r4-r7,pc,r12=0
800083b6:	d7 03       	nop

800083b8 <__sfp_lock_acquire>:
800083b8:	5e fc       	retal	r12

800083ba <__sfp_lock_release>:
800083ba:	5e fc       	retal	r12

800083bc <_cleanup_r>:
800083bc:	d4 01       	pushm	lr
800083be:	fe cb e8 8a 	sub	r11,pc,-6006
800083c2:	e0 a0 02 fd 	rcall	800089bc <_fwalk>
800083c6:	d8 02       	popm	pc

800083c8 <__sfmoreglue>:
800083c8:	d4 21       	pushm	r4-r7,lr
800083ca:	16 95       	mov	r5,r11
800083cc:	f6 06 10 5c 	mul	r6,r11,92
800083d0:	ec cb ff f4 	sub	r11,r6,-12
800083d4:	e0 a0 03 7c 	rcall	80008acc <_malloc_r>
800083d8:	18 97       	mov	r7,r12
800083da:	c0 90       	breq	800083ec <__sfmoreglue+0x24>
800083dc:	99 15       	st.w	r12[0x4],r5
800083de:	30 0b       	mov	r11,0
800083e0:	2f 4c       	sub	r12,-12
800083e2:	0c 9a       	mov	r10,r6
800083e4:	8f 2c       	st.w	r7[0x8],r12
800083e6:	8f 0b       	st.w	r7[0x0],r11
800083e8:	fe b0 e6 de 	rcall	800051a4 <memset>
800083ec:	0e 9c       	mov	r12,r7
800083ee:	d8 22       	popm	r4-r7,pc

800083f0 <__sfp>:
800083f0:	d4 21       	pushm	r4-r7,lr
800083f2:	fe c8 d2 26 	sub	r8,pc,-11738
800083f6:	18 96       	mov	r6,r12
800083f8:	70 07       	ld.w	r7,r8[0x0]
800083fa:	6e 68       	ld.w	r8,r7[0x18]
800083fc:	58 08       	cp.w	r8,0
800083fe:	c0 31       	brne	80008404 <__sfp+0x14>
80008400:	0e 9c       	mov	r12,r7
80008402:	c2 dc       	rcall	8000845c <__sinit>
80008404:	ee c7 ff 28 	sub	r7,r7,-216
80008408:	30 05       	mov	r5,0
8000840a:	6e 2c       	ld.w	r12,r7[0x8]
8000840c:	6e 18       	ld.w	r8,r7[0x4]
8000840e:	c0 68       	rjmp	8000841a <__sfp+0x2a>
80008410:	98 69       	ld.sh	r9,r12[0xc]
80008412:	ea 09 19 00 	cp.h	r9,r5
80008416:	c1 10       	breq	80008438 <__sfp+0x48>
80008418:	2a 4c       	sub	r12,-92
8000841a:	20 18       	sub	r8,1
8000841c:	cf a7       	brpl	80008410 <__sfp+0x20>
8000841e:	6e 08       	ld.w	r8,r7[0x0]
80008420:	58 08       	cp.w	r8,0
80008422:	c0 61       	brne	8000842e <__sfp+0x3e>
80008424:	30 4b       	mov	r11,4
80008426:	0c 9c       	mov	r12,r6
80008428:	cd 0f       	rcall	800083c8 <__sfmoreglue>
8000842a:	8f 0c       	st.w	r7[0x0],r12
8000842c:	c0 30       	breq	80008432 <__sfp+0x42>
8000842e:	6e 07       	ld.w	r7,r7[0x0]
80008430:	ce db       	rjmp	8000840a <__sfp+0x1a>
80008432:	30 c8       	mov	r8,12
80008434:	8d 38       	st.w	r6[0xc],r8
80008436:	d8 22       	popm	r4-r7,pc
80008438:	30 08       	mov	r8,0
8000843a:	f9 48 00 4c 	st.w	r12[76],r8
8000843e:	99 08       	st.w	r12[0x0],r8
80008440:	99 28       	st.w	r12[0x8],r8
80008442:	99 18       	st.w	r12[0x4],r8
80008444:	99 48       	st.w	r12[0x10],r8
80008446:	99 58       	st.w	r12[0x14],r8
80008448:	99 68       	st.w	r12[0x18],r8
8000844a:	99 d8       	st.w	r12[0x34],r8
8000844c:	99 e8       	st.w	r12[0x38],r8
8000844e:	f9 48 00 48 	st.w	r12[72],r8
80008452:	3f f8       	mov	r8,-1
80008454:	b8 78       	st.h	r12[0xe],r8
80008456:	30 18       	mov	r8,1
80008458:	b8 68       	st.h	r12[0xc],r8
8000845a:	d8 22       	popm	r4-r7,pc

8000845c <__sinit>:
8000845c:	d4 21       	pushm	r4-r7,lr
8000845e:	18 96       	mov	r6,r12
80008460:	78 67       	ld.w	r7,r12[0x18]
80008462:	58 07       	cp.w	r7,0
80008464:	c4 91       	brne	800084f6 <__sinit+0x9a>
80008466:	fe c8 00 aa 	sub	r8,pc,170
8000846a:	30 15       	mov	r5,1
8000846c:	99 a8       	st.w	r12[0x28],r8
8000846e:	f9 47 00 d8 	st.w	r12[216],r7
80008472:	f9 47 00 dc 	st.w	r12[220],r7
80008476:	f9 47 00 e0 	st.w	r12[224],r7
8000847a:	99 65       	st.w	r12[0x18],r5
8000847c:	cb af       	rcall	800083f0 <__sfp>
8000847e:	8d 0c       	st.w	r6[0x0],r12
80008480:	0c 9c       	mov	r12,r6
80008482:	cb 7f       	rcall	800083f0 <__sfp>
80008484:	8d 1c       	st.w	r6[0x4],r12
80008486:	0c 9c       	mov	r12,r6
80008488:	cb 4f       	rcall	800083f0 <__sfp>
8000848a:	6c 09       	ld.w	r9,r6[0x0]
8000848c:	30 48       	mov	r8,4
8000848e:	93 07       	st.w	r9[0x0],r7
80008490:	b2 68       	st.h	r9[0xc],r8
80008492:	93 17       	st.w	r9[0x4],r7
80008494:	93 27       	st.w	r9[0x8],r7
80008496:	6c 18       	ld.w	r8,r6[0x4]
80008498:	b2 77       	st.h	r9[0xe],r7
8000849a:	93 47       	st.w	r9[0x10],r7
8000849c:	93 57       	st.w	r9[0x14],r7
8000849e:	93 67       	st.w	r9[0x18],r7
800084a0:	93 89       	st.w	r9[0x20],r9
800084a2:	91 07       	st.w	r8[0x0],r7
800084a4:	91 17       	st.w	r8[0x4],r7
800084a6:	91 27       	st.w	r8[0x8],r7
800084a8:	fe ce ec 04 	sub	lr,pc,-5116
800084ac:	fe cb ec 34 	sub	r11,pc,-5068
800084b0:	93 9e       	st.w	r9[0x24],lr
800084b2:	93 ab       	st.w	r9[0x28],r11
800084b4:	fe ca ec 5c 	sub	r10,pc,-5028
800084b8:	fe c4 ec 68 	sub	r4,pc,-5016
800084bc:	93 ba       	st.w	r9[0x2c],r10
800084be:	93 c4       	st.w	r9[0x30],r4
800084c0:	30 99       	mov	r9,9
800084c2:	b0 69       	st.h	r8[0xc],r9
800084c4:	b0 75       	st.h	r8[0xe],r5
800084c6:	91 c4       	st.w	r8[0x30],r4
800084c8:	91 47       	st.w	r8[0x10],r7
800084ca:	91 57       	st.w	r8[0x14],r7
800084cc:	91 67       	st.w	r8[0x18],r7
800084ce:	91 88       	st.w	r8[0x20],r8
800084d0:	91 9e       	st.w	r8[0x24],lr
800084d2:	91 ab       	st.w	r8[0x28],r11
800084d4:	91 ba       	st.w	r8[0x2c],r10
800084d6:	8d 2c       	st.w	r6[0x8],r12
800084d8:	31 28       	mov	r8,18
800084da:	99 07       	st.w	r12[0x0],r7
800084dc:	b8 68       	st.h	r12[0xc],r8
800084de:	99 17       	st.w	r12[0x4],r7
800084e0:	99 27       	st.w	r12[0x8],r7
800084e2:	30 28       	mov	r8,2
800084e4:	b8 78       	st.h	r12[0xe],r8
800084e6:	99 c4       	st.w	r12[0x30],r4
800084e8:	99 67       	st.w	r12[0x18],r7
800084ea:	99 9e       	st.w	r12[0x24],lr
800084ec:	99 ab       	st.w	r12[0x28],r11
800084ee:	99 ba       	st.w	r12[0x2c],r10
800084f0:	99 47       	st.w	r12[0x10],r7
800084f2:	99 57       	st.w	r12[0x14],r7
800084f4:	99 8c       	st.w	r12[0x20],r12
800084f6:	d8 22       	popm	r4-r7,pc

800084f8 <_malloc_trim_r>:
800084f8:	d4 21       	pushm	r4-r7,lr
800084fa:	16 95       	mov	r5,r11
800084fc:	18 97       	mov	r7,r12
800084fe:	e0 a0 05 29 	rcall	80008f50 <__malloc_lock>
80008502:	e0 64 00 fc 	mov	r4,252
80008506:	68 28       	ld.w	r8,r4[0x8]
80008508:	70 16       	ld.w	r6,r8[0x4]
8000850a:	e0 16 ff fc 	andl	r6,0xfffc
8000850e:	ec c8 ff 91 	sub	r8,r6,-111
80008512:	f0 05 01 05 	sub	r5,r8,r5
80008516:	e0 15 ff 80 	andl	r5,0xff80
8000851a:	ea c5 00 80 	sub	r5,r5,128
8000851e:	e0 45 00 7f 	cp.w	r5,127
80008522:	e0 8a 00 25 	brle	8000856c <_malloc_trim_r+0x74>
80008526:	30 0b       	mov	r11,0
80008528:	0e 9c       	mov	r12,r7
8000852a:	e0 a0 09 83 	rcall	80009830 <_sbrk_r>
8000852e:	68 28       	ld.w	r8,r4[0x8]
80008530:	0c 08       	add	r8,r6
80008532:	10 3c       	cp.w	r12,r8
80008534:	c1 c1       	brne	8000856c <_malloc_trim_r+0x74>
80008536:	ea 0b 11 00 	rsub	r11,r5,0
8000853a:	0e 9c       	mov	r12,r7
8000853c:	e0 a0 09 7a 	rcall	80009830 <_sbrk_r>
80008540:	5b fc       	cp.w	r12,-1
80008542:	c1 91       	brne	80008574 <_malloc_trim_r+0x7c>
80008544:	30 0b       	mov	r11,0
80008546:	0e 9c       	mov	r12,r7
80008548:	e0 a0 09 74 	rcall	80009830 <_sbrk_r>
8000854c:	68 28       	ld.w	r8,r4[0x8]
8000854e:	f8 08 01 09 	sub	r9,r12,r8
80008552:	58 f9       	cp.w	r9,15
80008554:	e0 8a 00 0c 	brle	8000856c <_malloc_trim_r+0x74>
80008558:	a1 a9       	sbr	r9,0x0
8000855a:	91 19       	st.w	r8[0x4],r9
8000855c:	e0 68 05 08 	mov	r8,1288
80008560:	70 09       	ld.w	r9,r8[0x0]
80008562:	e0 68 09 14 	mov	r8,2324
80008566:	f8 09 01 09 	sub	r9,r12,r9
8000856a:	91 09       	st.w	r8[0x0],r9
8000856c:	0e 9c       	mov	r12,r7
8000856e:	e0 a0 04 f2 	rcall	80008f52 <__malloc_unlock>
80008572:	d8 2a       	popm	r4-r7,pc,r12=0
80008574:	68 28       	ld.w	r8,r4[0x8]
80008576:	0a 16       	sub	r6,r5
80008578:	a1 a6       	sbr	r6,0x0
8000857a:	91 16       	st.w	r8[0x4],r6
8000857c:	e0 68 09 14 	mov	r8,2324
80008580:	70 09       	ld.w	r9,r8[0x0]
80008582:	0a 19       	sub	r9,r5
80008584:	0e 9c       	mov	r12,r7
80008586:	91 09       	st.w	r8[0x0],r9
80008588:	e0 a0 04 e5 	rcall	80008f52 <__malloc_unlock>
8000858c:	da 2a       	popm	r4-r7,pc,r12=1
8000858e:	d7 03       	nop

80008590 <_free_r>:
80008590:	d4 21       	pushm	r4-r7,lr
80008592:	16 96       	mov	r6,r11
80008594:	18 97       	mov	r7,r12
80008596:	58 0b       	cp.w	r11,0
80008598:	e0 80 00 c0 	breq	80008718 <_free_r+0x188>
8000859c:	e0 a0 04 da 	rcall	80008f50 <__malloc_lock>
800085a0:	20 86       	sub	r6,8
800085a2:	e0 6a 00 fc 	mov	r10,252
800085a6:	6c 18       	ld.w	r8,r6[0x4]
800085a8:	74 2e       	ld.w	lr,r10[0x8]
800085aa:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
800085ae:	a1 c8       	cbr	r8,0x0
800085b0:	ec 08 00 09 	add	r9,r6,r8
800085b4:	72 1b       	ld.w	r11,r9[0x4]
800085b6:	e0 1b ff fc 	andl	r11,0xfffc
800085ba:	1c 39       	cp.w	r9,lr
800085bc:	c1 e1       	brne	800085f8 <_free_r+0x68>
800085be:	f6 08 00 08 	add	r8,r11,r8
800085c2:	58 0c       	cp.w	r12,0
800085c4:	c0 81       	brne	800085d4 <_free_r+0x44>
800085c6:	6c 09       	ld.w	r9,r6[0x0]
800085c8:	12 16       	sub	r6,r9
800085ca:	12 08       	add	r8,r9
800085cc:	6c 3b       	ld.w	r11,r6[0xc]
800085ce:	6c 29       	ld.w	r9,r6[0x8]
800085d0:	97 29       	st.w	r11[0x8],r9
800085d2:	93 3b       	st.w	r9[0xc],r11
800085d4:	10 99       	mov	r9,r8
800085d6:	95 26       	st.w	r10[0x8],r6
800085d8:	a1 a9       	sbr	r9,0x0
800085da:	8d 19       	st.w	r6[0x4],r9
800085dc:	e0 69 05 04 	mov	r9,1284
800085e0:	72 09       	ld.w	r9,r9[0x0]
800085e2:	12 38       	cp.w	r8,r9
800085e4:	c0 63       	brcs	800085f0 <_free_r+0x60>
800085e6:	e0 68 09 10 	mov	r8,2320
800085ea:	0e 9c       	mov	r12,r7
800085ec:	70 0b       	ld.w	r11,r8[0x0]
800085ee:	c8 5f       	rcall	800084f8 <_malloc_trim_r>
800085f0:	0e 9c       	mov	r12,r7
800085f2:	e0 a0 04 b0 	rcall	80008f52 <__malloc_unlock>
800085f6:	d8 22       	popm	r4-r7,pc
800085f8:	93 1b       	st.w	r9[0x4],r11
800085fa:	58 0c       	cp.w	r12,0
800085fc:	c0 30       	breq	80008602 <_free_r+0x72>
800085fe:	30 0c       	mov	r12,0
80008600:	c1 08       	rjmp	80008620 <_free_r+0x90>
80008602:	6c 0e       	ld.w	lr,r6[0x0]
80008604:	f4 c5 ff f8 	sub	r5,r10,-8
80008608:	1c 16       	sub	r6,lr
8000860a:	1c 08       	add	r8,lr
8000860c:	6c 2e       	ld.w	lr,r6[0x8]
8000860e:	0a 3e       	cp.w	lr,r5
80008610:	f9 bc 00 01 	moveq	r12,1
80008614:	ed f5 10 03 	ld.wne	r5,r6[0xc]
80008618:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000861c:	fd f5 1a 03 	st.wne	lr[0xc],r5
80008620:	f2 0b 00 0e 	add	lr,r9,r11
80008624:	7c 1e       	ld.w	lr,lr[0x4]
80008626:	ed be 00 00 	bld	lr,0x0
8000862a:	c1 40       	breq	80008652 <_free_r+0xc2>
8000862c:	16 08       	add	r8,r11
8000862e:	58 0c       	cp.w	r12,0
80008630:	c0 d1       	brne	8000864a <_free_r+0xba>
80008632:	e0 6e 00 fc 	mov	lr,252
80008636:	72 2b       	ld.w	r11,r9[0x8]
80008638:	2f 8e       	sub	lr,-8
8000863a:	1c 3b       	cp.w	r11,lr
8000863c:	c0 71       	brne	8000864a <_free_r+0xba>
8000863e:	97 36       	st.w	r11[0xc],r6
80008640:	97 26       	st.w	r11[0x8],r6
80008642:	8d 2b       	st.w	r6[0x8],r11
80008644:	8d 3b       	st.w	r6[0xc],r11
80008646:	30 1c       	mov	r12,1
80008648:	c0 58       	rjmp	80008652 <_free_r+0xc2>
8000864a:	72 2b       	ld.w	r11,r9[0x8]
8000864c:	72 39       	ld.w	r9,r9[0xc]
8000864e:	93 2b       	st.w	r9[0x8],r11
80008650:	97 39       	st.w	r11[0xc],r9
80008652:	10 99       	mov	r9,r8
80008654:	ec 08 09 08 	st.w	r6[r8],r8
80008658:	a1 a9       	sbr	r9,0x0
8000865a:	8d 19       	st.w	r6[0x4],r9
8000865c:	58 0c       	cp.w	r12,0
8000865e:	c5 a1       	brne	80008712 <_free_r+0x182>
80008660:	e0 48 01 ff 	cp.w	r8,511
80008664:	e0 8b 00 13 	brhi	8000868a <_free_r+0xfa>
80008668:	a3 98       	lsr	r8,0x3
8000866a:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000866e:	72 2b       	ld.w	r11,r9[0x8]
80008670:	8d 39       	st.w	r6[0xc],r9
80008672:	8d 2b       	st.w	r6[0x8],r11
80008674:	97 36       	st.w	r11[0xc],r6
80008676:	93 26       	st.w	r9[0x8],r6
80008678:	a3 48       	asr	r8,0x2
8000867a:	74 19       	ld.w	r9,r10[0x4]
8000867c:	30 1b       	mov	r11,1
8000867e:	f6 08 09 48 	lsl	r8,r11,r8
80008682:	f3 e8 10 08 	or	r8,r9,r8
80008686:	95 18       	st.w	r10[0x4],r8
80008688:	c4 58       	rjmp	80008712 <_free_r+0x182>
8000868a:	f0 0b 16 09 	lsr	r11,r8,0x9
8000868e:	58 4b       	cp.w	r11,4
80008690:	e0 8b 00 06 	brhi	8000869c <_free_r+0x10c>
80008694:	f0 0b 16 06 	lsr	r11,r8,0x6
80008698:	2c 8b       	sub	r11,-56
8000869a:	c2 08       	rjmp	800086da <_free_r+0x14a>
8000869c:	59 4b       	cp.w	r11,20
8000869e:	e0 8b 00 04 	brhi	800086a6 <_free_r+0x116>
800086a2:	2a 5b       	sub	r11,-91
800086a4:	c1 b8       	rjmp	800086da <_free_r+0x14a>
800086a6:	e0 4b 00 54 	cp.w	r11,84
800086aa:	e0 8b 00 06 	brhi	800086b6 <_free_r+0x126>
800086ae:	f0 0b 16 0c 	lsr	r11,r8,0xc
800086b2:	29 2b       	sub	r11,-110
800086b4:	c1 38       	rjmp	800086da <_free_r+0x14a>
800086b6:	e0 4b 01 54 	cp.w	r11,340
800086ba:	e0 8b 00 06 	brhi	800086c6 <_free_r+0x136>
800086be:	f0 0b 16 0f 	lsr	r11,r8,0xf
800086c2:	28 9b       	sub	r11,-119
800086c4:	c0 b8       	rjmp	800086da <_free_r+0x14a>
800086c6:	e0 4b 05 54 	cp.w	r11,1364
800086ca:	e0 88 00 05 	brls	800086d4 <_free_r+0x144>
800086ce:	37 eb       	mov	r11,126
800086d0:	c0 58       	rjmp	800086da <_free_r+0x14a>
800086d2:	d7 03       	nop
800086d4:	f0 0b 16 12 	lsr	r11,r8,0x12
800086d8:	28 4b       	sub	r11,-124
800086da:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800086de:	78 29       	ld.w	r9,r12[0x8]
800086e0:	18 39       	cp.w	r9,r12
800086e2:	c0 e1       	brne	800086fe <_free_r+0x16e>
800086e4:	74 18       	ld.w	r8,r10[0x4]
800086e6:	a3 4b       	asr	r11,0x2
800086e8:	30 1c       	mov	r12,1
800086ea:	f8 0b 09 4b 	lsl	r11,r12,r11
800086ee:	f1 eb 10 0b 	or	r11,r8,r11
800086f2:	12 98       	mov	r8,r9
800086f4:	95 1b       	st.w	r10[0x4],r11
800086f6:	c0 a8       	rjmp	8000870a <_free_r+0x17a>
800086f8:	72 29       	ld.w	r9,r9[0x8]
800086fa:	18 39       	cp.w	r9,r12
800086fc:	c0 60       	breq	80008708 <_free_r+0x178>
800086fe:	72 1a       	ld.w	r10,r9[0x4]
80008700:	e0 1a ff fc 	andl	r10,0xfffc
80008704:	14 38       	cp.w	r8,r10
80008706:	cf 93       	brcs	800086f8 <_free_r+0x168>
80008708:	72 38       	ld.w	r8,r9[0xc]
8000870a:	8d 38       	st.w	r6[0xc],r8
8000870c:	8d 29       	st.w	r6[0x8],r9
8000870e:	93 36       	st.w	r9[0xc],r6
80008710:	91 26       	st.w	r8[0x8],r6
80008712:	0e 9c       	mov	r12,r7
80008714:	e0 a0 04 1f 	rcall	80008f52 <__malloc_unlock>
80008718:	d8 22       	popm	r4-r7,pc
8000871a:	d7 03       	nop

8000871c <__sfvwrite_r>:
8000871c:	d4 31       	pushm	r0-r7,lr
8000871e:	20 3d       	sub	sp,12
80008720:	14 94       	mov	r4,r10
80008722:	18 95       	mov	r5,r12
80008724:	16 97       	mov	r7,r11
80008726:	74 28       	ld.w	r8,r10[0x8]
80008728:	58 08       	cp.w	r8,0
8000872a:	e0 80 01 45 	breq	800089b4 <__sfvwrite_r+0x298>
8000872e:	96 68       	ld.sh	r8,r11[0xc]
80008730:	ed b8 00 03 	bld	r8,0x3
80008734:	c0 41       	brne	8000873c <__sfvwrite_r+0x20>
80008736:	76 48       	ld.w	r8,r11[0x10]
80008738:	58 08       	cp.w	r8,0
8000873a:	c0 c1       	brne	80008752 <__sfvwrite_r+0x36>
8000873c:	0e 9b       	mov	r11,r7
8000873e:	0a 9c       	mov	r12,r5
80008740:	fe b0 f6 ca 	rcall	800074d4 <__swsetup_r>
80008744:	c0 70       	breq	80008752 <__sfvwrite_r+0x36>
80008746:	8e 68       	ld.sh	r8,r7[0xc]
80008748:	a7 a8       	sbr	r8,0x6
8000874a:	ae 68       	st.h	r7[0xc],r8
8000874c:	30 98       	mov	r8,9
8000874e:	8b 38       	st.w	r5[0xc],r8
80008750:	c3 09       	rjmp	800089b0 <__sfvwrite_r+0x294>
80008752:	8e 63       	ld.sh	r3,r7[0xc]
80008754:	68 00       	ld.w	r0,r4[0x0]
80008756:	06 96       	mov	r6,r3
80008758:	e2 16 00 02 	andl	r6,0x2,COH
8000875c:	c2 10       	breq	8000879e <__sfvwrite_r+0x82>
8000875e:	30 03       	mov	r3,0
80008760:	e0 62 04 00 	mov	r2,1024
80008764:	06 96       	mov	r6,r3
80008766:	c0 48       	rjmp	8000876e <__sfvwrite_r+0x52>
80008768:	60 03       	ld.w	r3,r0[0x0]
8000876a:	60 16       	ld.w	r6,r0[0x4]
8000876c:	2f 80       	sub	r0,-8
8000876e:	58 06       	cp.w	r6,0
80008770:	cf c0       	breq	80008768 <__sfvwrite_r+0x4c>
80008772:	e0 46 04 00 	cp.w	r6,1024
80008776:	ec 09 17 80 	movls	r9,r6
8000877a:	e4 09 17 b0 	movhi	r9,r2
8000877e:	06 9a       	mov	r10,r3
80008780:	6e a8       	ld.w	r8,r7[0x28]
80008782:	6e 8b       	ld.w	r11,r7[0x20]
80008784:	0a 9c       	mov	r12,r5
80008786:	5d 18       	icall	r8
80008788:	18 16       	sub	r6,r12
8000878a:	58 0c       	cp.w	r12,0
8000878c:	e0 8a 01 0f 	brle	800089aa <__sfvwrite_r+0x28e>
80008790:	68 28       	ld.w	r8,r4[0x8]
80008792:	18 18       	sub	r8,r12
80008794:	89 28       	st.w	r4[0x8],r8
80008796:	e0 80 01 0f 	breq	800089b4 <__sfvwrite_r+0x298>
8000879a:	18 03       	add	r3,r12
8000879c:	ce 9b       	rjmp	8000876e <__sfvwrite_r+0x52>
8000879e:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
800087a2:	c0 70       	breq	800087b0 <__sfvwrite_r+0x94>
800087a4:	50 06       	stdsp	sp[0x0],r6
800087a6:	0c 93       	mov	r3,r6
800087a8:	0c 91       	mov	r1,r6
800087aa:	50 15       	stdsp	sp[0x4],r5
800087ac:	08 92       	mov	r2,r4
800087ae:	c9 e8       	rjmp	800088ea <__sfvwrite_r+0x1ce>
800087b0:	06 96       	mov	r6,r3
800087b2:	08 91       	mov	r1,r4
800087b4:	c0 48       	rjmp	800087bc <__sfvwrite_r+0xa0>
800087b6:	60 03       	ld.w	r3,r0[0x0]
800087b8:	60 16       	ld.w	r6,r0[0x4]
800087ba:	2f 80       	sub	r0,-8
800087bc:	58 06       	cp.w	r6,0
800087be:	cf c0       	breq	800087b6 <__sfvwrite_r+0x9a>
800087c0:	8e 68       	ld.sh	r8,r7[0xc]
800087c2:	6e 24       	ld.w	r4,r7[0x8]
800087c4:	10 99       	mov	r9,r8
800087c6:	e2 19 02 00 	andl	r9,0x200,COH
800087ca:	c5 50       	breq	80008874 <__sfvwrite_r+0x158>
800087cc:	08 36       	cp.w	r6,r4
800087ce:	c4 33       	brcs	80008854 <__sfvwrite_r+0x138>
800087d0:	10 99       	mov	r9,r8
800087d2:	e2 19 04 80 	andl	r9,0x480,COH
800087d6:	c3 f0       	breq	80008854 <__sfvwrite_r+0x138>
800087d8:	6e 4b       	ld.w	r11,r7[0x10]
800087da:	6e 09       	ld.w	r9,r7[0x0]
800087dc:	16 19       	sub	r9,r11
800087de:	50 09       	stdsp	sp[0x0],r9
800087e0:	6e 59       	ld.w	r9,r7[0x14]
800087e2:	10 9c       	mov	r12,r8
800087e4:	f2 09 00 1a 	add	r10,r9,r9<<0x1
800087e8:	30 28       	mov	r8,2
800087ea:	f4 08 0c 08 	divs	r8,r10,r8
800087ee:	fa e9 00 04 	st.d	sp[4],r8
800087f2:	10 94       	mov	r4,r8
800087f4:	40 09       	lddsp	r9,sp[0x0]
800087f6:	e2 1c 04 00 	andl	r12,0x400,COH
800087fa:	2f f9       	sub	r9,-1
800087fc:	0c 09       	add	r9,r6
800087fe:	12 38       	cp.w	r8,r9
80008800:	f2 04 17 30 	movlo	r4,r9
80008804:	58 0c       	cp.w	r12,0
80008806:	c1 00       	breq	80008826 <__sfvwrite_r+0x10a>
80008808:	08 9b       	mov	r11,r4
8000880a:	0a 9c       	mov	r12,r5
8000880c:	c6 0d       	rcall	80008acc <_malloc_r>
8000880e:	18 92       	mov	r2,r12
80008810:	c1 40       	breq	80008838 <__sfvwrite_r+0x11c>
80008812:	40 0a       	lddsp	r10,sp[0x0]
80008814:	6e 4b       	ld.w	r11,r7[0x10]
80008816:	fe b0 e4 23 	rcall	8000505c <memcpy>
8000881a:	8e 68       	ld.sh	r8,r7[0xc]
8000881c:	e0 18 fb 7f 	andl	r8,0xfb7f
80008820:	a7 b8       	sbr	r8,0x7
80008822:	ae 68       	st.h	r7[0xc],r8
80008824:	c0 d8       	rjmp	8000883e <__sfvwrite_r+0x122>
80008826:	08 9a       	mov	r10,r4
80008828:	0a 9c       	mov	r12,r5
8000882a:	e0 a0 06 7f 	rcall	80009528 <_realloc_r>
8000882e:	18 92       	mov	r2,r12
80008830:	c0 71       	brne	8000883e <__sfvwrite_r+0x122>
80008832:	6e 4b       	ld.w	r11,r7[0x10]
80008834:	0a 9c       	mov	r12,r5
80008836:	ca de       	rcall	80008590 <_free_r>
80008838:	30 c8       	mov	r8,12
8000883a:	8b 38       	st.w	r5[0xc],r8
8000883c:	cb 78       	rjmp	800089aa <__sfvwrite_r+0x28e>
8000883e:	40 0a       	lddsp	r10,sp[0x0]
80008840:	40 09       	lddsp	r9,sp[0x0]
80008842:	e8 0a 01 0a 	sub	r10,r4,r10
80008846:	e4 09 00 08 	add	r8,r2,r9
8000884a:	8f 54       	st.w	r7[0x14],r4
8000884c:	8f 2a       	st.w	r7[0x8],r10
8000884e:	8f 08       	st.w	r7[0x0],r8
80008850:	8f 42       	st.w	r7[0x10],r2
80008852:	0c 94       	mov	r4,r6
80008854:	08 36       	cp.w	r6,r4
80008856:	ec 04 17 30 	movlo	r4,r6
8000885a:	06 9b       	mov	r11,r3
8000885c:	08 9a       	mov	r10,r4
8000885e:	6e 0c       	ld.w	r12,r7[0x0]
80008860:	e0 a0 03 59 	rcall	80008f12 <memmove>
80008864:	6e 08       	ld.w	r8,r7[0x0]
80008866:	08 08       	add	r8,r4
80008868:	8f 08       	st.w	r7[0x0],r8
8000886a:	6e 28       	ld.w	r8,r7[0x8]
8000886c:	08 18       	sub	r8,r4
8000886e:	0c 94       	mov	r4,r6
80008870:	8f 28       	st.w	r7[0x8],r8
80008872:	c3 08       	rjmp	800088d2 <__sfvwrite_r+0x1b6>
80008874:	08 36       	cp.w	r6,r4
80008876:	5f ba       	srhi	r10
80008878:	6e 0c       	ld.w	r12,r7[0x0]
8000887a:	6e 48       	ld.w	r8,r7[0x10]
8000887c:	10 3c       	cp.w	r12,r8
8000887e:	5f b8       	srhi	r8
80008880:	f5 e8 00 08 	and	r8,r10,r8
80008884:	f2 08 18 00 	cp.b	r8,r9
80008888:	c0 e0       	breq	800088a4 <__sfvwrite_r+0x188>
8000888a:	06 9b       	mov	r11,r3
8000888c:	08 9a       	mov	r10,r4
8000888e:	e0 a0 03 42 	rcall	80008f12 <memmove>
80008892:	6e 08       	ld.w	r8,r7[0x0]
80008894:	08 08       	add	r8,r4
80008896:	0e 9b       	mov	r11,r7
80008898:	8f 08       	st.w	r7[0x0],r8
8000889a:	0a 9c       	mov	r12,r5
8000889c:	fe b0 fd 08 	rcall	800082ac <_fflush_r>
800088a0:	c1 90       	breq	800088d2 <__sfvwrite_r+0x1b6>
800088a2:	c8 48       	rjmp	800089aa <__sfvwrite_r+0x28e>
800088a4:	6e 59       	ld.w	r9,r7[0x14]
800088a6:	12 36       	cp.w	r6,r9
800088a8:	c0 a3       	brcs	800088bc <__sfvwrite_r+0x1a0>
800088aa:	6e a8       	ld.w	r8,r7[0x28]
800088ac:	06 9a       	mov	r10,r3
800088ae:	6e 8b       	ld.w	r11,r7[0x20]
800088b0:	0a 9c       	mov	r12,r5
800088b2:	5d 18       	icall	r8
800088b4:	18 94       	mov	r4,r12
800088b6:	e0 89 00 0e 	brgt	800088d2 <__sfvwrite_r+0x1b6>
800088ba:	c7 88       	rjmp	800089aa <__sfvwrite_r+0x28e>
800088bc:	0c 9a       	mov	r10,r6
800088be:	06 9b       	mov	r11,r3
800088c0:	e0 a0 03 29 	rcall	80008f12 <memmove>
800088c4:	6e 08       	ld.w	r8,r7[0x0]
800088c6:	0c 08       	add	r8,r6
800088c8:	0c 94       	mov	r4,r6
800088ca:	8f 08       	st.w	r7[0x0],r8
800088cc:	6e 28       	ld.w	r8,r7[0x8]
800088ce:	0c 18       	sub	r8,r6
800088d0:	8f 28       	st.w	r7[0x8],r8
800088d2:	62 28       	ld.w	r8,r1[0x8]
800088d4:	08 18       	sub	r8,r4
800088d6:	83 28       	st.w	r1[0x8],r8
800088d8:	c6 e0       	breq	800089b4 <__sfvwrite_r+0x298>
800088da:	08 16       	sub	r6,r4
800088dc:	08 03       	add	r3,r4
800088de:	c6 fb       	rjmp	800087bc <__sfvwrite_r+0xa0>
800088e0:	60 03       	ld.w	r3,r0[0x0]
800088e2:	60 11       	ld.w	r1,r0[0x4]
800088e4:	30 08       	mov	r8,0
800088e6:	2f 80       	sub	r0,-8
800088e8:	50 08       	stdsp	sp[0x0],r8
800088ea:	58 01       	cp.w	r1,0
800088ec:	cf a0       	breq	800088e0 <__sfvwrite_r+0x1c4>
800088ee:	40 0a       	lddsp	r10,sp[0x0]
800088f0:	58 0a       	cp.w	r10,0
800088f2:	c1 51       	brne	8000891c <__sfvwrite_r+0x200>
800088f4:	e2 c6 ff ff 	sub	r6,r1,-1
800088f8:	02 9a       	mov	r10,r1
800088fa:	30 ab       	mov	r11,10
800088fc:	06 9c       	mov	r12,r3
800088fe:	e0 a0 02 ff 	rcall	80008efc <memchr>
80008902:	f8 c8 ff ff 	sub	r8,r12,-1
80008906:	58 0c       	cp.w	r12,0
80008908:	f1 d3 e1 16 	subne	r6,r8,r3
8000890c:	f9 b9 01 01 	movne	r9,1
80008910:	fb f9 1a 00 	st.wne	sp[0x0],r9
80008914:	f9 b8 00 01 	moveq	r8,1
80008918:	fb f8 0a 00 	st.weq	sp[0x0],r8
8000891c:	02 36       	cp.w	r6,r1
8000891e:	ec 04 17 80 	movls	r4,r6
80008922:	e2 04 17 b0 	movhi	r4,r1
80008926:	6e 59       	ld.w	r9,r7[0x14]
80008928:	6e 25       	ld.w	r5,r7[0x8]
8000892a:	f2 05 00 05 	add	r5,r9,r5
8000892e:	0a 34       	cp.w	r4,r5
80008930:	5f 9a       	srgt	r10
80008932:	6e 0c       	ld.w	r12,r7[0x0]
80008934:	6e 48       	ld.w	r8,r7[0x10]
80008936:	10 3c       	cp.w	r12,r8
80008938:	5f b8       	srhi	r8
8000893a:	f5 e8 00 08 	and	r8,r10,r8
8000893e:	30 0a       	mov	r10,0
80008940:	f4 08 18 00 	cp.b	r8,r10
80008944:	c0 e0       	breq	80008960 <__sfvwrite_r+0x244>
80008946:	06 9b       	mov	r11,r3
80008948:	0a 9a       	mov	r10,r5
8000894a:	e0 a0 02 e4 	rcall	80008f12 <memmove>
8000894e:	6e 08       	ld.w	r8,r7[0x0]
80008950:	0a 08       	add	r8,r5
80008952:	0e 9b       	mov	r11,r7
80008954:	8f 08       	st.w	r7[0x0],r8
80008956:	40 1c       	lddsp	r12,sp[0x4]
80008958:	fe b0 fc aa 	rcall	800082ac <_fflush_r>
8000895c:	c1 80       	breq	8000898c <__sfvwrite_r+0x270>
8000895e:	c2 68       	rjmp	800089aa <__sfvwrite_r+0x28e>
80008960:	12 34       	cp.w	r4,r9
80008962:	c0 a5       	brlt	80008976 <__sfvwrite_r+0x25a>
80008964:	6e a8       	ld.w	r8,r7[0x28]
80008966:	06 9a       	mov	r10,r3
80008968:	6e 8b       	ld.w	r11,r7[0x20]
8000896a:	40 1c       	lddsp	r12,sp[0x4]
8000896c:	5d 18       	icall	r8
8000896e:	18 95       	mov	r5,r12
80008970:	e0 89 00 0e 	brgt	8000898c <__sfvwrite_r+0x270>
80008974:	c1 b8       	rjmp	800089aa <__sfvwrite_r+0x28e>
80008976:	08 9a       	mov	r10,r4
80008978:	06 9b       	mov	r11,r3
8000897a:	e0 a0 02 cc 	rcall	80008f12 <memmove>
8000897e:	6e 08       	ld.w	r8,r7[0x0]
80008980:	08 08       	add	r8,r4
80008982:	08 95       	mov	r5,r4
80008984:	8f 08       	st.w	r7[0x0],r8
80008986:	6e 28       	ld.w	r8,r7[0x8]
80008988:	08 18       	sub	r8,r4
8000898a:	8f 28       	st.w	r7[0x8],r8
8000898c:	0a 16       	sub	r6,r5
8000898e:	c0 71       	brne	8000899c <__sfvwrite_r+0x280>
80008990:	0e 9b       	mov	r11,r7
80008992:	40 1c       	lddsp	r12,sp[0x4]
80008994:	fe b0 fc 8c 	rcall	800082ac <_fflush_r>
80008998:	c0 91       	brne	800089aa <__sfvwrite_r+0x28e>
8000899a:	50 06       	stdsp	sp[0x0],r6
8000899c:	64 28       	ld.w	r8,r2[0x8]
8000899e:	0a 18       	sub	r8,r5
800089a0:	85 28       	st.w	r2[0x8],r8
800089a2:	c0 90       	breq	800089b4 <__sfvwrite_r+0x298>
800089a4:	0a 11       	sub	r1,r5
800089a6:	0a 03       	add	r3,r5
800089a8:	ca 1b       	rjmp	800088ea <__sfvwrite_r+0x1ce>
800089aa:	8e 68       	ld.sh	r8,r7[0xc]
800089ac:	a7 a8       	sbr	r8,0x6
800089ae:	ae 68       	st.h	r7[0xc],r8
800089b0:	3f fc       	mov	r12,-1
800089b2:	c0 28       	rjmp	800089b6 <__sfvwrite_r+0x29a>
800089b4:	30 0c       	mov	r12,0
800089b6:	2f dd       	sub	sp,-12
800089b8:	d8 32       	popm	r0-r7,pc
800089ba:	d7 03       	nop

800089bc <_fwalk>:
800089bc:	d4 31       	pushm	r0-r7,lr
800089be:	30 05       	mov	r5,0
800089c0:	16 91       	mov	r1,r11
800089c2:	f8 c7 ff 28 	sub	r7,r12,-216
800089c6:	0a 92       	mov	r2,r5
800089c8:	fe b0 fc f8 	rcall	800083b8 <__sfp_lock_acquire>
800089cc:	3f f3       	mov	r3,-1
800089ce:	c1 68       	rjmp	800089fa <_fwalk+0x3e>
800089d0:	6e 26       	ld.w	r6,r7[0x8]
800089d2:	6e 14       	ld.w	r4,r7[0x4]
800089d4:	2f 46       	sub	r6,-12
800089d6:	c0 c8       	rjmp	800089ee <_fwalk+0x32>
800089d8:	8c 08       	ld.sh	r8,r6[0x0]
800089da:	e4 08 19 00 	cp.h	r8,r2
800089de:	c0 70       	breq	800089ec <_fwalk+0x30>
800089e0:	8c 18       	ld.sh	r8,r6[0x2]
800089e2:	e6 08 19 00 	cp.h	r8,r3
800089e6:	c0 30       	breq	800089ec <_fwalk+0x30>
800089e8:	5d 11       	icall	r1
800089ea:	18 45       	or	r5,r12
800089ec:	2a 46       	sub	r6,-92
800089ee:	20 14       	sub	r4,1
800089f0:	ec cc 00 0c 	sub	r12,r6,12
800089f4:	58 04       	cp.w	r4,0
800089f6:	cf 14       	brge	800089d8 <_fwalk+0x1c>
800089f8:	6e 07       	ld.w	r7,r7[0x0]
800089fa:	58 07       	cp.w	r7,0
800089fc:	ce a1       	brne	800089d0 <_fwalk+0x14>
800089fe:	fe b0 fc de 	rcall	800083ba <__sfp_lock_release>
80008a02:	0a 9c       	mov	r12,r5
80008a04:	d8 32       	popm	r0-r7,pc
80008a06:	d7 03       	nop

80008a08 <_localeconv_r>:
80008a08:	fe cc d3 f4 	sub	r12,pc,-11276
80008a0c:	5e fc       	retal	r12
80008a0e:	d7 03       	nop

80008a10 <__smakebuf_r>:
80008a10:	d4 21       	pushm	r4-r7,lr
80008a12:	20 fd       	sub	sp,60
80008a14:	96 68       	ld.sh	r8,r11[0xc]
80008a16:	16 97       	mov	r7,r11
80008a18:	18 96       	mov	r6,r12
80008a1a:	e2 18 00 02 	andl	r8,0x2,COH
80008a1e:	c3 c1       	brne	80008a96 <__smakebuf_r+0x86>
80008a20:	96 7b       	ld.sh	r11,r11[0xe]
80008a22:	f0 0b 19 00 	cp.h	r11,r8
80008a26:	c0 55       	brlt	80008a30 <__smakebuf_r+0x20>
80008a28:	1a 9a       	mov	r10,sp
80008a2a:	e0 a0 08 8d 	rcall	80009b44 <_fstat_r>
80008a2e:	c0 f4       	brge	80008a4c <__smakebuf_r+0x3c>
80008a30:	8e 65       	ld.sh	r5,r7[0xc]
80008a32:	0a 98       	mov	r8,r5
80008a34:	ab b8       	sbr	r8,0xb
80008a36:	e2 15 00 80 	andl	r5,0x80,COH
80008a3a:	ae 68       	st.h	r7[0xc],r8
80008a3c:	30 04       	mov	r4,0
80008a3e:	e0 68 04 00 	mov	r8,1024
80008a42:	f9 b5 01 40 	movne	r5,64
80008a46:	f0 05 17 00 	moveq	r5,r8
80008a4a:	c1 c8       	rjmp	80008a82 <__smakebuf_r+0x72>
80008a4c:	40 18       	lddsp	r8,sp[0x4]
80008a4e:	e2 18 f0 00 	andl	r8,0xf000,COH
80008a52:	e0 48 20 00 	cp.w	r8,8192
80008a56:	5f 04       	sreq	r4
80008a58:	e0 48 80 00 	cp.w	r8,32768
80008a5c:	c0 e1       	brne	80008a78 <__smakebuf_r+0x68>
80008a5e:	6e b9       	ld.w	r9,r7[0x2c]
80008a60:	fe c8 f2 08 	sub	r8,pc,-3576
80008a64:	10 39       	cp.w	r9,r8
80008a66:	c0 91       	brne	80008a78 <__smakebuf_r+0x68>
80008a68:	8e 68       	ld.sh	r8,r7[0xc]
80008a6a:	e0 65 04 00 	mov	r5,1024
80008a6e:	ab a8       	sbr	r8,0xa
80008a70:	ef 45 00 50 	st.w	r7[80],r5
80008a74:	ae 68       	st.h	r7[0xc],r8
80008a76:	c0 68       	rjmp	80008a82 <__smakebuf_r+0x72>
80008a78:	8e 68       	ld.sh	r8,r7[0xc]
80008a7a:	e0 65 04 00 	mov	r5,1024
80008a7e:	ab b8       	sbr	r8,0xb
80008a80:	ae 68       	st.h	r7[0xc],r8
80008a82:	0a 9b       	mov	r11,r5
80008a84:	0c 9c       	mov	r12,r6
80008a86:	c2 3c       	rcall	80008acc <_malloc_r>
80008a88:	8e 68       	ld.sh	r8,r7[0xc]
80008a8a:	c0 d1       	brne	80008aa4 <__smakebuf_r+0x94>
80008a8c:	ed b8 00 09 	bld	r8,0x9
80008a90:	c1 b0       	breq	80008ac6 <__smakebuf_r+0xb6>
80008a92:	a1 b8       	sbr	r8,0x1
80008a94:	ae 68       	st.h	r7[0xc],r8
80008a96:	ee c8 ff b9 	sub	r8,r7,-71
80008a9a:	8f 48       	st.w	r7[0x10],r8
80008a9c:	8f 08       	st.w	r7[0x0],r8
80008a9e:	30 18       	mov	r8,1
80008aa0:	8f 58       	st.w	r7[0x14],r8
80008aa2:	c1 28       	rjmp	80008ac6 <__smakebuf_r+0xb6>
80008aa4:	a7 b8       	sbr	r8,0x7
80008aa6:	8f 4c       	st.w	r7[0x10],r12
80008aa8:	ae 68       	st.h	r7[0xc],r8
80008aaa:	8f 55       	st.w	r7[0x14],r5
80008aac:	fe c8 06 f0 	sub	r8,pc,1776
80008ab0:	8f 0c       	st.w	r7[0x0],r12
80008ab2:	8d a8       	st.w	r6[0x28],r8
80008ab4:	58 04       	cp.w	r4,0
80008ab6:	c0 80       	breq	80008ac6 <__smakebuf_r+0xb6>
80008ab8:	8e 7c       	ld.sh	r12,r7[0xe]
80008aba:	e0 a0 07 37 	rcall	80009928 <isatty>
80008abe:	c0 40       	breq	80008ac6 <__smakebuf_r+0xb6>
80008ac0:	8e 68       	ld.sh	r8,r7[0xc]
80008ac2:	a1 a8       	sbr	r8,0x0
80008ac4:	ae 68       	st.h	r7[0xc],r8
80008ac6:	2f 1d       	sub	sp,-60
80008ac8:	d8 22       	popm	r4-r7,pc
80008aca:	d7 03       	nop

80008acc <_malloc_r>:
80008acc:	d4 31       	pushm	r0-r7,lr
80008ace:	f6 c8 ff f5 	sub	r8,r11,-11
80008ad2:	18 95       	mov	r5,r12
80008ad4:	10 97       	mov	r7,r8
80008ad6:	e0 17 ff f8 	andl	r7,0xfff8
80008ada:	59 68       	cp.w	r8,22
80008adc:	f9 b7 08 10 	movls	r7,16
80008ae0:	16 37       	cp.w	r7,r11
80008ae2:	5f 38       	srlo	r8
80008ae4:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80008ae8:	c0 50       	breq	80008af2 <_malloc_r+0x26>
80008aea:	30 c8       	mov	r8,12
80008aec:	99 38       	st.w	r12[0xc],r8
80008aee:	e0 8f 01 f7 	bral	80008edc <_malloc_r+0x410>
80008af2:	e0 a0 02 2f 	rcall	80008f50 <__malloc_lock>
80008af6:	e0 47 01 f7 	cp.w	r7,503
80008afa:	e0 8b 00 1d 	brhi	80008b34 <_malloc_r+0x68>
80008afe:	ee 03 16 03 	lsr	r3,r7,0x3
80008b02:	e0 68 00 fc 	mov	r8,252
80008b06:	f0 03 00 38 	add	r8,r8,r3<<0x3
80008b0a:	70 36       	ld.w	r6,r8[0xc]
80008b0c:	10 36       	cp.w	r6,r8
80008b0e:	c0 61       	brne	80008b1a <_malloc_r+0x4e>
80008b10:	ec c8 ff f8 	sub	r8,r6,-8
80008b14:	70 36       	ld.w	r6,r8[0xc]
80008b16:	10 36       	cp.w	r6,r8
80008b18:	c0 c0       	breq	80008b30 <_malloc_r+0x64>
80008b1a:	6c 18       	ld.w	r8,r6[0x4]
80008b1c:	e0 18 ff fc 	andl	r8,0xfffc
80008b20:	6c 3a       	ld.w	r10,r6[0xc]
80008b22:	ec 08 00 09 	add	r9,r6,r8
80008b26:	0a 9c       	mov	r12,r5
80008b28:	6c 28       	ld.w	r8,r6[0x8]
80008b2a:	95 28       	st.w	r10[0x8],r8
80008b2c:	91 3a       	st.w	r8[0xc],r10
80008b2e:	c4 78       	rjmp	80008bbc <_malloc_r+0xf0>
80008b30:	2f e3       	sub	r3,-2
80008b32:	c4 d8       	rjmp	80008bcc <_malloc_r+0x100>
80008b34:	ee 03 16 09 	lsr	r3,r7,0x9
80008b38:	c0 41       	brne	80008b40 <_malloc_r+0x74>
80008b3a:	ee 03 16 03 	lsr	r3,r7,0x3
80008b3e:	c2 68       	rjmp	80008b8a <_malloc_r+0xbe>
80008b40:	58 43       	cp.w	r3,4
80008b42:	e0 8b 00 06 	brhi	80008b4e <_malloc_r+0x82>
80008b46:	ee 03 16 06 	lsr	r3,r7,0x6
80008b4a:	2c 83       	sub	r3,-56
80008b4c:	c1 f8       	rjmp	80008b8a <_malloc_r+0xbe>
80008b4e:	59 43       	cp.w	r3,20
80008b50:	e0 8b 00 04 	brhi	80008b58 <_malloc_r+0x8c>
80008b54:	2a 53       	sub	r3,-91
80008b56:	c1 a8       	rjmp	80008b8a <_malloc_r+0xbe>
80008b58:	e0 43 00 54 	cp.w	r3,84
80008b5c:	e0 8b 00 06 	brhi	80008b68 <_malloc_r+0x9c>
80008b60:	ee 03 16 0c 	lsr	r3,r7,0xc
80008b64:	29 23       	sub	r3,-110
80008b66:	c1 28       	rjmp	80008b8a <_malloc_r+0xbe>
80008b68:	e0 43 01 54 	cp.w	r3,340
80008b6c:	e0 8b 00 06 	brhi	80008b78 <_malloc_r+0xac>
80008b70:	ee 03 16 0f 	lsr	r3,r7,0xf
80008b74:	28 93       	sub	r3,-119
80008b76:	c0 a8       	rjmp	80008b8a <_malloc_r+0xbe>
80008b78:	e0 43 05 54 	cp.w	r3,1364
80008b7c:	e0 88 00 04 	brls	80008b84 <_malloc_r+0xb8>
80008b80:	37 e3       	mov	r3,126
80008b82:	c0 48       	rjmp	80008b8a <_malloc_r+0xbe>
80008b84:	ee 03 16 12 	lsr	r3,r7,0x12
80008b88:	28 43       	sub	r3,-124
80008b8a:	e0 6a 00 fc 	mov	r10,252
80008b8e:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80008b92:	74 36       	ld.w	r6,r10[0xc]
80008b94:	c1 98       	rjmp	80008bc6 <_malloc_r+0xfa>
80008b96:	6c 19       	ld.w	r9,r6[0x4]
80008b98:	e0 19 ff fc 	andl	r9,0xfffc
80008b9c:	f2 07 01 0b 	sub	r11,r9,r7
80008ba0:	58 fb       	cp.w	r11,15
80008ba2:	e0 8a 00 04 	brle	80008baa <_malloc_r+0xde>
80008ba6:	20 13       	sub	r3,1
80008ba8:	c1 18       	rjmp	80008bca <_malloc_r+0xfe>
80008baa:	6c 38       	ld.w	r8,r6[0xc]
80008bac:	58 0b       	cp.w	r11,0
80008bae:	c0 b5       	brlt	80008bc4 <_malloc_r+0xf8>
80008bb0:	6c 2a       	ld.w	r10,r6[0x8]
80008bb2:	ec 09 00 09 	add	r9,r6,r9
80008bb6:	0a 9c       	mov	r12,r5
80008bb8:	91 2a       	st.w	r8[0x8],r10
80008bba:	95 38       	st.w	r10[0xc],r8
80008bbc:	72 18       	ld.w	r8,r9[0x4]
80008bbe:	a1 a8       	sbr	r8,0x0
80008bc0:	93 18       	st.w	r9[0x4],r8
80008bc2:	cb c8       	rjmp	80008d3a <_malloc_r+0x26e>
80008bc4:	10 96       	mov	r6,r8
80008bc6:	14 36       	cp.w	r6,r10
80008bc8:	ce 71       	brne	80008b96 <_malloc_r+0xca>
80008bca:	2f f3       	sub	r3,-1
80008bcc:	e0 6a 00 fc 	mov	r10,252
80008bd0:	f4 cc ff f8 	sub	r12,r10,-8
80008bd4:	78 26       	ld.w	r6,r12[0x8]
80008bd6:	18 36       	cp.w	r6,r12
80008bd8:	c6 c0       	breq	80008cb0 <_malloc_r+0x1e4>
80008bda:	6c 19       	ld.w	r9,r6[0x4]
80008bdc:	e0 19 ff fc 	andl	r9,0xfffc
80008be0:	f2 07 01 08 	sub	r8,r9,r7
80008be4:	58 f8       	cp.w	r8,15
80008be6:	e0 89 00 8f 	brgt	80008d04 <_malloc_r+0x238>
80008bea:	99 3c       	st.w	r12[0xc],r12
80008bec:	99 2c       	st.w	r12[0x8],r12
80008bee:	58 08       	cp.w	r8,0
80008bf0:	c0 55       	brlt	80008bfa <_malloc_r+0x12e>
80008bf2:	ec 09 00 09 	add	r9,r6,r9
80008bf6:	0a 9c       	mov	r12,r5
80008bf8:	ce 2b       	rjmp	80008bbc <_malloc_r+0xf0>
80008bfa:	e0 49 01 ff 	cp.w	r9,511
80008bfe:	e0 8b 00 13 	brhi	80008c24 <_malloc_r+0x158>
80008c02:	a3 99       	lsr	r9,0x3
80008c04:	f4 09 00 38 	add	r8,r10,r9<<0x3
80008c08:	70 2b       	ld.w	r11,r8[0x8]
80008c0a:	8d 38       	st.w	r6[0xc],r8
80008c0c:	8d 2b       	st.w	r6[0x8],r11
80008c0e:	97 36       	st.w	r11[0xc],r6
80008c10:	91 26       	st.w	r8[0x8],r6
80008c12:	a3 49       	asr	r9,0x2
80008c14:	74 18       	ld.w	r8,r10[0x4]
80008c16:	30 1b       	mov	r11,1
80008c18:	f6 09 09 49 	lsl	r9,r11,r9
80008c1c:	f1 e9 10 09 	or	r9,r8,r9
80008c20:	95 19       	st.w	r10[0x4],r9
80008c22:	c4 78       	rjmp	80008cb0 <_malloc_r+0x1e4>
80008c24:	f2 0a 16 09 	lsr	r10,r9,0x9
80008c28:	58 4a       	cp.w	r10,4
80008c2a:	e0 8b 00 07 	brhi	80008c38 <_malloc_r+0x16c>
80008c2e:	f2 0a 16 06 	lsr	r10,r9,0x6
80008c32:	2c 8a       	sub	r10,-56
80008c34:	c2 08       	rjmp	80008c74 <_malloc_r+0x1a8>
80008c36:	d7 03       	nop
80008c38:	59 4a       	cp.w	r10,20
80008c3a:	e0 8b 00 04 	brhi	80008c42 <_malloc_r+0x176>
80008c3e:	2a 5a       	sub	r10,-91
80008c40:	c1 a8       	rjmp	80008c74 <_malloc_r+0x1a8>
80008c42:	e0 4a 00 54 	cp.w	r10,84
80008c46:	e0 8b 00 06 	brhi	80008c52 <_malloc_r+0x186>
80008c4a:	f2 0a 16 0c 	lsr	r10,r9,0xc
80008c4e:	29 2a       	sub	r10,-110
80008c50:	c1 28       	rjmp	80008c74 <_malloc_r+0x1a8>
80008c52:	e0 4a 01 54 	cp.w	r10,340
80008c56:	e0 8b 00 06 	brhi	80008c62 <_malloc_r+0x196>
80008c5a:	f2 0a 16 0f 	lsr	r10,r9,0xf
80008c5e:	28 9a       	sub	r10,-119
80008c60:	c0 a8       	rjmp	80008c74 <_malloc_r+0x1a8>
80008c62:	e0 4a 05 54 	cp.w	r10,1364
80008c66:	e0 88 00 04 	brls	80008c6e <_malloc_r+0x1a2>
80008c6a:	37 ea       	mov	r10,126
80008c6c:	c0 48       	rjmp	80008c74 <_malloc_r+0x1a8>
80008c6e:	f2 0a 16 12 	lsr	r10,r9,0x12
80008c72:	28 4a       	sub	r10,-124
80008c74:	e0 6b 00 fc 	mov	r11,252
80008c78:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80008c7c:	68 28       	ld.w	r8,r4[0x8]
80008c7e:	08 38       	cp.w	r8,r4
80008c80:	c0 e1       	brne	80008c9c <_malloc_r+0x1d0>
80008c82:	76 19       	ld.w	r9,r11[0x4]
80008c84:	a3 4a       	asr	r10,0x2
80008c86:	30 1e       	mov	lr,1
80008c88:	fc 0a 09 4a 	lsl	r10,lr,r10
80008c8c:	f3 ea 10 0a 	or	r10,r9,r10
80008c90:	10 99       	mov	r9,r8
80008c92:	97 1a       	st.w	r11[0x4],r10
80008c94:	c0 a8       	rjmp	80008ca8 <_malloc_r+0x1dc>
80008c96:	70 28       	ld.w	r8,r8[0x8]
80008c98:	08 38       	cp.w	r8,r4
80008c9a:	c0 60       	breq	80008ca6 <_malloc_r+0x1da>
80008c9c:	70 1a       	ld.w	r10,r8[0x4]
80008c9e:	e0 1a ff fc 	andl	r10,0xfffc
80008ca2:	14 39       	cp.w	r9,r10
80008ca4:	cf 93       	brcs	80008c96 <_malloc_r+0x1ca>
80008ca6:	70 39       	ld.w	r9,r8[0xc]
80008ca8:	8d 39       	st.w	r6[0xc],r9
80008caa:	8d 28       	st.w	r6[0x8],r8
80008cac:	91 36       	st.w	r8[0xc],r6
80008cae:	93 26       	st.w	r9[0x8],r6
80008cb0:	e6 08 14 02 	asr	r8,r3,0x2
80008cb4:	30 1b       	mov	r11,1
80008cb6:	e0 64 00 fc 	mov	r4,252
80008cba:	f6 08 09 4b 	lsl	r11,r11,r8
80008cbe:	68 18       	ld.w	r8,r4[0x4]
80008cc0:	10 3b       	cp.w	r11,r8
80008cc2:	e0 8b 00 69 	brhi	80008d94 <_malloc_r+0x2c8>
80008cc6:	f7 e8 00 09 	and	r9,r11,r8
80008cca:	c0 b1       	brne	80008ce0 <_malloc_r+0x214>
80008ccc:	e0 13 ff fc 	andl	r3,0xfffc
80008cd0:	a1 7b       	lsl	r11,0x1
80008cd2:	2f c3       	sub	r3,-4
80008cd4:	c0 38       	rjmp	80008cda <_malloc_r+0x20e>
80008cd6:	2f c3       	sub	r3,-4
80008cd8:	a1 7b       	lsl	r11,0x1
80008cda:	f7 e8 00 09 	and	r9,r11,r8
80008cde:	cf c0       	breq	80008cd6 <_malloc_r+0x20a>
80008ce0:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80008ce4:	06 92       	mov	r2,r3
80008ce6:	1c 91       	mov	r1,lr
80008ce8:	62 36       	ld.w	r6,r1[0xc]
80008cea:	c2 d8       	rjmp	80008d44 <_malloc_r+0x278>
80008cec:	6c 1a       	ld.w	r10,r6[0x4]
80008cee:	e0 1a ff fc 	andl	r10,0xfffc
80008cf2:	f4 07 01 08 	sub	r8,r10,r7
80008cf6:	58 f8       	cp.w	r8,15
80008cf8:	e0 8a 00 15 	brle	80008d22 <_malloc_r+0x256>
80008cfc:	6c 3a       	ld.w	r10,r6[0xc]
80008cfe:	6c 29       	ld.w	r9,r6[0x8]
80008d00:	95 29       	st.w	r10[0x8],r9
80008d02:	93 3a       	st.w	r9[0xc],r10
80008d04:	0e 99       	mov	r9,r7
80008d06:	ec 07 00 07 	add	r7,r6,r7
80008d0a:	a1 a9       	sbr	r9,0x0
80008d0c:	99 37       	st.w	r12[0xc],r7
80008d0e:	99 27       	st.w	r12[0x8],r7
80008d10:	8d 19       	st.w	r6[0x4],r9
80008d12:	ee 08 09 08 	st.w	r7[r8],r8
80008d16:	8f 2c       	st.w	r7[0x8],r12
80008d18:	8f 3c       	st.w	r7[0xc],r12
80008d1a:	a1 a8       	sbr	r8,0x0
80008d1c:	0a 9c       	mov	r12,r5
80008d1e:	8f 18       	st.w	r7[0x4],r8
80008d20:	c0 d8       	rjmp	80008d3a <_malloc_r+0x26e>
80008d22:	6c 39       	ld.w	r9,r6[0xc]
80008d24:	58 08       	cp.w	r8,0
80008d26:	c0 e5       	brlt	80008d42 <_malloc_r+0x276>
80008d28:	ec 0a 00 0a 	add	r10,r6,r10
80008d2c:	74 18       	ld.w	r8,r10[0x4]
80008d2e:	a1 a8       	sbr	r8,0x0
80008d30:	0a 9c       	mov	r12,r5
80008d32:	95 18       	st.w	r10[0x4],r8
80008d34:	6c 28       	ld.w	r8,r6[0x8]
80008d36:	93 28       	st.w	r9[0x8],r8
80008d38:	91 39       	st.w	r8[0xc],r9
80008d3a:	c0 cd       	rcall	80008f52 <__malloc_unlock>
80008d3c:	ec cc ff f8 	sub	r12,r6,-8
80008d40:	d8 32       	popm	r0-r7,pc
80008d42:	12 96       	mov	r6,r9
80008d44:	02 36       	cp.w	r6,r1
80008d46:	cd 31       	brne	80008cec <_malloc_r+0x220>
80008d48:	2f f2       	sub	r2,-1
80008d4a:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80008d4e:	c0 30       	breq	80008d54 <_malloc_r+0x288>
80008d50:	2f 81       	sub	r1,-8
80008d52:	cc bb       	rjmp	80008ce8 <_malloc_r+0x21c>
80008d54:	1c 98       	mov	r8,lr
80008d56:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80008d5a:	c0 81       	brne	80008d6a <_malloc_r+0x29e>
80008d5c:	68 19       	ld.w	r9,r4[0x4]
80008d5e:	f6 08 11 ff 	rsub	r8,r11,-1
80008d62:	f3 e8 00 08 	and	r8,r9,r8
80008d66:	89 18       	st.w	r4[0x4],r8
80008d68:	c0 78       	rjmp	80008d76 <_malloc_r+0x2aa>
80008d6a:	f0 c9 00 08 	sub	r9,r8,8
80008d6e:	20 13       	sub	r3,1
80008d70:	70 08       	ld.w	r8,r8[0x0]
80008d72:	12 38       	cp.w	r8,r9
80008d74:	cf 10       	breq	80008d56 <_malloc_r+0x28a>
80008d76:	a1 7b       	lsl	r11,0x1
80008d78:	68 18       	ld.w	r8,r4[0x4]
80008d7a:	10 3b       	cp.w	r11,r8
80008d7c:	e0 8b 00 0c 	brhi	80008d94 <_malloc_r+0x2c8>
80008d80:	58 0b       	cp.w	r11,0
80008d82:	c0 90       	breq	80008d94 <_malloc_r+0x2c8>
80008d84:	04 93       	mov	r3,r2
80008d86:	c0 38       	rjmp	80008d8c <_malloc_r+0x2c0>
80008d88:	2f c3       	sub	r3,-4
80008d8a:	a1 7b       	lsl	r11,0x1
80008d8c:	f7 e8 00 09 	and	r9,r11,r8
80008d90:	ca 81       	brne	80008ce0 <_malloc_r+0x214>
80008d92:	cf bb       	rjmp	80008d88 <_malloc_r+0x2bc>
80008d94:	68 23       	ld.w	r3,r4[0x8]
80008d96:	66 12       	ld.w	r2,r3[0x4]
80008d98:	e0 12 ff fc 	andl	r2,0xfffc
80008d9c:	0e 32       	cp.w	r2,r7
80008d9e:	5f 39       	srlo	r9
80008da0:	e4 07 01 08 	sub	r8,r2,r7
80008da4:	58 f8       	cp.w	r8,15
80008da6:	5f aa       	srle	r10
80008da8:	f5 e9 10 09 	or	r9,r10,r9
80008dac:	e0 80 00 9a 	breq	80008ee0 <_malloc_r+0x414>
80008db0:	e0 68 09 10 	mov	r8,2320
80008db4:	70 01       	ld.w	r1,r8[0x0]
80008db6:	e0 68 05 08 	mov	r8,1288
80008dba:	2f 01       	sub	r1,-16
80008dbc:	70 08       	ld.w	r8,r8[0x0]
80008dbe:	0e 01       	add	r1,r7
80008dc0:	5b f8       	cp.w	r8,-1
80008dc2:	c0 40       	breq	80008dca <_malloc_r+0x2fe>
80008dc4:	28 11       	sub	r1,-127
80008dc6:	e0 11 ff 80 	andl	r1,0xff80
80008dca:	02 9b       	mov	r11,r1
80008dcc:	0a 9c       	mov	r12,r5
80008dce:	e0 a0 05 31 	rcall	80009830 <_sbrk_r>
80008dd2:	18 96       	mov	r6,r12
80008dd4:	5b fc       	cp.w	r12,-1
80008dd6:	c7 50       	breq	80008ec0 <_malloc_r+0x3f4>
80008dd8:	e6 02 00 08 	add	r8,r3,r2
80008ddc:	10 3c       	cp.w	r12,r8
80008dde:	c0 32       	brcc	80008de4 <_malloc_r+0x318>
80008de0:	08 33       	cp.w	r3,r4
80008de2:	c6 f1       	brne	80008ec0 <_malloc_r+0x3f4>
80008de4:	e0 6a 09 14 	mov	r10,2324
80008de8:	74 09       	ld.w	r9,r10[0x0]
80008dea:	e2 09 00 09 	add	r9,r1,r9
80008dee:	95 09       	st.w	r10[0x0],r9
80008df0:	10 36       	cp.w	r6,r8
80008df2:	c0 a1       	brne	80008e06 <_malloc_r+0x33a>
80008df4:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80008df8:	c0 71       	brne	80008e06 <_malloc_r+0x33a>
80008dfa:	e2 02 00 02 	add	r2,r1,r2
80008dfe:	68 28       	ld.w	r8,r4[0x8]
80008e00:	a1 a2       	sbr	r2,0x0
80008e02:	91 12       	st.w	r8[0x4],r2
80008e04:	c4 f8       	rjmp	80008ea2 <_malloc_r+0x3d6>
80008e06:	e0 6a 05 08 	mov	r10,1288
80008e0a:	74 0b       	ld.w	r11,r10[0x0]
80008e0c:	5b fb       	cp.w	r11,-1
80008e0e:	c0 31       	brne	80008e14 <_malloc_r+0x348>
80008e10:	95 06       	st.w	r10[0x0],r6
80008e12:	c0 78       	rjmp	80008e20 <_malloc_r+0x354>
80008e14:	ec 09 00 09 	add	r9,r6,r9
80008e18:	e0 6a 09 14 	mov	r10,2324
80008e1c:	10 19       	sub	r9,r8
80008e1e:	95 09       	st.w	r10[0x0],r9
80008e20:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80008e24:	f0 09 11 08 	rsub	r9,r8,8
80008e28:	58 08       	cp.w	r8,0
80008e2a:	f2 08 17 10 	movne	r8,r9
80008e2e:	ed d8 e1 06 	addne	r6,r6,r8
80008e32:	28 08       	sub	r8,-128
80008e34:	ec 01 00 01 	add	r1,r6,r1
80008e38:	0a 9c       	mov	r12,r5
80008e3a:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80008e3e:	f0 01 01 01 	sub	r1,r8,r1
80008e42:	02 9b       	mov	r11,r1
80008e44:	e0 a0 04 f6 	rcall	80009830 <_sbrk_r>
80008e48:	e0 68 09 14 	mov	r8,2324
80008e4c:	5b fc       	cp.w	r12,-1
80008e4e:	ec 0c 17 00 	moveq	r12,r6
80008e52:	f9 b1 00 00 	moveq	r1,0
80008e56:	70 09       	ld.w	r9,r8[0x0]
80008e58:	0c 1c       	sub	r12,r6
80008e5a:	89 26       	st.w	r4[0x8],r6
80008e5c:	02 0c       	add	r12,r1
80008e5e:	12 01       	add	r1,r9
80008e60:	a1 ac       	sbr	r12,0x0
80008e62:	91 01       	st.w	r8[0x0],r1
80008e64:	8d 1c       	st.w	r6[0x4],r12
80008e66:	08 33       	cp.w	r3,r4
80008e68:	c1 d0       	breq	80008ea2 <_malloc_r+0x3d6>
80008e6a:	58 f2       	cp.w	r2,15
80008e6c:	e0 8b 00 05 	brhi	80008e76 <_malloc_r+0x3aa>
80008e70:	30 18       	mov	r8,1
80008e72:	8d 18       	st.w	r6[0x4],r8
80008e74:	c2 68       	rjmp	80008ec0 <_malloc_r+0x3f4>
80008e76:	30 59       	mov	r9,5
80008e78:	20 c2       	sub	r2,12
80008e7a:	e0 12 ff f8 	andl	r2,0xfff8
80008e7e:	e6 02 00 08 	add	r8,r3,r2
80008e82:	91 29       	st.w	r8[0x8],r9
80008e84:	91 19       	st.w	r8[0x4],r9
80008e86:	66 18       	ld.w	r8,r3[0x4]
80008e88:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008e8c:	e5 e8 10 08 	or	r8,r2,r8
80008e90:	87 18       	st.w	r3[0x4],r8
80008e92:	58 f2       	cp.w	r2,15
80008e94:	e0 88 00 07 	brls	80008ea2 <_malloc_r+0x3d6>
80008e98:	e6 cb ff f8 	sub	r11,r3,-8
80008e9c:	0a 9c       	mov	r12,r5
80008e9e:	fe b0 fb 79 	rcall	80008590 <_free_r>
80008ea2:	e0 69 09 0c 	mov	r9,2316
80008ea6:	72 0a       	ld.w	r10,r9[0x0]
80008ea8:	e0 68 09 14 	mov	r8,2324
80008eac:	70 08       	ld.w	r8,r8[0x0]
80008eae:	14 38       	cp.w	r8,r10
80008eb0:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80008eb4:	e0 69 09 08 	mov	r9,2312
80008eb8:	72 0a       	ld.w	r10,r9[0x0]
80008eba:	14 38       	cp.w	r8,r10
80008ebc:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80008ec0:	68 28       	ld.w	r8,r4[0x8]
80008ec2:	70 18       	ld.w	r8,r8[0x4]
80008ec4:	e0 18 ff fc 	andl	r8,0xfffc
80008ec8:	0e 38       	cp.w	r8,r7
80008eca:	5f 39       	srlo	r9
80008ecc:	0e 18       	sub	r8,r7
80008ece:	58 f8       	cp.w	r8,15
80008ed0:	5f aa       	srle	r10
80008ed2:	f5 e9 10 09 	or	r9,r10,r9
80008ed6:	c0 50       	breq	80008ee0 <_malloc_r+0x414>
80008ed8:	0a 9c       	mov	r12,r5
80008eda:	c3 cc       	rcall	80008f52 <__malloc_unlock>
80008edc:	d8 3a       	popm	r0-r7,pc,r12=0
80008ede:	d7 03       	nop
80008ee0:	68 26       	ld.w	r6,r4[0x8]
80008ee2:	a1 a8       	sbr	r8,0x0
80008ee4:	0e 99       	mov	r9,r7
80008ee6:	a1 a9       	sbr	r9,0x0
80008ee8:	8d 19       	st.w	r6[0x4],r9
80008eea:	ec 07 00 07 	add	r7,r6,r7
80008eee:	0a 9c       	mov	r12,r5
80008ef0:	89 27       	st.w	r4[0x8],r7
80008ef2:	8f 18       	st.w	r7[0x4],r8
80008ef4:	c2 fc       	rcall	80008f52 <__malloc_unlock>
80008ef6:	ec cc ff f8 	sub	r12,r6,-8
80008efa:	d8 32       	popm	r0-r7,pc

80008efc <memchr>:
80008efc:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80008f00:	c0 68       	rjmp	80008f0c <memchr+0x10>
80008f02:	20 1a       	sub	r10,1
80008f04:	19 88       	ld.ub	r8,r12[0x0]
80008f06:	16 38       	cp.w	r8,r11
80008f08:	5e 0c       	reteq	r12
80008f0a:	2f fc       	sub	r12,-1
80008f0c:	58 0a       	cp.w	r10,0
80008f0e:	cf a1       	brne	80008f02 <memchr+0x6>
80008f10:	5e fa       	retal	r10

80008f12 <memmove>:
80008f12:	d4 01       	pushm	lr
80008f14:	18 3b       	cp.w	r11,r12
80008f16:	c1 92       	brcc	80008f48 <memmove+0x36>
80008f18:	f6 0a 00 09 	add	r9,r11,r10
80008f1c:	12 3c       	cp.w	r12,r9
80008f1e:	c1 52       	brcc	80008f48 <memmove+0x36>
80008f20:	f8 0a 00 0b 	add	r11,r12,r10
80008f24:	30 08       	mov	r8,0
80008f26:	c0 68       	rjmp	80008f32 <memmove+0x20>
80008f28:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80008f2c:	20 1a       	sub	r10,1
80008f2e:	f6 08 0b 0e 	st.b	r11[r8],lr
80008f32:	20 18       	sub	r8,1
80008f34:	58 0a       	cp.w	r10,0
80008f36:	cf 91       	brne	80008f28 <memmove+0x16>
80008f38:	d8 02       	popm	pc
80008f3a:	f6 08 07 09 	ld.ub	r9,r11[r8]
80008f3e:	20 1a       	sub	r10,1
80008f40:	f8 08 0b 09 	st.b	r12[r8],r9
80008f44:	2f f8       	sub	r8,-1
80008f46:	c0 28       	rjmp	80008f4a <memmove+0x38>
80008f48:	30 08       	mov	r8,0
80008f4a:	58 0a       	cp.w	r10,0
80008f4c:	cf 71       	brne	80008f3a <memmove+0x28>
80008f4e:	d8 02       	popm	pc

80008f50 <__malloc_lock>:
80008f50:	5e fc       	retal	r12

80008f52 <__malloc_unlock>:
80008f52:	5e fc       	retal	r12

80008f54 <__hi0bits>:
80008f54:	18 98       	mov	r8,r12
80008f56:	e0 1c 00 00 	andl	r12,0x0
80008f5a:	f0 09 15 10 	lsl	r9,r8,0x10
80008f5e:	58 0c       	cp.w	r12,0
80008f60:	f2 08 17 00 	moveq	r8,r9
80008f64:	f9 bc 00 10 	moveq	r12,16
80008f68:	f9 bc 01 00 	movne	r12,0
80008f6c:	10 9a       	mov	r10,r8
80008f6e:	f0 09 15 08 	lsl	r9,r8,0x8
80008f72:	e6 1a ff 00 	andh	r10,0xff00,COH
80008f76:	f7 bc 00 f8 	subeq	r12,-8
80008f7a:	f2 08 17 00 	moveq	r8,r9
80008f7e:	10 9a       	mov	r10,r8
80008f80:	f0 09 15 04 	lsl	r9,r8,0x4
80008f84:	e6 1a f0 00 	andh	r10,0xf000,COH
80008f88:	f7 bc 00 fc 	subeq	r12,-4
80008f8c:	f2 08 17 00 	moveq	r8,r9
80008f90:	10 9a       	mov	r10,r8
80008f92:	f0 09 15 02 	lsl	r9,r8,0x2
80008f96:	e6 1a c0 00 	andh	r10,0xc000,COH
80008f9a:	f7 bc 00 fe 	subeq	r12,-2
80008f9e:	f2 08 17 00 	moveq	r8,r9
80008fa2:	58 08       	cp.w	r8,0
80008fa4:	5e 5c       	retlt	r12
80008fa6:	ed b8 00 1e 	bld	r8,0x1e
80008faa:	f9 bc 01 20 	movne	r12,32
80008fae:	f7 bc 00 ff 	subeq	r12,-1
80008fb2:	5e fc       	retal	r12

80008fb4 <__lo0bits>:
80008fb4:	18 99       	mov	r9,r12
80008fb6:	78 08       	ld.w	r8,r12[0x0]
80008fb8:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80008fbc:	c1 50       	breq	80008fe6 <__lo0bits+0x32>
80008fbe:	ed b8 00 00 	bld	r8,0x0
80008fc2:	c0 21       	brne	80008fc6 <__lo0bits+0x12>
80008fc4:	5e fd       	retal	0
80008fc6:	10 9b       	mov	r11,r8
80008fc8:	f0 0a 16 01 	lsr	r10,r8,0x1
80008fcc:	e2 1b 00 02 	andl	r11,0x2,COH
80008fd0:	a3 88       	lsr	r8,0x2
80008fd2:	58 0b       	cp.w	r11,0
80008fd4:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80008fd8:	f9 bc 01 01 	movne	r12,1
80008fdc:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80008fe0:	f9 bc 00 02 	moveq	r12,2
80008fe4:	5e fc       	retal	r12
80008fe6:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80008fea:	f0 0b 16 10 	lsr	r11,r8,0x10
80008fee:	58 0a       	cp.w	r10,0
80008ff0:	f6 08 17 00 	moveq	r8,r11
80008ff4:	f9 bc 00 10 	moveq	r12,16
80008ff8:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80008ffc:	f0 0a 16 08 	lsr	r10,r8,0x8
80009000:	58 0b       	cp.w	r11,0
80009002:	f7 bc 00 f8 	subeq	r12,-8
80009006:	f4 08 17 00 	moveq	r8,r10
8000900a:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000900e:	f0 0a 16 04 	lsr	r10,r8,0x4
80009012:	58 0b       	cp.w	r11,0
80009014:	f7 bc 00 fc 	subeq	r12,-4
80009018:	f4 08 17 00 	moveq	r8,r10
8000901c:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80009020:	f0 0a 16 02 	lsr	r10,r8,0x2
80009024:	58 0b       	cp.w	r11,0
80009026:	f7 bc 00 fe 	subeq	r12,-2
8000902a:	f4 08 17 00 	moveq	r8,r10
8000902e:	ed b8 00 00 	bld	r8,0x0
80009032:	c0 60       	breq	8000903e <__lo0bits+0x8a>
80009034:	a1 98       	lsr	r8,0x1
80009036:	c0 31       	brne	8000903c <__lo0bits+0x88>
80009038:	32 0c       	mov	r12,32
8000903a:	5e fc       	retal	r12
8000903c:	2f fc       	sub	r12,-1
8000903e:	93 08       	st.w	r9[0x0],r8
80009040:	5e fc       	retal	r12

80009042 <__mcmp>:
80009042:	d4 01       	pushm	lr
80009044:	18 98       	mov	r8,r12
80009046:	76 49       	ld.w	r9,r11[0x10]
80009048:	78 4c       	ld.w	r12,r12[0x10]
8000904a:	12 1c       	sub	r12,r9
8000904c:	c1 31       	brne	80009072 <__mcmp+0x30>
8000904e:	2f b9       	sub	r9,-5
80009050:	a3 69       	lsl	r9,0x2
80009052:	12 0b       	add	r11,r9
80009054:	f0 09 00 09 	add	r9,r8,r9
80009058:	2e c8       	sub	r8,-20
8000905a:	13 4e       	ld.w	lr,--r9
8000905c:	17 4a       	ld.w	r10,--r11
8000905e:	14 3e       	cp.w	lr,r10
80009060:	c0 60       	breq	8000906c <__mcmp+0x2a>
80009062:	f9 bc 03 ff 	movlo	r12,-1
80009066:	f9 bc 02 01 	movhs	r12,1
8000906a:	d8 02       	popm	pc
8000906c:	10 39       	cp.w	r9,r8
8000906e:	fe 9b ff f6 	brhi	8000905a <__mcmp+0x18>
80009072:	d8 02       	popm	pc

80009074 <_Bfree>:
80009074:	d4 21       	pushm	r4-r7,lr
80009076:	18 97       	mov	r7,r12
80009078:	16 95       	mov	r5,r11
8000907a:	78 96       	ld.w	r6,r12[0x24]
8000907c:	58 06       	cp.w	r6,0
8000907e:	c0 91       	brne	80009090 <_Bfree+0x1c>
80009080:	31 0c       	mov	r12,16
80009082:	fe b0 d6 07 	rcall	80003c90 <malloc>
80009086:	99 36       	st.w	r12[0xc],r6
80009088:	8f 9c       	st.w	r7[0x24],r12
8000908a:	99 16       	st.w	r12[0x4],r6
8000908c:	99 26       	st.w	r12[0x8],r6
8000908e:	99 06       	st.w	r12[0x0],r6
80009090:	58 05       	cp.w	r5,0
80009092:	c0 90       	breq	800090a4 <_Bfree+0x30>
80009094:	6a 19       	ld.w	r9,r5[0x4]
80009096:	6e 98       	ld.w	r8,r7[0x24]
80009098:	70 38       	ld.w	r8,r8[0xc]
8000909a:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000909e:	8b 0a       	st.w	r5[0x0],r10
800090a0:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
800090a4:	d8 22       	popm	r4-r7,pc
800090a6:	d7 03       	nop

800090a8 <_Balloc>:
800090a8:	d4 21       	pushm	r4-r7,lr
800090aa:	18 97       	mov	r7,r12
800090ac:	16 96       	mov	r6,r11
800090ae:	78 95       	ld.w	r5,r12[0x24]
800090b0:	58 05       	cp.w	r5,0
800090b2:	c0 91       	brne	800090c4 <_Balloc+0x1c>
800090b4:	31 0c       	mov	r12,16
800090b6:	fe b0 d5 ed 	rcall	80003c90 <malloc>
800090ba:	99 35       	st.w	r12[0xc],r5
800090bc:	8f 9c       	st.w	r7[0x24],r12
800090be:	99 15       	st.w	r12[0x4],r5
800090c0:	99 25       	st.w	r12[0x8],r5
800090c2:	99 05       	st.w	r12[0x0],r5
800090c4:	6e 95       	ld.w	r5,r7[0x24]
800090c6:	6a 38       	ld.w	r8,r5[0xc]
800090c8:	58 08       	cp.w	r8,0
800090ca:	c0 b1       	brne	800090e0 <_Balloc+0x38>
800090cc:	31 0a       	mov	r10,16
800090ce:	30 4b       	mov	r11,4
800090d0:	0e 9c       	mov	r12,r7
800090d2:	e0 a0 04 93 	rcall	800099f8 <_calloc_r>
800090d6:	8b 3c       	st.w	r5[0xc],r12
800090d8:	6e 98       	ld.w	r8,r7[0x24]
800090da:	70 3c       	ld.w	r12,r8[0xc]
800090dc:	58 0c       	cp.w	r12,0
800090de:	c1 b0       	breq	80009114 <_Balloc+0x6c>
800090e0:	6e 98       	ld.w	r8,r7[0x24]
800090e2:	70 38       	ld.w	r8,r8[0xc]
800090e4:	f0 06 00 28 	add	r8,r8,r6<<0x2
800090e8:	70 0c       	ld.w	r12,r8[0x0]
800090ea:	58 0c       	cp.w	r12,0
800090ec:	c0 40       	breq	800090f4 <_Balloc+0x4c>
800090ee:	78 09       	ld.w	r9,r12[0x0]
800090f0:	91 09       	st.w	r8[0x0],r9
800090f2:	c0 e8       	rjmp	8000910e <_Balloc+0x66>
800090f4:	0e 9c       	mov	r12,r7
800090f6:	30 17       	mov	r7,1
800090f8:	0e 9b       	mov	r11,r7
800090fa:	ee 06 09 47 	lsl	r7,r7,r6
800090fe:	ee ca ff fb 	sub	r10,r7,-5
80009102:	a3 6a       	lsl	r10,0x2
80009104:	e0 a0 04 7a 	rcall	800099f8 <_calloc_r>
80009108:	c0 60       	breq	80009114 <_Balloc+0x6c>
8000910a:	99 16       	st.w	r12[0x4],r6
8000910c:	99 27       	st.w	r12[0x8],r7
8000910e:	30 08       	mov	r8,0
80009110:	99 38       	st.w	r12[0xc],r8
80009112:	99 48       	st.w	r12[0x10],r8
80009114:	d8 22       	popm	r4-r7,pc
80009116:	d7 03       	nop

80009118 <__d2b>:
80009118:	d4 31       	pushm	r0-r7,lr
8000911a:	20 2d       	sub	sp,8
8000911c:	16 93       	mov	r3,r11
8000911e:	12 96       	mov	r6,r9
80009120:	10 95       	mov	r5,r8
80009122:	14 92       	mov	r2,r10
80009124:	30 1b       	mov	r11,1
80009126:	cc 1f       	rcall	800090a8 <_Balloc>
80009128:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000912c:	50 09       	stdsp	sp[0x0],r9
8000912e:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80009132:	b5 a9       	sbr	r9,0x14
80009134:	f0 01 16 14 	lsr	r1,r8,0x14
80009138:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000913c:	18 94       	mov	r4,r12
8000913e:	58 02       	cp.w	r2,0
80009140:	c1 d0       	breq	8000917a <__d2b+0x62>
80009142:	fa cc ff f8 	sub	r12,sp,-8
80009146:	18 d2       	st.w	--r12,r2
80009148:	c3 6f       	rcall	80008fb4 <__lo0bits>
8000914a:	40 18       	lddsp	r8,sp[0x4]
8000914c:	c0 d0       	breq	80009166 <__d2b+0x4e>
8000914e:	40 09       	lddsp	r9,sp[0x0]
80009150:	f8 0a 11 20 	rsub	r10,r12,32
80009154:	f2 0a 09 4a 	lsl	r10,r9,r10
80009158:	f5 e8 10 08 	or	r8,r10,r8
8000915c:	89 58       	st.w	r4[0x14],r8
8000915e:	f2 0c 0a 49 	lsr	r9,r9,r12
80009162:	50 09       	stdsp	sp[0x0],r9
80009164:	c0 28       	rjmp	80009168 <__d2b+0x50>
80009166:	89 58       	st.w	r4[0x14],r8
80009168:	40 08       	lddsp	r8,sp[0x0]
8000916a:	58 08       	cp.w	r8,0
8000916c:	f9 b3 01 02 	movne	r3,2
80009170:	f9 b3 00 01 	moveq	r3,1
80009174:	89 68       	st.w	r4[0x18],r8
80009176:	89 43       	st.w	r4[0x10],r3
80009178:	c0 88       	rjmp	80009188 <__d2b+0x70>
8000917a:	1a 9c       	mov	r12,sp
8000917c:	c1 cf       	rcall	80008fb4 <__lo0bits>
8000917e:	30 13       	mov	r3,1
80009180:	40 08       	lddsp	r8,sp[0x0]
80009182:	2e 0c       	sub	r12,-32
80009184:	89 43       	st.w	r4[0x10],r3
80009186:	89 58       	st.w	r4[0x14],r8
80009188:	58 01       	cp.w	r1,0
8000918a:	c0 90       	breq	8000919c <__d2b+0x84>
8000918c:	e2 c1 04 33 	sub	r1,r1,1075
80009190:	18 01       	add	r1,r12
80009192:	8d 01       	st.w	r6[0x0],r1
80009194:	f8 0c 11 35 	rsub	r12,r12,53
80009198:	8b 0c       	st.w	r5[0x0],r12
8000919a:	c0 c8       	rjmp	800091b2 <__d2b+0x9a>
8000919c:	e6 c8 ff fc 	sub	r8,r3,-4
800091a0:	f8 cc 04 32 	sub	r12,r12,1074
800091a4:	a5 73       	lsl	r3,0x5
800091a6:	8d 0c       	st.w	r6[0x0],r12
800091a8:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
800091ac:	cd 4e       	rcall	80008f54 <__hi0bits>
800091ae:	18 13       	sub	r3,r12
800091b0:	8b 03       	st.w	r5[0x0],r3
800091b2:	08 9c       	mov	r12,r4
800091b4:	2f ed       	sub	sp,-8
800091b6:	d8 32       	popm	r0-r7,pc

800091b8 <__mdiff>:
800091b8:	d4 31       	pushm	r0-r7,lr
800091ba:	74 48       	ld.w	r8,r10[0x10]
800091bc:	76 45       	ld.w	r5,r11[0x10]
800091be:	16 97       	mov	r7,r11
800091c0:	14 96       	mov	r6,r10
800091c2:	10 15       	sub	r5,r8
800091c4:	c1 31       	brne	800091ea <__mdiff+0x32>
800091c6:	2f b8       	sub	r8,-5
800091c8:	ee ce ff ec 	sub	lr,r7,-20
800091cc:	a3 68       	lsl	r8,0x2
800091ce:	f4 08 00 0b 	add	r11,r10,r8
800091d2:	ee 08 00 08 	add	r8,r7,r8
800091d6:	11 4a       	ld.w	r10,--r8
800091d8:	17 49       	ld.w	r9,--r11
800091da:	12 3a       	cp.w	r10,r9
800091dc:	c0 30       	breq	800091e2 <__mdiff+0x2a>
800091de:	c0 e2       	brcc	800091fa <__mdiff+0x42>
800091e0:	c0 78       	rjmp	800091ee <__mdiff+0x36>
800091e2:	1c 38       	cp.w	r8,lr
800091e4:	fe 9b ff f9 	brhi	800091d6 <__mdiff+0x1e>
800091e8:	c4 98       	rjmp	8000927a <__mdiff+0xc2>
800091ea:	58 05       	cp.w	r5,0
800091ec:	c0 64       	brge	800091f8 <__mdiff+0x40>
800091ee:	0e 98       	mov	r8,r7
800091f0:	30 15       	mov	r5,1
800091f2:	0c 97       	mov	r7,r6
800091f4:	10 96       	mov	r6,r8
800091f6:	c0 28       	rjmp	800091fa <__mdiff+0x42>
800091f8:	30 05       	mov	r5,0
800091fa:	6e 1b       	ld.w	r11,r7[0x4]
800091fc:	c5 6f       	rcall	800090a8 <_Balloc>
800091fe:	6e 49       	ld.w	r9,r7[0x10]
80009200:	6c 44       	ld.w	r4,r6[0x10]
80009202:	99 35       	st.w	r12[0xc],r5
80009204:	2f b4       	sub	r4,-5
80009206:	f2 c5 ff fb 	sub	r5,r9,-5
8000920a:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000920e:	ee 05 00 25 	add	r5,r7,r5<<0x2
80009212:	2e c6       	sub	r6,-20
80009214:	2e c7       	sub	r7,-20
80009216:	f8 c8 ff ec 	sub	r8,r12,-20
8000921a:	30 0a       	mov	r10,0
8000921c:	0f 0e       	ld.w	lr,r7++
8000921e:	0d 0b       	ld.w	r11,r6++
80009220:	fc 02 16 10 	lsr	r2,lr,0x10
80009224:	f6 03 16 10 	lsr	r3,r11,0x10
80009228:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000922c:	e4 03 01 03 	sub	r3,r2,r3
80009230:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009234:	fc 0b 01 0b 	sub	r11,lr,r11
80009238:	f6 0a 00 0a 	add	r10,r11,r10
8000923c:	b0 1a       	st.h	r8[0x2],r10
8000923e:	b1 4a       	asr	r10,0x10
80009240:	e6 0a 00 0a 	add	r10,r3,r10
80009244:	b0 0a       	st.h	r8[0x0],r10
80009246:	2f c8       	sub	r8,-4
80009248:	b1 4a       	asr	r10,0x10
8000924a:	08 36       	cp.w	r6,r4
8000924c:	ce 83       	brcs	8000921c <__mdiff+0x64>
8000924e:	c0 d8       	rjmp	80009268 <__mdiff+0xb0>
80009250:	0f 0b       	ld.w	r11,r7++
80009252:	f6 0e 16 10 	lsr	lr,r11,0x10
80009256:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000925a:	16 0a       	add	r10,r11
8000925c:	b0 1a       	st.h	r8[0x2],r10
8000925e:	b1 4a       	asr	r10,0x10
80009260:	1c 0a       	add	r10,lr
80009262:	b0 0a       	st.h	r8[0x0],r10
80009264:	2f c8       	sub	r8,-4
80009266:	b1 4a       	asr	r10,0x10
80009268:	0a 37       	cp.w	r7,r5
8000926a:	cf 33       	brcs	80009250 <__mdiff+0x98>
8000926c:	c0 28       	rjmp	80009270 <__mdiff+0xb8>
8000926e:	20 19       	sub	r9,1
80009270:	11 4a       	ld.w	r10,--r8
80009272:	58 0a       	cp.w	r10,0
80009274:	cf d0       	breq	8000926e <__mdiff+0xb6>
80009276:	99 49       	st.w	r12[0x10],r9
80009278:	d8 32       	popm	r0-r7,pc
8000927a:	30 0b       	mov	r11,0
8000927c:	c1 6f       	rcall	800090a8 <_Balloc>
8000927e:	30 18       	mov	r8,1
80009280:	99 48       	st.w	r12[0x10],r8
80009282:	30 08       	mov	r8,0
80009284:	99 58       	st.w	r12[0x14],r8
80009286:	d8 32       	popm	r0-r7,pc

80009288 <__lshift>:
80009288:	d4 31       	pushm	r0-r7,lr
8000928a:	16 97       	mov	r7,r11
8000928c:	76 46       	ld.w	r6,r11[0x10]
8000928e:	f4 02 14 05 	asr	r2,r10,0x5
80009292:	2f f6       	sub	r6,-1
80009294:	14 93       	mov	r3,r10
80009296:	18 94       	mov	r4,r12
80009298:	04 06       	add	r6,r2
8000929a:	76 1b       	ld.w	r11,r11[0x4]
8000929c:	6e 28       	ld.w	r8,r7[0x8]
8000929e:	c0 38       	rjmp	800092a4 <__lshift+0x1c>
800092a0:	2f fb       	sub	r11,-1
800092a2:	a1 78       	lsl	r8,0x1
800092a4:	10 36       	cp.w	r6,r8
800092a6:	fe 99 ff fd 	brgt	800092a0 <__lshift+0x18>
800092aa:	08 9c       	mov	r12,r4
800092ac:	cf ee       	rcall	800090a8 <_Balloc>
800092ae:	30 09       	mov	r9,0
800092b0:	18 95       	mov	r5,r12
800092b2:	f8 c8 ff ec 	sub	r8,r12,-20
800092b6:	12 9a       	mov	r10,r9
800092b8:	c0 38       	rjmp	800092be <__lshift+0x36>
800092ba:	10 aa       	st.w	r8++,r10
800092bc:	2f f9       	sub	r9,-1
800092be:	04 39       	cp.w	r9,r2
800092c0:	cf d5       	brlt	800092ba <__lshift+0x32>
800092c2:	6e 4b       	ld.w	r11,r7[0x10]
800092c4:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
800092c8:	2f bb       	sub	r11,-5
800092ca:	ee c9 ff ec 	sub	r9,r7,-20
800092ce:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
800092d2:	58 03       	cp.w	r3,0
800092d4:	c1 30       	breq	800092fa <__lshift+0x72>
800092d6:	e6 0c 11 20 	rsub	r12,r3,32
800092da:	30 0a       	mov	r10,0
800092dc:	72 02       	ld.w	r2,r9[0x0]
800092de:	e4 03 09 42 	lsl	r2,r2,r3
800092e2:	04 4a       	or	r10,r2
800092e4:	10 aa       	st.w	r8++,r10
800092e6:	13 0a       	ld.w	r10,r9++
800092e8:	f4 0c 0a 4a 	lsr	r10,r10,r12
800092ec:	16 39       	cp.w	r9,r11
800092ee:	cf 73       	brcs	800092dc <__lshift+0x54>
800092f0:	91 0a       	st.w	r8[0x0],r10
800092f2:	58 0a       	cp.w	r10,0
800092f4:	c0 70       	breq	80009302 <__lshift+0x7a>
800092f6:	2f f6       	sub	r6,-1
800092f8:	c0 58       	rjmp	80009302 <__lshift+0x7a>
800092fa:	13 0a       	ld.w	r10,r9++
800092fc:	10 aa       	st.w	r8++,r10
800092fe:	16 39       	cp.w	r9,r11
80009300:	cf d3       	brcs	800092fa <__lshift+0x72>
80009302:	08 9c       	mov	r12,r4
80009304:	20 16       	sub	r6,1
80009306:	0e 9b       	mov	r11,r7
80009308:	8b 46       	st.w	r5[0x10],r6
8000930a:	cb 5e       	rcall	80009074 <_Bfree>
8000930c:	0a 9c       	mov	r12,r5
8000930e:	d8 32       	popm	r0-r7,pc

80009310 <__multiply>:
80009310:	d4 31       	pushm	r0-r7,lr
80009312:	20 2d       	sub	sp,8
80009314:	76 49       	ld.w	r9,r11[0x10]
80009316:	74 48       	ld.w	r8,r10[0x10]
80009318:	16 96       	mov	r6,r11
8000931a:	14 95       	mov	r5,r10
8000931c:	10 39       	cp.w	r9,r8
8000931e:	ec 08 17 50 	movlt	r8,r6
80009322:	ea 06 17 50 	movlt	r6,r5
80009326:	f0 05 17 50 	movlt	r5,r8
8000932a:	6c 28       	ld.w	r8,r6[0x8]
8000932c:	76 43       	ld.w	r3,r11[0x10]
8000932e:	74 42       	ld.w	r2,r10[0x10]
80009330:	76 1b       	ld.w	r11,r11[0x4]
80009332:	e4 03 00 07 	add	r7,r2,r3
80009336:	10 37       	cp.w	r7,r8
80009338:	f7 bb 09 ff 	subgt	r11,-1
8000933c:	cb 6e       	rcall	800090a8 <_Balloc>
8000933e:	ee c4 ff fb 	sub	r4,r7,-5
80009342:	f8 c9 ff ec 	sub	r9,r12,-20
80009346:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000934a:	30 0a       	mov	r10,0
8000934c:	12 98       	mov	r8,r9
8000934e:	c0 28       	rjmp	80009352 <__multiply+0x42>
80009350:	10 aa       	st.w	r8++,r10
80009352:	08 38       	cp.w	r8,r4
80009354:	cf e3       	brcs	80009350 <__multiply+0x40>
80009356:	2f b3       	sub	r3,-5
80009358:	2f b2       	sub	r2,-5
8000935a:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000935e:	ea 02 00 22 	add	r2,r5,r2<<0x2
80009362:	ec cb ff ec 	sub	r11,r6,-20
80009366:	50 12       	stdsp	sp[0x4],r2
80009368:	ea ca ff ec 	sub	r10,r5,-20
8000936c:	c4 48       	rjmp	800093f4 <__multiply+0xe4>
8000936e:	94 95       	ld.uh	r5,r10[0x2]
80009370:	58 05       	cp.w	r5,0
80009372:	c2 00       	breq	800093b2 <__multiply+0xa2>
80009374:	12 98       	mov	r8,r9
80009376:	16 96       	mov	r6,r11
80009378:	30 0e       	mov	lr,0
8000937a:	50 09       	stdsp	sp[0x0],r9
8000937c:	0d 02       	ld.w	r2,r6++
8000937e:	e4 00 16 10 	lsr	r0,r2,0x10
80009382:	70 01       	ld.w	r1,r8[0x0]
80009384:	70 09       	ld.w	r9,r8[0x0]
80009386:	b1 81       	lsr	r1,0x10
80009388:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000938c:	e0 05 03 41 	mac	r1,r0,r5
80009390:	ab 32       	mul	r2,r5
80009392:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80009396:	00 02       	add	r2,r0
80009398:	e4 0e 00 0e 	add	lr,r2,lr
8000939c:	b0 1e       	st.h	r8[0x2],lr
8000939e:	b1 8e       	lsr	lr,0x10
800093a0:	1c 01       	add	r1,lr
800093a2:	b0 01       	st.h	r8[0x0],r1
800093a4:	e2 0e 16 10 	lsr	lr,r1,0x10
800093a8:	2f c8       	sub	r8,-4
800093aa:	06 36       	cp.w	r6,r3
800093ac:	ce 83       	brcs	8000937c <__multiply+0x6c>
800093ae:	40 09       	lddsp	r9,sp[0x0]
800093b0:	91 0e       	st.w	r8[0x0],lr
800093b2:	94 86       	ld.uh	r6,r10[0x0]
800093b4:	58 06       	cp.w	r6,0
800093b6:	c1 d0       	breq	800093f0 <__multiply+0xe0>
800093b8:	72 02       	ld.w	r2,r9[0x0]
800093ba:	12 98       	mov	r8,r9
800093bc:	16 9e       	mov	lr,r11
800093be:	30 05       	mov	r5,0
800093c0:	b0 12       	st.h	r8[0x2],r2
800093c2:	1d 01       	ld.w	r1,lr++
800093c4:	90 82       	ld.uh	r2,r8[0x0]
800093c6:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
800093ca:	ad 30       	mul	r0,r6
800093cc:	e0 02 00 02 	add	r2,r0,r2
800093d0:	e4 05 00 05 	add	r5,r2,r5
800093d4:	b0 05       	st.h	r8[0x0],r5
800093d6:	b1 85       	lsr	r5,0x10
800093d8:	b1 81       	lsr	r1,0x10
800093da:	2f c8       	sub	r8,-4
800093dc:	ad 31       	mul	r1,r6
800093de:	90 92       	ld.uh	r2,r8[0x2]
800093e0:	e2 02 00 02 	add	r2,r1,r2
800093e4:	0a 02       	add	r2,r5
800093e6:	e4 05 16 10 	lsr	r5,r2,0x10
800093ea:	06 3e       	cp.w	lr,r3
800093ec:	ce a3       	brcs	800093c0 <__multiply+0xb0>
800093ee:	91 02       	st.w	r8[0x0],r2
800093f0:	2f ca       	sub	r10,-4
800093f2:	2f c9       	sub	r9,-4
800093f4:	40 18       	lddsp	r8,sp[0x4]
800093f6:	10 3a       	cp.w	r10,r8
800093f8:	cb b3       	brcs	8000936e <__multiply+0x5e>
800093fa:	c0 28       	rjmp	800093fe <__multiply+0xee>
800093fc:	20 17       	sub	r7,1
800093fe:	58 07       	cp.w	r7,0
80009400:	e0 8a 00 05 	brle	8000940a <__multiply+0xfa>
80009404:	09 48       	ld.w	r8,--r4
80009406:	58 08       	cp.w	r8,0
80009408:	cf a0       	breq	800093fc <__multiply+0xec>
8000940a:	99 47       	st.w	r12[0x10],r7
8000940c:	2f ed       	sub	sp,-8
8000940e:	d8 32       	popm	r0-r7,pc

80009410 <__i2b>:
80009410:	d4 21       	pushm	r4-r7,lr
80009412:	16 97       	mov	r7,r11
80009414:	30 1b       	mov	r11,1
80009416:	c4 9e       	rcall	800090a8 <_Balloc>
80009418:	30 19       	mov	r9,1
8000941a:	99 57       	st.w	r12[0x14],r7
8000941c:	99 49       	st.w	r12[0x10],r9
8000941e:	d8 22       	popm	r4-r7,pc

80009420 <__multadd>:
80009420:	d4 31       	pushm	r0-r7,lr
80009422:	30 08       	mov	r8,0
80009424:	12 95       	mov	r5,r9
80009426:	16 97       	mov	r7,r11
80009428:	18 96       	mov	r6,r12
8000942a:	76 44       	ld.w	r4,r11[0x10]
8000942c:	f6 c9 ff ec 	sub	r9,r11,-20
80009430:	72 0b       	ld.w	r11,r9[0x0]
80009432:	f6 0c 16 10 	lsr	r12,r11,0x10
80009436:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000943a:	f4 0c 02 4c 	mul	r12,r10,r12
8000943e:	f4 0b 03 45 	mac	r5,r10,r11
80009442:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80009446:	b1 85       	lsr	r5,0x10
80009448:	18 05       	add	r5,r12
8000944a:	ea 0c 15 10 	lsl	r12,r5,0x10
8000944e:	f8 0b 00 0b 	add	r11,r12,r11
80009452:	12 ab       	st.w	r9++,r11
80009454:	2f f8       	sub	r8,-1
80009456:	b1 85       	lsr	r5,0x10
80009458:	08 38       	cp.w	r8,r4
8000945a:	ce b5       	brlt	80009430 <__multadd+0x10>
8000945c:	58 05       	cp.w	r5,0
8000945e:	c1 c0       	breq	80009496 <__multadd+0x76>
80009460:	6e 28       	ld.w	r8,r7[0x8]
80009462:	10 34       	cp.w	r4,r8
80009464:	c1 35       	brlt	8000948a <__multadd+0x6a>
80009466:	6e 1b       	ld.w	r11,r7[0x4]
80009468:	0c 9c       	mov	r12,r6
8000946a:	2f fb       	sub	r11,-1
8000946c:	c1 ee       	rcall	800090a8 <_Balloc>
8000946e:	6e 4a       	ld.w	r10,r7[0x10]
80009470:	ee cb ff f4 	sub	r11,r7,-12
80009474:	18 93       	mov	r3,r12
80009476:	2f ea       	sub	r10,-2
80009478:	2f 4c       	sub	r12,-12
8000947a:	a3 6a       	lsl	r10,0x2
8000947c:	fe b0 dd f0 	rcall	8000505c <memcpy>
80009480:	0e 9b       	mov	r11,r7
80009482:	0c 9c       	mov	r12,r6
80009484:	fe b0 fd f8 	rcall	80009074 <_Bfree>
80009488:	06 97       	mov	r7,r3
8000948a:	e8 c8 ff ff 	sub	r8,r4,-1
8000948e:	2f b4       	sub	r4,-5
80009490:	8f 48       	st.w	r7[0x10],r8
80009492:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
80009496:	0e 9c       	mov	r12,r7
80009498:	d8 32       	popm	r0-r7,pc
8000949a:	d7 03       	nop

8000949c <__pow5mult>:
8000949c:	d4 31       	pushm	r0-r7,lr
8000949e:	14 96       	mov	r6,r10
800094a0:	18 97       	mov	r7,r12
800094a2:	16 94       	mov	r4,r11
800094a4:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
800094a8:	c0 90       	breq	800094ba <__pow5mult+0x1e>
800094aa:	20 18       	sub	r8,1
800094ac:	fe c9 de 58 	sub	r9,pc,-8616
800094b0:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
800094b4:	30 09       	mov	r9,0
800094b6:	cb 5f       	rcall	80009420 <__multadd>
800094b8:	18 94       	mov	r4,r12
800094ba:	a3 46       	asr	r6,0x2
800094bc:	c3 40       	breq	80009524 <__pow5mult+0x88>
800094be:	6e 95       	ld.w	r5,r7[0x24]
800094c0:	58 05       	cp.w	r5,0
800094c2:	c0 91       	brne	800094d4 <__pow5mult+0x38>
800094c4:	31 0c       	mov	r12,16
800094c6:	fe b0 d3 e5 	rcall	80003c90 <malloc>
800094ca:	99 35       	st.w	r12[0xc],r5
800094cc:	8f 9c       	st.w	r7[0x24],r12
800094ce:	99 15       	st.w	r12[0x4],r5
800094d0:	99 25       	st.w	r12[0x8],r5
800094d2:	99 05       	st.w	r12[0x0],r5
800094d4:	6e 93       	ld.w	r3,r7[0x24]
800094d6:	66 25       	ld.w	r5,r3[0x8]
800094d8:	58 05       	cp.w	r5,0
800094da:	c0 c1       	brne	800094f2 <__pow5mult+0x56>
800094dc:	e0 6b 02 71 	mov	r11,625
800094e0:	0e 9c       	mov	r12,r7
800094e2:	c9 7f       	rcall	80009410 <__i2b>
800094e4:	87 2c       	st.w	r3[0x8],r12
800094e6:	30 08       	mov	r8,0
800094e8:	18 95       	mov	r5,r12
800094ea:	99 08       	st.w	r12[0x0],r8
800094ec:	c0 38       	rjmp	800094f2 <__pow5mult+0x56>
800094ee:	06 9c       	mov	r12,r3
800094f0:	18 95       	mov	r5,r12
800094f2:	ed b6 00 00 	bld	r6,0x0
800094f6:	c0 b1       	brne	8000950c <__pow5mult+0x70>
800094f8:	08 9b       	mov	r11,r4
800094fa:	0a 9a       	mov	r10,r5
800094fc:	0e 9c       	mov	r12,r7
800094fe:	c0 9f       	rcall	80009310 <__multiply>
80009500:	08 9b       	mov	r11,r4
80009502:	18 93       	mov	r3,r12
80009504:	0e 9c       	mov	r12,r7
80009506:	06 94       	mov	r4,r3
80009508:	fe b0 fd b6 	rcall	80009074 <_Bfree>
8000950c:	a1 56       	asr	r6,0x1
8000950e:	c0 b0       	breq	80009524 <__pow5mult+0x88>
80009510:	6a 03       	ld.w	r3,r5[0x0]
80009512:	58 03       	cp.w	r3,0
80009514:	ce d1       	brne	800094ee <__pow5mult+0x52>
80009516:	0a 9a       	mov	r10,r5
80009518:	0a 9b       	mov	r11,r5
8000951a:	0e 9c       	mov	r12,r7
8000951c:	cf ae       	rcall	80009310 <__multiply>
8000951e:	8b 0c       	st.w	r5[0x0],r12
80009520:	99 03       	st.w	r12[0x0],r3
80009522:	ce 7b       	rjmp	800094f0 <__pow5mult+0x54>
80009524:	08 9c       	mov	r12,r4
80009526:	d8 32       	popm	r0-r7,pc

80009528 <_realloc_r>:
80009528:	d4 31       	pushm	r0-r7,lr
8000952a:	20 1d       	sub	sp,4
8000952c:	16 94       	mov	r4,r11
8000952e:	18 92       	mov	r2,r12
80009530:	14 9b       	mov	r11,r10
80009532:	58 04       	cp.w	r4,0
80009534:	c0 51       	brne	8000953e <_realloc_r+0x16>
80009536:	fe b0 fa cb 	rcall	80008acc <_malloc_r>
8000953a:	18 95       	mov	r5,r12
8000953c:	c5 39       	rjmp	800097e2 <_realloc_r+0x2ba>
8000953e:	50 0a       	stdsp	sp[0x0],r10
80009540:	fe b0 fd 08 	rcall	80008f50 <__malloc_lock>
80009544:	40 0b       	lddsp	r11,sp[0x0]
80009546:	f6 c8 ff f5 	sub	r8,r11,-11
8000954a:	e8 c1 00 08 	sub	r1,r4,8
8000954e:	10 96       	mov	r6,r8
80009550:	62 1c       	ld.w	r12,r1[0x4]
80009552:	e0 16 ff f8 	andl	r6,0xfff8
80009556:	59 68       	cp.w	r8,22
80009558:	f9 b6 08 10 	movls	r6,16
8000955c:	16 36       	cp.w	r6,r11
8000955e:	5f 38       	srlo	r8
80009560:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80009564:	c0 50       	breq	8000956e <_realloc_r+0x46>
80009566:	30 c8       	mov	r8,12
80009568:	30 05       	mov	r5,0
8000956a:	85 38       	st.w	r2[0xc],r8
8000956c:	c3 b9       	rjmp	800097e2 <_realloc_r+0x2ba>
8000956e:	18 90       	mov	r0,r12
80009570:	e0 10 ff fc 	andl	r0,0xfffc
80009574:	0c 30       	cp.w	r0,r6
80009576:	e0 84 01 0b 	brge	8000978c <_realloc_r+0x264>
8000957a:	e0 68 00 fc 	mov	r8,252
8000957e:	e2 00 00 09 	add	r9,r1,r0
80009582:	70 25       	ld.w	r5,r8[0x8]
80009584:	0a 39       	cp.w	r9,r5
80009586:	c0 90       	breq	80009598 <_realloc_r+0x70>
80009588:	72 1a       	ld.w	r10,r9[0x4]
8000958a:	a1 ca       	cbr	r10,0x0
8000958c:	f2 0a 00 0a 	add	r10,r9,r10
80009590:	74 1a       	ld.w	r10,r10[0x4]
80009592:	ed ba 00 00 	bld	r10,0x0
80009596:	c2 20       	breq	800095da <_realloc_r+0xb2>
80009598:	72 1a       	ld.w	r10,r9[0x4]
8000959a:	e0 1a ff fc 	andl	r10,0xfffc
8000959e:	f4 00 00 03 	add	r3,r10,r0
800095a2:	0a 39       	cp.w	r9,r5
800095a4:	c1 31       	brne	800095ca <_realloc_r+0xa2>
800095a6:	ec c7 ff f0 	sub	r7,r6,-16
800095aa:	0e 33       	cp.w	r3,r7
800095ac:	c1 95       	brlt	800095de <_realloc_r+0xb6>
800095ae:	e2 06 00 09 	add	r9,r1,r6
800095b2:	0c 13       	sub	r3,r6
800095b4:	a1 a3       	sbr	r3,0x0
800095b6:	93 13       	st.w	r9[0x4],r3
800095b8:	91 29       	st.w	r8[0x8],r9
800095ba:	04 9c       	mov	r12,r2
800095bc:	62 18       	ld.w	r8,r1[0x4]
800095be:	08 95       	mov	r5,r4
800095c0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800095c4:	10 46       	or	r6,r8
800095c6:	83 16       	st.w	r1[0x4],r6
800095c8:	c0 b9       	rjmp	800097de <_realloc_r+0x2b6>
800095ca:	0c 33       	cp.w	r3,r6
800095cc:	c0 95       	brlt	800095de <_realloc_r+0xb6>
800095ce:	72 28       	ld.w	r8,r9[0x8]
800095d0:	02 97       	mov	r7,r1
800095d2:	72 39       	ld.w	r9,r9[0xc]
800095d4:	93 28       	st.w	r9[0x8],r8
800095d6:	91 39       	st.w	r8[0xc],r9
800095d8:	cd c8       	rjmp	80009790 <_realloc_r+0x268>
800095da:	30 0a       	mov	r10,0
800095dc:	14 99       	mov	r9,r10
800095de:	ed bc 00 00 	bld	r12,0x0
800095e2:	e0 80 00 95 	breq	8000970c <_realloc_r+0x1e4>
800095e6:	62 07       	ld.w	r7,r1[0x0]
800095e8:	e2 07 01 07 	sub	r7,r1,r7
800095ec:	6e 1c       	ld.w	r12,r7[0x4]
800095ee:	e0 1c ff fc 	andl	r12,0xfffc
800095f2:	58 09       	cp.w	r9,0
800095f4:	c5 60       	breq	800096a0 <_realloc_r+0x178>
800095f6:	f8 00 00 03 	add	r3,r12,r0
800095fa:	0a 39       	cp.w	r9,r5
800095fc:	c4 81       	brne	8000968c <_realloc_r+0x164>
800095fe:	14 03       	add	r3,r10
80009600:	ec c9 ff f0 	sub	r9,r6,-16
80009604:	12 33       	cp.w	r3,r9
80009606:	c4 d5       	brlt	800096a0 <_realloc_r+0x178>
80009608:	6e 3a       	ld.w	r10,r7[0xc]
8000960a:	6e 29       	ld.w	r9,r7[0x8]
8000960c:	95 29       	st.w	r10[0x8],r9
8000960e:	93 3a       	st.w	r9[0xc],r10
80009610:	ee c5 ff f8 	sub	r5,r7,-8
80009614:	e0 ca 00 04 	sub	r10,r0,4
80009618:	e0 4a 00 24 	cp.w	r10,36
8000961c:	e0 8b 00 25 	brhi	80009666 <_realloc_r+0x13e>
80009620:	0a 99       	mov	r9,r5
80009622:	59 3a       	cp.w	r10,19
80009624:	e0 88 00 1a 	brls	80009658 <_realloc_r+0x130>
80009628:	09 09       	ld.w	r9,r4++
8000962a:	8b 09       	st.w	r5[0x0],r9
8000962c:	09 09       	ld.w	r9,r4++
8000962e:	8f 39       	st.w	r7[0xc],r9
80009630:	ee c9 ff f0 	sub	r9,r7,-16
80009634:	59 ba       	cp.w	r10,27
80009636:	e0 88 00 11 	brls	80009658 <_realloc_r+0x130>
8000963a:	09 0b       	ld.w	r11,r4++
8000963c:	93 0b       	st.w	r9[0x0],r11
8000963e:	09 09       	ld.w	r9,r4++
80009640:	8f 59       	st.w	r7[0x14],r9
80009642:	ee c9 ff e8 	sub	r9,r7,-24
80009646:	e0 4a 00 24 	cp.w	r10,36
8000964a:	c0 71       	brne	80009658 <_realloc_r+0x130>
8000964c:	09 0a       	ld.w	r10,r4++
8000964e:	93 0a       	st.w	r9[0x0],r10
80009650:	ee c9 ff e0 	sub	r9,r7,-32
80009654:	09 0a       	ld.w	r10,r4++
80009656:	8f 7a       	st.w	r7[0x1c],r10
80009658:	09 0a       	ld.w	r10,r4++
8000965a:	12 aa       	st.w	r9++,r10
8000965c:	68 0a       	ld.w	r10,r4[0x0]
8000965e:	93 0a       	st.w	r9[0x0],r10
80009660:	68 1a       	ld.w	r10,r4[0x4]
80009662:	93 1a       	st.w	r9[0x4],r10
80009664:	c0 78       	rjmp	80009672 <_realloc_r+0x14a>
80009666:	50 08       	stdsp	sp[0x0],r8
80009668:	08 9b       	mov	r11,r4
8000966a:	0a 9c       	mov	r12,r5
8000966c:	fe b0 fc 53 	rcall	80008f12 <memmove>
80009670:	40 08       	lddsp	r8,sp[0x0]
80009672:	ee 06 00 09 	add	r9,r7,r6
80009676:	0c 13       	sub	r3,r6
80009678:	a1 a3       	sbr	r3,0x0
8000967a:	93 13       	st.w	r9[0x4],r3
8000967c:	91 29       	st.w	r8[0x8],r9
8000967e:	04 9c       	mov	r12,r2
80009680:	6e 18       	ld.w	r8,r7[0x4]
80009682:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009686:	10 46       	or	r6,r8
80009688:	8f 16       	st.w	r7[0x4],r6
8000968a:	ca a8       	rjmp	800097de <_realloc_r+0x2b6>
8000968c:	14 03       	add	r3,r10
8000968e:	0c 33       	cp.w	r3,r6
80009690:	c0 85       	brlt	800096a0 <_realloc_r+0x178>
80009692:	72 28       	ld.w	r8,r9[0x8]
80009694:	72 39       	ld.w	r9,r9[0xc]
80009696:	93 28       	st.w	r9[0x8],r8
80009698:	91 39       	st.w	r8[0xc],r9
8000969a:	6e 28       	ld.w	r8,r7[0x8]
8000969c:	6e 39       	ld.w	r9,r7[0xc]
8000969e:	c0 78       	rjmp	800096ac <_realloc_r+0x184>
800096a0:	f8 00 00 03 	add	r3,r12,r0
800096a4:	0c 33       	cp.w	r3,r6
800096a6:	c3 35       	brlt	8000970c <_realloc_r+0x1e4>
800096a8:	6e 39       	ld.w	r9,r7[0xc]
800096aa:	6e 28       	ld.w	r8,r7[0x8]
800096ac:	93 28       	st.w	r9[0x8],r8
800096ae:	91 39       	st.w	r8[0xc],r9
800096b0:	e0 ca 00 04 	sub	r10,r0,4
800096b4:	ee cc ff f8 	sub	r12,r7,-8
800096b8:	e0 4a 00 24 	cp.w	r10,36
800096bc:	e0 8b 00 24 	brhi	80009704 <_realloc_r+0x1dc>
800096c0:	59 3a       	cp.w	r10,19
800096c2:	e0 88 00 1a 	brls	800096f6 <_realloc_r+0x1ce>
800096c6:	09 08       	ld.w	r8,r4++
800096c8:	99 08       	st.w	r12[0x0],r8
800096ca:	09 08       	ld.w	r8,r4++
800096cc:	8f 38       	st.w	r7[0xc],r8
800096ce:	ee cc ff f0 	sub	r12,r7,-16
800096d2:	59 ba       	cp.w	r10,27
800096d4:	e0 88 00 11 	brls	800096f6 <_realloc_r+0x1ce>
800096d8:	09 08       	ld.w	r8,r4++
800096da:	99 08       	st.w	r12[0x0],r8
800096dc:	09 08       	ld.w	r8,r4++
800096de:	8f 58       	st.w	r7[0x14],r8
800096e0:	ee cc ff e8 	sub	r12,r7,-24
800096e4:	e0 4a 00 24 	cp.w	r10,36
800096e8:	c0 71       	brne	800096f6 <_realloc_r+0x1ce>
800096ea:	09 08       	ld.w	r8,r4++
800096ec:	99 08       	st.w	r12[0x0],r8
800096ee:	ee cc ff e0 	sub	r12,r7,-32
800096f2:	09 08       	ld.w	r8,r4++
800096f4:	8f 78       	st.w	r7[0x1c],r8
800096f6:	09 08       	ld.w	r8,r4++
800096f8:	18 a8       	st.w	r12++,r8
800096fa:	68 08       	ld.w	r8,r4[0x0]
800096fc:	99 08       	st.w	r12[0x0],r8
800096fe:	68 18       	ld.w	r8,r4[0x4]
80009700:	99 18       	st.w	r12[0x4],r8
80009702:	c4 78       	rjmp	80009790 <_realloc_r+0x268>
80009704:	08 9b       	mov	r11,r4
80009706:	fe b0 fc 06 	rcall	80008f12 <memmove>
8000970a:	c4 38       	rjmp	80009790 <_realloc_r+0x268>
8000970c:	04 9c       	mov	r12,r2
8000970e:	fe b0 f9 df 	rcall	80008acc <_malloc_r>
80009712:	18 95       	mov	r5,r12
80009714:	c3 a0       	breq	80009788 <_realloc_r+0x260>
80009716:	62 18       	ld.w	r8,r1[0x4]
80009718:	f8 c9 00 08 	sub	r9,r12,8
8000971c:	a1 c8       	cbr	r8,0x0
8000971e:	e2 08 00 08 	add	r8,r1,r8
80009722:	10 39       	cp.w	r9,r8
80009724:	c0 71       	brne	80009732 <_realloc_r+0x20a>
80009726:	72 13       	ld.w	r3,r9[0x4]
80009728:	02 97       	mov	r7,r1
8000972a:	e0 13 ff fc 	andl	r3,0xfffc
8000972e:	00 03       	add	r3,r0
80009730:	c3 08       	rjmp	80009790 <_realloc_r+0x268>
80009732:	e0 ca 00 04 	sub	r10,r0,4
80009736:	e0 4a 00 24 	cp.w	r10,36
8000973a:	e0 8b 00 20 	brhi	8000977a <_realloc_r+0x252>
8000973e:	08 99       	mov	r9,r4
80009740:	18 98       	mov	r8,r12
80009742:	59 3a       	cp.w	r10,19
80009744:	e0 88 00 14 	brls	8000976c <_realloc_r+0x244>
80009748:	13 0b       	ld.w	r11,r9++
8000974a:	10 ab       	st.w	r8++,r11
8000974c:	13 0b       	ld.w	r11,r9++
8000974e:	10 ab       	st.w	r8++,r11
80009750:	59 ba       	cp.w	r10,27
80009752:	e0 88 00 0d 	brls	8000976c <_realloc_r+0x244>
80009756:	13 0b       	ld.w	r11,r9++
80009758:	10 ab       	st.w	r8++,r11
8000975a:	13 0b       	ld.w	r11,r9++
8000975c:	10 ab       	st.w	r8++,r11
8000975e:	e0 4a 00 24 	cp.w	r10,36
80009762:	c0 51       	brne	8000976c <_realloc_r+0x244>
80009764:	13 0a       	ld.w	r10,r9++
80009766:	10 aa       	st.w	r8++,r10
80009768:	13 0a       	ld.w	r10,r9++
8000976a:	10 aa       	st.w	r8++,r10
8000976c:	13 0a       	ld.w	r10,r9++
8000976e:	10 aa       	st.w	r8++,r10
80009770:	72 0a       	ld.w	r10,r9[0x0]
80009772:	91 0a       	st.w	r8[0x0],r10
80009774:	72 19       	ld.w	r9,r9[0x4]
80009776:	91 19       	st.w	r8[0x4],r9
80009778:	c0 48       	rjmp	80009780 <_realloc_r+0x258>
8000977a:	08 9b       	mov	r11,r4
8000977c:	fe b0 fb cb 	rcall	80008f12 <memmove>
80009780:	08 9b       	mov	r11,r4
80009782:	04 9c       	mov	r12,r2
80009784:	fe b0 f7 06 	rcall	80008590 <_free_r>
80009788:	04 9c       	mov	r12,r2
8000978a:	c2 a8       	rjmp	800097de <_realloc_r+0x2b6>
8000978c:	00 93       	mov	r3,r0
8000978e:	02 97       	mov	r7,r1
80009790:	e6 06 01 09 	sub	r9,r3,r6
80009794:	6e 18       	ld.w	r8,r7[0x4]
80009796:	58 f9       	cp.w	r9,15
80009798:	e0 88 00 16 	brls	800097c4 <_realloc_r+0x29c>
8000979c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800097a0:	ed e8 10 08 	or	r8,r6,r8
800097a4:	8f 18       	st.w	r7[0x4],r8
800097a6:	12 98       	mov	r8,r9
800097a8:	a1 a8       	sbr	r8,0x0
800097aa:	ee 06 00 0b 	add	r11,r7,r6
800097ae:	f6 09 00 09 	add	r9,r11,r9
800097b2:	97 18       	st.w	r11[0x4],r8
800097b4:	72 18       	ld.w	r8,r9[0x4]
800097b6:	a1 a8       	sbr	r8,0x0
800097b8:	2f 8b       	sub	r11,-8
800097ba:	93 18       	st.w	r9[0x4],r8
800097bc:	04 9c       	mov	r12,r2
800097be:	fe b0 f6 e9 	rcall	80008590 <_free_r>
800097c2:	c0 b8       	rjmp	800097d8 <_realloc_r+0x2b0>
800097c4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800097c8:	e7 e8 10 08 	or	r8,r3,r8
800097cc:	8f 18       	st.w	r7[0x4],r8
800097ce:	ee 03 00 03 	add	r3,r7,r3
800097d2:	66 18       	ld.w	r8,r3[0x4]
800097d4:	a1 a8       	sbr	r8,0x0
800097d6:	87 18       	st.w	r3[0x4],r8
800097d8:	04 9c       	mov	r12,r2
800097da:	ee c5 ff f8 	sub	r5,r7,-8
800097de:	fe b0 fb ba 	rcall	80008f52 <__malloc_unlock>
800097e2:	0a 9c       	mov	r12,r5
800097e4:	2f fd       	sub	sp,-4
800097e6:	d8 32       	popm	r0-r7,pc

800097e8 <__isinfd>:
800097e8:	14 98       	mov	r8,r10
800097ea:	fc 19 7f f0 	movh	r9,0x7ff0
800097ee:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
800097f2:	f0 0b 11 00 	rsub	r11,r8,0
800097f6:	f7 e8 10 08 	or	r8,r11,r8
800097fa:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
800097fe:	f2 08 01 08 	sub	r8,r9,r8
80009802:	f0 0c 11 00 	rsub	r12,r8,0
80009806:	f9 e8 10 08 	or	r8,r12,r8
8000980a:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000980e:	2f fc       	sub	r12,-1
80009810:	5e fc       	retal	r12

80009812 <__isnand>:
80009812:	14 98       	mov	r8,r10
80009814:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80009818:	f0 0c 11 00 	rsub	r12,r8,0
8000981c:	10 4c       	or	r12,r8
8000981e:	fc 18 7f f0 	movh	r8,0x7ff0
80009822:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
80009826:	f0 0c 01 0c 	sub	r12,r8,r12
8000982a:	bf 9c       	lsr	r12,0x1f
8000982c:	5e fc       	retal	r12
8000982e:	d7 03       	nop

80009830 <_sbrk_r>:
80009830:	d4 21       	pushm	r4-r7,lr
80009832:	30 08       	mov	r8,0
80009834:	18 97       	mov	r7,r12
80009836:	e0 66 09 40 	mov	r6,2368
8000983a:	16 9c       	mov	r12,r11
8000983c:	8d 08       	st.w	r6[0x0],r8
8000983e:	ca fc       	rcall	8000999c <_sbrk>
80009840:	5b fc       	cp.w	r12,-1
80009842:	c0 51       	brne	8000984c <_sbrk_r+0x1c>
80009844:	6c 08       	ld.w	r8,r6[0x0]
80009846:	58 08       	cp.w	r8,0
80009848:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000984c:	d8 22       	popm	r4-r7,pc
8000984e:	d7 03       	nop

80009850 <__sclose>:
80009850:	d4 01       	pushm	lr
80009852:	96 7b       	ld.sh	r11,r11[0xe]
80009854:	cf ec       	rcall	80009a50 <_close_r>
80009856:	d8 02       	popm	pc

80009858 <__sseek>:
80009858:	d4 21       	pushm	r4-r7,lr
8000985a:	16 97       	mov	r7,r11
8000985c:	96 7b       	ld.sh	r11,r11[0xe]
8000985e:	c8 5d       	rcall	80009b68 <_lseek_r>
80009860:	8e 68       	ld.sh	r8,r7[0xc]
80009862:	10 99       	mov	r9,r8
80009864:	ad c8       	cbr	r8,0xc
80009866:	ad a9       	sbr	r9,0xc
80009868:	5b fc       	cp.w	r12,-1
8000986a:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000986e:	ef f9 1c 06 	st.hne	r7[0xc],r9
80009872:	ef fc 1a 15 	st.wne	r7[0x54],r12
80009876:	d8 22       	popm	r4-r7,pc

80009878 <__swrite>:
80009878:	d4 21       	pushm	r4-r7,lr
8000987a:	96 68       	ld.sh	r8,r11[0xc]
8000987c:	16 97       	mov	r7,r11
8000987e:	14 95       	mov	r5,r10
80009880:	12 94       	mov	r4,r9
80009882:	e2 18 01 00 	andl	r8,0x100,COH
80009886:	18 96       	mov	r6,r12
80009888:	c0 50       	breq	80009892 <__swrite+0x1a>
8000988a:	30 29       	mov	r9,2
8000988c:	30 0a       	mov	r10,0
8000988e:	96 7b       	ld.sh	r11,r11[0xe]
80009890:	c6 cd       	rcall	80009b68 <_lseek_r>
80009892:	8e 68       	ld.sh	r8,r7[0xc]
80009894:	ad c8       	cbr	r8,0xc
80009896:	08 99       	mov	r9,r4
80009898:	0a 9a       	mov	r10,r5
8000989a:	8e 7b       	ld.sh	r11,r7[0xe]
8000989c:	0c 9c       	mov	r12,r6
8000989e:	ae 68       	st.h	r7[0xc],r8
800098a0:	c9 ac       	rcall	800099d4 <_write_r>
800098a2:	d8 22       	popm	r4-r7,pc

800098a4 <__sread>:
800098a4:	d4 21       	pushm	r4-r7,lr
800098a6:	16 97       	mov	r7,r11
800098a8:	96 7b       	ld.sh	r11,r11[0xe]
800098aa:	c7 1d       	rcall	80009b8c <_read_r>
800098ac:	c0 65       	brlt	800098b8 <__sread+0x14>
800098ae:	6f 58       	ld.w	r8,r7[0x54]
800098b0:	18 08       	add	r8,r12
800098b2:	ef 48 00 54 	st.w	r7[84],r8
800098b6:	d8 22       	popm	r4-r7,pc
800098b8:	8e 68       	ld.sh	r8,r7[0xc]
800098ba:	ad c8       	cbr	r8,0xc
800098bc:	ae 68       	st.h	r7[0xc],r8
800098be:	d8 22       	popm	r4-r7,pc

800098c0 <strlen>:
800098c0:	30 09       	mov	r9,0
800098c2:	18 98       	mov	r8,r12
800098c4:	c0 28       	rjmp	800098c8 <strlen+0x8>
800098c6:	2f f8       	sub	r8,-1
800098c8:	11 8a       	ld.ub	r10,r8[0x0]
800098ca:	f2 0a 18 00 	cp.b	r10,r9
800098ce:	cf c1       	brne	800098c6 <strlen+0x6>
800098d0:	f0 0c 01 0c 	sub	r12,r8,r12
800098d4:	5e fc       	retal	r12
800098d6:	d7 03       	nop

800098d8 <_close>:
800098d8:	30 28       	mov	r8,2
800098da:	d6 73       	breakpoint
800098dc:	3f fc       	mov	r12,-1
800098de:	35 8b       	mov	r11,88
800098e0:	58 0c       	cp.w	r12,0
800098e2:	5e 4c       	retge	r12
800098e4:	e0 6a 09 40 	mov	r10,2368
800098e8:	95 0b       	st.w	r10[0x0],r11
800098ea:	5e fc       	retal	r12

800098ec <_lseek>:
800098ec:	30 58       	mov	r8,5
800098ee:	d6 73       	breakpoint
800098f0:	3f fc       	mov	r12,-1
800098f2:	35 8b       	mov	r11,88
800098f4:	58 0c       	cp.w	r12,0
800098f6:	5e 4c       	retge	r12
800098f8:	e0 6a 09 40 	mov	r10,2368
800098fc:	95 0b       	st.w	r10[0x0],r11
800098fe:	5e fc       	retal	r12

80009900 <_read>:
80009900:	30 38       	mov	r8,3
80009902:	d6 73       	breakpoint
80009904:	3f fc       	mov	r12,-1
80009906:	35 8b       	mov	r11,88
80009908:	58 0c       	cp.w	r12,0
8000990a:	5e 4c       	retge	r12
8000990c:	e0 6a 09 40 	mov	r10,2368
80009910:	95 0b       	st.w	r10[0x0],r11
80009912:	5e fc       	retal	r12

80009914 <_write>:
80009914:	30 48       	mov	r8,4
80009916:	d6 73       	breakpoint
80009918:	3f fc       	mov	r12,-1
8000991a:	35 8b       	mov	r11,88
8000991c:	58 0c       	cp.w	r12,0
8000991e:	5e 4c       	retge	r12
80009920:	e0 6a 09 40 	mov	r10,2368
80009924:	95 0b       	st.w	r10[0x0],r11
80009926:	5e fc       	retal	r12

80009928 <isatty>:
80009928:	30 b8       	mov	r8,11
8000992a:	d6 73       	breakpoint
8000992c:	3f fc       	mov	r12,-1
8000992e:	35 8b       	mov	r11,88
80009930:	58 0c       	cp.w	r12,0
80009932:	5e 4c       	retge	r12
80009934:	e0 6a 09 40 	mov	r10,2368
80009938:	95 0b       	st.w	r10[0x0],r11
8000993a:	5e fc       	retal	r12

8000993c <_fstat_host>:
8000993c:	30 98       	mov	r8,9
8000993e:	d6 73       	breakpoint
80009940:	3f fc       	mov	r12,-1
80009942:	35 8b       	mov	r11,88
80009944:	58 0c       	cp.w	r12,0
80009946:	5e 4c       	retge	r12
80009948:	e0 6a 09 40 	mov	r10,2368
8000994c:	95 0b       	st.w	r10[0x0],r11
8000994e:	5e fc       	retal	r12

80009950 <_fstat>:
80009950:	d4 21       	pushm	r4-r7,lr
80009952:	21 0d       	sub	sp,64
80009954:	16 97       	mov	r7,r11
80009956:	1a 9b       	mov	r11,sp
80009958:	cf 2f       	rcall	8000993c <_fstat_host>
8000995a:	c0 34       	brge	80009960 <_fstat+0x10>
8000995c:	3f fc       	mov	r12,-1
8000995e:	c1 c8       	rjmp	80009996 <_fstat+0x46>
80009960:	40 08       	lddsp	r8,sp[0x0]
80009962:	ae 08       	st.h	r7[0x0],r8
80009964:	40 18       	lddsp	r8,sp[0x4]
80009966:	ae 18       	st.h	r7[0x2],r8
80009968:	40 28       	lddsp	r8,sp[0x8]
8000996a:	8f 18       	st.w	r7[0x4],r8
8000996c:	40 38       	lddsp	r8,sp[0xc]
8000996e:	ae 48       	st.h	r7[0x8],r8
80009970:	40 48       	lddsp	r8,sp[0x10]
80009972:	ae 58       	st.h	r7[0xa],r8
80009974:	40 58       	lddsp	r8,sp[0x14]
80009976:	ae 68       	st.h	r7[0xc],r8
80009978:	40 68       	lddsp	r8,sp[0x18]
8000997a:	ae 78       	st.h	r7[0xe],r8
8000997c:	40 88       	lddsp	r8,sp[0x20]
8000997e:	8f 48       	st.w	r7[0x10],r8
80009980:	40 a8       	lddsp	r8,sp[0x28]
80009982:	8f b8       	st.w	r7[0x2c],r8
80009984:	40 c8       	lddsp	r8,sp[0x30]
80009986:	8f c8       	st.w	r7[0x30],r8
80009988:	40 d8       	lddsp	r8,sp[0x34]
8000998a:	8f 58       	st.w	r7[0x14],r8
8000998c:	40 e8       	lddsp	r8,sp[0x38]
8000998e:	30 0c       	mov	r12,0
80009990:	8f 78       	st.w	r7[0x1c],r8
80009992:	40 f8       	lddsp	r8,sp[0x3c]
80009994:	8f 98       	st.w	r7[0x24],r8
80009996:	2f 0d       	sub	sp,-64
80009998:	d8 22       	popm	r4-r7,pc
8000999a:	d7 03       	nop

8000999c <_sbrk>:
8000999c:	d4 01       	pushm	lr
8000999e:	e0 68 09 3c 	mov	r8,2364
800099a2:	70 09       	ld.w	r9,r8[0x0]
800099a4:	58 09       	cp.w	r9,0
800099a6:	c0 41       	brne	800099ae <_sbrk+0x12>
800099a8:	e0 69 09 48 	mov	r9,2376
800099ac:	91 09       	st.w	r8[0x0],r9
800099ae:	e0 69 09 3c 	mov	r9,2364
800099b2:	e0 6a f0 00 	mov	r10,61440
800099b6:	72 08       	ld.w	r8,r9[0x0]
800099b8:	f0 0c 00 0c 	add	r12,r8,r12
800099bc:	14 3c       	cp.w	r12,r10
800099be:	e0 8b 00 04 	brhi	800099c6 <_sbrk+0x2a>
800099c2:	93 0c       	st.w	r9[0x0],r12
800099c4:	c0 58       	rjmp	800099ce <_sbrk+0x32>
800099c6:	c5 5c       	rcall	80009a70 <__errno>
800099c8:	30 c8       	mov	r8,12
800099ca:	99 08       	st.w	r12[0x0],r8
800099cc:	3f f8       	mov	r8,-1
800099ce:	10 9c       	mov	r12,r8
800099d0:	d8 02       	popm	pc
800099d2:	d7 03       	nop

800099d4 <_write_r>:
800099d4:	d4 21       	pushm	r4-r7,lr
800099d6:	16 98       	mov	r8,r11
800099d8:	18 97       	mov	r7,r12
800099da:	10 9c       	mov	r12,r8
800099dc:	30 08       	mov	r8,0
800099de:	14 9b       	mov	r11,r10
800099e0:	e0 66 09 40 	mov	r6,2368
800099e4:	12 9a       	mov	r10,r9
800099e6:	8d 08       	st.w	r6[0x0],r8
800099e8:	c9 6f       	rcall	80009914 <_write>
800099ea:	5b fc       	cp.w	r12,-1
800099ec:	c0 51       	brne	800099f6 <_write_r+0x22>
800099ee:	6c 08       	ld.w	r8,r6[0x0]
800099f0:	58 08       	cp.w	r8,0
800099f2:	ef f8 1a 03 	st.wne	r7[0xc],r8
800099f6:	d8 22       	popm	r4-r7,pc

800099f8 <_calloc_r>:
800099f8:	d4 21       	pushm	r4-r7,lr
800099fa:	f4 0b 02 4b 	mul	r11,r10,r11
800099fe:	fe b0 f8 67 	rcall	80008acc <_malloc_r>
80009a02:	18 97       	mov	r7,r12
80009a04:	c2 30       	breq	80009a4a <_calloc_r+0x52>
80009a06:	f8 fa ff fc 	ld.w	r10,r12[-4]
80009a0a:	e0 1a ff fc 	andl	r10,0xfffc
80009a0e:	20 4a       	sub	r10,4
80009a10:	e0 4a 00 24 	cp.w	r10,36
80009a14:	e0 8b 00 18 	brhi	80009a44 <_calloc_r+0x4c>
80009a18:	18 98       	mov	r8,r12
80009a1a:	59 3a       	cp.w	r10,19
80009a1c:	e0 88 00 0f 	brls	80009a3a <_calloc_r+0x42>
80009a20:	30 09       	mov	r9,0
80009a22:	10 a9       	st.w	r8++,r9
80009a24:	10 a9       	st.w	r8++,r9
80009a26:	59 ba       	cp.w	r10,27
80009a28:	e0 88 00 09 	brls	80009a3a <_calloc_r+0x42>
80009a2c:	10 a9       	st.w	r8++,r9
80009a2e:	10 a9       	st.w	r8++,r9
80009a30:	e0 4a 00 24 	cp.w	r10,36
80009a34:	c0 31       	brne	80009a3a <_calloc_r+0x42>
80009a36:	10 a9       	st.w	r8++,r9
80009a38:	10 a9       	st.w	r8++,r9
80009a3a:	30 09       	mov	r9,0
80009a3c:	10 a9       	st.w	r8++,r9
80009a3e:	91 19       	st.w	r8[0x4],r9
80009a40:	91 09       	st.w	r8[0x0],r9
80009a42:	c0 48       	rjmp	80009a4a <_calloc_r+0x52>
80009a44:	30 0b       	mov	r11,0
80009a46:	fe b0 db af 	rcall	800051a4 <memset>
80009a4a:	0e 9c       	mov	r12,r7
80009a4c:	d8 22       	popm	r4-r7,pc
80009a4e:	d7 03       	nop

80009a50 <_close_r>:
80009a50:	d4 21       	pushm	r4-r7,lr
80009a52:	30 08       	mov	r8,0
80009a54:	18 97       	mov	r7,r12
80009a56:	e0 66 09 40 	mov	r6,2368
80009a5a:	16 9c       	mov	r12,r11
80009a5c:	8d 08       	st.w	r6[0x0],r8
80009a5e:	c3 df       	rcall	800098d8 <_close>
80009a60:	5b fc       	cp.w	r12,-1
80009a62:	c0 51       	brne	80009a6c <_close_r+0x1c>
80009a64:	6c 08       	ld.w	r8,r6[0x0]
80009a66:	58 08       	cp.w	r8,0
80009a68:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009a6c:	d8 22       	popm	r4-r7,pc
80009a6e:	d7 03       	nop

80009a70 <__errno>:
80009a70:	e0 68 00 f8 	mov	r8,248
80009a74:	70 0c       	ld.w	r12,r8[0x0]
80009a76:	2f 4c       	sub	r12,-12
80009a78:	5e fc       	retal	r12
80009a7a:	d7 03       	nop

80009a7c <_fclose_r>:
80009a7c:	d4 21       	pushm	r4-r7,lr
80009a7e:	18 96       	mov	r6,r12
80009a80:	16 97       	mov	r7,r11
80009a82:	58 0b       	cp.w	r11,0
80009a84:	c0 31       	brne	80009a8a <_fclose_r+0xe>
80009a86:	16 95       	mov	r5,r11
80009a88:	c5 38       	rjmp	80009b2e <_fclose_r+0xb2>
80009a8a:	fe b0 f4 97 	rcall	800083b8 <__sfp_lock_acquire>
80009a8e:	58 06       	cp.w	r6,0
80009a90:	c0 70       	breq	80009a9e <_fclose_r+0x22>
80009a92:	6c 68       	ld.w	r8,r6[0x18]
80009a94:	58 08       	cp.w	r8,0
80009a96:	c0 41       	brne	80009a9e <_fclose_r+0x22>
80009a98:	0c 9c       	mov	r12,r6
80009a9a:	fe b0 f4 e1 	rcall	8000845c <__sinit>
80009a9e:	fe c8 e4 ea 	sub	r8,pc,-6934
80009aa2:	10 37       	cp.w	r7,r8
80009aa4:	c0 31       	brne	80009aaa <_fclose_r+0x2e>
80009aa6:	6c 07       	ld.w	r7,r6[0x0]
80009aa8:	c0 c8       	rjmp	80009ac0 <_fclose_r+0x44>
80009aaa:	fe c8 e4 d6 	sub	r8,pc,-6954
80009aae:	10 37       	cp.w	r7,r8
80009ab0:	c0 31       	brne	80009ab6 <_fclose_r+0x3a>
80009ab2:	6c 17       	ld.w	r7,r6[0x4]
80009ab4:	c0 68       	rjmp	80009ac0 <_fclose_r+0x44>
80009ab6:	fe c8 e4 c2 	sub	r8,pc,-6974
80009aba:	10 37       	cp.w	r7,r8
80009abc:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80009ac0:	8e 69       	ld.sh	r9,r7[0xc]
80009ac2:	30 08       	mov	r8,0
80009ac4:	f0 09 19 00 	cp.h	r9,r8
80009ac8:	c0 51       	brne	80009ad2 <_fclose_r+0x56>
80009aca:	fe b0 f4 78 	rcall	800083ba <__sfp_lock_release>
80009ace:	30 05       	mov	r5,0
80009ad0:	c2 f8       	rjmp	80009b2e <_fclose_r+0xb2>
80009ad2:	0e 9b       	mov	r11,r7
80009ad4:	0c 9c       	mov	r12,r6
80009ad6:	fe b0 f3 eb 	rcall	800082ac <_fflush_r>
80009ada:	6e c8       	ld.w	r8,r7[0x30]
80009adc:	18 95       	mov	r5,r12
80009ade:	58 08       	cp.w	r8,0
80009ae0:	c0 60       	breq	80009aec <_fclose_r+0x70>
80009ae2:	6e 8b       	ld.w	r11,r7[0x20]
80009ae4:	0c 9c       	mov	r12,r6
80009ae6:	5d 18       	icall	r8
80009ae8:	f9 b5 05 ff 	movlt	r5,-1
80009aec:	8e 68       	ld.sh	r8,r7[0xc]
80009aee:	ed b8 00 07 	bld	r8,0x7
80009af2:	c0 51       	brne	80009afc <_fclose_r+0x80>
80009af4:	6e 4b       	ld.w	r11,r7[0x10]
80009af6:	0c 9c       	mov	r12,r6
80009af8:	fe b0 f5 4c 	rcall	80008590 <_free_r>
80009afc:	6e db       	ld.w	r11,r7[0x34]
80009afe:	58 0b       	cp.w	r11,0
80009b00:	c0 a0       	breq	80009b14 <_fclose_r+0x98>
80009b02:	ee c8 ff bc 	sub	r8,r7,-68
80009b06:	10 3b       	cp.w	r11,r8
80009b08:	c0 40       	breq	80009b10 <_fclose_r+0x94>
80009b0a:	0c 9c       	mov	r12,r6
80009b0c:	fe b0 f5 42 	rcall	80008590 <_free_r>
80009b10:	30 08       	mov	r8,0
80009b12:	8f d8       	st.w	r7[0x34],r8
80009b14:	6f 2b       	ld.w	r11,r7[0x48]
80009b16:	58 0b       	cp.w	r11,0
80009b18:	c0 70       	breq	80009b26 <_fclose_r+0xaa>
80009b1a:	0c 9c       	mov	r12,r6
80009b1c:	fe b0 f5 3a 	rcall	80008590 <_free_r>
80009b20:	30 08       	mov	r8,0
80009b22:	ef 48 00 48 	st.w	r7[72],r8
80009b26:	30 08       	mov	r8,0
80009b28:	ae 68       	st.h	r7[0xc],r8
80009b2a:	fe b0 f4 48 	rcall	800083ba <__sfp_lock_release>
80009b2e:	0a 9c       	mov	r12,r5
80009b30:	d8 22       	popm	r4-r7,pc
80009b32:	d7 03       	nop

80009b34 <fclose>:
80009b34:	d4 01       	pushm	lr
80009b36:	e0 68 00 f8 	mov	r8,248
80009b3a:	18 9b       	mov	r11,r12
80009b3c:	70 0c       	ld.w	r12,r8[0x0]
80009b3e:	c9 ff       	rcall	80009a7c <_fclose_r>
80009b40:	d8 02       	popm	pc
80009b42:	d7 03       	nop

80009b44 <_fstat_r>:
80009b44:	d4 21       	pushm	r4-r7,lr
80009b46:	16 98       	mov	r8,r11
80009b48:	18 97       	mov	r7,r12
80009b4a:	10 9c       	mov	r12,r8
80009b4c:	30 08       	mov	r8,0
80009b4e:	e0 66 09 40 	mov	r6,2368
80009b52:	14 9b       	mov	r11,r10
80009b54:	8d 08       	st.w	r6[0x0],r8
80009b56:	cf de       	rcall	80009950 <_fstat>
80009b58:	5b fc       	cp.w	r12,-1
80009b5a:	c0 51       	brne	80009b64 <_fstat_r+0x20>
80009b5c:	6c 08       	ld.w	r8,r6[0x0]
80009b5e:	58 08       	cp.w	r8,0
80009b60:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009b64:	d8 22       	popm	r4-r7,pc
80009b66:	d7 03       	nop

80009b68 <_lseek_r>:
80009b68:	d4 21       	pushm	r4-r7,lr
80009b6a:	16 98       	mov	r8,r11
80009b6c:	18 97       	mov	r7,r12
80009b6e:	10 9c       	mov	r12,r8
80009b70:	30 08       	mov	r8,0
80009b72:	14 9b       	mov	r11,r10
80009b74:	e0 66 09 40 	mov	r6,2368
80009b78:	12 9a       	mov	r10,r9
80009b7a:	8d 08       	st.w	r6[0x0],r8
80009b7c:	cb 8e       	rcall	800098ec <_lseek>
80009b7e:	5b fc       	cp.w	r12,-1
80009b80:	c0 51       	brne	80009b8a <_lseek_r+0x22>
80009b82:	6c 08       	ld.w	r8,r6[0x0]
80009b84:	58 08       	cp.w	r8,0
80009b86:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009b8a:	d8 22       	popm	r4-r7,pc

80009b8c <_read_r>:
80009b8c:	d4 21       	pushm	r4-r7,lr
80009b8e:	16 98       	mov	r8,r11
80009b90:	18 97       	mov	r7,r12
80009b92:	10 9c       	mov	r12,r8
80009b94:	30 08       	mov	r8,0
80009b96:	14 9b       	mov	r11,r10
80009b98:	e0 66 09 40 	mov	r6,2368
80009b9c:	12 9a       	mov	r10,r9
80009b9e:	8d 08       	st.w	r6[0x0],r8
80009ba0:	cb 0e       	rcall	80009900 <_read>
80009ba2:	5b fc       	cp.w	r12,-1
80009ba4:	c0 51       	brne	80009bae <_read_r+0x22>
80009ba6:	6c 08       	ld.w	r8,r6[0x0]
80009ba8:	58 08       	cp.w	r8,0
80009baa:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009bae:	d8 22       	popm	r4-r7,pc

80009bb0 <__avr32_f64_mul>:
80009bb0:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80009bb4:	e0 80 00 dc 	breq	80009d6c <__avr32_f64_mul_op1_zero>
80009bb8:	d4 21       	pushm	r4-r7,lr
80009bba:	f7 e9 20 0e 	eor	lr,r11,r9
80009bbe:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80009bc2:	30 15       	mov	r5,1
80009bc4:	c4 30       	breq	80009c4a <__avr32_f64_mul_op1_subnormal>
80009bc6:	ab 6b       	lsl	r11,0xa
80009bc8:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80009bcc:	ab 6a       	lsl	r10,0xa
80009bce:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80009bd2:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80009bd6:	c5 c0       	breq	80009c8e <__avr32_f64_mul_op2_subnormal>
80009bd8:	a1 78       	lsl	r8,0x1
80009bda:	5c f9       	rol	r9
80009bdc:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80009be0:	e0 47 07 ff 	cp.w	r7,2047
80009be4:	c7 70       	breq	80009cd2 <__avr32_f64_mul_op_nan_or_inf>
80009be6:	e0 46 07 ff 	cp.w	r6,2047
80009bea:	c7 40       	breq	80009cd2 <__avr32_f64_mul_op_nan_or_inf>
80009bec:	ee 06 00 0c 	add	r12,r7,r6
80009bf0:	e0 2c 03 fe 	sub	r12,1022
80009bf4:	f6 08 06 44 	mulu.d	r4,r11,r8
80009bf8:	f4 09 07 44 	macu.d	r4,r10,r9
80009bfc:	f4 08 06 46 	mulu.d	r6,r10,r8
80009c00:	f6 09 06 4a 	mulu.d	r10,r11,r9
80009c04:	08 07       	add	r7,r4
80009c06:	f4 05 00 4a 	adc	r10,r10,r5
80009c0a:	5c 0b       	acr	r11
80009c0c:	ed bb 00 14 	bld	r11,0x14
80009c10:	c0 50       	breq	80009c1a <__avr32_f64_mul+0x6a>
80009c12:	a1 77       	lsl	r7,0x1
80009c14:	5c fa       	rol	r10
80009c16:	5c fb       	rol	r11
80009c18:	20 1c       	sub	r12,1
80009c1a:	58 0c       	cp.w	r12,0
80009c1c:	e0 8a 00 6f 	brle	80009cfa <__avr32_f64_mul_res_subnormal>
80009c20:	e0 4c 07 ff 	cp.w	r12,2047
80009c24:	e0 84 00 9c 	brge	80009d5c <__avr32_f64_mul_res_inf>
80009c28:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80009c2c:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80009c30:	ef e6 12 17 	or	r7,r7,r6>>0x1
80009c34:	ee 17 80 00 	eorh	r7,0x8000
80009c38:	f1 b7 04 20 	satu	r7,0x1
80009c3c:	0e 0a       	add	r10,r7
80009c3e:	5c 0b       	acr	r11
80009c40:	ed be 00 1f 	bld	lr,0x1f
80009c44:	ef bb 00 1f 	bst	r11,0x1f
80009c48:	d8 22       	popm	r4-r7,pc

80009c4a <__avr32_f64_mul_op1_subnormal>:
80009c4a:	e4 1b 00 0f 	andh	r11,0xf
80009c4e:	f4 0c 12 00 	clz	r12,r10
80009c52:	f6 06 12 00 	clz	r6,r11
80009c56:	f7 bc 03 e1 	sublo	r12,-31
80009c5a:	f8 06 17 30 	movlo	r6,r12
80009c5e:	f7 b6 02 01 	subhs	r6,1
80009c62:	e0 46 00 20 	cp.w	r6,32
80009c66:	c0 d4       	brge	80009c80 <__avr32_f64_mul_op1_subnormal+0x36>
80009c68:	ec 0c 11 20 	rsub	r12,r6,32
80009c6c:	f6 06 09 4b 	lsl	r11,r11,r6
80009c70:	f4 0c 0a 4c 	lsr	r12,r10,r12
80009c74:	18 4b       	or	r11,r12
80009c76:	f4 06 09 4a 	lsl	r10,r10,r6
80009c7a:	20 b6       	sub	r6,11
80009c7c:	0c 17       	sub	r7,r6
80009c7e:	ca ab       	rjmp	80009bd2 <__avr32_f64_mul+0x22>
80009c80:	f4 06 09 4b 	lsl	r11,r10,r6
80009c84:	c6 40       	breq	80009d4c <__avr32_f64_mul_res_zero>
80009c86:	30 0a       	mov	r10,0
80009c88:	20 b6       	sub	r6,11
80009c8a:	0c 17       	sub	r7,r6
80009c8c:	ca 3b       	rjmp	80009bd2 <__avr32_f64_mul+0x22>

80009c8e <__avr32_f64_mul_op2_subnormal>:
80009c8e:	e4 19 00 0f 	andh	r9,0xf
80009c92:	f0 0c 12 00 	clz	r12,r8
80009c96:	f2 05 12 00 	clz	r5,r9
80009c9a:	f7 bc 03 ea 	sublo	r12,-22
80009c9e:	f8 05 17 30 	movlo	r5,r12
80009ca2:	f7 b5 02 0a 	subhs	r5,10
80009ca6:	e0 45 00 20 	cp.w	r5,32
80009caa:	c0 d4       	brge	80009cc4 <__avr32_f64_mul_op2_subnormal+0x36>
80009cac:	ea 0c 11 20 	rsub	r12,r5,32
80009cb0:	f2 05 09 49 	lsl	r9,r9,r5
80009cb4:	f0 0c 0a 4c 	lsr	r12,r8,r12
80009cb8:	18 49       	or	r9,r12
80009cba:	f0 05 09 48 	lsl	r8,r8,r5
80009cbe:	20 25       	sub	r5,2
80009cc0:	0a 16       	sub	r6,r5
80009cc2:	c8 fb       	rjmp	80009be0 <__avr32_f64_mul+0x30>
80009cc4:	f0 05 09 49 	lsl	r9,r8,r5
80009cc8:	c4 20       	breq	80009d4c <__avr32_f64_mul_res_zero>
80009cca:	30 08       	mov	r8,0
80009ccc:	20 25       	sub	r5,2
80009cce:	0a 16       	sub	r6,r5
80009cd0:	c8 8b       	rjmp	80009be0 <__avr32_f64_mul+0x30>

80009cd2 <__avr32_f64_mul_op_nan_or_inf>:
80009cd2:	e4 19 00 0f 	andh	r9,0xf
80009cd6:	e4 1b 00 0f 	andh	r11,0xf
80009cda:	14 4b       	or	r11,r10
80009cdc:	10 49       	or	r9,r8
80009cde:	e0 47 07 ff 	cp.w	r7,2047
80009ce2:	c0 91       	brne	80009cf4 <__avr32_f64_mul_op1_not_naninf>
80009ce4:	58 0b       	cp.w	r11,0
80009ce6:	c3 81       	brne	80009d56 <__avr32_f64_mul_res_nan>
80009ce8:	e0 46 07 ff 	cp.w	r6,2047
80009cec:	c3 81       	brne	80009d5c <__avr32_f64_mul_res_inf>
80009cee:	58 09       	cp.w	r9,0
80009cf0:	c3 60       	breq	80009d5c <__avr32_f64_mul_res_inf>
80009cf2:	c3 28       	rjmp	80009d56 <__avr32_f64_mul_res_nan>

80009cf4 <__avr32_f64_mul_op1_not_naninf>:
80009cf4:	58 09       	cp.w	r9,0
80009cf6:	c3 30       	breq	80009d5c <__avr32_f64_mul_res_inf>
80009cf8:	c2 f8       	rjmp	80009d56 <__avr32_f64_mul_res_nan>

80009cfa <__avr32_f64_mul_res_subnormal>:
80009cfa:	5c 3c       	neg	r12
80009cfc:	2f fc       	sub	r12,-1
80009cfe:	f1 bc 04 c0 	satu	r12,0x6
80009d02:	e0 4c 00 20 	cp.w	r12,32
80009d06:	c1 14       	brge	80009d28 <__avr32_f64_mul_res_subnormal+0x2e>
80009d08:	f8 08 11 20 	rsub	r8,r12,32
80009d0c:	0e 46       	or	r6,r7
80009d0e:	ee 0c 0a 47 	lsr	r7,r7,r12
80009d12:	f4 08 09 49 	lsl	r9,r10,r8
80009d16:	12 47       	or	r7,r9
80009d18:	f4 0c 0a 4a 	lsr	r10,r10,r12
80009d1c:	f6 08 09 49 	lsl	r9,r11,r8
80009d20:	12 4a       	or	r10,r9
80009d22:	f6 0c 0a 4b 	lsr	r11,r11,r12
80009d26:	c8 3b       	rjmp	80009c2c <__avr32_f64_mul+0x7c>
80009d28:	f8 08 11 20 	rsub	r8,r12,32
80009d2c:	f9 b9 00 00 	moveq	r9,0
80009d30:	c0 30       	breq	80009d36 <__avr32_f64_mul_res_subnormal+0x3c>
80009d32:	f6 08 09 49 	lsl	r9,r11,r8
80009d36:	0e 46       	or	r6,r7
80009d38:	ed ea 10 16 	or	r6,r6,r10<<0x1
80009d3c:	f4 0c 0a 4a 	lsr	r10,r10,r12
80009d40:	f3 ea 10 07 	or	r7,r9,r10
80009d44:	f6 0c 0a 4a 	lsr	r10,r11,r12
80009d48:	30 0b       	mov	r11,0
80009d4a:	c7 1b       	rjmp	80009c2c <__avr32_f64_mul+0x7c>

80009d4c <__avr32_f64_mul_res_zero>:
80009d4c:	1c 9b       	mov	r11,lr
80009d4e:	e6 1b 80 00 	andh	r11,0x8000,COH
80009d52:	30 0a       	mov	r10,0
80009d54:	d8 22       	popm	r4-r7,pc

80009d56 <__avr32_f64_mul_res_nan>:
80009d56:	3f fb       	mov	r11,-1
80009d58:	3f fa       	mov	r10,-1
80009d5a:	d8 22       	popm	r4-r7,pc

80009d5c <__avr32_f64_mul_res_inf>:
80009d5c:	f0 6b 00 00 	mov	r11,-1048576
80009d60:	ed be 00 1f 	bld	lr,0x1f
80009d64:	ef bb 00 1f 	bst	r11,0x1f
80009d68:	30 0a       	mov	r10,0
80009d6a:	d8 22       	popm	r4-r7,pc

80009d6c <__avr32_f64_mul_op1_zero>:
80009d6c:	f7 e9 20 0b 	eor	r11,r11,r9
80009d70:	e6 1b 80 00 	andh	r11,0x8000,COH
80009d74:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80009d78:	e0 4c 07 ff 	cp.w	r12,2047
80009d7c:	5e 1c       	retne	r12
80009d7e:	3f fa       	mov	r10,-1
80009d80:	3f fb       	mov	r11,-1
80009d82:	5e fc       	retal	r12

80009d84 <__avr32_f64_sub_from_add>:
80009d84:	ee 19 80 00 	eorh	r9,0x8000

80009d88 <__avr32_f64_sub>:
80009d88:	f7 e9 20 0c 	eor	r12,r11,r9
80009d8c:	e0 86 00 ca 	brmi	80009f20 <__avr32_f64_add_from_sub>
80009d90:	eb cd 40 e0 	pushm	r5-r7,lr
80009d94:	16 9c       	mov	r12,r11
80009d96:	e6 1c 80 00 	andh	r12,0x8000,COH
80009d9a:	bf db       	cbr	r11,0x1f
80009d9c:	bf d9       	cbr	r9,0x1f
80009d9e:	10 3a       	cp.w	r10,r8
80009da0:	f2 0b 13 00 	cpc	r11,r9
80009da4:	c0 92       	brcc	80009db6 <__avr32_f64_sub+0x2e>
80009da6:	16 97       	mov	r7,r11
80009da8:	12 9b       	mov	r11,r9
80009daa:	0e 99       	mov	r9,r7
80009dac:	14 97       	mov	r7,r10
80009dae:	10 9a       	mov	r10,r8
80009db0:	0e 98       	mov	r8,r7
80009db2:	ee 1c 80 00 	eorh	r12,0x8000
80009db6:	f6 07 16 14 	lsr	r7,r11,0x14
80009dba:	ab 7b       	lsl	r11,0xb
80009dbc:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80009dc0:	ab 7a       	lsl	r10,0xb
80009dc2:	bf bb       	sbr	r11,0x1f
80009dc4:	f2 06 16 14 	lsr	r6,r9,0x14
80009dc8:	c4 40       	breq	80009e50 <__avr32_f64_sub_opL_subnormal>
80009dca:	ab 79       	lsl	r9,0xb
80009dcc:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80009dd0:	ab 78       	lsl	r8,0xb
80009dd2:	bf b9       	sbr	r9,0x1f

80009dd4 <__avr32_f64_sub_opL_subnormal_done>:
80009dd4:	e0 47 07 ff 	cp.w	r7,2047
80009dd8:	c4 f0       	breq	80009e76 <__avr32_f64_sub_opH_nan_or_inf>
80009dda:	0e 26       	rsub	r6,r7
80009ddc:	c1 20       	breq	80009e00 <__avr32_f64_sub_shift_done>
80009dde:	ec 05 11 20 	rsub	r5,r6,32
80009de2:	e0 46 00 20 	cp.w	r6,32
80009de6:	c7 c2       	brcc	80009ede <__avr32_f64_sub_longshift>
80009de8:	f0 05 09 4e 	lsl	lr,r8,r5
80009dec:	f2 05 09 45 	lsl	r5,r9,r5
80009df0:	f0 06 0a 48 	lsr	r8,r8,r6
80009df4:	f2 06 0a 49 	lsr	r9,r9,r6
80009df8:	0a 48       	or	r8,r5
80009dfa:	58 0e       	cp.w	lr,0
80009dfc:	5f 1e       	srne	lr
80009dfe:	1c 48       	or	r8,lr

80009e00 <__avr32_f64_sub_shift_done>:
80009e00:	10 1a       	sub	r10,r8
80009e02:	f6 09 01 4b 	sbc	r11,r11,r9
80009e06:	f6 06 12 00 	clz	r6,r11
80009e0a:	c0 e0       	breq	80009e26 <__avr32_f64_sub_longnormalize_done>
80009e0c:	c7 83       	brcs	80009efc <__avr32_f64_sub_longnormalize>
80009e0e:	ec 0e 11 20 	rsub	lr,r6,32
80009e12:	f6 06 09 4b 	lsl	r11,r11,r6
80009e16:	f4 0e 0a 4e 	lsr	lr,r10,lr
80009e1a:	1c 4b       	or	r11,lr
80009e1c:	f4 06 09 4a 	lsl	r10,r10,r6
80009e20:	0c 17       	sub	r7,r6
80009e22:	e0 8a 00 39 	brle	80009e94 <__avr32_f64_sub_subnormal_result>

80009e26 <__avr32_f64_sub_longnormalize_done>:
80009e26:	f4 09 15 15 	lsl	r9,r10,0x15
80009e2a:	ab 9a       	lsr	r10,0xb
80009e2c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80009e30:	ab 9b       	lsr	r11,0xb
80009e32:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80009e36:	18 4b       	or	r11,r12

80009e38 <__avr32_f64_sub_round>:
80009e38:	fc 17 80 00 	movh	r7,0x8000
80009e3c:	ed ba 00 00 	bld	r10,0x0
80009e40:	f7 b7 01 ff 	subne	r7,-1
80009e44:	0e 39       	cp.w	r9,r7
80009e46:	5f 29       	srhs	r9
80009e48:	12 0a       	add	r10,r9
80009e4a:	5c 0b       	acr	r11
80009e4c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009e50 <__avr32_f64_sub_opL_subnormal>:
80009e50:	ab 79       	lsl	r9,0xb
80009e52:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80009e56:	ab 78       	lsl	r8,0xb
80009e58:	f3 e8 10 0e 	or	lr,r9,r8
80009e5c:	f9 b6 01 01 	movne	r6,1
80009e60:	ee 0e 11 00 	rsub	lr,r7,0
80009e64:	f9 b7 00 01 	moveq	r7,1
80009e68:	ef bb 00 1f 	bst	r11,0x1f
80009e6c:	f7 ea 10 0e 	or	lr,r11,r10
80009e70:	f9 b7 00 00 	moveq	r7,0
80009e74:	cb 0b       	rjmp	80009dd4 <__avr32_f64_sub_opL_subnormal_done>

80009e76 <__avr32_f64_sub_opH_nan_or_inf>:
80009e76:	bf db       	cbr	r11,0x1f
80009e78:	f7 ea 10 0e 	or	lr,r11,r10
80009e7c:	c0 81       	brne	80009e8c <__avr32_f64_sub_return_nan>
80009e7e:	e0 46 07 ff 	cp.w	r6,2047
80009e82:	c0 50       	breq	80009e8c <__avr32_f64_sub_return_nan>
80009e84:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80009e88:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009e8c <__avr32_f64_sub_return_nan>:
80009e8c:	3f fa       	mov	r10,-1
80009e8e:	3f fb       	mov	r11,-1
80009e90:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009e94 <__avr32_f64_sub_subnormal_result>:
80009e94:	5c 37       	neg	r7
80009e96:	2f f7       	sub	r7,-1
80009e98:	f1 b7 04 c0 	satu	r7,0x6
80009e9c:	e0 47 00 20 	cp.w	r7,32
80009ea0:	c1 14       	brge	80009ec2 <__avr32_f64_sub_subnormal_result+0x2e>
80009ea2:	ee 08 11 20 	rsub	r8,r7,32
80009ea6:	f4 08 09 49 	lsl	r9,r10,r8
80009eaa:	5f 16       	srne	r6
80009eac:	f4 07 0a 4a 	lsr	r10,r10,r7
80009eb0:	0c 4a       	or	r10,r6
80009eb2:	f6 08 09 49 	lsl	r9,r11,r8
80009eb6:	f5 e9 10 0a 	or	r10,r10,r9
80009eba:	f4 07 0a 4b 	lsr	r11,r10,r7
80009ebe:	30 07       	mov	r7,0
80009ec0:	cb 3b       	rjmp	80009e26 <__avr32_f64_sub_longnormalize_done>
80009ec2:	ee 08 11 40 	rsub	r8,r7,64
80009ec6:	f6 08 09 49 	lsl	r9,r11,r8
80009eca:	14 49       	or	r9,r10
80009ecc:	5f 16       	srne	r6
80009ece:	f6 07 0a 4a 	lsr	r10,r11,r7
80009ed2:	0c 4a       	or	r10,r6
80009ed4:	30 0b       	mov	r11,0
80009ed6:	30 07       	mov	r7,0
80009ed8:	ca 7b       	rjmp	80009e26 <__avr32_f64_sub_longnormalize_done>
80009eda:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009ede <__avr32_f64_sub_longshift>:
80009ede:	f1 b6 04 c0 	satu	r6,0x6
80009ee2:	f0 0e 17 00 	moveq	lr,r8
80009ee6:	c0 40       	breq	80009eee <__avr32_f64_sub_longshift+0x10>
80009ee8:	f2 05 09 4e 	lsl	lr,r9,r5
80009eec:	10 4e       	or	lr,r8
80009eee:	f2 06 0a 48 	lsr	r8,r9,r6
80009ef2:	30 09       	mov	r9,0
80009ef4:	58 0e       	cp.w	lr,0
80009ef6:	5f 1e       	srne	lr
80009ef8:	1c 48       	or	r8,lr
80009efa:	c8 3b       	rjmp	80009e00 <__avr32_f64_sub_shift_done>

80009efc <__avr32_f64_sub_longnormalize>:
80009efc:	f4 06 12 00 	clz	r6,r10
80009f00:	f9 b7 03 00 	movlo	r7,0
80009f04:	f9 b6 03 00 	movlo	r6,0
80009f08:	f9 bc 03 00 	movlo	r12,0
80009f0c:	f7 b6 02 e0 	subhs	r6,-32
80009f10:	f4 06 09 4b 	lsl	r11,r10,r6
80009f14:	30 0a       	mov	r10,0
80009f16:	0c 17       	sub	r7,r6
80009f18:	fe 9a ff be 	brle	80009e94 <__avr32_f64_sub_subnormal_result>
80009f1c:	c8 5b       	rjmp	80009e26 <__avr32_f64_sub_longnormalize_done>
80009f1e:	d7 03       	nop

80009f20 <__avr32_f64_add_from_sub>:
80009f20:	ee 19 80 00 	eorh	r9,0x8000

80009f24 <__avr32_f64_add>:
80009f24:	f7 e9 20 0c 	eor	r12,r11,r9
80009f28:	fe 96 ff 2e 	brmi	80009d84 <__avr32_f64_sub_from_add>
80009f2c:	eb cd 40 e0 	pushm	r5-r7,lr
80009f30:	16 9c       	mov	r12,r11
80009f32:	e6 1c 80 00 	andh	r12,0x8000,COH
80009f36:	bf db       	cbr	r11,0x1f
80009f38:	bf d9       	cbr	r9,0x1f
80009f3a:	12 3b       	cp.w	r11,r9
80009f3c:	c0 72       	brcc	80009f4a <__avr32_f64_add+0x26>
80009f3e:	16 97       	mov	r7,r11
80009f40:	12 9b       	mov	r11,r9
80009f42:	0e 99       	mov	r9,r7
80009f44:	14 97       	mov	r7,r10
80009f46:	10 9a       	mov	r10,r8
80009f48:	0e 98       	mov	r8,r7
80009f4a:	30 0e       	mov	lr,0
80009f4c:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80009f50:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80009f54:	b5 ab       	sbr	r11,0x14
80009f56:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80009f5a:	c6 20       	breq	8000a01e <__avr32_f64_add_op2_subnormal>
80009f5c:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80009f60:	b5 a9       	sbr	r9,0x14
80009f62:	e0 47 07 ff 	cp.w	r7,2047
80009f66:	c2 80       	breq	80009fb6 <__avr32_f64_add_opH_nan_or_inf>
80009f68:	0e 26       	rsub	r6,r7
80009f6a:	c1 20       	breq	80009f8e <__avr32_f64_add_shift_done>
80009f6c:	e0 46 00 36 	cp.w	r6,54
80009f70:	c1 52       	brcc	80009f9a <__avr32_f64_add_res_of_done>
80009f72:	ec 05 11 20 	rsub	r5,r6,32
80009f76:	e0 46 00 20 	cp.w	r6,32
80009f7a:	c3 52       	brcc	80009fe4 <__avr32_f64_add_longshift>
80009f7c:	f0 05 09 4e 	lsl	lr,r8,r5
80009f80:	f2 05 09 45 	lsl	r5,r9,r5
80009f84:	f0 06 0a 48 	lsr	r8,r8,r6
80009f88:	f2 06 0a 49 	lsr	r9,r9,r6
80009f8c:	0a 48       	or	r8,r5

80009f8e <__avr32_f64_add_shift_done>:
80009f8e:	10 0a       	add	r10,r8
80009f90:	f6 09 00 4b 	adc	r11,r11,r9
80009f94:	ed bb 00 15 	bld	r11,0x15
80009f98:	c3 40       	breq	8000a000 <__avr32_f64_add_res_of>

80009f9a <__avr32_f64_add_res_of_done>:
80009f9a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80009f9e:	18 4b       	or	r11,r12

80009fa0 <__avr32_f64_add_round>:
80009fa0:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80009fa4:	18 4e       	or	lr,r12
80009fa6:	ee 1e 80 00 	eorh	lr,0x8000
80009faa:	f1 be 04 20 	satu	lr,0x1
80009fae:	1c 0a       	add	r10,lr
80009fb0:	5c 0b       	acr	r11
80009fb2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009fb6 <__avr32_f64_add_opH_nan_or_inf>:
80009fb6:	b5 cb       	cbr	r11,0x14
80009fb8:	f7 ea 10 0e 	or	lr,r11,r10
80009fbc:	c1 01       	brne	80009fdc <__avr32_f64_add_return_nan>
80009fbe:	e0 46 07 ff 	cp.w	r6,2047
80009fc2:	c0 30       	breq	80009fc8 <__avr32_f64_add_opL_nan_or_inf>
80009fc4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009fc8 <__avr32_f64_add_opL_nan_or_inf>:
80009fc8:	b5 c9       	cbr	r9,0x14
80009fca:	f3 e8 10 0e 	or	lr,r9,r8
80009fce:	c0 71       	brne	80009fdc <__avr32_f64_add_return_nan>
80009fd0:	30 0a       	mov	r10,0
80009fd2:	fc 1b 7f f0 	movh	r11,0x7ff0
80009fd6:	18 4b       	or	r11,r12
80009fd8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009fdc <__avr32_f64_add_return_nan>:
80009fdc:	3f fa       	mov	r10,-1
80009fde:	3f fb       	mov	r11,-1
80009fe0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009fe4 <__avr32_f64_add_longshift>:
80009fe4:	f1 b6 04 c0 	satu	r6,0x6
80009fe8:	f0 0e 17 00 	moveq	lr,r8
80009fec:	c0 60       	breq	80009ff8 <__avr32_f64_add_longshift+0x14>
80009fee:	f2 05 09 4e 	lsl	lr,r9,r5
80009ff2:	58 08       	cp.w	r8,0
80009ff4:	5f 18       	srne	r8
80009ff6:	10 4e       	or	lr,r8
80009ff8:	f2 06 0a 48 	lsr	r8,r9,r6
80009ffc:	30 09       	mov	r9,0
80009ffe:	cc 8b       	rjmp	80009f8e <__avr32_f64_add_shift_done>

8000a000 <__avr32_f64_add_res_of>:
8000a000:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000a004:	a1 9b       	lsr	r11,0x1
8000a006:	5d 0a       	ror	r10
8000a008:	5d 0e       	ror	lr
8000a00a:	2f f7       	sub	r7,-1
8000a00c:	e0 47 07 ff 	cp.w	r7,2047
8000a010:	f9 ba 00 00 	moveq	r10,0
8000a014:	f9 bb 00 00 	moveq	r11,0
8000a018:	f9 be 00 00 	moveq	lr,0
8000a01c:	cb fb       	rjmp	80009f9a <__avr32_f64_add_res_of_done>

8000a01e <__avr32_f64_add_op2_subnormal>:
8000a01e:	30 16       	mov	r6,1
8000a020:	58 07       	cp.w	r7,0
8000a022:	ca 01       	brne	80009f62 <__avr32_f64_add+0x3e>
8000a024:	b5 cb       	cbr	r11,0x14
8000a026:	10 0a       	add	r10,r8
8000a028:	f6 09 00 4b 	adc	r11,r11,r9
8000a02c:	18 4b       	or	r11,r12
8000a02e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000a032:	d7 03       	nop

8000a034 <__avr32_f64_to_u32>:
8000a034:	58 0b       	cp.w	r11,0
8000a036:	5e 6d       	retmi	0

8000a038 <__avr32_f64_to_s32>:
8000a038:	f6 0c 15 01 	lsl	r12,r11,0x1
8000a03c:	b5 9c       	lsr	r12,0x15
8000a03e:	e0 2c 03 ff 	sub	r12,1023
8000a042:	5e 3d       	retlo	0
8000a044:	f8 0c 11 1f 	rsub	r12,r12,31
8000a048:	16 99       	mov	r9,r11
8000a04a:	ab 7b       	lsl	r11,0xb
8000a04c:	bf bb       	sbr	r11,0x1f
8000a04e:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000a052:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000a056:	a1 79       	lsl	r9,0x1
8000a058:	5e 2b       	reths	r11
8000a05a:	5c 3b       	neg	r11
8000a05c:	5e fb       	retal	r11

8000a05e <__avr32_u32_to_f64>:
8000a05e:	f8 cb 00 00 	sub	r11,r12,0
8000a062:	30 0c       	mov	r12,0
8000a064:	c0 38       	rjmp	8000a06a <__avr32_s32_to_f64+0x4>

8000a066 <__avr32_s32_to_f64>:
8000a066:	18 9b       	mov	r11,r12
8000a068:	5c 4b       	abs	r11
8000a06a:	30 0a       	mov	r10,0
8000a06c:	5e 0b       	reteq	r11
8000a06e:	d4 01       	pushm	lr
8000a070:	e0 69 04 1e 	mov	r9,1054
8000a074:	f6 08 12 00 	clz	r8,r11
8000a078:	c1 70       	breq	8000a0a6 <__avr32_s32_to_f64+0x40>
8000a07a:	c0 c3       	brcs	8000a092 <__avr32_s32_to_f64+0x2c>
8000a07c:	f0 0e 11 20 	rsub	lr,r8,32
8000a080:	f6 08 09 4b 	lsl	r11,r11,r8
8000a084:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000a088:	1c 4b       	or	r11,lr
8000a08a:	f4 08 09 4a 	lsl	r10,r10,r8
8000a08e:	10 19       	sub	r9,r8
8000a090:	c0 b8       	rjmp	8000a0a6 <__avr32_s32_to_f64+0x40>
8000a092:	f4 08 12 00 	clz	r8,r10
8000a096:	f9 b8 03 00 	movlo	r8,0
8000a09a:	f7 b8 02 e0 	subhs	r8,-32
8000a09e:	f4 08 09 4b 	lsl	r11,r10,r8
8000a0a2:	30 0a       	mov	r10,0
8000a0a4:	10 19       	sub	r9,r8
8000a0a6:	58 09       	cp.w	r9,0
8000a0a8:	e0 89 00 30 	brgt	8000a108 <__avr32_s32_to_f64+0xa2>
8000a0ac:	5c 39       	neg	r9
8000a0ae:	2f f9       	sub	r9,-1
8000a0b0:	e0 49 00 36 	cp.w	r9,54
8000a0b4:	c0 43       	brcs	8000a0bc <__avr32_s32_to_f64+0x56>
8000a0b6:	30 0b       	mov	r11,0
8000a0b8:	30 0a       	mov	r10,0
8000a0ba:	c2 68       	rjmp	8000a106 <__avr32_s32_to_f64+0xa0>
8000a0bc:	2f 69       	sub	r9,-10
8000a0be:	f2 08 11 20 	rsub	r8,r9,32
8000a0c2:	e0 49 00 20 	cp.w	r9,32
8000a0c6:	c0 b2       	brcc	8000a0dc <__avr32_s32_to_f64+0x76>
8000a0c8:	f4 08 09 4e 	lsl	lr,r10,r8
8000a0cc:	f6 08 09 48 	lsl	r8,r11,r8
8000a0d0:	f4 09 0a 4a 	lsr	r10,r10,r9
8000a0d4:	f6 09 0a 4b 	lsr	r11,r11,r9
8000a0d8:	10 4b       	or	r11,r8
8000a0da:	c0 88       	rjmp	8000a0ea <__avr32_s32_to_f64+0x84>
8000a0dc:	f6 08 09 4e 	lsl	lr,r11,r8
8000a0e0:	14 4e       	or	lr,r10
8000a0e2:	16 9a       	mov	r10,r11
8000a0e4:	30 0b       	mov	r11,0
8000a0e6:	f4 09 0a 4a 	lsr	r10,r10,r9
8000a0ea:	ed ba 00 00 	bld	r10,0x0
8000a0ee:	c0 92       	brcc	8000a100 <__avr32_s32_to_f64+0x9a>
8000a0f0:	1c 7e       	tst	lr,lr
8000a0f2:	c0 41       	brne	8000a0fa <__avr32_s32_to_f64+0x94>
8000a0f4:	ed ba 00 01 	bld	r10,0x1
8000a0f8:	c0 42       	brcc	8000a100 <__avr32_s32_to_f64+0x9a>
8000a0fa:	2f fa       	sub	r10,-1
8000a0fc:	f7 bb 02 ff 	subhs	r11,-1
8000a100:	5c fc       	rol	r12
8000a102:	5d 0b       	ror	r11
8000a104:	5d 0a       	ror	r10
8000a106:	d8 02       	popm	pc
8000a108:	e0 68 03 ff 	mov	r8,1023
8000a10c:	ed ba 00 0b 	bld	r10,0xb
8000a110:	f7 b8 00 ff 	subeq	r8,-1
8000a114:	10 0a       	add	r10,r8
8000a116:	5c 0b       	acr	r11
8000a118:	f7 b9 03 fe 	sublo	r9,-2
8000a11c:	e0 49 07 ff 	cp.w	r9,2047
8000a120:	c0 55       	brlt	8000a12a <__avr32_s32_to_f64+0xc4>
8000a122:	30 0a       	mov	r10,0
8000a124:	fc 1b ff e0 	movh	r11,0xffe0
8000a128:	c0 c8       	rjmp	8000a140 <__floatsidf_return_op1>
8000a12a:	ed bb 00 1f 	bld	r11,0x1f
8000a12e:	f7 b9 01 01 	subne	r9,1
8000a132:	ab 9a       	lsr	r10,0xb
8000a134:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000a138:	a1 7b       	lsl	r11,0x1
8000a13a:	ab 9b       	lsr	r11,0xb
8000a13c:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000a140 <__floatsidf_return_op1>:
8000a140:	a1 7c       	lsl	r12,0x1
8000a142:	5d 0b       	ror	r11
8000a144:	d8 02       	popm	pc

8000a146 <__avr32_f64_cmp_eq>:
8000a146:	10 3a       	cp.w	r10,r8
8000a148:	f2 0b 13 00 	cpc	r11,r9
8000a14c:	c0 80       	breq	8000a15c <__avr32_f64_cmp_eq+0x16>
8000a14e:	a1 7b       	lsl	r11,0x1
8000a150:	a1 79       	lsl	r9,0x1
8000a152:	14 4b       	or	r11,r10
8000a154:	12 4b       	or	r11,r9
8000a156:	10 4b       	or	r11,r8
8000a158:	5e 0f       	reteq	1
8000a15a:	5e fd       	retal	0
8000a15c:	a1 7b       	lsl	r11,0x1
8000a15e:	fc 1c ff e0 	movh	r12,0xffe0
8000a162:	58 0a       	cp.w	r10,0
8000a164:	f8 0b 13 00 	cpc	r11,r12
8000a168:	5e 8f       	retls	1
8000a16a:	5e fd       	retal	0

8000a16c <__avr32_f64_cmp_ge>:
8000a16c:	1a de       	st.w	--sp,lr
8000a16e:	1a d7       	st.w	--sp,r7
8000a170:	a1 7b       	lsl	r11,0x1
8000a172:	5f 3c       	srlo	r12
8000a174:	a1 79       	lsl	r9,0x1
8000a176:	5f 37       	srlo	r7
8000a178:	5c fc       	rol	r12
8000a17a:	fc 1e ff e0 	movh	lr,0xffe0
8000a17e:	58 0a       	cp.w	r10,0
8000a180:	fc 0b 13 00 	cpc	r11,lr
8000a184:	e0 8b 00 1d 	brhi	8000a1be <__avr32_f64_cmp_ge+0x52>
8000a188:	58 08       	cp.w	r8,0
8000a18a:	fc 09 13 00 	cpc	r9,lr
8000a18e:	e0 8b 00 18 	brhi	8000a1be <__avr32_f64_cmp_ge+0x52>
8000a192:	58 0b       	cp.w	r11,0
8000a194:	f5 ba 00 00 	subfeq	r10,0
8000a198:	c1 50       	breq	8000a1c2 <__avr32_f64_cmp_ge+0x56>
8000a19a:	1b 07       	ld.w	r7,sp++
8000a19c:	1b 0e       	ld.w	lr,sp++
8000a19e:	58 3c       	cp.w	r12,3
8000a1a0:	c0 a0       	breq	8000a1b4 <__avr32_f64_cmp_ge+0x48>
8000a1a2:	58 1c       	cp.w	r12,1
8000a1a4:	c0 33       	brcs	8000a1aa <__avr32_f64_cmp_ge+0x3e>
8000a1a6:	5e 0f       	reteq	1
8000a1a8:	5e 1d       	retne	0
8000a1aa:	10 3a       	cp.w	r10,r8
8000a1ac:	f2 0b 13 00 	cpc	r11,r9
8000a1b0:	5e 2f       	reths	1
8000a1b2:	5e 3d       	retlo	0
8000a1b4:	14 38       	cp.w	r8,r10
8000a1b6:	f6 09 13 00 	cpc	r9,r11
8000a1ba:	5e 2f       	reths	1
8000a1bc:	5e 3d       	retlo	0
8000a1be:	1b 07       	ld.w	r7,sp++
8000a1c0:	d8 0a       	popm	pc,r12=0
8000a1c2:	58 17       	cp.w	r7,1
8000a1c4:	5f 0c       	sreq	r12
8000a1c6:	58 09       	cp.w	r9,0
8000a1c8:	f5 b8 00 00 	subfeq	r8,0
8000a1cc:	1b 07       	ld.w	r7,sp++
8000a1ce:	1b 0e       	ld.w	lr,sp++
8000a1d0:	5e 0f       	reteq	1
8000a1d2:	5e fc       	retal	r12

8000a1d4 <__avr32_f64_cmp_lt>:
8000a1d4:	1a de       	st.w	--sp,lr
8000a1d6:	1a d7       	st.w	--sp,r7
8000a1d8:	a1 7b       	lsl	r11,0x1
8000a1da:	5f 3c       	srlo	r12
8000a1dc:	a1 79       	lsl	r9,0x1
8000a1de:	5f 37       	srlo	r7
8000a1e0:	5c fc       	rol	r12
8000a1e2:	fc 1e ff e0 	movh	lr,0xffe0
8000a1e6:	58 0a       	cp.w	r10,0
8000a1e8:	fc 0b 13 00 	cpc	r11,lr
8000a1ec:	e0 8b 00 1d 	brhi	8000a226 <__avr32_f64_cmp_lt+0x52>
8000a1f0:	58 08       	cp.w	r8,0
8000a1f2:	fc 09 13 00 	cpc	r9,lr
8000a1f6:	e0 8b 00 18 	brhi	8000a226 <__avr32_f64_cmp_lt+0x52>
8000a1fa:	58 0b       	cp.w	r11,0
8000a1fc:	f5 ba 00 00 	subfeq	r10,0
8000a200:	c1 50       	breq	8000a22a <__avr32_f64_cmp_lt+0x56>
8000a202:	1b 07       	ld.w	r7,sp++
8000a204:	1b 0e       	ld.w	lr,sp++
8000a206:	58 3c       	cp.w	r12,3
8000a208:	c0 a0       	breq	8000a21c <__avr32_f64_cmp_lt+0x48>
8000a20a:	58 1c       	cp.w	r12,1
8000a20c:	c0 33       	brcs	8000a212 <__avr32_f64_cmp_lt+0x3e>
8000a20e:	5e 0d       	reteq	0
8000a210:	5e 1f       	retne	1
8000a212:	10 3a       	cp.w	r10,r8
8000a214:	f2 0b 13 00 	cpc	r11,r9
8000a218:	5e 2d       	reths	0
8000a21a:	5e 3f       	retlo	1
8000a21c:	14 38       	cp.w	r8,r10
8000a21e:	f6 09 13 00 	cpc	r9,r11
8000a222:	5e 2d       	reths	0
8000a224:	5e 3f       	retlo	1
8000a226:	1b 07       	ld.w	r7,sp++
8000a228:	d8 0a       	popm	pc,r12=0
8000a22a:	58 17       	cp.w	r7,1
8000a22c:	5f 1c       	srne	r12
8000a22e:	58 09       	cp.w	r9,0
8000a230:	f5 b8 00 00 	subfeq	r8,0
8000a234:	1b 07       	ld.w	r7,sp++
8000a236:	1b 0e       	ld.w	lr,sp++
8000a238:	5e 0d       	reteq	0
8000a23a:	5e fc       	retal	r12

8000a23c <__avr32_f64_div>:
8000a23c:	eb cd 40 ff 	pushm	r0-r7,lr
8000a240:	f7 e9 20 0e 	eor	lr,r11,r9
8000a244:	f6 07 16 14 	lsr	r7,r11,0x14
8000a248:	a9 7b       	lsl	r11,0x9
8000a24a:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000a24e:	a9 7a       	lsl	r10,0x9
8000a250:	bd bb       	sbr	r11,0x1d
8000a252:	e4 1b 3f ff 	andh	r11,0x3fff
8000a256:	ab d7       	cbr	r7,0xb
8000a258:	e0 80 00 cc 	breq	8000a3f0 <__avr32_f64_div_round_subnormal+0x54>
8000a25c:	e0 47 07 ff 	cp.w	r7,2047
8000a260:	e0 84 00 b5 	brge	8000a3ca <__avr32_f64_div_round_subnormal+0x2e>
8000a264:	f2 06 16 14 	lsr	r6,r9,0x14
8000a268:	a9 79       	lsl	r9,0x9
8000a26a:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000a26e:	a9 78       	lsl	r8,0x9
8000a270:	bd b9       	sbr	r9,0x1d
8000a272:	e4 19 3f ff 	andh	r9,0x3fff
8000a276:	ab d6       	cbr	r6,0xb
8000a278:	e0 80 00 e2 	breq	8000a43c <__avr32_f64_div_round_subnormal+0xa0>
8000a27c:	e0 46 07 ff 	cp.w	r6,2047
8000a280:	e0 84 00 b2 	brge	8000a3e4 <__avr32_f64_div_round_subnormal+0x48>
8000a284:	0c 17       	sub	r7,r6
8000a286:	fe 37 fc 01 	sub	r7,-1023
8000a28a:	fc 1c 80 00 	movh	r12,0x8000
8000a28e:	f8 03 16 01 	lsr	r3,r12,0x1
8000a292:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000a296:	5c d4       	com	r4
8000a298:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000a29c:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a2a0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000a2a4:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a2a8:	ea 03 15 02 	lsl	r3,r5,0x2
8000a2ac:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a2b0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000a2b4:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a2b8:	ea 03 15 02 	lsl	r3,r5,0x2
8000a2bc:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a2c0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000a2c4:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a2c8:	ea 03 15 02 	lsl	r3,r5,0x2
8000a2cc:	e6 08 06 40 	mulu.d	r0,r3,r8
8000a2d0:	e4 09 07 40 	macu.d	r0,r2,r9
8000a2d4:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a2d8:	02 04       	add	r4,r1
8000a2da:	5c 05       	acr	r5
8000a2dc:	a3 65       	lsl	r5,0x2
8000a2de:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000a2e2:	a3 64       	lsl	r4,0x2
8000a2e4:	5c 34       	neg	r4
8000a2e6:	f8 05 01 45 	sbc	r5,r12,r5
8000a2ea:	e6 04 06 40 	mulu.d	r0,r3,r4
8000a2ee:	e4 05 07 40 	macu.d	r0,r2,r5
8000a2f2:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a2f6:	02 04       	add	r4,r1
8000a2f8:	5c 05       	acr	r5
8000a2fa:	ea 03 15 02 	lsl	r3,r5,0x2
8000a2fe:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000a302:	e8 02 15 02 	lsl	r2,r4,0x2
8000a306:	e6 08 06 40 	mulu.d	r0,r3,r8
8000a30a:	e4 09 07 40 	macu.d	r0,r2,r9
8000a30e:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a312:	02 04       	add	r4,r1
8000a314:	5c 05       	acr	r5
8000a316:	a3 65       	lsl	r5,0x2
8000a318:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000a31c:	a3 64       	lsl	r4,0x2
8000a31e:	5c 34       	neg	r4
8000a320:	f8 05 01 45 	sbc	r5,r12,r5
8000a324:	e6 04 06 40 	mulu.d	r0,r3,r4
8000a328:	e4 05 07 40 	macu.d	r0,r2,r5
8000a32c:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a330:	02 04       	add	r4,r1
8000a332:	5c 05       	acr	r5
8000a334:	ea 03 15 02 	lsl	r3,r5,0x2
8000a338:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000a33c:	e8 02 15 02 	lsl	r2,r4,0x2
8000a340:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000a344:	e4 0b 07 40 	macu.d	r0,r2,r11
8000a348:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000a34c:	02 02       	add	r2,r1
8000a34e:	5c 03       	acr	r3
8000a350:	ed b3 00 1c 	bld	r3,0x1c
8000a354:	c0 90       	breq	8000a366 <__avr32_f64_div+0x12a>
8000a356:	a1 72       	lsl	r2,0x1
8000a358:	5c f3       	rol	r3
8000a35a:	20 17       	sub	r7,1
8000a35c:	a3 9a       	lsr	r10,0x3
8000a35e:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000a362:	a3 9b       	lsr	r11,0x3
8000a364:	c0 58       	rjmp	8000a36e <__avr32_f64_div+0x132>
8000a366:	a5 8a       	lsr	r10,0x4
8000a368:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000a36c:	a5 8b       	lsr	r11,0x4
8000a36e:	58 07       	cp.w	r7,0
8000a370:	e0 8a 00 8b 	brle	8000a486 <__avr32_f64_div_res_subnormal>
8000a374:	e0 12 ff 00 	andl	r2,0xff00
8000a378:	e8 12 00 80 	orl	r2,0x80
8000a37c:	e6 08 06 40 	mulu.d	r0,r3,r8
8000a380:	e4 09 07 40 	macu.d	r0,r2,r9
8000a384:	e4 08 06 44 	mulu.d	r4,r2,r8
8000a388:	e6 09 06 48 	mulu.d	r8,r3,r9
8000a38c:	00 05       	add	r5,r0
8000a38e:	f0 01 00 48 	adc	r8,r8,r1
8000a392:	5c 09       	acr	r9
8000a394:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000a398:	58 04       	cp.w	r4,0
8000a39a:	5c 25       	cpc	r5

8000a39c <__avr32_f64_div_round_subnormal>:
8000a39c:	f4 08 13 00 	cpc	r8,r10
8000a3a0:	f6 09 13 00 	cpc	r9,r11
8000a3a4:	5f 36       	srlo	r6
8000a3a6:	f8 06 17 00 	moveq	r6,r12
8000a3aa:	e4 0a 16 08 	lsr	r10,r2,0x8
8000a3ae:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000a3b2:	e6 0b 16 08 	lsr	r11,r3,0x8
8000a3b6:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000a3ba:	ed be 00 1f 	bld	lr,0x1f
8000a3be:	ef bb 00 1f 	bst	r11,0x1f
8000a3c2:	0c 0a       	add	r10,r6
8000a3c4:	5c 0b       	acr	r11
8000a3c6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000a3ca:	e4 1b 00 0f 	andh	r11,0xf
8000a3ce:	14 4b       	or	r11,r10
8000a3d0:	e0 81 00 a7 	brne	8000a51e <__avr32_f64_div_res_subnormal+0x98>
8000a3d4:	f2 06 16 14 	lsr	r6,r9,0x14
8000a3d8:	ab d6       	cbr	r6,0xb
8000a3da:	e0 46 07 ff 	cp.w	r6,2047
8000a3de:	e0 81 00 a4 	brne	8000a526 <__avr32_f64_div_res_subnormal+0xa0>
8000a3e2:	c9 e8       	rjmp	8000a51e <__avr32_f64_div_res_subnormal+0x98>
8000a3e4:	e4 19 00 0f 	andh	r9,0xf
8000a3e8:	10 49       	or	r9,r8
8000a3ea:	e0 81 00 9a 	brne	8000a51e <__avr32_f64_div_res_subnormal+0x98>
8000a3ee:	c9 28       	rjmp	8000a512 <__avr32_f64_div_res_subnormal+0x8c>
8000a3f0:	a3 7b       	lsl	r11,0x3
8000a3f2:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000a3f6:	a3 7a       	lsl	r10,0x3
8000a3f8:	f5 eb 10 04 	or	r4,r10,r11
8000a3fc:	e0 80 00 a0 	breq	8000a53c <__avr32_f64_div_op1_zero>
8000a400:	f6 04 12 00 	clz	r4,r11
8000a404:	c1 70       	breq	8000a432 <__avr32_f64_div_round_subnormal+0x96>
8000a406:	c0 c3       	brcs	8000a41e <__avr32_f64_div_round_subnormal+0x82>
8000a408:	e8 05 11 20 	rsub	r5,r4,32
8000a40c:	f6 04 09 4b 	lsl	r11,r11,r4
8000a410:	f4 05 0a 45 	lsr	r5,r10,r5
8000a414:	0a 4b       	or	r11,r5
8000a416:	f4 04 09 4a 	lsl	r10,r10,r4
8000a41a:	08 17       	sub	r7,r4
8000a41c:	c0 b8       	rjmp	8000a432 <__avr32_f64_div_round_subnormal+0x96>
8000a41e:	f4 04 12 00 	clz	r4,r10
8000a422:	f9 b4 03 00 	movlo	r4,0
8000a426:	f7 b4 02 e0 	subhs	r4,-32
8000a42a:	f4 04 09 4b 	lsl	r11,r10,r4
8000a42e:	30 0a       	mov	r10,0
8000a430:	08 17       	sub	r7,r4
8000a432:	a3 8a       	lsr	r10,0x2
8000a434:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000a438:	a3 8b       	lsr	r11,0x2
8000a43a:	c1 1b       	rjmp	8000a25c <__avr32_f64_div+0x20>
8000a43c:	a3 79       	lsl	r9,0x3
8000a43e:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000a442:	a3 78       	lsl	r8,0x3
8000a444:	f3 e8 10 04 	or	r4,r9,r8
8000a448:	c6 f0       	breq	8000a526 <__avr32_f64_div_res_subnormal+0xa0>
8000a44a:	f2 04 12 00 	clz	r4,r9
8000a44e:	c1 70       	breq	8000a47c <__avr32_f64_div_round_subnormal+0xe0>
8000a450:	c0 c3       	brcs	8000a468 <__avr32_f64_div_round_subnormal+0xcc>
8000a452:	e8 05 11 20 	rsub	r5,r4,32
8000a456:	f2 04 09 49 	lsl	r9,r9,r4
8000a45a:	f0 05 0a 45 	lsr	r5,r8,r5
8000a45e:	0a 49       	or	r9,r5
8000a460:	f0 04 09 48 	lsl	r8,r8,r4
8000a464:	08 16       	sub	r6,r4
8000a466:	c0 b8       	rjmp	8000a47c <__avr32_f64_div_round_subnormal+0xe0>
8000a468:	f0 04 12 00 	clz	r4,r8
8000a46c:	f9 b4 03 00 	movlo	r4,0
8000a470:	f7 b4 02 e0 	subhs	r4,-32
8000a474:	f0 04 09 49 	lsl	r9,r8,r4
8000a478:	30 08       	mov	r8,0
8000a47a:	08 16       	sub	r6,r4
8000a47c:	a3 88       	lsr	r8,0x2
8000a47e:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000a482:	a3 89       	lsr	r9,0x2
8000a484:	cf ca       	rjmp	8000a27c <__avr32_f64_div+0x40>

8000a486 <__avr32_f64_div_res_subnormal>:
8000a486:	5c 37       	neg	r7
8000a488:	2f f7       	sub	r7,-1
8000a48a:	f1 b7 04 c0 	satu	r7,0x6
8000a48e:	e0 47 00 20 	cp.w	r7,32
8000a492:	c1 54       	brge	8000a4bc <__avr32_f64_div_res_subnormal+0x36>
8000a494:	ee 06 11 20 	rsub	r6,r7,32
8000a498:	e4 07 0a 42 	lsr	r2,r2,r7
8000a49c:	e6 06 09 4c 	lsl	r12,r3,r6
8000a4a0:	18 42       	or	r2,r12
8000a4a2:	e6 07 0a 43 	lsr	r3,r3,r7
8000a4a6:	f4 06 09 41 	lsl	r1,r10,r6
8000a4aa:	f4 07 0a 4a 	lsr	r10,r10,r7
8000a4ae:	f6 06 09 4c 	lsl	r12,r11,r6
8000a4b2:	18 4a       	or	r10,r12
8000a4b4:	f6 07 0a 4b 	lsr	r11,r11,r7
8000a4b8:	30 00       	mov	r0,0
8000a4ba:	c1 58       	rjmp	8000a4e4 <__avr32_f64_div_res_subnormal+0x5e>
8000a4bc:	ee 06 11 20 	rsub	r6,r7,32
8000a4c0:	f9 b0 00 00 	moveq	r0,0
8000a4c4:	f9 bc 00 00 	moveq	r12,0
8000a4c8:	c0 50       	breq	8000a4d2 <__avr32_f64_div_res_subnormal+0x4c>
8000a4ca:	f4 06 09 40 	lsl	r0,r10,r6
8000a4ce:	f6 06 09 4c 	lsl	r12,r11,r6
8000a4d2:	e6 07 0a 42 	lsr	r2,r3,r7
8000a4d6:	30 03       	mov	r3,0
8000a4d8:	f4 07 0a 41 	lsr	r1,r10,r7
8000a4dc:	18 41       	or	r1,r12
8000a4de:	f6 07 0a 4a 	lsr	r10,r11,r7
8000a4e2:	30 0b       	mov	r11,0
8000a4e4:	e0 12 ff 00 	andl	r2,0xff00
8000a4e8:	e8 12 00 80 	orl	r2,0x80
8000a4ec:	e6 08 06 46 	mulu.d	r6,r3,r8
8000a4f0:	e4 09 07 46 	macu.d	r6,r2,r9
8000a4f4:	e4 08 06 44 	mulu.d	r4,r2,r8
8000a4f8:	e6 09 06 48 	mulu.d	r8,r3,r9
8000a4fc:	0c 05       	add	r5,r6
8000a4fe:	f0 07 00 48 	adc	r8,r8,r7
8000a502:	5c 09       	acr	r9
8000a504:	30 07       	mov	r7,0
8000a506:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000a50a:	00 34       	cp.w	r4,r0
8000a50c:	e2 05 13 00 	cpc	r5,r1
8000a510:	c4 6b       	rjmp	8000a39c <__avr32_f64_div_round_subnormal>
8000a512:	1c 9b       	mov	r11,lr
8000a514:	e6 1b 80 00 	andh	r11,0x8000,COH
8000a518:	30 0a       	mov	r10,0
8000a51a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000a51e:	3f fb       	mov	r11,-1
8000a520:	30 0a       	mov	r10,0
8000a522:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000a526:	f5 eb 10 04 	or	r4,r10,r11
8000a52a:	c0 90       	breq	8000a53c <__avr32_f64_div_op1_zero>
8000a52c:	1c 9b       	mov	r11,lr
8000a52e:	e6 1b 80 00 	andh	r11,0x8000,COH
8000a532:	ea 1b 7f f0 	orh	r11,0x7ff0
8000a536:	30 0a       	mov	r10,0
8000a538:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000a53c <__avr32_f64_div_op1_zero>:
8000a53c:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000a540:	ce f0       	breq	8000a51e <__avr32_f64_div_res_subnormal+0x98>
8000a542:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000a546:	e0 44 07 ff 	cp.w	r4,2047
8000a54a:	ce 41       	brne	8000a512 <__avr32_f64_div_res_subnormal+0x8c>
8000a54c:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000a550:	ce 10       	breq	8000a512 <__avr32_f64_div_res_subnormal+0x8c>
8000a552:	ce 6b       	rjmp	8000a51e <__avr32_f64_div_res_subnormal+0x98>

8000a554 <__avr32_udiv64>:
8000a554:	d4 31       	pushm	r0-r7,lr
8000a556:	1a 97       	mov	r7,sp
8000a558:	20 3d       	sub	sp,12
8000a55a:	10 9c       	mov	r12,r8
8000a55c:	12 9e       	mov	lr,r9
8000a55e:	14 93       	mov	r3,r10
8000a560:	58 09       	cp.w	r9,0
8000a562:	e0 81 00 bd 	brne	8000a6dc <__avr32_udiv64+0x188>
8000a566:	16 38       	cp.w	r8,r11
8000a568:	e0 88 00 40 	brls	8000a5e8 <__avr32_udiv64+0x94>
8000a56c:	f0 08 12 00 	clz	r8,r8
8000a570:	c0 d0       	breq	8000a58a <__avr32_udiv64+0x36>
8000a572:	f6 08 09 4b 	lsl	r11,r11,r8
8000a576:	f0 09 11 20 	rsub	r9,r8,32
8000a57a:	f8 08 09 4c 	lsl	r12,r12,r8
8000a57e:	f4 09 0a 49 	lsr	r9,r10,r9
8000a582:	f4 08 09 43 	lsl	r3,r10,r8
8000a586:	f3 eb 10 0b 	or	r11,r9,r11
8000a58a:	f8 0e 16 10 	lsr	lr,r12,0x10
8000a58e:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000a592:	f6 0e 0d 00 	divu	r0,r11,lr
8000a596:	e6 0b 16 10 	lsr	r11,r3,0x10
8000a59a:	00 99       	mov	r9,r0
8000a59c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000a5a0:	e0 0a 02 48 	mul	r8,r0,r10
8000a5a4:	10 3b       	cp.w	r11,r8
8000a5a6:	c0 a2       	brcc	8000a5ba <__avr32_udiv64+0x66>
8000a5a8:	20 19       	sub	r9,1
8000a5aa:	18 0b       	add	r11,r12
8000a5ac:	18 3b       	cp.w	r11,r12
8000a5ae:	c0 63       	brcs	8000a5ba <__avr32_udiv64+0x66>
8000a5b0:	10 3b       	cp.w	r11,r8
8000a5b2:	f7 b9 03 01 	sublo	r9,1
8000a5b6:	f7 dc e3 0b 	addcs	r11,r11,r12
8000a5ba:	f6 08 01 01 	sub	r1,r11,r8
8000a5be:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000a5c2:	e2 0e 0d 00 	divu	r0,r1,lr
8000a5c6:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000a5ca:	00 98       	mov	r8,r0
8000a5cc:	e0 0a 02 4a 	mul	r10,r0,r10
8000a5d0:	14 33       	cp.w	r3,r10
8000a5d2:	c0 82       	brcc	8000a5e2 <__avr32_udiv64+0x8e>
8000a5d4:	20 18       	sub	r8,1
8000a5d6:	18 03       	add	r3,r12
8000a5d8:	18 33       	cp.w	r3,r12
8000a5da:	c0 43       	brcs	8000a5e2 <__avr32_udiv64+0x8e>
8000a5dc:	14 33       	cp.w	r3,r10
8000a5de:	f7 b8 03 01 	sublo	r8,1
8000a5e2:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000a5e6:	cd f8       	rjmp	8000a7a4 <__avr32_udiv64+0x250>
8000a5e8:	58 08       	cp.w	r8,0
8000a5ea:	c0 51       	brne	8000a5f4 <__avr32_udiv64+0xa0>
8000a5ec:	30 19       	mov	r9,1
8000a5ee:	f2 08 0d 08 	divu	r8,r9,r8
8000a5f2:	10 9c       	mov	r12,r8
8000a5f4:	f8 06 12 00 	clz	r6,r12
8000a5f8:	c0 41       	brne	8000a600 <__avr32_udiv64+0xac>
8000a5fa:	18 1b       	sub	r11,r12
8000a5fc:	30 19       	mov	r9,1
8000a5fe:	c4 08       	rjmp	8000a67e <__avr32_udiv64+0x12a>
8000a600:	ec 01 11 20 	rsub	r1,r6,32
8000a604:	f4 01 0a 49 	lsr	r9,r10,r1
8000a608:	f8 06 09 4c 	lsl	r12,r12,r6
8000a60c:	f6 06 09 48 	lsl	r8,r11,r6
8000a610:	f6 01 0a 41 	lsr	r1,r11,r1
8000a614:	f3 e8 10 08 	or	r8,r9,r8
8000a618:	f8 03 16 10 	lsr	r3,r12,0x10
8000a61c:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000a620:	e2 03 0d 00 	divu	r0,r1,r3
8000a624:	f0 0b 16 10 	lsr	r11,r8,0x10
8000a628:	00 9e       	mov	lr,r0
8000a62a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000a62e:	e0 05 02 49 	mul	r9,r0,r5
8000a632:	12 3b       	cp.w	r11,r9
8000a634:	c0 a2       	brcc	8000a648 <__avr32_udiv64+0xf4>
8000a636:	20 1e       	sub	lr,1
8000a638:	18 0b       	add	r11,r12
8000a63a:	18 3b       	cp.w	r11,r12
8000a63c:	c0 63       	brcs	8000a648 <__avr32_udiv64+0xf4>
8000a63e:	12 3b       	cp.w	r11,r9
8000a640:	f7 be 03 01 	sublo	lr,1
8000a644:	f7 dc e3 0b 	addcs	r11,r11,r12
8000a648:	12 1b       	sub	r11,r9
8000a64a:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000a64e:	f6 03 0d 02 	divu	r2,r11,r3
8000a652:	f1 e3 11 08 	or	r8,r8,r3<<0x10
8000a656:	04 99       	mov	r9,r2
8000a658:	e4 05 02 4b 	mul	r11,r2,r5
8000a65c:	16 38       	cp.w	r8,r11
8000a65e:	c0 a2       	brcc	8000a672 <__avr32_udiv64+0x11e>
8000a660:	20 19       	sub	r9,1
8000a662:	18 08       	add	r8,r12
8000a664:	18 38       	cp.w	r8,r12
8000a666:	c0 63       	brcs	8000a672 <__avr32_udiv64+0x11e>
8000a668:	16 38       	cp.w	r8,r11
8000a66a:	f7 b9 03 01 	sublo	r9,1
8000a66e:	f1 dc e3 08 	addcs	r8,r8,r12
8000a672:	f4 06 09 43 	lsl	r3,r10,r6
8000a676:	f0 0b 01 0b 	sub	r11,r8,r11
8000a67a:	f3 ee 11 09 	or	r9,r9,lr<<0x10
8000a67e:	f8 06 16 10 	lsr	r6,r12,0x10
8000a682:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000a686:	f6 06 0d 00 	divu	r0,r11,r6
8000a68a:	e6 0b 16 10 	lsr	r11,r3,0x10
8000a68e:	00 9a       	mov	r10,r0
8000a690:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000a694:	e0 0e 02 48 	mul	r8,r0,lr
8000a698:	10 3b       	cp.w	r11,r8
8000a69a:	c0 a2       	brcc	8000a6ae <__avr32_udiv64+0x15a>
8000a69c:	20 1a       	sub	r10,1
8000a69e:	18 0b       	add	r11,r12
8000a6a0:	18 3b       	cp.w	r11,r12
8000a6a2:	c0 63       	brcs	8000a6ae <__avr32_udiv64+0x15a>
8000a6a4:	10 3b       	cp.w	r11,r8
8000a6a6:	f7 ba 03 01 	sublo	r10,1
8000a6aa:	f7 dc e3 0b 	addcs	r11,r11,r12
8000a6ae:	f6 08 01 01 	sub	r1,r11,r8
8000a6b2:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000a6b6:	e2 06 0d 00 	divu	r0,r1,r6
8000a6ba:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000a6be:	00 98       	mov	r8,r0
8000a6c0:	e0 0e 02 4b 	mul	r11,r0,lr
8000a6c4:	16 33       	cp.w	r3,r11
8000a6c6:	c0 82       	brcc	8000a6d6 <__avr32_udiv64+0x182>
8000a6c8:	20 18       	sub	r8,1
8000a6ca:	18 03       	add	r3,r12
8000a6cc:	18 33       	cp.w	r3,r12
8000a6ce:	c0 43       	brcs	8000a6d6 <__avr32_udiv64+0x182>
8000a6d0:	16 33       	cp.w	r3,r11
8000a6d2:	f7 b8 03 01 	sublo	r8,1
8000a6d6:	f1 ea 11 08 	or	r8,r8,r10<<0x10
8000a6da:	c6 98       	rjmp	8000a7ac <__avr32_udiv64+0x258>
8000a6dc:	16 39       	cp.w	r9,r11
8000a6de:	e0 8b 00 65 	brhi	8000a7a8 <__avr32_udiv64+0x254>
8000a6e2:	f2 09 12 00 	clz	r9,r9
8000a6e6:	c0 b1       	brne	8000a6fc <__avr32_udiv64+0x1a8>
8000a6e8:	10 3a       	cp.w	r10,r8
8000a6ea:	5f 2a       	srhs	r10
8000a6ec:	1c 3b       	cp.w	r11,lr
8000a6ee:	5f b8       	srhi	r8
8000a6f0:	10 4a       	or	r10,r8
8000a6f2:	f2 0a 18 00 	cp.b	r10,r9
8000a6f6:	c5 90       	breq	8000a7a8 <__avr32_udiv64+0x254>
8000a6f8:	30 18       	mov	r8,1
8000a6fa:	c5 98       	rjmp	8000a7ac <__avr32_udiv64+0x258>
8000a6fc:	f0 09 09 46 	lsl	r6,r8,r9
8000a700:	f2 03 11 20 	rsub	r3,r9,32
8000a704:	fc 09 09 4e 	lsl	lr,lr,r9
8000a708:	f0 03 0a 48 	lsr	r8,r8,r3
8000a70c:	f6 09 09 4c 	lsl	r12,r11,r9
8000a710:	f4 03 0a 42 	lsr	r2,r10,r3
8000a714:	ef 46 ff f4 	st.w	r7[-12],r6
8000a718:	f6 03 0a 43 	lsr	r3,r11,r3
8000a71c:	18 42       	or	r2,r12
8000a71e:	f1 ee 10 0c 	or	r12,r8,lr
8000a722:	f8 01 16 10 	lsr	r1,r12,0x10
8000a726:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000a72a:	e6 01 0d 04 	divu	r4,r3,r1
8000a72e:	e4 03 16 10 	lsr	r3,r2,0x10
8000a732:	08 9e       	mov	lr,r4
8000a734:	e7 e5 11 03 	or	r3,r3,r5<<0x10
8000a738:	e8 06 02 48 	mul	r8,r4,r6
8000a73c:	10 33       	cp.w	r3,r8
8000a73e:	c0 a2       	brcc	8000a752 <__avr32_udiv64+0x1fe>
8000a740:	20 1e       	sub	lr,1
8000a742:	18 03       	add	r3,r12
8000a744:	18 33       	cp.w	r3,r12
8000a746:	c0 63       	brcs	8000a752 <__avr32_udiv64+0x1fe>
8000a748:	10 33       	cp.w	r3,r8
8000a74a:	f7 be 03 01 	sublo	lr,1
8000a74e:	e7 dc e3 03 	addcs	r3,r3,r12
8000a752:	10 13       	sub	r3,r8
8000a754:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
8000a758:	e6 01 0d 00 	divu	r0,r3,r1
8000a75c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000a760:	00 98       	mov	r8,r0
8000a762:	e0 06 02 46 	mul	r6,r0,r6
8000a766:	0c 3b       	cp.w	r11,r6
8000a768:	c0 a2       	brcc	8000a77c <__avr32_udiv64+0x228>
8000a76a:	20 18       	sub	r8,1
8000a76c:	18 0b       	add	r11,r12
8000a76e:	18 3b       	cp.w	r11,r12
8000a770:	c0 63       	brcs	8000a77c <__avr32_udiv64+0x228>
8000a772:	0c 3b       	cp.w	r11,r6
8000a774:	f7 dc e3 0b 	addcs	r11,r11,r12
8000a778:	f7 b8 03 01 	sublo	r8,1
8000a77c:	f1 ee 11 08 	or	r8,r8,lr<<0x10
8000a780:	ee f4 ff f4 	ld.w	r4,r7[-12]
8000a784:	0c 1b       	sub	r11,r6
8000a786:	f0 04 06 42 	mulu.d	r2,r8,r4
8000a78a:	06 95       	mov	r5,r3
8000a78c:	16 35       	cp.w	r5,r11
8000a78e:	e0 8b 00 0a 	brhi	8000a7a2 <__avr32_udiv64+0x24e>
8000a792:	5f 0b       	sreq	r11
8000a794:	f4 09 09 49 	lsl	r9,r10,r9
8000a798:	12 32       	cp.w	r2,r9
8000a79a:	5f b9       	srhi	r9
8000a79c:	f7 e9 00 09 	and	r9,r11,r9
8000a7a0:	c0 60       	breq	8000a7ac <__avr32_udiv64+0x258>
8000a7a2:	20 18       	sub	r8,1
8000a7a4:	30 09       	mov	r9,0
8000a7a6:	c0 38       	rjmp	8000a7ac <__avr32_udiv64+0x258>
8000a7a8:	30 09       	mov	r9,0
8000a7aa:	12 98       	mov	r8,r9
8000a7ac:	10 9a       	mov	r10,r8
8000a7ae:	12 93       	mov	r3,r9
8000a7b0:	10 92       	mov	r2,r8
8000a7b2:	12 9b       	mov	r11,r9
8000a7b4:	2f dd       	sub	sp,-12
8000a7b6:	d8 32       	popm	r0-r7,pc

8000a7b8 <__avr32_umod64>:
8000a7b8:	d4 31       	pushm	r0-r7,lr
8000a7ba:	1a 97       	mov	r7,sp
8000a7bc:	20 3d       	sub	sp,12
8000a7be:	10 9c       	mov	r12,r8
8000a7c0:	12 95       	mov	r5,r9
8000a7c2:	14 9e       	mov	lr,r10
8000a7c4:	16 91       	mov	r1,r11
8000a7c6:	16 96       	mov	r6,r11
8000a7c8:	58 09       	cp.w	r9,0
8000a7ca:	e0 81 00 81 	brne	8000a8cc <__avr32_umod64+0x114>
8000a7ce:	16 38       	cp.w	r8,r11
8000a7d0:	e0 88 00 12 	brls	8000a7f4 <__avr32_umod64+0x3c>
8000a7d4:	f0 08 12 00 	clz	r8,r8
8000a7d8:	c4 e0       	breq	8000a874 <__avr32_umod64+0xbc>
8000a7da:	f6 08 09 46 	lsl	r6,r11,r8
8000a7de:	f8 08 09 4c 	lsl	r12,r12,r8
8000a7e2:	f0 0b 11 20 	rsub	r11,r8,32
8000a7e6:	f4 08 09 4e 	lsl	lr,r10,r8
8000a7ea:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000a7ee:	f7 e6 10 06 	or	r6,r11,r6
8000a7f2:	c4 18       	rjmp	8000a874 <__avr32_umod64+0xbc>
8000a7f4:	58 08       	cp.w	r8,0
8000a7f6:	c0 51       	brne	8000a800 <__avr32_umod64+0x48>
8000a7f8:	30 19       	mov	r9,1
8000a7fa:	f2 08 0d 08 	divu	r8,r9,r8
8000a7fe:	10 9c       	mov	r12,r8
8000a800:	f8 08 12 00 	clz	r8,r12
8000a804:	c0 31       	brne	8000a80a <__avr32_umod64+0x52>
8000a806:	18 16       	sub	r6,r12
8000a808:	c3 68       	rjmp	8000a874 <__avr32_umod64+0xbc>
8000a80a:	f0 03 11 20 	rsub	r3,r8,32
8000a80e:	f4 03 0a 4b 	lsr	r11,r10,r3
8000a812:	f8 08 09 4c 	lsl	r12,r12,r8
8000a816:	ec 08 09 49 	lsl	r9,r6,r8
8000a81a:	ec 03 0a 43 	lsr	r3,r6,r3
8000a81e:	f7 e9 10 09 	or	r9,r11,r9
8000a822:	f8 05 16 10 	lsr	r5,r12,0x10
8000a826:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000a82a:	e6 05 0d 02 	divu	r2,r3,r5
8000a82e:	f2 0e 16 10 	lsr	lr,r9,0x10
8000a832:	ec 02 02 4b 	mul	r11,r6,r2
8000a836:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000a83a:	16 3e       	cp.w	lr,r11
8000a83c:	c0 72       	brcc	8000a84a <__avr32_umod64+0x92>
8000a83e:	18 0e       	add	lr,r12
8000a840:	18 3e       	cp.w	lr,r12
8000a842:	c0 43       	brcs	8000a84a <__avr32_umod64+0x92>
8000a844:	16 3e       	cp.w	lr,r11
8000a846:	fd dc e3 0e 	addcs	lr,lr,r12
8000a84a:	fc 0b 01 03 	sub	r3,lr,r11
8000a84e:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000a852:	e6 05 0d 02 	divu	r2,r3,r5
8000a856:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000a85a:	a5 36       	mul	r6,r2
8000a85c:	0c 39       	cp.w	r9,r6
8000a85e:	c0 72       	brcc	8000a86c <__avr32_umod64+0xb4>
8000a860:	18 09       	add	r9,r12
8000a862:	18 39       	cp.w	r9,r12
8000a864:	c0 43       	brcs	8000a86c <__avr32_umod64+0xb4>
8000a866:	0c 39       	cp.w	r9,r6
8000a868:	f3 dc e3 09 	addcs	r9,r9,r12
8000a86c:	f2 06 01 06 	sub	r6,r9,r6
8000a870:	f4 08 09 4e 	lsl	lr,r10,r8
8000a874:	f8 0a 16 10 	lsr	r10,r12,0x10
8000a878:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000a87c:	ec 0a 0d 02 	divu	r2,r6,r10
8000a880:	fc 09 16 10 	lsr	r9,lr,0x10
8000a884:	ea 02 02 4b 	mul	r11,r5,r2
8000a888:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000a88c:	16 39       	cp.w	r9,r11
8000a88e:	c0 72       	brcc	8000a89c <__avr32_umod64+0xe4>
8000a890:	18 09       	add	r9,r12
8000a892:	18 39       	cp.w	r9,r12
8000a894:	c0 43       	brcs	8000a89c <__avr32_umod64+0xe4>
8000a896:	16 39       	cp.w	r9,r11
8000a898:	f3 dc e3 09 	addcs	r9,r9,r12
8000a89c:	f2 0b 01 0b 	sub	r11,r9,r11
8000a8a0:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000a8a4:	f6 0a 0d 0a 	divu	r10,r11,r10
8000a8a8:	fd eb 11 0e 	or	lr,lr,r11<<0x10
8000a8ac:	ea 0a 02 4a 	mul	r10,r5,r10
8000a8b0:	14 3e       	cp.w	lr,r10
8000a8b2:	c0 72       	brcc	8000a8c0 <__avr32_umod64+0x108>
8000a8b4:	18 0e       	add	lr,r12
8000a8b6:	18 3e       	cp.w	lr,r12
8000a8b8:	c0 43       	brcs	8000a8c0 <__avr32_umod64+0x108>
8000a8ba:	14 3e       	cp.w	lr,r10
8000a8bc:	fd dc e3 0e 	addcs	lr,lr,r12
8000a8c0:	fc 0a 01 0a 	sub	r10,lr,r10
8000a8c4:	30 0b       	mov	r11,0
8000a8c6:	f4 08 0a 4a 	lsr	r10,r10,r8
8000a8ca:	c7 b8       	rjmp	8000a9c0 <__avr32_umod64+0x208>
8000a8cc:	16 39       	cp.w	r9,r11
8000a8ce:	e0 8b 00 79 	brhi	8000a9c0 <__avr32_umod64+0x208>
8000a8d2:	f2 09 12 00 	clz	r9,r9
8000a8d6:	c1 21       	brne	8000a8fa <__avr32_umod64+0x142>
8000a8d8:	10 3a       	cp.w	r10,r8
8000a8da:	5f 2b       	srhs	r11
8000a8dc:	0a 31       	cp.w	r1,r5
8000a8de:	5f ba       	srhi	r10
8000a8e0:	f7 ea 10 0a 	or	r10,r11,r10
8000a8e4:	f2 0a 18 00 	cp.b	r10,r9
8000a8e8:	c0 60       	breq	8000a8f4 <__avr32_umod64+0x13c>
8000a8ea:	fc 08 01 0c 	sub	r12,lr,r8
8000a8ee:	e2 05 01 46 	sbc	r6,r1,r5
8000a8f2:	18 9e       	mov	lr,r12
8000a8f4:	0c 9b       	mov	r11,r6
8000a8f6:	1c 9a       	mov	r10,lr
8000a8f8:	c6 48       	rjmp	8000a9c0 <__avr32_umod64+0x208>
8000a8fa:	ea 09 09 4c 	lsl	r12,r5,r9
8000a8fe:	f2 06 11 20 	rsub	r6,r9,32
8000a902:	f6 09 09 4b 	lsl	r11,r11,r9
8000a906:	f0 09 09 42 	lsl	r2,r8,r9
8000a90a:	ef 46 ff f4 	st.w	r7[-12],r6
8000a90e:	f0 06 0a 48 	lsr	r8,r8,r6
8000a912:	18 48       	or	r8,r12
8000a914:	e2 06 0a 4c 	lsr	r12,r1,r6
8000a918:	f4 09 09 43 	lsl	r3,r10,r9
8000a91c:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
8000a920:	f4 06 0a 4a 	lsr	r10,r10,r6
8000a924:	16 4a       	or	r10,r11
8000a926:	f0 0b 16 10 	lsr	r11,r8,0x10
8000a92a:	f8 0b 0d 04 	divu	r4,r12,r11
8000a92e:	f4 0c 16 10 	lsr	r12,r10,0x10
8000a932:	08 91       	mov	r1,r4
8000a934:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
8000a938:	e8 0e 02 46 	mul	r6,r4,lr
8000a93c:	0c 3c       	cp.w	r12,r6
8000a93e:	c0 a2       	brcc	8000a952 <__avr32_umod64+0x19a>
8000a940:	20 11       	sub	r1,1
8000a942:	10 0c       	add	r12,r8
8000a944:	10 3c       	cp.w	r12,r8
8000a946:	c0 63       	brcs	8000a952 <__avr32_umod64+0x19a>
8000a948:	0c 3c       	cp.w	r12,r6
8000a94a:	f7 b1 03 01 	sublo	r1,1
8000a94e:	f9 d8 e3 0c 	addcs	r12,r12,r8
8000a952:	0c 1c       	sub	r12,r6
8000a954:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000a958:	f8 0b 0d 04 	divu	r4,r12,r11
8000a95c:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
8000a960:	08 96       	mov	r6,r4
8000a962:	e8 0e 02 4e 	mul	lr,r4,lr
8000a966:	1c 3b       	cp.w	r11,lr
8000a968:	c0 a2       	brcc	8000a97c <__avr32_umod64+0x1c4>
8000a96a:	20 16       	sub	r6,1
8000a96c:	10 0b       	add	r11,r8
8000a96e:	10 3b       	cp.w	r11,r8
8000a970:	c0 63       	brcs	8000a97c <__avr32_umod64+0x1c4>
8000a972:	1c 3b       	cp.w	r11,lr
8000a974:	f7 b6 03 01 	sublo	r6,1
8000a978:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000a97c:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000a980:	1c 1b       	sub	r11,lr
8000a982:	e2 02 06 40 	mulu.d	r0,r1,r2
8000a986:	00 9e       	mov	lr,r0
8000a988:	02 9c       	mov	r12,r1
8000a98a:	16 3c       	cp.w	r12,r11
8000a98c:	e0 8b 00 08 	brhi	8000a99c <__avr32_umod64+0x1e4>
8000a990:	5f 06       	sreq	r6
8000a992:	06 30       	cp.w	r0,r3
8000a994:	5f ba       	srhi	r10
8000a996:	ed ea 00 0a 	and	r10,r6,r10
8000a99a:	c0 60       	breq	8000a9a6 <__avr32_umod64+0x1ee>
8000a99c:	fc 02 01 04 	sub	r4,lr,r2
8000a9a0:	f8 08 01 4c 	sbc	r12,r12,r8
8000a9a4:	08 9e       	mov	lr,r4
8000a9a6:	e6 0e 01 0a 	sub	r10,r3,lr
8000a9aa:	f6 0c 01 4c 	sbc	r12,r11,r12
8000a9ae:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000a9b2:	f8 09 0a 4b 	lsr	r11,r12,r9
8000a9b6:	f4 09 0a 4a 	lsr	r10,r10,r9
8000a9ba:	f8 01 09 4c 	lsl	r12,r12,r1
8000a9be:	18 4a       	or	r10,r12
8000a9c0:	2f dd       	sub	sp,-12
8000a9c2:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000aa00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000aa00:	c0 08       	rjmp	8000aa00 <_evba>
	...

8000aa04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000aa04:	c0 08       	rjmp	8000aa04 <_handle_TLB_Multiple_Hit>
	...

8000aa08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000aa08:	c0 08       	rjmp	8000aa08 <_handle_Bus_Error_Data_Fetch>
	...

8000aa0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000aa0c:	c0 08       	rjmp	8000aa0c <_handle_Bus_Error_Instruction_Fetch>
	...

8000aa10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000aa10:	c0 08       	rjmp	8000aa10 <_handle_NMI>
	...

8000aa14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000aa14:	c0 08       	rjmp	8000aa14 <_handle_Instruction_Address>
	...

8000aa18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000aa18:	c0 08       	rjmp	8000aa18 <_handle_ITLB_Protection>
	...

8000aa1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000aa1c:	c0 08       	rjmp	8000aa1c <_handle_Breakpoint>
	...

8000aa20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000aa20:	c0 08       	rjmp	8000aa20 <_handle_Illegal_Opcode>
	...

8000aa24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000aa24:	c0 08       	rjmp	8000aa24 <_handle_Unimplemented_Instruction>
	...

8000aa28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000aa28:	c0 08       	rjmp	8000aa28 <_handle_Privilege_Violation>
	...

8000aa2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000aa2c:	c0 08       	rjmp	8000aa2c <_handle_Floating_Point>
	...

8000aa30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000aa30:	c0 08       	rjmp	8000aa30 <_handle_Coprocessor_Absent>
	...

8000aa34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000aa34:	c0 08       	rjmp	8000aa34 <_handle_Data_Address_Read>
	...

8000aa38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000aa38:	c0 08       	rjmp	8000aa38 <_handle_Data_Address_Write>
	...

8000aa3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000aa3c:	c0 08       	rjmp	8000aa3c <_handle_DTLB_Protection_Read>
	...

8000aa40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000aa40:	c0 08       	rjmp	8000aa40 <_handle_DTLB_Protection_Write>
	...

8000aa44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000aa44:	c0 08       	rjmp	8000aa44 <_handle_DTLB_Modified>
	...

8000aa50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000aa50:	c0 08       	rjmp	8000aa50 <_handle_ITLB_Miss>
	...

8000aa60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000aa60:	c0 08       	rjmp	8000aa60 <_handle_DTLB_Miss_Read>
	...

8000aa70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000aa70:	c0 08       	rjmp	8000aa70 <_handle_DTLB_Miss_Write>
	...

8000ab00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000ab00:	c0 08       	rjmp	8000ab00 <_handle_Supervisor_Call>
8000ab02:	d7 03       	nop

8000ab04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000ab04:	30 0c       	mov	r12,0
8000ab06:	fe b0 d0 e7 	rcall	80004cd4 <_get_interrupt_handler>
8000ab0a:	58 0c       	cp.w	r12,0
8000ab0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000ab10:	d6 03       	rete

8000ab12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000ab12:	30 1c       	mov	r12,1
8000ab14:	fe b0 d0 e0 	rcall	80004cd4 <_get_interrupt_handler>
8000ab18:	58 0c       	cp.w	r12,0
8000ab1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000ab1e:	d6 03       	rete

8000ab20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000ab20:	30 2c       	mov	r12,2
8000ab22:	fe b0 d0 d9 	rcall	80004cd4 <_get_interrupt_handler>
8000ab26:	58 0c       	cp.w	r12,0
8000ab28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000ab2c:	d6 03       	rete

8000ab2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000ab2e:	30 3c       	mov	r12,3
8000ab30:	fe b0 d0 d2 	rcall	80004cd4 <_get_interrupt_handler>
8000ab34:	58 0c       	cp.w	r12,0
8000ab36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000ab3a:	d6 03       	rete
8000ab3c:	d7 03       	nop
8000ab3e:	d7 03       	nop
8000ab40:	d7 03       	nop
8000ab42:	d7 03       	nop
8000ab44:	d7 03       	nop
8000ab46:	d7 03       	nop
8000ab48:	d7 03       	nop
8000ab4a:	d7 03       	nop
8000ab4c:	d7 03       	nop
8000ab4e:	d7 03       	nop
8000ab50:	d7 03       	nop
8000ab52:	d7 03       	nop
8000ab54:	d7 03       	nop
8000ab56:	d7 03       	nop
8000ab58:	d7 03       	nop
8000ab5a:	d7 03       	nop
8000ab5c:	d7 03       	nop
8000ab5e:	d7 03       	nop
8000ab60:	d7 03       	nop
8000ab62:	d7 03       	nop
8000ab64:	d7 03       	nop
8000ab66:	d7 03       	nop
8000ab68:	d7 03       	nop
8000ab6a:	d7 03       	nop
8000ab6c:	d7 03       	nop
8000ab6e:	d7 03       	nop
8000ab70:	d7 03       	nop
8000ab72:	d7 03       	nop
8000ab74:	d7 03       	nop
8000ab76:	d7 03       	nop
8000ab78:	d7 03       	nop
8000ab7a:	d7 03       	nop
8000ab7c:	d7 03       	nop
8000ab7e:	d7 03       	nop
8000ab80:	d7 03       	nop
8000ab82:	d7 03       	nop
8000ab84:	d7 03       	nop
8000ab86:	d7 03       	nop
8000ab88:	d7 03       	nop
8000ab8a:	d7 03       	nop
8000ab8c:	d7 03       	nop
8000ab8e:	d7 03       	nop
8000ab90:	d7 03       	nop
8000ab92:	d7 03       	nop
8000ab94:	d7 03       	nop
8000ab96:	d7 03       	nop
8000ab98:	d7 03       	nop
8000ab9a:	d7 03       	nop
8000ab9c:	d7 03       	nop
8000ab9e:	d7 03       	nop
8000aba0:	d7 03       	nop
8000aba2:	d7 03       	nop
8000aba4:	d7 03       	nop
8000aba6:	d7 03       	nop
8000aba8:	d7 03       	nop
8000abaa:	d7 03       	nop
8000abac:	d7 03       	nop
8000abae:	d7 03       	nop
8000abb0:	d7 03       	nop
8000abb2:	d7 03       	nop
8000abb4:	d7 03       	nop
8000abb6:	d7 03       	nop
8000abb8:	d7 03       	nop
8000abba:	d7 03       	nop
8000abbc:	d7 03       	nop
8000abbe:	d7 03       	nop
8000abc0:	d7 03       	nop
8000abc2:	d7 03       	nop
8000abc4:	d7 03       	nop
8000abc6:	d7 03       	nop
8000abc8:	d7 03       	nop
8000abca:	d7 03       	nop
8000abcc:	d7 03       	nop
8000abce:	d7 03       	nop
8000abd0:	d7 03       	nop
8000abd2:	d7 03       	nop
8000abd4:	d7 03       	nop
8000abd6:	d7 03       	nop
8000abd8:	d7 03       	nop
8000abda:	d7 03       	nop
8000abdc:	d7 03       	nop
8000abde:	d7 03       	nop
8000abe0:	d7 03       	nop
8000abe2:	d7 03       	nop
8000abe4:	d7 03       	nop
8000abe6:	d7 03       	nop
8000abe8:	d7 03       	nop
8000abea:	d7 03       	nop
8000abec:	d7 03       	nop
8000abee:	d7 03       	nop
8000abf0:	d7 03       	nop
8000abf2:	d7 03       	nop
8000abf4:	d7 03       	nop
8000abf6:	d7 03       	nop
8000abf8:	d7 03       	nop
8000abfa:	d7 03       	nop
8000abfc:	d7 03       	nop
8000abfe:	d7 03       	nop
