# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/4e49" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/91fb/edge_detector.srcs/sources_1/imports/new/edge_det.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_edge_det_0_0/sim/design_1_edge_det_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_edge_det_1_0/sim/design_1_edge_det_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/2989/src/addr_counter.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_addr_counter_0_0/sim/design_1_addr_counter_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/b43f/hdl/SM.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/b43f/hdl/gpio_to_bram_v1_0_S00_AXI.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/b43f/hdl/gpio_to_bram_v1_0_S_AXI_INTR.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/b43f/hdl/gpio_to_bram_v1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_gpio_to_bram_0_1/sim/design_1_gpio_to_bram_0_1.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_2/bd_0/ip/ip_0/sim/bd_378d_ila_lib_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_2/bd_0/sim/bd_378d.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_2/sim/design_1_system_ila_0_2.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
