{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738928132402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738928132402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 17:05:32 2025 " "Processing started: Fri Feb 07 17:05:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738928132402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928132402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928132402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738928132715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738928132715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1c_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1c_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1c_riscv_cpu " "Found entity 1: t1c_riscv_cpu" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "code/riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/instr_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.v(60) " "Verilog HDL warning at data_mem.v(60): extended using \"x\" or \"z\"" {  } { { "code/data_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738928138550 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_mem.v(38) " "Verilog HDL information at data_mem.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "code/data_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738928138550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "code/data_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/components/reset_ff.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/components/reg_file.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/reg_file.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/components/mux4.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/components/mux3.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/components/mux2.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "code/components/main_decoder.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138556 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_extend.v(19) " "Verilog HDL warning at imm_extend.v(19): extended using \"x\" or \"z\"" {  } { { "code/components/imm_extend.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/imm_extend.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738928138556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "code/components/imm_extend.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/imm_extend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "code/components/datapath.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/components/controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/alu_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138561 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(11) " "Verilog HDL information at alu.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "code/components/alu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/alu.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738928138561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/components/alu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/components/adder.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaler " "Found entity 1: frequency_scaler" {  } { { "frequency_scaler.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/frequency_scaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 task5 " "Found entity 1: task5" {  } { { "task5.bdf" "" { Schematic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/task5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_controller " "Found entity 1: cpu_controller" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928138561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928138561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc riscv_cpu.v(19) " "Verilog HDL Implicit Net warning at riscv_cpu.v(19): created implicit net for \"PCSrc\"" {  } { { "code/riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task5 " "Elaborating entity \"task5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738928138602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t1c_riscv_cpu t1c_riscv_cpu:inst " "Elaborating entity \"t1c_riscv_cpu\" for hierarchy \"t1c_riscv_cpu:inst\"" {  } { { "task5.bdf" "inst" { Schematic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/task5.bdf" { { 168 800 1048 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t1c_riscv_cpu.v(25) " "Verilog HDL assignment warning at t1c_riscv_cpu.v(25): truncated value with size 32 to match size of target (1)" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928138622 "|task5|t1c_riscv_cpu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu t1c_riscv_cpu:inst\|riscv_cpu:rvcpu " "Elaborating entity \"riscv_cpu\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\"" {  } { { "code/t1c_riscv_cpu.v" "rvcpu" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c\"" {  } { { "code/riscv_cpu.v" "c" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c\|main_decoder:md\"" {  } { { "code/components/controller.v" "md" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/controller.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\"" {  } { { "code/components/controller.v" "ad" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/controller.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\"" {  } { { "code/riscv_cpu.v" "dp" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux\"" {  } { { "code/components/datapath.v" "pcmux" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg " "Elaborating entity \"reset_ff\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\"" {  } { { "code/components/datapath.v" "pcreg" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4\"" {  } { { "code/components/datapath.v" "pcadd4" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\"" {  } { { "code/components/datapath.v" "rf" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extend t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext " "Elaborating entity \"imm_extend\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext\"" {  } { { "code/components/datapath.v" "ext" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|alu:alu\"" {  } { { "code/components/datapath.v" "alu" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux\"" {  } { { "code/components/datapath.v" "resultmux" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem t1c_riscv_cpu:inst\|instr_mem:instrmem " "Elaborating entity \"instr_mem\" for hierarchy \"t1c_riscv_cpu:inst\|instr_mem:instrmem\"" {  } { { "code/t1c_riscv_cpu.v" "instrmem" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138735 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "256 0 511 instr_mem.v(14) " "Verilog HDL warning at instr_mem.v(14): number of words (256) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "code/instr_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1738928138735 "|task5|t1c_riscv_cpu:inst|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738928138746 "|task5|t1c_riscv_cpu:inst|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738928138746 "|task5|t1c_riscv_cpu:inst|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738928138746 "|task5|t1c_riscv_cpu:inst|instr_mem:instrmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem t1c_riscv_cpu:inst\|data_mem:datamem " "Elaborating entity \"data_mem\" for hierarchy \"t1c_riscv_cpu:inst\|data_mem:datamem\"" {  } { { "code/t1c_riscv_cpu.v" "datamem" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928138746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 data_mem.v(58) " "Verilog HDL assignment warning at data_mem.v(58): truncated value with size 40 to match size of target (32)" {  } { { "code/data_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928138776 "|task5|t1c_riscv_cpu:inst|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 data_mem.v(59) " "Verilog HDL assignment warning at data_mem.v(59): truncated value with size 40 to match size of target (32)" {  } { { "code/data_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928138776 "|task5|t1c_riscv_cpu:inst|data_mem:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaler frequency_scaler:inst1 " "Elaborating entity \"frequency_scaler\" for hierarchy \"frequency_scaler:inst1\"" {  } { { "task5.bdf" "inst1" { Schematic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/task5.bdf" { { 184 160 352 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928139250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_controller cpu_controller:inst2 " "Elaborating entity \"cpu_controller\" for hierarchy \"cpu_controller:inst2\"" {  } { { "task5.bdf" "inst2" { Schematic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/task5.bdf" { { 184 480 728 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928139254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu_controller.v(118) " "Verilog HDL assignment warning at cpu_controller.v(118): truncated value with size 32 to match size of target (4)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928139257 "|task5|cpu_controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu_controller.v(122) " "Verilog HDL assignment warning at cpu_controller.v(122): truncated value with size 32 to match size of target (5)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928139257 "|task5|cpu_controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu_controller.v(123) " "Verilog HDL assignment warning at cpu_controller.v(123): truncated value with size 32 to match size of target (5)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928139257 "|task5|cpu_controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu_controller.v(124) " "Verilog HDL assignment warning at cpu_controller.v(124): truncated value with size 32 to match size of target (5)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928139257 "|task5|cpu_controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu_controller.v(125) " "Verilog HDL assignment warning at cpu_controller.v(125): truncated value with size 32 to match size of target (5)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928139257 "|task5|cpu_controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu_controller.v(126) " "Verilog HDL assignment warning at cpu_controller.v(126): truncated value with size 32 to match size of target (5)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928139257 "|task5|cpu_controller:inst2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g824 " "Found entity 1: altsyncram_g824" {  } { { "db/altsyncram_g824.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/altsyncram_g824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928141310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928141310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928141492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928141492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928141543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928141543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ii " "Found entity 1: cntr_9ii" {  } { { "db/cntr_9ii.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_9ii.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928141614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928141614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928141664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928141664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_fgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928141734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928141734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928141784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928141784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928141834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928141834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928141865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928141865 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928142407 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1738928142547 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.02.07.17:05:44 Progress: Loading sld5346809f/alt_sld_fab_wrapper_hw.tcl " "2025.02.07.17:05:44 Progress: Loading sld5346809f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928144851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928146476 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928146576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928148981 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928149092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928149194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928149322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928149333 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928149333 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1738928150015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5346809f/alt_sld_fab.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928150215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928150215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928150306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928150306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928150306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928150306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928150377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928150377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928150472 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928150472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928150472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928150548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928150548 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr " "RAM logic \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr\" is uninferred due to asynchronous read logic" {  } { { "code/components/reg_file.v" "reg_file_arr" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/reg_file.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1738928152561 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1738928152561 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1738928152571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928163289 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738928173590 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg " "Generated suppressed messages file C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928173891 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 545 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 545 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1738928175095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738928175206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928175206 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12223 " "Implemented 12223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738928175792 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738928175792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11961 " "Implemented 11961 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738928175792 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1738928175792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738928175792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738928175862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 17:06:15 2025 " "Processing ended: Fri Feb 07 17:06:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738928175862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738928175862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738928175862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928175862 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1738928176923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738928176923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 17:06:16 2025 " "Processing started: Fri Feb 07 17:06:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738928176923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1738928176923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1738928176923 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1738928176984 ""}
{ "Info" "0" "" "Project  = t1c_riscv_cpu" {  } {  } 0 0 "Project  = t1c_riscv_cpu" 0 0 "Fitter" 0 0 1738928176984 ""}
{ "Info" "0" "" "Revision = t1c_riscv_cpu" {  } {  } 0 0 "Revision = t1c_riscv_cpu" 0 0 "Fitter" 0 0 1738928176984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1738928177121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1738928177121 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "t1c_riscv_cpu EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"t1c_riscv_cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1738928177175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738928177225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738928177225 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1738928177405 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1738928177416 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738928177568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738928177568 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738928177568 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1738928177568 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 21106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738928177578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 21108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738928177578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 21110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738928177578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 21112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738928177578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 21114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738928177578 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1738928177578 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1738928177588 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1738928177859 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738928178841 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738928178841 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738928178841 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1738928178841 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "t1c_riscv_cpu.sdc " "Synopsys Design Constraints File file not found: 't1c_riscv_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1738928178870 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_scaler:inst1\|clk_3125MHz " "Node: frequency_scaler:inst1\|clk_3125MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[6\] frequency_scaler:inst1\|clk_3125MHz " "Register t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[6\] is being clocked by frequency_scaler:inst1\|clk_3125MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738928178901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1738928178901 "|task5|frequency_scaler:inst1|clk_3125MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_scaler:inst1\|clk_3125MHz clk " "Register frequency_scaler:inst1\|clk_3125MHz is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738928178901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1738928178901 "|task5|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738928178951 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738928178951 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1738928178951 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1738928178951 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738928178951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738928178951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738928178951 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1738928178951 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738928179573 ""}  } { { "task5.bdf" "" { Schematic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/task5.bdf" { { 208 -176 -8 224 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 21095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738928179573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency_scaler:inst1\|clk_3125MHz  " "Automatically promoted node frequency_scaler:inst1\|clk_3125MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_scaler:inst1\|clk_3125MHz~0 " "Destination node frequency_scaler:inst1\|clk_3125MHz~0" {  } { { "frequency_scaler.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/frequency_scaler.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 4229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1738928179573 ""}  } { { "frequency_scaler.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/frequency_scaler.v" 4 0 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "frequency_scaler:inst1\|clk_3125MHz" } } } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738928179573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738928179573 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 9308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738928179573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 15610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 15630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 10090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1738928179573 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 12643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738928179573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_controller:inst2\|reset  " "Automatically promoted node cpu_controller:inst2\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1c_riscv_cpu:inst\|MemWrite~0 " "Destination node t1c_riscv_cpu:inst\|MemWrite~0" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 4372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1c_riscv_cpu:inst\|DataAdr\[2\]~0 " "Destination node t1c_riscv_cpu:inst\|DataAdr\[2\]~0" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 6303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1c_riscv_cpu:inst\|DataAdr\[3\]~1 " "Destination node t1c_riscv_cpu:inst\|DataAdr\[3\]~1" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 6344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1c_riscv_cpu:inst\|DataAdr\[4\]~2 " "Destination node t1c_riscv_cpu:inst\|DataAdr\[4\]~2" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 6389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1c_riscv_cpu:inst\|DataAdr\[5\]~3 " "Destination node t1c_riscv_cpu:inst\|DataAdr\[5\]~3" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 6421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1c_riscv_cpu:inst\|DataAdr\[6\]~4 " "Destination node t1c_riscv_cpu:inst\|DataAdr\[6\]~4" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 6450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1c_riscv_cpu:inst\|DataAdr\[7\]~5 " "Destination node t1c_riscv_cpu:inst\|DataAdr\[7\]~5" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 6478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1c_riscv_cpu:inst\|DataAdr\[0\]~6 " "Destination node t1c_riscv_cpu:inst\|DataAdr\[0\]~6" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 6620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1c_riscv_cpu:inst\|DataAdr\[1\]~7 " "Destination node t1c_riscv_cpu:inst\|DataAdr\[1\]~7" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 6621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux\|y\[1\]~50 " "Destination node t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux\|y\[1\]~50" {  } { { "code/components/mux4.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux4.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 6755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738928179573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1738928179573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1738928179573 ""}  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738928179573 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1738928180268 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738928180277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738928180277 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738928180288 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738928180319 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1738928180338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1738928180338 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1738928180348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1738928180348 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1738928180358 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1738928180358 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738928180727 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1738928180751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1738928181627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738928182720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1738928184254 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1738928186229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738928186229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1738928187122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1738928192209 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1738928192209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1738928192910 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1738928192910 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1738928192910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738928192910 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.87 " "Total time spent on timing analysis during the Fitter is 3.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1738928193180 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738928193230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738928193761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738928193761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738928194371 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738928195492 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/output_files/t1c_riscv_cpu.fit.smsg " "Generated suppressed messages file C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/output_files/t1c_riscv_cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1738928196604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6061 " "Peak virtual memory: 6061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738928198179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 17:06:38 2025 " "Processing ended: Fri Feb 07 17:06:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738928198179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738928198179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738928198179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1738928198179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1738928199162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738928199162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 17:06:39 2025 " "Processing started: Fri Feb 07 17:06:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738928199162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1738928199162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1738928199162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1738928199526 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1738928200704 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1738928200745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738928200936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 17:06:40 2025 " "Processing ended: Fri Feb 07 17:06:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738928200936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738928200936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738928200936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1738928200936 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1738928201664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1738928202052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738928202052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 17:06:41 2025 " "Processing started: Fri Feb 07 17:06:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738928202052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1738928202052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_sta t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738928202052 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1738928202138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1738928202360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1738928202360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928202410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928202410 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738928202898 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738928202898 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738928202898 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1738928202898 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "t1c_riscv_cpu.sdc " "Synopsys Design Constraints File file not found: 't1c_riscv_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1738928202938 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_scaler:inst1\|clk_3125MHz " "Node: frequency_scaler:inst1\|clk_3125MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[6\] frequency_scaler:inst1\|clk_3125MHz " "Register t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[6\] is being clocked by frequency_scaler:inst1\|clk_3125MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738928202958 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738928202958 "|task5|frequency_scaler:inst1|clk_3125MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_scaler:inst1\|clk_3125MHz clk " "Register frequency_scaler:inst1\|clk_3125MHz is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738928202958 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738928202958 "|task5|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738928202979 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738928202979 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738928202979 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1738928202979 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1738928202989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.858 " "Worst-case setup slack is 44.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.858               0.000 altera_reserved_tck  " "   44.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928203020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928203020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.518 " "Worst-case recovery slack is 96.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.518               0.000 altera_reserved_tck  " "   96.518               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928203030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.041 " "Worst-case removal slack is 1.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041               0.000 altera_reserved_tck  " "    1.041               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928203034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.575 " "Worst-case minimum pulse width slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928203034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928203034 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928203101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928203101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928203101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928203101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.698 ns " "Worst Case Available Settling Time: 342.698 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928203101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928203101 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738928203101 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738928203101 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1738928203132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1738928203779 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_scaler:inst1\|clk_3125MHz " "Node: frequency_scaler:inst1\|clk_3125MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[6\] frequency_scaler:inst1\|clk_3125MHz " "Register t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[6\] is being clocked by frequency_scaler:inst1\|clk_3125MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738928204051 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738928204051 "|task5|frequency_scaler:inst1|clk_3125MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_scaler:inst1\|clk_3125MHz clk " "Register frequency_scaler:inst1\|clk_3125MHz is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738928204051 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738928204051 "|task5|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738928204057 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738928204057 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738928204057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.460 " "Worst-case setup slack is 45.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.460               0.000 altera_reserved_tck  " "   45.460               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928204092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928204093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.910 " "Worst-case recovery slack is 96.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.910               0.000 altera_reserved_tck  " "   96.910               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928204102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.939 " "Worst-case removal slack is 0.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.939               0.000 altera_reserved_tck  " "    0.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928204112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.546 " "Worst-case minimum pulse width slack is 49.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.546               0.000 altera_reserved_tck  " "   49.546               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928204112 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.543 ns " "Worst Case Available Settling Time: 343.543 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204174 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204174 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738928204174 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738928204184 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "frequency_scaler:inst1\|clk_3125MHz " "Node: frequency_scaler:inst1\|clk_3125MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[6\] frequency_scaler:inst1\|clk_3125MHz " "Register t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[6\] is being clocked by frequency_scaler:inst1\|clk_3125MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738928204355 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738928204355 "|task5|frequency_scaler:inst1|clk_3125MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_scaler:inst1\|clk_3125MHz clk " "Register frequency_scaler:inst1\|clk_3125MHz is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738928204355 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738928204355 "|task5|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738928204358 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738928204358 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738928204358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.164 " "Worst-case setup slack is 47.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.164               0.000 altera_reserved_tck  " "   47.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928204381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928204395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.927 " "Worst-case recovery slack is 97.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.927               0.000 altera_reserved_tck  " "   97.927               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928204405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.574 " "Worst-case removal slack is 0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 altera_reserved_tck  " "    0.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928204415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.464 " "Worst-case minimum pulse width slack is 49.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.464               0.000 altera_reserved_tck  " "   49.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738928204425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738928204425 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.094 ns " "Worst Case Available Settling Time: 346.094 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738928204526 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738928204526 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738928204806 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738928204806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738928204926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 17:06:44 2025 " "Processing ended: Fri Feb 07 17:06:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738928204926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738928204926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738928204926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1738928204926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1738928205961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738928205961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 17:06:45 2025 " "Processing started: Fri Feb 07 17:06:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738928205961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738928205961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738928205961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1738928206383 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "t1c_riscv_cpu.vo C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/simulation/modelsim/ simulation " "Generated file t1c_riscv_cpu.vo in folder \"C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738928207725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738928208858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 17:06:48 2025 " "Processing ended: Fri Feb 07 17:06:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738928208858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738928208858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738928208858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1738928208858 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1738928209517 ""}
