# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# File: D:\2024\FPGA\codeFPGA_NIOS2\Bai1\hello.csv
# Generated on: Thu Oct 03 13:29:25 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
altera_reserved_tck,Input,,,,PIN_P5,,,,,,
altera_reserved_tdi,Input,,,,PIN_P7,,,,,,
altera_reserved_tdo,Output,,,,PIN_P6,,,,,,
altera_reserved_tms,Input,,,,PIN_P8,,,,,,
clk,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
key0,Input,PIN_M23,6,B6_N2,PIN_F15,,,,,,
led[7],Output,PIN_H19,7,B7_N2,PIN_H19,2.5 V,,,,,
led[6],Output,PIN_J19,7,B7_N2,PIN_J19,2.5 V,,,,,
led[5],Output,PIN_E18,7,B7_N1,PIN_E18,2.5 V,,,,,
led[4],Output,PIN_F18,7,B7_N1,PIN_F18,2.5 V,,,,,
led[3],Output,PIN_F21,7,B7_N0,PIN_F21,2.5 V,,,,,
led[2],Output,PIN_E19,7,B7_N0,PIN_E19,2.5 V,,,,,
led[1],Output,PIN_F19,7,B7_N0,PIN_F19,2.5 V,,,,,
led[0],Output,PIN_G19,7,B7_N2,PIN_G19,2.5 V,,,,,
