--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Exp2.twx Exp2.ncd -o Exp2.twr Exp2.pcf

Design file:              Exp2.ncd
Physical constraint file: Exp2.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Blocked     |    2.938(R)|   -0.464(R)|CLK_BUFGP         |   0.000|
CloseButton |    2.274(R)|   -0.522(R)|CLK_BUFGP         |   0.000|
OpenButton  |    3.071(R)|   -0.571(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
State<0>    |    9.664(R)|CLK_BUFGP         |   0.000|
State<1>    |    9.505(R)|CLK_BUFGP         |   0.000|
State<2>    |    9.914(R)|CLK_BUFGP         |   0.000|
State<3>    |   10.158(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock Time_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Timer_0     |    8.325(R)|Time_CLK_BUFGP    |   0.000|
Timer_1     |    8.583(R)|Time_CLK_BUFGP    |   0.000|
Timer_2     |    9.473(R)|Time_CLK_BUFGP    |   0.000|
Timer_3     |    8.026(R)|Time_CLK_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.832|         |         |         |
Time_CLK       |    5.307|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Time_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.038|         |         |         |
Time_CLK       |    2.685|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov  8 12:52:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



