Search.setIndex({"alltitles": {"1. Features": [[4, "features"], [4, "id3"]], "1. I/O Ports": [[0, "i-o-ports"]], "1. I/O port": [[1, "i-o-port"]], "1. I/O ports": [[2, "i-o-ports"]], "2. Description": [[0, "description"], [1, "description"], [2, "description"]], "2. Port specification": [[4, "port-specification"], [4, "id5"]], "3. Architecture": [[4, "architecture"], [4, "id8"]], "4. Design Detail": [[4, "design-detail"]], "ALU": [[4, "alu"]], "Address Misaligned": [[7, "address-misaligned"]], "Address and Data Procressing": [[7, "address-and-data-procressing"]], "Arbiter Ports": [[1, "id3"], [2, "id3"]], "Architecture": [[7, "architecture"]], "Branch Predictor": [[5, "branch-predictor"]], "CPU Ports": [[1, "id2"], [2, "id2"]], "Contents:": [[3, null], [6, null]], "Dcache": [[1, null]], "Dcache Ports": [[0, "id2"]], "Design Rationale": [[4, "design-rationale"], [4, "id1"], [5, "design-rationale"]], "Divider": [[4, "divider"]], "Exception Handling": [[7, "exception-handling"]], "Execute Stage": [[4, null]], "FPU": [[4, "fpu"]], "Functional Breakdown": [[4, "functional-breakdown"], [4, "id2"], [5, "functional-breakdown"]], "I/O Ports": [[4, "i-o-ports"]], "IEEE 754 Compliance": [[4, "ieee-754-compliance"]], "Icache": [[2, null]], "Icache Ports": [[0, "id3"]], "Implement Detail": [[7, "implement-detail"], [7, "id1"]], "Input ports": [[4, "input-ports"], [4, "id6"]], "Instruction Fetch Stage": [[5, null]], "LSU (Load Store Unit)": [[7, "lsu-load-store-unit"]], "LSU Queue": [[7, "lsu-queue"]], "MIG & Cache Interface": [[0, null]], "MIG Ports": [[0, "id4"]], "MMU (Memory Management Unit)": [[7, "mmu-memory-management-unit"]], "MUL/DIV": [[4, "mul-div"]], "Memory Stage": [[7, null]], "Module breakdown": [[4, "module-breakdown"], [4, "id9"]], "Modules": [[4, "modules"]], "Multiplier": [[4, "multiplier"]], "Output ports": [[4, "output-ports"], [4, "id7"]], "PTW": [[7, "ptw"]], "Parameter": [[7, "parameter"]], "RISCV32 Core Design": [[3, null]], "RISCV32 Core Documentation": [[6, null]], "Support Operation": [[4, "support-operation"]], "Supported Data Types": [[4, "supported-data-types"]], "Supported Operations": [[4, "supported-operations"], [4, "id4"]], "System Ports": [[0, "id1"], [1, "id1"], [2, "id1"]], "TLB": [[7, "tlb"]], "Virtual Memory (Sv32)": [[7, "virtual-memory-sv32"]], "Writeback Value Calculation": [[7, "writeback-value-calculation"]]}, "docnames": ["Arbiter", "Dcache", "Icache", "core_design_index", "ex_stage", "if_stage", "index", "mem_stage"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2}, "filenames": ["Arbiter.rst", "Dcache.rst", "Icache.rst", "core_design_index.rst", "ex_stage.md", "if_stage.md", "index.rst", "mem_stage.md"], "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"": [4, 7], "0": [4, 7], "1": [6, 7], "10": 7, "11": [5, 7], "12": 7, "128": 0, "128mb": 0, "16kb": 2, "17": 4, "18": 1, "19": [2, 7], "2": [5, 6, 7], "20": 7, "21": 7, "22": 7, "256": [0, 1, 2], "27": 0, "29": 7, "3": [1, 7], "30": [4, 7], "31": [4, 7], "32": [0, 1, 2, 4, 7], "32kb": 1, "34": 4, "4": [1, 5, 7], "5": [2, 4, 7], "6": [4, 7], "64": 4, "7": [4, 7], "8": [2, 7], "9": [1, 7], "A": [1, 2, 4, 5], "AND": 4, "By": 4, "For": [4, 7], "IF": 5, "If": [5, 7], "In": [4, 5, 7], "It": [1, 2, 4, 7], "Its": [1, 2, 4], "OF": 4, "OR": 4, "The": [2, 4, 5, 7], "Then": 7, "These": 4, "To": [1, 2, 5], "abil": 4, "about": 5, "acceler": 4, "accept": 0, "access": [5, 7], "accord": [4, 5, 7], "accuraci": 5, "achiev": 4, "across": [4, 5, 7], "act": [4, 7], "activ": 0, "actual": [4, 5, 7], "add": [4, 6], "adder": 4, "addit": [4, 7], "address": [0, 1, 2, 5], "advantag": 4, "after": [0, 4, 5, 7], "against": 5, "algorithm": 4, "alias": 5, "align": [4, 7], "all": [0, 1, 4, 7], "allow": [4, 5], "alreadi": 4, "also": [0, 7], "alu": 3, "alu_barrel_shift": 4, "alu_top": 4, "alwai": [5, 7], "amount": 4, "an": [4, 5, 7], "anticip": 5, "app_addr": 0, "app_cmd": 0, "app_en": 0, "app_rd_data": 0, "app_rd_data_end": 0, "app_rd_data_valid": 0, "app_rdi": 0, "app_wdf_data": 0, "app_wdf_end": 0, "app_wdf_mask": 0, "app_wdf_rdi": 0, "app_wdf_wren": 0, "approach": 4, "appropri": 4, "ar": [4, 5, 7], "arithmet": 4, "around": 4, "asid": 7, "atom": 7, "automat": 7, "avail": [1, 2, 7], "avoid": 4, "b": [4, 5], "b00": 7, "b11": 7, "back": [0, 1], "barrel": 4, "base": [4, 5, 7], "basic": [4, 7], "been": 7, "befor": 4, "begin": 4, "behavior": 5, "between": [0, 4, 5, 7], "beyond": 7, "bht": 5, "binari": 4, "bit": [0, 1, 2, 4, 5, 7], "block": [1, 2], "booth": 4, "booth4decod": 4, "both": 5, "bram": [1, 2], "branch": 3, "btb": 5, "buffer": 5, "built": 4, "byte": [0, 1, 7], "cach": [1, 2, 5, 6, 7], "cachelin": [1, 2], "cacul": 7, "can": [0, 1, 2, 4, 5, 7], "carri": 4, "case": 4, "central": 4, "chang": 5, "channel": 0, "check": 5, "choos": 1, "classifi": 4, "clk": [0, 1, 2, 4], "clock": 4, "combin": [4, 5], "command": 0, "compar": [4, 5, 7], "comparison": 4, "competit": 0, "complement": [4, 5], "complet": 4, "compon": 7, "compos": 4, "comprehens": 7, "compressor": 4, "compressor32": 4, "compressor42": 4, "compris": 7, "comput": [4, 5], "concert": 7, "condit": 7, "consecut": 5, "consid": 5, "construct": [1, 2], "content": 4, "context": 7, "continu": 4, "control": [4, 5, 7], "convers": 4, "convert": 4, "core": [4, 7], "correct": [4, 5, 7], "correl": 5, "correspond": 5, "counter": 5, "cpu": [0, 4, 5], "cpu_data_o": 1, "cpu_inst_o": 2, "cpu_req_rd": 1, "cpu_req_wr": 1, "critic": 7, "crucial": 4, "csa": 4, "csr": 7, "ctrl": 4, "current": [5, 7], "cycl": [0, 4, 5, 7], "d": 0, "d_addr_i": 0, "d_mem_rdy_o": 0, "d_rd_data_o": 0, "d_rd_end_o": 0, "d_req_rd_i": 0, "d_req_wr_i": 0, "d_wr_data_i": 0, "data": [0, 1, 2], "data1": 4, "data2": 4, "datas": 7, "dcach": [2, 6, 7], "dcache_rdy_o": 1, "decid": [0, 5], "decis": 4, "decod": 4, "dedic": 4, "default": [0, 4], "defin": 7, "delai": 4, "deliv": 7, "depend": 5, "depth": 7, "descript": [3, 4, 6, 7], "design": [6, 7], "detail": 6, "detect": [5, 7], "determin": [4, 5], "deviat": 5, "differ": 5, "digit": 4, "direct": 5, "directli": [4, 7], "dirti": 7, "dispatch": 4, "div": 3, "div_reg": 4, "divideleftshift": 4, "dividend": 4, "divis": 4, "divisor": 4, "divu": 4, "doe": [4, 5], "done": [0, 1, 2], "down": 4, "dram": [0, 1, 2], "dramat": 4, "drastic": 4, "dtat": 7, "dure": 4, "dz": 4, "e": 5, "each": [1, 2, 4, 5], "effect": 4, "effici": [4, 5, 7], "elimin": 4, "emploi": 4, "enabl": [0, 5], "encod": 4, "end": 0, "ensur": [4, 5, 7], "entir": 4, "entri": [5, 7], "entry_q": 7, "equal": 4, "error": 7, "errror": 7, "essenti": 7, "even": [4, 7], "everi": 7, "ex": 5, "examin": 4, "except": 4, "exec": 7, "execut": [3, 5, 6, 7], "extens": 7, "extract": 7, "f": 4, "facilit": 4, "fadd": 4, "famili": 4, "fast": 4, "fault": 7, "fclass": 4, "fcsr": 4, "fcvt": 4, "fdiv": 4, "featur": 7, "fed": 4, "feq": 4, "fetch": [3, 6], "few": 4, "fflag": 4, "fifo": 2, "file": 7, "filter": 1, "final": [4, 7], "find": 7, "finish": [4, 7], "finit": 7, "first": [0, 7], "first_level": 7, "flag": 4, "fle": 4, "float": 4, "flow": 5, "flt": 4, "flush": [1, 5, 7], "flush_i": 1, "fmadd": 4, "fmax": 4, "fmin": 4, "fmsub": 4, "fmul": 4, "fnmadd": 4, "fnmsub": 4, "form": [4, 5], "format": 4, "four": [4, 7], "fp": 4, "fpu": 3, "fpu_don": 4, "fpu_start": 4, "fpu_top": 4, "frm": 4, "from": [0, 1, 2, 4, 5, 7], "fsgnj": 4, "fsgnjn": 4, "fsgnjx": 4, "fsqrt": 4, "fsub": 4, "full": [4, 7], "func3": 4, "func7": 4, "fuse": 4, "futur": 5, "g": 5, "gener": [4, 5, 7], "get": [1, 7], "ghr": 5, "global": [5, 7], "group": 4, "gshare": 5, "guid": 5, "ha": [4, 7], "half": 7, "halv": 4, "handl": [4, 5], "handshak": [0, 1, 2], "hardwar": 4, "have": 5, "hazard": 5, "high": [0, 1, 4], "higher": 4, "highest": 5, "highli": 4, "histori": [5, 7], "hit": [5, 7], "hub": 4, "i": [5, 6, 7], "i_addr_i": 0, "i_mem_rdy_o": 0, "i_rd_data_o": 0, "i_rd_end_o": 0, "i_req_rd_i": 0, "icach": [6, 7], "icache_rdy_o": 2, "id": 5, "identifi": 7, "idl": 7, "idx_i": [1, 2], "immedi": [4, 5], "implement": [4, 5], "implicit": 4, "improv": 5, "includ": [4, 7], "incom": 4, "incorrect": 5, "increas": 5, "index": [5, 7], "index_bit": 5, "indic": 0, "inexact": 4, "inform": [1, 2, 5, 7], "init_addr_i": 0, "init_data_i": 0, "init_end_i": 0, "init_mem_rdi": 0, "initi": [0, 4], "input": [0, 1, 2, 7], "insert": 4, "instead": [4, 5], "instruct": [1, 2, 3, 4, 6, 7], "integ": 4, "intellig": 7, "interfac": [4, 6, 7], "intermedi": 4, "intern": [4, 7], "invalid": [1, 2, 4], "invalidate_i": [1, 2], "ip": [1, 2], "iter": 4, "its": [4, 7], "itself": 4, "j": 5, "jump": 5, "just": 4, "keep": 4, "kei": 4, "larg": 4, "larger": 4, "last": [1, 2], "layer": 4, "lb": 7, "lb_inst": 7, "lead": 4, "learn": 5, "left": 4, "length": 7, "less": [4, 5], "level": [4, 7], "lh": 7, "lh_inst": 7, "li": 4, "like": 5, "line": [1, 2], "load": 3, "load_fault": 7, "logarithm": 4, "logic": [4, 7], "long": 4, "loop": 4, "low": [0, 1, 2, 4], "lower": [4, 5], "lru": 1, "lsu": 3, "lw": 7, "lw_inst": 7, "machin": 7, "macro": 7, "magnitud": 4, "mai": 4, "main": 4, "maintain": 7, "make": [4, 5], "manag": 3, "mani": 5, "manner": 4, "map": 5, "mask": 7, "mask_i": 1, "match": 5, "max": 4, "mean": 4, "mechan": 7, "mem_addr": 7, "mem_addr_o": [1, 2], "mem_data": 7, "mem_data_i": [1, 2], "mem_data_o": 1, "mem_init_complete_i": [1, 2], "mem_mask": 7, "mem_rd": 7, "mem_rdy_i": [1, 2], "mem_wr": 7, "memori": [1, 2, 3, 6], "mig": 6, "minim": [4, 5], "mispredict": 5, "miss": [1, 2], "mmu": 3, "mmu_cache_control": 7, "mmu_ptw": 7, "mmu_tlb": 7, "mode": [4, 7], "modifi": 7, "modul": 7, "modular": 4, "more": 5, "most": [4, 5], "mul": 3, "mul_div_ctrl": 4, "mul_div_don": 4, "mul_div_out": 4, "mul_div_start": 4, "mul_div_top": 4, "mul_reg": 4, "mulh": 4, "mulhsu": 4, "mulhu": 4, "multi": [4, 7], "multipl": [4, 5, 7], "multiplicand": 4, "must": [2, 5], "mutipl": 7, "name": [0, 1, 2, 7], "nearest": 4, "necessari": [4, 7], "need": [0, 1, 4, 7], "neg": 4, "new": [0, 1, 2, 5], "next": [4, 5], "non": 4, "normal": 4, "number": [1, 2, 4, 7], "numer": 4, "nv": 4, "nx": 4, "o": 6, "observ": 5, "occasion": 5, "occur": [1, 2, 4, 5], "offset": [5, 7], "ofs_i": 2, "one": [1, 5], "onli": [4, 5], "opcod": [4, 7], "oper": [1, 2, 5, 7], "operact": 7, "operand": 4, "operand_a": 4, "operand_b": 4, "operand_c": 4, "optim": 4, "origin": 7, "other": [4, 5], "otherwis": 7, "our": [5, 7], "out": 4, "outcom": 5, "output": [0, 1, 2], "overal": 5, "overflow": 4, "overlap": 4, "page": 7, "parallel": 4, "part": [4, 7], "partial": [4, 7], "particular": 2, "particularli": 7, "past": 5, "pattern": 5, "pc": 5, "penalti": 5, "per": [4, 5], "perform": [4, 7], "permiss": 7, "perspect": 7, "physic": 7, "pipelin": [4, 5, 7], "plu": 5, "point": 4, "polici": [1, 2], "pop": 7, "port": 6, "posit": [4, 7], "ppn": 7, "pre": 4, "precis": 4, "predetermin": 4, "predict": 5, "predictor": 3, "prepar": 4, "present": 7, "previou": 5, "previous": 5, "primari": [4, 5], "problem": 7, "process": [0, 1, 2, 4, 7], "processor": 7, "product": 4, "program": 5, "propag": 4, "proper": 7, "properli": 4, "protect": 7, "provid": [0, 4, 5, 7], "purpos": [0, 1, 2, 4, 5], "push": 7, "qd": 4, "quickli": 5, "quotient": 4, "quotientselect": 4, "radix": 4, "rang": 7, "rd": 4, "rd_mem_end_i": [1, 2], "rdn": 4, "read": [0, 1, 2, 7], "readi": 0, "receiv": 7, "recent": 5, "recogn": [1, 2], "reconstruct": 7, "record": [4, 5, 7], "recurr": 4, "redirect": 5, "reduc": [4, 5], "reduct": 4, "redund": 4, "reflect": 5, "regardless": 7, "regist": [4, 5, 7], "relev": 7, "reli": [4, 5], "reliabl": 7, "rem": 4, "remain": 4, "remaind": 4, "remov": 5, "remu": 4, "replac": [1, 2], "repres": 4, "represent": 4, "req_rd_mem": 1, "req_rd_mem_o": 2, "req_wr_mem": 1, "request": [0, 1, 2, 7], "requir": [4, 7], "reset": [0, 1, 2, 4], "resolut": 5, "resolv": [0, 5], "respons": 7, "restor": 4, "restructuredtext": 6, "result": [4, 5, 7], "result_out": 4, "retriev": 5, "return": 7, "right": 4, "risc": [4, 7], "rmm": 4, "rne": 4, "role": 5, "root": 4, "round": 4, "row": 4, "rs1": 4, "rs2": 4, "rs3": 4, "rst_n": [0, 1, 2, 4], "rtz": 4, "run": 4, "rup": 4, "rv32f": 4, "rv32m": 4, "same": [4, 5], "satp": 7, "satur": 5, "save": 4, "search": 7, "second": 7, "second_level": 7, "secur": 7, "see": 6, "select": [4, 5], "send": [1, 2, 7], "sensit": 5, "sent": 7, "sequenti": 5, "serv": [0, 7], "set": [4, 5], "shift": [4, 5], "shifter": 4, "sign": [4, 7], "signal": [1, 2, 4, 5, 7], "signed_inst": 7, "signific": 4, "significantli": 5, "simpl": 4, "simplif": 4, "simplifi": 4, "sinc": [4, 7], "singal": 7, "singl": [4, 5], "situat": 5, "size": [1, 2, 5, 7], "sll": 4, "slow": 4, "slt": 4, "sltu": 4, "smaller": 4, "so": 5, "soft": 7, "softwar": 7, "solv": 7, "sophist": 7, "sp_adder": 4, "sp_classifi": 4, "sp_compar": 4, "sp_convert": 4, "sp_decod": 4, "sp_divid": 4, "sp_encod": 4, "sp_fsgnj": 4, "sp_fuse": 4, "sp_min_max": 4, "sp_multipli": 4, "sp_sqrt": 4, "space": 7, "span": 4, "special": 7, "specif": [1, 2], "speed": 4, "split": 7, "spread": 5, "squar": 4, "sra": 4, "srl": 4, "srt": 4, "srtdivid": 4, "stabil": 5, "stage": [3, 6], "standard": 4, "start": [0, 4, 7], "state": [5, 7], "statu": 4, "step": 4, "still": 4, "storag": [1, 2], "store": [0, 3, 4, 5], "store_fault": 7, "structur": [4, 5, 7], "sub": 4, "subject": 5, "submodul": 4, "subsequ": 4, "subtract": 4, "sum": 4, "summat": 4, "supervisor": 7, "suppli": 5, "support": 7, "switch": 7, "synergi": 5, "syntax": 6, "tabl": [5, 7], "tag": 5, "tag_i": [1, 2], "take": 4, "taken": 5, "target": [5, 7], "techniqu": 4, "tell": [1, 2], "terget": 7, "term": 4, "than": 4, "thei": 5, "them": [4, 5, 7], "therebi": 4, "therefor": 7, "thi": [0, 1, 2, 4, 5, 7], "three": 7, "through": 7, "thu": 4, "ti": 4, "tier": 7, "time": [0, 1, 2, 4, 7], "togeth": 5, "top": 4, "toward": 4, "track": 5, "trail": 4, "transact": 7, "transfer": 7, "translat": [4, 7], "tree": 4, "turn": 1, "two": [2, 4, 5, 7], "type": [5, 7], "typic": 5, "u_stat": 7, "u_typ": 7, "uf": 4, "unalign": 7, "underflow": 4, "unit": [3, 4], "unrel": 5, "unsign": 4, "until": 4, "up": 4, "updat": [4, 5, 7], "us": [1, 2, 4, 5, 6, 7], "user": 7, "util": 4, "v": [4, 7], "valid": [0, 7], "valu": [0, 4, 5], "variou": 7, "vector": 4, "verif": 7, "vpn_q": 7, "w": 4, "wa": [5, 7], "wai": [1, 2], "wait": [4, 5, 7], "walker": 7, "wallac": 4, "wallacemultipli": 4, "want": [1, 2, 7], "wb": 7, "we": [1, 2, 4, 5, 7], "wh": 7, "when": [0, 1, 2, 5, 7], "whenev": 5, "where": [4, 5], "whether": [1, 2, 5], "which": [0, 1, 2, 5, 7], "while": 5, "wide": 5, "width": [0, 1, 2, 4, 7], "within": 4, "without": [4, 5], "word": [1, 2, 7], "word_ofs_i": 1, "work": [0, 1, 2, 7], "wr_mem_end_o": 1, "write": [0, 1, 2, 7], "writeback_i": 1, "writen": 7, "wu": 4, "x": 4, "xor": [4, 5], "xore": 5, "yield": 5, "your": 6, "zero": [0, 2, 4, 7]}, "titles": ["MIG &amp; Cache Interface", "Dcache", "Icache", "RISCV32 Core Design", "Execute Stage", "Instruction Fetch Stage", "RISCV32 Core Documentation", "Memory Stage"], "titleterms": {"1": [0, 1, 2, 4], "2": [0, 1, 2, 4], "3": 4, "4": 4, "754": 4, "address": 7, "alu": 4, "arbit": [1, 2], "architectur": [4, 7], "branch": 5, "breakdown": [4, 5], "cach": 0, "calcul": 7, "complianc": 4, "content": [3, 6], "core": [3, 6], "cpu": [1, 2], "data": [4, 7], "dcach": [0, 1], "descript": [0, 1, 2], "design": [3, 4, 5], "detail": [4, 7], "div": 4, "divid": 4, "document": 6, "except": 7, "execut": 4, "featur": 4, "fetch": 5, "fpu": 4, "function": [4, 5], "handl": 7, "i": [0, 1, 2, 4], "icach": [0, 2], "ieee": 4, "implement": 7, "input": 4, "instruct": 5, "interfac": 0, "load": 7, "lsu": 7, "manag": 7, "memori": 7, "mig": 0, "misalign": 7, "mmu": 7, "modul": 4, "mul": 4, "multipli": 4, "o": [0, 1, 2, 4], "oper": 4, "output": 4, "paramet": 7, "port": [0, 1, 2, 4], "predictor": 5, "procress": 7, "ptw": 7, "queue": 7, "rational": [4, 5], "riscv32": [3, 6], "specif": 4, "stage": [4, 5, 7], "store": 7, "support": 4, "sv32": 7, "system": [0, 1, 2], "tlb": 7, "type": 4, "unit": 7, "valu": 7, "virtual": 7, "writeback": 7}})