Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,64
design__inferred_latch__count,0
design__instance__count,33046
design__instance__area,203674
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,22
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1312
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.002066659042611718
power__switching__total,0.0020598317496478558
power__leakage__total,2.0345750328942813E-7
power__total,0.004126694519072771
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.49677885433640356
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4773764851870154
timing__hold__ws__corner:nom_tt_025C_1v80,0.3056334161152651
timing__setup__ws__corner:nom_tt_025C_1v80,57.17324731029036
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.305633
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,89.822441
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,805
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1312
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6830078917985491
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.65220808377832
timing__hold__ws__corner:nom_ss_100C_1v60,0.8318781454700845
timing__setup__ws__corner:nom_ss_100C_1v60,54.027056357919925
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.831878
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,80.792534
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1312
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4189246568217267
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.40427642933169344
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10786072340580018
timing__setup__ws__corner:nom_ff_n40C_1v95,58.20960944684357
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107861
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.468040
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,991
design__max_fanout_violation__count,1312
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.4120342794691224
clock__skew__worst_setup,0.3990113075108033
timing__hold__ws,0.10655066019969138
timing__setup__ws,53.950722749658354
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106551
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,80.190750
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 600.0
design__core__bbox,5.52 10.88 544.18 587.52
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,330000
design__core__area,310613
design__instance__count__stdcell,33046
design__instance__area__stdcell,203674
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.655717
design__instance__utilization__stdcell,0.655717
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,26473880
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,604545
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1183
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,15412
route__net__special,2
route__drc_errors__iter:1,19086
route__wirelength__iter:1,760547
route__drc_errors__iter:2,7763
route__wirelength__iter:2,754088
route__drc_errors__iter:3,7394
route__wirelength__iter:3,751146
route__drc_errors__iter:4,620
route__wirelength__iter:4,749406
route__drc_errors__iter:5,32
route__wirelength__iter:5,749358
route__drc_errors__iter:6,3
route__wirelength__iter:6,749367
route__drc_errors__iter:7,0
route__wirelength__iter:7,749367
route__drc_errors,0
route__wirelength,749367
route__vias,153575
route__vias__singlecut,153575
route__vias__multicut,0
design__disconnected_pin__count,163
design__critical_disconnected_pin__count,0
route__wirelength__max,954.61
timing__unannotated_net__count__corner:nom_tt_025C_1v80,575
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,575
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,575
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,6
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1312
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.490073440144933
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.47228400305133705
timing__hold__ws__corner:min_tt_025C_1v80,0.3041444959748308
timing__setup__ws__corner:min_tt_025C_1v80,57.20204560818519
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.304145
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,90.165497
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,575
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,588
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1312
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6686370535390636
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6402593081378573
timing__hold__ws__corner:min_ss_100C_1v60,0.8290870447072392
timing__setup__ws__corner:min_ss_100C_1v60,54.07815148749351
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.829087
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,81.429070
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,575
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1312
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4120342794691224
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3990113075108033
timing__hold__ws__corner:min_ff_n40C_1v95,0.10655066019969138
timing__setup__ws__corner:min_ff_n40C_1v95,58.227422753732874
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106551
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.688889
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,575
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,70
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1312
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5064018236968008
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.482406350742334
timing__hold__ws__corner:max_tt_025C_1v80,0.3069942165150343
timing__setup__ws__corner:max_tt_025C_1v80,57.13514800772138
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.306994
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.488586
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,575
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,991
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1312
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6975651365091412
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6590199683608633
timing__hold__ws__corner:max_ss_100C_1v60,0.8343554971972974
timing__setup__ws__corner:max_ss_100C_1v60,53.950722749658354
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.834355
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,80.190750
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,575
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1312
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4302129607661605
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.41102597488964104
timing__hold__ws__corner:max_ff_n40C_1v95,0.10897649757710472
timing__setup__ws__corner:max_ff_n40C_1v95,58.18474045038863
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.108976
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.253319
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,575
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,575
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79971
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000285583
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000366481
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000025254
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000366481
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000252999999999999983257316371609846328283310867846012115478515625
ir__drop__worst,0.00028600000000000001289246487345963032566942274570465087890625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
