# Marco：应用于硬件设计的可配置图结构任务求解与多AI智能体框架

发布时间：2025年02月25日

`LLM应用` `芯片设计`

> Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design

# 摘要

> 硬件设计因其复杂性和技术的不断进步而面临诸多挑战。这些挑战导致在综合、验证、物理设计和可靠性循环过程中，优化性能、功耗、面积和成本（PPAC）的周转时间（TAT）更长。大型语言模型（LLMs）凭借其大规模理解和生成自然语言的能力，为众多领域带来了潜在应用和好处。成功的基于LLM的硬件设计代理可以大幅减少TAT，从而加快产品周期，降低成本，提高设计可靠性并减少昂贵错误的风险。本研究提出了一种统一框架Marco，通过利用自然语言和推理能力以及协作工具包，将可配置的图基任务解决与多模态和多AI代理相结合，用于芯片设计。最后，我们通过在布局优化、Verilog/设计规则检查（DRC）编码和时序分析任务中利用Marco框架，展示了LLM代理在性能、生产力和效率方面的巨大潜力。

> Hardware design presents numerous challenges stemming from its complexity and advancing technologies. These challenges result in longer turn-around-time (TAT) for optimizing performance, power, area, and cost (PPAC) during synthesis, verification, physical design, and reliability loops. Large Language Models (LLMs) have shown remarkable capacity to comprehend and generate natural language at a massive scale, leading to many potential applications and benefits across various domains. Successful LLM-based agents for hardware design can drastically reduce TAT, leading to faster product cycles, lower costs, improved design reliability and reduced risk of costly errors. In this work, we propose a unified framework, Marco, that integrates configurable graph-based task solving with multi-modality and multi-AI agents for chip design by leveraging the natural language and reasoning abilities with collaborative toolkits. Lastly, we demonstrate promising performance, productivity, and efficiency of LLM agents by leveraging the Marco framework on layout optimization, Verilog/design rule checker (DRC) coding, and timing analysis tasks.

[Arxiv](https://arxiv.org/abs/2504.01962)