Library IEEE;
use IEEE.STD_LOGIC_1164.all;

library STD;
use std.textio.all;

entity puftop is port (
  clock:     in std_logic;
  pufinput:  in std_logic_vector (3 downto 0);
  pufout90: out std_logic_vector (3 downto 0)
  );
  end puftop;
  
 architecture structural of puftop is
    component PUF port (
	    CLK: in std_logic;
       out1: out std_logic ;
		 shift_in : in std_logic );
	
      end component;
	signal	 pufinput1:  std_logic_vector (3 downto 0);

begin
	 --pufinput <=pufinput1;

   PUFREPLICATE: for k in 3 downto 0 generate 

	PUFCIRCUIT: PUF port map (clock, pufout90(k), pufinput(k) );
	end generate PUFREPLICATE ;
	
	 
	end structural;
