<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.7.1.502
Fri Oct 14 16:46:42 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     TriggerTDC
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'MCLK_c' 200.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "MCLK_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'clk[4]' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[4]" 50.000000 MHz ;
            10 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 5.802ns (weighted slack = -23.208ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3532">Tdc/fb47/TimeLtch[28]</A>  (from <A href="#@net:DIn1[47]">DIn1[47]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3502">Tdc/fb47/TimeLtch50[3]</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               1.285ns  (18.9% logic, 81.1% route), 1 logic levels.

 Constraint Details:

      1.285ns physical path delay Tdc/fb47/SLICE_3532 to Tdc/fb47/SLICE_3502 exceeds
      6.233ns delay constraint less
     11.849ns skew and
     -1.233ns feedback compensation and
      0.134ns M_SET requirement (totaling -4.517ns) by 5.802ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.243,R59C86A.CLK,R59C86A.Q0,Tdc/fb47/SLICE_3532:ROUTE, 1.042,R59C86A.Q0,R63C90B.M0,Tdc/fb47/TimeLtch[28]">Data path</A> Tdc/fb47/SLICE_3532 to Tdc/fb47/SLICE_3502:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R59C86A.CLK to     R59C86A.Q0 <A href="#@comp:Tdc/fb47/SLICE_3532">Tdc/fb47/SLICE_3532</A> (from <A href="#@net:DIn1[47]">DIn1[47]</A>)
ROUTE         1     1.042<A href="#@net:Tdc/fb47/TimeLtch[28]:R59C86A.Q0:R63C90B.M0:1.042">     R59C86A.Q0 to R63C90B.M0    </A> <A href="#@net:Tdc/fb47/TimeLtch[28]">Tdc/fb47/TimeLtch[28]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    1.285   (18.9% logic, 81.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.115,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.251,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 7.157,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.147,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 1.815,R63C2A.F0,R59C86A.CLK,DIn1[47]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3532:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:1.115"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.251   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     7.157<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:7.157">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.147      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     1.815<A href="#@net:DIn1[47]:R63C2A.F0:R59C86A.CLK:1.815">      R63C2A.F0 to R59C86A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                   12.919   (6.4% logic, 93.6% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.103,PLL_R79C5.CLKOP,R63C90B.CLK,clk[4]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3502:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.103<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R63C90B.CLK:1.103"> PLL_R79C5.CLKOP to R63C90B.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 5.794ns (weighted slack = -23.176ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3532">Tdc/fb47/TimeLtch[29]</A>  (from <A href="#@net:DIn1[47]">DIn1[47]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3502">Tdc/fb47/TimeLtch50[4]</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               1.277ns  (19.0% logic, 81.0% route), 1 logic levels.

 Constraint Details:

      1.277ns physical path delay Tdc/fb47/SLICE_3532 to Tdc/fb47/SLICE_3502 exceeds
      6.233ns delay constraint less
     11.849ns skew and
     -1.233ns feedback compensation and
      0.134ns M_SET requirement (totaling -4.517ns) by 5.794ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.243,R59C86A.CLK,R59C86A.Q1,Tdc/fb47/SLICE_3532:ROUTE, 1.034,R59C86A.Q1,R63C90B.M1,Tdc/fb47/TimeLtch[29]">Data path</A> Tdc/fb47/SLICE_3532 to Tdc/fb47/SLICE_3502:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R59C86A.CLK to     R59C86A.Q1 <A href="#@comp:Tdc/fb47/SLICE_3532">Tdc/fb47/SLICE_3532</A> (from <A href="#@net:DIn1[47]">DIn1[47]</A>)
ROUTE         1     1.034<A href="#@net:Tdc/fb47/TimeLtch[29]:R59C86A.Q1:R63C90B.M1:1.034">     R59C86A.Q1 to R63C90B.M1    </A> <A href="#@net:Tdc/fb47/TimeLtch[29]">Tdc/fb47/TimeLtch[29]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    1.277   (19.0% logic, 81.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.115,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.251,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 7.157,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.147,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 1.815,R63C2A.F0,R59C86A.CLK,DIn1[47]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3532:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:1.115"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.251   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     7.157<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:7.157">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.147      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     1.815<A href="#@net:DIn1[47]:R63C2A.F0:R59C86A.CLK:1.815">      R63C2A.F0 to R59C86A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                   12.919   (6.4% logic, 93.6% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.103,PLL_R79C5.CLKOP,R63C90B.CLK,clk[4]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3502:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.103<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R63C90B.CLK:1.103"> PLL_R79C5.CLKOP to R63C90B.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 5.753ns (weighted slack = -23.012ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3569">Tdc/fb47/vd2a</A>  (from <A href="#@net:DIn1[47]">DIn1[47]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3567">Tdc/fb47/vd2</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               1.236ns  (19.7% logic, 80.3% route), 1 logic levels.

 Constraint Details:

      1.236ns physical path delay Tdc/fb47/SLICE_3569 to Tdc/fb47/SLICE_3567 exceeds
      6.233ns delay constraint less
     11.849ns skew and
     -1.233ns feedback compensation and
      0.134ns M_SET requirement (totaling -4.517ns) by 5.753ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.243,R53C98C.CLK,R53C98C.Q0,Tdc/fb47/SLICE_3569:ROUTE, 0.993,R53C98C.Q0,R53C98B.M1,Tdc/fb47/vd2a">Data path</A> Tdc/fb47/SLICE_3569 to Tdc/fb47/SLICE_3567:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R53C98C.CLK to     R53C98C.Q0 <A href="#@comp:Tdc/fb47/SLICE_3569">Tdc/fb47/SLICE_3569</A> (from <A href="#@net:DIn1[47]">DIn1[47]</A>)
ROUTE         2     0.993<A href="#@net:Tdc/fb47/vd2a:R53C98C.Q0:R53C98B.M1:0.993">     R53C98C.Q0 to R53C98B.M1    </A> <A href="#@net:Tdc/fb47/vd2a">Tdc/fb47/vd2a</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    1.236   (19.7% logic, 80.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.115,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.251,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 7.157,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.147,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 1.815,R63C2A.F0,R53C98C.CLK,DIn1[47]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:1.115"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.251   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     7.157<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:7.157">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.147      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     1.815<A href="#@net:DIn1[47]:R63C2A.F0:R53C98C.CLK:1.815">      R63C2A.F0 to R53C98C.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                   12.919   (6.4% logic, 93.6% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.103,PLL_R79C5.CLKOP,R53C98B.CLK,clk[4]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3567:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.103<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R53C98B.CLK:1.103"> PLL_R79C5.CLKOP to R53C98B.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 5.665ns (weighted slack = -22.660ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3520">Tdc/fb47/TimeLtch[5]</A>  (from <A href="#@net:DIn1[47]">DIn1[47]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3506">Tdc/fb47/TimeLtch50[12]</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               1.148ns  (21.2% logic, 78.8% route), 1 logic levels.

 Constraint Details:

      1.148ns physical path delay Tdc/fb47/SLICE_3520 to Tdc/fb47/SLICE_3506 exceeds
      6.233ns delay constraint less
     11.849ns skew and
     -1.233ns feedback compensation and
      0.134ns M_SET requirement (totaling -4.517ns) by 5.665ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.243,R57C81A.CLK,R57C81A.Q1,Tdc/fb47/SLICE_3520:ROUTE, 0.905,R57C81A.Q1,R57C92A.M1,Tdc/fb47/TimeLtch[5]">Data path</A> Tdc/fb47/SLICE_3520 to Tdc/fb47/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R57C81A.CLK to     R57C81A.Q1 <A href="#@comp:Tdc/fb47/SLICE_3520">Tdc/fb47/SLICE_3520</A> (from <A href="#@net:DIn1[47]">DIn1[47]</A>)
ROUTE         1     0.905<A href="#@net:Tdc/fb47/TimeLtch[5]:R57C81A.Q1:R57C92A.M1:0.905">     R57C81A.Q1 to R57C92A.M1    </A> <A href="#@net:Tdc/fb47/TimeLtch[5]">Tdc/fb47/TimeLtch[5]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    1.148   (21.2% logic, 78.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.115,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.251,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 7.157,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.147,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 1.815,R63C2A.F0,R57C81A.CLK,DIn1[47]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3520:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:1.115"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.251   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     7.157<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:7.157">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.147      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     1.815<A href="#@net:DIn1[47]:R63C2A.F0:R57C81A.CLK:1.815">      R63C2A.F0 to R57C81A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                   12.919   (6.4% logic, 93.6% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.103,PLL_R79C5.CLKOP,R57C92A.CLK,clk[4]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.103<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R57C92A.CLK:1.103"> PLL_R79C5.CLKOP to R57C92A.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 5.665ns (weighted slack = -22.660ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3520">Tdc/fb47/TimeLtch[4]</A>  (from <A href="#@net:DIn1[47]">DIn1[47]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3506">Tdc/fb47/TimeLtch50[11]</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               1.148ns  (21.2% logic, 78.8% route), 1 logic levels.

 Constraint Details:

      1.148ns physical path delay Tdc/fb47/SLICE_3520 to Tdc/fb47/SLICE_3506 exceeds
      6.233ns delay constraint less
     11.849ns skew and
     -1.233ns feedback compensation and
      0.134ns M_SET requirement (totaling -4.517ns) by 5.665ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.243,R57C81A.CLK,R57C81A.Q0,Tdc/fb47/SLICE_3520:ROUTE, 0.905,R57C81A.Q0,R57C92A.M0,Tdc/fb47/TimeLtch[4]">Data path</A> Tdc/fb47/SLICE_3520 to Tdc/fb47/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R57C81A.CLK to     R57C81A.Q0 <A href="#@comp:Tdc/fb47/SLICE_3520">Tdc/fb47/SLICE_3520</A> (from <A href="#@net:DIn1[47]">DIn1[47]</A>)
ROUTE         1     0.905<A href="#@net:Tdc/fb47/TimeLtch[4]:R57C81A.Q0:R57C92A.M0:0.905">     R57C81A.Q0 to R57C92A.M0    </A> <A href="#@net:Tdc/fb47/TimeLtch[4]">Tdc/fb47/TimeLtch[4]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    1.148   (21.2% logic, 78.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.115,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.251,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 7.157,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.147,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 1.815,R63C2A.F0,R57C81A.CLK,DIn1[47]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3520:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:1.115"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.251   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     7.157<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:7.157">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.147      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     1.815<A href="#@net:DIn1[47]:R63C2A.F0:R57C81A.CLK:1.815">      R63C2A.F0 to R57C81A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                   12.919   (6.4% logic, 93.6% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.103,PLL_R79C5.CLKOP,R57C92A.CLK,clk[4]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.103<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R57C92A.CLK:1.103"> PLL_R79C5.CLKOP to R57C92A.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 5.458ns (weighted slack = -21.832ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3519">Tdc/fb47/TimeLtch[3]</A>  (from <A href="#@net:DIn1[47]">DIn1[47]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3505">Tdc/fb47/TimeLtch50[10]</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.941ns  (25.8% logic, 74.2% route), 1 logic levels.

 Constraint Details:

      0.941ns physical path delay Tdc/fb47/SLICE_3519 to Tdc/fb47/SLICE_3505 exceeds
      6.233ns delay constraint less
     11.849ns skew and
     -1.233ns feedback compensation and
      0.134ns M_SET requirement (totaling -4.517ns) by 5.458ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.243,R57C85B.CLK,R57C85B.Q1,Tdc/fb47/SLICE_3519:ROUTE, 0.698,R57C85B.Q1,R57C92C.M1,Tdc/fb47/TimeLtch[3]">Data path</A> Tdc/fb47/SLICE_3519 to Tdc/fb47/SLICE_3505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R57C85B.CLK to     R57C85B.Q1 <A href="#@comp:Tdc/fb47/SLICE_3519">Tdc/fb47/SLICE_3519</A> (from <A href="#@net:DIn1[47]">DIn1[47]</A>)
ROUTE         1     0.698<A href="#@net:Tdc/fb47/TimeLtch[3]:R57C85B.Q1:R57C92C.M1:0.698">     R57C85B.Q1 to R57C92C.M1    </A> <A href="#@net:Tdc/fb47/TimeLtch[3]">Tdc/fb47/TimeLtch[3]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.941   (25.8% logic, 74.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.115,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.251,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 7.157,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.147,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 1.815,R63C2A.F0,R57C85B.CLK,DIn1[47]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:1.115"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.251   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     7.157<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:7.157">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.147      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     1.815<A href="#@net:DIn1[47]:R63C2A.F0:R57C85B.CLK:1.815">      R63C2A.F0 to R57C85B.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                   12.919   (6.4% logic, 93.6% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.103,PLL_R79C5.CLKOP,R57C92C.CLK,clk[4]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3505:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.103<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R57C92C.CLK:1.103"> PLL_R79C5.CLKOP to R57C92C.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 5.458ns (weighted slack = -21.832ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3519">Tdc/fb47/TimeLtch[2]</A>  (from <A href="#@net:DIn1[47]">DIn1[47]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3505">Tdc/fb47/TimeLtch50[9]</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.941ns  (25.8% logic, 74.2% route), 1 logic levels.

 Constraint Details:

      0.941ns physical path delay Tdc/fb47/SLICE_3519 to Tdc/fb47/SLICE_3505 exceeds
      6.233ns delay constraint less
     11.849ns skew and
     -1.233ns feedback compensation and
      0.134ns M_SET requirement (totaling -4.517ns) by 5.458ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.243,R57C85B.CLK,R57C85B.Q0,Tdc/fb47/SLICE_3519:ROUTE, 0.698,R57C85B.Q0,R57C92C.M0,Tdc/fb47/TimeLtch[2]">Data path</A> Tdc/fb47/SLICE_3519 to Tdc/fb47/SLICE_3505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R57C85B.CLK to     R57C85B.Q0 <A href="#@comp:Tdc/fb47/SLICE_3519">Tdc/fb47/SLICE_3519</A> (from <A href="#@net:DIn1[47]">DIn1[47]</A>)
ROUTE         1     0.698<A href="#@net:Tdc/fb47/TimeLtch[2]:R57C85B.Q0:R57C92C.M0:0.698">     R57C85B.Q0 to R57C92C.M0    </A> <A href="#@net:Tdc/fb47/TimeLtch[2]">Tdc/fb47/TimeLtch[2]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.941   (25.8% logic, 74.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.115,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.251,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 7.157,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.147,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 1.815,R63C2A.F0,R57C85B.CLK,DIn1[47]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:1.115"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.251   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     7.157<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:7.157">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.147      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     1.815<A href="#@net:DIn1[47]:R63C2A.F0:R57C85B.CLK:1.815">      R63C2A.F0 to R57C85B.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                   12.919   (6.4% logic, 93.6% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.103,PLL_R79C5.CLKOP,R57C92C.CLK,clk[4]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3505:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.103<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R57C92C.CLK:1.103"> PLL_R79C5.CLKOP to R57C92C.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 5.458ns (weighted slack = -21.832ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3518">Tdc/fb47/TimeLtch[0]</A>  (from <A href="#@net:DIn1[47]">DIn1[47]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3504">Tdc/fb47/TimeLtch50[7]</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.941ns  (25.8% logic, 74.2% route), 1 logic levels.

 Constraint Details:

      0.941ns physical path delay Tdc/fb47/SLICE_3518 to Tdc/fb47/SLICE_3504 exceeds
      6.233ns delay constraint less
     11.849ns skew and
     -1.233ns feedback compensation and
      0.134ns M_SET requirement (totaling -4.517ns) by 5.458ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.243,R57C83A.CLK,R57C83A.Q0,Tdc/fb47/SLICE_3518:ROUTE, 0.698,R57C83A.Q0,R57C91B.M0,Tdc/fb47/TimeLtch[0]">Data path</A> Tdc/fb47/SLICE_3518 to Tdc/fb47/SLICE_3504:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R57C83A.CLK to     R57C83A.Q0 <A href="#@comp:Tdc/fb47/SLICE_3518">Tdc/fb47/SLICE_3518</A> (from <A href="#@net:DIn1[47]">DIn1[47]</A>)
ROUTE         1     0.698<A href="#@net:Tdc/fb47/TimeLtch[0]:R57C83A.Q0:R57C91B.M0:0.698">     R57C83A.Q0 to R57C91B.M0    </A> <A href="#@net:Tdc/fb47/TimeLtch[0]">Tdc/fb47/TimeLtch[0]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.941   (25.8% logic, 74.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.115,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.251,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 7.157,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.147,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 1.815,R63C2A.F0,R57C83A.CLK,DIn1[47]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:1.115"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.251   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     7.157<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:7.157">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.147      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     1.815<A href="#@net:DIn1[47]:R63C2A.F0:R57C83A.CLK:1.815">      R63C2A.F0 to R57C83A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                   12.919   (6.4% logic, 93.6% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.103,PLL_R79C5.CLKOP,R57C91B.CLK,clk[4]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3504:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.103<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R57C91B.CLK:1.103"> PLL_R79C5.CLKOP to R57C91B.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 5.458ns (weighted slack = -21.832ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3518">Tdc/fb47/TimeLtch[1]</A>  (from <A href="#@net:DIn1[47]">DIn1[47]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3504">Tdc/fb47/TimeLtch50[8]</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.941ns  (25.8% logic, 74.2% route), 1 logic levels.

 Constraint Details:

      0.941ns physical path delay Tdc/fb47/SLICE_3518 to Tdc/fb47/SLICE_3504 exceeds
      6.233ns delay constraint less
     11.849ns skew and
     -1.233ns feedback compensation and
      0.134ns M_SET requirement (totaling -4.517ns) by 5.458ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.243,R57C83A.CLK,R57C83A.Q1,Tdc/fb47/SLICE_3518:ROUTE, 0.698,R57C83A.Q1,R57C91B.M1,Tdc/fb47/TimeLtch[1]">Data path</A> Tdc/fb47/SLICE_3518 to Tdc/fb47/SLICE_3504:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R57C83A.CLK to     R57C83A.Q1 <A href="#@comp:Tdc/fb47/SLICE_3518">Tdc/fb47/SLICE_3518</A> (from <A href="#@net:DIn1[47]">DIn1[47]</A>)
ROUTE         1     0.698<A href="#@net:Tdc/fb47/TimeLtch[1]:R57C83A.Q1:R57C91B.M1:0.698">     R57C83A.Q1 to R57C91B.M1    </A> <A href="#@net:Tdc/fb47/TimeLtch[1]">Tdc/fb47/TimeLtch[1]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.941   (25.8% logic, 74.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.115,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.251,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 7.157,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.147,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 1.815,R63C2A.F0,R57C83A.CLK,DIn1[47]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:1.115"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.251   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     7.157<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:7.157">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.147      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     1.815<A href="#@net:DIn1[47]:R63C2A.F0:R57C83A.CLK:1.815">      R63C2A.F0 to R57C83A.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                   12.919   (6.4% logic, 93.6% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.103,PLL_R79C5.CLKOP,R57C91B.CLK,clk[4]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3504:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.103<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R57C91B.CLK:1.103"> PLL_R79C5.CLKOP to R57C91B.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 
<font color=#FF0000> 

Error: The following path exceeds requirements by 5.428ns (weighted slack = -21.712ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3524">Tdc/fb47/TimeLtch[13]</A>  (from <A href="#@net:DIn1[47]">DIn1[47]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3510">Tdc/fb47/TimeLtch50[20]</A>  (to <A href="#@net:clk[4]">clk[4]</A> +)

   Delay:               0.911ns  (26.7% logic, 73.3% route), 1 logic levels.

 Constraint Details:

      0.911ns physical path delay Tdc/fb47/SLICE_3524 to Tdc/fb47/SLICE_3510 exceeds
      6.233ns delay constraint less
     11.849ns skew and
     -1.233ns feedback compensation and
      0.134ns M_SET requirement (totaling -4.517ns) by 5.428ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:REG_DEL, 0.243,R59C80B.CLK,R59C80B.Q1,Tdc/fb47/SLICE_3524:ROUTE, 0.668,R59C80B.Q1,R59C83C.M1,Tdc/fb47/TimeLtch[13]">Data path</A> Tdc/fb47/SLICE_3524 to Tdc/fb47/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R59C80B.CLK to     R59C80B.Q1 <A href="#@comp:Tdc/fb47/SLICE_3524">Tdc/fb47/SLICE_3524</A> (from <A href="#@net:DIn1[47]">DIn1[47]</A>)
ROUTE         1     0.668<A href="#@net:Tdc/fb47/TimeLtch[13]:R59C80B.Q1:R59C83C.M1:0.668">     R59C80B.Q1 to R59C83C.M1    </A> <A href="#@net:Tdc/fb47/TimeLtch[13]">Tdc/fb47/TimeLtch[13]</A> (to <A href="#@net:clk[4]">clk[4]</A>)
                  --------
                    0.911   (26.7% logic, 73.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.115,PLL_R43C5.CLKOP,R63C181A.CLK,clk[0]:REG_DEL, 0.251,R63C181A.CLK,R63C181A.Q1,DataInReg/SLICE_411:ROUTE, 7.157,R63C181A.Q1,R63C2A.A0,DataInReg/rst[47]:CTOF_DEL, 0.147,R63C2A.A0,R63C2A.F0,DataInReg/SLICE_387:ROUTE, 1.815,R63C2A.F0,R59C80B.CLK,DIn1[47]">Source Clock Path</A> MCLK to Tdc/fb47/SLICE_3524:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R63C181A.CLK:1.115"> PLL_R43C5.CLKOP to R63C181A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
REG_DEL     ---     0.251   R63C181A.CLK to    R63C181A.Q1 <A href="#@comp:DataInReg/SLICE_411">DataInReg/SLICE_411</A>
ROUTE         2     7.157<A href="#@net:DataInReg/rst[47]:R63C181A.Q1:R63C2A.A0:7.157">    R63C181A.Q1 to R63C2A.A0     </A> <A href="#@net:DataInReg/rst[47]">DataInReg/rst[47]</A>
CTOF_DEL    ---     0.147      R63C2A.A0 to      R63C2A.F0 <A href="#@comp:DataInReg/SLICE_387">DataInReg/SLICE_387</A>
ROUTE        18     1.815<A href="#@net:DIn1[47]:R63C2A.F0:R59C80B.CLK:1.815">      R63C2A.F0 to R59C80B.CLK   </A> <A href="#@net:DIn1[47]">DIn1[47]</A>
                  --------
                   12.919   (6.4% logic, 93.6% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[4]' 50.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.103,PLL_R79C5.CLKOP,R59C83C.CLK,clk[4]">Destination Clock Path</A> MCLK to Tdc/fb47/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.103<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R59C83C.CLK:1.103"> PLL_R79C5.CLKOP to R59C83C.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

Warning:  23.144MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'clk[2]' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[2]" 400.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.500ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            <A href="#@comp:Tdc/fb0/SLICE_415">Tdc/fb0/SLICE_415</A>

   Delay:               2.000ns -- based on Minimum Pulse Width
<font color=#000000> 

Passed: The following path meets requirements by 0.640ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb37/SLICE_2745">Tdc/fb37/c[14]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb37/SLICE_2753">Tdc/fb37/c[18]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               1.726ns  (14.1% logic, 85.9% route), 1 logic levels.

 Constraint Details:

      1.726ns physical path delay Tdc/fb37/SLICE_2745 to Tdc/fb37/SLICE_2753 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.640ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.243,R68C95B.CLK,R68C95B.Q0,Tdc/fb37/SLICE_2745:ROUTE, 1.483,R68C95B.Q0,R68C90B.M1,Tdc/fb37/c[14]">Data path</A> Tdc/fb37/SLICE_2745 to Tdc/fb37/SLICE_2753:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R68C95B.CLK to     R68C95B.Q0 <A href="#@comp:Tdc/fb37/SLICE_2745">Tdc/fb37/SLICE_2745</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     1.483<A href="#@net:Tdc/fb37/c[14]:R68C95B.Q0:R68C90B.M1:1.483">     R68C95B.Q0 to R68C90B.M1    </A> <A href="#@net:Tdc/fb37/c[14]">Tdc/fb37/c[14]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    1.726   (14.1% logic, 85.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.152,PLL_R97C5.CLKOS,R68C95B.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb37/SLICE_2745:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.152<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R68C95B.CLK:1.152"> PLL_R97C5.CLKOS to R68C95B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.152   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.152,PLL_R97C5.CLKOS,R68C90B.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb37/SLICE_2753:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.152<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R68C90B.CLK:1.152"> PLL_R97C5.CLKOS to R68C90B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.152   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.740ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb45/SLICE_3355">Tdc/fb45/CIn[4]</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb45/SLICE_3351">Tdc/fb45/CIn[0]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               1.626ns  (14.9% logic, 85.1% route), 1 logic levels.

 Constraint Details:

      1.626ns physical path delay Tdc/fb45/SLICE_3355 to Tdc/fb45/SLICE_3351 meets
     -1.202ns delay constraint less
     -7.404ns skew and
      3.702ns feedback compensation and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.740ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.243,R49C89B.CLK,R49C89B.Q0,Tdc/fb45/SLICE_3355:ROUTE, 1.383,R49C89B.Q0,R49C89A.M0,Tdc/fb45/CIn[4]">Data path</A> Tdc/fb45/SLICE_3355 to Tdc/fb45/SLICE_3351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R49C89B.CLK to     R49C89B.Q0 <A href="#@comp:Tdc/fb45/SLICE_3355">Tdc/fb45/SLICE_3355</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         2     1.383<A href="#@net:Tdc/fb45/CIn[4]:R49C89B.Q0:R49C89A.M0:1.383">     R49C89B.Q0 to R49C89A.M0    </A> <A href="#@net:Tdc/fb45/CIn[4]">Tdc/fb45/CIn[4]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    1.626   (14.9% logic, 85.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.107,PLL_R79C5.CLKOP,R49C89B.CLK,clk[4]">Source Clock Path</A> MCLK to Tdc/fb45/SLICE_3355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.107<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R49C89B.CLK:1.107"> PLL_R79C5.CLKOP to R49C89B.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.307   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.229,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 1.190,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 1.156,PLL_R97C5.CLKOS,R49C89A.CLK,clk[2]">Destination Clock Path</A> MCLK to Tdc/fb45/SLICE_3351:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.229<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:1.229"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     1.190<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:1.190"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     1.156<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R49C89A.CLK:1.156"> PLL_R97C5.CLKOS to R49C89A.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    6.009   (7.0% logic, 93.0% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     1.186<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:1.186"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    1.186   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     1.283<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:1.283"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.740ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb27/SLICE_1958">Tdc/fb27/c[26]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb27/SLICE_1958">Tdc/fb27/c[30]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               1.626ns  (14.9% logic, 85.1% route), 1 logic levels.

 Constraint Details:

      1.626ns physical path delay Tdc/fb27/SLICE_1958 to Tdc/fb27/SLICE_1958 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.740ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.243,R94C61B.CLK,R94C61B.Q1,Tdc/fb27/SLICE_1958:ROUTE, 1.383,R94C61B.Q1,R94C61B.M0,Tdc/fb27/c[26]">Data path</A> Tdc/fb27/SLICE_1958 to Tdc/fb27/SLICE_1958:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R94C61B.CLK to     R94C61B.Q1 <A href="#@comp:Tdc/fb27/SLICE_1958">Tdc/fb27/SLICE_1958</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     1.383<A href="#@net:Tdc/fb27/c[26]:R94C61B.Q1:R94C61B.M0:1.383">     R94C61B.Q1 to R94C61B.M0    </A> <A href="#@net:Tdc/fb27/c[26]">Tdc/fb27/c[26]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    1.626   (14.9% logic, 85.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.169,PLL_R97C5.CLKOS,R94C61B.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb27/SLICE_1958:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.169<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R94C61B.CLK:1.169"> PLL_R97C5.CLKOS to R94C61B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.169,PLL_R97C5.CLKOS,R94C61B.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb27/SLICE_1958:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.169<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R94C61B.CLK:1.169"> PLL_R97C5.CLKOS to R94C61B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.754ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb44/SLICE_3280">Tdc/fb44/CIn[2]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb44/SLICE_3321">Tdc/fb44/c[2]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               1.608ns  (15.1% logic, 84.9% route), 1 logic levels.

 Constraint Details:

      1.608ns physical path delay Tdc/fb44/SLICE_3280 to Tdc/fb44/SLICE_3321 meets
      0.031ns delay constraint less
     -4.934ns skew and
      2.469ns feedback compensation and
      0.134ns M_SET requirement (totaling 2.362ns) by 0.754ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.243,R71C98B.CLK,R71C98B.Q0,Tdc/fb44/SLICE_3280:ROUTE, 1.365,R71C98B.Q0,R64C96C.M1,Tdc/fb44/CIn[2]">Data path</A> Tdc/fb44/SLICE_3280 to Tdc/fb44/SLICE_3321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R71C98B.CLK to     R71C98B.Q0 <A href="#@comp:Tdc/fb44/SLICE_3280">Tdc/fb44/SLICE_3280</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     1.365<A href="#@net:Tdc/fb44/CIn[2]:R71C98B.Q0:R64C96C.M1:1.365">     R71C98B.Q0 to R64C96C.M1    </A> <A href="#@net:Tdc/fb44/CIn[2]">Tdc/fb44/CIn[2]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    1.608   (15.1% logic, 84.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.106,PLL_R43C5.CLKOP,R71C98B.CLK,clk[0]">Source Clock Path</A> MCLK to Tdc/fb44/SLICE_3280:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.106<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R71C98B.CLK:1.106"> PLL_R43C5.CLKOP to R71C98B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    3.540   (11.9% logic, 88.1% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.229,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 1.190,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 1.152,PLL_R97C5.CLKOS,R64C96C.CLK,clk[2]">Destination Clock Path</A> MCLK to Tdc/fb44/SLICE_3321:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.229<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:1.229"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     1.190<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:1.190"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     1.152<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R64C96C.CLK:1.152"> PLL_R97C5.CLKOS to R64C96C.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    6.005   (7.0% logic, 93.0% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     1.186<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:1.186"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    1.186   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     1.283<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:1.283"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.755ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb1/SLICE_555">Tdc/fb1/c[14]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb1/SLICE_563">Tdc/fb1/c[18]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               1.607ns  (15.1% logic, 84.9% route), 1 logic levels.

 Constraint Details:

      1.607ns physical path delay Tdc/fb1/SLICE_555 to Tdc/fb1/SLICE_563 meets
      2.500ns delay constraint less
      0.004ns skew and
      0.134ns M_SET requirement (totaling 2.362ns) by 0.755ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.243,R48C45A.CLK,R48C45A.Q0,Tdc/fb1/SLICE_555:ROUTE, 1.364,R48C45A.Q0,R54C45A.M1,Tdc/fb1/c[14]">Data path</A> Tdc/fb1/SLICE_555 to Tdc/fb1/SLICE_563:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R48C45A.CLK to     R48C45A.Q0 <A href="#@comp:Tdc/fb1/SLICE_555">Tdc/fb1/SLICE_555</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     1.364<A href="#@net:Tdc/fb1/c[14]:R48C45A.Q0:R54C45A.M1:1.364">     R48C45A.Q0 to R54C45A.M1    </A> <A href="#@net:Tdc/fb1/c[14]">Tdc/fb1/c[14]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    1.607   (15.1% logic, 84.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.169,PLL_R97C5.CLKOS,R48C45A.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb1/SLICE_555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.169<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R48C45A.CLK:1.169"> PLL_R97C5.CLKOS to R48C45A.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.165,PLL_R97C5.CLKOS,R54C45A.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb1/SLICE_563:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.165<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R54C45A.CLK:1.165"> PLL_R97C5.CLKOS to R54C45A.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.165   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.825ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb7/SLICE_3718">Tdc/fb7/CIn[2]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb7/SLICE_3759">Tdc/fb7/c[2]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               1.541ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.541ns physical path delay Tdc/fb7/SLICE_3718 to Tdc/fb7/SLICE_3759 meets
      0.031ns delay constraint less
     -4.938ns skew and
      2.469ns feedback compensation and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.825ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.243,R54C52A.CLK,R54C52A.Q0,Tdc/fb7/SLICE_3718:ROUTE, 1.298,R54C52A.Q0,R55C47B.M1,Tdc/fb7/CIn[2]">Data path</A> Tdc/fb7/SLICE_3718 to Tdc/fb7/SLICE_3759:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R54C52A.CLK to     R54C52A.Q0 <A href="#@comp:Tdc/fb7/SLICE_3718">Tdc/fb7/SLICE_3718</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     1.298<A href="#@net:Tdc/fb7/CIn[2]:R54C52A.Q0:R55C47B.M1:1.298">     R54C52A.Q0 to R55C47B.M1    </A> <A href="#@net:Tdc/fb7/CIn[2]">Tdc/fb7/CIn[2]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    1.541   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.115,PLL_R43C5.CLKOP,R54C52A.CLK,clk[0]">Source Clock Path</A> MCLK to Tdc/fb7/SLICE_3718:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R54C52A.CLK:1.115"> PLL_R43C5.CLKOP to R54C52A.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    3.549   (11.9% logic, 88.1% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.229,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 1.190,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 1.165,PLL_R97C5.CLKOS,R55C47B.CLK,clk[2]">Destination Clock Path</A> MCLK to Tdc/fb7/SLICE_3759:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.229<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:1.229"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     1.190<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:1.190"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     1.165<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R55C47B.CLK:1.165"> PLL_R97C5.CLKOS to R55C47B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    6.018   (7.0% logic, 93.0% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     1.186<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:1.186"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    1.186   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     1.283<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:1.283"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.847ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb38/SLICE_2818">Tdc/fb38/c[10]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb38/SLICE_2818">Tdc/fb38/c[14]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               1.519ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      1.519ns physical path delay Tdc/fb38/SLICE_2818 to Tdc/fb38/SLICE_2818 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.847ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.243,R76C90B.CLK,R76C90B.Q1,Tdc/fb38/SLICE_2818:ROUTE, 1.276,R76C90B.Q1,R76C90B.M0,Tdc/fb38/c[10]">Data path</A> Tdc/fb38/SLICE_2818 to Tdc/fb38/SLICE_2818:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R76C90B.CLK to     R76C90B.Q1 <A href="#@comp:Tdc/fb38/SLICE_2818">Tdc/fb38/SLICE_2818</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     1.276<A href="#@net:Tdc/fb38/c[10]:R76C90B.Q1:R76C90B.M0:1.276">     R76C90B.Q1 to R76C90B.M0    </A> <A href="#@net:Tdc/fb38/c[10]">Tdc/fb38/c[10]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    1.519   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.156,PLL_R97C5.CLKOS,R76C90B.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb38/SLICE_2818:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.156<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R76C90B.CLK:1.156"> PLL_R97C5.CLKOS to R76C90B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.156,PLL_R97C5.CLKOS,R76C90B.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb38/SLICE_2818:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.156<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R76C90B.CLK:1.156"> PLL_R97C5.CLKOS to R76C90B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.855ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb18/SLICE_1228">Tdc/fb18/c[26]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb18/SLICE_1228">Tdc/fb18/c[30]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               1.511ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      1.511ns physical path delay Tdc/fb18/SLICE_1228 to Tdc/fb18/SLICE_1228 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.855ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.243,R93C64B.CLK,R93C64B.Q1,Tdc/fb18/SLICE_1228:ROUTE, 1.268,R93C64B.Q1,R93C64B.M0,Tdc/fb18/c[26]">Data path</A> Tdc/fb18/SLICE_1228 to Tdc/fb18/SLICE_1228:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R93C64B.CLK to     R93C64B.Q1 <A href="#@comp:Tdc/fb18/SLICE_1228">Tdc/fb18/SLICE_1228</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     1.268<A href="#@net:Tdc/fb18/c[26]:R93C64B.Q1:R93C64B.M0:1.268">     R93C64B.Q1 to R93C64B.M0    </A> <A href="#@net:Tdc/fb18/c[26]">Tdc/fb18/c[26]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    1.511   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.169,PLL_R97C5.CLKOS,R93C64B.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb18/SLICE_1228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.169<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R93C64B.CLK:1.169"> PLL_R97C5.CLKOS to R93C64B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.169,PLL_R97C5.CLKOS,R93C64B.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb18/SLICE_1228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.169<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R93C64B.CLK:1.169"> PLL_R97C5.CLKOS to R93C64B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.855ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb8/SLICE_3832">Tdc/fb8/c[6]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb8/SLICE_3840">Tdc/fb8/c[10]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               1.511ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      1.511ns physical path delay Tdc/fb8/SLICE_3832 to Tdc/fb8/SLICE_3840 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.855ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.243,R68C33C.CLK,R68C33C.Q0,Tdc/fb8/SLICE_3832:ROUTE, 1.268,R68C33C.Q0,R69C35B.M1,Tdc/fb8/c[6]">Data path</A> Tdc/fb8/SLICE_3832 to Tdc/fb8/SLICE_3840:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R68C33C.CLK to     R68C33C.Q0 <A href="#@comp:Tdc/fb8/SLICE_3832">Tdc/fb8/SLICE_3832</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     1.268<A href="#@net:Tdc/fb8/c[6]:R68C33C.Q0:R69C35B.M1:1.268">     R68C33C.Q0 to R69C35B.M1    </A> <A href="#@net:Tdc/fb8/c[6]">Tdc/fb8/c[6]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    1.511   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.165,PLL_R97C5.CLKOS,R68C33C.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb8/SLICE_3832:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.165<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R68C33C.CLK:1.165"> PLL_R97C5.CLKOS to R68C33C.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.165   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.165,PLL_R97C5.CLKOS,R69C35B.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb8/SLICE_3840:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.165<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R69C35B.CLK:1.165"> PLL_R97C5.CLKOS to R69C35B.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.165   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.855ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb42/SLICE_3183">Tdc/fb42/c[14]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb42/SLICE_3191">Tdc/fb42/c[18]</A>  (to <A href="#@net:clk[2]">clk[2]</A> +)

   Delay:               1.511ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      1.511ns physical path delay Tdc/fb42/SLICE_3183 to Tdc/fb42/SLICE_3191 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.855ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:REG_DEL, 0.243,R69C97C.CLK,R69C97C.Q0,Tdc/fb42/SLICE_3183:ROUTE, 1.268,R69C97C.Q0,R66C102B.M1,Tdc/fb42/c[14]">Data path</A> Tdc/fb42/SLICE_3183 to Tdc/fb42/SLICE_3191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R69C97C.CLK to     R69C97C.Q0 <A href="#@comp:Tdc/fb42/SLICE_3183">Tdc/fb42/SLICE_3183</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     1.268<A href="#@net:Tdc/fb42/c[14]:R69C97C.Q0:R66C102B.M1:1.268">     R69C97C.Q0 to R66C102B.M1   </A> <A href="#@net:Tdc/fb42/c[14]">Tdc/fb42/c[14]</A> (to <A href="#@net:clk[2]">clk[2]</A>)
                  --------
                    1.511   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.152,PLL_R97C5.CLKOS,R69C97C.CLK,clk[2]">Source Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb42/SLICE_3183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.152<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R69C97C.CLK:1.152"> PLL_R97C5.CLKOS to R69C97C.CLK   </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.152   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[2]' 400.000000 MHz ;:ROUTE, 1.152,PLL_R97C5.CLKOS,R66C102B.CLK,clk[2]">Destination Clock Path</A> P2Clk/PLLInst_0 to Tdc/fb42/SLICE_3191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.152<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R66C102B.CLK:1.152"> PLL_R97C5.CLKOS to R66C102B.CLK  </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    1.152   (0.0% logic, 100.0% route), 0 logic levels.

Report:  500.000MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'P3Clk/CLKOP' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "P3Clk/CLKOP" 400.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'clk[3]' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[3]" 400.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.368ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb47/SLICE_3557">Tdc/fb47/c[23]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb47/SLICE_3565">Tdc/fb47/c[27]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               1.998ns  (12.2% logic, 87.8% route), 1 logic levels.

 Constraint Details:

      1.998ns physical path delay Tdc/fb47/SLICE_3557 to Tdc/fb47/SLICE_3565 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.368ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.243,R60C81B.CLK,R60C81B.Q0,Tdc/fb47/SLICE_3557:ROUTE, 1.755,R60C81B.Q0,R66C92C.M1,Tdc/fb47/c[23]">Data path</A> Tdc/fb47/SLICE_3557 to Tdc/fb47/SLICE_3565:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R60C81B.CLK to     R60C81B.Q0 <A href="#@comp:Tdc/fb47/SLICE_3557">Tdc/fb47/SLICE_3557</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     1.755<A href="#@net:Tdc/fb47/c[23]:R60C81B.Q0:R66C92C.M1:1.755">     R60C81B.Q0 to R66C92C.M1    </A> <A href="#@net:Tdc/fb47/c[23]">Tdc/fb47/c[23]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    1.998   (12.2% logic, 87.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.201,PLL_R106C5.CLKOS,R60C81B.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb47/SLICE_3557:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.201<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R60C81B.CLK:1.201"> PLL_R106C5.CLKOS to R60C81B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.201,PLL_R106C5.CLKOS,R66C92C.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb47/SLICE_3565:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.201<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R66C92C.CLK:1.201"> PLL_R106C5.CLKOS to R66C92C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.733ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb12/SLICE_775">Tdc/fb12/c[11]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb12/SLICE_775">Tdc/fb12/c[15]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               1.633ns  (14.9% logic, 85.1% route), 1 logic levels.

 Constraint Details:

      1.633ns physical path delay Tdc/fb12/SLICE_775 to Tdc/fb12/SLICE_775 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.733ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.243,R53C50B.CLK,R53C50B.Q1,Tdc/fb12/SLICE_775:ROUTE, 1.390,R53C50B.Q1,R53C50B.M0,Tdc/fb12/c[11]">Data path</A> Tdc/fb12/SLICE_775 to Tdc/fb12/SLICE_775:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R53C50B.CLK to     R53C50B.Q1 <A href="#@comp:Tdc/fb12/SLICE_775">Tdc/fb12/SLICE_775</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     1.390<A href="#@net:Tdc/fb12/c[11]:R53C50B.Q1:R53C50B.M0:1.390">     R53C50B.Q1 to R53C50B.M0    </A> <A href="#@net:Tdc/fb12/c[11]">Tdc/fb12/c[11]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    1.633   (14.9% logic, 85.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.214,PLL_R106C5.CLKOS,R53C50B.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb12/SLICE_775:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.214<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R53C50B.CLK:1.214"> PLL_R106C5.CLKOS to R53C50B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.214,PLL_R106C5.CLKOS,R53C50B.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb12/SLICE_775:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.214<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R53C50B.CLK:1.214"> PLL_R106C5.CLKOS to R53C50B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.804ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb46/SLICE_3476">Tdc/fb46/c[15]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb46/SLICE_3484">Tdc/fb46/c[19]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               1.566ns  (15.5% logic, 84.5% route), 1 logic levels.

 Constraint Details:

      1.566ns physical path delay Tdc/fb46/SLICE_3476 to Tdc/fb46/SLICE_3484 meets
      2.500ns delay constraint less
     -0.004ns skew and
      0.134ns M_SET requirement (totaling 2.370ns) by 0.804ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.243,R67C85B.CLK,R67C85B.Q0,Tdc/fb46/SLICE_3476:ROUTE, 1.323,R67C85B.Q0,R71C87A.M1,Tdc/fb46/c[15]">Data path</A> Tdc/fb46/SLICE_3476 to Tdc/fb46/SLICE_3484:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C85B.CLK to     R67C85B.Q0 <A href="#@comp:Tdc/fb46/SLICE_3476">Tdc/fb46/SLICE_3476</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     1.323<A href="#@net:Tdc/fb46/c[15]:R67C85B.Q0:R71C87A.M1:1.323">     R67C85B.Q0 to R71C87A.M1    </A> <A href="#@net:Tdc/fb46/c[15]">Tdc/fb46/c[15]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    1.566   (15.5% logic, 84.5% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.201,PLL_R106C5.CLKOS,R67C85B.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb46/SLICE_3476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.201<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R67C85B.CLK:1.201"> PLL_R106C5.CLKOS to R67C85B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.205,PLL_R106C5.CLKOS,R71C87A.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb46/SLICE_3484:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.205<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R71C87A.CLK:1.205"> PLL_R106C5.CLKOS to R71C87A.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.847ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb42/SLICE_3192">Tdc/fb42/c[19]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb42/SLICE_3192">Tdc/fb42/c[23]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               1.519ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      1.519ns physical path delay Tdc/fb42/SLICE_3192 to Tdc/fb42/SLICE_3192 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.847ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.243,R67C102B.CLK,R67C102B.Q1,Tdc/fb42/SLICE_3192:ROUTE, 1.276,R67C102B.Q1,R67C102B.M0,Tdc/fb42/c[19]">Data path</A> Tdc/fb42/SLICE_3192 to Tdc/fb42/SLICE_3192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R67C102B.CLK to    R67C102B.Q1 <A href="#@comp:Tdc/fb42/SLICE_3192">Tdc/fb42/SLICE_3192</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     1.276<A href="#@net:Tdc/fb42/c[19]:R67C102B.Q1:R67C102B.M0:1.276">    R67C102B.Q1 to R67C102B.M0   </A> <A href="#@net:Tdc/fb42/c[19]">Tdc/fb42/c[19]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    1.519   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.201,PLL_R106C5.CLKOS,R67C102B.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb42/SLICE_3192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.201<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R67C102B.CLK:1.201"> PLL_R106C5.CLKOS to R67C102B.CLK  </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.201,PLL_R106C5.CLKOS,R67C102B.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb42/SLICE_3192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.201<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R67C102B.CLK:1.201"> PLL_R106C5.CLKOS to R67C102B.CLK  </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.847ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb32/SLICE_2373">Tdc/fb32/c[3]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb32/SLICE_2373">Tdc/fb32/c[7]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               1.519ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      1.519ns physical path delay Tdc/fb32/SLICE_2373 to Tdc/fb32/SLICE_2373 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.847ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.243,R72C97B.CLK,R72C97B.Q1,Tdc/fb32/SLICE_2373:ROUTE, 1.276,R72C97B.Q1,R72C97B.M0,Tdc/fb32/c[3]">Data path</A> Tdc/fb32/SLICE_2373 to Tdc/fb32/SLICE_2373:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R72C97B.CLK to     R72C97B.Q1 <A href="#@comp:Tdc/fb32/SLICE_2373">Tdc/fb32/SLICE_2373</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     1.276<A href="#@net:Tdc/fb32/c[3]:R72C97B.Q1:R72C97B.M0:1.276">     R72C97B.Q1 to R72C97B.M0    </A> <A href="#@net:Tdc/fb32/c[3]">Tdc/fb32/c[3]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    1.519   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.205,PLL_R106C5.CLKOS,R72C97B.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb32/SLICE_2373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.205<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R72C97B.CLK:1.205"> PLL_R106C5.CLKOS to R72C97B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.205,PLL_R106C5.CLKOS,R72C97B.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb32/SLICE_2373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.205<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R72C97B.CLK:1.205"> PLL_R106C5.CLKOS to R72C97B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.847ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb44/SLICE_3322">Tdc/fb44/c[7]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb44/SLICE_3330">Tdc/fb44/c[11]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               1.519ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      1.519ns physical path delay Tdc/fb44/SLICE_3322 to Tdc/fb44/SLICE_3330 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.847ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.243,R66C96B.CLK,R66C96B.Q0,Tdc/fb44/SLICE_3322:ROUTE, 1.276,R66C96B.Q0,R65C84C.M1,Tdc/fb44/c[7]">Data path</A> Tdc/fb44/SLICE_3322 to Tdc/fb44/SLICE_3330:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C96B.CLK to     R66C96B.Q0 <A href="#@comp:Tdc/fb44/SLICE_3322">Tdc/fb44/SLICE_3322</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     1.276<A href="#@net:Tdc/fb44/c[7]:R66C96B.Q0:R65C84C.M1:1.276">     R66C96B.Q0 to R65C84C.M1    </A> <A href="#@net:Tdc/fb44/c[7]">Tdc/fb44/c[7]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    1.519   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.201,PLL_R106C5.CLKOS,R66C96B.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb44/SLICE_3322:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.201<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R66C96B.CLK:1.201"> PLL_R106C5.CLKOS to R66C96B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.201,PLL_R106C5.CLKOS,R65C84C.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb44/SLICE_3330:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.201<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R65C84C.CLK:1.201"> PLL_R106C5.CLKOS to R65C84C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.898ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb44/SLICE_3338">Tdc/fb44/c[23]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb44/SLICE_3346">Tdc/fb44/c[27]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               1.468ns  (16.6% logic, 83.4% route), 1 logic levels.

 Constraint Details:

      1.468ns physical path delay Tdc/fb44/SLICE_3338 to Tdc/fb44/SLICE_3346 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.898ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.243,R66C84B.CLK,R66C84B.Q0,Tdc/fb44/SLICE_3338:ROUTE, 1.225,R66C84B.Q0,R62C90C.M1,Tdc/fb44/c[23]">Data path</A> Tdc/fb44/SLICE_3338 to Tdc/fb44/SLICE_3346:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C84B.CLK to     R66C84B.Q0 <A href="#@comp:Tdc/fb44/SLICE_3338">Tdc/fb44/SLICE_3338</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     1.225<A href="#@net:Tdc/fb44/c[23]:R66C84B.Q0:R62C90C.M1:1.225">     R66C84B.Q0 to R62C90C.M1    </A> <A href="#@net:Tdc/fb44/c[23]">Tdc/fb44/c[23]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    1.468   (16.6% logic, 83.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.201,PLL_R106C5.CLKOS,R66C84B.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb44/SLICE_3338:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.201<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R66C84B.CLK:1.201"> PLL_R106C5.CLKOS to R66C84B.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.201,PLL_R106C5.CLKOS,R62C90C.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb44/SLICE_3346:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.201<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R62C90C.CLK:1.201"> PLL_R106C5.CLKOS to R62C90C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.201   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.909ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb30/SLICE_2251">Tdc/fb30/c[27]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb30/SLICE_2251">Tdc/fb30/c[31]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               1.457ns  (16.7% logic, 83.3% route), 1 logic levels.

 Constraint Details:

      1.457ns physical path delay Tdc/fb30/SLICE_2251 to Tdc/fb30/SLICE_2251 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.909ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.243,R69C62A.CLK,R69C62A.Q1,Tdc/fb30/SLICE_2251:ROUTE, 1.214,R69C62A.Q1,R69C62A.M0,Tdc/fb30/c[27]">Data path</A> Tdc/fb30/SLICE_2251 to Tdc/fb30/SLICE_2251:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R69C62A.CLK to     R69C62A.Q1 <A href="#@comp:Tdc/fb30/SLICE_2251">Tdc/fb30/SLICE_2251</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     1.214<A href="#@net:Tdc/fb30/c[27]:R69C62A.Q1:R69C62A.M0:1.214">     R69C62A.Q1 to R69C62A.M0    </A> <A href="#@net:Tdc/fb30/c[27]">Tdc/fb30/c[27]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    1.457   (16.7% logic, 83.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.214,PLL_R106C5.CLKOS,R69C62A.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb30/SLICE_2251:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.214<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R69C62A.CLK:1.214"> PLL_R106C5.CLKOS to R69C62A.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.214,PLL_R106C5.CLKOS,R69C62A.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb30/SLICE_2251:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.214<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R69C62A.CLK:1.214"> PLL_R106C5.CLKOS to R69C62A.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.916ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb1/SLICE_572">Tdc/fb1/c[27]</A>  (from <A href="#@net:clk[3]">clk[3]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb1/SLICE_572">Tdc/fb1/c[31]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               1.450ns  (16.8% logic, 83.2% route), 1 logic levels.

 Constraint Details:

      1.450ns physical path delay Tdc/fb1/SLICE_572 to Tdc/fb1/SLICE_572 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.916ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.243,R54C47A.CLK,R54C47A.Q1,Tdc/fb1/SLICE_572:ROUTE, 1.207,R54C47A.Q1,R54C47A.M0,Tdc/fb1/c[27]">Data path</A> Tdc/fb1/SLICE_572 to Tdc/fb1/SLICE_572:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R54C47A.CLK to     R54C47A.Q1 <A href="#@comp:Tdc/fb1/SLICE_572">Tdc/fb1/SLICE_572</A> (from <A href="#@net:clk[3]">clk[3]</A>)
ROUTE         2     1.207<A href="#@net:Tdc/fb1/c[27]:R54C47A.Q1:R54C47A.M0:1.207">     R54C47A.Q1 to R54C47A.M0    </A> <A href="#@net:Tdc/fb1/c[27]">Tdc/fb1/c[27]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    1.450   (16.8% logic, 83.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.214,PLL_R106C5.CLKOS,R54C47A.CLK,clk[3]">Source Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb1/SLICE_572:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.214<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R54C47A.CLK:1.214"> PLL_R106C5.CLKOS to R54C47A.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:ROUTE, 1.214,PLL_R106C5.CLKOS,R54C47A.CLK,clk[3]">Destination Clock Path</A> P3Clk/PLLInst_0 to Tdc/fb1/SLICE_572:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       240     1.214<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R54C47A.CLK:1.214"> PLL_R106C5.CLKOS to R54C47A.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.954ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3866">Tdc/fb9/CIn[4]</A>  (from <A href="#@net:clk[4]">clk[4]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3863">Tdc/fb9/CIn[1]</A>  (to <A href="#@net:clk[3]">clk[3]</A> +)

   Delay:               1.412ns  (17.2% logic, 82.8% route), 1 logic levels.

 Constraint Details:

      1.412ns physical path delay Tdc/fb9/SLICE_3866 to Tdc/fb9/SLICE_3863 meets
     -2.534ns delay constraint less
     -8.736ns skew and
      3.702ns feedback compensation and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.954ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:REG_DEL, 0.243,R58C52B.CLK,R58C52B.Q0,Tdc/fb9/SLICE_3866:ROUTE, 1.169,R58C52B.Q0,R58C52C.M0,Tdc/fb9/CIn[4]">Data path</A> Tdc/fb9/SLICE_3866 to Tdc/fb9/SLICE_3863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R58C52B.CLK to     R58C52B.Q0 <A href="#@comp:Tdc/fb9/SLICE_3866">Tdc/fb9/SLICE_3866</A> (from <A href="#@net:clk[4]">clk[4]</A>)
ROUTE         2     1.169<A href="#@net:Tdc/fb9/CIn[4]:R58C52B.Q0:R58C52C.M0:1.169">     R58C52B.Q0 to R58C52C.M0    </A> <A href="#@net:Tdc/fb9/CIn[4]">Tdc/fb9/CIn[4]</A> (to <A href="#@net:clk[3]">clk[3]</A>)
                  --------
                    1.412   (17.2% logic, 82.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.116,PLL_R79C5.CLKOP,R58C52B.CLK,clk[4]">Source Clock Path</A> MCLK to Tdc/fb9/SLICE_3866:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.116<A href="#@net:clk[4]:PLL_R79C5.CLKOP:R58C52B.CLK:1.116"> PLL_R79C5.CLKOP to R58C52B.CLK   </A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    2.316   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[3]' 400.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.229,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 1.190,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 1.283,PLL_R97C5.CLKOS,PLL_R106C5.CLKI,clk[2]:CLKI2OS_DEL, 0.000,PLL_R106C5.CLKI,PLL_R106C5.CLKOS,P3Clk/PLLInst_0:ROUTE, 1.214,PLL_R106C5.CLKOS,R58C52C.CLK,clk[3]">Destination Clock Path</A> MCLK to Tdc/fb9/SLICE_3863:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.229<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:1.229"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     1.190<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:1.190"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     1.283<A href="#@net:clk[2]:PLL_R97C5.CLKOS:PLL_R106C5.CLKI:1.283"> PLL_R97C5.CLKOS to PLL_R106C5.CLKI</A> <A href="#@net:clk[2]">clk[2]</A>
CLKI2OS_DE  ---     0.000 PLL_R106C5.CLKI to PLL_R106C5.CLKOS <A href="#@comp:P3Clk/PLLInst_0">P3Clk/PLLInst_0</A>
ROUTE       240     1.214<A href="#@net:clk[3]:PLL_R106C5.CLKOS:R58C52C.CLK:1.214"> PLL_R106C5.CLKOS to R58C52C.CLK   </A> <A href="#@net:clk[3]">clk[3]</A>
                  --------
                    7.350   (5.8% logic, 94.2% route), 6 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     1.186<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:1.186"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    1.186   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     1.283<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:1.283"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

Report:  469.043MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'clk[1]' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[1]" 400.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.497ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb46/SLICE_3466">Tdc/fb46/c[5]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb46/SLICE_3474">Tdc/fb46/c[9]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               1.869ns  (13.0% logic, 87.0% route), 1 logic levels.

 Constraint Details:

      1.869ns physical path delay Tdc/fb46/SLICE_3466 to Tdc/fb46/SLICE_3474 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.497ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.243,R56C84B.CLK,R56C84B.Q0,Tdc/fb46/SLICE_3466:ROUTE, 1.626,R56C84B.Q0,R67C84C.M1,Tdc/fb46/c[5]">Data path</A> Tdc/fb46/SLICE_3466 to Tdc/fb46/SLICE_3474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R56C84B.CLK to     R56C84B.Q0 <A href="#@comp:Tdc/fb46/SLICE_3466">Tdc/fb46/SLICE_3466</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     1.626<A href="#@net:Tdc/fb46/c[5]:R56C84B.Q0:R67C84C.M1:1.626">     R56C84B.Q0 to R67C84C.M1    </A> <A href="#@net:Tdc/fb46/c[5]">Tdc/fb46/c[5]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    1.869   (13.0% logic, 87.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.059,PLL_R61C5.CLKOS,R56C84B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb46/SLICE_3466:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.059<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R56C84B.CLK:1.059"> PLL_R61C5.CLKOS to R56C84B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.059,PLL_R61C5.CLKOS,R67C84C.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb46/SLICE_3474:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.059<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R67C84C.CLK:1.059"> PLL_R61C5.CLKOS to R67C84C.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.740ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb10/SLICE_627">Tdc/fb10/c[9]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb10/SLICE_627">Tdc/fb10/c[13]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               1.626ns  (14.9% logic, 85.1% route), 1 logic levels.

 Constraint Details:

      1.626ns physical path delay Tdc/fb10/SLICE_627 to Tdc/fb10/SLICE_627 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.740ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.243,R65C36B.CLK,R65C36B.Q1,Tdc/fb10/SLICE_627:ROUTE, 1.383,R65C36B.Q1,R65C36B.M0,Tdc/fb10/c[9]">Data path</A> Tdc/fb10/SLICE_627 to Tdc/fb10/SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R65C36B.CLK to     R65C36B.Q1 <A href="#@comp:Tdc/fb10/SLICE_627">Tdc/fb10/SLICE_627</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     1.383<A href="#@net:Tdc/fb10/c[9]:R65C36B.Q1:R65C36B.M0:1.383">     R65C36B.Q1 to R65C36B.M0    </A> <A href="#@net:Tdc/fb10/c[9]">Tdc/fb10/c[9]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    1.626   (14.9% logic, 85.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.072,PLL_R61C5.CLKOS,R65C36B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb10/SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.072<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R65C36B.CLK:1.072"> PLL_R61C5.CLKOS to R65C36B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.072,PLL_R61C5.CLKOS,R65C36B.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb10/SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.072<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R65C36B.CLK:1.072"> PLL_R61C5.CLKOS to R65C36B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.740ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb15/SLICE_992">Tdc/fb15/c[9]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb15/SLICE_992">Tdc/fb15/c[13]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               1.626ns  (14.9% logic, 85.1% route), 1 logic levels.

 Constraint Details:

      1.626ns physical path delay Tdc/fb15/SLICE_992 to Tdc/fb15/SLICE_992 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.740ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.243,R74C37A.CLK,R74C37A.Q1,Tdc/fb15/SLICE_992:ROUTE, 1.383,R74C37A.Q1,R74C37A.M0,Tdc/fb15/c[9]">Data path</A> Tdc/fb15/SLICE_992 to Tdc/fb15/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R74C37A.CLK to     R74C37A.Q1 <A href="#@comp:Tdc/fb15/SLICE_992">Tdc/fb15/SLICE_992</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     1.383<A href="#@net:Tdc/fb15/c[9]:R74C37A.Q1:R74C37A.M0:1.383">     R74C37A.Q1 to R74C37A.M0    </A> <A href="#@net:Tdc/fb15/c[9]">Tdc/fb15/c[9]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    1.626   (14.9% logic, 85.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.076,PLL_R61C5.CLKOS,R74C37A.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb15/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.076<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R74C37A.CLK:1.076"> PLL_R61C5.CLKOS to R74C37A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.076,PLL_R61C5.CLKOS,R74C37A.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb15/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.076<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R74C37A.CLK:1.076"> PLL_R61C5.CLKOS to R74C37A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.825ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb24/SLICE_1722">Tdc/fb24/c[13]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb24/SLICE_1730">Tdc/fb24/c[17]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               1.541ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.541ns physical path delay Tdc/fb24/SLICE_1722 to Tdc/fb24/SLICE_1730 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.825ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.243,R72C60C.CLK,R72C60C.Q0,Tdc/fb24/SLICE_1722:ROUTE, 1.298,R72C60C.Q0,R73C65A.M1,Tdc/fb24/c[13]">Data path</A> Tdc/fb24/SLICE_1722 to Tdc/fb24/SLICE_1730:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R72C60C.CLK to     R72C60C.Q0 <A href="#@comp:Tdc/fb24/SLICE_1722">Tdc/fb24/SLICE_1722</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     1.298<A href="#@net:Tdc/fb24/c[13]:R72C60C.Q0:R73C65A.M1:1.298">     R72C60C.Q0 to R73C65A.M1    </A> <A href="#@net:Tdc/fb24/c[13]">Tdc/fb24/c[13]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    1.541   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.076,PLL_R61C5.CLKOS,R72C60C.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb24/SLICE_1722:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.076<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R72C60C.CLK:1.076"> PLL_R61C5.CLKOS to R72C60C.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.076,PLL_R61C5.CLKOS,R73C65A.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb24/SLICE_1730:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.076<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R73C65A.CLK:1.076"> PLL_R61C5.CLKOS to R73C65A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.838ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb36/SLICE_2679">Tdc/fb36/c[17]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb36/SLICE_2679">Tdc/fb36/c[21]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               1.528ns  (15.9% logic, 84.1% route), 1 logic levels.

 Constraint Details:

      1.528ns physical path delay Tdc/fb36/SLICE_2679 to Tdc/fb36/SLICE_2679 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.838ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.243,R76C88B.CLK,R76C88B.Q1,Tdc/fb36/SLICE_2679:ROUTE, 1.285,R76C88B.Q1,R76C88B.M0,Tdc/fb36/c[17]">Data path</A> Tdc/fb36/SLICE_2679 to Tdc/fb36/SLICE_2679:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R76C88B.CLK to     R76C88B.Q1 <A href="#@comp:Tdc/fb36/SLICE_2679">Tdc/fb36/SLICE_2679</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     1.285<A href="#@net:Tdc/fb36/c[17]:R76C88B.Q1:R76C88B.M0:1.285">     R76C88B.Q1 to R76C88B.M0    </A> <A href="#@net:Tdc/fb36/c[17]">Tdc/fb36/c[17]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    1.528   (15.9% logic, 84.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.063,PLL_R61C5.CLKOS,R76C88B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb36/SLICE_2679:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.063<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R76C88B.CLK:1.063"> PLL_R61C5.CLKOS to R76C88B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.063   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.063,PLL_R61C5.CLKOS,R76C88B.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb36/SLICE_2679:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.063<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R76C88B.CLK:1.063"> PLL_R61C5.CLKOS to R76C88B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.063   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.847ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb20/SLICE_1446">Tdc/fb20/c[25]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb20/SLICE_1446">Tdc/fb20/c[29]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               1.519ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      1.519ns physical path delay Tdc/fb20/SLICE_1446 to Tdc/fb20/SLICE_1446 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.847ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.243,R84C73A.CLK,R84C73A.Q1,Tdc/fb20/SLICE_1446:ROUTE, 1.276,R84C73A.Q1,R84C73A.M0,Tdc/fb20/c[25]">Data path</A> Tdc/fb20/SLICE_1446 to Tdc/fb20/SLICE_1446:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R84C73A.CLK to     R84C73A.Q1 <A href="#@comp:Tdc/fb20/SLICE_1446">Tdc/fb20/SLICE_1446</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     1.276<A href="#@net:Tdc/fb20/c[25]:R84C73A.Q1:R84C73A.M0:1.276">     R84C73A.Q1 to R84C73A.M0    </A> <A href="#@net:Tdc/fb20/c[25]">Tdc/fb20/c[25]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    1.519   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.076,PLL_R61C5.CLKOS,R84C73A.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb20/SLICE_1446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.076<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R84C73A.CLK:1.076"> PLL_R61C5.CLKOS to R84C73A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.076,PLL_R61C5.CLKOS,R84C73A.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb20/SLICE_1446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.076<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R84C73A.CLK:1.076"> PLL_R61C5.CLKOS to R84C73A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.855ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb43/SLICE_3271">Tdc/fb43/c[25]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb43/SLICE_3271">Tdc/fb43/c[29]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               1.511ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      1.511ns physical path delay Tdc/fb43/SLICE_3271 to Tdc/fb43/SLICE_3271 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.855ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.243,R64C81B.CLK,R64C81B.Q1,Tdc/fb43/SLICE_3271:ROUTE, 1.268,R64C81B.Q1,R64C81B.M0,Tdc/fb43/c[25]">Data path</A> Tdc/fb43/SLICE_3271 to Tdc/fb43/SLICE_3271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R64C81B.CLK to     R64C81B.Q1 <A href="#@comp:Tdc/fb43/SLICE_3271">Tdc/fb43/SLICE_3271</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     1.268<A href="#@net:Tdc/fb43/c[25]:R64C81B.Q1:R64C81B.M0:1.268">     R64C81B.Q1 to R64C81B.M0    </A> <A href="#@net:Tdc/fb43/c[25]">Tdc/fb43/c[25]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    1.511   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.059,PLL_R61C5.CLKOS,R64C81B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb43/SLICE_3271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.059<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R64C81B.CLK:1.059"> PLL_R61C5.CLKOS to R64C81B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.059,PLL_R61C5.CLKOS,R64C81B.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb43/SLICE_3271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.059<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R64C81B.CLK:1.059"> PLL_R61C5.CLKOS to R64C81B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.887ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3912">Tdc/fb9/c[13]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3920">Tdc/fb9/c[17]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               1.479ns  (16.4% logic, 83.6% route), 1 logic levels.

 Constraint Details:

      1.479ns physical path delay Tdc/fb9/SLICE_3912 to Tdc/fb9/SLICE_3920 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.887ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.243,R59C50B.CLK,R59C50B.Q0,Tdc/fb9/SLICE_3912:ROUTE, 1.236,R59C50B.Q0,R68C48A.M1,Tdc/fb9/c[13]">Data path</A> Tdc/fb9/SLICE_3912 to Tdc/fb9/SLICE_3920:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R59C50B.CLK to     R59C50B.Q0 <A href="#@comp:Tdc/fb9/SLICE_3912">Tdc/fb9/SLICE_3912</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     1.236<A href="#@net:Tdc/fb9/c[13]:R59C50B.Q0:R68C48A.M1:1.236">     R59C50B.Q0 to R68C48A.M1    </A> <A href="#@net:Tdc/fb9/c[13]">Tdc/fb9/c[13]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    1.479   (16.4% logic, 83.6% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.072,PLL_R61C5.CLKOS,R59C50B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb9/SLICE_3912:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.072<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R59C50B.CLK:1.072"> PLL_R61C5.CLKOS to R59C50B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.072,PLL_R61C5.CLKOS,R68C48A.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb9/SLICE_3920:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.072<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R68C48A.CLK:1.072"> PLL_R61C5.CLKOS to R68C48A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.909ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb38/SLICE_2825">Tdc/fb38/c[17]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb38/SLICE_2825">Tdc/fb38/c[21]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               1.457ns  (16.7% logic, 83.3% route), 1 logic levels.

 Constraint Details:

      1.457ns physical path delay Tdc/fb38/SLICE_2825 to Tdc/fb38/SLICE_2825 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.909ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.243,R60C89B.CLK,R60C89B.Q1,Tdc/fb38/SLICE_2825:ROUTE, 1.214,R60C89B.Q1,R60C89B.M0,Tdc/fb38/c[17]">Data path</A> Tdc/fb38/SLICE_2825 to Tdc/fb38/SLICE_2825:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R60C89B.CLK to     R60C89B.Q1 <A href="#@comp:Tdc/fb38/SLICE_2825">Tdc/fb38/SLICE_2825</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     1.214<A href="#@net:Tdc/fb38/c[17]:R60C89B.Q1:R60C89B.M0:1.214">     R60C89B.Q1 to R60C89B.M0    </A> <A href="#@net:Tdc/fb38/c[17]">Tdc/fb38/c[17]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    1.457   (16.7% logic, 83.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.059,PLL_R61C5.CLKOS,R60C89B.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb38/SLICE_2825:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.059<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R60C89B.CLK:1.059"> PLL_R61C5.CLKOS to R60C89B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.059,PLL_R61C5.CLKOS,R60C89B.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb38/SLICE_2825:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.059<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R60C89B.CLK:1.059"> PLL_R61C5.CLKOS to R60C89B.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.909ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb29/SLICE_2103">Tdc/fb29/c[25]</A>  (from <A href="#@net:clk[1]">clk[1]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb29/SLICE_2103">Tdc/fb29/c[29]</A>  (to <A href="#@net:clk[1]">clk[1]</A> +)

   Delay:               1.457ns  (16.7% logic, 83.3% route), 1 logic levels.

 Constraint Details:

      1.457ns physical path delay Tdc/fb29/SLICE_2103 to Tdc/fb29/SLICE_2103 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.909ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:REG_DEL, 0.243,R81C51A.CLK,R81C51A.Q1,Tdc/fb29/SLICE_2103:ROUTE, 1.214,R81C51A.Q1,R81C51A.M0,Tdc/fb29/c[25]">Data path</A> Tdc/fb29/SLICE_2103 to Tdc/fb29/SLICE_2103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R81C51A.CLK to     R81C51A.Q1 <A href="#@comp:Tdc/fb29/SLICE_2103">Tdc/fb29/SLICE_2103</A> (from <A href="#@net:clk[1]">clk[1]</A>)
ROUTE         2     1.214<A href="#@net:Tdc/fb29/c[25]:R81C51A.Q1:R81C51A.M0:1.214">     R81C51A.Q1 to R81C51A.M0    </A> <A href="#@net:Tdc/fb29/c[25]">Tdc/fb29/c[25]</A> (to <A href="#@net:clk[1]">clk[1]</A>)
                  --------
                    1.457   (16.7% logic, 83.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.076,PLL_R61C5.CLKOS,R81C51A.CLK,clk[1]">Source Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb29/SLICE_2103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.076<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R81C51A.CLK:1.076"> PLL_R61C5.CLKOS to R81C51A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[1]' 400.000000 MHz ;:ROUTE, 1.076,PLL_R61C5.CLKOS,R81C51A.CLK,clk[1]">Destination Clock Path</A> P1Clk/PLLInst_0 to Tdc/fb29/SLICE_2103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       241     1.076<A href="#@net:clk[1]:PLL_R61C5.CLKOS:R81C51A.CLK:1.076"> PLL_R61C5.CLKOS to R81C51A.CLK   </A> <A href="#@net:clk[1]">clk[1]</A>
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

Report:  499.251MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'P2Clk/CLKOP' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "P2Clk/CLKOP" 400.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'clk[0]' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[0]" 400.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.500ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            <A href="#@comp:DataInReg/SLICE_388">DataInReg/SLICE_388</A>

   Delay:               2.000ns -- based on Minimum Pulse Width
<font color=#000000> 

Passed: The following path meets requirements by 0.733ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb42/SLICE_3132">Tdc/fb42/CIn[0]</A>  (from <A href="#@net:clk[2]">clk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb42/SLICE_3134">Tdc/fb42/CIn[2]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               1.633ns  (14.9% logic, 85.1% route), 1 logic levels.

 Constraint Details:

      1.633ns physical path delay Tdc/fb42/SLICE_3132 to Tdc/fb42/SLICE_3134 meets
      4.969ns delay constraint less
      4.938ns skew and
     -2.469ns feedback compensation and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.733ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.243,R71C101B.CLK,R71C101B.Q0,Tdc/fb42/SLICE_3132:ROUTE, 1.390,R71C101B.Q0,R71C101C.M0,Tdc/fb42/CIn[0]">Data path</A> Tdc/fb42/SLICE_3132 to Tdc/fb42/SLICE_3134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R71C101B.CLK to    R71C101B.Q0 <A href="#@comp:Tdc/fb42/SLICE_3132">Tdc/fb42/SLICE_3132</A> (from <A href="#@net:clk[2]">clk[2]</A>)
ROUTE         2     1.390<A href="#@net:Tdc/fb42/CIn[0]:R71C101B.Q0:R71C101C.M0:1.390">    R71C101B.Q0 to R71C101C.M0   </A> <A href="#@net:Tdc/fb42/CIn[0]">Tdc/fb42/CIn[0]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    1.633   (14.9% logic, 85.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.229,PLL_R43C5.CLKOP,PLL_R61C5.CLKI,clk[0]:CLKI2OS_DEL, 0.000,PLL_R61C5.CLKI,PLL_R61C5.CLKOS,P1Clk/PLLInst_0:ROUTE, 1.190,PLL_R61C5.CLKOS,PLL_R97C5.CLKI,clk[1]:CLKI2OS_DEL, 0.000,PLL_R97C5.CLKI,PLL_R97C5.CLKOS,P2Clk/PLLInst_0:ROUTE, 1.156,PLL_R97C5.CLKOS,R71C101B.CLK,clk[2]">Source Clock Path</A> MCLK to Tdc/fb42/SLICE_3132:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.229<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R61C5.CLKI:1.229"> PLL_R43C5.CLKOP to PLL_R61C5.CLKI</A> <A href="#@net:clk[0]">clk[0]</A>
CLKI2OS_DE  ---     0.000 PLL_R61C5.CLKI to PLL_R61C5.CLKOS <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE       241     1.190<A href="#@net:clk[1]:PLL_R61C5.CLKOS:PLL_R97C5.CLKI:1.190"> PLL_R61C5.CLKOS to PLL_R97C5.CLKI</A> <A href="#@net:clk[1]">clk[1]</A>
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to PLL_R97C5.CLKOS <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE       241     1.156<A href="#@net:clk[2]:PLL_R97C5.CLKOS:R71C101B.CLK:1.156"> PLL_R97C5.CLKOS to R71C101B.CLK  </A> <A href="#@net:clk[2]">clk[2]</A>
                  --------
                    6.009   (7.0% logic, 93.0% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

PLL_R61C5.CLKOS attributes: PHASEADJ=0.0

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R61C5.CLKFB to PLL_R61C5.CLKOP <A href="#@comp:P1Clk/PLLInst_0">P1Clk/PLLInst_0</A>
ROUTE         1     1.186<A href="#@net:P1Clk/CLKOP:PLL_R61C5.CLKOP:PLL_R61C5.CLKFB:1.186"> PLL_R61C5.CLKOP to PLL_R61C5.CLKFB</A> <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>
                  --------
                    1.186   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R61C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R97C5.CLKFB to PLL_R97C5.CLKOP <A href="#@comp:P2Clk/PLLInst_0">P2Clk/PLLInst_0</A>
ROUTE         1     1.283<A href="#@net:P2Clk/CLKOP:PLL_R97C5.CLKOP:PLL_R97C5.CLKFB:1.283"> PLL_R97C5.CLKOP to PLL_R97C5.CLKFB</A> <A href="#@net:P2Clk/CLKOP">P2Clk/CLKOP</A>
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:PADI_DEL, 0.423,W1.PAD,W1.PADDI,MCLK:ROUTE, 0.777,W1.PADDI,PLL_R79C5.CLKI,MCLK_c:CLKI2OP_DEL, 0.000,PLL_R79C5.CLKI,PLL_R79C5.CLKOP,PClk/PLLInst_0:ROUTE, 1.234,PLL_R79C5.CLKOP,PLL_R43C5.CLKI,clk[4]:CLKI2OP_DEL, 0.000,PLL_R43C5.CLKI,PLL_R43C5.CLKOP,P0Clk/PLLInst_0:ROUTE, 1.106,PLL_R43C5.CLKOP,R71C101C.CLK,clk[0]">Destination Clock Path</A> MCLK to Tdc/fb42/SLICE_3134:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI <A href="#@comp:MCLK">MCLK</A>
ROUTE         1     0.777<A href="#@net:MCLK_c:W1.PADDI:PLL_R79C5.CLKI:0.777">       W1.PADDI to PLL_R79C5.CLKI</A> <A href="#@net:MCLK_c">MCLK_c</A>
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R43C5.CLKI:1.234"> PLL_R79C5.CLKOP to PLL_R43C5.CLKI</A> <A href="#@net:clk[4]">clk[4]</A>
CLKI2OP_DE  ---     0.000 PLL_R43C5.CLKI to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.106<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R71C101C.CLK:1.106"> PLL_R43C5.CLKOP to R71C101C.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    3.540   (11.9% logic, 88.1% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R43C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R79C5.CLKFB to PLL_R79C5.CLKOP <A href="#@comp:PClk/PLLInst_0">PClk/PLLInst_0</A>
ROUTE       999     1.234<A href="#@net:clk[4]:PLL_R79C5.CLKOP:PLL_R79C5.CLKFB:1.234"> PLL_R79C5.CLKOP to PLL_R79C5.CLKFB</A> <A href="#@net:clk[4]">clk[4]</A>
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 PLL_R43C5.CLKFB to PLL_R43C5.CLKOP <A href="#@comp:P0Clk/PLLInst_0">P0Clk/PLLInst_0</A>
ROUTE       266     1.233<A href="#@net:clk[0]:PLL_R43C5.CLKOP:PLL_R43C5.CLKFB:1.233"> PLL_R43C5.CLKOP to PLL_R43C5.CLKFB</A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.233   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R43C5.CLKOP attributes: 
<font color=#000000> 

Passed: The following path meets requirements by 0.847ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb31/SLICE_2305">Tdc/fb31/c[12]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb31/SLICE_2313">Tdc/fb31/c[16]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               1.519ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      1.519ns physical path delay Tdc/fb31/SLICE_2305 to Tdc/fb31/SLICE_2313 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.847ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.243,R83C61B.CLK,R83C61B.Q0,Tdc/fb31/SLICE_2305:ROUTE, 1.276,R83C61B.Q0,R83C61C.M1,Tdc/fb31/c[12]">Data path</A> Tdc/fb31/SLICE_2305 to Tdc/fb31/SLICE_2313:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R83C61B.CLK to     R83C61B.Q0 <A href="#@comp:Tdc/fb31/SLICE_2305">Tdc/fb31/SLICE_2305</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     1.276<A href="#@net:Tdc/fb31/c[12]:R83C61B.Q0:R83C61C.M1:1.276">     R83C61B.Q0 to R83C61C.M1    </A> <A href="#@net:Tdc/fb31/c[12]">Tdc/fb31/c[12]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    1.519   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.119,PLL_R43C5.CLKOP,R83C61B.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb31/SLICE_2305:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.119<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R83C61B.CLK:1.119"> PLL_R43C5.CLKOP to R83C61B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.119   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.119,PLL_R43C5.CLKOP,R83C61C.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb31/SLICE_2313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.119<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R83C61C.CLK:1.119"> PLL_R43C5.CLKOP to R83C61C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.119   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.847ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb6/SLICE_3700">Tdc/fb6/c[16]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb6/SLICE_3700">Tdc/fb6/c[20]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               1.519ns  (16.0% logic, 84.0% route), 1 logic levels.

 Constraint Details:

      1.519ns physical path delay Tdc/fb6/SLICE_3700 to Tdc/fb6/SLICE_3700 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.847ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.243,R50C42B.CLK,R50C42B.Q1,Tdc/fb6/SLICE_3700:ROUTE, 1.276,R50C42B.Q1,R50C42B.M0,Tdc/fb6/c[16]">Data path</A> Tdc/fb6/SLICE_3700 to Tdc/fb6/SLICE_3700:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R50C42B.CLK to     R50C42B.Q1 <A href="#@comp:Tdc/fb6/SLICE_3700">Tdc/fb6/SLICE_3700</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     1.276<A href="#@net:Tdc/fb6/c[16]:R50C42B.Q1:R50C42B.M0:1.276">     R50C42B.Q1 to R50C42B.M0    </A> <A href="#@net:Tdc/fb6/c[16]">Tdc/fb6/c[16]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    1.519   (16.0% logic, 84.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.119,PLL_R43C5.CLKOP,R50C42B.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb6/SLICE_3700:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.119<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R50C42B.CLK:1.119"> PLL_R43C5.CLKOP to R50C42B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.119   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.119,PLL_R43C5.CLKOP,R50C42B.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb6/SLICE_3700:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.119<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R50C42B.CLK:1.119"> PLL_R43C5.CLKOP to R50C42B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.119   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.855ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb9/SLICE_3911">Tdc/fb9/c[12]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb9/SLICE_3919">Tdc/fb9/c[16]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               1.511ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      1.511ns physical path delay Tdc/fb9/SLICE_3911 to Tdc/fb9/SLICE_3919 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.855ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.243,R58C50C.CLK,R58C50C.Q0,Tdc/fb9/SLICE_3911:ROUTE, 1.268,R58C50C.Q0,R68C49B.M1,Tdc/fb9/c[12]">Data path</A> Tdc/fb9/SLICE_3911 to Tdc/fb9/SLICE_3919:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R58C50C.CLK to     R58C50C.Q0 <A href="#@comp:Tdc/fb9/SLICE_3911">Tdc/fb9/SLICE_3911</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     1.268<A href="#@net:Tdc/fb9/c[12]:R58C50C.Q0:R68C49B.M1:1.268">     R58C50C.Q0 to R68C49B.M1    </A> <A href="#@net:Tdc/fb9/c[12]">Tdc/fb9/c[12]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    1.511   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.115,PLL_R43C5.CLKOP,R58C50C.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb9/SLICE_3911:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R58C50C.CLK:1.115"> PLL_R43C5.CLKOP to R58C50C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.115   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.115,PLL_R43C5.CLKOP,R68C49B.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb9/SLICE_3919:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R68C49B.CLK:1.115"> PLL_R43C5.CLKOP to R68C49B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.115   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.901ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb38/SLICE_2816">Tdc/fb38/c[12]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb38/SLICE_2824">Tdc/fb38/c[16]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               1.461ns  (16.6% logic, 83.4% route), 1 logic levels.

 Constraint Details:

      1.461ns physical path delay Tdc/fb38/SLICE_2816 to Tdc/fb38/SLICE_2824 meets
      2.500ns delay constraint less
      0.004ns skew and
      0.134ns M_SET requirement (totaling 2.362ns) by 0.901ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.243,R75C89A.CLK,R75C89A.Q0,Tdc/fb38/SLICE_2816:ROUTE, 1.218,R75C89A.Q0,R60C89A.M1,Tdc/fb38/c[12]">Data path</A> Tdc/fb38/SLICE_2816 to Tdc/fb38/SLICE_2824:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R75C89A.CLK to     R75C89A.Q0 <A href="#@comp:Tdc/fb38/SLICE_2816">Tdc/fb38/SLICE_2816</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     1.218<A href="#@net:Tdc/fb38/c[12]:R75C89A.Q0:R60C89A.M1:1.218">     R75C89A.Q0 to R60C89A.M1    </A> <A href="#@net:Tdc/fb38/c[12]">Tdc/fb38/c[12]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    1.461   (16.6% logic, 83.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.106,PLL_R43C5.CLKOP,R75C89A.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb38/SLICE_2816:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.106<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R75C89A.CLK:1.106"> PLL_R43C5.CLKOP to R75C89A.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.106   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.102,PLL_R43C5.CLKOP,R60C89A.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb38/SLICE_2824:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.102<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R60C89A.CLK:1.102"> PLL_R43C5.CLKOP to R60C89A.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.102   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.910ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb40/SLICE_3035">Tdc/fb40/c[12]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb40/SLICE_3043">Tdc/fb40/c[16]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               1.456ns  (16.7% logic, 83.3% route), 1 logic levels.

 Constraint Details:

      1.456ns physical path delay Tdc/fb40/SLICE_3035 to Tdc/fb40/SLICE_3043 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.910ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.243,R66C102C.CLK,R66C102C.Q0,Tdc/fb40/SLICE_3035:ROUTE, 1.213,R66C102C.Q0,R60C101A.M1,Tdc/fb40/c[12]">Data path</A> Tdc/fb40/SLICE_3035 to Tdc/fb40/SLICE_3043:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R66C102C.CLK to    R66C102C.Q0 <A href="#@comp:Tdc/fb40/SLICE_3035">Tdc/fb40/SLICE_3035</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     1.213<A href="#@net:Tdc/fb40/c[12]:R66C102C.Q0:R60C101A.M1:1.213">    R66C102C.Q0 to R60C101A.M1   </A> <A href="#@net:Tdc/fb40/c[12]">Tdc/fb40/c[12]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    1.456   (16.7% logic, 83.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.102,PLL_R43C5.CLKOP,R66C102C.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb40/SLICE_3035:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.102<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R66C102C.CLK:1.102"> PLL_R43C5.CLKOP to R66C102C.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.102   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.102,PLL_R43C5.CLKOP,R60C101A.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb40/SLICE_3043:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.102<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R60C101A.CLK:1.102"> PLL_R43C5.CLKOP to R60C101A.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.102   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.911ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb35/SLICE_2589">Tdc/fb35/c[0]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb35/SLICE_2589">Tdc/fb35/c[4]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               1.455ns  (16.7% logic, 83.3% route), 1 logic levels.

 Constraint Details:

      1.455ns physical path delay Tdc/fb35/SLICE_2589 to Tdc/fb35/SLICE_2589 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.911ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.243,R65C101B.CLK,R65C101B.Q1,Tdc/fb35/SLICE_2589:ROUTE, 1.212,R65C101B.Q1,R65C101B.M0,Tdc/fb35/c[0]">Data path</A> Tdc/fb35/SLICE_2589 to Tdc/fb35/SLICE_2589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R65C101B.CLK to    R65C101B.Q1 <A href="#@comp:Tdc/fb35/SLICE_2589">Tdc/fb35/SLICE_2589</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     1.212<A href="#@net:Tdc/fb35/c[0]:R65C101B.Q1:R65C101B.M0:1.212">    R65C101B.Q1 to R65C101B.M0   </A> <A href="#@net:Tdc/fb35/c[0]">Tdc/fb35/c[0]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    1.455   (16.7% logic, 83.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.102,PLL_R43C5.CLKOP,R65C101B.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb35/SLICE_2589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.102<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R65C101B.CLK:1.102"> PLL_R43C5.CLKOP to R65C101B.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.102   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.102,PLL_R43C5.CLKOP,R65C101B.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb35/SLICE_2589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.102<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R65C101B.CLK:1.102"> PLL_R43C5.CLKOP to R65C101B.CLK  </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.102   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.954ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb23/SLICE_1640">Tdc/fb23/c[0]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb23/SLICE_1640">Tdc/fb23/c[4]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               1.412ns  (17.2% logic, 82.8% route), 1 logic levels.

 Constraint Details:

      1.412ns physical path delay Tdc/fb23/SLICE_1640 to Tdc/fb23/SLICE_1640 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.954ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.243,R89C65A.CLK,R89C65A.Q1,Tdc/fb23/SLICE_1640:ROUTE, 1.169,R89C65A.Q1,R89C65A.M0,Tdc/fb23/c[0]">Data path</A> Tdc/fb23/SLICE_1640 to Tdc/fb23/SLICE_1640:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R89C65A.CLK to     R89C65A.Q1 <A href="#@comp:Tdc/fb23/SLICE_1640">Tdc/fb23/SLICE_1640</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     1.169<A href="#@net:Tdc/fb23/c[0]:R89C65A.Q1:R89C65A.M0:1.169">     R89C65A.Q1 to R89C65A.M0    </A> <A href="#@net:Tdc/fb23/c[0]">Tdc/fb23/c[0]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    1.412   (17.2% logic, 82.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.119,PLL_R43C5.CLKOP,R89C65A.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb23/SLICE_1640:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.119<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R89C65A.CLK:1.119"> PLL_R43C5.CLKOP to R89C65A.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.119   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.119,PLL_R43C5.CLKOP,R89C65A.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb23/SLICE_1640:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.119<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R89C65A.CLK:1.119"> PLL_R43C5.CLKOP to R89C65A.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.119   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.954ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb4/SLICE_2962">Tdc/fb4/c[8]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb4/SLICE_2962">Tdc/fb4/c[12]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               1.412ns  (17.2% logic, 82.8% route), 1 logic levels.

 Constraint Details:

      1.412ns physical path delay Tdc/fb4/SLICE_2962 to Tdc/fb4/SLICE_2962 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.954ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.243,R64C31B.CLK,R64C31B.Q1,Tdc/fb4/SLICE_2962:ROUTE, 1.169,R64C31B.Q1,R64C31B.M0,Tdc/fb4/c[8]">Data path</A> Tdc/fb4/SLICE_2962 to Tdc/fb4/SLICE_2962:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R64C31B.CLK to     R64C31B.Q1 <A href="#@comp:Tdc/fb4/SLICE_2962">Tdc/fb4/SLICE_2962</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     1.169<A href="#@net:Tdc/fb4/c[8]:R64C31B.Q1:R64C31B.M0:1.169">     R64C31B.Q1 to R64C31B.M0    </A> <A href="#@net:Tdc/fb4/c[8]">Tdc/fb4/c[8]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    1.412   (17.2% logic, 82.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.115,PLL_R43C5.CLKOP,R64C31B.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb4/SLICE_2962:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R64C31B.CLK:1.115"> PLL_R43C5.CLKOP to R64C31B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.115   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.115,PLL_R43C5.CLKOP,R64C31B.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb4/SLICE_2962:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.115<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R64C31B.CLK:1.115"> PLL_R43C5.CLKOP to R64C31B.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.115   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.976ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Tdc/fb20/SLICE_1421">Tdc/fb20/c[4]</A>  (from <A href="#@net:clk[0]">clk[0]</A> +)
   Destination:    FF         Data in        <A href="#@comp:Tdc/fb20/SLICE_1429">Tdc/fb20/c[8]</A>  (to <A href="#@net:clk[0]">clk[0]</A> +)

   Delay:               1.390ns  (17.5% logic, 82.5% route), 1 logic levels.

 Constraint Details:

      1.390ns physical path delay Tdc/fb20/SLICE_1421 to Tdc/fb20/SLICE_1429 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 0.976ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:REG_DEL, 0.243,R89C73A.CLK,R89C73A.Q0,Tdc/fb20/SLICE_1421:ROUTE, 1.147,R89C73A.Q0,R85C73C.M1,Tdc/fb20/c[4]">Data path</A> Tdc/fb20/SLICE_1421 to Tdc/fb20/SLICE_1429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R89C73A.CLK to     R89C73A.Q0 <A href="#@comp:Tdc/fb20/SLICE_1421">Tdc/fb20/SLICE_1421</A> (from <A href="#@net:clk[0]">clk[0]</A>)
ROUTE         2     1.147<A href="#@net:Tdc/fb20/c[4]:R89C73A.Q0:R85C73C.M1:1.147">     R89C73A.Q0 to R85C73C.M1    </A> <A href="#@net:Tdc/fb20/c[4]">Tdc/fb20/c[4]</A> (to <A href="#@net:clk[0]">clk[0]</A>)
                  --------
                    1.390   (17.5% logic, 82.5% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.106,PLL_R43C5.CLKOP,R89C73A.CLK,clk[0]">Source Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb20/SLICE_1421:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.106<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R89C73A.CLK:1.106"> PLL_R43C5.CLKOP to R89C73A.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.106   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[0]' 400.000000 MHz ;:ROUTE, 1.106,PLL_R43C5.CLKOP,R85C73C.CLK,clk[0]">Destination Clock Path</A> P0Clk/PLLInst_0 to Tdc/fb20/SLICE_1429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       266     1.106<A href="#@net:clk[0]:PLL_R43C5.CLKOP:R85C73C.CLK:1.106"> PLL_R43C5.CLKOP to R85C73C.CLK   </A> <A href="#@net:clk[0]">clk[0]</A>
                  --------
                    1.106   (0.0% logic, 100.0% route), 0 logic levels.

Report:  500.000MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'P1Clk/CLKOP' 400.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "P1Clk/CLKOP" 400.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'clk[5]' 0.390625 MH"></A>================================================================================
Preference: FREQUENCY NET "clk[5]" 0.390625 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 2555.274ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_4891">ts/slowclock[0]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               4.665ns  (20.9% logic, 79.1% route), 7 logic levels.

 Constraint Details:

      4.665ns physical path delay ts/SLICE_4891 to ts/SLICE_4863 meets
    2560.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2559.939ns) by 2555.274ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.243,R73C126A.CLK,R73C126A.Q0,ts/SLICE_4891:ROUTE, 0.553,R73C126A.Q0,R73C127A.B1,ts/slowclock[0]:C1TOFCO_DEL, 0.277,R73C127A.B1,R73C127A.FCO,ts/SLICE_319:ROUTE, 0.000,R73C127A.FCO,R73C127B.FCI,ts/slowclock_3_cry_0:FCITOFCO_DEL, 0.058,R73C127B.FCI,R73C127B.FCO,ts/SLICE_320:ROUTE, 0.000,R73C127B.FCO,R73C127C.FCI,ts/slowclock_3_cry_2:FCITOFCO_DEL, 0.058,R73C127C.FCI,R73C127C.FCO,ts/SLICE_321:ROUTE, 0.000,R73C127C.FCO,R73C128A.FCI,ts/slowclock_3_cry_4:FCITOFCO_DEL, 0.058,R73C128A.FCI,R73C128A.FCO,ts/SLICE_322:ROUTE, 0.000,R73C128A.FCO,R73C128B.FCI,ts/slowclock_3_cry_6:FCITOF0_DEL, 0.133,R73C128B.FCI,R73C128B.F0,ts/SLICE_323:ROUTE, 3.138,R73C128B.F0,R63C181B.A0,ts/slowclock_3_s_7_0_S0:CTOF_DEL, 0.147,R63C181B.A0,R63C181B.F0,ts/SLICE_4863:ROUTE, 0.000,R63C181B.F0,R63C181B.DI0,ts/rdclk_RNO">Data path</A> ts/SLICE_4891 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R73C126A.CLK to    R73C126A.Q0 <A href="#@comp:ts/SLICE_4891">ts/SLICE_4891</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         4     0.553<A href="#@net:ts/slowclock[0]:R73C126A.Q0:R73C127A.B1:0.553">    R73C126A.Q0 to R73C127A.B1   </A> <A href="#@net:ts/slowclock[0]">ts/slowclock[0]</A>
C1TOFCO_DE  ---     0.277    R73C127A.B1 to   R73C127A.FCO <A href="#@comp:ts/SLICE_319">ts/SLICE_319</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_0:R73C127A.FCO:R73C127B.FCI:0.000">   R73C127A.FCO to R73C127B.FCI  </A> <A href="#@net:ts/slowclock_3_cry_0">ts/slowclock_3_cry_0</A>
FCITOFCO_D  ---     0.058   R73C127B.FCI to   R73C127B.FCO <A href="#@comp:ts/SLICE_320">ts/SLICE_320</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_2:R73C127B.FCO:R73C127C.FCI:0.000">   R73C127B.FCO to R73C127C.FCI  </A> <A href="#@net:ts/slowclock_3_cry_2">ts/slowclock_3_cry_2</A>
FCITOFCO_D  ---     0.058   R73C127C.FCI to   R73C127C.FCO <A href="#@comp:ts/SLICE_321">ts/SLICE_321</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_4:R73C127C.FCO:R73C128A.FCI:0.000">   R73C127C.FCO to R73C128A.FCI  </A> <A href="#@net:ts/slowclock_3_cry_4">ts/slowclock_3_cry_4</A>
FCITOFCO_D  ---     0.058   R73C128A.FCI to   R73C128A.FCO <A href="#@comp:ts/SLICE_322">ts/SLICE_322</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_6:R73C128A.FCO:R73C128B.FCI:0.000">   R73C128A.FCO to R73C128B.FCI  </A> <A href="#@net:ts/slowclock_3_cry_6">ts/slowclock_3_cry_6</A>
FCITOF0_DE  ---     0.133   R73C128B.FCI to    R73C128B.F0 <A href="#@comp:ts/SLICE_323">ts/SLICE_323</A>
ROUTE         2     3.138<A href="#@net:ts/slowclock_3_s_7_0_S0:R73C128B.F0:R63C181B.A0:3.138">    R73C128B.F0 to R63C181B.A0   </A> <A href="#@net:ts/slowclock_3_s_7_0_S0">ts/slowclock_3_s_7_0_S0</A>
CTOF_DEL    ---     0.147    R63C181B.A0 to    R63C181B.F0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A>
ROUTE         1     0.000<A href="#@net:ts/rdclk_RNO:R63C181B.F0:R63C181B.DI0:0.000">    R63C181B.F0 to R63C181B.DI0  </A> <A href="#@net:ts/rdclk_RNO">ts/rdclk_RNO</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    4.665   (20.9% logic, 79.1% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R73C126A.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4891:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R73C126A.CLK:3.336"> PLL_R79C5.CLKOK to R73C126A.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:3.336"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2555.324ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_316">ts/slowclock[2]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               4.615ns  (19.8% logic, 80.2% route), 6 logic levels.

 Constraint Details:

      4.615ns physical path delay ts/SLICE_316 to ts/SLICE_4863 meets
    2560.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2559.939ns) by 2555.324ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.243,R74C127B.CLK,R74C127B.Q1,ts/SLICE_316:ROUTE, 0.561,R74C127B.Q1,R73C127B.B1,ts/slowclock[2]:C1TOFCO_DEL, 0.277,R73C127B.B1,R73C127B.FCO,ts/SLICE_320:ROUTE, 0.000,R73C127B.FCO,R73C127C.FCI,ts/slowclock_3_cry_2:FCITOFCO_DEL, 0.058,R73C127C.FCI,R73C127C.FCO,ts/SLICE_321:ROUTE, 0.000,R73C127C.FCO,R73C128A.FCI,ts/slowclock_3_cry_4:FCITOFCO_DEL, 0.058,R73C128A.FCI,R73C128A.FCO,ts/SLICE_322:ROUTE, 0.000,R73C128A.FCO,R73C128B.FCI,ts/slowclock_3_cry_6:FCITOF0_DEL, 0.133,R73C128B.FCI,R73C128B.F0,ts/SLICE_323:ROUTE, 3.138,R73C128B.F0,R63C181B.A0,ts/slowclock_3_s_7_0_S0:CTOF_DEL, 0.147,R63C181B.A0,R63C181B.F0,ts/SLICE_4863:ROUTE, 0.000,R63C181B.F0,R63C181B.DI0,ts/rdclk_RNO">Data path</A> ts/SLICE_316 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R74C127B.CLK to    R74C127B.Q1 <A href="#@comp:ts/SLICE_316">ts/SLICE_316</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         3     0.561<A href="#@net:ts/slowclock[2]:R74C127B.Q1:R73C127B.B1:0.561">    R74C127B.Q1 to R73C127B.B1   </A> <A href="#@net:ts/slowclock[2]">ts/slowclock[2]</A>
C1TOFCO_DE  ---     0.277    R73C127B.B1 to   R73C127B.FCO <A href="#@comp:ts/SLICE_320">ts/SLICE_320</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_2:R73C127B.FCO:R73C127C.FCI:0.000">   R73C127B.FCO to R73C127C.FCI  </A> <A href="#@net:ts/slowclock_3_cry_2">ts/slowclock_3_cry_2</A>
FCITOFCO_D  ---     0.058   R73C127C.FCI to   R73C127C.FCO <A href="#@comp:ts/SLICE_321">ts/SLICE_321</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_4:R73C127C.FCO:R73C128A.FCI:0.000">   R73C127C.FCO to R73C128A.FCI  </A> <A href="#@net:ts/slowclock_3_cry_4">ts/slowclock_3_cry_4</A>
FCITOFCO_D  ---     0.058   R73C128A.FCI to   R73C128A.FCO <A href="#@comp:ts/SLICE_322">ts/SLICE_322</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_6:R73C128A.FCO:R73C128B.FCI:0.000">   R73C128A.FCO to R73C128B.FCI  </A> <A href="#@net:ts/slowclock_3_cry_6">ts/slowclock_3_cry_6</A>
FCITOF0_DE  ---     0.133   R73C128B.FCI to    R73C128B.F0 <A href="#@comp:ts/SLICE_323">ts/SLICE_323</A>
ROUTE         2     3.138<A href="#@net:ts/slowclock_3_s_7_0_S0:R73C128B.F0:R63C181B.A0:3.138">    R73C128B.F0 to R63C181B.A0   </A> <A href="#@net:ts/slowclock_3_s_7_0_S0">ts/slowclock_3_s_7_0_S0</A>
CTOF_DEL    ---     0.147    R63C181B.A0 to    R63C181B.F0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A>
ROUTE         1     0.000<A href="#@net:ts/rdclk_RNO:R63C181B.F0:R63C181B.DI0:0.000">    R63C181B.F0 to R63C181B.DI0  </A> <A href="#@net:ts/rdclk_RNO">ts/rdclk_RNO</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    4.615   (19.8% logic, 80.2% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R74C127B.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127B.CLK:3.336"> PLL_R79C5.CLKOK to R74C127B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:3.336"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2555.335ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_4891">ts/slowclock[5]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               4.604ns  (19.5% logic, 80.5% route), 4 logic levels.

 Constraint Details:

      4.604ns physical path delay ts/SLICE_4891 to ts/SLICE_4863 meets
    2560.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2559.939ns) by 2555.335ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.243,R73C126A.CLK,R73C126A.Q1,ts/SLICE_4891:ROUTE, 0.566,R73C126A.Q1,R73C128A.B0,ts/slowclock[5]:C0TOFCO_DEL, 0.377,R73C128A.B0,R73C128A.FCO,ts/SLICE_322:ROUTE, 0.000,R73C128A.FCO,R73C128B.FCI,ts/slowclock_3_cry_6:FCITOF0_DEL, 0.133,R73C128B.FCI,R73C128B.F0,ts/SLICE_323:ROUTE, 3.138,R73C128B.F0,R63C181B.A0,ts/slowclock_3_s_7_0_S0:CTOF_DEL, 0.147,R63C181B.A0,R63C181B.F0,ts/SLICE_4863:ROUTE, 0.000,R63C181B.F0,R63C181B.DI0,ts/rdclk_RNO">Data path</A> ts/SLICE_4891 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R73C126A.CLK to    R73C126A.Q1 <A href="#@comp:ts/SLICE_4891">ts/SLICE_4891</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         4     0.566<A href="#@net:ts/slowclock[5]:R73C126A.Q1:R73C128A.B0:0.566">    R73C126A.Q1 to R73C128A.B0   </A> <A href="#@net:ts/slowclock[5]">ts/slowclock[5]</A>
C0TOFCO_DE  ---     0.377    R73C128A.B0 to   R73C128A.FCO <A href="#@comp:ts/SLICE_322">ts/SLICE_322</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_6:R73C128A.FCO:R73C128B.FCI:0.000">   R73C128A.FCO to R73C128B.FCI  </A> <A href="#@net:ts/slowclock_3_cry_6">ts/slowclock_3_cry_6</A>
FCITOF0_DE  ---     0.133   R73C128B.FCI to    R73C128B.F0 <A href="#@comp:ts/SLICE_323">ts/SLICE_323</A>
ROUTE         2     3.138<A href="#@net:ts/slowclock_3_s_7_0_S0:R73C128B.F0:R63C181B.A0:3.138">    R73C128B.F0 to R63C181B.A0   </A> <A href="#@net:ts/slowclock_3_s_7_0_S0">ts/slowclock_3_s_7_0_S0</A>
CTOF_DEL    ---     0.147    R63C181B.A0 to    R63C181B.F0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A>
ROUTE         1     0.000<A href="#@net:ts/rdclk_RNO:R63C181B.F0:R63C181B.DI0:0.000">    R63C181B.F0 to R63C181B.DI0  </A> <A href="#@net:ts/rdclk_RNO">ts/rdclk_RNO</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    4.604   (19.5% logic, 80.5% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R73C126A.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4891:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R73C126A.CLK:3.336"> PLL_R79C5.CLKOK to R73C126A.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:3.336"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2555.382ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_317">ts/slowclock[4]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               4.557ns  (18.8% logic, 81.2% route), 5 logic levels.

 Constraint Details:

      4.557ns physical path delay ts/SLICE_317 to ts/SLICE_4863 meets
    2560.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2559.939ns) by 2555.382ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.243,R74C127C.CLK,R74C127C.Q1,ts/SLICE_317:ROUTE, 0.561,R74C127C.Q1,R73C127C.B1,ts/slowclock[4]:C1TOFCO_DEL, 0.277,R73C127C.B1,R73C127C.FCO,ts/SLICE_321:ROUTE, 0.000,R73C127C.FCO,R73C128A.FCI,ts/slowclock_3_cry_4:FCITOFCO_DEL, 0.058,R73C128A.FCI,R73C128A.FCO,ts/SLICE_322:ROUTE, 0.000,R73C128A.FCO,R73C128B.FCI,ts/slowclock_3_cry_6:FCITOF0_DEL, 0.133,R73C128B.FCI,R73C128B.F0,ts/SLICE_323:ROUTE, 3.138,R73C128B.F0,R63C181B.A0,ts/slowclock_3_s_7_0_S0:CTOF_DEL, 0.147,R63C181B.A0,R63C181B.F0,ts/SLICE_4863:ROUTE, 0.000,R63C181B.F0,R63C181B.DI0,ts/rdclk_RNO">Data path</A> ts/SLICE_317 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R74C127C.CLK to    R74C127C.Q1 <A href="#@comp:ts/SLICE_317">ts/SLICE_317</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         4     0.561<A href="#@net:ts/slowclock[4]:R74C127C.Q1:R73C127C.B1:0.561">    R74C127C.Q1 to R73C127C.B1   </A> <A href="#@net:ts/slowclock[4]">ts/slowclock[4]</A>
C1TOFCO_DE  ---     0.277    R73C127C.B1 to   R73C127C.FCO <A href="#@comp:ts/SLICE_321">ts/SLICE_321</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_4:R73C127C.FCO:R73C128A.FCI:0.000">   R73C127C.FCO to R73C128A.FCI  </A> <A href="#@net:ts/slowclock_3_cry_4">ts/slowclock_3_cry_4</A>
FCITOFCO_D  ---     0.058   R73C128A.FCI to   R73C128A.FCO <A href="#@comp:ts/SLICE_322">ts/SLICE_322</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_6:R73C128A.FCO:R73C128B.FCI:0.000">   R73C128A.FCO to R73C128B.FCI  </A> <A href="#@net:ts/slowclock_3_cry_6">ts/slowclock_3_cry_6</A>
FCITOF0_DE  ---     0.133   R73C128B.FCI to    R73C128B.F0 <A href="#@comp:ts/SLICE_323">ts/SLICE_323</A>
ROUTE         2     3.138<A href="#@net:ts/slowclock_3_s_7_0_S0:R73C128B.F0:R63C181B.A0:3.138">    R73C128B.F0 to R63C181B.A0   </A> <A href="#@net:ts/slowclock_3_s_7_0_S0">ts/slowclock_3_s_7_0_S0</A>
CTOF_DEL    ---     0.147    R63C181B.A0 to    R63C181B.F0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A>
ROUTE         1     0.000<A href="#@net:ts/rdclk_RNO:R63C181B.F0:R63C181B.DI0:0.000">    R63C181B.F0 to R63C181B.DI0  </A> <A href="#@net:ts/rdclk_RNO">ts/rdclk_RNO</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    4.557   (18.8% logic, 81.2% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R74C127C.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127C.CLK:3.336"> PLL_R79C5.CLKOK to R74C127C.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:3.336"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2555.445ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_316">ts/slowclock[1]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               4.494ns  (22.6% logic, 77.4% route), 6 logic levels.

 Constraint Details:

      4.494ns physical path delay ts/SLICE_316 to ts/SLICE_4863 meets
    2560.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2559.939ns) by 2555.445ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.243,R74C127B.CLK,R74C127B.Q0,ts/SLICE_316:ROUTE, 0.340,R74C127B.Q0,R73C127B.D0,ts/slowclock[1]:C0TOFCO_DEL, 0.377,R73C127B.D0,R73C127B.FCO,ts/SLICE_320:ROUTE, 0.000,R73C127B.FCO,R73C127C.FCI,ts/slowclock_3_cry_2:FCITOFCO_DEL, 0.058,R73C127C.FCI,R73C127C.FCO,ts/SLICE_321:ROUTE, 0.000,R73C127C.FCO,R73C128A.FCI,ts/slowclock_3_cry_4:FCITOFCO_DEL, 0.058,R73C128A.FCI,R73C128A.FCO,ts/SLICE_322:ROUTE, 0.000,R73C128A.FCO,R73C128B.FCI,ts/slowclock_3_cry_6:FCITOF0_DEL, 0.133,R73C128B.FCI,R73C128B.F0,ts/SLICE_323:ROUTE, 3.138,R73C128B.F0,R63C181B.A0,ts/slowclock_3_s_7_0_S0:CTOF_DEL, 0.147,R63C181B.A0,R63C181B.F0,ts/SLICE_4863:ROUTE, 0.000,R63C181B.F0,R63C181B.DI0,ts/rdclk_RNO">Data path</A> ts/SLICE_316 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R74C127B.CLK to    R74C127B.Q0 <A href="#@comp:ts/SLICE_316">ts/SLICE_316</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         3     0.340<A href="#@net:ts/slowclock[1]:R74C127B.Q0:R73C127B.D0:0.340">    R74C127B.Q0 to R73C127B.D0   </A> <A href="#@net:ts/slowclock[1]">ts/slowclock[1]</A>
C0TOFCO_DE  ---     0.377    R73C127B.D0 to   R73C127B.FCO <A href="#@comp:ts/SLICE_320">ts/SLICE_320</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_2:R73C127B.FCO:R73C127C.FCI:0.000">   R73C127B.FCO to R73C127C.FCI  </A> <A href="#@net:ts/slowclock_3_cry_2">ts/slowclock_3_cry_2</A>
FCITOFCO_D  ---     0.058   R73C127C.FCI to   R73C127C.FCO <A href="#@comp:ts/SLICE_321">ts/SLICE_321</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_4:R73C127C.FCO:R73C128A.FCI:0.000">   R73C127C.FCO to R73C128A.FCI  </A> <A href="#@net:ts/slowclock_3_cry_4">ts/slowclock_3_cry_4</A>
FCITOFCO_D  ---     0.058   R73C128A.FCI to   R73C128A.FCO <A href="#@comp:ts/SLICE_322">ts/SLICE_322</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_6:R73C128A.FCO:R73C128B.FCI:0.000">   R73C128A.FCO to R73C128B.FCI  </A> <A href="#@net:ts/slowclock_3_cry_6">ts/slowclock_3_cry_6</A>
FCITOF0_DE  ---     0.133   R73C128B.FCI to    R73C128B.F0 <A href="#@comp:ts/SLICE_323">ts/SLICE_323</A>
ROUTE         2     3.138<A href="#@net:ts/slowclock_3_s_7_0_S0:R73C128B.F0:R63C181B.A0:3.138">    R73C128B.F0 to R63C181B.A0   </A> <A href="#@net:ts/slowclock_3_s_7_0_S0">ts/slowclock_3_s_7_0_S0</A>
CTOF_DEL    ---     0.147    R63C181B.A0 to    R63C181B.F0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A>
ROUTE         1     0.000<A href="#@net:ts/rdclk_RNO:R63C181B.F0:R63C181B.DI0:0.000">    R63C181B.F0 to R63C181B.DI0  </A> <A href="#@net:ts/rdclk_RNO">ts/rdclk_RNO</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    4.494   (22.6% logic, 77.4% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R74C127B.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127B.CLK:3.336"> PLL_R79C5.CLKOK to R74C127B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:3.336"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2555.503ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_317">ts/slowclock[3]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               4.436ns  (21.6% logic, 78.4% route), 5 logic levels.

 Constraint Details:

      4.436ns physical path delay ts/SLICE_317 to ts/SLICE_4863 meets
    2560.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2559.939ns) by 2555.503ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.243,R74C127C.CLK,R74C127C.Q0,ts/SLICE_317:ROUTE, 0.340,R74C127C.Q0,R73C127C.D0,ts/slowclock[3]:C0TOFCO_DEL, 0.377,R73C127C.D0,R73C127C.FCO,ts/SLICE_321:ROUTE, 0.000,R73C127C.FCO,R73C128A.FCI,ts/slowclock_3_cry_4:FCITOFCO_DEL, 0.058,R73C128A.FCI,R73C128A.FCO,ts/SLICE_322:ROUTE, 0.000,R73C128A.FCO,R73C128B.FCI,ts/slowclock_3_cry_6:FCITOF0_DEL, 0.133,R73C128B.FCI,R73C128B.F0,ts/SLICE_323:ROUTE, 3.138,R73C128B.F0,R63C181B.A0,ts/slowclock_3_s_7_0_S0:CTOF_DEL, 0.147,R63C181B.A0,R63C181B.F0,ts/SLICE_4863:ROUTE, 0.000,R63C181B.F0,R63C181B.DI0,ts/rdclk_RNO">Data path</A> ts/SLICE_317 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R74C127C.CLK to    R74C127C.Q0 <A href="#@comp:ts/SLICE_317">ts/SLICE_317</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         4     0.340<A href="#@net:ts/slowclock[3]:R74C127C.Q0:R73C127C.D0:0.340">    R74C127C.Q0 to R73C127C.D0   </A> <A href="#@net:ts/slowclock[3]">ts/slowclock[3]</A>
C0TOFCO_DE  ---     0.377    R73C127C.D0 to   R73C127C.FCO <A href="#@comp:ts/SLICE_321">ts/SLICE_321</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_4:R73C127C.FCO:R73C128A.FCI:0.000">   R73C127C.FCO to R73C128A.FCI  </A> <A href="#@net:ts/slowclock_3_cry_4">ts/slowclock_3_cry_4</A>
FCITOFCO_D  ---     0.058   R73C128A.FCI to   R73C128A.FCO <A href="#@comp:ts/SLICE_322">ts/SLICE_322</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_6:R73C128A.FCO:R73C128B.FCI:0.000">   R73C128A.FCO to R73C128B.FCI  </A> <A href="#@net:ts/slowclock_3_cry_6">ts/slowclock_3_cry_6</A>
FCITOF0_DE  ---     0.133   R73C128B.FCI to    R73C128B.F0 <A href="#@comp:ts/SLICE_323">ts/SLICE_323</A>
ROUTE         2     3.138<A href="#@net:ts/slowclock_3_s_7_0_S0:R73C128B.F0:R63C181B.A0:3.138">    R73C128B.F0 to R63C181B.A0   </A> <A href="#@net:ts/slowclock_3_s_7_0_S0">ts/slowclock_3_s_7_0_S0</A>
CTOF_DEL    ---     0.147    R63C181B.A0 to    R63C181B.F0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A>
ROUTE         1     0.000<A href="#@net:ts/rdclk_RNO:R63C181B.F0:R63C181B.DI0:0.000">    R63C181B.F0 to R63C181B.DI0  </A> <A href="#@net:ts/rdclk_RNO">ts/rdclk_RNO</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    4.436   (21.6% logic, 78.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R74C127C.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C127C.CLK:3.336"> PLL_R79C5.CLKOK to R74C127C.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:3.336"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2555.676ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_318">ts/slowclock[6]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               4.263ns  (18.8% logic, 81.2% route), 4 logic levels.

 Constraint Details:

      4.263ns physical path delay ts/SLICE_318 to ts/SLICE_4863 meets
    2560.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2559.939ns) by 2555.676ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.243,R74C128A.CLK,R74C128A.Q1,ts/SLICE_318:ROUTE, 0.325,R74C128A.Q1,R73C128A.D1,ts/slowclock[6]:C1TOFCO_DEL, 0.277,R73C128A.D1,R73C128A.FCO,ts/SLICE_322:ROUTE, 0.000,R73C128A.FCO,R73C128B.FCI,ts/slowclock_3_cry_6:FCITOF0_DEL, 0.133,R73C128B.FCI,R73C128B.F0,ts/SLICE_323:ROUTE, 3.138,R73C128B.F0,R63C181B.A0,ts/slowclock_3_s_7_0_S0:CTOF_DEL, 0.147,R63C181B.A0,R63C181B.F0,ts/SLICE_4863:ROUTE, 0.000,R63C181B.F0,R63C181B.DI0,ts/rdclk_RNO">Data path</A> ts/SLICE_318 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R74C128A.CLK to    R74C128A.Q1 <A href="#@comp:ts/SLICE_318">ts/SLICE_318</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         2     0.325<A href="#@net:ts/slowclock[6]:R74C128A.Q1:R73C128A.D1:0.325">    R74C128A.Q1 to R73C128A.D1   </A> <A href="#@net:ts/slowclock[6]">ts/slowclock[6]</A>
C1TOFCO_DE  ---     0.277    R73C128A.D1 to   R73C128A.FCO <A href="#@comp:ts/SLICE_322">ts/SLICE_322</A>
ROUTE         1     0.000<A href="#@net:ts/slowclock_3_cry_6:R73C128A.FCO:R73C128B.FCI:0.000">   R73C128A.FCO to R73C128B.FCI  </A> <A href="#@net:ts/slowclock_3_cry_6">ts/slowclock_3_cry_6</A>
FCITOF0_DE  ---     0.133   R73C128B.FCI to    R73C128B.F0 <A href="#@comp:ts/SLICE_323">ts/SLICE_323</A>
ROUTE         2     3.138<A href="#@net:ts/slowclock_3_s_7_0_S0:R73C128B.F0:R63C181B.A0:3.138">    R73C128B.F0 to R63C181B.A0   </A> <A href="#@net:ts/slowclock_3_s_7_0_S0">ts/slowclock_3_s_7_0_S0</A>
CTOF_DEL    ---     0.147    R63C181B.A0 to    R63C181B.F0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A>
ROUTE         1     0.000<A href="#@net:ts/rdclk_RNO:R63C181B.F0:R63C181B.DI0:0.000">    R63C181B.F0 to R63C181B.DI0  </A> <A href="#@net:ts/rdclk_RNO">ts/rdclk_RNO</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    4.263   (18.8% logic, 81.2% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R74C128A.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R74C128A.CLK:3.336"> PLL_R79C5.CLKOK to R74C128A.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:3.336"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2555.744ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_323">ts/slowclock[7]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               4.195ns  (12.8% logic, 87.2% route), 3 logic levels.

 Constraint Details:

      4.195ns physical path delay ts/SLICE_323 to ts/SLICE_4863 meets
    2560.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2559.939ns) by 2555.744ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.243,R73C128B.CLK,R73C128B.Q0,ts/SLICE_323:ROUTE, 0.520,R73C128B.Q0,R73C128B.B0,ts/slowclock_i[7]:CTOF_DEL, 0.147,R73C128B.B0,R73C128B.F0,ts/SLICE_323:ROUTE, 3.138,R73C128B.F0,R63C181B.A0,ts/slowclock_3_s_7_0_S0:CTOF_DEL, 0.147,R63C181B.A0,R63C181B.F0,ts/SLICE_4863:ROUTE, 0.000,R63C181B.F0,R63C181B.DI0,ts/rdclk_RNO">Data path</A> ts/SLICE_323 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R73C128B.CLK to    R73C128B.Q0 <A href="#@comp:ts/SLICE_323">ts/SLICE_323</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         2     0.520<A href="#@net:ts/slowclock_i[7]:R73C128B.Q0:R73C128B.B0:0.520">    R73C128B.Q0 to R73C128B.B0   </A> <A href="#@net:ts/slowclock_i[7]">ts/slowclock_i[7]</A>
CTOF_DEL    ---     0.147    R73C128B.B0 to    R73C128B.F0 <A href="#@comp:ts/SLICE_323">ts/SLICE_323</A>
ROUTE         2     3.138<A href="#@net:ts/slowclock_3_s_7_0_S0:R73C128B.F0:R63C181B.A0:3.138">    R73C128B.F0 to R63C181B.A0   </A> <A href="#@net:ts/slowclock_3_s_7_0_S0">ts/slowclock_3_s_7_0_S0</A>
CTOF_DEL    ---     0.147    R63C181B.A0 to    R63C181B.F0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A>
ROUTE         1     0.000<A href="#@net:ts/rdclk_RNO:R63C181B.F0:R63C181B.DI0:0.000">    R63C181B.F0 to R63C181B.DI0  </A> <A href="#@net:ts/rdclk_RNO">ts/rdclk_RNO</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    4.195   (12.8% logic, 87.2% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R73C128B.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R73C128B.CLK:3.336"> PLL_R79C5.CLKOK to R73C128B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:3.336"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2556.425ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_323">ts/slowclock[7]</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               3.514ns  (11.1% logic, 88.9% route), 2 logic levels.

 Constraint Details:

      3.514ns physical path delay ts/SLICE_323 to ts/SLICE_4863 meets
    2560.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2559.939ns) by 2556.425ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.243,R73C128B.CLK,R73C128B.Q0,ts/SLICE_323:ROUTE, 3.124,R73C128B.Q0,R63C181B.B0,ts/slowclock_i[7]:CTOF_DEL, 0.147,R63C181B.B0,R63C181B.F0,ts/SLICE_4863:ROUTE, 0.000,R63C181B.F0,R63C181B.DI0,ts/rdclk_RNO">Data path</A> ts/SLICE_323 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R73C128B.CLK to    R73C128B.Q0 <A href="#@comp:ts/SLICE_323">ts/SLICE_323</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE         2     3.124<A href="#@net:ts/slowclock_i[7]:R73C128B.Q0:R63C181B.B0:3.124">    R73C128B.Q0 to R63C181B.B0   </A> <A href="#@net:ts/slowclock_i[7]">ts/slowclock_i[7]</A>
CTOF_DEL    ---     0.147    R63C181B.B0 to    R63C181B.F0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A>
ROUTE         1     0.000<A href="#@net:ts/rdclk_RNO:R63C181B.F0:R63C181B.DI0:0.000">    R63C181B.F0 to R63C181B.DI0  </A> <A href="#@net:ts/rdclk_RNO">ts/rdclk_RNO</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    3.514   (11.1% logic, 88.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R73C128B.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_323:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R73C128B.CLK:3.336"> PLL_R79C5.CLKOK to R73C128B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:3.336"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2556.564ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/SLICE_4863">ts/rdclk</A>  (from <A href="#@net:clk[5]">clk[5]</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/SLICE_412">ts/clkOut1</A>  (to <A href="#@net:clk[5]">clk[5]</A> +)

   Delay:               3.375ns  (11.6% logic, 88.4% route), 2 logic levels.

 Constraint Details:

      3.375ns physical path delay ts/SLICE_4863 to ts/SLICE_412 meets
    2560.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2559.939ns) by 2556.564ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:REG_DEL, 0.243,R63C181B.CLK,R63C181B.Q0,ts/SLICE_4863:ROUTE, 2.985,R63C181B.Q0,R73C126C.C0,ts/rdclk:CTOF_DEL, 0.147,R73C126C.C0,R73C126C.F0,ts/SLICE_412:ROUTE, 0.000,R73C126C.F0,R73C126C.DI0,ts/clkOut1_0">Data path</A> ts/SLICE_4863 to ts/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R63C181B.CLK to    R63C181B.Q0 <A href="#@comp:ts/SLICE_4863">ts/SLICE_4863</A> (from <A href="#@net:clk[5]">clk[5]</A>)
ROUTE        24     2.985<A href="#@net:ts/rdclk:R63C181B.Q0:R73C126C.C0:2.985">    R63C181B.Q0 to R73C126C.C0   </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
CTOF_DEL    ---     0.147    R73C126C.C0 to    R73C126C.F0 <A href="#@comp:ts/SLICE_412">ts/SLICE_412</A>
ROUTE         1     0.000<A href="#@net:ts/clkOut1_0:R73C126C.F0:R73C126C.DI0:0.000">    R73C126C.F0 to R73C126C.DI0  </A> <A href="#@net:ts/clkOut1_0">ts/clkOut1_0</A> (to <A href="#@net:clk[5]">clk[5]</A>)
                  --------
                    3.375   (11.6% logic, 88.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R63C181B.CLK,clk[5]">Source Clock Path</A> PClk/PLLInst_0 to ts/SLICE_4863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R63C181B.CLK:3.336"> PLL_R79C5.CLKOK to R63C181B.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk[5]' 0.390625 MHz ;:ROUTE, 3.336,PLL_R79C5.CLKOK,R73C126C.CLK,clk[5]">Destination Clock Path</A> PClk/PLLInst_0 to ts/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.336<A href="#@net:clk[5]:PLL_R79C5.CLKOK:R73C126C.CLK:3.336"> PLL_R79C5.CLKOK to R73C126C.CLK  </A> <A href="#@net:clk[5]">clk[5]</A>
                  --------
                    3.336   (0.0% logic, 100.0% route), 0 logic levels.

Report:  211.595MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY PORT 'MCLK' 200.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "MCLK" 200.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 1.701ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (from <A href="#@net:ts/rdclk">ts/rdclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (to <A href="#@net:ts/rdclk">ts/rdclk</A> +)

   Delay:               3.238ns  (33.7% logic, 66.3% route), 9 logic levels.

 Constraint Details:

      3.238ns physical path delay ts/rfif/SLICE_14 to ts/rfif/SLICE_14 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 1.701ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.243,R65C109A.CLK,R65C109A.Q0,ts/rfif/SLICE_14:ROUTE, 0.757,R65C109A.Q0,R66C117B.D1,ts/empty:CTOF_DEL, 0.147,R66C117B.D1,R66C117B.F1,ts/SLICE_4835:ROUTE, 1.391,R66C117B.F1,R65C107A.A1,ts/rfif/rden_i:C1TOFCO_DEL, 0.277,R65C107A.A1,R65C107A.FCO,ts/rfif/SLICE_13:ROUTE, 0.000,R65C107A.FCO,R65C107B.FCI,ts/rfif/cmp_ci:FCITOFCO_DEL, 0.058,R65C107B.FCI,R65C107B.FCO,ts/rfif/SLICE_3:ROUTE, 0.000,R65C107B.FCO,R65C107C.FCI,ts/rfif/co0_4:FCITOFCO_DEL, 0.058,R65C107C.FCI,R65C107C.FCO,ts/rfif/SLICE_22:ROUTE, 0.000,R65C107C.FCO,R65C108A.FCI,ts/rfif/co1_4:FCITOFCO_DEL, 0.058,R65C108A.FCI,R65C108A.FCO,ts/rfif/SLICE_21:ROUTE, 0.000,R65C108A.FCO,R65C108B.FCI,ts/rfif/co2_4:FCITOFCO_DEL, 0.058,R65C108B.FCI,R65C108B.FCO,ts/rfif/SLICE_20:ROUTE, 0.000,R65C108B.FCO,R65C108C.FCI,ts/rfif/co3_2:FCITOFCO_DEL, 0.058,R65C108C.FCI,R65C108C.FCO,ts/rfif/SLICE_19:ROUTE, 0.000,R65C108C.FCO,R65C109A.FCI,ts/rfif/empty_d_c:FCITOF0_DEL, 0.133,R65C109A.FCI,R65C109A.F0,ts/rfif/SLICE_14:ROUTE, 0.000,R65C109A.F0,R65C109A.DI0,ts/rfif/empty_d">Data path</A> ts/rfif/SLICE_14 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R65C109A.CLK to    R65C109A.Q0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A> (from <A href="#@net:ts/rdclk">ts/rdclk</A>)
ROUTE         3     0.757<A href="#@net:ts/empty:R65C109A.Q0:R66C117B.D1:0.757">    R65C109A.Q0 to R66C117B.D1   </A> <A href="#@net:ts/empty">ts/empty</A>
CTOF_DEL    ---     0.147    R66C117B.D1 to    R66C117B.F1 <A href="#@comp:ts/SLICE_4835">ts/SLICE_4835</A>
ROUTE        17     1.391<A href="#@net:ts/rfif/rden_i:R66C117B.F1:R65C107A.A1:1.391">    R66C117B.F1 to R65C107A.A1   </A> <A href="#@net:ts/rfif/rden_i">ts/rfif/rden_i</A>
C1TOFCO_DE  ---     0.277    R65C107A.A1 to   R65C107A.FCO <A href="#@comp:ts/rfif/SLICE_13">ts/rfif/SLICE_13</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/cmp_ci:R65C107A.FCO:R65C107B.FCI:0.000">   R65C107A.FCO to R65C107B.FCI  </A> <A href="#@net:ts/rfif/cmp_ci">ts/rfif/cmp_ci</A>
FCITOFCO_D  ---     0.058   R65C107B.FCI to   R65C107B.FCO <A href="#@comp:ts/rfif/SLICE_3">ts/rfif/SLICE_3</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co0_4:R65C107B.FCO:R65C107C.FCI:0.000">   R65C107B.FCO to R65C107C.FCI  </A> <A href="#@net:ts/rfif/co0_4">ts/rfif/co0_4</A>
FCITOFCO_D  ---     0.058   R65C107C.FCI to   R65C107C.FCO <A href="#@comp:ts/rfif/SLICE_22">ts/rfif/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co1_4:R65C107C.FCO:R65C108A.FCI:0.000">   R65C107C.FCO to R65C108A.FCI  </A> <A href="#@net:ts/rfif/co1_4">ts/rfif/co1_4</A>
FCITOFCO_D  ---     0.058   R65C108A.FCI to   R65C108A.FCO <A href="#@comp:ts/rfif/SLICE_21">ts/rfif/SLICE_21</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co2_4:R65C108A.FCO:R65C108B.FCI:0.000">   R65C108A.FCO to R65C108B.FCI  </A> <A href="#@net:ts/rfif/co2_4">ts/rfif/co2_4</A>
FCITOFCO_D  ---     0.058   R65C108B.FCI to   R65C108B.FCO <A href="#@comp:ts/rfif/SLICE_20">ts/rfif/SLICE_20</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co3_2:R65C108B.FCO:R65C108C.FCI:0.000">   R65C108B.FCO to R65C108C.FCI  </A> <A href="#@net:ts/rfif/co3_2">ts/rfif/co3_2</A>
FCITOFCO_D  ---     0.058   R65C108C.FCI to   R65C108C.FCO <A href="#@comp:ts/rfif/SLICE_19">ts/rfif/SLICE_19</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d_c:R65C108C.FCO:R65C109A.FCI:0.000">   R65C108C.FCO to R65C109A.FCI  </A> <A href="#@net:ts/rfif/empty_d_c">ts/rfif/empty_d_c</A>
FCITOF0_DE  ---     0.133   R65C109A.FCI to    R65C109A.F0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d:R65C109A.F0:R65C109A.DI0:0.000">    R65C109A.F0 to R65C109A.DI0  </A> <A href="#@net:ts/rfif/empty_d">ts/rfif/empty_d</A> (to <A href="#@net:ts/rdclk">ts/rdclk</A>)
                  --------
                    3.238   (33.7% logic, 66.3% route), 9 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Source Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Destination Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.877ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (from <A href="#@net:ts/rdclk">ts/rdclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (to <A href="#@net:ts/rdclk">ts/rdclk</A> +)

   Delay:               3.062ns  (35.6% logic, 64.4% route), 9 logic levels.

 Constraint Details:

      3.062ns physical path delay ts/rfif/SLICE_14 to ts/rfif/SLICE_14 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 1.877ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.243,R65C109A.CLK,R65C109A.Q0,ts/rfif/SLICE_14:ROUTE, 0.757,R65C109A.Q0,R66C117B.D1,ts/empty:CTOF_DEL, 0.147,R66C117B.D1,R66C117B.F1,ts/SLICE_4835:ROUTE, 1.215,R66C117B.F1,R65C107A.B1,ts/rfif/rden_i:C1TOFCO_DEL, 0.277,R65C107A.B1,R65C107A.FCO,ts/rfif/SLICE_13:ROUTE, 0.000,R65C107A.FCO,R65C107B.FCI,ts/rfif/cmp_ci:FCITOFCO_DEL, 0.058,R65C107B.FCI,R65C107B.FCO,ts/rfif/SLICE_3:ROUTE, 0.000,R65C107B.FCO,R65C107C.FCI,ts/rfif/co0_4:FCITOFCO_DEL, 0.058,R65C107C.FCI,R65C107C.FCO,ts/rfif/SLICE_22:ROUTE, 0.000,R65C107C.FCO,R65C108A.FCI,ts/rfif/co1_4:FCITOFCO_DEL, 0.058,R65C108A.FCI,R65C108A.FCO,ts/rfif/SLICE_21:ROUTE, 0.000,R65C108A.FCO,R65C108B.FCI,ts/rfif/co2_4:FCITOFCO_DEL, 0.058,R65C108B.FCI,R65C108B.FCO,ts/rfif/SLICE_20:ROUTE, 0.000,R65C108B.FCO,R65C108C.FCI,ts/rfif/co3_2:FCITOFCO_DEL, 0.058,R65C108C.FCI,R65C108C.FCO,ts/rfif/SLICE_19:ROUTE, 0.000,R65C108C.FCO,R65C109A.FCI,ts/rfif/empty_d_c:FCITOF0_DEL, 0.133,R65C109A.FCI,R65C109A.F0,ts/rfif/SLICE_14:ROUTE, 0.000,R65C109A.F0,R65C109A.DI0,ts/rfif/empty_d">Data path</A> ts/rfif/SLICE_14 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R65C109A.CLK to    R65C109A.Q0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A> (from <A href="#@net:ts/rdclk">ts/rdclk</A>)
ROUTE         3     0.757<A href="#@net:ts/empty:R65C109A.Q0:R66C117B.D1:0.757">    R65C109A.Q0 to R66C117B.D1   </A> <A href="#@net:ts/empty">ts/empty</A>
CTOF_DEL    ---     0.147    R66C117B.D1 to    R66C117B.F1 <A href="#@comp:ts/SLICE_4835">ts/SLICE_4835</A>
ROUTE        17     1.215<A href="#@net:ts/rfif/rden_i:R66C117B.F1:R65C107A.B1:1.215">    R66C117B.F1 to R65C107A.B1   </A> <A href="#@net:ts/rfif/rden_i">ts/rfif/rden_i</A>
C1TOFCO_DE  ---     0.277    R65C107A.B1 to   R65C107A.FCO <A href="#@comp:ts/rfif/SLICE_13">ts/rfif/SLICE_13</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/cmp_ci:R65C107A.FCO:R65C107B.FCI:0.000">   R65C107A.FCO to R65C107B.FCI  </A> <A href="#@net:ts/rfif/cmp_ci">ts/rfif/cmp_ci</A>
FCITOFCO_D  ---     0.058   R65C107B.FCI to   R65C107B.FCO <A href="#@comp:ts/rfif/SLICE_3">ts/rfif/SLICE_3</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co0_4:R65C107B.FCO:R65C107C.FCI:0.000">   R65C107B.FCO to R65C107C.FCI  </A> <A href="#@net:ts/rfif/co0_4">ts/rfif/co0_4</A>
FCITOFCO_D  ---     0.058   R65C107C.FCI to   R65C107C.FCO <A href="#@comp:ts/rfif/SLICE_22">ts/rfif/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co1_4:R65C107C.FCO:R65C108A.FCI:0.000">   R65C107C.FCO to R65C108A.FCI  </A> <A href="#@net:ts/rfif/co1_4">ts/rfif/co1_4</A>
FCITOFCO_D  ---     0.058   R65C108A.FCI to   R65C108A.FCO <A href="#@comp:ts/rfif/SLICE_21">ts/rfif/SLICE_21</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co2_4:R65C108A.FCO:R65C108B.FCI:0.000">   R65C108A.FCO to R65C108B.FCI  </A> <A href="#@net:ts/rfif/co2_4">ts/rfif/co2_4</A>
FCITOFCO_D  ---     0.058   R65C108B.FCI to   R65C108B.FCO <A href="#@comp:ts/rfif/SLICE_20">ts/rfif/SLICE_20</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co3_2:R65C108B.FCO:R65C108C.FCI:0.000">   R65C108B.FCO to R65C108C.FCI  </A> <A href="#@net:ts/rfif/co3_2">ts/rfif/co3_2</A>
FCITOFCO_D  ---     0.058   R65C108C.FCI to   R65C108C.FCO <A href="#@comp:ts/rfif/SLICE_19">ts/rfif/SLICE_19</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d_c:R65C108C.FCO:R65C109A.FCI:0.000">   R65C108C.FCO to R65C109A.FCI  </A> <A href="#@net:ts/rfif/empty_d_c">ts/rfif/empty_d_c</A>
FCITOF0_DE  ---     0.133   R65C109A.FCI to    R65C109A.F0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d:R65C109A.F0:R65C109A.DI0:0.000">    R65C109A.F0 to R65C109A.DI0  </A> <A href="#@net:ts/rfif/empty_d">ts/rfif/empty_d</A> (to <A href="#@net:ts/rdclk">ts/rdclk</A>)
                  --------
                    3.062   (35.6% logic, 64.4% route), 9 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Source Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Destination Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.970ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/rfif/SLICE_4886">ts/rfif/FF_29</A>  (from <A href="#@net:ts/rdclk">ts/rdclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (to <A href="#@net:ts/rdclk">ts/rdclk</A> +)

   Delay:               2.969ns  (35.8% logic, 64.2% route), 7 logic levels.

 Constraint Details:

      2.969ns physical path delay ts/rfif/SLICE_4886 to ts/rfif/SLICE_14 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 1.970ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.243,R67C108C.CLK,R67C108C.Q0,ts/rfif/SLICE_4886:ROUTE, 0.827,R67C108C.Q0,R64C108D.B1,ts/rfif/w_gcount_r24:CTOF_DEL, 0.147,R64C108D.B1,R64C108D.F1,ts/rfif/SLICE_5187:ROUTE, 0.367,R64C108D.F1,R64C108D.A0,ts/rfif/wcount_r4:CTOF_DEL, 0.147,R64C108D.A0,R64C108D.F0,ts/rfif/SLICE_5187:ROUTE, 0.712,R64C108D.F0,R65C108A.B1,ts/rfif/wcount_r1:C1TOFCO_DEL, 0.277,R65C108A.B1,R65C108A.FCO,ts/rfif/SLICE_21:ROUTE, 0.000,R65C108A.FCO,R65C108B.FCI,ts/rfif/co2_4:FCITOFCO_DEL, 0.058,R65C108B.FCI,R65C108B.FCO,ts/rfif/SLICE_20:ROUTE, 0.000,R65C108B.FCO,R65C108C.FCI,ts/rfif/co3_2:FCITOFCO_DEL, 0.058,R65C108C.FCI,R65C108C.FCO,ts/rfif/SLICE_19:ROUTE, 0.000,R65C108C.FCO,R65C109A.FCI,ts/rfif/empty_d_c:FCITOF0_DEL, 0.133,R65C109A.FCI,R65C109A.F0,ts/rfif/SLICE_14:ROUTE, 0.000,R65C109A.F0,R65C109A.DI0,ts/rfif/empty_d">Data path</A> ts/rfif/SLICE_4886 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R67C108C.CLK to    R67C108C.Q0 <A href="#@comp:ts/rfif/SLICE_4886">ts/rfif/SLICE_4886</A> (from <A href="#@net:ts/rdclk">ts/rdclk</A>)
ROUTE         3     0.827<A href="#@net:ts/rfif/w_gcount_r24:R67C108C.Q0:R64C108D.B1:0.827">    R67C108C.Q0 to R64C108D.B1   </A> <A href="#@net:ts/rfif/w_gcount_r24">ts/rfif/w_gcount_r24</A>
CTOF_DEL    ---     0.147    R64C108D.B1 to    R64C108D.F1 <A href="#@comp:ts/rfif/SLICE_5187">ts/rfif/SLICE_5187</A>
ROUTE         2     0.367<A href="#@net:ts/rfif/wcount_r4:R64C108D.F1:R64C108D.A0:0.367">    R64C108D.F1 to R64C108D.A0   </A> <A href="#@net:ts/rfif/wcount_r4">ts/rfif/wcount_r4</A>
CTOF_DEL    ---     0.147    R64C108D.A0 to    R64C108D.F0 <A href="#@comp:ts/rfif/SLICE_5187">ts/rfif/SLICE_5187</A>
ROUTE         1     0.712<A href="#@net:ts/rfif/wcount_r1:R64C108D.F0:R65C108A.B1:0.712">    R64C108D.F0 to R65C108A.B1   </A> <A href="#@net:ts/rfif/wcount_r1">ts/rfif/wcount_r1</A>
C1TOFCO_DE  ---     0.277    R65C108A.B1 to   R65C108A.FCO <A href="#@comp:ts/rfif/SLICE_21">ts/rfif/SLICE_21</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co2_4:R65C108A.FCO:R65C108B.FCI:0.000">   R65C108A.FCO to R65C108B.FCI  </A> <A href="#@net:ts/rfif/co2_4">ts/rfif/co2_4</A>
FCITOFCO_D  ---     0.058   R65C108B.FCI to   R65C108B.FCO <A href="#@comp:ts/rfif/SLICE_20">ts/rfif/SLICE_20</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co3_2:R65C108B.FCO:R65C108C.FCI:0.000">   R65C108B.FCO to R65C108C.FCI  </A> <A href="#@net:ts/rfif/co3_2">ts/rfif/co3_2</A>
FCITOFCO_D  ---     0.058   R65C108C.FCI to   R65C108C.FCO <A href="#@comp:ts/rfif/SLICE_19">ts/rfif/SLICE_19</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d_c:R65C108C.FCO:R65C109A.FCI:0.000">   R65C108C.FCO to R65C109A.FCI  </A> <A href="#@net:ts/rfif/empty_d_c">ts/rfif/empty_d_c</A>
FCITOF0_DE  ---     0.133   R65C109A.FCI to    R65C109A.F0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d:R65C109A.F0:R65C109A.DI0:0.000">    R65C109A.F0 to R65C109A.DI0  </A> <A href="#@net:ts/rfif/empty_d">ts/rfif/empty_d</A> (to <A href="#@net:ts/rdclk">ts/rdclk</A>)
                  --------
                    2.969   (35.8% logic, 64.2% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R67C108C.CLK,ts/rdclk">Source Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_4886:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R67C108C.CLK:2.284">    R63C181B.Q0 to R67C108C.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Destination Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.173ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/rfif/SLICE_4886">ts/rfif/FF_28</A>  (from <A href="#@net:ts/rdclk">ts/rdclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (to <A href="#@net:ts/rdclk">ts/rdclk</A> +)

   Delay:               2.766ns  (38.4% logic, 61.6% route), 7 logic levels.

 Constraint Details:

      2.766ns physical path delay ts/rfif/SLICE_4886 to ts/rfif/SLICE_14 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.173ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.243,R67C108C.CLK,R67C108C.Q1,ts/rfif/SLICE_4886:ROUTE, 0.624,R67C108C.Q1,R64C108D.D1,ts/rfif/w_gcount_r25:CTOF_DEL, 0.147,R64C108D.D1,R64C108D.F1,ts/rfif/SLICE_5187:ROUTE, 0.367,R64C108D.F1,R64C108D.A0,ts/rfif/wcount_r4:CTOF_DEL, 0.147,R64C108D.A0,R64C108D.F0,ts/rfif/SLICE_5187:ROUTE, 0.712,R64C108D.F0,R65C108A.B1,ts/rfif/wcount_r1:C1TOFCO_DEL, 0.277,R65C108A.B1,R65C108A.FCO,ts/rfif/SLICE_21:ROUTE, 0.000,R65C108A.FCO,R65C108B.FCI,ts/rfif/co2_4:FCITOFCO_DEL, 0.058,R65C108B.FCI,R65C108B.FCO,ts/rfif/SLICE_20:ROUTE, 0.000,R65C108B.FCO,R65C108C.FCI,ts/rfif/co3_2:FCITOFCO_DEL, 0.058,R65C108C.FCI,R65C108C.FCO,ts/rfif/SLICE_19:ROUTE, 0.000,R65C108C.FCO,R65C109A.FCI,ts/rfif/empty_d_c:FCITOF0_DEL, 0.133,R65C109A.FCI,R65C109A.F0,ts/rfif/SLICE_14:ROUTE, 0.000,R65C109A.F0,R65C109A.DI0,ts/rfif/empty_d">Data path</A> ts/rfif/SLICE_4886 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R67C108C.CLK to    R67C108C.Q1 <A href="#@comp:ts/rfif/SLICE_4886">ts/rfif/SLICE_4886</A> (from <A href="#@net:ts/rdclk">ts/rdclk</A>)
ROUTE         5     0.624<A href="#@net:ts/rfif/w_gcount_r25:R67C108C.Q1:R64C108D.D1:0.624">    R67C108C.Q1 to R64C108D.D1   </A> <A href="#@net:ts/rfif/w_gcount_r25">ts/rfif/w_gcount_r25</A>
CTOF_DEL    ---     0.147    R64C108D.D1 to    R64C108D.F1 <A href="#@comp:ts/rfif/SLICE_5187">ts/rfif/SLICE_5187</A>
ROUTE         2     0.367<A href="#@net:ts/rfif/wcount_r4:R64C108D.F1:R64C108D.A0:0.367">    R64C108D.F1 to R64C108D.A0   </A> <A href="#@net:ts/rfif/wcount_r4">ts/rfif/wcount_r4</A>
CTOF_DEL    ---     0.147    R64C108D.A0 to    R64C108D.F0 <A href="#@comp:ts/rfif/SLICE_5187">ts/rfif/SLICE_5187</A>
ROUTE         1     0.712<A href="#@net:ts/rfif/wcount_r1:R64C108D.F0:R65C108A.B1:0.712">    R64C108D.F0 to R65C108A.B1   </A> <A href="#@net:ts/rfif/wcount_r1">ts/rfif/wcount_r1</A>
C1TOFCO_DE  ---     0.277    R65C108A.B1 to   R65C108A.FCO <A href="#@comp:ts/rfif/SLICE_21">ts/rfif/SLICE_21</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co2_4:R65C108A.FCO:R65C108B.FCI:0.000">   R65C108A.FCO to R65C108B.FCI  </A> <A href="#@net:ts/rfif/co2_4">ts/rfif/co2_4</A>
FCITOFCO_D  ---     0.058   R65C108B.FCI to   R65C108B.FCO <A href="#@comp:ts/rfif/SLICE_20">ts/rfif/SLICE_20</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co3_2:R65C108B.FCO:R65C108C.FCI:0.000">   R65C108B.FCO to R65C108C.FCI  </A> <A href="#@net:ts/rfif/co3_2">ts/rfif/co3_2</A>
FCITOFCO_D  ---     0.058   R65C108C.FCI to   R65C108C.FCO <A href="#@comp:ts/rfif/SLICE_19">ts/rfif/SLICE_19</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d_c:R65C108C.FCO:R65C109A.FCI:0.000">   R65C108C.FCO to R65C109A.FCI  </A> <A href="#@net:ts/rfif/empty_d_c">ts/rfif/empty_d_c</A>
FCITOF0_DE  ---     0.133   R65C109A.FCI to    R65C109A.F0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d:R65C109A.F0:R65C109A.DI0:0.000">    R65C109A.F0 to R65C109A.DI0  </A> <A href="#@net:ts/rfif/empty_d">ts/rfif/empty_d</A> (to <A href="#@net:ts/rdclk">ts/rdclk</A>)
                  --------
                    2.766   (38.4% logic, 61.6% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R67C108C.CLK,ts/rdclk">Source Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_4886:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R67C108C.CLK:2.284">    R63C181B.Q0 to R67C108C.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Destination Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.303ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (from <A href="#@net:ts/rdclk">ts/rdclk</A> +)
   Destination:    DP16KC     Port           <A href="#@comp:ts/rfif/pdp_ram_0_0_0">ts/rfif/pdp_ram_0_0_0</A>(ASIC)  (to <A href="#@net:ts/rdclk">ts/rdclk</A> +)

   Delay:               2.724ns  (14.3% logic, 85.7% route), 2 logic levels.

 Constraint Details:

      2.724ns physical path delay ts/rfif/SLICE_14 to ts/rfif/pdp_ram_0_0_0 meets
      5.000ns delay constraint less
     -0.114ns skew and
      0.087ns CE_SET requirement (totaling 5.027ns) by 2.303ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.243,R65C109A.CLK,R65C109A.Q0,ts/rfif/SLICE_14:ROUTE, 0.757,R65C109A.Q0,R66C117B.D1,ts/empty:CTOF_DEL, 0.147,R66C117B.D1,R66C117B.F1,ts/SLICE_4835:ROUTE, 1.577,R66C117B.F1,EBR_R61C110.OCEB,ts/rfif/rden_i">Data path</A> ts/rfif/SLICE_14 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R65C109A.CLK to    R65C109A.Q0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A> (from <A href="#@net:ts/rdclk">ts/rdclk</A>)
ROUTE         3     0.757<A href="#@net:ts/empty:R65C109A.Q0:R66C117B.D1:0.757">    R65C109A.Q0 to R66C117B.D1   </A> <A href="#@net:ts/empty">ts/empty</A>
CTOF_DEL    ---     0.147    R66C117B.D1 to    R66C117B.F1 <A href="#@comp:ts/SLICE_4835">ts/SLICE_4835</A>
ROUTE        17     1.577<A href="#@net:ts/rfif/rden_i:R66C117B.F1:EBR_R61C110.OCEB:1.577">    R66C117B.F1 to EBR_R61C110.OCEB</A> <A href="#@net:ts/rfif/rden_i">ts/rfif/rden_i</A> (to <A href="#@net:ts/rdclk">ts/rdclk</A>)
                  --------
                    2.724   (14.3% logic, 85.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Source Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.398,R63C181B.Q0,EBR_R61C110.CLKB,ts/rdclk">Destination Clock Path</A> ts/SLICE_4863 to ts/rfif/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.398<A href="#@net:ts/rdclk:R63C181B.Q0:EBR_R61C110.CLKB:2.398">    R63C181B.Q0 to EBR_R61C110.CLKB</A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.398   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.322ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/rfif/SLICE_4885">ts/rfif/FF_30</A>  (from <A href="#@net:ts/rdclk">ts/rdclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (to <A href="#@net:ts/rdclk">ts/rdclk</A> +)

   Delay:               2.617ns  (44.4% logic, 55.6% route), 7 logic levels.

 Constraint Details:

      2.617ns physical path delay ts/rfif/SLICE_4885 to ts/rfif/SLICE_14 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.322ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.243,R64C108A.CLK,R64C108A.Q1,ts/rfif/SLICE_4885:ROUTE, 0.573,R64C108A.Q1,R65C108D.A1,ts/rfif/w_gcount_r23:CTOF_DEL, 0.147,R65C108D.A1,R65C108D.F1,ts/rfif/SLICE_5188:ROUTE, 0.367,R65C108D.F1,R65C108D.A0,ts/rfif/wcount_r3:CTOF_DEL, 0.147,R65C108D.A0,R65C108D.F0,ts/rfif/SLICE_5188:ROUTE, 0.514,R65C108D.F0,R65C108A.B0,ts/rfif/wcount_r0:C0TOFCO_DEL, 0.377,R65C108A.B0,R65C108A.FCO,ts/rfif/SLICE_21:ROUTE, 0.000,R65C108A.FCO,R65C108B.FCI,ts/rfif/co2_4:FCITOFCO_DEL, 0.058,R65C108B.FCI,R65C108B.FCO,ts/rfif/SLICE_20:ROUTE, 0.000,R65C108B.FCO,R65C108C.FCI,ts/rfif/co3_2:FCITOFCO_DEL, 0.058,R65C108C.FCI,R65C108C.FCO,ts/rfif/SLICE_19:ROUTE, 0.000,R65C108C.FCO,R65C109A.FCI,ts/rfif/empty_d_c:FCITOF0_DEL, 0.133,R65C109A.FCI,R65C109A.F0,ts/rfif/SLICE_14:ROUTE, 0.000,R65C109A.F0,R65C109A.DI0,ts/rfif/empty_d">Data path</A> ts/rfif/SLICE_4885 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R64C108A.CLK to    R64C108A.Q1 <A href="#@comp:ts/rfif/SLICE_4885">ts/rfif/SLICE_4885</A> (from <A href="#@net:ts/rdclk">ts/rdclk</A>)
ROUTE         3     0.573<A href="#@net:ts/rfif/w_gcount_r23:R64C108A.Q1:R65C108D.A1:0.573">    R64C108A.Q1 to R65C108D.A1   </A> <A href="#@net:ts/rfif/w_gcount_r23">ts/rfif/w_gcount_r23</A>
CTOF_DEL    ---     0.147    R65C108D.A1 to    R65C108D.F1 <A href="#@comp:ts/rfif/SLICE_5188">ts/rfif/SLICE_5188</A>
ROUTE         2     0.367<A href="#@net:ts/rfif/wcount_r3:R65C108D.F1:R65C108D.A0:0.367">    R65C108D.F1 to R65C108D.A0   </A> <A href="#@net:ts/rfif/wcount_r3">ts/rfif/wcount_r3</A>
CTOF_DEL    ---     0.147    R65C108D.A0 to    R65C108D.F0 <A href="#@comp:ts/rfif/SLICE_5188">ts/rfif/SLICE_5188</A>
ROUTE         1     0.514<A href="#@net:ts/rfif/wcount_r0:R65C108D.F0:R65C108A.B0:0.514">    R65C108D.F0 to R65C108A.B0   </A> <A href="#@net:ts/rfif/wcount_r0">ts/rfif/wcount_r0</A>
C0TOFCO_DE  ---     0.377    R65C108A.B0 to   R65C108A.FCO <A href="#@comp:ts/rfif/SLICE_21">ts/rfif/SLICE_21</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co2_4:R65C108A.FCO:R65C108B.FCI:0.000">   R65C108A.FCO to R65C108B.FCI  </A> <A href="#@net:ts/rfif/co2_4">ts/rfif/co2_4</A>
FCITOFCO_D  ---     0.058   R65C108B.FCI to   R65C108B.FCO <A href="#@comp:ts/rfif/SLICE_20">ts/rfif/SLICE_20</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co3_2:R65C108B.FCO:R65C108C.FCI:0.000">   R65C108B.FCO to R65C108C.FCI  </A> <A href="#@net:ts/rfif/co3_2">ts/rfif/co3_2</A>
FCITOFCO_D  ---     0.058   R65C108C.FCI to   R65C108C.FCO <A href="#@comp:ts/rfif/SLICE_19">ts/rfif/SLICE_19</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d_c:R65C108C.FCO:R65C109A.FCI:0.000">   R65C108C.FCO to R65C109A.FCI  </A> <A href="#@net:ts/rfif/empty_d_c">ts/rfif/empty_d_c</A>
FCITOF0_DE  ---     0.133   R65C109A.FCI to    R65C109A.F0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d:R65C109A.F0:R65C109A.DI0:0.000">    R65C109A.F0 to R65C109A.DI0  </A> <A href="#@net:ts/rfif/empty_d">ts/rfif/empty_d</A> (to <A href="#@net:ts/rdclk">ts/rdclk</A>)
                  --------
                    2.617   (44.4% logic, 55.6% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R64C108A.CLK,ts/rdclk">Source Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_4885:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R64C108A.CLK:2.284">    R63C181B.Q0 to R64C108A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Destination Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.335ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/rfif/SLICE_4886">ts/rfif/FF_28</A>  (from <A href="#@net:ts/rdclk">ts/rdclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (to <A href="#@net:ts/rdclk">ts/rdclk</A> +)

   Delay:               2.604ns  (44.7% logic, 55.3% route), 7 logic levels.

 Constraint Details:

      2.604ns physical path delay ts/rfif/SLICE_4886 to ts/rfif/SLICE_14 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.335ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.243,R67C108C.CLK,R67C108C.Q1,ts/rfif/SLICE_4886:ROUTE, 0.560,R67C108C.Q1,R65C108D.B1,ts/rfif/w_gcount_r25:CTOF_DEL, 0.147,R65C108D.B1,R65C108D.F1,ts/rfif/SLICE_5188:ROUTE, 0.367,R65C108D.F1,R65C108D.A0,ts/rfif/wcount_r3:CTOF_DEL, 0.147,R65C108D.A0,R65C108D.F0,ts/rfif/SLICE_5188:ROUTE, 0.514,R65C108D.F0,R65C108A.B0,ts/rfif/wcount_r0:C0TOFCO_DEL, 0.377,R65C108A.B0,R65C108A.FCO,ts/rfif/SLICE_21:ROUTE, 0.000,R65C108A.FCO,R65C108B.FCI,ts/rfif/co2_4:FCITOFCO_DEL, 0.058,R65C108B.FCI,R65C108B.FCO,ts/rfif/SLICE_20:ROUTE, 0.000,R65C108B.FCO,R65C108C.FCI,ts/rfif/co3_2:FCITOFCO_DEL, 0.058,R65C108C.FCI,R65C108C.FCO,ts/rfif/SLICE_19:ROUTE, 0.000,R65C108C.FCO,R65C109A.FCI,ts/rfif/empty_d_c:FCITOF0_DEL, 0.133,R65C109A.FCI,R65C109A.F0,ts/rfif/SLICE_14:ROUTE, 0.000,R65C109A.F0,R65C109A.DI0,ts/rfif/empty_d">Data path</A> ts/rfif/SLICE_4886 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R67C108C.CLK to    R67C108C.Q1 <A href="#@comp:ts/rfif/SLICE_4886">ts/rfif/SLICE_4886</A> (from <A href="#@net:ts/rdclk">ts/rdclk</A>)
ROUTE         5     0.560<A href="#@net:ts/rfif/w_gcount_r25:R67C108C.Q1:R65C108D.B1:0.560">    R67C108C.Q1 to R65C108D.B1   </A> <A href="#@net:ts/rfif/w_gcount_r25">ts/rfif/w_gcount_r25</A>
CTOF_DEL    ---     0.147    R65C108D.B1 to    R65C108D.F1 <A href="#@comp:ts/rfif/SLICE_5188">ts/rfif/SLICE_5188</A>
ROUTE         2     0.367<A href="#@net:ts/rfif/wcount_r3:R65C108D.F1:R65C108D.A0:0.367">    R65C108D.F1 to R65C108D.A0   </A> <A href="#@net:ts/rfif/wcount_r3">ts/rfif/wcount_r3</A>
CTOF_DEL    ---     0.147    R65C108D.A0 to    R65C108D.F0 <A href="#@comp:ts/rfif/SLICE_5188">ts/rfif/SLICE_5188</A>
ROUTE         1     0.514<A href="#@net:ts/rfif/wcount_r0:R65C108D.F0:R65C108A.B0:0.514">    R65C108D.F0 to R65C108A.B0   </A> <A href="#@net:ts/rfif/wcount_r0">ts/rfif/wcount_r0</A>
C0TOFCO_DE  ---     0.377    R65C108A.B0 to   R65C108A.FCO <A href="#@comp:ts/rfif/SLICE_21">ts/rfif/SLICE_21</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co2_4:R65C108A.FCO:R65C108B.FCI:0.000">   R65C108A.FCO to R65C108B.FCI  </A> <A href="#@net:ts/rfif/co2_4">ts/rfif/co2_4</A>
FCITOFCO_D  ---     0.058   R65C108B.FCI to   R65C108B.FCO <A href="#@comp:ts/rfif/SLICE_20">ts/rfif/SLICE_20</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/co3_2:R65C108B.FCO:R65C108C.FCI:0.000">   R65C108B.FCO to R65C108C.FCI  </A> <A href="#@net:ts/rfif/co3_2">ts/rfif/co3_2</A>
FCITOFCO_D  ---     0.058   R65C108C.FCI to   R65C108C.FCO <A href="#@comp:ts/rfif/SLICE_19">ts/rfif/SLICE_19</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d_c:R65C108C.FCO:R65C109A.FCI:0.000">   R65C108C.FCO to R65C109A.FCI  </A> <A href="#@net:ts/rfif/empty_d_c">ts/rfif/empty_d_c</A>
FCITOF0_DE  ---     0.133   R65C109A.FCI to    R65C109A.F0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A>
ROUTE         1     0.000<A href="#@net:ts/rfif/empty_d:R65C109A.F0:R65C109A.DI0:0.000">    R65C109A.F0 to R65C109A.DI0  </A> <A href="#@net:ts/rfif/empty_d">ts/rfif/empty_d</A> (to <A href="#@net:ts/rdclk">ts/rdclk</A>)
                  --------
                    2.604   (44.7% logic, 55.3% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R67C108C.CLK,ts/rdclk">Source Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_4886:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R67C108C.CLK:2.284">    R63C181B.Q0 to R67C108C.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Destination Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.401ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (from <A href="#@net:ts/rdclk">ts/rdclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/rfif/SLICE_4874">ts/rfif/FF_56</A>  (to <A href="#@net:ts/rdclk">ts/rdclk</A> +)
                   FF                        <A href="#@net:ts/rfif/FF_57">ts/rfif/FF_57</A>

   Delay:               2.346ns  (16.6% logic, 83.4% route), 2 logic levels.

 Constraint Details:

      2.346ns physical path delay ts/rfif/SLICE_14 to ts/rfif/SLICE_4874 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 4.747ns) by 2.401ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.243,R65C109A.CLK,R65C109A.Q0,ts/rfif/SLICE_14:ROUTE, 0.757,R65C109A.Q0,R66C117B.D1,ts/empty:CTOF_DEL, 0.147,R66C117B.D1,R66C117B.F1,ts/SLICE_4835:ROUTE, 1.199,R66C117B.F1,R64C107B.CE,ts/rfif/rden_i">Data path</A> ts/rfif/SLICE_14 to ts/rfif/SLICE_4874:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R65C109A.CLK to    R65C109A.Q0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A> (from <A href="#@net:ts/rdclk">ts/rdclk</A>)
ROUTE         3     0.757<A href="#@net:ts/empty:R65C109A.Q0:R66C117B.D1:0.757">    R65C109A.Q0 to R66C117B.D1   </A> <A href="#@net:ts/empty">ts/empty</A>
CTOF_DEL    ---     0.147    R66C117B.D1 to    R66C117B.F1 <A href="#@comp:ts/SLICE_4835">ts/SLICE_4835</A>
ROUTE        17     1.199<A href="#@net:ts/rfif/rden_i:R66C117B.F1:R64C107B.CE:1.199">    R66C117B.F1 to R64C107B.CE   </A> <A href="#@net:ts/rfif/rden_i">ts/rfif/rden_i</A> (to <A href="#@net:ts/rdclk">ts/rdclk</A>)
                  --------
                    2.346   (16.6% logic, 83.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Source Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R64C107B.CLK,ts/rdclk">Destination Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_4874:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R64C107B.CLK:2.284">    R63C181B.Q0 to R64C107B.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.401ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (from <A href="#@net:ts/rdclk">ts/rdclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/rfif/SLICE_4873">ts/rfif/FF_58</A>  (to <A href="#@net:ts/rdclk">ts/rdclk</A> +)
                   FF                        <A href="#@net:ts/rfif/FF_59">ts/rfif/FF_59</A>

   Delay:               2.346ns  (16.6% logic, 83.4% route), 2 logic levels.

 Constraint Details:

      2.346ns physical path delay ts/rfif/SLICE_14 to ts/rfif/SLICE_4873 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 4.747ns) by 2.401ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.243,R65C109A.CLK,R65C109A.Q0,ts/rfif/SLICE_14:ROUTE, 0.757,R65C109A.Q0,R66C117B.D1,ts/empty:CTOF_DEL, 0.147,R66C117B.D1,R66C117B.F1,ts/SLICE_4835:ROUTE, 1.199,R66C117B.F1,R64C107A.CE,ts/rfif/rden_i">Data path</A> ts/rfif/SLICE_14 to ts/rfif/SLICE_4873:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R65C109A.CLK to    R65C109A.Q0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A> (from <A href="#@net:ts/rdclk">ts/rdclk</A>)
ROUTE         3     0.757<A href="#@net:ts/empty:R65C109A.Q0:R66C117B.D1:0.757">    R65C109A.Q0 to R66C117B.D1   </A> <A href="#@net:ts/empty">ts/empty</A>
CTOF_DEL    ---     0.147    R66C117B.D1 to    R66C117B.F1 <A href="#@comp:ts/SLICE_4835">ts/SLICE_4835</A>
ROUTE        17     1.199<A href="#@net:ts/rfif/rden_i:R66C117B.F1:R64C107A.CE:1.199">    R66C117B.F1 to R64C107A.CE   </A> <A href="#@net:ts/rfif/rden_i">ts/rfif/rden_i</A> (to <A href="#@net:ts/rdclk">ts/rdclk</A>)
                  --------
                    2.346   (16.6% logic, 83.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Source Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R64C107A.CLK,ts/rdclk">Destination Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_4873:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R64C107A.CLK:2.284">    R63C181B.Q0 to R64C107A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.412ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/FF_1</A>  (from <A href="#@net:ts/rdclk">ts/rdclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:ts/rfif/SLICE_4864">ts/rfif/FF_64</A>  (to <A href="#@net:ts/rdclk">ts/rdclk</A> +)
                   FF                        <A href="#@net:ts/rfif/FF_65">ts/rfif/FF_65</A>

   Delay:               2.335ns  (16.7% logic, 83.3% route), 2 logic levels.

 Constraint Details:

      2.335ns physical path delay ts/rfif/SLICE_14 to ts/rfif/SLICE_4864 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 4.747ns) by 2.412ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:REG_DEL, 0.243,R65C109A.CLK,R65C109A.Q0,ts/rfif/SLICE_14:ROUTE, 0.757,R65C109A.Q0,R66C117B.D1,ts/empty:CTOF_DEL, 0.147,R66C117B.D1,R66C117B.F1,ts/SLICE_4835:ROUTE, 1.188,R66C117B.F1,R66C109B.CE,ts/rfif/rden_i">Data path</A> ts/rfif/SLICE_14 to ts/rfif/SLICE_4864:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R65C109A.CLK to    R65C109A.Q0 <A href="#@comp:ts/rfif/SLICE_14">ts/rfif/SLICE_14</A> (from <A href="#@net:ts/rdclk">ts/rdclk</A>)
ROUTE         3     0.757<A href="#@net:ts/empty:R65C109A.Q0:R66C117B.D1:0.757">    R65C109A.Q0 to R66C117B.D1   </A> <A href="#@net:ts/empty">ts/empty</A>
CTOF_DEL    ---     0.147    R66C117B.D1 to    R66C117B.F1 <A href="#@comp:ts/SLICE_4835">ts/SLICE_4835</A>
ROUTE        17     1.188<A href="#@net:ts/rfif/rden_i:R66C117B.F1:R66C109B.CE:1.188">    R66C117B.F1 to R66C109B.CE   </A> <A href="#@net:ts/rfif/rden_i">ts/rfif/rden_i</A> (to <A href="#@net:ts/rdclk">ts/rdclk</A>)
                  --------
                    2.335   (16.7% logic, 83.3% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R65C109A.CLK,ts/rdclk">Source Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R65C109A.CLK:2.284">    R63C181B.Q0 to R65C109A.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'MCLK' 200.000000 MHz ;:ROUTE, 2.284,R63C181B.Q0,R66C109B.CLK,ts/rdclk">Destination Clock Path</A> ts/SLICE_4863 to ts/rfif/SLICE_4864:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.284<A href="#@net:ts/rdclk:R63C181B.Q0:R66C109B.CLK:2.284">    R63C181B.Q0 to R66C109B.CLK  </A> <A href="#@net:ts/rdclk">ts/rdclk</A>
                  --------
                    2.284   (0.0% logic, 100.0% route), 0 logic levels.

Report:  303.122MHz is the maximum frequency for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[0]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[0] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R75C45A.Q0 to R75C45A.M1      
           0.498ns       R75C45A.Q0 to R75C44B.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[4]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[4] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.498ns       R75C45A.Q1 to R74C45B.M1      
           0.498ns       R75C45A.Q1 to R75C44A.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[8]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.674ns delay on Tdc/fb0/c[8] meets
           0.700ns delay constraint by 0.026ns

           Delays             Connection(s)
           0.300ns       R74C45B.Q1 to R74C45B.M0      
           0.674ns       R74C45B.Q1 to R74C44B.M0      

Report:    0.674ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[12]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[12] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R74C45B.Q0 to R74C45C.M1      
           0.498ns       R74C45B.Q0 to R74C43B.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[16]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[16] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R74C45C.Q1 to R74C45C.M0      
           0.498ns       R74C45C.Q1 to R74C43C.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[20]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[20] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R74C45C.Q0 to R74C45A.M1      
           0.498ns       R74C45C.Q0 to R74C43A.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[24]" 0.700000 ns ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

Error:     1.100ns delay on Tdc/fb0/c[24] exceeds
           0.700ns delay constraint by 0.400ns

           Delays             Connection(s)
           1.100ns       R74C45A.Q1 to R74C45A.M0      
           0.498ns       R74C45A.Q1 to R74C44C.M0      

Warning:   1.100ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[28]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.492ns delay on Tdc/fb0/c[28] meets
           0.700ns delay constraint by 0.208ns

           Delays             Connection(s)
           0.492ns       R74C45A.Q0 to R74C44A.M0      

Report:    0.492ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[1]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.300ns delay on Tdc/fb0/c[1] meets
           0.700ns delay constraint by 0.400ns

           Delays             Connection(s)
           0.300ns       R76C44C.Q0 to R76C44C.M1      
           0.300ns       R76C44C.Q0 to R76C44B.M0      

Report:    0.300ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[5]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[5] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.498ns       R76C44C.Q1 to R77C44B.M1      
           0.498ns       R76C44C.Q1 to R77C44A.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[9]" 0.700000 ns ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

Error:     1.100ns delay on Tdc/fb0/c[9] exceeds
           0.700ns delay constraint by 0.400ns

           Delays             Connection(s)
           1.100ns       R77C44B.Q1 to R77C44B.M0      
           0.498ns       R77C44B.Q1 to R77C43C.M0      

Warning:   1.100ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[13]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[13] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R77C44B.Q0 to R77C44C.M1      
           0.498ns       R77C44B.Q0 to R77C43B.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[17]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[17] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R77C44C.Q1 to R77C44C.M0      
           0.498ns       R77C44C.Q1 to R77C43A.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[21]" 0.700000 ns ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

Error:     0.872ns delay on Tdc/fb0/c[21] exceeds
           0.700ns delay constraint by 0.172ns

           Delays             Connection(s)
           0.872ns       R77C44C.Q0 to R76C44A.M1      
           0.674ns       R77C44C.Q0 to R76C43B.M0      

Warning:   0.872ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[25]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[25] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R76C44A.Q1 to R76C44A.M0      
           0.498ns       R76C44A.Q1 to R76C43C.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[29]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.492ns delay on Tdc/fb0/c[29] meets
           0.700ns delay constraint by 0.208ns

           Delays             Connection(s)
           0.492ns       R76C44A.Q0 to R76C43A.M0      

Report:    0.492ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[2]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[2] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R75C47B.Q0 to R75C47B.M1      
           0.498ns       R75C47B.Q0 to R73C47C.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[6]" 0.700000 ns ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

Error:     0.872ns delay on Tdc/fb0/c[6] exceeds
           0.700ns delay constraint by 0.172ns

           Delays             Connection(s)
           0.872ns       R75C47B.Q1 to R74C47B.M1      
           0.674ns       R75C47B.Q1 to R74C46B.M0      

Warning:   0.872ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[10]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.674ns delay on Tdc/fb0/c[10] meets
           0.700ns delay constraint by 0.026ns

           Delays             Connection(s)
           0.300ns       R74C47B.Q1 to R74C47B.M0      
           0.674ns       R74C47B.Q1 to R73C46C.M0      

Report:    0.674ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[14]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.674ns delay on Tdc/fb0/c[14] meets
           0.700ns delay constraint by 0.026ns

           Delays             Connection(s)
           0.300ns       R74C47B.Q0 to R74C47C.M1      
           0.674ns       R74C47B.Q0 to R73C46B.M0      

Report:    0.674ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[18]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.567ns delay on Tdc/fb0/c[18] meets
           0.700ns delay constraint by 0.133ns

           Delays             Connection(s)
           0.300ns       R74C47C.Q1 to R74C47C.M0      
           0.567ns       R74C47C.Q1 to R74C46C.M0      

Report:    0.567ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[22]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.674ns delay on Tdc/fb0/c[22] meets
           0.700ns delay constraint by 0.026ns

           Delays             Connection(s)
           0.300ns       R74C47C.Q0 to R74C47A.M1      
           0.674ns       R74C47C.Q0 to R73C47B.M0      

Report:    0.674ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[26]" 0.700000 ns ;
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------

Error:     1.100ns delay on Tdc/fb0/c[26] exceeds
           0.700ns delay constraint by 0.400ns

           Delays             Connection(s)
           1.100ns       R74C47A.Q1 to R74C47A.M0      
           0.498ns       R74C47A.Q1 to R74C46A.M0      

Warning:   1.100ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[30]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.668ns delay on Tdc/fb0/c[30] meets
           0.700ns delay constraint by 0.032ns

           Delays             Connection(s)
           0.668ns       R74C47A.Q0 to R73C47A.M0      

Report:    0.668ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[3]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.674ns delay on Tdc/fb0/c[3] meets
           0.700ns delay constraint by 0.026ns

           Delays             Connection(s)
           0.300ns       R71C49B.Q0 to R71C49B.M1      
           0.674ns       R71C49B.Q0 to R72C48A.M0      

Report:    0.674ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[7]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[7] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R71C49B.Q1 to R71C49C.M1      
           0.498ns       R71C49B.Q1 to R72C49C.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[11]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[11] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R71C49C.Q1 to R71C49C.M0      
           0.498ns       R71C49C.Q1 to R71C48B.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[15]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[15] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R71C49C.Q0 to R71C49A.M1      
           0.498ns       R71C49C.Q0 to R71C48A.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[19]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[19] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R71C49A.Q1 to R71C49A.M0      
           0.498ns       R71C49A.Q1 to R71C48C.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[23]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[23] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.498ns       R71C49A.Q0 to R72C49A.M1      
           0.498ns       R71C49A.Q0 to R72C49B.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[27]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.498ns delay on Tdc/fb0/c[27] meets
           0.700ns delay constraint by 0.202ns

           Delays             Connection(s)
           0.300ns       R72C49A.Q1 to R72C49A.M0      
           0.498ns       R72C49A.Q1 to R72C48C.M0      

Report:    0.498ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "Tdc/fb0/c[31]" 0.700000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.492ns delay on Tdc/fb0/c[31] meets
           0.700ns delay constraint by 0.208ns

           Delays             Connection(s)
           0.492ns       R72C49A.Q0 to R72C48B.M0      

Report:    0.492ns is the maximum delay for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "MCLK_c" 200.000000 MHz ; |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk[4]" 50.000000 MHz ;  |   50.000 MHz|   23.144 MHz|   1 *
                                        |             |             |
FREQUENCY NET "clk[2]" 400.000000 MHz ; |  400.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "P3Clk/CLKOP" 400.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk[3]" 400.000000 MHz ; |  400.000 MHz|  469.043 MHz|   1  
                                        |             |             |
FREQUENCY NET "clk[1]" 400.000000 MHz ; |  400.000 MHz|  499.251 MHz|   1  
                                        |             |             |
FREQUENCY NET "P2Clk/CLKOP" 400.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk[0]" 400.000000 MHz ; |  400.000 MHz|  500.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "P1Clk/CLKOP" 400.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk[5]" 0.390625 MHz ;   |    0.391 MHz|  211.595 MHz|   7  
                                        |             |             |
FREQUENCY PORT "MCLK" 200.000000 MHz ;  |  200.000 MHz|  303.122 MHz|   9  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[0]" 0.700000 ns |             |             |
;                                       |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[4]" 0.700000 ns |             |             |
;                                       |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[8]" 0.700000 ns |             |             |
;                                       |     0.700 ns|     0.674 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[12]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[16]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[20]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[24]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     1.100 ns|   0 *
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[28]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.492 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[1]" 0.700000 ns |             |             |
;                                       |     0.700 ns|     0.300 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[5]" 0.700000 ns |             |             |
;                                       |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[9]" 0.700000 ns |             |             |
;                                       |     0.700 ns|     1.100 ns|   0 *
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[13]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[17]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[21]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.872 ns|   0 *
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[25]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[29]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.492 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[2]" 0.700000 ns |             |             |
;                                       |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[6]" 0.700000 ns |             |             |
;                                       |     0.700 ns|     0.872 ns|   0 *
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[10]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.674 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[14]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.674 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[18]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.567 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[22]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.674 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[26]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     1.100 ns|   0 *
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[30]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.668 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[3]" 0.700000 ns |             |             |
;                                       |     0.700 ns|     0.674 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[7]" 0.700000 ns |             |             |
;                                       |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[11]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[15]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[19]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[23]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[27]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.498 ns|   0  
                                        |             |             |
MAXDELAY NET "Tdc/fb0/c[31]" 0.700000   |             |             |
ns ;                                    |     0.700 ns|     0.492 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


6 preferences(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 73 clocks:

Clock Domain: <A href="#@net:DIn1[0]">DIn1[0]</A>   Source: DataInReg/SLICE_388.F0   Loads: 34
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[1]">DIn1[1]</A>   Source: DataInReg/SLICE_341.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[2]">DIn1[2]</A>   Source: DataInReg/SLICE_389.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[3]">DIn1[3]</A>   Source: DataInReg/SLICE_343.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[4]">DIn1[4]</A>   Source: DataInReg/SLICE_390.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[5]">DIn1[5]</A>   Source: DataInReg/SLICE_345.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[6]">DIn1[6]</A>   Source: DataInReg/SLICE_391.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[7]">DIn1[7]</A>   Source: DataInReg/SLICE_347.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[10]">DIn1[10]</A>   Source: DataInReg/SLICE_393.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[11]">DIn1[11]</A>   Source: DataInReg/SLICE_351.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[12]">DIn1[12]</A>   Source: DataInReg/SLICE_394.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[13]">DIn1[13]</A>   Source: DataInReg/SLICE_353.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[14]">DIn1[14]</A>   Source: DataInReg/SLICE_395.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[15]">DIn1[15]</A>   Source: DataInReg/SLICE_355.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[8]">DIn1[8]</A>   Source: DataInReg/SLICE_392.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[9]">DIn1[9]</A>   Source: DataInReg/SLICE_349.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[33]">DIn1[33]</A>   Source: DataInReg/SLICE_373.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[34]">DIn1[34]</A>   Source: DataInReg/SLICE_405.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[35]">DIn1[35]</A>   Source: DataInReg/SLICE_375.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[36]">DIn1[36]</A>   Source: DataInReg/SLICE_406.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[37]">DIn1[37]</A>   Source: DataInReg/SLICE_377.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[38]">DIn1[38]</A>   Source: DataInReg/SLICE_407.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[39]">DIn1[39]</A>   Source: DataInReg/SLICE_379.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[40]">DIn1[40]</A>   Source: DataInReg/SLICE_408.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[41]">DIn1[41]</A>   Source: DataInReg/SLICE_381.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[42]">DIn1[42]</A>   Source: DataInReg/SLICE_409.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[43]">DIn1[43]</A>   Source: DataInReg/SLICE_383.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[44]">DIn1[44]</A>   Source: DataInReg/SLICE_410.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[45]">DIn1[45]</A>   Source: DataInReg/SLICE_385.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[46]">DIn1[46]</A>   Source: DataInReg/SLICE_411.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[47]">DIn1[47]</A>   Source: DataInReg/SLICE_387.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[16]">DIn1[16]</A>   Source: DataInReg/SLICE_396.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[17]">DIn1[17]</A>   Source: DataInReg/SLICE_357.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[18]">DIn1[18]</A>   Source: DataInReg/SLICE_397.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[19]">DIn1[19]</A>   Source: DataInReg/SLICE_359.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[20]">DIn1[20]</A>   Source: DataInReg/SLICE_398.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[21]">DIn1[21]</A>   Source: DataInReg/SLICE_361.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[22]">DIn1[22]</A>   Source: DataInReg/SLICE_399.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[23]">DIn1[23]</A>   Source: DataInReg/SLICE_363.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:INP_c[40]">INP_c[40]</A>   Source: INP[40].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[42]">INP_c[42]</A>   Source: INP[42].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[44]">INP_c[44]</A>   Source: INP[44].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:ts/rdclk">ts/rdclk</A>   Source: ts/SLICE_4863.Q0   Loads: 24
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[41]">INP_c[41]</A>   Source: INP[41].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[43]">INP_c[43]</A>   Source: INP[43].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:P1Clk/CLKOP">P1Clk/CLKOP</A>   Source: P1Clk/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:clk[5]">clk[5]</A>   Source: PClk/PLLInst_0.CLKOK   Loads: 7
   Covered under: FREQUENCY NET "clk[5]" 0.390625 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[5]" 0.390625 MHz ;   Transfers: 1

Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP   Loads: 266
   Covered under: FREQUENCY NET "clk[0]" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:INP_c[10]">INP_c[10]</A>   Source: INP[10].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[11]">INP_c[11]</A>   Source: INP[11].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[12]">INP_c[12]</A>   Source: INP[12].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[13]">INP_c[13]</A>   Source: INP[13].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[14]">INP_c[14]</A>   Source: INP[14].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[15]">INP_c[15]</A>   Source: INP[15].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[16]">INP_c[16]</A>   Source: INP[16].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[17]">INP_c[17]</A>   Source: INP[17].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[18]">INP_c[18]</A>   Source: INP[18].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[19]">INP_c[19]</A>   Source: INP[19].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[1]">INP_c[1]</A>   Source: INP[1].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[20]">INP_c[20]</A>   Source: INP[20].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[21]">INP_c[21]</A>   Source: INP[21].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[22]">INP_c[22]</A>   Source: INP[22].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[23]">INP_c[23]</A>   Source: INP[23].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[24]">INP_c[24]</A>   Source: INP[24].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[25]">INP_c[25]</A>   Source: INP[25].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[26]">INP_c[26]</A>   Source: INP[26].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[27]">INP_c[27]</A>   Source: INP[27].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[28]">INP_c[28]</A>   Source: INP[28].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[29]">INP_c[29]</A>   Source: INP[29].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[2]">INP_c[2]</A>   Source: INP[2].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[30]">INP_c[30]</A>   Source: INP[30].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[31]">INP_c[31]</A>   Source: INP[31].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[32]">INP_c[32]</A>   Source: INP[32].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[33]">INP_c[33]</A>   Source: INP[33].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[34]">INP_c[34]</A>   Source: INP[34].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[35]">INP_c[35]</A>   Source: INP[35].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[36]">INP_c[36]</A>   Source: INP[36].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[37]">INP_c[37]</A>   Source: INP[37].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[38]">INP_c[38]</A>   Source: INP[38].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[39]">INP_c[39]</A>   Source: INP[39].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[3]">INP_c[3]</A>   Source: INP[3].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[40]">INP_c[40]</A>   Source: INP[40].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[41]">INP_c[41]</A>   Source: INP[41].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[42]">INP_c[42]</A>   Source: INP[42].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[43]">INP_c[43]</A>   Source: INP[43].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[44]">INP_c[44]</A>   Source: INP[44].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk[0]" 400.000000 MHz ;   Transfers: 48

   Clock Domain: <A href="#@net:INP_c[45]">INP_c[45]</A>   Source: INP[45].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[46]">INP_c[46]</A>   Source: INP[46].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[47]">INP_c[47]</A>   Source: INP[47].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[4]">INP_c[4]</A>   Source: INP[4].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[5]">INP_c[5]</A>   Source: INP[5].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[6]">INP_c[6]</A>   Source: INP[6].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[7]">INP_c[7]</A>   Source: INP[7].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[8]">INP_c[8]</A>   Source: INP[8].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[9]">INP_c[9]</A>   Source: INP[9].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:INP_c[0]">INP_c[0]</A>   Source: INP[0].PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS   Loads: 241
   Covered under: FREQUENCY NET "clk[1]" 400.000000 MHz ;
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:ts/rdclk">ts/rdclk</A>   Source: ts/SLICE_4863.Q0
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 12

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk[1]" 400.000000 MHz ;   Transfers: 48
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 10

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS   Loads: 240
   Covered under: FREQUENCY NET "clk[3]" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "clk[3]" 400.000000 MHz ;   Transfers: 48

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 400.000000 MHz ;   Transfers: 48

Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS   Loads: 241
   Covered under: FREQUENCY NET "clk[2]" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[2]" 400.000000 MHz ;   Transfers: 48

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[2]" 400.000000 MHz ;   Transfers: 48

Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP   Loads: 2162
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:DIn1[0]">DIn1[0]</A>   Source: DataInReg/SLICE_388.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[1]">DIn1[1]</A>   Source: DataInReg/SLICE_341.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[2]">DIn1[2]</A>   Source: DataInReg/SLICE_389.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[3]">DIn1[3]</A>   Source: DataInReg/SLICE_343.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[4]">DIn1[4]</A>   Source: DataInReg/SLICE_390.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[5]">DIn1[5]</A>   Source: DataInReg/SLICE_345.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[6]">DIn1[6]</A>   Source: DataInReg/SLICE_391.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[7]">DIn1[7]</A>   Source: DataInReg/SLICE_347.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[10]">DIn1[10]</A>   Source: DataInReg/SLICE_393.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[11]">DIn1[11]</A>   Source: DataInReg/SLICE_351.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[12]">DIn1[12]</A>   Source: DataInReg/SLICE_394.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[13]">DIn1[13]</A>   Source: DataInReg/SLICE_353.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[14]">DIn1[14]</A>   Source: DataInReg/SLICE_395.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[15]">DIn1[15]</A>   Source: DataInReg/SLICE_355.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[8]">DIn1[8]</A>   Source: DataInReg/SLICE_392.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[9]">DIn1[9]</A>   Source: DataInReg/SLICE_349.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[33]">DIn1[33]</A>   Source: DataInReg/SLICE_373.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[34]">DIn1[34]</A>   Source: DataInReg/SLICE_405.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[35]">DIn1[35]</A>   Source: DataInReg/SLICE_375.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[36]">DIn1[36]</A>   Source: DataInReg/SLICE_406.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[37]">DIn1[37]</A>   Source: DataInReg/SLICE_377.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[38]">DIn1[38]</A>   Source: DataInReg/SLICE_407.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[39]">DIn1[39]</A>   Source: DataInReg/SLICE_379.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[40]">DIn1[40]</A>   Source: DataInReg/SLICE_408.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[41]">DIn1[41]</A>   Source: DataInReg/SLICE_381.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[42]">DIn1[42]</A>   Source: DataInReg/SLICE_409.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[43]">DIn1[43]</A>   Source: DataInReg/SLICE_383.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[44]">DIn1[44]</A>   Source: DataInReg/SLICE_410.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[45]">DIn1[45]</A>   Source: DataInReg/SLICE_385.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[46]">DIn1[46]</A>   Source: DataInReg/SLICE_411.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[47]">DIn1[47]</A>   Source: DataInReg/SLICE_387.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[16]">DIn1[16]</A>   Source: DataInReg/SLICE_396.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[17]">DIn1[17]</A>   Source: DataInReg/SLICE_357.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[18]">DIn1[18]</A>   Source: DataInReg/SLICE_397.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[19]">DIn1[19]</A>   Source: DataInReg/SLICE_359.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[20]">DIn1[20]</A>   Source: DataInReg/SLICE_398.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[21]">DIn1[21]</A>   Source: DataInReg/SLICE_361.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[22]">DIn1[22]</A>   Source: DataInReg/SLICE_399.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:DIn1[23]">DIn1[23]</A>   Source: DataInReg/SLICE_363.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 34

   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 18

   Clock Domain: <A href="#@net:IN_pA_c">IN_pA_c</A>   Source: IN_pA.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:DIn1[24]">DIn1[24]</A>   Source: DataInReg/SLICE_400.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:DIn1[25]">DIn1[25]</A>   Source: DataInReg/SLICE_365.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 9

   Clock Domain: <A href="#@net:DIn1[26]">DIn1[26]</A>   Source: DataInReg/SLICE_401.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 9

   Clock Domain: <A href="#@net:DIn1[27]">DIn1[27]</A>   Source: DataInReg/SLICE_367.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:DIn1[28]">DIn1[28]</A>   Source: DataInReg/SLICE_402.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:DIn1[29]">DIn1[29]</A>   Source: DataInReg/SLICE_369.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 9

   Clock Domain: <A href="#@net:DIn1[30]">DIn1[30]</A>   Source: DataInReg/SLICE_403.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 9

   Clock Domain: <A href="#@net:DIn1[31]">DIn1[31]</A>   Source: DataInReg/SLICE_371.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 9

   Clock Domain: <A href="#@net:DIn1[32]">DIn1[32]</A>   Source: DataInReg/SLICE_404.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:ts/rdclk">ts/rdclk</A>   Source: ts/SLICE_4863.Q0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 7

   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 27

   Clock Domain: <A href="#@net:DIn1[24]">DIn1[24]</A>   Source: DataInReg/SLICE_400.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 26

   Clock Domain: <A href="#@net:DIn1[25]">DIn1[25]</A>   Source: DataInReg/SLICE_365.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 25

   Clock Domain: <A href="#@net:DIn1[26]">DIn1[26]</A>   Source: DataInReg/SLICE_401.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 25

   Clock Domain: <A href="#@net:DIn1[27]">DIn1[27]</A>   Source: DataInReg/SLICE_367.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 26

   Clock Domain: <A href="#@net:DIn1[28]">DIn1[28]</A>   Source: DataInReg/SLICE_402.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 26

   Clock Domain: <A href="#@net:DIn1[29]">DIn1[29]</A>   Source: DataInReg/SLICE_369.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 25

   Clock Domain: <A href="#@net:DIn1[30]">DIn1[30]</A>   Source: DataInReg/SLICE_403.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 25

   Clock Domain: <A href="#@net:DIn1[31]">DIn1[31]</A>   Source: DataInReg/SLICE_371.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 25

   Clock Domain: <A href="#@net:DIn1[32]">DIn1[32]</A>   Source: DataInReg/SLICE_404.F0
      Covered under: FREQUENCY NET "clk[4]" 50.000000 MHz ;   Transfers: 26

Clock Domain: <A href="#@net:MCLK_c">MCLK_c</A>   Source: MCLK.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:IN_pA_c">IN_pA_c</A>   Source: IN_pA.PAD   Loads: 23
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:DIn1[24]">DIn1[24]</A>   Source: DataInReg/SLICE_400.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[25]">DIn1[25]</A>   Source: DataInReg/SLICE_365.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[26]">DIn1[26]</A>   Source: DataInReg/SLICE_401.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[27]">DIn1[27]</A>   Source: DataInReg/SLICE_367.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[28]">DIn1[28]</A>   Source: DataInReg/SLICE_402.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[29]">DIn1[29]</A>   Source: DataInReg/SLICE_369.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[30]">DIn1[30]</A>   Source: DataInReg/SLICE_403.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[31]">DIn1[31]</A>   Source: DataInReg/SLICE_371.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:DIn1[32]">DIn1[32]</A>   Source: DataInReg/SLICE_404.F0   Loads: 18
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk[0]">clk[0]</A>   Source: P0Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[1]">clk[1]</A>   Source: P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[3]">clk[3]</A>   Source: P3Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[2]">clk[2]</A>   Source: P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 8

   Clock Domain: <A href="#@net:clk[4]">clk[4]</A>   Source: PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:INP_c[45]">INP_c[45]</A>   Source: INP[45].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[46]">INP_c[46]</A>   Source: INP[46].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[47]">INP_c[47]</A>   Source: INP[47].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[4]">INP_c[4]</A>   Source: INP[4].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[5]">INP_c[5]</A>   Source: INP[5].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[6]">INP_c[6]</A>   Source: INP[6].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[7]">INP_c[7]</A>   Source: INP[7].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[8]">INP_c[8]</A>   Source: INP[8].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[9]">INP_c[9]</A>   Source: INP[9].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:INP_c[0]">INP_c[0]</A>   Source: INP[0].PAD   Loads: 1
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 15  Score: 225300
Cumulative negative slack: 225300

Constraints cover 28056 paths, 139 nets, and 22476 connections (92.65% coverage)

TRCE completed with 1 Preference error (ignored).

