# Cache-D-V
In progress...

Main plan is to create caches of different specs and then track AMAT to examine tradeoffs

test plan and env tbd (uvm testbench most likely with Synopsys EDA Playground setup)

SPECS
---
Iteration 1
---
- 4-Way set associative
- 8 idx
- 2 blocks
- LRU 
