#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Nov  3 07:46:16 2023
# Process ID: 6440
# Current directory: H:/AES-Implementation/src/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15616 H:\AES-Implementation\src\project_1\project_1.xpr
# Log file: H:/AES-Implementation/src/project_1/vivado.log
# Journal file: H:/AES-Implementation/src/project_1\vivado.jou
# Running On: ARM144-03, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34050 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project -part xc7a12ticsg325-1L H:/AES-Implementation/src/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1' since last save.
INFO: [Project 1-563] Overriding project part, 'xc7vx485tffg1157-1', with new part: 'xc7a12ticsg325-1L'.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'H:/AES-Implementation/src/project_1/project_1.gen/sources_1', nor could it be found using path 'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name FeatureSet
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2023) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2023) not recognized by Vivado. 

WARNING: [Project 1-231] Project 'project_1.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as project_v2 H:/AES-Implementation/src/project_v2 -force
save_project_as: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.133 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AEStb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AEStb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj AEStb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESdecrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESencrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESmain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESmain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/key_expand.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/shiftrows.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/subbytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AEStb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEStb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'mode' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AEStb.sv:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 1 for port 'data' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/round.sv:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expand
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.AESencrypt
Compiling module xil_defaultlib.AESdecrypt
Compiling module xil_defaultlib.AESmain
Compiling module xil_defaultlib.AEStb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEStb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AEStb_behav -key {Behavioral:sim_1:Functional:AEStb} -tclbatch {AEStb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AEStb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AEStb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1241.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AEStb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AEStb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj AEStb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESdecrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESencrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESmain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESmain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/key_expand.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/shiftrows.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/subbytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AEStb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEStb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'mode' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AEStb.sv:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expand
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.AESencrypt
Compiling module xil_defaultlib.AESdecrypt
Compiling module xil_defaultlib.AESmain
Compiling module xil_defaultlib.AEStb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEStb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AEStb_behav -key {Behavioral:sim_1:Functional:AEStb} -tclbatch {AEStb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AEStb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AEStb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1241.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AEStb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AEStb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj AEStb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESdecrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESencrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESmain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESmain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/key_expand.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/shiftrows.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/subbytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AEStb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEStb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'mode' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AEStb.sv:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expand
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.AESencrypt
Compiling module xil_defaultlib.AESdecrypt
Compiling module xil_defaultlib.AESmain
Compiling module xil_defaultlib.AEStb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEStb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AEStb_behav -key {Behavioral:sim_1:Functional:AEStb} -tclbatch {AEStb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AEStb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AEStb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1241.133 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AEStb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AEStb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj AEStb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESdecrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESencrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESmain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESmain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/key_expand.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/shiftrows.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/subbytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AEStb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEStb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'AEStb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expand
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.AESencrypt
Compiling module xil_defaultlib.AESdecrypt
Compiling module xil_defaultlib.AESmain
Compiling module xil_defaultlib.AEStb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEStb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AEStb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AEStb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj AEStb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESdecrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESencrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESmain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESmain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/key_expand.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/shiftrows.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/subbytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AEStb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEStb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expand
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.AESencrypt
Compiling module xil_defaultlib.AESdecrypt
Compiling module xil_defaultlib.AESmain
Compiling module xil_defaultlib.AEStb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEStb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AEStb_behav -key {Behavioral:sim_1:Functional:AEStb} -tclbatch {AEStb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AEStb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AEStb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1241.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AEStb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AEStb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj AEStb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESdecrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESencrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESmain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESmain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/key_expand.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/shiftrows.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/subbytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AEStb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEStb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expand
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.AESencrypt
Compiling module xil_defaultlib.AESdecrypt
Compiling module xil_defaultlib.AESmain
Compiling module xil_defaultlib.AEStb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEStb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AEStb_behav -key {Behavioral:sim_1:Functional:AEStb} -tclbatch {AEStb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AEStb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AEStb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top AESmain [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AEStb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AEStb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj AEStb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESdecrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESdecrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESencrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESencrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AESmain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESmain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/key_expand.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/shiftrows.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/subbytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/AES-Implementation/src/project_v2/project_v2.srcs/sources_1/new/AEStb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEStb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expand
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.AESencrypt
Compiling module xil_defaultlib.AESdecrypt
Compiling module xil_defaultlib.AESmain
Compiling module xil_defaultlib.AEStb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEStb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/AES-Implementation/src/project_v2/project_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AEStb_behav -key {Behavioral:sim_1:Functional:AEStb} -tclbatch {AEStb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AEStb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AEStb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1241.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 08:43:22 2023...
