INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.srcs/sources_1/imports/Module1/clkdivider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clkdivider'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.srcs/sources_1/new/toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'toplevel'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.srcs/sim_1/new/tb_toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_toplevel'
