 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : mem_system
Version: B-2008.09-SP3
Date   : Thu Apr 18 13:15:17 2013
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg4/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U180/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w0/U108/Y (INVX2)                            0.03       0.77 f
  cache0/mem_w0/U893/Y (AND2X2)                           0.04       0.81 f
  cache0/mem_w0/data_out<4> (memc_Size16_3)               0.00       0.81 f
  cache0/U167/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U54/Y (BUFX2)                                    0.03       0.88 r
  cache0/U73/Y (AND2X2)                                   0.03       0.91 r
  cache0/U74/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<4> (cache_cache_id0)                    0.00       0.92 f
  reg16_1/in<4> (reg16bit_0)                              0.00       0.92 f
  reg16_1/reg4/in (dff_en_14)                             0.00       0.92 f
  reg16_1/reg4/mux0/InB (mux2_1_14)                       0.00       0.92 f
  reg16_1/reg4/mux0/gate2/in1 (nand2_43)                  0.00       0.92 f
  reg16_1/reg4/mux0/gate2/U1/Y (AND2X2)                   0.03       0.96 f
  reg16_1/reg4/mux0/gate2/U2/Y (INVX1)                    0.00       0.95 r
  reg16_1/reg4/mux0/gate2/out (nand2_43)                  0.00       0.95 r
  reg16_1/reg4/mux0/gate3/in2 (nand2_42)                  0.00       0.95 r
  reg16_1/reg4/mux0/gate3/U1/Y (AND2X2)                   0.03       0.98 r
  reg16_1/reg4/mux0/gate3/U2/Y (INVX1)                    0.01       1.00 f
  reg16_1/reg4/mux0/gate3/out (nand2_42)                  0.00       1.00 f
  reg16_1/reg4/mux0/Out (mux2_1_14)                       0.00       1.00 f
  reg16_1/reg4/reg0/d (dff_14)                            0.00       1.00 f
  reg16_1/reg4/reg0/U3/Y (AND2X2)                         0.03       1.03 f
  reg16_1/reg4/reg0/state_reg/D (DFFPOSX1)                0.00       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg4/reg0/state_reg/CLK (DFFPOSX1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg5/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U180/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w0/U108/Y (INVX2)                            0.03       0.77 f
  cache0/mem_w0/U894/Y (AND2X2)                           0.04       0.81 f
  cache0/mem_w0/data_out<5> (memc_Size16_3)               0.00       0.81 f
  cache0/U169/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U55/Y (BUFX2)                                    0.03       0.88 r
  cache0/U75/Y (AND2X2)                                   0.03       0.91 r
  cache0/U76/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<5> (cache_cache_id0)                    0.00       0.92 f
  reg16_1/in<5> (reg16bit_0)                              0.00       0.92 f
  reg16_1/reg5/in (dff_en_13)                             0.00       0.92 f
  reg16_1/reg5/mux0/InB (mux2_1_13)                       0.00       0.92 f
  reg16_1/reg5/mux0/gate2/in1 (nand2_40)                  0.00       0.92 f
  reg16_1/reg5/mux0/gate2/U1/Y (AND2X2)                   0.03       0.96 f
  reg16_1/reg5/mux0/gate2/U2/Y (INVX1)                    0.00       0.95 r
  reg16_1/reg5/mux0/gate2/out (nand2_40)                  0.00       0.95 r
  reg16_1/reg5/mux0/gate3/in2 (nand2_39)                  0.00       0.95 r
  reg16_1/reg5/mux0/gate3/U1/Y (AND2X2)                   0.03       0.98 r
  reg16_1/reg5/mux0/gate3/U2/Y (INVX1)                    0.01       1.00 f
  reg16_1/reg5/mux0/gate3/out (nand2_39)                  0.00       1.00 f
  reg16_1/reg5/mux0/Out (mux2_1_13)                       0.00       1.00 f
  reg16_1/reg5/reg0/d (dff_13)                            0.00       1.00 f
  reg16_1/reg5/reg0/U3/Y (AND2X2)                         0.03       1.03 f
  reg16_1/reg5/reg0/state_reg/D (DFFPOSX1)                0.00       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg5/reg0/state_reg/CLK (DFFPOSX1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg0/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U180/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w0/U108/Y (INVX2)                            0.03       0.77 f
  cache0/mem_w0/U890/Y (AND2X2)                           0.04       0.81 f
  cache0/mem_w0/data_out<0> (memc_Size16_3)               0.00       0.81 f
  cache0/U159/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U36/Y (BUFX2)                                    0.03       0.88 r
  cache0/U65/Y (AND2X2)                                   0.03       0.91 r
  cache0/U66/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<0> (cache_cache_id0)                    0.00       0.92 f
  reg16_1/in<0> (reg16bit_0)                              0.00       0.92 f
  reg16_1/reg0/in (dff_en_18)                             0.00       0.92 f
  reg16_1/reg0/mux0/InB (mux2_1_18)                       0.00       0.92 f
  reg16_1/reg0/mux0/gate2/in1 (nand2_55)                  0.00       0.92 f
  reg16_1/reg0/mux0/gate2/U1/Y (AND2X2)                   0.03       0.96 f
  reg16_1/reg0/mux0/gate2/U2/Y (INVX1)                    0.00       0.95 r
  reg16_1/reg0/mux0/gate2/out (nand2_55)                  0.00       0.95 r
  reg16_1/reg0/mux0/gate3/in2 (nand2_54)                  0.00       0.95 r
  reg16_1/reg0/mux0/gate3/U1/Y (AND2X2)                   0.03       0.98 r
  reg16_1/reg0/mux0/gate3/U2/Y (INVX1)                    0.01       1.00 f
  reg16_1/reg0/mux0/gate3/out (nand2_54)                  0.00       1.00 f
  reg16_1/reg0/mux0/Out (mux2_1_18)                       0.00       1.00 f
  reg16_1/reg0/reg0/d (dff_18)                            0.00       1.00 f
  reg16_1/reg0/reg0/U3/Y (AND2X2)                         0.03       1.03 f
  reg16_1/reg0/reg0/state_reg/D (DFFPOSX1)                0.00       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg0/reg0/state_reg/CLK (DFFPOSX1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg6/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U98/Y (INVX1)                                    0.02       0.61 f
  cache0/U153/Y (OAI21X1)                                 0.05       0.66 r
  cache0/U23/Y (AND2X2)                                   0.04       0.69 r
  cache0/mem_w3/write (memc_Size16_0)                     0.00       0.69 r
  cache0/mem_w3/U369/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w3/U4/Y (INVX1)                              0.02       0.76 f
  cache0/mem_w3/U1046/Y (AND2X2)                          0.04       0.80 f
  cache0/mem_w3/data_out<6> (memc_Size16_0)               0.00       0.80 f
  cache0/U170/Y (AOI22X1)                                 0.03       0.83 r
  cache0/U56/Y (BUFX2)                                    0.03       0.86 r
  cache0/U77/Y (AND2X2)                                   0.03       0.89 r
  cache0/U78/Y (INVX1)                                    0.01       0.91 f
  cache0/data_out<6> (cache_cache_id0)                    0.00       0.91 f
  U265/Y (INVX1)                                          0.00       0.91 r
  U288/Y (INVX1)                                          0.02       0.92 f
  reg16_1/in<6> (reg16bit_0)                              0.00       0.92 f
  reg16_1/reg6/in (dff_en_12)                             0.00       0.92 f
  reg16_1/reg6/mux0/InB (mux2_1_12)                       0.00       0.92 f
  reg16_1/reg6/mux0/gate2/in1 (nand2_37)                  0.00       0.92 f
  reg16_1/reg6/mux0/gate2/U1/Y (AND2X2)                   0.03       0.96 f
  reg16_1/reg6/mux0/gate2/U2/Y (INVX1)                    0.00       0.95 r
  reg16_1/reg6/mux0/gate2/out (nand2_37)                  0.00       0.95 r
  reg16_1/reg6/mux0/gate3/in2 (nand2_36)                  0.00       0.95 r
  reg16_1/reg6/mux0/gate3/U1/Y (AND2X2)                   0.03       0.98 r
  reg16_1/reg6/mux0/gate3/U2/Y (INVX1)                    0.02       1.00 f
  reg16_1/reg6/mux0/gate3/out (nand2_36)                  0.00       1.00 f
  reg16_1/reg6/mux0/Out (mux2_1_12)                       0.00       1.00 f
  reg16_1/reg6/reg0/d (dff_12)                            0.00       1.00 f
  reg16_1/reg6/reg0/U3/Y (AND2X1)                         0.03       1.03 f
  reg16_1/reg6/reg0/state_reg/D (DFFPOSX1)                0.00       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg6/reg0/state_reg/CLK (DFFPOSX1)              0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg9/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U142/Y (AND2X2)                                  0.04       0.70 r
  cache0/mem_w2/write (memc_Size16_1)                     0.00       0.70 r
  cache0/mem_w2/U315/Y (INVX1)                            0.02       0.72 f
  cache0/mem_w2/U169/Y (AND2X2)                           0.04       0.76 f
  cache0/mem_w2/U859/Y (AND2X2)                           0.04       0.80 f
  cache0/mem_w2/data_out<9> (memc_Size16_1)               0.00       0.80 f
  cache0/U176/Y (AOI22X1)                                 0.03       0.83 r
  cache0/U44/Y (BUFX2)                                    0.03       0.87 r
  cache0/U83/Y (AND2X2)                                   0.03       0.90 r
  cache0/U84/Y (INVX1)                                    0.01       0.91 f
  cache0/data_out<9> (cache_cache_id0)                    0.00       0.91 f
  U274/Y (INVX1)                                          0.00       0.91 r
  U275/Y (INVX1)                                          0.02       0.92 f
  reg16_1/in<9> (reg16bit_0)                              0.00       0.92 f
  reg16_1/reg9/in (dff_en_9)                              0.00       0.92 f
  reg16_1/reg9/mux0/InB (mux2_1_9)                        0.00       0.92 f
  reg16_1/reg9/mux0/gate2/in1 (nand2_28)                  0.00       0.92 f
  reg16_1/reg9/mux0/gate2/U1/Y (AND2X2)                   0.03       0.96 f
  reg16_1/reg9/mux0/gate2/U2/Y (INVX1)                    0.00       0.95 r
  reg16_1/reg9/mux0/gate2/out (nand2_28)                  0.00       0.95 r
  reg16_1/reg9/mux0/gate3/in2 (nand2_27)                  0.00       0.95 r
  reg16_1/reg9/mux0/gate3/U1/Y (AND2X2)                   0.03       0.98 r
  reg16_1/reg9/mux0/gate3/U2/Y (INVX1)                    0.01       1.00 f
  reg16_1/reg9/mux0/gate3/out (nand2_27)                  0.00       1.00 f
  reg16_1/reg9/mux0/Out (mux2_1_9)                        0.00       1.00 f
  reg16_1/reg9/reg0/d (dff_9)                             0.00       1.00 f
  reg16_1/reg9/reg0/U3/Y (AND2X2)                         0.03       1.03 f
  reg16_1/reg9/reg0/state_reg/D (DFFPOSX1)                0.00       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg9/reg0/state_reg/CLK (DFFPOSX1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg7/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U180/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w0/U108/Y (INVX2)                            0.03       0.77 f
  cache0/mem_w0/U896/Y (AND2X2)                           0.04       0.80 f
  cache0/mem_w0/data_out<7> (memc_Size16_3)               0.00       0.80 f
  cache0/U173/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U42/Y (BUFX2)                                    0.03       0.87 r
  cache0/U79/Y (AND2X2)                                   0.03       0.90 r
  cache0/U80/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<7> (cache_cache_id0)                    0.00       0.92 f
  reg16_1/in<7> (reg16bit_0)                              0.00       0.92 f
  reg16_1/reg7/in (dff_en_11)                             0.00       0.92 f
  reg16_1/reg7/mux0/InB (mux2_1_11)                       0.00       0.92 f
  reg16_1/reg7/mux0/gate2/in1 (nand2_34)                  0.00       0.92 f
  reg16_1/reg7/mux0/gate2/U1/Y (AND2X2)                   0.03       0.95 f
  reg16_1/reg7/mux0/gate2/U2/Y (INVX1)                    0.00       0.95 r
  reg16_1/reg7/mux0/gate2/out (nand2_34)                  0.00       0.95 r
  reg16_1/reg7/mux0/gate3/in2 (nand2_33)                  0.00       0.95 r
  reg16_1/reg7/mux0/gate3/U1/Y (AND2X2)                   0.03       0.98 r
  reg16_1/reg7/mux0/gate3/U2/Y (INVX1)                    0.01       1.00 f
  reg16_1/reg7/mux0/gate3/out (nand2_33)                  0.00       1.00 f
  reg16_1/reg7/mux0/Out (mux2_1_11)                       0.00       1.00 f
  reg16_1/reg7/reg0/d (dff_11)                            0.00       1.00 f
  reg16_1/reg7/reg0/U3/Y (AND2X1)                         0.03       1.03 f
  reg16_1/reg7/reg0/state_reg/D (DFFPOSX1)                0.00       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg7/reg0/state_reg/CLK (DFFPOSX1)              0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg3/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U142/Y (AND2X2)                                  0.04       0.70 r
  cache0/mem_w2/write (memc_Size16_1)                     0.00       0.70 r
  cache0/mem_w2/U315/Y (INVX1)                            0.02       0.72 f
  cache0/mem_w2/U165/Y (AND2X2)                           0.05       0.77 f
  cache0/mem_w2/U854/Y (AND2X2)                           0.04       0.80 f
  cache0/mem_w2/data_out<3> (memc_Size16_1)               0.00       0.80 f
  cache0/U164/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U39/Y (BUFX2)                                    0.03       0.87 r
  cache0/U71/Y (AND2X2)                                   0.03       0.90 r
  cache0/U72/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<3> (cache_cache_id0)                    0.00       0.92 f
  reg16_1/in<3> (reg16bit_0)                              0.00       0.92 f
  reg16_1/reg3/in (dff_en_15)                             0.00       0.92 f
  reg16_1/reg3/mux0/InB (mux2_1_15)                       0.00       0.92 f
  reg16_1/reg3/mux0/gate2/in1 (nand2_46)                  0.00       0.92 f
  reg16_1/reg3/mux0/gate2/U1/Y (AND2X2)                   0.03       0.96 f
  reg16_1/reg3/mux0/gate2/U2/Y (INVX1)                    0.00       0.95 r
  reg16_1/reg3/mux0/gate2/out (nand2_46)                  0.00       0.95 r
  reg16_1/reg3/mux0/gate3/in2 (nand2_45)                  0.00       0.95 r
  reg16_1/reg3/mux0/gate3/U1/Y (AND2X2)                   0.03       0.98 r
  reg16_1/reg3/mux0/gate3/U2/Y (INVX1)                    0.01       1.00 f
  reg16_1/reg3/mux0/gate3/out (nand2_45)                  0.00       1.00 f
  reg16_1/reg3/mux0/Out (mux2_1_15)                       0.00       1.00 f
  reg16_1/reg3/reg0/d (dff_15)                            0.00       1.00 f
  reg16_1/reg3/reg0/U3/Y (AND2X2)                         0.03       1.03 f
  reg16_1/reg3/reg0/state_reg/D (DFFPOSX1)                0.00       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg3/reg0/state_reg/CLK (DFFPOSX1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg2/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U98/Y (INVX1)                                    0.02       0.61 f
  cache0/U153/Y (OAI21X1)                                 0.05       0.66 r
  cache0/U23/Y (AND2X2)                                   0.04       0.69 r
  cache0/mem_w3/write (memc_Size16_0)                     0.00       0.69 r
  cache0/mem_w3/U369/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w3/U5/Y (INVX2)                              0.03       0.77 f
  cache0/mem_w3/U1042/Y (AND2X2)                          0.04       0.81 f
  cache0/mem_w3/data_out<2> (memc_Size16_0)               0.00       0.81 f
  cache0/U162/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U38/Y (BUFX2)                                    0.03       0.87 r
  cache0/U69/Y (AND2X2)                                   0.03       0.90 r
  cache0/U70/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<2> (cache_cache_id0)                    0.00       0.92 f
  reg16_1/in<2> (reg16bit_0)                              0.00       0.92 f
  reg16_1/reg2/in (dff_en_16)                             0.00       0.92 f
  reg16_1/reg2/mux0/InB (mux2_1_16)                       0.00       0.92 f
  reg16_1/reg2/mux0/gate2/in1 (nand2_49)                  0.00       0.92 f
  reg16_1/reg2/mux0/gate2/U1/Y (AND2X2)                   0.03       0.95 f
  reg16_1/reg2/mux0/gate2/U2/Y (INVX1)                    0.00       0.95 r
  reg16_1/reg2/mux0/gate2/out (nand2_49)                  0.00       0.95 r
  reg16_1/reg2/mux0/gate3/in2 (nand2_48)                  0.00       0.95 r
  reg16_1/reg2/mux0/gate3/U1/Y (AND2X2)                   0.03       0.98 r
  reg16_1/reg2/mux0/gate3/U2/Y (INVX1)                    0.01       1.00 f
  reg16_1/reg2/mux0/gate3/out (nand2_48)                  0.00       1.00 f
  reg16_1/reg2/mux0/Out (mux2_1_16)                       0.00       1.00 f
  reg16_1/reg2/reg0/d (dff_16)                            0.00       1.00 f
  reg16_1/reg2/reg0/U3/Y (AND2X2)                         0.03       1.03 f
  reg16_1/reg2/reg0/state_reg/D (DFFPOSX1)                0.00       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg2/reg0/state_reg/CLK (DFFPOSX1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg13/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U180/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w0/U108/Y (INVX2)                            0.03       0.77 f
  cache0/mem_w0/U902/Y (AND2X2)                           0.04       0.80 f
  cache0/mem_w0/data_out<13> (memc_Size16_3)              0.00       0.80 f
  cache0/U185/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U48/Y (BUFX2)                                    0.03       0.87 r
  cache0/U91/Y (AND2X2)                                   0.03       0.90 r
  cache0/U92/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<13> (cache_cache_id0)                   0.00       0.92 f
  reg16_1/in<13> (reg16bit_0)                             0.00       0.92 f
  reg16_1/reg13/in (dff_en_5)                             0.00       0.92 f
  reg16_1/reg13/mux0/InB (mux2_1_5)                       0.00       0.92 f
  reg16_1/reg13/mux0/gate2/in1 (nand2_16)                 0.00       0.92 f
  reg16_1/reg13/mux0/gate2/U1/Y (AND2X2)                  0.03       0.95 f
  reg16_1/reg13/mux0/gate2/U2/Y (INVX1)                   0.00       0.95 r
  reg16_1/reg13/mux0/gate2/out (nand2_16)                 0.00       0.95 r
  reg16_1/reg13/mux0/gate3/in2 (nand2_15)                 0.00       0.95 r
  reg16_1/reg13/mux0/gate3/U1/Y (AND2X2)                  0.03       0.98 r
  reg16_1/reg13/mux0/gate3/U2/Y (INVX1)                   0.01       1.00 f
  reg16_1/reg13/mux0/gate3/out (nand2_15)                 0.00       1.00 f
  reg16_1/reg13/mux0/Out (mux2_1_5)                       0.00       1.00 f
  reg16_1/reg13/reg0/d (dff_5)                            0.00       1.00 f
  reg16_1/reg13/reg0/U3/Y (AND2X2)                        0.03       1.03 f
  reg16_1/reg13/reg0/state_reg/D (DFFPOSX1)               0.00       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg13/reg0/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg15/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U142/Y (AND2X2)                                  0.04       0.70 r
  cache0/mem_w2/write (memc_Size16_1)                     0.00       0.70 r
  cache0/mem_w2/U170/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w2/U167/Y (INVX1)                            0.02       0.76 f
  cache0/mem_w2/U865/Y (AND2X2)                           0.04       0.80 f
  cache0/mem_w2/data_out<15> (memc_Size16_1)              0.00       0.80 f
  cache0/U188/Y (AOI22X1)                                 0.03       0.83 r
  cache0/U60/Y (BUFX2)                                    0.03       0.87 r
  cache0/U95/Y (AND2X2)                                   0.03       0.90 r
  cache0/U96/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<15> (cache_cache_id0)                   0.00       0.92 f
  reg16_1/in<15> (reg16bit_0)                             0.00       0.92 f
  reg16_1/reg15/in (dff_en_3)                             0.00       0.92 f
  reg16_1/reg15/mux0/InB (mux2_1_3)                       0.00       0.92 f
  reg16_1/reg15/mux0/gate2/in1 (nand2_10)                 0.00       0.92 f
  reg16_1/reg15/mux0/gate2/U1/Y (AND2X2)                  0.03       0.95 f
  reg16_1/reg15/mux0/gate2/U2/Y (INVX1)                   0.00       0.95 r
  reg16_1/reg15/mux0/gate2/out (nand2_10)                 0.00       0.95 r
  reg16_1/reg15/mux0/gate3/in2 (nand2_9)                  0.00       0.95 r
  reg16_1/reg15/mux0/gate3/U1/Y (AND2X2)                  0.03       0.98 r
  reg16_1/reg15/mux0/gate3/U2/Y (INVX1)                   0.01       0.99 f
  reg16_1/reg15/mux0/gate3/out (nand2_9)                  0.00       0.99 f
  reg16_1/reg15/mux0/Out (mux2_1_3)                       0.00       0.99 f
  reg16_1/reg15/reg0/d (dff_3)                            0.00       0.99 f
  reg16_1/reg15/reg0/U3/Y (AND2X1)                        0.03       1.02 f
  reg16_1/reg15/reg0/state_reg/D (DFFPOSX1)               0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg15/reg0/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg11/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U142/Y (AND2X2)                                  0.04       0.70 r
  cache0/mem_w2/write (memc_Size16_1)                     0.00       0.70 r
  cache0/mem_w2/U170/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w2/U168/Y (INVX1)                            0.02       0.76 f
  cache0/mem_w2/U861/Y (AND2X2)                           0.04       0.80 f
  cache0/mem_w2/data_out<11> (memc_Size16_1)              0.00       0.80 f
  cache0/U180/Y (AOI22X1)                                 0.03       0.83 r
  cache0/U46/Y (BUFX2)                                    0.03       0.87 r
  cache0/U87/Y (AND2X2)                                   0.03       0.90 r
  cache0/U88/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<11> (cache_cache_id0)                   0.00       0.92 f
  reg16_1/in<11> (reg16bit_0)                             0.00       0.92 f
  reg16_1/reg11/in (dff_en_7)                             0.00       0.92 f
  reg16_1/reg11/mux0/InB (mux2_1_7)                       0.00       0.92 f
  reg16_1/reg11/mux0/gate2/in1 (nand2_22)                 0.00       0.92 f
  reg16_1/reg11/mux0/gate2/U1/Y (AND2X2)                  0.03       0.95 f
  reg16_1/reg11/mux0/gate2/U2/Y (INVX1)                   0.00       0.95 r
  reg16_1/reg11/mux0/gate2/out (nand2_22)                 0.00       0.95 r
  reg16_1/reg11/mux0/gate3/in2 (nand2_21)                 0.00       0.95 r
  reg16_1/reg11/mux0/gate3/U1/Y (AND2X2)                  0.03       0.98 r
  reg16_1/reg11/mux0/gate3/U2/Y (INVX1)                   0.02       0.99 f
  reg16_1/reg11/mux0/gate3/out (nand2_21)                 0.00       0.99 f
  reg16_1/reg11/mux0/Out (mux2_1_7)                       0.00       0.99 f
  reg16_1/reg11/reg0/d (dff_7)                            0.00       0.99 f
  reg16_1/reg11/reg0/U3/Y (AND2X1)                        0.03       1.02 f
  reg16_1/reg11/reg0/state_reg/D (DFFPOSX1)               0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg11/reg0/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg14/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U180/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w0/U108/Y (INVX2)                            0.03       0.77 f
  cache0/mem_w0/U903/Y (AND2X2)                           0.04       0.80 f
  cache0/mem_w0/data_out<14> (memc_Size16_3)              0.00       0.80 f
  cache0/U187/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U49/Y (BUFX2)                                    0.03       0.87 r
  cache0/U93/Y (AND2X2)                                   0.03       0.90 r
  cache0/U94/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<14> (cache_cache_id0)                   0.00       0.92 f
  reg16_1/in<14> (reg16bit_0)                             0.00       0.92 f
  reg16_1/reg14/in (dff_en_4)                             0.00       0.92 f
  reg16_1/reg14/mux0/InB (mux2_1_4)                       0.00       0.92 f
  reg16_1/reg14/mux0/gate2/in1 (nand2_13)                 0.00       0.92 f
  reg16_1/reg14/mux0/gate2/U1/Y (AND2X2)                  0.03       0.95 f
  reg16_1/reg14/mux0/gate2/U2/Y (INVX1)                   0.00       0.95 r
  reg16_1/reg14/mux0/gate2/out (nand2_13)                 0.00       0.95 r
  reg16_1/reg14/mux0/gate3/in2 (nand2_12)                 0.00       0.95 r
  reg16_1/reg14/mux0/gate3/U1/Y (AND2X2)                  0.03       0.98 r
  reg16_1/reg14/mux0/gate3/U2/Y (INVX1)                   0.01       0.99 f
  reg16_1/reg14/mux0/gate3/out (nand2_12)                 0.00       0.99 f
  reg16_1/reg14/mux0/Out (mux2_1_4)                       0.00       0.99 f
  reg16_1/reg14/reg0/d (dff_4)                            0.00       0.99 f
  reg16_1/reg14/reg0/U3/Y (AND2X2)                        0.03       1.03 f
  reg16_1/reg14/reg0/state_reg/D (DFFPOSX1)               0.00       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg14/reg0/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg10/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U142/Y (AND2X2)                                  0.04       0.70 r
  cache0/mem_w2/write (memc_Size16_1)                     0.00       0.70 r
  cache0/mem_w2/U170/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w2/U167/Y (INVX1)                            0.02       0.76 f
  cache0/mem_w2/U860/Y (AND2X2)                           0.04       0.80 f
  cache0/mem_w2/data_out<10> (memc_Size16_1)              0.00       0.80 f
  cache0/U178/Y (AOI22X1)                                 0.03       0.83 r
  cache0/U58/Y (BUFX2)                                    0.03       0.87 r
  cache0/U85/Y (AND2X2)                                   0.03       0.90 r
  cache0/U86/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<10> (cache_cache_id0)                   0.00       0.92 f
  reg16_1/in<10> (reg16bit_0)                             0.00       0.92 f
  reg16_1/reg10/in (dff_en_8)                             0.00       0.92 f
  reg16_1/reg10/mux0/InB (mux2_1_8)                       0.00       0.92 f
  reg16_1/reg10/mux0/gate2/in1 (nand2_25)                 0.00       0.92 f
  reg16_1/reg10/mux0/gate2/U1/Y (AND2X2)                  0.03       0.95 f
  reg16_1/reg10/mux0/gate2/U2/Y (INVX1)                   0.00       0.95 r
  reg16_1/reg10/mux0/gate2/out (nand2_25)                 0.00       0.95 r
  reg16_1/reg10/mux0/gate3/in2 (nand2_24)                 0.00       0.95 r
  reg16_1/reg10/mux0/gate3/U1/Y (AND2X2)                  0.03       0.98 r
  reg16_1/reg10/mux0/gate3/U2/Y (INVX1)                   0.01       0.99 f
  reg16_1/reg10/mux0/gate3/out (nand2_24)                 0.00       0.99 f
  reg16_1/reg10/mux0/Out (mux2_1_8)                       0.00       0.99 f
  reg16_1/reg10/reg0/d (dff_8)                            0.00       0.99 f
  reg16_1/reg10/reg0/U3/Y (AND2X1)                        0.03       1.02 f
  reg16_1/reg10/reg0/state_reg/D (DFFPOSX1)               0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg10/reg0/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg12/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U180/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w0/U4/Y (INVX1)                              0.02       0.76 f
  cache0/mem_w0/U901/Y (AND2X2)                           0.04       0.80 f
  cache0/mem_w0/data_out<12> (memc_Size16_3)              0.00       0.80 f
  cache0/U183/Y (AOI22X1)                                 0.03       0.83 r
  cache0/U47/Y (BUFX2)                                    0.03       0.87 r
  cache0/U89/Y (AND2X2)                                   0.03       0.90 r
  cache0/U90/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<12> (cache_cache_id0)                   0.00       0.92 f
  reg16_1/in<12> (reg16bit_0)                             0.00       0.92 f
  reg16_1/reg12/in (dff_en_6)                             0.00       0.92 f
  reg16_1/reg12/mux0/InB (mux2_1_6)                       0.00       0.92 f
  reg16_1/reg12/mux0/gate2/in1 (nand2_19)                 0.00       0.92 f
  reg16_1/reg12/mux0/gate2/U1/Y (AND2X2)                  0.03       0.95 f
  reg16_1/reg12/mux0/gate2/U2/Y (INVX1)                   0.00       0.95 r
  reg16_1/reg12/mux0/gate2/out (nand2_19)                 0.00       0.95 r
  reg16_1/reg12/mux0/gate3/in2 (nand2_18)                 0.00       0.95 r
  reg16_1/reg12/mux0/gate3/U1/Y (AND2X2)                  0.03       0.98 r
  reg16_1/reg12/mux0/gate3/U2/Y (INVX1)                   0.01       0.99 f
  reg16_1/reg12/mux0/gate3/out (nand2_18)                 0.00       0.99 f
  reg16_1/reg12/mux0/Out (mux2_1_6)                       0.00       0.99 f
  reg16_1/reg12/reg0/d (dff_6)                            0.00       0.99 f
  reg16_1/reg12/reg0/U3/Y (AND2X1)                        0.03       1.02 f
  reg16_1/reg12/reg0/state_reg/D (DFFPOSX1)               0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg12/reg0/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg8/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U142/Y (AND2X2)                                  0.04       0.70 r
  cache0/mem_w2/write (memc_Size16_1)                     0.00       0.70 r
  cache0/mem_w2/U315/Y (INVX1)                            0.02       0.72 f
  cache0/mem_w2/U165/Y (AND2X2)                           0.05       0.77 f
  cache0/mem_w2/U830/Y (AND2X2)                           0.04       0.80 f
  cache0/mem_w2/data_out<8> (memc_Size16_1)               0.00       0.80 f
  cache0/U174/Y (AOI22X1)                                 0.04       0.85 r
  cache0/U104/Y (INVX1)                                   0.02       0.87 f
  cache0/U105/Y (INVX1)                                   0.00       0.87 r
  cache0/U81/Y (AND2X2)                                   0.03       0.90 r
  cache0/U82/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<8> (cache_cache_id0)                    0.00       0.92 f
  reg16_1/in<8> (reg16bit_0)                              0.00       0.92 f
  reg16_1/reg8/in (dff_en_10)                             0.00       0.92 f
  reg16_1/reg8/mux0/InB (mux2_1_10)                       0.00       0.92 f
  reg16_1/reg8/mux0/gate2/in1 (nand2_31)                  0.00       0.92 f
  reg16_1/reg8/mux0/gate2/U1/Y (AND2X2)                   0.03       0.95 f
  reg16_1/reg8/mux0/gate2/U2/Y (INVX1)                    0.00       0.95 r
  reg16_1/reg8/mux0/gate2/out (nand2_31)                  0.00       0.95 r
  reg16_1/reg8/mux0/gate3/in2 (nand2_30)                  0.00       0.95 r
  reg16_1/reg8/mux0/gate3/U1/Y (AND2X2)                   0.03       0.98 r
  reg16_1/reg8/mux0/gate3/U2/Y (INVX1)                    0.01       0.99 f
  reg16_1/reg8/mux0/gate3/out (nand2_30)                  0.00       0.99 f
  reg16_1/reg8/mux0/Out (mux2_1_10)                       0.00       0.99 f
  reg16_1/reg8/reg0/d (dff_10)                            0.00       0.99 f
  reg16_1/reg8/reg0/U3/Y (AND2X2)                         0.03       1.02 f
  reg16_1/reg8/reg0/state_reg/D (DFFPOSX1)                0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg8/reg0/state_reg/CLK (DFFPOSX1)              0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg16_1/reg1/reg0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U106/Y (INVX1)                            0.02       0.72 f
  cache0/mem_w0/U107/Y (AND2X2)                           0.04       0.76 f
  cache0/mem_w0/U891/Y (AND2X2)                           0.04       0.80 f
  cache0/mem_w0/data_out<1> (memc_Size16_3)               0.00       0.80 f
  cache0/U161/Y (AOI22X1)                                 0.03       0.83 r
  cache0/U37/Y (BUFX2)                                    0.03       0.87 r
  cache0/U67/Y (AND2X2)                                   0.03       0.90 r
  cache0/U68/Y (INVX1)                                    0.02       0.91 f
  cache0/data_out<1> (cache_cache_id0)                    0.00       0.91 f
  reg16_1/in<1> (reg16bit_0)                              0.00       0.91 f
  reg16_1/reg1/in (dff_en_17)                             0.00       0.91 f
  reg16_1/reg1/mux0/InB (mux2_1_17)                       0.00       0.91 f
  reg16_1/reg1/mux0/gate2/in1 (nand2_52)                  0.00       0.91 f
  reg16_1/reg1/mux0/gate2/U1/Y (AND2X2)                   0.03       0.95 f
  reg16_1/reg1/mux0/gate2/U2/Y (INVX1)                    0.00       0.94 r
  reg16_1/reg1/mux0/gate2/out (nand2_52)                  0.00       0.94 r
  reg16_1/reg1/mux0/gate3/in2 (nand2_51)                  0.00       0.94 r
  reg16_1/reg1/mux0/gate3/U1/Y (AND2X2)                   0.03       0.97 r
  reg16_1/reg1/mux0/gate3/U2/Y (INVX1)                    0.01       0.99 f
  reg16_1/reg1/mux0/gate3/out (nand2_51)                  0.00       0.99 f
  reg16_1/reg1/mux0/Out (mux2_1_17)                       0.00       0.99 f
  reg16_1/reg1/reg0/d (dff_17)                            0.00       0.99 f
  reg16_1/reg1/reg0/U3/Y (AND2X1)                         0.03       1.02 f
  reg16_1/reg1/reg0/state_reg/D (DFFPOSX1)                0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  reg16_1/reg1/reg0/state_reg/CLK (DFFPOSX1)              0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fmem/m0/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U180/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w0/U108/Y (INVX2)                            0.03       0.77 f
  cache0/mem_w0/U890/Y (AND2X2)                           0.04       0.81 f
  cache0/mem_w0/data_out<0> (memc_Size16_3)               0.00       0.81 f
  cache0/U159/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U36/Y (BUFX2)                                    0.03       0.88 r
  cache0/U65/Y (AND2X2)                                   0.03       0.91 r
  cache0/U66/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<0> (cache_cache_id0)                    0.00       0.92 f
  U278/Y (BUFX2)                                          0.03       0.96 f
  U359/Y (INVX1)                                          0.00       0.96 r
  U378/Y (MUX2X1)                                         0.03       0.98 f
  fmem/data_in<0> (four_bank_mem)                         0.00       0.98 f
  fmem/m0/data_in<0> (final_memory_3)                     0.00       0.98 f
  fmem/m0/reg1[0]/d (dff_204)                             0.00       0.98 f
  fmem/m0/reg1[0]/U4/Y (AND2X2)                           0.04       1.02 f
  fmem/m0/reg1[0]/state_reg/D (DFFPOSX1)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fmem/m0/reg1[0]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fmem/m1/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U180/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w0/U108/Y (INVX2)                            0.03       0.77 f
  cache0/mem_w0/U890/Y (AND2X2)                           0.04       0.81 f
  cache0/mem_w0/data_out<0> (memc_Size16_3)               0.00       0.81 f
  cache0/U159/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U36/Y (BUFX2)                                    0.03       0.88 r
  cache0/U65/Y (AND2X2)                                   0.03       0.91 r
  cache0/U66/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<0> (cache_cache_id0)                    0.00       0.92 f
  U278/Y (BUFX2)                                          0.03       0.96 f
  U359/Y (INVX1)                                          0.00       0.96 r
  U378/Y (MUX2X1)                                         0.03       0.98 f
  fmem/data_in<0> (four_bank_mem)                         0.00       0.98 f
  fmem/m1/data_in<0> (final_memory_2)                     0.00       0.98 f
  fmem/m1/reg1[0]/d (dff_172)                             0.00       0.98 f
  fmem/m1/reg1[0]/U4/Y (AND2X2)                           0.04       1.02 f
  fmem/m1/reg1[0]/state_reg/D (DFFPOSX1)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fmem/m1/reg1[0]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fmem/m2/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U180/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w0/U108/Y (INVX2)                            0.03       0.77 f
  cache0/mem_w0/U890/Y (AND2X2)                           0.04       0.81 f
  cache0/mem_w0/data_out<0> (memc_Size16_3)               0.00       0.81 f
  cache0/U159/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U36/Y (BUFX2)                                    0.03       0.88 r
  cache0/U65/Y (AND2X2)                                   0.03       0.91 r
  cache0/U66/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<0> (cache_cache_id0)                    0.00       0.92 f
  U278/Y (BUFX2)                                          0.03       0.96 f
  U359/Y (INVX1)                                          0.00       0.96 r
  U378/Y (MUX2X1)                                         0.03       0.98 f
  fmem/data_in<0> (four_bank_mem)                         0.00       0.98 f
  fmem/m2/data_in<0> (final_memory_1)                     0.00       0.98 f
  fmem/m2/reg1[0]/d (dff_121)                             0.00       0.98 f
  fmem/m2/reg1[0]/U4/Y (AND2X2)                           0.04       1.02 f
  fmem/m2/reg1[0]/state_reg/D (DFFPOSX1)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fmem/m2/reg1[0]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: streg/reg0/reg0/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fmem/m3/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  streg/reg0/reg0/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  streg/reg0/reg0/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  streg/reg0/reg0/q (dff_242)                             0.00       0.11 f
  streg/reg0/out (dff_en_38)                              0.00       0.11 f
  streg/out<0> (reg4bit)                                  0.00       0.11 f
  U285/Y (AND2X2)                                         0.04       0.15 f
  U268/Y (AND2X2)                                         0.03       0.18 f
  U262/Y (AND2X2)                                         0.03       0.21 f
  fmem/rd (four_bank_mem)                                 0.00       0.21 f
  fmem/U42/Y (OR2X2)                                      0.04       0.25 f
  fmem/U23/Y (AND2X2)                                     0.03       0.28 f
  fmem/stall (four_bank_mem)                              0.00       0.28 f
  U406/Y (OAI21X1)                                        0.04       0.32 r
  cache0/enable (cache_cache_id0)                         0.00       0.32 r
  cache0/U35/Y (AND2X2)                                   0.04       0.36 r
  cache0/mem_tg/write (memc_Size5)                        0.00       0.36 r
  cache0/mem_tg/U844/Y (OR2X2)                            0.04       0.40 r
  cache0/mem_tg/U390/Y (OR2X2)                            0.04       0.45 r
  cache0/mem_tg/U404/Y (INVX1)                            0.02       0.47 f
  cache0/mem_tg/data_out<3> (memc_Size5)                  0.00       0.47 f
  cache0/U141/Y (XNOR2X1)                                 0.03       0.50 f
  cache0/U61/Y (OR2X2)                                    0.05       0.55 f
  cache0/U62/Y (INVX1)                                    0.00       0.55 r
  cache0/U151/Y (NAND3X1)                                 0.01       0.55 f
  cache0/U143/Y (INVX1)                                   0.01       0.56 r
  cache0/U97/Y (AND2X2)                                   0.03       0.59 r
  cache0/U99/Y (INVX1)                                    0.02       0.62 f
  cache0/U26/Y (OAI21X1)                                  0.05       0.66 r
  cache0/U24/Y (AND2X2)                                   0.04       0.70 r
  cache0/mem_w0/write (memc_Size16_3)                     0.00       0.70 r
  cache0/mem_w0/U180/Y (OR2X2)                            0.04       0.74 r
  cache0/mem_w0/U108/Y (INVX2)                            0.03       0.77 f
  cache0/mem_w0/U890/Y (AND2X2)                           0.04       0.81 f
  cache0/mem_w0/data_out<0> (memc_Size16_3)               0.00       0.81 f
  cache0/U159/Y (AOI22X1)                                 0.03       0.84 r
  cache0/U36/Y (BUFX2)                                    0.03       0.88 r
  cache0/U65/Y (AND2X2)                                   0.03       0.91 r
  cache0/U66/Y (INVX1)                                    0.02       0.92 f
  cache0/data_out<0> (cache_cache_id0)                    0.00       0.92 f
  U278/Y (BUFX2)                                          0.03       0.96 f
  U359/Y (INVX1)                                          0.00       0.96 r
  U378/Y (MUX2X1)                                         0.03       0.98 f
  fmem/data_in<0> (four_bank_mem)                         0.00       0.98 f
  fmem/m3/data_in<0> (final_memory_0)                     0.00       0.98 f
  fmem/m3/reg1[0]/d (dff_70)                              0.00       0.98 f
  fmem/m3/reg1[0]/U4/Y (AND2X2)                           0.04       1.02 f
  fmem/m3/reg1[0]/state_reg/D (DFFPOSX1)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fmem/m3/reg1[0]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


1
