Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 28 22:52:46 2020
| Host         : WIN8-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 121 register/latch pins with no clock driven by root clock pin: clk20/slowclk_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: clk20k/slowclk_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: clk625m/slowclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mic/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 556 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.282        0.000                      0                  350        0.103        0.000                      0                  350        4.500        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.282        0.000                      0                  350        0.103        0.000                      0                  350        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 clk625m/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.534ns (38.885%)  route 2.411ns (61.115%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.563     5.084    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  clk625m/count_reg[4]/Q
                         net (fo=3, routed)           1.285     6.887    clk625m/count_reg[4]
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.011 r  clk625m/count[0]_i_15/O
                         net (fo=1, routed)           0.000     7.011    clk625m/count[0]_i_15_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.561 r  clk625m/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk625m/count_reg[0]_i_8_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk625m/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk625m/count_reg[0]_i_3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  clk625m/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.126     9.029    clk625m/clear
    SLICE_X30Y39         FDRE                                         r  clk625m/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.443    14.784    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  clk625m/count_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.713    14.311    clk625m/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 clk625m/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.534ns (38.885%)  route 2.411ns (61.115%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.563     5.084    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  clk625m/count_reg[4]/Q
                         net (fo=3, routed)           1.285     6.887    clk625m/count_reg[4]
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.011 r  clk625m/count[0]_i_15/O
                         net (fo=1, routed)           0.000     7.011    clk625m/count[0]_i_15_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.561 r  clk625m/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk625m/count_reg[0]_i_8_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk625m/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk625m/count_reg[0]_i_3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  clk625m/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.126     9.029    clk625m/clear
    SLICE_X30Y39         FDRE                                         r  clk625m/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.443    14.784    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  clk625m/count_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.713    14.311    clk625m/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 clk625m/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.534ns (38.885%)  route 2.411ns (61.115%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.563     5.084    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  clk625m/count_reg[4]/Q
                         net (fo=3, routed)           1.285     6.887    clk625m/count_reg[4]
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.011 r  clk625m/count[0]_i_15/O
                         net (fo=1, routed)           0.000     7.011    clk625m/count[0]_i_15_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.561 r  clk625m/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk625m/count_reg[0]_i_8_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk625m/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk625m/count_reg[0]_i_3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  clk625m/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.126     9.029    clk625m/clear
    SLICE_X30Y39         FDRE                                         r  clk625m/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.443    14.784    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  clk625m/count_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.713    14.311    clk625m/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 clk625m/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.534ns (38.885%)  route 2.411ns (61.115%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.563     5.084    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  clk625m/count_reg[4]/Q
                         net (fo=3, routed)           1.285     6.887    clk625m/count_reg[4]
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.011 r  clk625m/count[0]_i_15/O
                         net (fo=1, routed)           0.000     7.011    clk625m/count[0]_i_15_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.561 r  clk625m/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk625m/count_reg[0]_i_8_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk625m/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk625m/count_reg[0]_i_3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  clk625m/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.126     9.029    clk625m/clear
    SLICE_X30Y39         FDRE                                         r  clk625m/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.443    14.784    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  clk625m/count_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y39         FDRE (Setup_fdre_C_R)       -0.713    14.311    clk625m/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 clk625m/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.534ns (40.325%)  route 2.270ns (59.675%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.563     5.084    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  clk625m/count_reg[4]/Q
                         net (fo=3, routed)           1.285     6.887    clk625m/count_reg[4]
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.011 r  clk625m/count[0]_i_15/O
                         net (fo=1, routed)           0.000     7.011    clk625m/count[0]_i_15_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.561 r  clk625m/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk625m/count_reg[0]_i_8_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk625m/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk625m/count_reg[0]_i_3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  clk625m/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.985     8.888    clk625m/clear
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.443    14.784    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[4]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.713    14.336    clk625m/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 clk625m/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.534ns (40.325%)  route 2.270ns (59.675%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.563     5.084    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  clk625m/count_reg[4]/Q
                         net (fo=3, routed)           1.285     6.887    clk625m/count_reg[4]
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.011 r  clk625m/count[0]_i_15/O
                         net (fo=1, routed)           0.000     7.011    clk625m/count[0]_i_15_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.561 r  clk625m/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk625m/count_reg[0]_i_8_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk625m/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk625m/count_reg[0]_i_3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  clk625m/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.985     8.888    clk625m/clear
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.443    14.784    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[5]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.713    14.336    clk625m/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 clk625m/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.534ns (40.325%)  route 2.270ns (59.675%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.563     5.084    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  clk625m/count_reg[4]/Q
                         net (fo=3, routed)           1.285     6.887    clk625m/count_reg[4]
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.011 r  clk625m/count[0]_i_15/O
                         net (fo=1, routed)           0.000     7.011    clk625m/count[0]_i_15_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.561 r  clk625m/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk625m/count_reg[0]_i_8_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk625m/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk625m/count_reg[0]_i_3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  clk625m/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.985     8.888    clk625m/clear
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.443    14.784    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[6]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.713    14.336    clk625m/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 clk625m/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.534ns (40.325%)  route 2.270ns (59.675%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.563     5.084    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  clk625m/count_reg[4]/Q
                         net (fo=3, routed)           1.285     6.887    clk625m/count_reg[4]
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.011 r  clk625m/count[0]_i_15/O
                         net (fo=1, routed)           0.000     7.011    clk625m/count[0]_i_15_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.561 r  clk625m/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk625m/count_reg[0]_i_8_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk625m/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk625m/count_reg[0]_i_3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  clk625m/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.985     8.888    clk625m/clear
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.443    14.784    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[7]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X30Y40         FDRE (Setup_fdre_C_R)       -0.713    14.336    clk625m/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 mic/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.138ns (25.729%)  route 3.285ns (74.271%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.550     5.071    mic/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y84         FDRE                                         r  mic/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  mic/count2_reg[11]/Q
                         net (fo=6, routed)           1.024     6.613    mic/count2_reg[11]
    SLICE_X13Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mic/sclk_i_23/O
                         net (fo=1, routed)           0.518     7.255    mic/sclk_i_23_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  mic/sclk_i_17/O
                         net (fo=1, routed)           0.452     7.831    mic/sclk_i_17_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.955 r  mic/sclk_i_10/O
                         net (fo=1, routed)           0.670     8.626    mic/sclk_i_10_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.750 r  mic/sclk_i_3/O
                         net (fo=1, routed)           0.620     9.370    mic/sclk_i_3_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.494 r  mic/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.494    mic/sclk_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  mic/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.433    14.774    mic/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  mic/sclk_reg/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.031    15.042    mic/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 clk625m/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 1.534ns (41.989%)  route 2.119ns (58.011%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.563     5.084    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  clk625m/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  clk625m/count_reg[4]/Q
                         net (fo=3, routed)           1.285     6.887    clk625m/count_reg[4]
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.011 r  clk625m/count[0]_i_15/O
                         net (fo=1, routed)           0.000     7.011    clk625m/count[0]_i_15_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.561 r  clk625m/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk625m/count_reg[0]_i_8_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk625m/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk625m/count_reg[0]_i_3_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  clk625m/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.835     8.738    clk625m/clear
    SLICE_X30Y41         FDRE                                         r  clk625m/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.444    14.785    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  clk625m/count_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y41         FDRE (Setup_fdre_C_R)       -0.713    14.312    clk625m/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  5.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk4/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk4/count_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk4/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk4/count_reg[0]_i_2__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk4/count_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.923    clk4/count_reg[4]_i_1__2_n_7
    SLICE_X41Y50         FDRE                                         r  clk4/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clk4/count_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk4/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk4/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk4/count_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk4/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk4/count_reg[0]_i_2__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk4/count_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.934    clk4/count_reg[4]_i_1__2_n_5
    SLICE_X41Y50         FDRE                                         r  clk4/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clk4/count_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk4/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk4/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk4/count_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk4/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk4/count_reg[0]_i_2__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk4/count_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.959    clk4/count_reg[4]_i_1__2_n_6
    SLICE_X41Y50         FDRE                                         r  clk4/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clk4/count_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk4/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk4/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk4/count_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk4/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk4/count_reg[0]_i_2__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clk4/count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.959    clk4/count_reg[4]_i_1__2_n_4
    SLICE_X41Y50         FDRE                                         r  clk4/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clk4/count_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk4/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk4/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk4/count_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk4/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk4/count_reg[0]_i_2__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk4/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk4/count_reg[4]_i_1__2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  clk4/count_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.962    clk4/count_reg[8]_i_1__2_n_7
    SLICE_X41Y51         FDRE                                         r  clk4/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  clk4/count_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk4/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clk4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk4/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk4/count_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk4/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk4/count_reg[0]_i_2__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk4/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk4/count_reg[4]_i_1__2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  clk4/count_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.973    clk4/count_reg[8]_i_1__2_n_5
    SLICE_X41Y51         FDRE                                         r  clk4/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  clk4/count_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk4/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clk4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk4/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk4/count_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk4/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk4/count_reg[0]_i_2__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk4/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk4/count_reg[4]_i_1__2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  clk4/count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.998    clk4/count_reg[8]_i_1__2_n_4
    SLICE_X41Y51         FDRE                                         r  clk4/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  clk4/count_reg[11]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk4/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clk4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk4/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk4/count_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk4/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk4/count_reg[0]_i_2__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk4/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk4/count_reg[4]_i_1__2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  clk4/count_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.998    clk4/count_reg[8]_i_1__2_n_6
    SLICE_X41Y51         FDRE                                         r  clk4/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  clk4/count_reg[9]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk4/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 clk4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk4/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk4/count_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk4/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk4/count_reg[0]_i_2__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk4/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk4/count_reg[4]_i_1__2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  clk4/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.947    clk4/count_reg[8]_i_1__2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  clk4/count_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.001    clk4/count_reg[12]_i_1__2_n_7
    SLICE_X41Y52         FDRE                                         r  clk4/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  clk4/count_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.105     1.820    clk4/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clk4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.447    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clk4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk4/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clk4/count_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk4/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk4/count_reg[0]_i_2__2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk4/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk4/count_reg[4]_i_1__2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  clk4/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.947    clk4/count_reg[8]_i_1__2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  clk4/count_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.012    clk4/count_reg[12]_i_1__2_n_5
    SLICE_X41Y52         FDRE                                         r  clk4/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.832     1.959    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  clk4/count_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.105     1.820    clk4/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y52   clk1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y52   clk1/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y52   clk1/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y53   clk1/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y53   clk1/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y43   clk20/count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y43   clk20/count_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y43   clk20/count_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   clk20/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk20/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk20/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk20/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk20/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk20/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk20/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk20/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk20k/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk20k/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk20k/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   clk1/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   clk1/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y52   clk4/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y52   clk4/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y52   clk4/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y52   clk4/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   clk4/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   clk4/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   clk4/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   clk4/count_reg[19]/C



