

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_46_2'
================================================================
* Date:           Mon Aug 12 18:57:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65544|    65544|  0.328 ms|  0.328 ms|  65544|  65544|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_46_2  |    65542|    65542|         8|          1|          1|  65536|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%check = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:45]   --->   Operation 11 'alloca' 'check' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln46 = store i17 0, i17 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 13 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln45 = store i17 0, i17 %check" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:45]   --->   Operation 14 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc44"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i17 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.10ns)   --->   "%icmp_ln46 = icmp_eq  i17 %i_1, i17 65536" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 17 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.10ns)   --->   "%add_ln46 = add i17 %i_1, i17 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 18 'add' 'add_ln46' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc44.split, void %for.end46.exitStub" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 19 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i17 %i_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 20 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i32 %result, i64 0, i64 %zext_ln46" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 21 'getelementptr' 'result_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%result_load = load i16 %result_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 22 'load' 'result_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln46" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 23 'getelementptr' 'gold_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%gold_load = load i16 %gold_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 24 'load' 'gold_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%result_load = load i16 %result_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 25 'load' 'result_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%gold_load = load i16 %gold_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 26 'load' 'gold_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln46 = store i17 %add_ln46, i17 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 27 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.73>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %result_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 28 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47, i32 23, i32 30" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 29 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %bitcast_ln47" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 30 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i32 %gold_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 31 'bitcast' 'bitcast_ln47_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47_1, i32 23, i32 30" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 32 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i32 %bitcast_ln47_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 33 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.91ns)   --->   "%icmp_ln47 = icmp_ne  i8 %tmp_1, i8 255" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 34 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.28ns)   --->   "%icmp_ln47_1 = icmp_eq  i23 %trunc_ln47, i23 0" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 35 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.91ns)   --->   "%icmp_ln47_2 = icmp_ne  i8 %tmp_2, i8 255" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 36 'icmp' 'icmp_ln47_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.28ns)   --->   "%icmp_ln47_3 = icmp_eq  i23 %trunc_ln47_1, i23 0" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 37 'icmp' 'icmp_ln47_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [4/4] (2.73ns)   --->   "%tmp_3 = fcmp_oeq  i32 %result_load, i32 %gold_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 38 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.73>
ST_4 : Operation 39 [3/4] (2.73ns)   --->   "%tmp_3 = fcmp_oeq  i32 %result_load, i32 %gold_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 39 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 40 [2/4] (2.73ns)   --->   "%tmp_3 = fcmp_oeq  i32 %result_load, i32 %gold_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 40 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 41 [1/4] (2.73ns)   --->   "%tmp_3 = fcmp_oeq  i32 %result_load, i32 %gold_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 41 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%check_load = load i17 %check" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 42 'load' 'check_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node check_1)   --->   "%or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 43 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node check_1)   --->   "%or_ln47_1 = or i1 %icmp_ln47_3, i1 %icmp_ln47_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 44 'or' 'or_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node check_1)   --->   "%and_ln47 = and i1 %or_ln47, i1 %or_ln47_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 45 'and' 'and_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node check_1)   --->   "%and_ln47_1 = and i1 %and_ln47, i1 %tmp_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 46 'and' 'and_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node check_1)   --->   "%zext_ln47 = zext i1 %and_ln47_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 47 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (2.10ns) (out node of the LUT)   --->   "%check_1 = add i17 %zext_ln47, i17 %check_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47]   --->   Operation 48 'add' 'check_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%check_load_1 = load i17 %check"   --->   Operation 54 'load' 'check_load_1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i17P0A, i17 %check_out, i17 %check_load_1"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.58>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 49 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 51 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln45 = store i17 %check_1, i17 %check" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:45]   --->   Operation 52 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc44" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46]   --->   Operation 53 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ check_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
check                  (alloca           ) [ 011111111]
i                      (alloca           ) [ 011000000]
store_ln46             (store            ) [ 000000000]
store_ln45             (store            ) [ 000000000]
br_ln0                 (br               ) [ 000000000]
i_1                    (load             ) [ 000000000]
icmp_ln46              (icmp             ) [ 011111110]
add_ln46               (add              ) [ 011000000]
br_ln46                (br               ) [ 000000000]
zext_ln46              (zext             ) [ 000000000]
result_addr            (getelementptr    ) [ 011000000]
gold_addr              (getelementptr    ) [ 011000000]
result_load            (load             ) [ 010111100]
gold_load              (load             ) [ 010111100]
store_ln46             (store            ) [ 000000000]
bitcast_ln47           (bitcast          ) [ 000000000]
tmp_1                  (partselect       ) [ 000000000]
trunc_ln47             (trunc            ) [ 000000000]
bitcast_ln47_1         (bitcast          ) [ 000000000]
tmp_2                  (partselect       ) [ 000000000]
trunc_ln47_1           (trunc            ) [ 000000000]
icmp_ln47              (icmp             ) [ 010011110]
icmp_ln47_1            (icmp             ) [ 010011110]
icmp_ln47_2            (icmp             ) [ 010011110]
icmp_ln47_3            (icmp             ) [ 010011110]
tmp_3                  (fcmp             ) [ 010000010]
check_load             (load             ) [ 000000000]
or_ln47                (or               ) [ 000000000]
or_ln47_1              (or               ) [ 000000000]
and_ln47               (and              ) [ 000000000]
and_ln47_1             (and              ) [ 000000000]
zext_ln47              (zext             ) [ 000000000]
check_1                (add              ) [ 010000001]
specpipeline_ln46      (specpipeline     ) [ 000000000]
speclooptripcount_ln46 (speclooptripcount) [ 000000000]
specloopname_ln46      (specloopname     ) [ 000000000]
store_ln45             (store            ) [ 000000000]
br_ln46                (br               ) [ 000000000]
check_load_1           (load             ) [ 000000000]
write_ln0              (write            ) [ 000000000]
ret_ln0                (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gold">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gold"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="check_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="check_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i17P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="check_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="check/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln0_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="17" slack="0"/>
<pin id="55" dir="0" index="2" bw="17" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="59" class="1004" name="result_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="17" slack="0"/>
<pin id="63" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="gold_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="17" slack="0"/>
<pin id="76" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gold_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gold_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="0" index="1" bw="32" slack="1"/>
<pin id="88" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln46_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="17" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln45_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="17" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_1_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="17" slack="0"/>
<pin id="101" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln46_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="17" slack="0"/>
<pin id="104" dir="0" index="1" bw="17" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln46_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln46_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="17" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln46_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="17" slack="1"/>
<pin id="122" dir="0" index="1" bw="17" slack="1"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bitcast_ln47_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="0" index="3" bw="6" slack="0"/>
<pin id="132" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln47_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="bitcast_ln47_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="0" index="3" bw="6" slack="0"/>
<pin id="149" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln47_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln47_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln47_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="23" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln47_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln47_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="23" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47_3/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="check_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="17" slack="6"/>
<pin id="184" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="check_load/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="or_ln47_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="4"/>
<pin id="187" dir="0" index="1" bw="1" slack="4"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="or_ln47_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="4"/>
<pin id="191" dir="0" index="1" bw="1" slack="4"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47_1/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="and_ln47_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="and_ln47_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="1"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47_1/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln47_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="check_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="17" slack="0"/>
<pin id="211" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="check_1/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln45_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="17" slack="1"/>
<pin id="216" dir="0" index="1" bw="17" slack="7"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="check_load_1_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="6"/>
<pin id="220" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="check_load_1/7 "/>
</bind>
</comp>

<comp id="222" class="1005" name="check_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="17" slack="0"/>
<pin id="224" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="check "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="17" slack="0"/>
<pin id="232" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln46_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="6"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="241" class="1005" name="add_ln46_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="17" slack="1"/>
<pin id="243" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="246" class="1005" name="result_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="1"/>
<pin id="248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="gold_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="1"/>
<pin id="253" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gold_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="result_load_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_load "/>
</bind>
</comp>

<comp id="262" class="1005" name="gold_load_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gold_load "/>
</bind>
</comp>

<comp id="268" class="1005" name="icmp_ln47_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="4"/>
<pin id="270" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="273" class="1005" name="icmp_ln47_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="4"/>
<pin id="275" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln47_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="icmp_ln47_2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="4"/>
<pin id="280" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln47_2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="icmp_ln47_3_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="4"/>
<pin id="285" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln47_3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="check_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="17" slack="1"/>
<pin id="295" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="check_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="42" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="99" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="140"><net_src comp="124" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="141" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="127" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="137" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="144" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="154" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="197"><net_src comp="185" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="182" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="225"><net_src comp="44" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="48" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="240"><net_src comp="102" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="108" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="249"><net_src comp="59" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="254"><net_src comp="72" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="259"><net_src comp="66" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="265"><net_src comp="79" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="271"><net_src comp="158" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="276"><net_src comp="164" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="281"><net_src comp="170" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="286"><net_src comp="176" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="291"><net_src comp="85" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="296"><net_src comp="208" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="214" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: check_out | {7 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_46_2 : result | {1 2 }
	Port: main_Pipeline_VITIS_LOOP_46_2 : gold | {1 2 }
  - Chain level:
	State 1
		store_ln46 : 1
		store_ln45 : 1
		i_1 : 1
		icmp_ln46 : 2
		add_ln46 : 2
		br_ln46 : 3
		zext_ln46 : 2
		result_addr : 3
		result_load : 4
		gold_addr : 3
		gold_load : 4
	State 2
	State 3
		tmp_1 : 1
		trunc_ln47 : 1
		tmp_2 : 1
		trunc_ln47_1 : 1
		icmp_ln47 : 2
		icmp_ln47_1 : 2
		icmp_ln47_2 : 2
		icmp_ln47_3 : 2
	State 4
	State 5
	State 6
	State 7
		check_1 : 1
		write_ln0 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln46_fu_102   |    0    |    24   |
|          |    icmp_ln47_fu_158   |    0    |    15   |
|   icmp   |   icmp_ln47_1_fu_164  |    0    |    30   |
|          |   icmp_ln47_2_fu_170  |    0    |    15   |
|          |   icmp_ln47_3_fu_176  |    0    |    30   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln46_fu_108    |    0    |    24   |
|          |     check_1_fu_208    |    0    |    24   |
|----------|-----------------------|---------|---------|
|    or    |     or_ln47_fu_185    |    0    |    2    |
|          |    or_ln47_1_fu_189   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln47_fu_193    |    0    |    2    |
|          |   and_ln47_1_fu_199   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_52 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   fcmp   |       grp_fu_85       |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln46_fu_114   |    0    |    0    |
|          |    zext_ln47_fu_204   |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|      tmp_1_fu_127     |    0    |    0    |
|          |      tmp_2_fu_144     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln47_fu_137   |    0    |    0    |
|          |  trunc_ln47_1_fu_154  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   170   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln46_reg_241 |   17   |
|  check_1_reg_293  |   17   |
|   check_reg_222   |   17   |
| gold_addr_reg_251 |   16   |
| gold_load_reg_262 |   32   |
|     i_reg_230     |   17   |
| icmp_ln46_reg_237 |    1   |
|icmp_ln47_1_reg_273|    1   |
|icmp_ln47_2_reg_278|    1   |
|icmp_ln47_3_reg_283|    1   |
| icmp_ln47_reg_268 |    1   |
|result_addr_reg_246|   16   |
|result_load_reg_256|   32   |
|   tmp_3_reg_288   |    1   |
+-------------------+--------+
|       Total       |   170  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_79 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   170  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   170  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   170  |   188  |
+-----------+--------+--------+--------+
