
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 800 MT/s
CPU 0 runs traces/SPEC2017/621.wrf_s-6673B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3568520 heartbeat IPC: 2.80228 cumulative IPC: 2.80228 (Simulation time: 0 hr 20 min 8 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3568520 (Simulation time: 0 hr 20 min 8 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 22297274 heartbeat IPC: 0.533938 cumulative IPC: 0.533938 (Simulation time: 0 hr 45 min 49 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 42283001 heartbeat IPC: 0.500357 cumulative IPC: 0.516603 (Simulation time: 1 hr 10 min 37 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 74663576 heartbeat IPC: 0.308827 cumulative IPC: 0.42197 (Simulation time: 1 hr 41 min 33 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 96879290 heartbeat IPC: 0.450132 cumulative IPC: 0.428675 (Simulation time: 2 hr 2 min 48 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 118500288 heartbeat IPC: 0.462513 cumulative IPC: 0.435041 (Simulation time: 2 hr 16 min 44 sec) 
Finished CPU 0 instructions: 50000000 cycles: 114932030 cumulative IPC: 0.43504 (Simulation time: 2 hr 16 min 44 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.43504 instructions: 50000000 cycles: 114932030
ITLB TOTAL     ACCESS:    7549698  HIT:    7549628  MISS:         70  HIT %:    99.9991  MISS %: 0.000927189   MPKI: 0.0014
ITLB LOAD TRANSLATION ACCESS:    7549698  HIT:    7549628  MISS:         70  HIT %:    99.9991  MISS %: 0.000927189   MPKI: 0.0014
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 255.743 cycles
ITLB RQ	ACCESS:    9154941	FORWARD:          0	MERGED:    1605229	TO_CACHE:    7549712

DTLB TOTAL     ACCESS:   10781254  HIT:   10722406  MISS:      58848  HIT %:    99.4542  MISS %:   0.545836   MPKI: 1.17696
DTLB LOAD TRANSLATION ACCESS:   10781254  HIT:   10722406  MISS:      58848  HIT %:    99.4542  MISS %:   0.545836   MPKI: 1.17696
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 37.6783 cycles
DTLB RQ	ACCESS:   12066475	FORWARD:          0	MERGED:    1273846	TO_CACHE:   10792629

STLB TOTAL     ACCESS:      58918  HIT:      48068  MISS:      10850  HIT %:    81.5846  MISS %:    18.4154   MPKI: 0.217
STLB LOAD TRANSLATION ACCESS:      58918  HIT:      48068  MISS:      10850  HIT %:    81.5846  MISS %:    18.4154   MPKI: 0.217
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 156.428 cycles
STLB RQ	ACCESS:      58918	FORWARD:          0	MERGED:          0	TO_CACHE:      58918

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   10657101  HIT:    9372173  MISS:    1284928  HIT %:     87.943  MISS %:     12.057   MPKI: 25.6986
L1D LOAD      ACCESS:    8383286  HIT:    7304552  MISS:    1078734  HIT %:    87.1323  MISS %:    12.8677   MPKI: 21.5747
L1D RFO       ACCESS:    2273815  HIT:    2067621  MISS:     206194  HIT %:    90.9318  MISS %:     9.0682   MPKI: 4.12388
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 260.677 cycles
L1D RQ	ACCESS:   14324591	FORWARD:          0	MERGED:    5121771	TO_CACHE:    9195126
L1D WQ	ACCESS:    2871684	FORWARD:       7694	MERGED:        335	TO_CACHE:    2871349

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9153728  HIT:    9151677  MISS:       2051  HIT %:    99.9776  MISS %:  0.0224062   MPKI: 0.04102
L1I LOAD      ACCESS:    9153728  HIT:    9151677  MISS:       2051  HIT %:    99.9776  MISS %:  0.0224062   MPKI: 0.04102
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 223.951 cycles
L1I RQ	ACCESS:   13200544	FORWARD:          0	MERGED:    4045603	TO_CACHE:    9154941

BTB TOTAL     ACCESS:    2470005  HIT:    2468789  MISS:       1216  HIT %:    99.9508  MISS %:  0.0492307   MPKI: 0.02432
BTB BRANCH_DIRECT_JUMP	ACCESS:        923  HIT:        881  MISS:         42
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    2461259  HIT:    2460628  MISS:        631
BTB BRANCH_DIRECT_CALL	ACCESS:       3911  HIT:       3644  MISS:        267
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:       3912  HIT:       3636  MISS:        276
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1754200  HIT:     744640  MISS:    1009560  HIT %:     42.449  MISS %:     57.551   MPKI: 20.1912
L2C LOAD      ACCESS:    1080778  HIT:     233063  MISS:     847715  HIT %:    21.5644  MISS %:    78.4356   MPKI: 16.9543
L2C DATA LOAD MPKI: 16.9133
L2C INSTRUCTION LOAD MPKI: 0.04102
L2C RFO       ACCESS:     206194  HIT:      46258  MISS:     159936  HIT %:    22.4342  MISS %:    77.5658   MPKI: 3.19872
L2C WRITEBACK ACCESS:     456324  HIT:     456229  MISS:         95  HIT %:    99.9792  MISS %:  0.0208185   MPKI: 0.0019
L2C LOAD TRANSLATION ACCESS:      10904  HIT:       9090  MISS:       1814  HIT %:    83.3639  MISS %:    16.6361   MPKI: 0.03628
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 313.3 cycles
L2C RQ	ACCESS:    1297883	FORWARD:          0	MERGED:          0	TO_CACHE:    1297876
L2C WQ	ACCESS:     456324	FORWARD:          7	MERGED:          0	TO_CACHE:     456324

L2C Instructions Evicting Data 2049
L2C Translations Evicting Data 1810
L2C Data Evicting Data 1001687
L2C Instructions Evicting Instructions 1
L2C Translations Evicting Instructions 2
L2C Data Evicting Instructions 2089
L2C Instructions Evicting Translations 1
L2C Translations Evicting Translations 2
L2C Data Evicting Translations 1824
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      10850  HIT:      10850  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      10850  HIT:      10850  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      10850  HIT:      10850  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      10850  HIT:      10850  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      10850  HIT:      10850  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:      10850  HIT:      10850  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      10850  HIT:      10778  MISS:         72  HIT %:    99.3364  MISS %:   0.663594   MPKI: 0.00144
PSCL2 LOAD TRANSLATION ACCESS:      10850  HIT:      10778  MISS:         72  HIT %:    99.3364  MISS %:   0.663594   MPKI: 0.00144
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1374001  HIT:     410209  MISS:     963792  HIT %:    29.8551  MISS %:    70.1449   MPKI: 19.2758
LLC LOAD      ACCESS:     847715  HIT:      43297  MISS:     804418  HIT %:    5.10749  MISS %:    94.8925   MPKI: 16.0884
LLC RFO       ACCESS:     159936  HIT:       2850  MISS:     157086  HIT %:    1.78196  MISS %:     98.218   MPKI: 3.14172
LLC WRITEBACK ACCESS:     364536  HIT:     363969  MISS:        567  HIT %:    99.8445  MISS %:    0.15554   MPKI: 0.01134
LLC LOAD TRANSLATION ACCESS:       1814  HIT:         93  MISS:       1721  HIT %:    5.12679  MISS %:    94.8732   MPKI: 0.03442
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 296.542 cycles
LLC RQ	ACCESS:    1009465	FORWARD:          0	MERGED:          0	TO_CACHE:    1009465
LLC WQ	ACCESS:     364536	FORWARD:          0	MERGED:          0	TO_CACHE:     364536

LLC Dense regions hint to LLC: 0

RAW hits: 106585
Loads Generated: 14431160
Loads sent to L1D: 14324591
Stores Generated: 2871695
Stores sent to L1D: 2871695
Major fault: 0 Minor fault: 6925
Allocated PAGES: 6925

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     217774  ROW_BUFFER_MISS:     745351
 DBUS_CONGESTED:     782516
 WQ ROW_BUFFER_HIT:     194706  ROW_BUFFER_MISS:     156171  FULL:          0

 AVG_CONGESTED_CYCLE: 32
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 14740694
0banks busy for write cycles: 30881
1banks busy for read cycles: 31687487
1banks busy for write cycles: 6173333
2banks busy for read cycles: 22254853
2banks busy for write cycles: 3742863
3banks busy for read cycles: 10055890
3banks busy for write cycles: 1879914
4banks busy for read cycles: 4666272
4banks busy for write cycles: 1021272
5banks busy for read cycles: 2339207
5banks busy for write cycles: 644771
6banks busy for read cycles: 1017097
6banks busy for write cycles: 535301
7banks busy for read cycles: 221259
7banks busy for write cycles: 954357
8banks busy for read cycles: 819880
8banks busy for write cycles: 12146700

CPU 0 Branch Prediction Accuracy: 96.5596% MPKI: 1.81656 Average ROB Occupancy at Mispredict: 194.989
Branch types
NOT_BRANCH: 47359926 94.7199%
BRANCH_DIRECT_JUMP: 923 0.001846%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 2631332 5.26266%
BRANCH_DIRECT_CALL: 3911 0.007822%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 3912 0.007824%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 6925
