
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.353090                       # Number of seconds simulated
sim_ticks                                353089582500                       # Number of ticks simulated
final_tick                               1056651922500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180319                       # Simulator instruction rate (inst/s)
host_op_rate                                   231105                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31834401                       # Simulator tick rate (ticks/s)
host_mem_usage                                2241108                       # Number of bytes of host memory used
host_seconds                                 11091.45                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2563284088                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       284672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst      6765824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        57856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      6765824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6765824                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::l2.prefetcher         4448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst       105716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              111068                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        806232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst     19161777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       163856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20131866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     19161777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19161777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       806232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     19161777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       163856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             20131866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      111068                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                    111068                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7108352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7108352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             27205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  353087439000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                111068                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  109825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        79550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.357033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.881867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    63.242249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        52344     65.80%     65.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26891     33.80%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16      0.02%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      0.01%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.00%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          264      0.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        79550                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  15717885432                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             17800410432                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  555340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    141515.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               160265.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        20.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     20.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    31518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 28.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3179020.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    28.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                378270060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                201055305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               399033180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32448689520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           6886245240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1847509920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     56366637660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     66003265920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      16329532920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           180860239725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            512.221622                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         333177156439                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   3642241500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13805088750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  37682604000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 171883408965                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2465095811                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 123611143474                       # Time in different power states
system.mem_ctrls_1.actEnergy                189716940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                100836945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               393992340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         32448689520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6715359810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1847632320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     59302526400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     63673759680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      16330628460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           181003142415                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            512.626686                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         333546845876                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   3642555500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13805344000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  37684893500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 165817242958                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2090125624                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 130049420918                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             17275                       # number of replacements
system.cpu.dcache.tags.tagsinuse           981.640072                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           776288137                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18299                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          42422.434942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      738187510500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    56.956760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   924.683312                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.055622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.903011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          913                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         767683092                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        767683092                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    185411066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       185411066                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    194371416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194371416                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1450865                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1450865                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1266445                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1266445                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1266670                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1266670                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    379782482                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        379782482                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    381233347                       # number of overall hits
system.cpu.dcache.overall_hits::total       381233347                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        13265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13265                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        52078                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        52078                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          658                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          658                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          225                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          225                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        65343                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65343                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        66001                       # number of overall misses
system.cpu.dcache.overall_misses::total         66001                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    217712000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    217712000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    451848999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    451848999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2025000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2025000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    669560999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    669560999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    669560999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    669560999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    185424331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    185424331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    194423494                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    194423494                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1451523                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1451523                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1266670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1266670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1266670                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1266670                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    379847825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    379847825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    381299348                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    381299348                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000268                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.000453                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000453                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000178                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000178                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000172                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000173                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000173                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 16412.514135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16412.514135                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8676.389243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8676.389243                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 10246.866520                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10246.866520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 10144.709913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10144.709913                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        43819                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            6433                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.811596                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17275                       # number of writebacks
system.cpu.dcache.writebacks::total             17275                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8923                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8923                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        39564                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        39564                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        48487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        48487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        48487                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        48487                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         4342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4342                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        12514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12514                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          639                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          639                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        16856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        17495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17495                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    153258500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    153258500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    111085999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111085999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      5181500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5181500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1800000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1800000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    264344499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    264344499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    269525999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    269525999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.000440                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000440                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000046                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 35296.752649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35296.752649                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8876.937750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8876.937750                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data  8108.763693                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8108.763693                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 15682.516552                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15682.516552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 15405.887339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15405.887339                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1020907                       # number of replacements
system.cpu.icache.tags.tagsinuse           503.000752                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1340528281                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1021410                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1312.429172                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   278.088703                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   224.912050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.543142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.439281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         629622148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        629622148                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    313245266                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       313245266                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    313245266                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        313245266                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    313245266                       # number of overall hits
system.cpu.icache.overall_hits::total       313245266                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1055350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1055350                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1055350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1055350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1055350                       # number of overall misses
system.cpu.icache.overall_misses::total       1055350                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  29757115997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29757115997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  29757115997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29757115997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  29757115997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29757115997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    314300616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    314300616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    314300616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    314300616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    314300616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    314300616                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003358                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003358                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003358                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003358                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003358                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003358                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 28196.442883                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28196.442883                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 28196.442883                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28196.442883                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 28196.442883                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28196.442883                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       346910                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             76480                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     4.535957                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           35                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1020907                       # number of writebacks
system.cpu.icache.writebacks::total           1020907                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        34434                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        34434                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        34434                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        34434                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        34434                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        34434                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1020916                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1020916                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1020916                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1020916                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1020916                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1020916                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  28671414497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  28671414497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  28671414497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  28671414497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  28671414497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  28671414497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003248                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003248                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003248                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003248                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 28084.009357                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28084.009357                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 28084.009357                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28084.009357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 28084.009357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28084.009357                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            59230                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               59230                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  4858                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4392.512427                       # Cycle average of tags in use
system.l2.tags.total_refs                      714547                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4800                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    148.863958                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4359.866037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    32.646390                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.133053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.134049                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4631                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001190                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.145294                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16699299                       # Number of tag accesses
system.l2.tags.data_accesses                 16699299                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        13797                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13797                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       917958                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           917958                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data        12418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12418                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       915194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             915194                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data         4376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4376                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        915194                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         16794                       # number of demand (read+write) hits
system.l2.demand_hits::total                   931988                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       915194                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        16794                       # number of overall hits
system.l2.overall_hits::total                  931988                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data           92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  92                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst       105718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           105718                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data          830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             830                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst       105718                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          922                       # number of demand (read+write) misses
system.l2.demand_misses::total                 106640                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       105718                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          922                       # number of overall misses
system.l2.overall_misses::total                106640                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     11312000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11312000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst  21609471500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  21609471500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    123978500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    123978500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  21609471500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    135290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21744762000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  21609471500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    135290500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21744762000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       917958                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       917958                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        12510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      1020912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1020912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data         5206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1020912                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        17716                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1038628                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1020912                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        17716                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1038628                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.007354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.007354                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.103553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.103553                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.159431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.159431                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.103553                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.052043                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102674                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.103553                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.052043                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102674                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 122956.521739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122956.521739                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 204406.737736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 204406.737736                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 149371.686747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 149371.686747                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 204406.737736                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 146735.900217                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 203908.120780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 204406.737736                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 146735.900217                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 203908.120780                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::switch_cpus.data           17                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               17                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  20                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 20                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         4524                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4524                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             75                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst       105716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       105716                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data          829                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          829                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       105716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            106620                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         4524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       105716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           111144                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    282417493                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    282417493                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        44000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        44000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data      9613500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9613500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst  20975050500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20975050500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    118913500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    118913500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  20975050500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    128527000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21103577500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    282417493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  20975050500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    128527000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21385994993                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.005995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.103551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.103551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.159239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.159239                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.103551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.051027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102655                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.103551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.051027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107010                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 62426.501547                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62426.501547                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        11000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        11000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data       128180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       128180                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 198409.422415                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 198409.422415                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 143442.098914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 143442.098914                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 198409.422415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 142175.884956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 197932.634590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 62426.501547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 198409.422415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 142175.884956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 192416.999505                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        111072                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       106414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110993                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110993                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       222140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 222140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7108352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7108352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            111072                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  111072    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              111072                       # Request fanout histogram
system.membus.reqLayer0.occupancy            57438023                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          285358068                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       233150935                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    145493018                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4350956                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    111247087                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        99349075                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     89.304878                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        30493250                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      9029007                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      8680526                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       348481                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       346175                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1056651922500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                706179165                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     19309871                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1103971173                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           233150935                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    138522851                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             642089925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         8756796                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          176                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          524                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         314300620                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        241186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    665778912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.124408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.081353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         80447277     12.08%     12.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        111651898     16.77%     28.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        118304871     17.77%     46.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        355374866     53.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    665778912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.330158                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.563302                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         43945439                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      72574091                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         525016356                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      21458044                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        2784981                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     97987993                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1593456                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1360551380                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      24009005                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        2784981                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         67416118                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         7957199                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     41246917                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         522648469                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      23725211                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1347966679                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       5703714                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       7746742                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         379193                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents            266                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        5488563                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   1551683340                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6068250532                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1571140972                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups           16                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1493038318                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         58645007                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1293575                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1293573                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          44683358                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    220188473                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    227604333                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     16220632                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     18009650                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1325767181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3827383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1313283477                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5331878                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     46473170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    116524168                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        27315                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    665778912                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.972552                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.019457                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     80217861     12.05%     12.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     89441757     13.43%     25.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    289778349     43.52%     69.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    181078758     27.20%     96.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     25262187      3.79%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    665778912                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       247405567     52.51%     52.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         211104      0.04%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       88815642     18.85%     71.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     134732594     28.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     867024895     66.02%     66.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2571427      0.20%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            4      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    220383970     16.78%     83.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    223303181     17.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1313283477                       # Type of FU issued
system.switch_cpus.iq.rate                   1.859703                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           471164907                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.358769                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3768842643                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1376100411                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1302442170                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            8                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            8                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1784448380                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               4                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     17427477                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      9225776                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         6515                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        32685                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     10358017                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3318122                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1849                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        2784981                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         3821963                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles            24                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1341522307                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     220188473                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    227604333                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1267191                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              6                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        32685                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1113571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1760281                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2873852                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1307032128                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     218404013                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6251349                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              11927743                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            439746786                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        216077696                       # Number of branches executed
system.switch_cpus.iew.exec_stores          221342773                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.850851                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1302670817                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1302442174                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         716424928                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1441595561                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.844351                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.496967                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     40906315                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3800066                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2757539                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    659172012                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.964500                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.120473                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    183768865     27.88%     27.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    190202938     28.85%     56.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     83343914     12.64%     69.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     77313925     11.73%     81.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     36336606      5.51%     86.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     32606232      4.95%     91.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     19726178      2.99%     94.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7610700      1.15%     95.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     28262654      4.29%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    659172012                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1011821940                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1294943325                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              428209010                       # Number of memory references committed
system.switch_cpus.commit.loads             210962695                       # Number of loads committed
system.switch_cpus.commit.membars             2533340                       # Number of memory barriers committed
system.switch_cpus.commit.branches          212710994                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1101617601                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     28148133                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    864243481     66.74%     66.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      2490834      0.19%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    210962695     16.29%     83.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    217246315     16.78%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1294943325                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      28262654                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1966758270                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2678306206                       # The number of ROB writes
system.switch_cpus.timesIdled                  158467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                40400253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1283121385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.706179                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.706179                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.416071                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.416071                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1478205765                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       796195571                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               12                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4508291760                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        690538994                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       442609389                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        5066680                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      2076818                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1038170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       106433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             76                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           76                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1056651922500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1026122                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1024385                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             5039                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12510                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12510                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1020916                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5206                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3062735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        52715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3115450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    130676416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2239424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              132915840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5043                       # Total snoops (count)
system.tol2bus.snoopTraffic                       256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1043675                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.102040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.302702                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 937178     89.80%     89.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 106497     10.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1043675                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2076591000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1531374998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          26576998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
