# ğŸ“Œ 8 Bit -> N Bitë¡œ ëª¨ë“ˆ í™•ì¥
---

## ğŸš€ ì£¼ìš” ê¸°ëŠ¥
  - generate_vfile.py : bit-widthì— ë”°ë¼ ë‹¤ì–‘í•œ bitì˜ add ì—°ì‚°ì„ í•  ìˆ˜ ìˆëŠ” v íŒŒì¼ ìƒì„±
  - generate_tb.py : bit-widthì— ë”°ë¼ ë‹¤ì–‘í•œ bitì˜ add ì—°ì‚°ì„ í•  ìˆ˜ ìˆëŠ” tb íŒŒì¼ ìƒì„±
    1. adder_n.v ìƒì„±
    2. adder_tb.v ìƒì„±
---


### âœ… trouble shooting
ğŸ“Œ **ìˆ˜ì • ì „ adder_8bit.v**
  ```python
module adder_8bit (input [7:0] a, input [7:0] b, input cin, output [7:0] sum, output cout);
    wire [7:0] carry;
    
    adder FA0 (a[0], b[0], cin, sum[0], carry[0]);
    adder FA1 (a[1], b[1], carry[0], sum[1], carry[1]);
    adder FA2 (a[2], b[2], carry[1], sum[2], carry[2]);
    adder FA3 (a[3], b[3], carry[2], sum[3], carry[3]);
    adder FA4 (a[4], b[4], carry[3], sum[4], carry[4]);
    adder FA5 (a[5], b[5], carry[4], sum[5], carry[5]);
    adder FA6 (a[6], b[6], carry[5], sum[6], carry[6]);
    adder FA7 (a[7], b[7], carry[6], sum[7], cout);
endmodule
```
- **ê¸°ì¡´ ë°©ì‹ì€ 1 bit adder 8ê°œë¥¼ ëª¨ë“ˆí™”í•˜ì—¬ ì—°ê²°í•˜ëŠ” ë°©ì‹**
  1. parameter nì— ë”°ë¼ N bitë¡œ í™•ì¥í•  ë•Œ ì–´ë–¤ ë°©ì‹ìœ¼ë¡œ ì½”ë“œë¥¼ ì‘ì„±í•  ê²ƒì¸ê°€?
     1. verilogì—ì„œ ëª¨ë“  Bitê°€ ì ìš©ê°€ëŠ¥í•œ Add ì—°ì‚°ì‹ êµ¬í˜„ -> ë¶€ì •í™•í•œ ì—°ì‚° ê°’ì˜ ë¬¸ì œ ë°œìƒ
     2. pythonì—ì„œ v íŒŒì¼ write ê³¼ì •ì—ì„œ ë°˜ë³µë¬¸ ìµœì í™”ë¥¼ í†µí•´ ëª¨ë“  n bitì— ì ìš©ê°€ëŠ¥í•œ ì½”ë“œ ì‘ì„± **(í•´ë‹¹ ë°©ì‹ì„ ì±„íƒ)**

<br>

ğŸ“Œ **ìµœì í™”í•œ generate_vfile.py**
  ```python
def gen_v(v, bit_width):
    with open(v, "w") as v:
        v.write(f"module adder_n (input [{bit_width-1}:0] a, input [{bit_width-1}:0] b, input cin, output [{bit_width-1}:0] sum, output cout);\n")
        v.write(f"    wire [{bit_width-1}:0] carry;\n\n")
        v.write(f"    adder FA0 (a[0], b[0], cin, sum[0], carry[0]);\n")
        for i in range(bit_width-2):
            v.write(f"    adder FA{i+1} (a[{i+1}], b[{i+1}], carry[{i}], sum[{i+1}], carry[{i+1}]);\n")
        v.write(f"    adder FA{bit_width-1} (a[{bit_width-1}], b[{bit_width-1}], carry[{bit_width-2}], sum[{bit_width-1}], cout);\n")
        v.write("endmodule")
        
        
def fetch_num():
    with open("number.txt","r") as f:
        bit_width=int(f.read().strip())
    return bit_width
    
    
    
bit_width=fetch_num()
gen_v("adder_n.v", bit_width)
```

<br>

ğŸ“Œ **ìµœì í™”í•œ generate_tb.py**
  ```python
def gen_tb(tb, bit_width):
    instance_lines = ["adder_n uut (\n", "    .a(a), .b(b), .cin(cin), .sum(sum), .cout(cout)\n", " );\n\n" ]
    file_lines=["    integer fd_in, fd_out;\n", "    integer scan_result;\n", "\n"]
    initial_lines=["    initial begin\n\n", '        fd_in = $fopen("input.txt", "r");\n','        fd_out = $fopen("verilog_output.txt", "w");\n\n', ]
    is_fdin=["        if (fd_in == 0) begin\n", '            $display("Error: input.txt file not found.");\n', "            $finish;\n", "        end\n\n"]
    is_input_end=["        while (!$feof(fd_in)) begin\n", '            scan_result = $fscanf(fd_in, "%b %b %b\\n", a, b, cin);\n', "            #10;\n\n", '            $fwrite(fd_out, "%b %b %b -> sum: %b, cout: %b\\n", a, b, cin, sum, cout);\n', '        end\n\n']
    file_close=["        $fclose(fd_in);\n", "        $fclose(fd_out);\n", "        $finish;\n"]
    line_end=["    end\n", "endmodule"]
    
    with open(tb, "w") as tb:
        tb.write("module adder_tb;\n")
        tb.write(f"    reg [{bit_width-1}:0] a, b;\n")
        tb.write(f"    reg cin;\n")
        tb.write(f"    wire [{bit_width-1}:0] sum;\n")
        tb.write(f"    wire cout;\n")
        tb.writelines(instance_lines)
        tb.writelines(file_lines)
        tb.writelines(initial_lines)
        tb.writelines(is_fdin)
        tb.writelines(is_input_end)
        tb.writelines(file_close)
        tb.writelines(line_end)
        
        
        

        
def fetch_num():
    with open("number.txt","r") as f:
        bit_width=int(f.read().strip())
    return bit_width
    
    
    
bit_width = fetch_num()
gen_tb("adder_tb.v", bit_width)
```

 - adder_n.vì™€ adder_tb.v ë¡œì§ì„ python ë°˜ë³µë¬¸ ìµœì í™”ë¡œ êµ¬í˜„
   1. verilog ì—°ì‚° ë¡œì§ ì¬êµ¬ì„± ì—†ì´ ëª¨ë“  bitì— ëŒ€í•œ ì—°ì‚° ê°€ëŠ¥
   2. ì—°ì‚° ë¡œì§ ì¼ë°˜í™”ë¡œ ì˜ˆìƒì¹˜ ëª»í•œ error case ìµœì†Œí™” 
