#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Reform\Programs\iverilog\lib\ivl\va_math.vpi";
S_0000015d3c01c8a0 .scope module, "inst_rom_tb" "inst_rom_tb" 2 3;
 .timescale -9 -12;
v0000015d3bf1b080_0 .var "addr_in", 31 0;
v0000015d3bf1b940_0 .var "clk", 0 0;
v0000015d3bf1b3a0_0 .net "data_out", 31 0, L_0000015d3bf1bb20;  1 drivers
v0000015d3bf1b800_0 .var "rst", 0 0;
S_0000015d3c01c300 .scope module, "instruction_memory" "inst_rom" 2 8, 3 13 0, S_0000015d3c01c8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr_in";
    .port_info 3 /OUTPUT 32 "data_out";
P_0000015d3be93610 .param/l "ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000001000>;
P_0000015d3be93648 .param/str "INIT_PROGRAM" 0 3 20, "blank.memh";
v0000015d3be933f0_0 .net *"_ivl_1", 7 0, L_0000015d3bf1b440;  1 drivers
v0000015d3c01c100_0 .net *"_ivl_3", 7 0, L_0000015d3bf1b4e0;  1 drivers
v0000015d3bec73b0_0 .net *"_ivl_5", 7 0, L_0000015d3bf1b760;  1 drivers
v0000015d3c01ca30_0 .net *"_ivl_7", 7 0, L_0000015d3bf1bc60;  1 drivers
v0000015d3c01c490_0 .net "addr_in", 31 0, v0000015d3bf1b080_0;  1 drivers
v0000015d3c01c530_0 .net "clock", 0 0, v0000015d3bf1b940_0;  1 drivers
v0000015d3be92d20_0 .net "data_out", 31 0, L_0000015d3bf1bb20;  alias, 1 drivers
v0000015d3be92dc0_0 .var "out", 31 0;
v0000015d3be92e60_0 .net "reset", 0 0, v0000015d3bf1b800_0;  1 drivers
v0000015d3be92f00 .array "rom", 255 0, 31 0;
E_0000015d3c0199a0 .event posedge, v0000015d3c01c530_0;
L_0000015d3bf1b440 .part v0000015d3be92dc0_0, 0, 8;
L_0000015d3bf1b4e0 .part v0000015d3be92dc0_0, 8, 8;
L_0000015d3bf1b760 .part v0000015d3be92dc0_0, 16, 8;
L_0000015d3bf1bc60 .part v0000015d3be92dc0_0, 24, 8;
L_0000015d3bf1bb20 .concat [ 8 8 8 8], L_0000015d3bf1bc60, L_0000015d3bf1b760, L_0000015d3bf1b4e0, L_0000015d3bf1b440;
    .scope S_0000015d3c01c300;
T_0 ;
    %vpi_call 3 29 "$readmemh", P_0000015d3be93648, v0000015d3be92f00 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000015d3c01c300;
T_1 ;
    %wait E_0000015d3c0199a0;
    %load/vec4 v0000015d3be92e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015d3be92dc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000015d3c01c490_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000015d3be92f00, 4;
    %assign/vec4 v0000015d3be92dc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015d3c01c8a0;
T_2 ;
    %delay 1000, 0;
    %load/vec4 v0000015d3bf1b940_0;
    %inv;
    %store/vec4 v0000015d3bf1b940_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015d3c01c8a0;
T_3 ;
    %vpi_call 2 14 "$dumpfile", "instruction_memory.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000015d3c01c8a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015d3bf1b940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015d3bf1b800_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015d3bf1b800_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015d3bf1b800_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 12, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 13, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 14, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 15, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %delay 1000, 0;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v0000015d3bf1b080_0, 0;
    %vpi_call 2 41 "$display", "%b", &PV<v0000015d3bf1b080_0, 0, 6> {0 0 0};
    %delay 15000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ins_rom_tb.v";
    "./inst_rom.v";
