Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design processor.ngc ...
WARNING:NetListWriters:298 - No output is written to processor.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ID_ALU_regs_imp/immediate_out<15 : 0> on
   block processor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_add0000_add0001_cy<5 : 2> on
   block processor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_fuck_addsub0000_cy<7 : 4> on
   block processor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_h_addsub0000_Madd_cy<5 : 3> on
   block processor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_h_not0000<9 : 1> on block
   processor is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_romAddr_add0220_lut<7 : 5> on
   block processor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_w_not0000<8 : 1> on block
   processor is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus VGA/Msub_romAddr_addsub0000_Madd_cy<5 :
   2> on block processor is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus VGA/tmp_mux0015<6 : 1> on block
   processor is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus VGA/w_mux0000<4 : 0> on block processor
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus address_in_to_if_tmp<14 : 2> on block
   processor is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file processor.edif ...
ngc2edif: Total memory usage is 75380 kilobytes

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design font.ngc ...
WARNING:NetListWriters:298 - No output is written to font.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file font.edif ...
ngc2edif: Total memory usage is 64500 kilobytes

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design processor.ngc ...
WARNING:NetListWriters:298 - No output is written to processor.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ID_ALU_regs_imp/immediate_out<15 : 0> on
   block processor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_add0000_add0001_cy<5 : 2> on
   block processor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_fuck_addsub0000_cy<7 : 4> on
   block processor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_h_addsub0000_Madd_cy<5 : 3> on
   block processor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_h_not0000<9 : 1> on block
   processor is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_romAddr_add0215_Madd_cy<5 : 2>
   on block processor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_romAddr_add0220_lut<7 : 5> on
   block processor is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus VGA/Madd_w_not0000<8 : 1> on block
   processor is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus VGA/Msub_romAddr_addsub0000_Madd_cy<5 :
   2> on block processor is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus VGA/romAddr_mux0054<8 : 3> on block
   processor is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus VGA/tmp_mux0015<6 : 1> on block
   processor is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus VGA/w_mux0000<4 : 0> on block processor
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus address_in_to_if_tmp<14 : 2> on block
   processor is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file processor.edif ...
ngc2edif: Total memory usage is 75380 kilobytes

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design font.ngc ...
WARNING:NetListWriters:298 - No output is written to font.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file font.edif ...
ngc2edif: Total memory usage is 64116 kilobytes

