{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607771066342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607771066350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 18:04:24 2020 " "Processing started: Sat Dec 12 18:04:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607771066350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771066350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AHB_GEN -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off AHB_GEN -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771066350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607771066940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607771066940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample/ahb_package.sv 1 0 " "Found 1 design units, including 0 entities, in source file sample/ahb_package.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AHB_package (SystemVerilog) " "Found design unit 1: AHB_package (SystemVerilog)" {  } { { "Sample/AHB_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_package.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081383 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AHB_arbiter_package.sv(32) " "Verilog HDL information at AHB_arbiter_package.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607771081386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample/ahb_arbiter_package.sv 5 5 " "Found 5 design units, including 5 entities, in source file sample/ahb_arbiter_package.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Prior_Gen " "Found entity 1: Prior_Gen" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081390 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dynamic_Prior_Mask " "Found entity 2: Dynamic_Prior_Mask" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081390 ""} { "Info" "ISGN_ENTITY_NAME" "3 Req_Collect " "Found entity 3: Req_Collect" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081390 ""} { "Info" "ISGN_ENTITY_NAME" "4 Fixed_Prior_Mask " "Found entity 4: Fixed_Prior_Mask" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081390 ""} { "Info" "ISGN_ENTITY_NAME" "5 BR_Req_Detect " "Found entity 5: BR_Req_Detect" {  } { { "Sample/AHB_arbiter_package.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Sample/AHB_arbiter_package.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_si_mux_master_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_si_mux_master_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_master_3 " "Found entity 1: AHB_mux_master_3" {  } { { "Gen_Result/mux/AHB_si_mux_master_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_si_mux_master_3.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_si_mux_master_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_si_mux_master_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_master_2 " "Found entity 1: AHB_mux_master_2" {  } { { "Gen_Result/mux/AHB_si_mux_master_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_si_mux_master_2.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_si_mux_master_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_si_mux_master_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_master_1 " "Found entity 1: AHB_mux_master_1" {  } { { "Gen_Result/mux/AHB_si_mux_master_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_si_mux_master_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_si_mux_kemee.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_si_mux_kemee.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_kemee " "Found entity 1: AHB_mux_kemee" {  } { { "Gen_Result/mux/AHB_si_mux_kemee.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_si_mux_kemee.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_7 " "Found entity 1: AHB_mux_slave_7" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_7.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_6 " "Found entity 1: AHB_mux_slave_6" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_6.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_5 " "Found entity 1: AHB_mux_slave_5" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_5.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_4 " "Found entity 1: AHB_mux_slave_4" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_4.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_3 " "Found entity 1: AHB_mux_slave_3" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_3.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_2 " "Found entity 1: AHB_mux_slave_2" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_2.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/mux/ahb_mi_mux_slave_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/mux/ahb_mi_mux_slave_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_mux_slave_1 " "Found entity 1: AHB_mux_slave_1" {  } { { "Gen_Result/mux/AHB_mi_mux_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/mux/AHB_mi_mux_slave_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_master_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_master_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_master_3 " "Found entity 1: AHB_decoder_master_3" {  } { { "Gen_Result/decoder/AHB_decoder_master_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/decoder/AHB_decoder_master_3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_master_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_master_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_master_2 " "Found entity 1: AHB_decoder_master_2" {  } { { "Gen_Result/decoder/AHB_decoder_master_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/decoder/AHB_decoder_master_2.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_master_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_master_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_master_1 " "Found entity 1: AHB_decoder_master_1" {  } { { "Gen_Result/decoder/AHB_decoder_master_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/decoder/AHB_decoder_master_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/decoder/ahb_decoder_kemee.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/decoder/ahb_decoder_kemee.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_decoder_kemee " "Found entity 1: AHB_decoder_kemee" {  } { { "Gen_Result/decoder/AHB_decoder_kemee.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/decoder/AHB_decoder_kemee.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081433 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_7.sv(223) " "Verilog HDL Expression warning at AHB_arbiter_slave_7.sv(223): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 223 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607771081434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_7 " "Found entity 1: AHB_arbiter_slave_7" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081435 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_6.sv(221) " "Verilog HDL Expression warning at AHB_arbiter_slave_6.sv(221): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 221 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607771081437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_6.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_6 " "Found entity 1: AHB_arbiter_slave_6" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081438 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_5.sv(223) " "Verilog HDL Expression warning at AHB_arbiter_slave_5.sv(223): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 223 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607771081441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_5 " "Found entity 1: AHB_arbiter_slave_5" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081442 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_4.sv(221) " "Verilog HDL Expression warning at AHB_arbiter_slave_4.sv(221): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 221 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607771081444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_4 " "Found entity 1: AHB_arbiter_slave_4" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081446 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_3.sv(221) " "Verilog HDL Expression warning at AHB_arbiter_slave_3.sv(221): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_3.sv" 221 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607771081448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_3 " "Found entity 1: AHB_arbiter_slave_3" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_3.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081449 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_2.sv(223) " "Verilog HDL Expression warning at AHB_arbiter_slave_2.sv(223): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 223 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607771081451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_2 " "Found entity 1: AHB_arbiter_slave_2" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081453 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 AHB_arbiter_slave_1.sv(223) " "Verilog HDL Expression warning at AHB_arbiter_slave_1.sv(223): truncated literal to match 3 bits" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 223 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607771081456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/arbiter/ahb_arbiter_slave_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/arbiter/ahb_arbiter_slave_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_arbiter_slave_1 " "Found entity 1: AHB_arbiter_slave_1" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_result/ahb_bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_result/ahb_bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_bus " "Found entity 1: AHB_bus" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607771081461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771081461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collect_req AHB_arbiter_slave_5.sv(81) " "Verilog HDL Implicit Net warning at AHB_arbiter_slave_5.sv(81): created implicit net for \"collect_req\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771081462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collect_req AHB_arbiter_slave_2.sv(81) " "Verilog HDL Implicit Net warning at AHB_arbiter_slave_2.sv(81): created implicit net for \"collect_req\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771081462 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607771081602 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.haddr 0 TOP.sv(16) " "Net \"master_1_in.haddr\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081613 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hsize 0 TOP.sv(16) " "Net \"master_1_in.hsize\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081613 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hburst 0 TOP.sv(16) " "Net \"master_1_in.hburst\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081613 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hprot 0 TOP.sv(16) " "Net \"master_1_in.hprot\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081613 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.htrans 0 TOP.sv(16) " "Net \"master_1_in.htrans\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081613 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hwdata 0 TOP.sv(16) " "Net \"master_1_in.hwdata\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081613 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hprior_master_1\[0\] 0 TOP.sv(17) " "Net \"hprior_master_1\[0\]\" at TOP.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081613 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.haddr 0 TOP.sv(19) " "Net \"master_2_in.haddr\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081613 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hsize 0 TOP.sv(19) " "Net \"master_2_in.hsize\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081614 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hburst 0 TOP.sv(19) " "Net \"master_2_in.hburst\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081614 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hprot 0 TOP.sv(19) " "Net \"master_2_in.hprot\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081614 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.htrans 0 TOP.sv(19) " "Net \"master_2_in.htrans\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081614 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hwdata 0 TOP.sv(19) " "Net \"master_2_in.hwdata\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081614 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hprior_master_2\[0\] 0 TOP.sv(20) " "Net \"hprior_master_2\[0\]\" at TOP.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081614 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.haddr 0 TOP.sv(22) " "Net \"master_3_in.haddr\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081614 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hsize 0 TOP.sv(22) " "Net \"master_3_in.hsize\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081614 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hburst 0 TOP.sv(22) " "Net \"master_3_in.hburst\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081614 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hprot 0 TOP.sv(22) " "Net \"master_3_in.hprot\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081614 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.htrans 0 TOP.sv(22) " "Net \"master_3_in.htrans\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081615 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hwdata 0 TOP.sv(22) " "Net \"master_3_in.hwdata\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081615 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hprior_master_3\[0\] 0 TOP.sv(23) " "Net \"hprior_master_3\[0\]\" at TOP.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081615 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.haddr 0 TOP.sv(25) " "Net \"kemee_in.haddr\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081615 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hsize 0 TOP.sv(25) " "Net \"kemee_in.hsize\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081615 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hburst 0 TOP.sv(25) " "Net \"kemee_in.hburst\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081615 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hprot 0 TOP.sv(25) " "Net \"kemee_in.hprot\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081615 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.htrans 0 TOP.sv(25) " "Net \"kemee_in.htrans\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081615 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hwdata 0 TOP.sv(25) " "Net \"kemee_in.hwdata\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081615 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hprior_kemee\[0\] 0 TOP.sv(26) " "Net \"hprior_kemee\[0\]\" at TOP.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081616 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_1_in.hrdata 0 TOP.sv(29) " "Net \"slave_1_in.hrdata\" at TOP.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081616 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_2_in.hrdata 0 TOP.sv(32) " "Net \"slave_2_in.hrdata\" at TOP.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081616 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_3_in.hrdata 0 TOP.sv(35) " "Net \"slave_3_in.hrdata\" at TOP.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081616 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_4_in.hrdata 0 TOP.sv(38) " "Net \"slave_4_in.hrdata\" at TOP.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081616 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_5_in.hrdata 0 TOP.sv(41) " "Net \"slave_5_in.hrdata\" at TOP.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081616 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_6_in.hrdata 0 TOP.sv(44) " "Net \"slave_6_in.hrdata\" at TOP.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081616 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_7_in.hrdata 0 TOP.sv(47) " "Net \"slave_7_in.hrdata\" at TOP.sv(47) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081616 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hwrite 0 TOP.sv(16) " "Net \"master_1_in.hwrite\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081616 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_1_in.hmastlock 0 TOP.sv(16) " "Net \"master_1_in.hmastlock\" at TOP.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081617 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hwrite 0 TOP.sv(19) " "Net \"master_2_in.hwrite\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081617 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_2_in.hmastlock 0 TOP.sv(19) " "Net \"master_2_in.hmastlock\" at TOP.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081617 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hwrite 0 TOP.sv(22) " "Net \"master_3_in.hwrite\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081617 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "master_3_in.hmastlock 0 TOP.sv(22) " "Net \"master_3_in.hmastlock\" at TOP.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081617 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hwrite 0 TOP.sv(25) " "Net \"kemee_in.hwrite\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081617 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kemee_in.hmastlock 0 TOP.sv(25) " "Net \"kemee_in.hmastlock\" at TOP.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081617 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_1_in.hreadyout 0 TOP.sv(29) " "Net \"slave_1_in.hreadyout\" at TOP.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081617 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_1_in.hresp 0 TOP.sv(29) " "Net \"slave_1_in.hresp\" at TOP.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081618 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_2_in.hreadyout 0 TOP.sv(32) " "Net \"slave_2_in.hreadyout\" at TOP.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081618 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_2_in.hresp 0 TOP.sv(32) " "Net \"slave_2_in.hresp\" at TOP.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081618 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_3_in.hreadyout 0 TOP.sv(35) " "Net \"slave_3_in.hreadyout\" at TOP.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081618 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_3_in.hresp 0 TOP.sv(35) " "Net \"slave_3_in.hresp\" at TOP.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081618 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_4_in.hreadyout 0 TOP.sv(38) " "Net \"slave_4_in.hreadyout\" at TOP.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081618 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_4_in.hresp 0 TOP.sv(38) " "Net \"slave_4_in.hresp\" at TOP.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081618 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_5_in.hreadyout 0 TOP.sv(41) " "Net \"slave_5_in.hreadyout\" at TOP.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081618 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_5_in.hresp 0 TOP.sv(41) " "Net \"slave_5_in.hresp\" at TOP.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081618 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_6_in.hreadyout 0 TOP.sv(44) " "Net \"slave_6_in.hreadyout\" at TOP.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081619 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_6_in.hresp 0 TOP.sv(44) " "Net \"slave_6_in.hresp\" at TOP.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081619 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_7_in.hreadyout 0 TOP.sv(47) " "Net \"slave_7_in.hreadyout\" at TOP.sv(47) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081619 "|TOP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "slave_7_in.hresp 0 TOP.sv(47) " "Net \"slave_7_in.hresp\" at TOP.sv(47) has no driver or initial value, using a default initial value '0'" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607771081619 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_bus AHB_bus:DUT " "Elaborating entity \"AHB_bus\" for hierarchy \"AHB_bus:DUT\"" {  } { { "Gen_Result/TOP.sv" "DUT" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771081660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hprior_slave_1 AHB_bus.sv(81) " "Verilog HDL or VHDL warning at AHB_bus.sv(81): object \"hprior_slave_1\" assigned a value but never read" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607771081664 "|TOP|AHB_bus:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hprior_slave_3 AHB_bus.sv(96) " "Verilog HDL or VHDL warning at AHB_bus.sv(96): object \"hprior_slave_3\" assigned a value but never read" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607771081665 "|TOP|AHB_bus:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hprior_slave_4 AHB_bus.sv(103) " "Verilog HDL or VHDL warning at AHB_bus.sv(103): object \"hprior_slave_4\" assigned a value but never read" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607771081665 "|TOP|AHB_bus:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hprior_slave_6 AHB_bus.sv(119) " "Verilog HDL or VHDL warning at AHB_bus.sv(119): object \"hprior_slave_6\" assigned a value but never read" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607771081666 "|TOP|AHB_bus:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hprior_slave_7 AHB_bus.sv(125) " "Verilog HDL or VHDL warning at AHB_bus.sv(125): object \"hprior_slave_7\" assigned a value but never read" {  } { { "Gen_Result/AHB_bus.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607771081666 "|TOP|AHB_bus:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_decoder_master_1 AHB_bus:DUT\|AHB_decoder_master_1:DEC_master_1 " "Elaborating entity \"AHB_decoder_master_1\" for hierarchy \"AHB_bus:DUT\|AHB_decoder_master_1:DEC_master_1\"" {  } { { "Gen_Result/AHB_bus.sv" "DEC_master_1" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771081759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_master_1 AHB_bus:DUT\|AHB_mux_master_1:MUX_master_1 " "Elaborating entity \"AHB_mux_master_1\" for hierarchy \"AHB_bus:DUT\|AHB_mux_master_1:MUX_master_1\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_master_1" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771081793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_decoder_master_2 AHB_bus:DUT\|AHB_decoder_master_2:DEC_master_2 " "Elaborating entity \"AHB_decoder_master_2\" for hierarchy \"AHB_bus:DUT\|AHB_decoder_master_2:DEC_master_2\"" {  } { { "Gen_Result/AHB_bus.sv" "DEC_master_2" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771081835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_master_2 AHB_bus:DUT\|AHB_mux_master_2:MUX_master_2 " "Elaborating entity \"AHB_mux_master_2\" for hierarchy \"AHB_bus:DUT\|AHB_mux_master_2:MUX_master_2\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_master_2" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771081868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_decoder_master_3 AHB_bus:DUT\|AHB_decoder_master_3:DEC_master_3 " "Elaborating entity \"AHB_decoder_master_3\" for hierarchy \"AHB_bus:DUT\|AHB_decoder_master_3:DEC_master_3\"" {  } { { "Gen_Result/AHB_bus.sv" "DEC_master_3" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771081911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_master_3 AHB_bus:DUT\|AHB_mux_master_3:MUX_master_3 " "Elaborating entity \"AHB_mux_master_3\" for hierarchy \"AHB_bus:DUT\|AHB_mux_master_3:MUX_master_3\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_master_3" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771081942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_decoder_kemee AHB_bus:DUT\|AHB_decoder_kemee:DEC_kemee " "Elaborating entity \"AHB_decoder_kemee\" for hierarchy \"AHB_bus:DUT\|AHB_decoder_kemee:DEC_kemee\"" {  } { { "Gen_Result/AHB_bus.sv" "DEC_kemee" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771081977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_kemee AHB_bus:DUT\|AHB_mux_kemee:MUX_kemee " "Elaborating entity \"AHB_mux_kemee\" for hierarchy \"AHB_bus:DUT\|AHB_mux_kemee:MUX_kemee\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_kemee" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_1 AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1 " "Elaborating entity \"AHB_arbiter_slave_1\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_1" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AHB_arbiter_slave_1.sv(99) " "Verilog HDL assignment warning at AHB_arbiter_slave_1.sv(99): truncated value with size 32 to match size of target (2)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607771082037 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_1:ARB_slave_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AHB_arbiter_slave_1.sv(121) " "Verilog HDL assignment warning at AHB_arbiter_slave_1.sv(121): truncated value with size 32 to match size of target (2)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607771082038 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_1:ARB_slave_1"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_1.sv(220) " "SystemVerilog warning at AHB_arbiter_slave_1.sv(220): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 220 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082041 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_1:ARB_slave_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_1.sv(240) " "Verilog HDL assignment warning at AHB_arbiter_slave_1.sv(240): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607771082041 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_1:ARB_slave_1"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_1.sv(252) " "SystemVerilog warning at AHB_arbiter_slave_1.sv(252): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 252 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082042 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_1:ARB_slave_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_Req_Detect AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|BR_Req_Detect:BRRD " "Elaborating entity \"BR_Req_Detect\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|BR_Req_Detect:BRRD\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "BRRD" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prior_Gen AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Prior_Gen:PG_gen\[0\].PG " "Elaborating entity \"Prior_Gen\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Prior_Gen:PG_gen\[0\].PG\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "PG_gen\[0\].PG" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dynamic_Prior_Mask AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Dynamic_Prior_Mask:DPM " "Elaborating entity \"Dynamic_Prior_Mask\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Dynamic_Prior_Mask:DPM\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "DPM" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Req_Collect AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Req_Collect:RC " "Elaborating entity \"Req_Collect\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_1:ARB_slave_1\|Req_Collect:RC\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_1.sv" "RC" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_1.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_1 AHB_bus:DUT\|AHB_mux_slave_1:MUX_slave_1 " "Elaborating entity \"AHB_mux_slave_1\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_1:MUX_slave_1\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_1" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_2 AHB_bus:DUT\|AHB_arbiter_slave_2:ARB_slave_2 " "Elaborating entity \"AHB_arbiter_slave_2\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_2:ARB_slave_2\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_2" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082181 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_2.sv(220) " "SystemVerilog warning at AHB_arbiter_slave_2.sv(220): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 220 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082182 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_2:ARB_slave_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_2.sv(240) " "Verilog HDL assignment warning at AHB_arbiter_slave_2.sv(240): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607771082182 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_2:ARB_slave_2"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_2.sv(252) " "SystemVerilog warning at AHB_arbiter_slave_2.sv(252): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 252 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082183 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_2:ARB_slave_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fixed_Prior_Mask AHB_bus:DUT\|AHB_arbiter_slave_2:ARB_slave_2\|Fixed_Prior_Mask:FPM " "Elaborating entity \"Fixed_Prior_Mask\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_2:ARB_slave_2\|Fixed_Prior_Mask:FPM\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_2.sv" "FPM" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_2.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_2 AHB_bus:DUT\|AHB_mux_slave_2:MUX_slave_2 " "Elaborating entity \"AHB_mux_slave_2\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_2:MUX_slave_2\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_2" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_3 AHB_bus:DUT\|AHB_arbiter_slave_3:ARB_slave_3 " "Elaborating entity \"AHB_arbiter_slave_3\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_3:ARB_slave_3\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_3" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082266 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_3.sv(218) " "SystemVerilog warning at AHB_arbiter_slave_3.sv(218): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_3.sv" 218 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082267 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_3:ARB_slave_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_3.sv(238) " "Verilog HDL assignment warning at AHB_arbiter_slave_3.sv(238): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_3.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607771082267 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_3:ARB_slave_3"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_3.sv(250) " "SystemVerilog warning at AHB_arbiter_slave_3.sv(250): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_3.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_3.sv" 250 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082267 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_3:ARB_slave_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_3 AHB_bus:DUT\|AHB_mux_slave_3:MUX_slave_3 " "Elaborating entity \"AHB_mux_slave_3\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_3:MUX_slave_3\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_3" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_4 AHB_bus:DUT\|AHB_arbiter_slave_4:ARB_slave_4 " "Elaborating entity \"AHB_arbiter_slave_4\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_4:ARB_slave_4\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_4" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082314 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_4.sv(218) " "SystemVerilog warning at AHB_arbiter_slave_4.sv(218): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 218 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082315 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_4:ARB_slave_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_4.sv(238) " "Verilog HDL assignment warning at AHB_arbiter_slave_4.sv(238): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607771082315 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_4:ARB_slave_4"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_4.sv(250) " "SystemVerilog warning at AHB_arbiter_slave_4.sv(250): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_4.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_4.sv" 250 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082315 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_4:ARB_slave_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_4 AHB_bus:DUT\|AHB_mux_slave_4:MUX_slave_4 " "Elaborating entity \"AHB_mux_slave_4\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_4:MUX_slave_4\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_4" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_5 AHB_bus:DUT\|AHB_arbiter_slave_5:ARB_slave_5 " "Elaborating entity \"AHB_arbiter_slave_5\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_5:ARB_slave_5\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_5" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082362 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_5.sv(220) " "SystemVerilog warning at AHB_arbiter_slave_5.sv(220): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 220 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082363 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_5:ARB_slave_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_5.sv(240) " "Verilog HDL assignment warning at AHB_arbiter_slave_5.sv(240): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607771082363 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_5:ARB_slave_5"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_5.sv(252) " "SystemVerilog warning at AHB_arbiter_slave_5.sv(252): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 252 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082364 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_5:ARB_slave_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fixed_Prior_Mask AHB_bus:DUT\|AHB_arbiter_slave_5:ARB_slave_5\|Fixed_Prior_Mask:FPM " "Elaborating entity \"Fixed_Prior_Mask\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_5:ARB_slave_5\|Fixed_Prior_Mask:FPM\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_5.sv" "FPM" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_5.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_5 AHB_bus:DUT\|AHB_mux_slave_5:MUX_slave_5 " "Elaborating entity \"AHB_mux_slave_5\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_5:MUX_slave_5\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_5" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_6 AHB_bus:DUT\|AHB_arbiter_slave_6:ARB_slave_6 " "Elaborating entity \"AHB_arbiter_slave_6\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_6:ARB_slave_6\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_6" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082456 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hlast AHB_arbiter_slave_6.sv(38) " "Verilog HDL or VHDL warning at AHB_arbiter_slave_6.sv(38): object \"hlast\" assigned a value but never read" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607771082457 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_6:ARB_slave_6"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_6.sv(218) " "SystemVerilog warning at AHB_arbiter_slave_6.sv(218): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 218 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082457 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_6:ARB_slave_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_6.sv(238) " "Verilog HDL assignment warning at AHB_arbiter_slave_6.sv(238): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607771082458 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_6:ARB_slave_6"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_6.sv(250) " "SystemVerilog warning at AHB_arbiter_slave_6.sv(250): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_6.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_6.sv" 250 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082458 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_6:ARB_slave_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_6 AHB_bus:DUT\|AHB_mux_slave_6:MUX_slave_6 " "Elaborating entity \"AHB_mux_slave_6\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_6:MUX_slave_6\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_6" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_arbiter_slave_7 AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7 " "Elaborating entity \"AHB_arbiter_slave_7\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\"" {  } { { "Gen_Result/AHB_bus.sv" "ARB_slave_7" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AHB_arbiter_slave_7.sv(99) " "Verilog HDL assignment warning at AHB_arbiter_slave_7.sv(99): truncated value with size 32 to match size of target (1)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607771082500 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_7:ARB_slave_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AHB_arbiter_slave_7.sv(121) " "Verilog HDL assignment warning at AHB_arbiter_slave_7.sv(121): truncated value with size 32 to match size of target (1)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607771082501 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_7:ARB_slave_7"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_7.sv(220) " "SystemVerilog warning at AHB_arbiter_slave_7.sv(220): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 220 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082503 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_7:ARB_slave_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AHB_arbiter_slave_7.sv(240) " "Verilog HDL assignment warning at AHB_arbiter_slave_7.sv(240): truncated value with size 32 to match size of target (4)" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607771082504 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_7:ARB_slave_7"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "AHB_arbiter_slave_7.sv(252) " "SystemVerilog warning at AHB_arbiter_slave_7.sv(252): unique or priority keyword makes case statement complete" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 252 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607771082504 "|TOP|AHB_bus:DUT|AHB_arbiter_slave_7:ARB_slave_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_Req_Detect AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|BR_Req_Detect:BRRD " "Elaborating entity \"BR_Req_Detect\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|BR_Req_Detect:BRRD\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "BRRD" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prior_Gen AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Prior_Gen:PG_gen\[0\].PG " "Elaborating entity \"Prior_Gen\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Prior_Gen:PG_gen\[0\].PG\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "PG_gen\[0\].PG" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dynamic_Prior_Mask AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Dynamic_Prior_Mask:DPM " "Elaborating entity \"Dynamic_Prior_Mask\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Dynamic_Prior_Mask:DPM\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "DPM" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Req_Collect AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Req_Collect:RC " "Elaborating entity \"Req_Collect\" for hierarchy \"AHB_bus:DUT\|AHB_arbiter_slave_7:ARB_slave_7\|Req_Collect:RC\"" {  } { { "Gen_Result/arbiter/AHB_arbiter_slave_7.sv" "RC" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/arbiter/AHB_arbiter_slave_7.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_mux_slave_7 AHB_bus:DUT\|AHB_mux_slave_7:MUX_slave_7 " "Elaborating entity \"AHB_mux_slave_7\" for hierarchy \"AHB_bus:DUT\|AHB_mux_slave_7:MUX_slave_7\"" {  } { { "Gen_Result/AHB_bus.sv" "MUX_slave_7" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/AHB_bus.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771082616 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607771083477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/AMBA_BUS/AHB_GEN_201/output_files/TOP.map.smsg " "Generated suppressed messages file D:/Project/AMBA_BUS/AHB_GEN_201/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771083590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607771083799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607771083799 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hclk " "No output dependent on input pin \"hclk\"" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607771083900 "|TOP|hclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hreset_n " "No output dependent on input pin \"hreset_n\"" {  } { { "Gen_Result/TOP.sv" "" { Text "D:/Project/AMBA_BUS/AHB_GEN_201/Gen_Result/TOP.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607771083900 "|TOP|hreset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607771083900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607771083900 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607771083900 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607771083900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607771083956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 18:04:43 2020 " "Processing ended: Sat Dec 12 18:04:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607771083956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607771083956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607771083956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607771083956 ""}
