command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	1447955	File	/home/p4ultr4n/workplace/ReVeal/raw_code/cpu_alpha_store_fpcr_1.c								
ANR	1447956	Function	cpu_alpha_store_fpcr	1:0:0:942							
ANR	1447957	FunctionDef	"cpu_alpha_store_fpcr (CPUState * env , uint64_t val)"		1447956	0					
ANR	1447958	CompoundStatement		3:0:57:942	1447956	0					
ANR	1447959	IdentifierDeclStatement	"int round_mode , mask ;"	5:4:64:84	1447956	0	True				
ANR	1447960	IdentifierDecl	round_mode		1447956	0					
ANR	1447961	IdentifierDeclType	int		1447956	0					
ANR	1447962	Identifier	round_mode		1447956	1					
ANR	1447963	IdentifierDecl	mask		1447956	1					
ANR	1447964	IdentifierDeclType	int		1447956	0					
ANR	1447965	Identifier	mask		1447956	1					
ANR	1447966	ExpressionStatement	"set_float_exception_flags ( ( val >> 52 ) & 0x3F , & env -> fp_status )"	9:4:93:155	1447956	1	True				
ANR	1447967	CallExpression	"set_float_exception_flags ( ( val >> 52 ) & 0x3F , & env -> fp_status )"		1447956	0					
ANR	1447968	Callee	set_float_exception_flags		1447956	0					
ANR	1447969	Identifier	set_float_exception_flags		1447956	0					
ANR	1447970	ArgumentList	( val >> 52 ) & 0x3F		1447956	1					
ANR	1447971	Argument	( val >> 52 ) & 0x3F		1447956	0					
ANR	1447972	BitAndExpression	( val >> 52 ) & 0x3F		1447956	0		&			
ANR	1447973	ShiftExpression	val >> 52		1447956	0		>>			
ANR	1447974	Identifier	val		1447956	0					
ANR	1447975	PrimaryExpression	52		1447956	1					
ANR	1447976	PrimaryExpression	0x3F		1447956	1					
ANR	1447977	Argument	& env -> fp_status		1447956	1					
ANR	1447978	UnaryOperationExpression	& env -> fp_status		1447956	0					
ANR	1447979	UnaryOperator	&		1447956	0					
ANR	1447980	PtrMemberAccess	env -> fp_status		1447956	1					
ANR	1447981	Identifier	env		1447956	0					
ANR	1447982	Identifier	fp_status		1447956	1					
ANR	1447983	ExpressionStatement	mask = 0	13:4:164:172	1447956	2	True				
ANR	1447984	AssignmentExpression	mask = 0		1447956	0		=			
ANR	1447985	Identifier	mask		1447956	0					
ANR	1447986	PrimaryExpression	0		1447956	1					
ANR	1447987	IfStatement	if ( val & FPCR_INVD )		1447956	3					
ANR	1447988	Condition	val & FPCR_INVD	15:8:183:197	1447956	0	True				
ANR	1447989	BitAndExpression	val & FPCR_INVD		1447956	0		&			
ANR	1447990	Identifier	val		1447956	0					
ANR	1447991	Identifier	FPCR_INVD		1447956	1					
ANR	1447992	ExpressionStatement	mask |= float_flag_invalid	17:8:209:235	1447956	1	True				
ANR	1447993	AssignmentExpression	mask |= float_flag_invalid		1447956	0		|=			
ANR	1447994	Identifier	mask		1447956	0					
ANR	1447995	Identifier	float_flag_invalid		1447956	1					
ANR	1447996	IfStatement	if ( val & FPCR_DZED )		1447956	4					
ANR	1447997	Condition	val & FPCR_DZED	19:8:246:260	1447956	0	True				
ANR	1447998	BitAndExpression	val & FPCR_DZED		1447956	0		&			
ANR	1447999	Identifier	val		1447956	0					
ANR	1448000	Identifier	FPCR_DZED		1447956	1					
ANR	1448001	ExpressionStatement	mask |= float_flag_divbyzero	21:8:272:300	1447956	1	True				
ANR	1448002	AssignmentExpression	mask |= float_flag_divbyzero		1447956	0		|=			
ANR	1448003	Identifier	mask		1447956	0					
ANR	1448004	Identifier	float_flag_divbyzero		1447956	1					
ANR	1448005	IfStatement	if ( val & FPCR_OVFD )		1447956	5					
ANR	1448006	Condition	val & FPCR_OVFD	23:8:311:325	1447956	0	True				
ANR	1448007	BitAndExpression	val & FPCR_OVFD		1447956	0		&			
ANR	1448008	Identifier	val		1447956	0					
ANR	1448009	Identifier	FPCR_OVFD		1447956	1					
ANR	1448010	ExpressionStatement	mask |= float_flag_overflow	25:8:337:364	1447956	1	True				
ANR	1448011	AssignmentExpression	mask |= float_flag_overflow		1447956	0		|=			
ANR	1448012	Identifier	mask		1447956	0					
ANR	1448013	Identifier	float_flag_overflow		1447956	1					
ANR	1448014	IfStatement	if ( val & FPCR_UNFD )		1447956	6					
ANR	1448015	Condition	val & FPCR_UNFD	27:8:375:389	1447956	0	True				
ANR	1448016	BitAndExpression	val & FPCR_UNFD		1447956	0		&			
ANR	1448017	Identifier	val		1447956	0					
ANR	1448018	Identifier	FPCR_UNFD		1447956	1					
ANR	1448019	ExpressionStatement	mask |= float_flag_underflow	29:8:401:429	1447956	1	True				
ANR	1448020	AssignmentExpression	mask |= float_flag_underflow		1447956	0		|=			
ANR	1448021	Identifier	mask		1447956	0					
ANR	1448022	Identifier	float_flag_underflow		1447956	1					
ANR	1448023	IfStatement	if ( val & FPCR_INED )		1447956	7					
ANR	1448024	Condition	val & FPCR_INED	31:8:440:454	1447956	0	True				
ANR	1448025	BitAndExpression	val & FPCR_INED		1447956	0		&			
ANR	1448026	Identifier	val		1447956	0					
ANR	1448027	Identifier	FPCR_INED		1447956	1					
ANR	1448028	ExpressionStatement	mask |= float_flag_inexact	33:8:466:492	1447956	1	True				
ANR	1448029	AssignmentExpression	mask |= float_flag_inexact		1447956	0		|=			
ANR	1448030	Identifier	mask		1447956	0					
ANR	1448031	Identifier	float_flag_inexact		1447956	1					
ANR	1448032	ExpressionStatement	env -> fp_status . float_exception_mask = mask	35:4:499:541	1447956	8	True				
ANR	1448033	AssignmentExpression	env -> fp_status . float_exception_mask = mask		1447956	0		=			
ANR	1448034	MemberAccess	env -> fp_status . float_exception_mask		1447956	0					
ANR	1448035	PtrMemberAccess	env -> fp_status		1447956	0					
ANR	1448036	Identifier	env		1447956	0					
ANR	1448037	Identifier	fp_status		1447956	1					
ANR	1448038	Identifier	float_exception_mask		1447956	1					
ANR	1448039	Identifier	mask		1447956	1					
ANR	1448040	SwitchStatement	switch ( ( val >> FPCR_DYN_SHIFT ) & 3 )		1447956	9					
ANR	1448041	Condition	( val >> FPCR_DYN_SHIFT ) & 3	39:12:558:584	1447956	0	True				
ANR	1448042	BitAndExpression	( val >> FPCR_DYN_SHIFT ) & 3		1447956	0		&			
ANR	1448043	ShiftExpression	val >> FPCR_DYN_SHIFT		1447956	0		>>			
ANR	1448044	Identifier	val		1447956	0					
ANR	1448045	Identifier	FPCR_DYN_SHIFT		1447956	1					
ANR	1448046	PrimaryExpression	3		1447956	1					
ANR	1448047	CompoundStatement		37:41:529:529	1447956	1					
ANR	1448048	Label	case 0 :	41:4:594:600	1447956	0	True				
ANR	1448049	ExpressionStatement	round_mode = float_round_to_zero	43:8:611:643	1447956	1	True				
ANR	1448050	AssignmentExpression	round_mode = float_round_to_zero		1447956	0		=			
ANR	1448051	Identifier	round_mode		1447956	0					
ANR	1448052	Identifier	float_round_to_zero		1447956	1					
ANR	1448053	BreakStatement	break ;	45:8:654:659	1447956	2	True				
ANR	1448054	Label	case 1 :	47:4:666:672	1447956	3	True				
ANR	1448055	ExpressionStatement	round_mode = float_round_down	49:8:683:712	1447956	4	True				
ANR	1448056	AssignmentExpression	round_mode = float_round_down		1447956	0		=			
ANR	1448057	Identifier	round_mode		1447956	0					
ANR	1448058	Identifier	float_round_down		1447956	1					
ANR	1448059	BreakStatement	break ;	51:8:723:728	1447956	5	True				
ANR	1448060	Label	case 2 :	53:4:735:741	1447956	6	True				
ANR	1448061	ExpressionStatement	round_mode = float_round_nearest_even	55:8:752:789	1447956	7	True				
ANR	1448062	AssignmentExpression	round_mode = float_round_nearest_even		1447956	0		=			
ANR	1448063	Identifier	round_mode		1447956	0					
ANR	1448064	Identifier	float_round_nearest_even		1447956	1					
ANR	1448065	BreakStatement	break ;	57:8:800:805	1447956	8	True				
ANR	1448066	Label	case 3 :	59:4:812:818	1447956	9	True				
ANR	1448067	ExpressionStatement	round_mode = float_round_up	62:8:830:857	1447956	10	True				
ANR	1448068	AssignmentExpression	round_mode = float_round_up		1447956	0		=			
ANR	1448069	Identifier	round_mode		1447956	0					
ANR	1448070	Identifier	float_round_up		1447956	1					
ANR	1448071	BreakStatement	break ;	64:8:868:873	1447956	11	True				
ANR	1448072	ExpressionStatement	"set_float_rounding_mode ( round_mode , & env -> fp_status )"	68:4:887:939	1447956	10	True				
ANR	1448073	CallExpression	"set_float_rounding_mode ( round_mode , & env -> fp_status )"		1447956	0					
ANR	1448074	Callee	set_float_rounding_mode		1447956	0					
ANR	1448075	Identifier	set_float_rounding_mode		1447956	0					
ANR	1448076	ArgumentList	round_mode		1447956	1					
ANR	1448077	Argument	round_mode		1447956	0					
ANR	1448078	Identifier	round_mode		1447956	0					
ANR	1448079	Argument	& env -> fp_status		1447956	1					
ANR	1448080	UnaryOperationExpression	& env -> fp_status		1447956	0					
ANR	1448081	UnaryOperator	&		1447956	0					
ANR	1448082	PtrMemberAccess	env -> fp_status		1447956	1					
ANR	1448083	Identifier	env		1447956	0					
ANR	1448084	Identifier	fp_status		1447956	1					
ANR	1448085	ReturnType	void		1447956	1					
ANR	1448086	Identifier	cpu_alpha_store_fpcr		1447956	2					
ANR	1448087	ParameterList	"CPUState * env , uint64_t val"		1447956	3					
ANR	1448088	Parameter	CPUState * env	1:27:27:39	1447956	0	True				
ANR	1448089	ParameterType	CPUState *		1447956	0					
ANR	1448090	Identifier	env		1447956	1					
ANR	1448091	Parameter	uint64_t val	1:42:42:53	1447956	1	True				
ANR	1448092	ParameterType	uint64_t		1447956	0					
ANR	1448093	Identifier	val		1447956	1					
ANR	1448094	CFGEntryNode	ENTRY		1447956		True				
ANR	1448095	CFGExitNode	EXIT		1447956		True				
ANR	1448096	Symbol	val		1447956						
ANR	1448097	Symbol	& env -> fp_status		1447956						
ANR	1448098	Symbol	env -> fp_status . float_exception_mask		1447956						
ANR	1448099	Symbol	FPCR_DZED		1447956						
ANR	1448100	Symbol	FPCR_OVFD		1447956						
ANR	1448101	Symbol	* env		1447956						
ANR	1448102	Symbol	FPCR_INED		1447956						
ANR	1448103	Symbol	env -> fp_status		1447956						
ANR	1448104	Symbol	env		1447956						
ANR	1448105	Symbol	float_flag_divbyzero		1447956						
ANR	1448106	Symbol	float_flag_invalid		1447956						
ANR	1448107	Symbol	float_flag_inexact		1447956						
ANR	1448108	Symbol	float_round_up		1447956						
ANR	1448109	Symbol	float_flag_overflow		1447956						
ANR	1448110	Symbol	float_round_down		1447956						
ANR	1448111	Symbol	FPCR_DYN_SHIFT		1447956						
ANR	1448112	Symbol	float_round_nearest_even		1447956						
ANR	1448113	Symbol	float_flag_underflow		1447956						
ANR	1448114	Symbol	FPCR_UNFD		1447956						
ANR	1448115	Symbol	FPCR_INVD		1447956						
ANR	1448116	Symbol	float_round_to_zero		1447956						
ANR	1448117	Symbol	round_mode		1447956						
ANR	1448118	Symbol	mask		1447956						
