-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordic_circ_apfixed_18_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    z_V_read : IN STD_LOGIC_VECTOR (16 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of cordic_circ_apfixed_18_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv18_6487 : STD_LOGIC_VECTOR (17 downto 0) := "000110010010000111";
    constant ap_const_lv18_39B79 : STD_LOGIC_VECTOR (17 downto 0) := "111001101101111001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv15_26DD : STD_LOGIC_VECTOR (14 downto 0) := "010011011011101";
    constant ap_const_lv15_7497 : STD_LOGIC_VECTOR (14 downto 0) := "111010010010111";
    constant ap_const_lv16_8B69 : STD_LOGIC_VECTOR (15 downto 0) := "1000101101101001";
    constant ap_const_lv16_26DD : STD_LOGIC_VECTOR (15 downto 0) := "0010011011011101";
    constant ap_const_lv16_D923 : STD_LOGIC_VECTOR (15 downto 0) := "1101100100100011";
    constant ap_const_lv16_7497 : STD_LOGIC_VECTOR (15 downto 0) := "0111010010010111";
    constant ap_const_lv18_76B0 : STD_LOGIC_VECTOR (17 downto 0) := "000111011010110000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv18_3C4A8 : STD_LOGIC_VECTOR (17 downto 0) := "111100010010101000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv18_3EB6 : STD_LOGIC_VECTOR (17 downto 0) := "000011111010110110";
    constant ap_const_lv18_3E0A5 : STD_LOGIC_VECTOR (17 downto 0) := "111110000010100101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv18_1FD4 : STD_LOGIC_VECTOR (17 downto 0) := "000001111111010100";
    constant ap_const_lv18_3F016 : STD_LOGIC_VECTOR (17 downto 0) := "111111000000010110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv18_FFA : STD_LOGIC_VECTOR (17 downto 0) := "000000111111111010";
    constant ap_const_lv18_3F803 : STD_LOGIC_VECTOR (17 downto 0) := "111111100000000011";
    constant ap_const_lv18_7FE : STD_LOGIC_VECTOR (17 downto 0) := "000000011111111110";
    constant ap_const_lv18_3FC01 : STD_LOGIC_VECTOR (17 downto 0) := "111111110000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv18_3FE : STD_LOGIC_VECTOR (17 downto 0) := "000000001111111110";
    constant ap_const_lv18_3FE01 : STD_LOGIC_VECTOR (17 downto 0) := "111111111000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv18_1FE : STD_LOGIC_VECTOR (17 downto 0) := "000000000111111110";
    constant ap_const_lv18_3FF01 : STD_LOGIC_VECTOR (17 downto 0) := "111111111100000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv18_FE : STD_LOGIC_VECTOR (17 downto 0) := "000000000011111110";
    constant ap_const_lv18_3FF81 : STD_LOGIC_VECTOR (17 downto 0) := "111111111110000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv18_7E : STD_LOGIC_VECTOR (17 downto 0) := "000000000001111110";
    constant ap_const_lv18_3FFC1 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv18_3E : STD_LOGIC_VECTOR (17 downto 0) := "000000000000111110";
    constant ap_const_lv18_3FFE1 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111100001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv18_1E : STD_LOGIC_VECTOR (17 downto 0) := "000000000000011110";
    constant ap_const_lv18_3FFF1 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111110001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv18_E : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001110";
    constant ap_const_lv18_3FFF9 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv18_6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000110";
    constant ap_const_lv18_3FFFD : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111101";
    constant ap_const_lv18_2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_const_lv18_3FFFF : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal add_ln101_6_fu_482_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln101_6_reg_1805 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_13_reg_1810 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_12_fu_572_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_12_reg_1815 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_13_fu_580_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_13_reg_1820 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_14_reg_1826 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_15_reg_1831 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_14_fu_895_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln101_14_reg_1836 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_21_fu_901_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_21_reg_1841 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_22_fu_909_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_22_reg_1847 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_26_reg_1853 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_27_reg_1858 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_28_reg_1863 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1869 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_22_fu_1301_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln101_22_reg_1874 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_33_fu_1307_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_33_reg_1879 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_34_fu_1315_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_34_reg_1885 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_42_reg_1891 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_43_reg_1896 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_44_reg_1901 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_reg_1907 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_42_fu_1609_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_42_reg_1912 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_54_reg_1918 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_1649_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_1923 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_45_fu_1669_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_45_reg_1931 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_57_reg_1937 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_V_read_cast_fu_174_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_fu_178_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_178_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_1_fu_186_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal z_V_read_cast_fu_174_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln101_fu_194_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_2_fu_240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_1_fu_256_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_2_fu_248_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1_fu_200_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln203_1_fu_216_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln203_3_fu_232_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_3_fu_268_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln203_fu_208_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln203_2_fu_224_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln101_4_fu_280_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal lshr_ln_fu_292_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_fu_306_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln101_2_fu_262_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1333_2_fu_288_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_1_fu_316_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln101_fu_276_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1333_fu_302_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_3_fu_368_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_5_fu_360_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_4_fu_320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_fu_334_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln203_1_fu_346_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln203_fu_328_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln203_1_fu_340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln101_7_fu_388_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_400_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_6_fu_380_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_414_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln101_4_fu_374_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln101_fu_396_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln101_3_fu_424_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1333_1_fu_410_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_fu_460_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_5_fu_476_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_8_fu_468_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_8_fu_428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_2_fu_442_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln203_3_fu_454_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln203_2_fu_436_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_3_fu_448_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_10_fu_496_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_fu_504_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_9_fu_488_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_fu_518_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_4_fu_528_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1333_1_fu_514_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_4_fu_546_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln203_14_fu_558_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln203_4_fu_540_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_15_fu_552_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln101_7_fu_615_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_11_fu_608_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln101_8_fu_620_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln101_5_fu_632_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln101_2_fu_626_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1371_fu_629_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_fu_665_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_9_fu_681_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_14_fu_673_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_16_fu_635_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_5_fu_648_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_17_fu_659_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_5_fu_643_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_18_fu_654_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_16_fu_701_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_18_fu_709_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_15_fu_693_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_19_fu_723_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln101_10_fu_687_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln101_6_fu_733_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1371_1_fu_719_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_21_fu_769_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_11_fu_785_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_17_fu_777_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_20_fu_737_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_6_fu_751_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_18_fu_763_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_6_fu_745_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_19_fu_757_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_19_fu_805_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_fu_813_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_18_fu_797_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_23_fu_827_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln101_12_fu_791_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln101_7_fu_837_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1371_2_fu_823_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_25_fu_873_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_13_fu_889_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_20_fu_881_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_24_fu_841_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_7_fu_855_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_19_fu_867_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_7_fu_849_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_20_fu_861_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln101_8_fu_956_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1371_3_fu_953_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln101_15_fu_986_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_23_fu_979_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln203_8_fu_964_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_20_fu_974_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_8_fu_959_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_21_fu_969_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_25_fu_1004_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_1011_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln101_24_fu_997_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_31_fu_1025_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln101_16_fu_991_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln101_9_fu_1035_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1371_4_fu_1021_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_fu_1071_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_17_fu_1087_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_26_fu_1079_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_fu_1039_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_9_fu_1053_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_21_fu_1065_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_9_fu_1047_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_22_fu_1059_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_28_fu_1107_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_1115_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln101_27_fu_1099_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_35_fu_1129_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln101_18_fu_1093_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln101_10_fu_1139_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1371_5_fu_1125_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_37_fu_1175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_19_fu_1191_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_29_fu_1183_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_36_fu_1143_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_10_fu_1157_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_22_fu_1169_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_10_fu_1151_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_23_fu_1163_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_31_fu_1211_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_fu_1219_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln101_30_fu_1203_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_39_fu_1233_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln101_20_fu_1197_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln101_11_fu_1243_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1371_6_fu_1229_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_41_fu_1279_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_21_fu_1295_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_32_fu_1287_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_40_fu_1247_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_11_fu_1261_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_23_fu_1273_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_11_fu_1255_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_24_fu_1267_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln101_12_fu_1362_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1371_7_fu_1359_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln101_23_fu_1392_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_35_fu_1385_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln203_12_fu_1370_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_24_fu_1380_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_12_fu_1365_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_25_fu_1375_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_37_fu_1410_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_46_fu_1417_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln101_36_fu_1403_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_47_fu_1431_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln101_24_fu_1397_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln101_13_fu_1441_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1371_8_fu_1427_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_49_fu_1477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_25_fu_1493_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_38_fu_1485_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_48_fu_1445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_13_fu_1459_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_25_fu_1471_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_13_fu_1453_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_26_fu_1465_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_40_fu_1513_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_50_fu_1521_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln101_39_fu_1505_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_51_fu_1535_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln101_26_fu_1499_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln101_14_fu_1545_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1333_fu_1531_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_53_fu_1581_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_27_fu_1597_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_41_fu_1589_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_52_fu_1549_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_14_fu_1563_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_27_fu_1575_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_26_fu_1557_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_27_fu_1569_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln101_43_fu_1617_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_55_fu_1635_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln101_28_fu_1603_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln101_15_fu_1645_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln203_15_fu_1657_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_29_fu_1663_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1371_9_fu_1685_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln203_28_fu_1688_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_28_fu_1693_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln101_44_fu_1698_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_58_fu_1712_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln203_fu_1722_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1371_fu_1705_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln203_16_fu_1731_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_29_fu_1742_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_16_fu_1726_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln203_30_fu_1737_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_59_fu_1755_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1763_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_47_fu_1771_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_46_fu_1748_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln1371_1_fu_1778_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln203_17_fu_1786_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln203_30_fu_1792_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal z_V_read_int_reg : STD_LOGIC_VECTOR (16 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln101_14_reg_1836 <= add_ln101_14_fu_895_p2;
                add_ln101_22_reg_1874 <= add_ln101_22_fu_1301_p2;
                add_ln101_6_reg_1805 <= add_ln101_6_fu_482_p2;
                select_ln101_12_reg_1815 <= select_ln101_12_fu_572_p3;
                select_ln101_13_reg_1820 <= select_ln101_13_fu_580_p3;
                select_ln101_21_reg_1841 <= select_ln101_21_fu_901_p3;
                select_ln101_22_reg_1847 <= select_ln101_22_fu_909_p3;
                select_ln101_33_reg_1879 <= select_ln101_33_fu_1307_p3;
                select_ln101_34_reg_1885 <= select_ln101_34_fu_1315_p3;
                select_ln101_42_reg_1912 <= select_ln101_42_fu_1609_p3;
                select_ln101_45_reg_1931 <= select_ln101_45_fu_1669_p3;
                tmp_13_reg_1810 <= add_ln101_6_fu_482_p2(17 downto 17);
                tmp_14_reg_1826 <= select_ln101_13_fu_580_p3(16 downto 5);
                tmp_15_reg_1831 <= select_ln101_12_fu_572_p3(16 downto 5);
                tmp_26_reg_1853 <= select_ln101_22_fu_909_p3(16 downto 8);
                tmp_27_reg_1858 <= select_ln101_21_fu_901_p3(17 downto 8);
                tmp_28_reg_1863 <= add_ln101_14_fu_895_p2(17 downto 17);
                tmp_29_reg_1869 <= add_ln101_14_fu_895_p2(17 downto 17);
                tmp_42_reg_1891 <= select_ln101_34_fu_1315_p3(16 downto 12);
                tmp_43_reg_1896 <= select_ln101_33_fu_1307_p3(17 downto 12);
                tmp_44_reg_1901 <= add_ln101_22_fu_1301_p2(17 downto 17);
                tmp_45_reg_1907 <= add_ln101_22_fu_1301_p2(17 downto 17);
                tmp_54_reg_1918 <= select_ln101_43_fu_1617_p3(16 downto 15);
                tmp_56_reg_1923 <= add_ln101_28_fu_1603_p2(17 downto 17);
                tmp_57_reg_1937 <= select_ln101_45_fu_1669_p3(16 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                z_V_read_int_reg <= z_V_read;
            end if;
        end if;
    end process;
    add_ln101_10_fu_687_p2 <= std_logic_vector(unsigned(add_ln101_9_fu_681_p2) + unsigned(select_ln101_14_fu_673_p3));
    add_ln101_11_fu_785_p2 <= std_logic_vector(signed(ap_const_lv18_3FE01) + signed(add_ln101_10_fu_687_p2));
    add_ln101_12_fu_791_p2 <= std_logic_vector(unsigned(add_ln101_11_fu_785_p2) + unsigned(select_ln101_17_fu_777_p3));
    add_ln101_13_fu_889_p2 <= std_logic_vector(signed(ap_const_lv18_3FF01) + signed(add_ln101_12_fu_791_p2));
    add_ln101_14_fu_895_p2 <= std_logic_vector(unsigned(add_ln101_13_fu_889_p2) + unsigned(select_ln101_20_fu_881_p3));
    add_ln101_15_fu_986_p2 <= std_logic_vector(signed(ap_const_lv18_3FF81) + signed(add_ln101_14_reg_1836));
    add_ln101_16_fu_991_p2 <= std_logic_vector(unsigned(add_ln101_15_fu_986_p2) + unsigned(select_ln101_23_fu_979_p3));
    add_ln101_17_fu_1087_p2 <= std_logic_vector(signed(ap_const_lv18_3FFC1) + signed(add_ln101_16_fu_991_p2));
    add_ln101_18_fu_1093_p2 <= std_logic_vector(unsigned(add_ln101_17_fu_1087_p2) + unsigned(select_ln101_26_fu_1079_p3));
    add_ln101_19_fu_1191_p2 <= std_logic_vector(signed(ap_const_lv18_3FFE1) + signed(add_ln101_18_fu_1093_p2));
    add_ln101_1_fu_256_p2 <= std_logic_vector(signed(ap_const_lv18_3C4A8) + signed(add_ln101_fu_194_p2));
    add_ln101_20_fu_1197_p2 <= std_logic_vector(unsigned(add_ln101_19_fu_1191_p2) + unsigned(select_ln101_29_fu_1183_p3));
    add_ln101_21_fu_1295_p2 <= std_logic_vector(signed(ap_const_lv18_3FFF1) + signed(add_ln101_20_fu_1197_p2));
    add_ln101_22_fu_1301_p2 <= std_logic_vector(unsigned(add_ln101_21_fu_1295_p2) + unsigned(select_ln101_32_fu_1287_p3));
    add_ln101_23_fu_1392_p2 <= std_logic_vector(signed(ap_const_lv18_3FFF9) + signed(add_ln101_22_reg_1874));
    add_ln101_24_fu_1397_p2 <= std_logic_vector(unsigned(add_ln101_23_fu_1392_p2) + unsigned(select_ln101_35_fu_1385_p3));
    add_ln101_25_fu_1493_p2 <= std_logic_vector(signed(ap_const_lv18_3FFFD) + signed(add_ln101_24_fu_1397_p2));
    add_ln101_26_fu_1499_p2 <= std_logic_vector(unsigned(add_ln101_25_fu_1493_p2) + unsigned(select_ln101_38_fu_1485_p3));
    add_ln101_27_fu_1597_p2 <= std_logic_vector(signed(ap_const_lv18_3FFFF) + signed(add_ln101_26_fu_1499_p2));
    add_ln101_28_fu_1603_p2 <= std_logic_vector(unsigned(add_ln101_27_fu_1597_p2) + unsigned(select_ln101_41_fu_1589_p3));
    add_ln101_2_fu_262_p2 <= std_logic_vector(unsigned(add_ln101_1_fu_256_p2) + unsigned(select_ln101_2_fu_248_p3));
    add_ln101_3_fu_368_p2 <= std_logic_vector(signed(ap_const_lv18_3E0A5) + signed(add_ln101_2_fu_262_p2));
    add_ln101_4_fu_374_p2 <= std_logic_vector(unsigned(add_ln101_3_fu_368_p2) + unsigned(select_ln101_5_fu_360_p3));
    add_ln101_5_fu_476_p2 <= std_logic_vector(signed(ap_const_lv18_3F016) + signed(add_ln101_4_fu_374_p2));
    add_ln101_6_fu_482_p2 <= std_logic_vector(unsigned(add_ln101_5_fu_476_p2) + unsigned(select_ln101_8_fu_468_p3));
    add_ln101_7_fu_615_p2 <= std_logic_vector(signed(ap_const_lv18_3F803) + signed(add_ln101_6_reg_1805));
    add_ln101_8_fu_620_p2 <= std_logic_vector(unsigned(add_ln101_7_fu_615_p2) + unsigned(select_ln101_11_fu_608_p3));
    add_ln101_9_fu_681_p2 <= std_logic_vector(signed(ap_const_lv18_3FC01) + signed(add_ln101_8_fu_620_p2));
    add_ln101_fu_194_p2 <= std_logic_vector(unsigned(select_ln101_1_fu_186_p3) + unsigned(z_V_read_cast_fu_174_p1));
    add_ln203_10_fu_1151_p2 <= std_logic_vector(unsigned(select_ln101_28_fu_1107_p3) + unsigned(sext_ln101_10_fu_1139_p1));
    add_ln203_11_fu_1255_p2 <= std_logic_vector(unsigned(select_ln101_31_fu_1211_p3) + unsigned(sext_ln101_11_fu_1243_p1));
    add_ln203_12_fu_1365_p2 <= std_logic_vector(unsigned(select_ln101_34_reg_1885) + unsigned(sext_ln101_12_fu_1362_p1));
    add_ln203_13_fu_1453_p2 <= std_logic_vector(unsigned(select_ln101_37_fu_1410_p3) + unsigned(sext_ln101_13_fu_1441_p1));
    add_ln203_14_fu_558_p2 <= std_logic_vector(unsigned(select_ln101_9_fu_488_p3) + unsigned(sext_ln1333_1_fu_514_p1));
    add_ln203_15_fu_1657_p2 <= std_logic_vector(unsigned(select_ln101_43_fu_1617_p3) + unsigned(sext_ln101_15_fu_1645_p1));
    add_ln203_16_fu_1726_p2 <= std_logic_vector(unsigned(select_ln101_45_reg_1931) + unsigned(sext_ln203_fu_1722_p1));
    add_ln203_17_fu_659_p2 <= std_logic_vector(signed(sext_ln101_2_fu_626_p1) + signed(sext_ln1371_fu_629_p1));
    add_ln203_18_fu_763_p2 <= std_logic_vector(unsigned(select_ln101_15_fu_693_p3) + unsigned(sext_ln1371_1_fu_719_p1));
    add_ln203_19_fu_867_p2 <= std_logic_vector(unsigned(select_ln101_18_fu_797_p3) + unsigned(sext_ln1371_2_fu_823_p1));
    add_ln203_1_fu_346_p2 <= std_logic_vector(signed(sext_ln101_fu_276_p1) + signed(zext_ln1333_fu_302_p1));
    add_ln203_20_fu_974_p2 <= std_logic_vector(unsigned(select_ln101_21_reg_1841) + unsigned(sext_ln1371_3_fu_953_p1));
    add_ln203_21_fu_1065_p2 <= std_logic_vector(unsigned(select_ln101_24_fu_997_p3) + unsigned(sext_ln1371_4_fu_1021_p1));
    add_ln203_22_fu_1169_p2 <= std_logic_vector(unsigned(select_ln101_27_fu_1099_p3) + unsigned(sext_ln1371_5_fu_1125_p1));
    add_ln203_23_fu_1273_p2 <= std_logic_vector(unsigned(select_ln101_30_fu_1203_p3) + unsigned(sext_ln1371_6_fu_1229_p1));
    add_ln203_24_fu_1380_p2 <= std_logic_vector(unsigned(select_ln101_33_reg_1879) + unsigned(sext_ln1371_7_fu_1359_p1));
    add_ln203_25_fu_1471_p2 <= std_logic_vector(unsigned(select_ln101_36_fu_1403_p3) + unsigned(sext_ln1371_8_fu_1427_p1));
    add_ln203_26_fu_1557_p2 <= std_logic_vector(unsigned(select_ln101_40_fu_1513_p3) + unsigned(sext_ln101_14_fu_1545_p1));
    add_ln203_27_fu_1575_p2 <= std_logic_vector(unsigned(select_ln101_39_fu_1505_p3) + unsigned(sext_ln1333_fu_1531_p1));
    add_ln203_28_fu_1693_p2 <= std_logic_vector(unsigned(select_ln101_42_reg_1912) + unsigned(sext_ln1371_9_fu_1685_p1));
    add_ln203_29_fu_1742_p2 <= std_logic_vector(unsigned(select_ln101_44_fu_1698_p3) + unsigned(select_ln1371_fu_1705_p3));
    add_ln203_2_fu_436_p2 <= std_logic_vector(unsigned(zext_ln101_fu_396_p1) + unsigned(sext_ln101_3_fu_424_p1));
    add_ln203_30_fu_1792_p2 <= std_logic_vector(unsigned(select_ln101_46_fu_1748_p3) + unsigned(select_ln1371_1_fu_1778_p3));
    add_ln203_3_fu_454_p2 <= std_logic_vector(unsigned(select_ln101_6_fu_380_p3) + unsigned(zext_ln1333_1_fu_410_p1));
    add_ln203_4_fu_540_p2 <= std_logic_vector(unsigned(select_ln101_10_fu_496_p3) + unsigned(sext_ln101_4_fu_528_p1));
    add_ln203_5_fu_643_p2 <= std_logic_vector(unsigned(select_ln101_13_reg_1820) + unsigned(sext_ln101_5_fu_632_p1));
    add_ln203_6_fu_745_p2 <= std_logic_vector(unsigned(select_ln101_16_fu_701_p3) + unsigned(sext_ln101_6_fu_733_p1));
    add_ln203_7_fu_849_p2 <= std_logic_vector(unsigned(select_ln101_19_fu_805_p3) + unsigned(sext_ln101_7_fu_837_p1));
    add_ln203_8_fu_959_p2 <= std_logic_vector(unsigned(select_ln101_22_reg_1847) + unsigned(sext_ln101_8_fu_956_p1));
    add_ln203_9_fu_1047_p2 <= std_logic_vector(unsigned(select_ln101_25_fu_1004_p3) + unsigned(sext_ln101_9_fu_1035_p1));
    add_ln203_fu_328_p2 <= std_logic_vector(unsigned(zext_ln1333_2_fu_288_p1) + unsigned(sext_ln101_1_fu_316_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= 
        sub_ln203_17_fu_1786_p2 when (tmp_56_reg_1923(0) = '1') else 
        add_ln203_30_fu_1792_p2;
    lshr_ln_fu_292_p4 <= select_ln101_4_fu_280_p3(14 downto 2);
    select_ln101_10_fu_496_p3 <= 
        add_ln203_2_fu_436_p2 when (tmp_8_fu_428_p3(0) = '1') else 
        sub_ln203_3_fu_448_p2;
    select_ln101_11_fu_608_p3 <= 
        ap_const_lv18_FFA when (tmp_13_reg_1810(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_12_fu_572_p3 <= 
        sub_ln203_4_fu_546_p2 when (tmp_12_fu_532_p3(0) = '1') else 
        add_ln203_14_fu_558_p2;
    select_ln101_13_fu_580_p3 <= 
        add_ln203_4_fu_540_p2 when (tmp_12_fu_532_p3(0) = '1') else 
        sub_ln203_15_fu_552_p2;
    select_ln101_14_fu_673_p3 <= 
        ap_const_lv18_7FE when (tmp_17_fu_665_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_15_fu_693_p3 <= 
        sub_ln203_5_fu_648_p2 when (tmp_16_fu_635_p3(0) = '1') else 
        add_ln203_17_fu_659_p2;
    select_ln101_16_fu_701_p3 <= 
        add_ln203_5_fu_643_p2 when (tmp_16_fu_635_p3(0) = '1') else 
        sub_ln203_18_fu_654_p2;
    select_ln101_17_fu_777_p3 <= 
        ap_const_lv18_3FE when (tmp_21_fu_769_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_18_fu_797_p3 <= 
        sub_ln203_6_fu_751_p2 when (tmp_20_fu_737_p3(0) = '1') else 
        add_ln203_18_fu_763_p2;
    select_ln101_19_fu_805_p3 <= 
        add_ln203_6_fu_745_p2 when (tmp_20_fu_737_p3(0) = '1') else 
        sub_ln203_19_fu_757_p2;
    select_ln101_1_fu_186_p3 <= 
        ap_const_lv18_6487 when (tmp_fu_178_p3(0) = '1') else 
        ap_const_lv18_39B79;
    select_ln101_20_fu_881_p3 <= 
        ap_const_lv18_1FE when (tmp_25_fu_873_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_21_fu_901_p3 <= 
        sub_ln203_7_fu_855_p2 when (tmp_24_fu_841_p3(0) = '1') else 
        add_ln203_19_fu_867_p2;
    select_ln101_22_fu_909_p3 <= 
        add_ln203_7_fu_849_p2 when (tmp_24_fu_841_p3(0) = '1') else 
        sub_ln203_20_fu_861_p2;
    select_ln101_23_fu_979_p3 <= 
        ap_const_lv18_FE when (tmp_29_reg_1869(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_24_fu_997_p3 <= 
        sub_ln203_8_fu_964_p2 when (tmp_28_reg_1863(0) = '1') else 
        add_ln203_20_fu_974_p2;
    select_ln101_25_fu_1004_p3 <= 
        add_ln203_8_fu_959_p2 when (tmp_28_reg_1863(0) = '1') else 
        sub_ln203_21_fu_969_p2;
    select_ln101_26_fu_1079_p3 <= 
        ap_const_lv18_7E when (tmp_33_fu_1071_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_27_fu_1099_p3 <= 
        sub_ln203_9_fu_1053_p2 when (tmp_32_fu_1039_p3(0) = '1') else 
        add_ln203_21_fu_1065_p2;
    select_ln101_28_fu_1107_p3 <= 
        add_ln203_9_fu_1047_p2 when (tmp_32_fu_1039_p3(0) = '1') else 
        sub_ln203_22_fu_1059_p2;
    select_ln101_29_fu_1183_p3 <= 
        ap_const_lv18_3E when (tmp_37_fu_1175_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_2_fu_248_p3 <= 
        ap_const_lv18_76B0 when (tmp_2_fu_240_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_30_fu_1203_p3 <= 
        sub_ln203_10_fu_1157_p2 when (tmp_36_fu_1143_p3(0) = '1') else 
        add_ln203_22_fu_1169_p2;
    select_ln101_31_fu_1211_p3 <= 
        add_ln203_10_fu_1151_p2 when (tmp_36_fu_1143_p3(0) = '1') else 
        sub_ln203_23_fu_1163_p2;
    select_ln101_32_fu_1287_p3 <= 
        ap_const_lv18_1E when (tmp_41_fu_1279_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_33_fu_1307_p3 <= 
        sub_ln203_11_fu_1261_p2 when (tmp_40_fu_1247_p3(0) = '1') else 
        add_ln203_23_fu_1273_p2;
    select_ln101_34_fu_1315_p3 <= 
        add_ln203_11_fu_1255_p2 when (tmp_40_fu_1247_p3(0) = '1') else 
        sub_ln203_24_fu_1267_p2;
    select_ln101_35_fu_1385_p3 <= 
        ap_const_lv18_E when (tmp_45_reg_1907(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_36_fu_1403_p3 <= 
        sub_ln203_12_fu_1370_p2 when (tmp_44_reg_1901(0) = '1') else 
        add_ln203_24_fu_1380_p2;
    select_ln101_37_fu_1410_p3 <= 
        add_ln203_12_fu_1365_p2 when (tmp_44_reg_1901(0) = '1') else 
        sub_ln203_25_fu_1375_p2;
    select_ln101_38_fu_1485_p3 <= 
        ap_const_lv18_6 when (tmp_49_fu_1477_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_39_fu_1505_p3 <= 
        sub_ln203_13_fu_1459_p2 when (tmp_48_fu_1445_p3(0) = '1') else 
        add_ln203_25_fu_1471_p2;
    select_ln101_3_fu_268_p3 <= 
        select_ln203_1_fu_216_p3 when (tmp_1_fu_200_p3(0) = '1') else 
        select_ln203_3_fu_232_p3;
    select_ln101_40_fu_1513_p3 <= 
        add_ln203_13_fu_1453_p2 when (tmp_48_fu_1445_p3(0) = '1') else 
        sub_ln203_26_fu_1465_p2;
    select_ln101_41_fu_1589_p3 <= 
        ap_const_lv18_2 when (tmp_53_fu_1581_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_42_fu_1609_p3 <= 
        sub_ln203_14_fu_1563_p2 when (tmp_52_fu_1549_p3(0) = '1') else 
        add_ln203_27_fu_1575_p2;
    select_ln101_43_fu_1617_p3 <= 
        add_ln203_26_fu_1557_p2 when (tmp_52_fu_1549_p3(0) = '1') else 
        sub_ln203_27_fu_1569_p2;
    select_ln101_44_fu_1698_p3 <= 
        sub_ln203_28_fu_1688_p2 when (tmp_56_reg_1923(0) = '1') else 
        add_ln203_28_fu_1693_p2;
    select_ln101_45_fu_1669_p3 <= 
        add_ln203_15_fu_1657_p2 when (tmp_56_fu_1649_p3(0) = '1') else 
        sub_ln203_29_fu_1663_p2;
    select_ln101_46_fu_1748_p3 <= 
        sub_ln203_16_fu_1731_p2 when (tmp_56_reg_1923(0) = '1') else 
        add_ln203_29_fu_1742_p2;
    select_ln101_47_fu_1771_p3 <= 
        tmp_59_fu_1755_p3 when (tmp_56_reg_1923(0) = '1') else 
        tmp_60_fu_1763_p3;
    select_ln101_4_fu_280_p3 <= 
        select_ln203_fu_208_p3 when (tmp_1_fu_200_p3(0) = '1') else 
        select_ln203_2_fu_224_p3;
    select_ln101_5_fu_360_p3 <= 
        ap_const_lv18_3EB6 when (tmp_5_fu_352_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_6_fu_380_p3 <= 
        sub_ln203_fu_334_p2 when (tmp_4_fu_320_p3(0) = '1') else 
        add_ln203_1_fu_346_p2;
    select_ln101_7_fu_388_p3 <= 
        add_ln203_fu_328_p2 when (tmp_4_fu_320_p3(0) = '1') else 
        sub_ln203_1_fu_340_p2;
    select_ln101_8_fu_468_p3 <= 
        ap_const_lv18_1FD4 when (tmp_9_fu_460_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln101_9_fu_488_p3 <= 
        sub_ln203_2_fu_442_p2 when (tmp_8_fu_428_p3(0) = '1') else 
        add_ln203_3_fu_454_p2;
    select_ln1371_1_fu_1778_p3 <= 
        ap_const_lv18_3FFFF when (select_ln101_47_fu_1771_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln1371_fu_1705_p3 <= 
        ap_const_lv18_3FFFF when (tmp_57_reg_1937(0) = '1') else 
        ap_const_lv18_0;
    select_ln203_1_fu_216_p3 <= 
        ap_const_lv16_8B69 when (tmp_fu_178_p3(0) = '1') else 
        ap_const_lv16_26DD;
    select_ln203_2_fu_224_p3 <= 
        ap_const_lv15_7497 when (tmp_fu_178_p3(0) = '1') else 
        ap_const_lv15_26DD;
    select_ln203_3_fu_232_p3 <= 
        ap_const_lv16_D923 when (tmp_fu_178_p3(0) = '1') else 
        ap_const_lv16_7497;
    select_ln203_fu_208_p3 <= 
        ap_const_lv15_26DD when (tmp_fu_178_p3(0) = '1') else 
        ap_const_lv15_7497;
        sext_ln101_10_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_1129_p4),17));

        sext_ln101_11_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_fu_1233_p4),17));

        sext_ln101_12_fu_1362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_43_reg_1896),17));

        sext_ln101_13_fu_1441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_47_fu_1431_p4),17));

        sext_ln101_14_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_51_fu_1535_p4),17));

        sext_ln101_15_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_55_fu_1635_p4),17));

        sext_ln101_1_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_306_p4),16));

        sext_ln101_2_fu_626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_12_reg_1815),18));

        sext_ln101_3_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_414_p4),17));

        sext_ln101_4_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_518_p4),17));

        sext_ln101_5_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_reg_1831),17));

        sext_ln101_6_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_fu_723_p4),17));

        sext_ln101_7_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_fu_827_p4),17));

        sext_ln101_8_fu_956_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_reg_1858),17));

        sext_ln101_9_fu_1035_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_fu_1025_p4),17));

        sext_ln101_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_3_fu_268_p3),17));

        sext_ln1333_1_fu_514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_504_p4),17));

        sext_ln1333_fu_1531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_50_fu_1521_p4),18));

        sext_ln1371_1_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_709_p4),18));

        sext_ln1371_2_fu_823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_813_p4),18));

        sext_ln1371_3_fu_953_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_reg_1853),18));

        sext_ln1371_4_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_fu_1011_p4),18));

        sext_ln1371_5_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_34_fu_1115_p4),18));

        sext_ln1371_6_fu_1229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_fu_1219_p4),18));

        sext_ln1371_7_fu_1359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_42_reg_1891),18));

        sext_ln1371_8_fu_1427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_46_fu_1417_p4),18));

        sext_ln1371_9_fu_1685_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_54_reg_1918),18));

        sext_ln1371_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_reg_1826),18));

        sext_ln203_fu_1722_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_58_fu_1712_p4),17));

    sub_ln203_10_fu_1157_p2 <= std_logic_vector(unsigned(select_ln101_27_fu_1099_p3) - unsigned(sext_ln1371_5_fu_1125_p1));
    sub_ln203_11_fu_1261_p2 <= std_logic_vector(unsigned(select_ln101_30_fu_1203_p3) - unsigned(sext_ln1371_6_fu_1229_p1));
    sub_ln203_12_fu_1370_p2 <= std_logic_vector(unsigned(select_ln101_33_reg_1879) - unsigned(sext_ln1371_7_fu_1359_p1));
    sub_ln203_13_fu_1459_p2 <= std_logic_vector(unsigned(select_ln101_36_fu_1403_p3) - unsigned(sext_ln1371_8_fu_1427_p1));
    sub_ln203_14_fu_1563_p2 <= std_logic_vector(unsigned(select_ln101_39_fu_1505_p3) - unsigned(sext_ln1333_fu_1531_p1));
    sub_ln203_15_fu_552_p2 <= std_logic_vector(unsigned(select_ln101_10_fu_496_p3) - unsigned(sext_ln101_4_fu_528_p1));
    sub_ln203_16_fu_1731_p2 <= std_logic_vector(unsigned(select_ln101_44_fu_1698_p3) - unsigned(select_ln1371_fu_1705_p3));
    sub_ln203_17_fu_1786_p2 <= std_logic_vector(unsigned(select_ln101_46_fu_1748_p3) - unsigned(select_ln1371_1_fu_1778_p3));
    sub_ln203_18_fu_654_p2 <= std_logic_vector(unsigned(select_ln101_13_reg_1820) - unsigned(sext_ln101_5_fu_632_p1));
    sub_ln203_19_fu_757_p2 <= std_logic_vector(unsigned(select_ln101_16_fu_701_p3) - unsigned(sext_ln101_6_fu_733_p1));
    sub_ln203_1_fu_340_p2 <= std_logic_vector(unsigned(zext_ln1333_2_fu_288_p1) - unsigned(sext_ln101_1_fu_316_p1));
    sub_ln203_20_fu_861_p2 <= std_logic_vector(unsigned(select_ln101_19_fu_805_p3) - unsigned(sext_ln101_7_fu_837_p1));
    sub_ln203_21_fu_969_p2 <= std_logic_vector(unsigned(select_ln101_22_reg_1847) - unsigned(sext_ln101_8_fu_956_p1));
    sub_ln203_22_fu_1059_p2 <= std_logic_vector(unsigned(select_ln101_25_fu_1004_p3) - unsigned(sext_ln101_9_fu_1035_p1));
    sub_ln203_23_fu_1163_p2 <= std_logic_vector(unsigned(select_ln101_28_fu_1107_p3) - unsigned(sext_ln101_10_fu_1139_p1));
    sub_ln203_24_fu_1267_p2 <= std_logic_vector(unsigned(select_ln101_31_fu_1211_p3) - unsigned(sext_ln101_11_fu_1243_p1));
    sub_ln203_25_fu_1375_p2 <= std_logic_vector(unsigned(select_ln101_34_reg_1885) - unsigned(sext_ln101_12_fu_1362_p1));
    sub_ln203_26_fu_1465_p2 <= std_logic_vector(unsigned(select_ln101_37_fu_1410_p3) - unsigned(sext_ln101_13_fu_1441_p1));
    sub_ln203_27_fu_1569_p2 <= std_logic_vector(unsigned(select_ln101_40_fu_1513_p3) - unsigned(sext_ln101_14_fu_1545_p1));
    sub_ln203_28_fu_1688_p2 <= std_logic_vector(unsigned(select_ln101_42_reg_1912) - unsigned(sext_ln1371_9_fu_1685_p1));
    sub_ln203_29_fu_1663_p2 <= std_logic_vector(unsigned(select_ln101_43_fu_1617_p3) - unsigned(sext_ln101_15_fu_1645_p1));
    sub_ln203_2_fu_442_p2 <= std_logic_vector(unsigned(select_ln101_6_fu_380_p3) - unsigned(zext_ln1333_1_fu_410_p1));
    sub_ln203_30_fu_1737_p2 <= std_logic_vector(unsigned(select_ln101_45_reg_1931) - unsigned(sext_ln203_fu_1722_p1));
    sub_ln203_3_fu_448_p2 <= std_logic_vector(unsigned(zext_ln101_fu_396_p1) - unsigned(sext_ln101_3_fu_424_p1));
    sub_ln203_4_fu_546_p2 <= std_logic_vector(unsigned(select_ln101_9_fu_488_p3) - unsigned(sext_ln1333_1_fu_514_p1));
    sub_ln203_5_fu_648_p2 <= std_logic_vector(signed(sext_ln101_2_fu_626_p1) - signed(sext_ln1371_fu_629_p1));
    sub_ln203_6_fu_751_p2 <= std_logic_vector(unsigned(select_ln101_15_fu_693_p3) - unsigned(sext_ln1371_1_fu_719_p1));
    sub_ln203_7_fu_855_p2 <= std_logic_vector(unsigned(select_ln101_18_fu_797_p3) - unsigned(sext_ln1371_2_fu_823_p1));
    sub_ln203_8_fu_964_p2 <= std_logic_vector(unsigned(select_ln101_21_reg_1841) - unsigned(sext_ln1371_3_fu_953_p1));
    sub_ln203_9_fu_1053_p2 <= std_logic_vector(unsigned(select_ln101_24_fu_997_p3) - unsigned(sext_ln1371_4_fu_1021_p1));
    sub_ln203_fu_334_p2 <= std_logic_vector(signed(sext_ln101_fu_276_p1) - signed(zext_ln1333_fu_302_p1));
    tmp_10_fu_504_p4 <= select_ln101_10_fu_496_p3(16 downto 4);
    tmp_11_fu_518_p4 <= select_ln101_9_fu_488_p3(16 downto 4);
    tmp_12_fu_532_p3 <= add_ln101_6_fu_482_p2(17 downto 17);
    tmp_16_fu_635_p3 <= add_ln101_8_fu_620_p2(17 downto 17);
    tmp_17_fu_665_p3 <= add_ln101_8_fu_620_p2(17 downto 17);
    tmp_18_fu_709_p4 <= select_ln101_16_fu_701_p3(16 downto 6);
    tmp_19_fu_723_p4 <= select_ln101_15_fu_693_p3(17 downto 6);
    tmp_1_fu_200_p3 <= add_ln101_fu_194_p2(17 downto 17);
    tmp_20_fu_737_p3 <= add_ln101_10_fu_687_p2(17 downto 17);
    tmp_21_fu_769_p3 <= add_ln101_10_fu_687_p2(17 downto 17);
    tmp_22_fu_813_p4 <= select_ln101_19_fu_805_p3(16 downto 7);
    tmp_23_fu_827_p4 <= select_ln101_18_fu_797_p3(17 downto 7);
    tmp_24_fu_841_p3 <= add_ln101_12_fu_791_p2(17 downto 17);
    tmp_25_fu_873_p3 <= add_ln101_12_fu_791_p2(17 downto 17);
    tmp_2_fu_240_p3 <= add_ln101_fu_194_p2(17 downto 17);
    tmp_30_fu_1011_p4 <= select_ln101_25_fu_1004_p3(16 downto 9);
    tmp_31_fu_1025_p4 <= select_ln101_24_fu_997_p3(17 downto 9);
    tmp_32_fu_1039_p3 <= add_ln101_16_fu_991_p2(17 downto 17);
    tmp_33_fu_1071_p3 <= add_ln101_16_fu_991_p2(17 downto 17);
    tmp_34_fu_1115_p4 <= select_ln101_28_fu_1107_p3(16 downto 10);
    tmp_35_fu_1129_p4 <= select_ln101_27_fu_1099_p3(17 downto 10);
    tmp_36_fu_1143_p3 <= add_ln101_18_fu_1093_p2(17 downto 17);
    tmp_37_fu_1175_p3 <= add_ln101_18_fu_1093_p2(17 downto 17);
    tmp_38_fu_1219_p4 <= select_ln101_31_fu_1211_p3(16 downto 11);
    tmp_39_fu_1233_p4 <= select_ln101_30_fu_1203_p3(17 downto 11);
    tmp_3_fu_306_p4 <= select_ln101_3_fu_268_p3(15 downto 2);
    tmp_40_fu_1247_p3 <= add_ln101_20_fu_1197_p2(17 downto 17);
    tmp_41_fu_1279_p3 <= add_ln101_20_fu_1197_p2(17 downto 17);
    tmp_46_fu_1417_p4 <= select_ln101_37_fu_1410_p3(16 downto 13);
    tmp_47_fu_1431_p4 <= select_ln101_36_fu_1403_p3(17 downto 13);
    tmp_48_fu_1445_p3 <= add_ln101_24_fu_1397_p2(17 downto 17);
    tmp_49_fu_1477_p3 <= add_ln101_24_fu_1397_p2(17 downto 17);
    tmp_4_fu_320_p3 <= add_ln101_2_fu_262_p2(17 downto 17);
    tmp_50_fu_1521_p4 <= select_ln101_40_fu_1513_p3(16 downto 14);
    tmp_51_fu_1535_p4 <= select_ln101_39_fu_1505_p3(17 downto 14);
    tmp_52_fu_1549_p3 <= add_ln101_26_fu_1499_p2(17 downto 17);
    tmp_53_fu_1581_p3 <= add_ln101_26_fu_1499_p2(17 downto 17);
    tmp_55_fu_1635_p4 <= select_ln101_42_fu_1609_p3(17 downto 15);
    tmp_56_fu_1649_p3 <= add_ln101_28_fu_1603_p2(17 downto 17);
    tmp_58_fu_1712_p4 <= select_ln101_44_fu_1698_p3(17 downto 16);
    tmp_59_fu_1755_p3 <= add_ln203_16_fu_1726_p2(16 downto 16);
    tmp_5_fu_352_p3 <= add_ln101_2_fu_262_p2(17 downto 17);
    tmp_60_fu_1763_p3 <= sub_ln203_30_fu_1737_p2(16 downto 16);
    tmp_6_fu_400_p4 <= select_ln101_7_fu_388_p3(15 downto 3);
    tmp_7_fu_414_p4 <= select_ln101_6_fu_380_p3(16 downto 3);
    tmp_8_fu_428_p3 <= add_ln101_4_fu_374_p2(17 downto 17);
    tmp_9_fu_460_p3 <= add_ln101_4_fu_374_p2(17 downto 17);
    tmp_fu_178_p1 <= z_V_read_int_reg;
    tmp_fu_178_p3 <= tmp_fu_178_p1(16 downto 16);
    z_V_read_cast_fu_174_p0 <= z_V_read_int_reg;
        z_V_read_cast_fu_174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_V_read_cast_fu_174_p0),18));

    zext_ln101_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_7_fu_388_p3),17));
    zext_ln1333_1_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_400_p4),17));
    zext_ln1333_2_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_4_fu_280_p3),16));
    zext_ln1333_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_292_p4),17));
end behav;
