#pragma once

#include "include/AtlasTypes.hpp"
#include "mavis/OpcodeInfo.h"

#include <vector>
#include <algorithm>
#include <iomanip>

namespace atlas
{
    class CoSimObserver;
}

namespace atlas::cosim
{
    /*!
     * \class Event
     *
     * \brief Represents a change to the program state that occurs durring cosimulation.
     *
     * The Event class encapsulates various types of events that can occur during cosimulation like
     * instruction execution, interrupts, injected behaviors and register/memory writes.
     *
     * The Event class supports copy construction and assignment, and it provides friend access
     * to the atlas::CoSimObserver class for detailed observation of events.
     */
    class Event
    {
      public:
        enum class Type
        {
            INSTRUCTION,
            INTERRUPT,
            INJECTED_INSTRUCTION,
            INJECTED_INTERRUPT,
            REGISTER_WRITE,
            MEMORY_WRITE,
            INVALID
        };

        struct RegReadAccess
        {
            RegId reg_id;
            std::vector<uint8_t> value;

            RegReadAccess(RegId id, const std::vector<uint8_t> & val) : reg_id(id), value(val) {}
        };

        struct RegWriteAccess : public RegReadAccess
        {
            std::vector<uint8_t> prev_value;

            RegWriteAccess(RegId id, const std::vector<uint8_t> & val,
                           const std::vector<uint8_t> & prev_val) :
                RegReadAccess(id, val),
                prev_value(prev_val)
            {
            }
        };

        struct MemReadAccess
        {
            MemAccessSource source;
            Addr paddr;
            Addr vaddr;
            size_t size;
            std::vector<uint8_t> value;
        };

        struct MemWriteAccess : public MemReadAccess
        {
            std::vector<uint8_t> prev_value;
        };

        ////////////////////////////////////////////////////////////////////////////////////////////
        //! \name Constructors
        //! @{

        Event(uint64_t euid, Type etype = Type::INVALID) : event_uid_(euid), type_(etype) {}

        Event(const Event & other) : event_uid_(other.event_uid_), type_(other.type_)
        {
            // Copy all members
            hart_id_ = other.hart_id_;
            done_ = other.done_;
            event_ends_sim_ = other.event_ends_sim_;
            is_in_region_of_interest_ = other.is_in_region_of_interest_;
            is_entering_region_of_interest_ = other.is_entering_region_of_interest_;
            is_exiting_region_of_interest_ = other.is_exiting_region_of_interest_;
            arch_id_ = other.arch_id_;
            opcode_ = other.opcode_;
            opcode_size_ = other.opcode_size_;
            inst_type_ = other.inst_type_;
            is_change_of_flow_ = other.is_change_of_flow_;
            curr_pc_ = other.curr_pc_;
            next_pc_ = other.next_pc_;
            alternate_next_pc_ = other.alternate_next_pc_;
            curr_priv_ = other.curr_priv_;
            next_priv_ = other.next_priv_;
            excp_type_ = other.excp_type_;
            excp_code_ = other.excp_code_;
            register_reads_ = other.register_reads_;
            register_writes_ = other.register_writes_;
            memory_reads_ = other.memory_reads_;
            memory_writes_ = other.memory_writes_;
            mavis_opcode_info_ = other.mavis_opcode_info_;
        }

        Event & operator=(const Event & other)
        {
            // Self-assignment check
            if (this == &other)
            {
                return *this;
            }

            // Copy all members
            const_cast<uint64_t &>(event_uid_) = other.event_uid_;
            const_cast<Type &>(type_) = other.type_;
            hart_id_ = other.hart_id_;
            done_ = other.done_;
            event_ends_sim_ = other.event_ends_sim_;
            is_in_region_of_interest_ = other.is_in_region_of_interest_;
            is_entering_region_of_interest_ = other.is_entering_region_of_interest_;
            is_exiting_region_of_interest_ = other.is_exiting_region_of_interest_;
            arch_id_ = other.arch_id_;
            opcode_ = other.opcode_;
            opcode_size_ = other.opcode_size_;
            inst_type_ = other.inst_type_;
            is_change_of_flow_ = other.is_change_of_flow_;
            curr_pc_ = other.curr_pc_;
            next_pc_ = other.next_pc_;
            alternate_next_pc_ = other.alternate_next_pc_;
            curr_priv_ = other.curr_priv_;
            next_priv_ = other.next_priv_;
            excp_type_ = other.excp_type_;
            excp_code_ = other.excp_code_;
            register_reads_ = other.register_reads_;
            register_writes_ = other.register_writes_;
            memory_reads_ = other.memory_reads_;
            memory_writes_ = other.memory_writes_;
            mavis_opcode_info_ = other.mavis_opcode_info_;

            return *this;
        }

        //! @}
        ////////////////////////////////////////////////////////////////////////////////////////////

        ////////////////////////////////////////////////////////////////////////////////////////////
        //! \name Methods
        //! @{

        uint64_t getEuid() const { return event_uid_; }

        Type getEventType() const { return type_; }

        HartId getHartId() const { return hart_id_; }

        bool isDone() const { return done_; }

        bool isLastEvent() const { return event_ends_sim_; }

        bool isEventInRoi() const { return is_in_region_of_interest_; }

        bool isEventEnteringRoi() const { return is_entering_region_of_interest_; }

        bool isEventExitingRoi() const { return is_exiting_region_of_interest_; }

        uint64_t getArchId() const { return arch_id_; }

        Opcode getOpcode() const { return opcode_; }

        OpcodeSize getOpcodeSize() const { return opcode_size_; }

        InstType getInstType() const { return inst_type_; }

        bool isChangeOfFlowEvent() const { return is_change_of_flow_; }

        Addr getPc() const { return curr_pc_; }

        Addr getNextPc() const { return next_pc_; }

        Addr getAltNextPc() const { return alternate_next_pc_; }

        PrivMode getPrivilegeMode() const { return curr_priv_; }

        PrivMode getNextPrivilegeMode() const { return next_priv_; }

        ExcpType getExceptionType() const { return excp_type_; }

        ExcpCode getExceptionCode() const { return excp_code_; }

        const std::vector<RegReadAccess> & getRegisterReads() const { return register_reads_; }

        const std::vector<RegWriteAccess> & getRegisterWrites() const { return register_writes_; }

        const std::vector<MemReadAccess> & getMemoryReads() const { return memory_reads_; }

        const std::vector<MemWriteAccess> & getMemoryWrites() const { return memory_writes_; }

        const std::string getDisassemblyStr() const { return mavis_opcode_info_->dasmString(); }

        //! @}
        ////////////////////////////////////////////////////////////////////////////////////////////

      private:
        ////////////////////////////////////////////////////////////////////////////////////////////
        //! \name
        //! @{

        // Event info
        const uint64_t event_uid_;                            //!< Unique ID of Event
        const Type type_;                                     //!< Type of Event
        HartId hart_id_ = std::numeric_limits<HartId>::max(); //!< Hart ID of Event
        bool done_{false};                                    //!< Is the Event finished executing?
        bool event_ends_sim_{false}; //!< Will committing this Event end simulation?

        // Region of interest
        bool is_in_region_of_interest_{
            true}; //!< True if this Event occurred in the region of interest
        bool is_entering_region_of_interest_{
            false}; //!< True if the next Event will be in the region of interest
        bool is_exiting_region_of_interest_{
            false}; //!< True if the next Event will not be in the region of interest

        // Instruction info
        uint64_t arch_id_ = std::numeric_limits<uint64_t>::max(); //!< Architectural ID of Event
        Opcode opcode_ = std::numeric_limits<Opcode>::max();      //!< Opcode for instruction Events
        OpcodeSize opcode_size_ =
            std::numeric_limits<OpcodeSize>::max(); //!< Opcode size for instruction Events

        // Atlas instruction type
        InstType inst_type_ = InstType::INVALID; //!< Instruction type for instruction Events

        // PC
        bool is_change_of_flow_{false}; //!< True if this Event changed the PC (e.g. taken branches,
                                        //!< system calls, traps)
        Addr curr_pc_ = std::numeric_limits<Addr>::max(); //!< Current PC
        Addr next_pc_ = std::numeric_limits<Addr>::max(); //!< Next PC
        Addr alternate_next_pc_ =
            std::numeric_limits<Addr>::max(); //!< Alternate next PC if Event was not a change of
                                              //!< flow (e.g. branch or trap was not taken)

        // Privilege mode
        PrivMode curr_priv_ = PrivMode::INVALID; //!< Current privilege mode
        PrivMode next_priv_ = PrivMode::INVALID; //!< Next privilege mode

        // Exceptions (traps and interrupts)
        ExcpType excp_type_ = ExcpType::INVALID; //!< The exception type for faulting instructions
                                                 //!< and interrupt Events
        ExcpCode excp_code_ =
            std::numeric_limits<ExcpCode>::max(); //!< The exception code for faulting instruction
                                                  //!< and interrupt Events

        //! @}
        ////////////////////////////////////////////////////////////////////////////////////////////

        ////////////////////////////////////////////////////////////////////////////////////////////
        //! \name Register Accesses
        //! @{

        std::vector<RegReadAccess> register_reads_;   //!< Registers read by this Event
        std::vector<RegWriteAccess> register_writes_; //!< Registers written by this Event

        //! @}
        ////////////////////////////////////////////////////////////////////////////////////////////

        ////////////////////////////////////////////////////////////////////////////////////////////
        //! \name Memory Accesses
        //! @{

        std::vector<MemReadAccess> memory_reads_;   //!< Memory read by this Event
        std::vector<MemWriteAccess> memory_writes_; //!< Memory written by this Event

        //! @}
        ////////////////////////////////////////////////////////////////////////////////////////////

        ////////////////////////////////////////////////////////////////////////////////////////////
        //! \name Mavis Opcode Information
        //! @{

        mavis::OpcodeInfo::PtrType mavis_opcode_info_;

        //! @}
        ////////////////////////////////////////////////////////////////////////////////////////////

        friend class atlas::CoSimObserver;
    };

    inline std::ostream & operator<<(std::ostream & os, const Event::Type & type)
    {
        switch (type)
        {
            case atlas::cosim::Event::Type::INSTRUCTION:
                os << "INSTRUCTION";
                break;
            case atlas::cosim::Event::Type::INTERRUPT:
                os << "INTERRUPT";
                break;
            case atlas::cosim::Event::Type::INJECTED_INSTRUCTION:
                os << "INJECTED_INSTRUCTION";
                break;
            case atlas::cosim::Event::Type::INJECTED_INTERRUPT:
                os << "INJECTED_INTERRUPT";
                break;
            case atlas::cosim::Event::Type::REGISTER_WRITE:
                os << "REGISTER_WRITE";
                break;
            case atlas::cosim::Event::Type::MEMORY_WRITE:
                os << "MEMORY_WRITE";
                break;
            case atlas::cosim::Event::Type::INVALID:
                os << "INVALID";
                break;
            default:
                os << "UNKNOWN";
                break;
        }
        return os;
    }

    inline std::ostream & operator<<(std::ostream & os,
                                     const Event::RegReadAccess & reg_read_access)
    {
        os << reg_read_access.reg_id.reg_name << ": ";
        for (auto it = reg_read_access.value.rbegin(); it != reg_read_access.value.rend(); ++it)
        {
            const uint8_t & val = *it;
            os << std::setw(2) << std::setfill('0') << std::hex << (uint16_t)val;
        }
        os << "";
        return os;
    }

    inline std::ostream & operator<<(std::ostream & os,
                                     const Event::RegWriteAccess & reg_write_access)
    {
        os << reg_write_access.reg_id.reg_name << ": ";
        for (auto it = reg_write_access.value.rbegin(); it != reg_write_access.value.rend(); ++it)
        {
            const uint8_t & val = *it;
            os << std::setw(2) << std::setfill('0') << std::hex << (uint16_t)val;
        }
        os << " [prev: ";
        for (auto it = reg_write_access.prev_value.rbegin();
             it != reg_write_access.prev_value.rend(); ++it)
        {
            const uint8_t & prev_val = *it;
            os << std::setw(2) << std::setfill('0') << std::hex << (uint16_t)prev_val;
        }
        os << "]";
        return os;
    }

    inline std::ostream & operator<<(std::ostream & os,
                                     const std::vector<Event::RegReadAccess> & reg_read_accesses)
    {
        if (!reg_read_accesses.empty())
        {
            os << "Register Reads:" << std::endl;
            for (const auto & reg_read_access : reg_read_accesses)
            {
                os << " " << reg_read_access << "\n";
            }
        }
        return os;
    }

    inline std::ostream & operator<<(std::ostream & os,
                                     const std::vector<Event::RegWriteAccess> & reg_write_accesses)
    {
        if (!reg_write_accesses.empty())
        {
            os << "Register Writes:" << std::endl;
            for (const auto & reg_write_access : reg_write_accesses)
            {
                os << " " << reg_write_access << "\n";
            }
        }
        return os;
    }

    inline std::ostream & operator<<(std::ostream & os, const Event & event)
    {
        os << "euid: " << std::dec << event.getEuid() << " PC: " << std::setw(16)
           << std::setfill('0') << std::hex << event.getPc() << " " << event.getDisassemblyStr()
           << " (" << std::setw(8) << std::setfill('0') << std::hex << event.getOpcode() << ")"
           << "\n";
        return os;
    }

    inline std::ostream & operator<<(std::ostream & os, const Event* event)
    {
        if (event)
        {
            os << *event;
        }
        else
        {
            os << "null";
        }
        return os;
    }
} // namespace atlas::cosim
