// Seed: 3002516680
module module_0 ();
  assign id_1[1] = id_1;
  assign module_2.type_9 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input supply1 id_2
);
  wire id_4, id_5, id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1
);
  wire id_3;
  wire id_4;
  assign id_3 = id_4;
  wire id_5, id_6;
  assign id_4 = id_3;
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  int id_5;
  initial begin : LABEL_0
    id_4[1 : 1==1] = id_2;
    if (id_5#(1)) id_3 = id_5 << id_1[1 : 1];
  end
  module_0 modCall_1 ();
endmodule
