Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 21 01:45:23 2022
| Host         : BrooksRig running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NARNet_SmallCache_control_sets_placed.rpt
| Design       : NARNet_SmallCache
| Device       : xc7s50
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             124 |           59 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             149 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+-------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+-------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | out_ready1_out            |                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | l1_ind[5]_i_1_n_0         |                   |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | l1_ind[5]_i_1_n_0         | l1_ind[0]_i_1_n_0 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | w_ind                     |                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                           |                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | xdts                      |                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | tap                       |                   |                3 |              6 |         2.00 |
| ~clk_IBUF_BUFG |                           |                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | acc_res                   |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | param_cache[4][7]_i_1_n_0 |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | param_cache[1][7]_i_1_n_0 |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | param_cache[2][7]_i_1_n_0 |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | param_cache[0][7]_i_1_n_0 |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | param_cache[3][7]_i_1_n_0 |                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | x_in_reg                  |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | xdl                       | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | xdl[13][7]_i_1_n_0        | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | xdl[14][7]_i_1_n_0        | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | xdl[4][7]_i_1_n_0         | rst_IBUF          |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | xdl[3][7]_i_1_n_0         | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | xdl[15][7]_i_1_n_0        | rst_IBUF          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | xdl[8][7]_i_1_n_0         | rst_IBUF          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | xdl[1][7]_i_1_n_0         | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | xdl[9][7]_i_1_n_0         | rst_IBUF          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | xdl[16][7]_i_1_n_0        | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | xdl[2][7]_i_1_n_0         | rst_IBUF          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | xdl[6][7]_i_1_n_0         | rst_IBUF          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | xdl[5][7]_i_1_n_0         | rst_IBUF          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | xdl[7][7]_i_1_n_0         | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | y_out_reg[7]_i_1_n_0      |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | xdl[11][7]_i_1_n_0        | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | xdl[10][7]_i_1_n_0        | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | xdl[12][7]_i_1_n_0        | rst_IBUF          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | ts                        | rst_IBUF          |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | p_0_in__0                 |                   |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | n_reg1[7]_i_1_n_0         |                   |               27 |             40 |         1.48 |
+----------------+---------------------------+-------------------+------------------+----------------+--------------+


