ARM GAS  /tmp/ccPtMThy.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"gpio.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	2
  20              		.global	MX_GPIO_Init
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB63:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   ** This notice applies to any and all portions of this file
   8:Core/Src/gpio.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Core/Src/gpio.c ****   * USER CODE END. Other portions of this file, whether 
  10:Core/Src/gpio.c ****   * inserted by the user or by software development tools
  11:Core/Src/gpio.c ****   * are owned by their respective copyright owners.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Core/Src/gpio.c ****   *
  15:Core/Src/gpio.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Core/Src/gpio.c ****   * are permitted provided that the following conditions are met:
  17:Core/Src/gpio.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Core/Src/gpio.c ****   *      this list of conditions and the following disclaimer.
  19:Core/Src/gpio.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Core/Src/gpio.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Core/Src/gpio.c ****   *      and/or other materials provided with the distribution.
  22:Core/Src/gpio.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Core/Src/gpio.c ****   *      may be used to endorse or promote products derived from this software
  24:Core/Src/gpio.c ****   *      without specific prior written permission.
  25:Core/Src/gpio.c ****   *
  26:Core/Src/gpio.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Core/Src/gpio.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Core/Src/gpio.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Core/Src/gpio.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Core/Src/gpio.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Core/Src/gpio.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Core/Src/gpio.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/ccPtMThy.s 			page 2


  33:Core/Src/gpio.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Core/Src/gpio.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Core/Src/gpio.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Core/Src/gpio.c ****   *
  37:Core/Src/gpio.c ****   ******************************************************************************
  38:Core/Src/gpio.c ****   */
  39:Core/Src/gpio.c **** 
  40:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  41:Core/Src/gpio.c **** #include "gpio.h"
  42:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  43:Core/Src/gpio.c **** 
  44:Core/Src/gpio.c **** /* USER CODE END 0 */
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  47:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  48:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  49:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  50:Core/Src/gpio.c **** 
  51:Core/Src/gpio.c **** /* USER CODE END 1 */
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c **** /** Configure pins as 
  54:Core/Src/gpio.c ****         * Analog 
  55:Core/Src/gpio.c ****         * Input 
  56:Core/Src/gpio.c ****         * Output
  57:Core/Src/gpio.c ****         * EVENT_OUT
  58:Core/Src/gpio.c ****         * EXTI
  59:Core/Src/gpio.c ****         * Free pins are configured automatically as Analog (this feature is enabled through 
  60:Core/Src/gpio.c ****         * the Code Generation settings)
  61:Core/Src/gpio.c **** */
  62:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  63:Core/Src/gpio.c **** {
  27              		.loc 1 63 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 8BB0     		sub	sp, sp, #44
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 72
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 65 0
  45 0006 0024     		movs	r4, #0
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
  50              	.LBB2:
ARM GAS  /tmp/ccPtMThy.s 			page 3


  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  68:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  51              		.loc 1 68 0
  52 0010 454B     		ldr	r3, .L3
  53 0012 9A69     		ldr	r2, [r3, #24]
  54 0014 42F04002 		orr	r2, r2, #64
  55 0018 9A61     		str	r2, [r3, #24]
  56 001a 9A69     		ldr	r2, [r3, #24]
  57 001c 02F04002 		and	r2, r2, #64
  58 0020 0192     		str	r2, [sp, #4]
  59 0022 019A     		ldr	r2, [sp, #4]
  60              	.LBE2:
  61              	.LBB3:
  69:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  62              		.loc 1 69 0
  63 0024 9A69     		ldr	r2, [r3, #24]
  64 0026 42F01002 		orr	r2, r2, #16
  65 002a 9A61     		str	r2, [r3, #24]
  66 002c 9A69     		ldr	r2, [r3, #24]
  67 002e 02F01002 		and	r2, r2, #16
  68 0032 0292     		str	r2, [sp, #8]
  69 0034 029A     		ldr	r2, [sp, #8]
  70              	.LBE3:
  71              	.LBB4:
  70:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  72              		.loc 1 70 0
  73 0036 9A69     		ldr	r2, [r3, #24]
  74 0038 42F00402 		orr	r2, r2, #4
  75 003c 9A61     		str	r2, [r3, #24]
  76 003e 9A69     		ldr	r2, [r3, #24]
  77 0040 02F00402 		and	r2, r2, #4
  78 0044 0392     		str	r2, [sp, #12]
  79 0046 039A     		ldr	r2, [sp, #12]
  80              	.LBE4:
  81              	.LBB5:
  71:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  82              		.loc 1 71 0
  83 0048 9A69     		ldr	r2, [r3, #24]
  84 004a 42F00802 		orr	r2, r2, #8
  85 004e 9A61     		str	r2, [r3, #24]
  86 0050 9A69     		ldr	r2, [r3, #24]
  87 0052 02F00802 		and	r2, r2, #8
  88 0056 0492     		str	r2, [sp, #16]
  89 0058 049A     		ldr	r2, [sp, #16]
  90              	.LBE5:
  91              	.LBB6:
  72:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  92              		.loc 1 72 0
  93 005a 9A69     		ldr	r2, [r3, #24]
  94 005c 42F02002 		orr	r2, r2, #32
  95 0060 9A61     		str	r2, [r3, #24]
  96 0062 9B69     		ldr	r3, [r3, #24]
  97 0064 03F02003 		and	r3, r3, #32
  98 0068 0593     		str	r3, [sp, #20]
  99 006a 059B     		ldr	r3, [sp, #20]
 100              	.LBE6:
ARM GAS  /tmp/ccPtMThy.s 			page 4


  73:Core/Src/gpio.c **** 
  74:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  75:Core/Src/gpio.c ****   HAL_GPIO_WritePin(Light_PWM_GPIO_Port, Light_PWM_Pin, GPIO_PIN_RESET);
 101              		.loc 1 75 0
 102 006c DFF8C890 		ldr	r9, .L3+16
 103 0070 4846     		mov	r0, r9
 104 0072 4FF40051 		mov	r1, #8192
 105 0076 2246     		mov	r2, r4
 106 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 107              	.LVL0:
  76:Core/Src/gpio.c **** 
  77:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  78:Core/Src/gpio.c ****   HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 108              		.loc 1 78 0
 109 007c DFF8BC80 		ldr	r8, .L3+20
 110 0080 4046     		mov	r0, r8
 111 0082 2021     		movs	r1, #32
 112 0084 2246     		mov	r2, r4
 113 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 114              	.LVL1:
  79:Core/Src/gpio.c **** 
  80:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  81:Core/Src/gpio.c ****   HAL_GPIO_WritePin(Lcd_RST_GPIO_Port, Lcd_RST_Pin, GPIO_PIN_RESET);
 115              		.loc 1 81 0
 116 008a 284E     		ldr	r6, .L3+4
 117 008c 3046     		mov	r0, r6
 118 008e 0221     		movs	r1, #2
 119 0090 2246     		mov	r2, r4
 120 0092 FFF7FEFF 		bl	HAL_GPIO_WritePin
 121              	.LVL2:
  82:Core/Src/gpio.c **** 
  83:Core/Src/gpio.c ****   /*Configure GPIO pins : PE2 PE3 PE4 PE5 
  84:Core/Src/gpio.c ****                            PE6 PE0 */
  85:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 122              		.loc 1 85 0
 123 0096 7D23     		movs	r3, #125
 124 0098 0693     		str	r3, [sp, #24]
  86:Core/Src/gpio.c ****                           |GPIO_PIN_6|GPIO_PIN_0;
  87:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 125              		.loc 1 87 0
 126 009a 0325     		movs	r5, #3
 127 009c 0795     		str	r5, [sp, #28]
  88:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 128              		.loc 1 88 0
 129 009e 3046     		mov	r0, r6
 130 00a0 06A9     		add	r1, sp, #24
 131 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 132              	.LVL3:
  89:Core/Src/gpio.c **** 
  90:Core/Src/gpio.c ****   /*Configure GPIO pins : PC13 PC0 PC1 PC2 
  91:Core/Src/gpio.c ****                            PC3 PC4 PC5 PC6 
  92:Core/Src/gpio.c ****                            PC7 PC8 PC9 PC10 
  93:Core/Src/gpio.c ****                            PC11 PC12 */
  94:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 133              		.loc 1 94 0
 134 00a6 43F6FF73 		movw	r3, #16383
 135 00aa 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccPtMThy.s 			page 5


  95:Core/Src/gpio.c ****                           |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
  96:Core/Src/gpio.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
  97:Core/Src/gpio.c ****                           |GPIO_PIN_11|GPIO_PIN_12;
  98:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 136              		.loc 1 98 0
 137 00ac 0795     		str	r5, [sp, #28]
  99:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 138              		.loc 1 99 0
 139 00ae 2048     		ldr	r0, .L3+8
 140 00b0 06A9     		add	r1, sp, #24
 141 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 142              	.LVL4:
 100:Core/Src/gpio.c **** 
 101:Core/Src/gpio.c ****   /*Configure GPIO pins : PA0 PA1 PA2 PA3 
 102:Core/Src/gpio.c ****                            PA4 PA5 PA6 PA7 
 103:Core/Src/gpio.c ****                            PA8 PA11 PA12 PA13 
 104:Core/Src/gpio.c ****                            PA14 PA15 */
 105:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 143              		.loc 1 105 0
 144 00b6 4FF6FF13 		movw	r3, #63999
 145 00ba 0693     		str	r3, [sp, #24]
 106:Core/Src/gpio.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
 107:Core/Src/gpio.c ****                           |GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 108:Core/Src/gpio.c ****                           |GPIO_PIN_14|GPIO_PIN_15;
 109:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 146              		.loc 1 109 0
 147 00bc 0795     		str	r5, [sp, #28]
 110:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 148              		.loc 1 110 0
 149 00be 1D48     		ldr	r0, .L3+12
 150 00c0 06A9     		add	r1, sp, #24
 151 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 152              	.LVL5:
 111:Core/Src/gpio.c **** 
 112:Core/Src/gpio.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB10 
 113:Core/Src/gpio.c ****                            PB11 PB12 PB13 PB14 
 114:Core/Src/gpio.c ****                            PB15 PB3 PB4 PB6 
 115:Core/Src/gpio.c ****                            PB7 PB8 PB9 */
 116:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 153              		.loc 1 116 0
 154 00c6 4FF6DF73 		movw	r3, #65503
 155 00ca 0693     		str	r3, [sp, #24]
 117:Core/Src/gpio.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 118:Core/Src/gpio.c ****                           |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6 
 119:Core/Src/gpio.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 120:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 156              		.loc 1 120 0
 157 00cc 0795     		str	r5, [sp, #28]
 121:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 158              		.loc 1 121 0
 159 00ce 4046     		mov	r0, r8
 160 00d0 06A9     		add	r1, sp, #24
 161 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL6:
 122:Core/Src/gpio.c **** 
 123:Core/Src/gpio.c ****   /*Configure GPIO pins : PD12 PD2 PD3 PD6 */
 124:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6;
ARM GAS  /tmp/ccPtMThy.s 			page 6


 163              		.loc 1 124 0
 164 00d6 41F24C03 		movw	r3, #4172
 165 00da 0693     		str	r3, [sp, #24]
 125:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 166              		.loc 1 125 0
 167 00dc 0795     		str	r5, [sp, #28]
 126:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 168              		.loc 1 126 0
 169 00de 4846     		mov	r0, r9
 170 00e0 06A9     		add	r1, sp, #24
 171 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 172              	.LVL7:
 127:Core/Src/gpio.c **** 
 128:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 129:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = Light_PWM_Pin;
 173              		.loc 1 129 0
 174 00e6 4FF40053 		mov	r3, #8192
 175 00ea 0693     		str	r3, [sp, #24]
 130:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 176              		.loc 1 130 0
 177 00ec 0127     		movs	r7, #1
 178 00ee 0797     		str	r7, [sp, #28]
 131:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 131 0
 180 00f0 0894     		str	r4, [sp, #32]
 132:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 181              		.loc 1 132 0
 182 00f2 0995     		str	r5, [sp, #36]
 133:Core/Src/gpio.c ****   HAL_GPIO_Init(Light_PWM_GPIO_Port, &GPIO_InitStruct);
 183              		.loc 1 133 0
 184 00f4 4846     		mov	r0, r9
 185 00f6 06A9     		add	r1, sp, #24
 186 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 187              	.LVL8:
 134:Core/Src/gpio.c **** 
 135:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 136:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = Led_Pin;
 188              		.loc 1 136 0
 189 00fc 2023     		movs	r3, #32
 190 00fe 0693     		str	r3, [sp, #24]
 137:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 191              		.loc 1 137 0
 192 0100 0797     		str	r7, [sp, #28]
 138:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 138 0
 194 0102 0894     		str	r4, [sp, #32]
 139:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 195              		.loc 1 139 0
 196 0104 0225     		movs	r5, #2
 197 0106 0995     		str	r5, [sp, #36]
 140:Core/Src/gpio.c ****   HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 198              		.loc 1 140 0
 199 0108 4046     		mov	r0, r8
 200 010a 06A9     		add	r1, sp, #24
 201 010c FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL9:
 141:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccPtMThy.s 			page 7


 142:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 143:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = Lcd_RST_Pin;
 203              		.loc 1 143 0
 204 0110 0695     		str	r5, [sp, #24]
 144:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 205              		.loc 1 144 0
 206 0112 0797     		str	r7, [sp, #28]
 145:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 145 0
 208 0114 0894     		str	r4, [sp, #32]
 146:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 209              		.loc 1 146 0
 210 0116 0995     		str	r5, [sp, #36]
 147:Core/Src/gpio.c ****   HAL_GPIO_Init(Lcd_RST_GPIO_Port, &GPIO_InitStruct);
 211              		.loc 1 147 0
 212 0118 3046     		mov	r0, r6
 213 011a 06A9     		add	r1, sp, #24
 214 011c FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL10:
 148:Core/Src/gpio.c **** 
 149:Core/Src/gpio.c **** }
 216              		.loc 1 149 0
 217 0120 0BB0     		add	sp, sp, #44
 218              	.LCFI2:
 219              		.cfi_def_cfa_offset 28
 220              		@ sp needed
 221 0122 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 222              	.L4:
 223 0126 00BF     		.align	2
 224              	.L3:
 225 0128 00100240 		.word	1073876992
 226 012c 00180140 		.word	1073813504
 227 0130 00100140 		.word	1073811456
 228 0134 00080140 		.word	1073809408
 229 0138 00140140 		.word	1073812480
 230 013c 000C0140 		.word	1073810432
 231              		.cfi_endproc
 232              	.LFE63:
 234              		.text
 235              	.Letext0:
 236              		.file 2 "/opt/gcc-arm-none-eabi-4_9-2015q3/arm-none-eabi/include/machine/_default_types.h"
 237              		.file 3 "/opt/gcc-arm-none-eabi-4_9-2015q3/arm-none-eabi/include/sys/_stdint.h"
 238              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 239              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 240              		.file 6 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /tmp/ccPtMThy.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccPtMThy.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccPtMThy.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccPtMThy.s:225    .text.MX_GPIO_Init:00000128 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
