<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 232.500 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;benchmarks/jianyicheng/gemver/src/gemver.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.37 seconds; current allocated memory: 234.402 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 392 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 305 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 254 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 231 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 222 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 222 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 222 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 222 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 222 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 227 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 222 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 222 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 222 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 222 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 222 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 276 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/gemver/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;gemver(float*, float*, float*, float*, float*, float*, float*, float*, float*)&apos; into &apos;main&apos; (benchmarks/jianyicheng/gemver/src/gemver.cpp:45:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_67_2&gt; at benchmarks/jianyicheng/gemver/src/gemver.cpp:67:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_77_4&gt; at benchmarks/jianyicheng/gemver/src/gemver.cpp:77:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_85_6&gt; at benchmarks/jianyicheng/gemver/src/gemver.cpp:85:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_95_8&gt; at benchmarks/jianyicheng/gemver/src/gemver.cpp:95:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_2&gt; at benchmarks/jianyicheng/gemver/src/gemver.cpp:18:5" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_3&gt; at benchmarks/jianyicheng/gemver/src/gemver.cpp:27:5" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_4&gt; at benchmarks/jianyicheng/gemver/src/gemver.cpp:38:5" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_105_9&gt; at benchmarks/jianyicheng/gemver/src/gemver.cpp:105:21" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 1.75 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.84 seconds; current allocated memory: 235.750 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.750 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 236.496 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 259.062 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_56_1&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:56:20) and &apos;VITIS_LOOP_67_2&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:67:22) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_76_3&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:76:22) and &apos;VITIS_LOOP_77_4&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:77:24) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_82_5&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:82:22) and &apos;VITIS_LOOP_85_6&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:85:24) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_93_7&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:93:22) and &apos;VITIS_LOOP_95_8&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:95:24) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_14_1&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:14:20) and &apos;loop_2&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:18:5) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_23_2&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:23:20) and &apos;loop_3&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:27:5) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_35_3&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:35:20) and &apos;loop_4&apos;(benchmarks/jianyicheng/gemver/src/gemver.cpp:38:5) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_56_1&apos; (benchmarks/jianyicheng/gemver/src/gemver.cpp:56:20) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_76_3&apos; (benchmarks/jianyicheng/gemver/src/gemver.cpp:76:22) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_82_5&apos; (benchmarks/jianyicheng/gemver/src/gemver.cpp:82:22) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_93_7&apos; (benchmarks/jianyicheng/gemver/src/gemver.cpp:93:22) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_14_1&apos; (benchmarks/jianyicheng/gemver/src/gemver.cpp:14:20) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_23_2&apos; (benchmarks/jianyicheng/gemver/src/gemver.cpp:23:20) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_35_3&apos; (benchmarks/jianyicheng/gemver/src/gemver.cpp:35:20) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 328.117 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;main&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_56_1_VITIS_LOOP_67_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2&apos; (loop &apos;VITIS_LOOP_56_1_VITIS_LOOP_67_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 9 bit (&apos;add_ln67&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:67) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln67&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:67)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop &apos;VITIS_LOOP_56_1_VITIS_LOOP_67_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 330.211 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 330.211 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_76_3_VITIS_LOOP_77_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4&apos; (loop &apos;VITIS_LOOP_76_3_VITIS_LOOP_77_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 9 bit (&apos;add_ln77&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:77) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln77&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:77)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 35, loop &apos;VITIS_LOOP_76_3_VITIS_LOOP_77_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 330.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 330.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos; (loop &apos;VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 9 bit (&apos;add_ln85&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:85) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln85&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:85)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos; (loop &apos;VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:86 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 and &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos; (loop &apos;VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:86 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 and &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos; (loop &apos;VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:86 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 and &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos; (loop &apos;VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:86 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 and &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos; (loop &apos;VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:86 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 and &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos; (loop &apos;VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:86 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 and &apos;store&apos; operation 0 bit (&apos;tmp_2_write_ln83&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:83." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 42, loop &apos;VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 331.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 331.406 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos; (loop &apos;VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 9 bit (&apos;add_ln95&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:95) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln95&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:95)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos; (loop &apos;VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:96 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos; (loop &apos;VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:96 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos; (loop &apos;VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:96 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos; (loop &apos;VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:96 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos; (loop &apos;VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:96 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos; (loop &apos;VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:96 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln94&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:94." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 31, loop &apos;VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.389 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln95&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:95) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:95 [13]  (1.588 ns)
	&apos;load&apos; operation 9 bit (&apos;j_load&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:95) on local variable &apos;j&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:95 [22]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln95&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:95) [28]  (1.823 ns)
	&apos;or&apos; operation 1 bit (&apos;or_ln93&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:93) [29]  (0.978 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 332.156 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 332.156 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_14_1_loop_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_14_1_loop_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_14_1_loop_2&apos; (loop &apos;VITIS_LOOP_14_1_loop_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 9 bit (&apos;add_ln18&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:18-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln18&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:18-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 35, loop &apos;VITIS_LOOP_14_1_loop_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 332.715 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 332.715 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_23_2_loop_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_23_2_loop_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_23_2_loop_3&apos; (loop &apos;VITIS_LOOP_23_2_loop_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 9 bit (&apos;add_ln27&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:27-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln27&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:27-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_23_2_loop_3&apos; (loop &apos;VITIS_LOOP_23_2_loop_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:28-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_23_2_loop_3&apos; (loop &apos;VITIS_LOOP_23_2_loop_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:28-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_23_2_loop_3&apos; (loop &apos;VITIS_LOOP_23_2_loop_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:28-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_23_2_loop_3&apos; (loop &apos;VITIS_LOOP_23_2_loop_3&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:28-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_23_2_loop_3&apos; (loop &apos;VITIS_LOOP_23_2_loop_3&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:28-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_23_2_loop_3&apos; (loop &apos;VITIS_LOOP_23_2_loop_3&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:28-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln24&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:24-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 42, loop &apos;VITIS_LOOP_23_2_loop_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 333.609 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 333.609 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_35_3_loop_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos; (loop &apos;VITIS_LOOP_35_3_loop_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 9 bit (&apos;add_ln38&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:38-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln38&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:38-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos; (loop &apos;VITIS_LOOP_35_3_loop_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:39-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos; (loop &apos;VITIS_LOOP_35_3_loop_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:39-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos; (loop &apos;VITIS_LOOP_35_3_loop_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:39-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos; (loop &apos;VITIS_LOOP_35_3_loop_4&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:39-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos; (loop &apos;VITIS_LOOP_35_3_loop_4&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:39-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos; (loop &apos;VITIS_LOOP_35_3_loop_4&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:39-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 and &apos;store&apos; operation 0 bit (&apos;tmp_write_ln36&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable &apos;tmp&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:36-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 31, loop &apos;VITIS_LOOP_35_3_loop_4&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.389 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln38&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:38-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:38-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 [13]  (1.588 ns)
	&apos;load&apos; operation 9 bit (&apos;j_load&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:38-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) on local variable &apos;j&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:38-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102 [22]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln38&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:38-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [28]  (1.823 ns)
	&apos;or&apos; operation 1 bit (&apos;or_ln34&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:34-&gt;benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [29]  (0.978 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 334.484 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 334.484 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_105_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_105_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_105_9&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.999 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_105_9&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln105&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:105) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:105 [6]  (1.588 ns)
	&apos;load&apos; operation 9 bit (&apos;j&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:105) on local variable &apos;j&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:105 [10]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln105&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:105) [11]  (1.823 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln105&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:105) of variable &apos;add_ln105&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:105 on local variable &apos;j&apos;, benchmarks/jianyicheng/gemver/src/gemver.cpp:105 [41]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 334.867 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 334.867 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 335.059 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 335.059 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2&apos; pipeline &apos;VITIS_LOOP_56_1_VITIS_LOOP_67_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 335.105 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4&apos; pipeline &apos;VITIS_LOOP_76_3_VITIS_LOOP_77_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 337.102 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos; pipeline &apos;VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 339.188 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos; pipeline &apos;VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 341.273 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_14_1_loop_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_14_1_loop_2&apos; pipeline &apos;VITIS_LOOP_14_1_loop_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_14_1_loop_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 343.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_23_2_loop_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_23_2_loop_3&apos; pipeline &apos;VITIS_LOOP_23_2_loop_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_23_2_loop_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 345.418 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos; pipeline &apos;VITIS_LOOP_35_3_loop_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_35_3_loop_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.527 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_105_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_105_9&apos; pipeline &apos;VITIS_LOOP_105_9&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_105_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;main&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_A_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_u1_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 351.660 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 354.871 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 358.453 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 200.04 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 3.39 seconds. CPU system time: 0.63 seconds. Elapsed time: 8.84 seconds; current allocated memory: 126.703 MB." resolution=""/>
</Messages>
