// Seed: 1902366706
module module_0;
  logic id_1 = (1);
endmodule
module module_1 (
    input wire id_0,
    input tri  id_1,
    input tri1 id_2
);
  logic id_4 = (-1 || id_2);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output uwire id_0,
    output supply0 id_1,
    input wand id_2
);
  always @(id_2 or negedge id_2) begin : LABEL_0
    if (1 && 1) assert (id_2 || id_2);
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    output tri0 id_0,
    output wand id_1
);
  logic [-1 : -1] id_3;
  wire id_4;
  logic id_5;
  module_0 modCall_1 ();
endmodule
