From 047b1a619c7e1519399cc8dc5c6132631fbf10db Mon Sep 17 00:00:00 2001
From: Michal Simek <michal.simek@xilinx.com>
Date: Wed, 22 Feb 2017 08:44:24 +0100
Subject: [PATCH 1353/1566] arm64: zynqmp: Add pinctrl support for spi on
 zcu100 revB

commit  a3d8f354e2773bf342b756005721479ea84ed317 from
https://github.com/Xilinx/linux-xlnx.git

Wire both spi interfaces with pinmuxing.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts |   54 +++++++++++++++++++++
 1 files changed, 54 insertions(+), 0 deletions(-)

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
index 9eb7edd..b0a58a1 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
@@ -447,6 +447,56 @@
 			bias-disable;
 		};
 	};
+
+	pinctrl_spi0_default: spi0-default {
+		mux {
+			groups = "spi0_3_grp";
+			function = "spi0";
+		};
+
+		conf {
+			groups = "spi0_3_grp";
+			bias-disable;
+			slew-rate = <SLEW_RATE_SLOW>;
+			io-standard = <IO_STANDARD_LVCMOS33>;
+		};
+
+		mux-cs {
+			groups = "spi0_3_ss0_grp";
+			function = "spi0_ss";
+		};
+
+		conf-cs {
+			groups = "spi0_3_ss0_grp";
+			bias-disable;
+		};
+
+	};
+
+	pinctrl_spi1_default: spi1-default {
+		mux {
+			groups = "spi1_0_grp";
+			function = "spi1";
+		};
+
+		conf {
+			groups = "spi1_0_grp";
+			bias-disable;
+			slew-rate = <SLEW_RATE_SLOW>;
+			io-standard = <IO_STANDARD_LVCMOS33>;
+		};
+
+		mux-cs {
+			groups = "spi1_0_ss0_grp";
+			function = "spi1_ss";
+		};
+
+		conf-cs {
+			groups = "spi1_0_ss0_grp";
+			bias-disable;
+		};
+
+	};
 };
 
 &rtc {
@@ -492,10 +542,14 @@
 
 &spi0 { /* Low Speed connector */
 	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_spi0_default>;
 };
 
 &spi1 { /* High Speed connector */
 	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_spi1_default>;
 };
 
 &uart0 {
-- 
1.7.5.4

