{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@181:191@HdlIdDef", "wire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\nwire dest_mem_data_ready;\n\n`include \"inc_id.vh\"\n\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@176:186", "wire dest_beat;\nwire dest_last_beat;\nwire dest_last;\nwire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@182:192", "wire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\nwire dest_mem_data_ready;\n\n`include \"inc_id.vh\"\n\ngenerate if (ID_WIDTH >= 3) begin\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@179:189", "wire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\nwire dest_mem_data_ready;\n\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@183:193", "wire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\nwire dest_mem_data_ready;\n\n`include \"inc_id.vh\"\n\ngenerate if (ID_WIDTH >= 3) begin\n  assign src_id_reduced = {src_id_reduced_msb,src_id[ID_WIDTH-3:0]};\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@178:188", "wire dest_last;\nwire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\nwire dest_mem_data_ready;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@177:187", "wire dest_last_beat;\nwire dest_last;\nwire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@175:185", "\nwire dest_beat;\nwire dest_last_beat;\nwire dest_last;\nwire [ID_WIDTH-1:0] dest_src_id;\nwire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@180:190", "wire [ADDRESS_WIDTH_DEST-1:0] dest_raddr;\nwire [ID_WIDTH-2:0] dest_id_reduced_next;\nwire [ID_WIDTH-1:0] dest_id_next_inc;\nwire [ID_WIDTH-2:0] dest_id_reduced;\nwire dest_burst_valid;\nwire dest_burst_ready;\nwire dest_ready;\nwire [DATA_WIDTH_MEM_DEST-1:0] dest_mem_data;\nwire dest_mem_data_ready;\n\n`include \"inc_id.vh\"\n"]], "Diff Content": {"Delete": [[186, "wire dest_ready;\n"]], "Add": []}}