#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x585a88d2cf60 .scope module, "expTB" "expTB" 2 4;
 .timescale -9 -9;
v0x585a88d73770_0 .var "clk", 0 0;
v0x585a88d73830_0 .net "done", 0 0, v0x585a88d19760_0;  1 drivers
v0x585a88d73940_0 .net "rBus", 17 0, L_0x585a88d14b10;  1 drivers
v0x585a88d73a30_0 .var "rst", 0 0;
v0x585a88d73ad0_0 .var "start", 0 0;
v0x585a88d73c10_0 .var "xBus", 15 0;
S_0x585a88d2d0f0 .scope module, "exp" "expTop" 2 12, 3 2 0, S_0x585a88d2cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "xBus";
    .port_info 4 /OUTPUT 18 "rBus";
    .port_info 5 /OUTPUT 1 "done";
v0x585a88d72c80_0 .net "clk", 0 0, v0x585a88d73770_0;  1 drivers
v0x585a88d72d40_0 .net "cnt8", 0 0, L_0x585a88d84c40;  1 drivers
v0x585a88d72e50_0 .net "cntUp", 0 0, v0x585a88d19660_0;  1 drivers
v0x585a88d72ef0_0 .net "done", 0 0, v0x585a88d19760_0;  alias, 1 drivers
v0x585a88d72f90_0 .net "init0", 0 0, v0x585a88d14cb0_0;  1 drivers
v0x585a88d73080_0 .net "initE1", 0 0, v0x585a88d14db0_0;  1 drivers
v0x585a88d73120_0 .net "initT1", 0 0, v0x585a88d6dc10_0;  1 drivers
v0x585a88d731c0_0 .net "ldE", 0 0, v0x585a88d6dcd0_0;  1 drivers
v0x585a88d73260_0 .net "ldT", 0 0, v0x585a88d6dd90_0;  1 drivers
v0x585a88d73300_0 .net "ldX", 0 0, v0x585a88d6de50_0;  1 drivers
v0x585a88d733a0_0 .net "rBus", 17 0, L_0x585a88d14b10;  alias, 1 drivers
v0x585a88d73440_0 .net "rst", 0 0, v0x585a88d73a30_0;  1 drivers
v0x585a88d734e0_0 .net "selXR", 0 0, v0x585a88d6e190_0;  1 drivers
v0x585a88d73580_0 .net "start", 0 0, v0x585a88d73ad0_0;  1 drivers
v0x585a88d73620_0 .net "xBus", 15 0, v0x585a88d73c10_0;  1 drivers
S_0x585a88d26820 .scope module, "cp" "expCU" 3 10, 4 2 0, S_0x585a88d2d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "cnt8";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 1 "ldX";
    .port_info 6 /OUTPUT 1 "initT1";
    .port_info 7 /OUTPUT 1 "initE1";
    .port_info 8 /OUTPUT 1 "ldT";
    .port_info 9 /OUTPUT 1 "ldE";
    .port_info 10 /OUTPUT 1 "init0";
    .port_info 11 /OUTPUT 1 "cntUp";
    .port_info 12 /OUTPUT 1 "selXR";
P_0x585a88d26a00 .param/l "ADD" 0 4 7, +C4<00000000000000000000000000000101>;
P_0x585a88d26a40 .param/l "GETINPUT" 0 4 7, +C4<00000000000000000000000000000010>;
P_0x585a88d26a80 .param/l "IDLE" 0 4 7, +C4<00000000000000000000000000000000>;
P_0x585a88d26ac0 .param/l "MULT1" 0 4 7, +C4<00000000000000000000000000000011>;
P_0x585a88d26b00 .param/l "MULT2" 0 4 7, +C4<00000000000000000000000000000100>;
P_0x585a88d26b40 .param/l "STARTING" 0 4 7, +C4<00000000000000000000000000000001>;
v0x585a88d183a0_0 .net "clk", 0 0, v0x585a88d73770_0;  alias, 1 drivers
v0x585a88d184a0_0 .net "cnt8", 0 0, L_0x585a88d84c40;  alias, 1 drivers
v0x585a88d19660_0 .var "cntUp", 0 0;
v0x585a88d19760_0 .var "done", 0 0;
v0x585a88d14cb0_0 .var "init0", 0 0;
v0x585a88d14db0_0 .var "initE1", 0 0;
v0x585a88d6dc10_0 .var "initT1", 0 0;
v0x585a88d6dcd0_0 .var "ldE", 0 0;
v0x585a88d6dd90_0 .var "ldT", 0 0;
v0x585a88d6de50_0 .var "ldX", 0 0;
v0x585a88d6df10_0 .var "nstate", 2 0;
v0x585a88d6dff0_0 .var "pstate", 2 0;
v0x585a88d6e0d0_0 .net "rst", 0 0, v0x585a88d73a30_0;  alias, 1 drivers
v0x585a88d6e190_0 .var "selXR", 0 0;
v0x585a88d6e250_0 .net "start", 0 0, v0x585a88d73ad0_0;  alias, 1 drivers
E_0x585a88d249f0 .event anyedge, v0x585a88d184a0_0, v0x585a88d6e250_0, v0x585a88d6dff0_0;
E_0x585a88d24c20 .event posedge, v0x585a88d6e0d0_0, v0x585a88d183a0_0;
S_0x585a88d6e4b0 .scope module, "du" "expDU" 3 7, 5 2 0, S_0x585a88d2d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cntUp";
    .port_info 3 /INPUT 1 "init0";
    .port_info 4 /INPUT 1 "ldX";
    .port_info 5 /INPUT 1 "ldT";
    .port_info 6 /INPUT 1 "initT1";
    .port_info 7 /INPUT 1 "ldE";
    .port_info 8 /INPUT 1 "initE1";
    .port_info 9 /INPUT 1 "selXR";
    .port_info 10 /INPUT 16 "xBus";
    .port_info 11 /OUTPUT 1 "cnt8";
    .port_info 12 /OUTPUT 18 "rBus";
L_0x585a88d14b10 .functor BUFZ 18, v0x585a88d6f4a0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v0x585a88d70d50_0 .net *"_ivl_10", 0 0, L_0x585a88d83f20;  1 drivers
L_0x7b73100a70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x585a88d70e30_0 .net/2u *"_ivl_14", 1 0, L_0x7b73100a70f0;  1 drivers
v0x585a88d70f10_0 .net *"_ivl_16", 17 0, L_0x585a88d84200;  1 drivers
v0x585a88d70fd0_0 .net *"_ivl_20", 31 0, L_0x585a88d84510;  1 drivers
L_0x7b73100a7138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x585a88d710b0_0 .net *"_ivl_23", 15 0, L_0x7b73100a7138;  1 drivers
v0x585a88d71190_0 .net *"_ivl_24", 31 0, L_0x585a88d846a0;  1 drivers
L_0x7b73100a7180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x585a88d71270_0 .net *"_ivl_27", 15 0, L_0x7b73100a7180;  1 drivers
L_0x7b73100a71c8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x585a88d71350_0 .net/2u *"_ivl_32", 2 0, L_0x7b73100a71c8;  1 drivers
v0x585a88d71430_0 .net *"_ivl_34", 0 0, L_0x585a88d84970;  1 drivers
L_0x7b73100a7210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x585a88d71580_0 .net/2s *"_ivl_36", 1 0, L_0x7b73100a7210;  1 drivers
L_0x7b73100a7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x585a88d71660_0 .net/2s *"_ivl_38", 1 0, L_0x7b73100a7258;  1 drivers
v0x585a88d71740_0 .net *"_ivl_4", 31 0, L_0x585a88d73dc0;  1 drivers
v0x585a88d71820_0 .net *"_ivl_40", 1 0, L_0x585a88d84b50;  1 drivers
L_0x7b73100a7060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x585a88d71900_0 .net *"_ivl_7", 30 0, L_0x7b73100a7060;  1 drivers
L_0x7b73100a70a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x585a88d719e0_0 .net/2u *"_ivl_8", 31 0, L_0x7b73100a70a8;  1 drivers
v0x585a88d71ac0_0 .net "addOut", 17 0, L_0x585a88d84340;  1 drivers
v0x585a88d71b80_0 .net "clk", 0 0, v0x585a88d73770_0;  alias, 1 drivers
v0x585a88d71c20_0 .net "cnt8", 0 0, L_0x585a88d84c40;  alias, 1 drivers
v0x585a88d71cf0_0 .net "cntOut", 2 0, v0x585a88d6eaf0_0;  1 drivers
v0x585a88d71d90_0 .net "cntUp", 0 0, v0x585a88d19660_0;  alias, 1 drivers
v0x585a88d71e80_0 .net "eOut", 17 0, v0x585a88d6f4a0_0;  1 drivers
v0x585a88d71f20_0 .net "init0", 0 0, v0x585a88d14cb0_0;  alias, 1 drivers
v0x585a88d72010_0 .net "initE1", 0 0, v0x585a88d14db0_0;  alias, 1 drivers
v0x585a88d72100_0 .net "initT1", 0 0, v0x585a88d6dc10_0;  alias, 1 drivers
v0x585a88d721f0_0 .net "ldE", 0 0, v0x585a88d6dcd0_0;  alias, 1 drivers
v0x585a88d722e0_0 .net "ldT", 0 0, v0x585a88d6dd90_0;  alias, 1 drivers
v0x585a88d723d0_0 .net "ldX", 0 0, v0x585a88d6de50_0;  alias, 1 drivers
v0x585a88d724c0_0 .net "lutOut", 15 0, v0x585a88d6fae0_0;  1 drivers
v0x585a88d72560_0 .net "mulOut", 31 0, L_0x585a88d847e0;  1 drivers
v0x585a88d72620_0 .net "muxOut", 15 0, L_0x585a88d84090;  1 drivers
v0x585a88d72700_0 .net "rBus", 17 0, L_0x585a88d14b10;  alias, 1 drivers
v0x585a88d727e0_0 .net "rst", 0 0, v0x585a88d73a30_0;  alias, 1 drivers
v0x585a88d72880_0 .net "selXR", 0 0, v0x585a88d6e190_0;  alias, 1 drivers
v0x585a88d72920_0 .net "tOut", 15 0, v0x585a88d70240_0;  1 drivers
v0x585a88d729c0_0 .net "xBus", 15 0, v0x585a88d73c10_0;  alias, 1 drivers
v0x585a88d72a60_0 .net "xOut", 15 0, v0x585a88d70a60_0;  1 drivers
L_0x585a88d73d20 .part L_0x585a88d847e0, 16, 16;
L_0x585a88d73dc0 .concat [ 1 31 0 0], v0x585a88d6e190_0, L_0x7b73100a7060;
L_0x585a88d83f20 .cmp/eq 32, L_0x585a88d73dc0, L_0x7b73100a70a8;
L_0x585a88d84090 .functor MUXZ 16, v0x585a88d6fae0_0, v0x585a88d70a60_0, L_0x585a88d83f20, C4<>;
L_0x585a88d84200 .concat [ 16 2 0 0], v0x585a88d70240_0, L_0x7b73100a70f0;
L_0x585a88d84340 .arith/sum 18, v0x585a88d6f4a0_0, L_0x585a88d84200;
L_0x585a88d84510 .concat [ 16 16 0 0], L_0x585a88d84090, L_0x7b73100a7138;
L_0x585a88d846a0 .concat [ 16 16 0 0], v0x585a88d70240_0, L_0x7b73100a7180;
L_0x585a88d847e0 .arith/mult 32, L_0x585a88d84510, L_0x585a88d846a0;
L_0x585a88d84970 .cmp/eq 3, v0x585a88d6eaf0_0, L_0x7b73100a71c8;
L_0x585a88d84b50 .functor MUXZ 2, L_0x7b73100a7258, L_0x7b73100a7210, L_0x585a88d84970, C4<>;
L_0x585a88d84c40 .part L_0x585a88d84b50, 0, 1;
S_0x585a88d6e7a0 .scope module, "cntr" "cntReg" 5 12, 6 2 0, S_0x585a88d6e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cntUp";
    .port_info 3 /INPUT 1 "init0";
    .port_info 4 /OUTPUT 3 "cnt";
v0x585a88d6ea00_0 .net "clk", 0 0, v0x585a88d73770_0;  alias, 1 drivers
v0x585a88d6eaf0_0 .var "cnt", 2 0;
v0x585a88d6ebb0_0 .net "cntUp", 0 0, v0x585a88d19660_0;  alias, 1 drivers
v0x585a88d6ecb0_0 .net "init0", 0 0, v0x585a88d14cb0_0;  alias, 1 drivers
v0x585a88d6ed80_0 .net "rst", 0 0, v0x585a88d73a30_0;  alias, 1 drivers
S_0x585a88d6eec0 .scope module, "eReg" "reg18" 5 16, 7 2 0, S_0x585a88d6e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init1";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 18 "in";
    .port_info 5 /OUTPUT 18 "out";
v0x585a88d6f160_0 .net "clk", 0 0, v0x585a88d73770_0;  alias, 1 drivers
v0x585a88d6f250_0 .net "in", 17 0, L_0x585a88d84340;  alias, 1 drivers
v0x585a88d6f330_0 .net "init1", 0 0, v0x585a88d14db0_0;  alias, 1 drivers
v0x585a88d6f3d0_0 .net "load", 0 0, v0x585a88d6dcd0_0;  alias, 1 drivers
v0x585a88d6f4a0_0 .var "out", 17 0;
v0x585a88d6f590_0 .net "rst", 0 0, v0x585a88d73a30_0;  alias, 1 drivers
S_0x585a88d6f720 .scope module, "lut" "expLUT" 5 13, 8 2 0, S_0x585a88d6e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "addr";
    .port_info 1 /OUTPUT 16 "data";
v0x585a88d6f940_0 .net "addr", 2 0, v0x585a88d6eaf0_0;  alias, 1 drivers
v0x585a88d6fa20_0 .net "data", 15 0, v0x585a88d6fae0_0;  alias, 1 drivers
v0x585a88d6fae0_0 .var "dataOut", 15 0;
E_0x585a88d51d70 .event anyedge, v0x585a88d6eaf0_0;
S_0x585a88d6fc30 .scope module, "tReg" "reg16" 5 15, 9 2 0, S_0x585a88d6e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init1";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
v0x585a88d6fef0_0 .net "clk", 0 0, v0x585a88d73770_0;  alias, 1 drivers
v0x585a88d6ff90_0 .net "in", 15 0, L_0x585a88d73d20;  1 drivers
v0x585a88d70070_0 .net "init1", 0 0, v0x585a88d6dc10_0;  alias, 1 drivers
v0x585a88d70170_0 .net "load", 0 0, v0x585a88d6dd90_0;  alias, 1 drivers
v0x585a88d70240_0 .var "out", 15 0;
v0x585a88d70330_0 .net "rst", 0 0, v0x585a88d73a30_0;  alias, 1 drivers
S_0x585a88d704b0 .scope module, "xReg" "reg16" 5 14, 9 2 0, S_0x585a88d6e4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init1";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
v0x585a88d70780_0 .net "clk", 0 0, v0x585a88d73770_0;  alias, 1 drivers
v0x585a88d70840_0 .net "in", 15 0, v0x585a88d73c10_0;  alias, 1 drivers
L_0x7b73100a7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x585a88d70920_0 .net "init1", 0 0, L_0x7b73100a7018;  1 drivers
v0x585a88d709c0_0 .net "load", 0 0, v0x585a88d6de50_0;  alias, 1 drivers
v0x585a88d70a60_0 .var "out", 15 0;
v0x585a88d70b20_0 .net "rst", 0 0, v0x585a88d73a30_0;  alias, 1 drivers
    .scope S_0x585a88d6e7a0;
T_0 ;
    %wait E_0x585a88d24c20;
    %load/vec4 v0x585a88d6ed80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x585a88d6eaf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x585a88d6ecb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x585a88d6eaf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x585a88d6ebb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x585a88d6eaf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x585a88d6eaf0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x585a88d6f720;
T_1 ;
    %wait E_0x585a88d51d70;
    %load/vec4 v0x585a88d6f940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x585a88d6fae0_0, 0, 16;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x585a88d6fae0_0, 0, 16;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 10923, 0, 16;
    %store/vec4 v0x585a88d6fae0_0, 0, 16;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 2731, 0, 16;
    %store/vec4 v0x585a88d6fae0_0, 0, 16;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 546, 0, 16;
    %store/vec4 v0x585a88d6fae0_0, 0, 16;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 91, 0, 16;
    %store/vec4 v0x585a88d6fae0_0, 0, 16;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 13, 0, 16;
    %store/vec4 v0x585a88d6fae0_0, 0, 16;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x585a88d6fae0_0, 0, 16;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x585a88d704b0;
T_2 ;
    %wait E_0x585a88d24c20;
    %load/vec4 v0x585a88d70b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x585a88d70a60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x585a88d70920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x585a88d70a60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x585a88d709c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x585a88d70840_0;
    %assign/vec4 v0x585a88d70a60_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x585a88d6fc30;
T_3 ;
    %wait E_0x585a88d24c20;
    %load/vec4 v0x585a88d70330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x585a88d70240_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x585a88d70070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x585a88d70240_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x585a88d70170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x585a88d6ff90_0;
    %assign/vec4 v0x585a88d70240_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x585a88d6eec0;
T_4 ;
    %wait E_0x585a88d24c20;
    %load/vec4 v0x585a88d6f590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x585a88d6f4a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x585a88d6f330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 65536, 0, 18;
    %assign/vec4 v0x585a88d6f4a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x585a88d6f3d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x585a88d6f250_0;
    %assign/vec4 v0x585a88d6f4a0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x585a88d26820;
T_5 ;
    %wait E_0x585a88d24c20;
    %load/vec4 v0x585a88d6e0d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x585a88d6dff0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x585a88d6df10_0;
    %assign/vec4 v0x585a88d6dff0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x585a88d26820;
T_6 ;
    %wait E_0x585a88d249f0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x585a88d6df10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d19760_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %split/vec4 1;
    %store/vec4 v0x585a88d6e190_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x585a88d19660_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x585a88d14cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x585a88d6dcd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x585a88d6dd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x585a88d14db0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x585a88d6dc10_0, 0, 1;
    %store/vec4 v0x585a88d6de50_0, 0, 1;
    %load/vec4 v0x585a88d6dff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x585a88d6e250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %pad/s 3;
    %store/vec4 v0x585a88d6df10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d19760_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x585a88d6dff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x585a88d6e250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %pad/s 3;
    %store/vec4 v0x585a88d6df10_0, 0, 3;
T_6.4 ;
    %load/vec4 v0x585a88d6dff0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x585a88d6df10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d6de50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d6dc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d14db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d14cb0_0, 0, 1;
T_6.8 ;
    %load/vec4 v0x585a88d6dff0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x585a88d6df10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d6e190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d6dd90_0, 0, 1;
T_6.10 ;
    %load/vec4 v0x585a88d6dff0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x585a88d6df10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d6dd90_0, 0, 1;
T_6.12 ;
    %load/vec4 v0x585a88d6dff0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v0x585a88d184a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 3;
    %store/vec4 v0x585a88d6df10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d6dcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d19660_0, 0, 1;
T_6.14 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x585a88d2cf60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x585a88d2cf60;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x585a88d73770_0;
    %inv;
    %assign/vec4 v0x585a88d73770_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x585a88d2cf60;
T_9 ;
    %vpi_call 2 18 "$dumpfile", "exp_sim.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x585a88d2cf60 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x585a88d73c10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 300, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x585a88d73c10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 300, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x585a88d73c10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 300, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x585a88d73c10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 300, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x585a88d73c10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 300, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x585a88d73c10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 300, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x585a88d73c10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 300, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x585a88d73c10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 300, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x585a88d73c10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 300, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73a30_0, 0, 1;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x585a88d73c10_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x585a88d73ad0_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "expTB.v";
    "expTop.v";
    "expCU.v";
    "expDU.v";
    "cntReg.v";
    "reg18.v";
    "expLUT.v";
    "reg16.v";
