Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 25 16:46:58 2021
| Host         : DESKTOP-LCH2TUS running 64-bit major release  (build 9200)
| Command      : report_methodology -file I2CIntf_methodology_drc_routed.rpt -pb I2CIntf_methodology_drc_routed.pb -rpx I2CIntf_methodology_drc_routed.rpx
| Design       : I2CIntf
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+----------------------------------+------------+
| Rule      | Severity | Description                      | Violations |
+-----------+----------+----------------------------------+------------+
| HPDR-1    | Warning  | Port pin direction inconsistency | 1          |
| TIMING-18 | Warning  | Missing input or output delay    | 3          |
+-----------+----------+----------------------------------+------------+

2. REPORT DETAILS
-----------------
HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) SCL direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (SCL) connected to this Port, but both were not found.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ResetN relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SCL relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SDA relative to clock(s) sys_clk_pin
Related violations: <none>


