
Efinix FPGA Placement and Routing.
Version: 2019.3.272.1.6 
Date: Wed Feb 05 15:53:22 2020

Copyright (C) 2013 - 2019 Efinix Inc. All rights reserved.
 
Family: Trion 
Device: T20F256
Top-level Entity Name: DEMO

---------- Resource Summary (begin) ----------
Inputs: 12 / 470 (2.55%)
Outputs: 1 / 595 (0.17%)
Clocks: 2 / 16 (12.50%)
Logic Elements: 4397 / 19728 (22.29%)
	LE: LUTs/Adders: 2566 / 19728 (13.01%)
	LE: Registers: 2201 / 13920 (15.81%)
Memory Blocks: 46 / 204 (22.55%)
Multipliers: 0 / 36 (0.00%)
---------- Resource Summary (end) ----------


---------- Memory Block Information (begin) ----------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
|                                                                                                                                                                NAME                                                                                                                                                                | MODE | READ_WIDTH | WRITE_WIDTH | WRITE_MODE | OUTPUT_REG |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
|                                                                                                                edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_1(10)                                                                                                                 | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                                                                edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_1(10)                                                                                                                 | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                                                     edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_1(10)                                                                                                      | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                                                     edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_1(10)                                                                                                      | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                                                           edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_1(10)                                                                                                           | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                                                edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_1(10)                                                                                                | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                                          edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)                                                                                           | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                                     edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)                                                                                     | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                               edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)                                                                                | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                          edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)                                                                          | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                    edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)                                                                     | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                               edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)                                                               | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                         edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)                                                          | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                    edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)                                                    | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                              edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)                                               | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                         edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)                                         | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                    edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)                                    | SDP  |     1      |      1      | READ_FIRST |   false    |
|                               edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)                               | SDP  |     1      |      1      | READ_FIRST |   false    |
|                          edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | READ_FIRST |   false    |
|                     edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | READ_FIRST |   false    |
|                edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | READ_FIRST |   false    |
|           edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | READ_FIRST |   false    |
|      edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(00)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                                                           edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_1(10)                                                                                                           | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                                                edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_1(10)                                                                                                | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                                          edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)                                                                                           | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                                     edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)                                                                                     | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                               edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)                                                                                | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                          edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)                                                                          | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                                    edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)                                                                     | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                               edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)                                                               | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                         edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)                                                          | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                                    edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)                                                    | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                              edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)                                               | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                         edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)                                         | SDP  |     1      |      1      | READ_FIRST |   false    |
|                                    edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)                                    | SDP  |     1      |      1      | READ_FIRST |   false    |
|                               edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)                               | SDP  |     1      |      1      | READ_FIRST |   false    |
|                          edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)                          | SDP  |     1      |      1      | READ_FIRST |   false    |
|                     edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)                     | SDP  |     1      |      1      | READ_FIRST |   false    |
|                edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)                | SDP  |     1      |      1      | READ_FIRST |   false    |
|           edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)           | SDP  |     1      |      1      | READ_FIRST |   false    |
|      edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)      | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10) | SDP  |     1      |      1      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_23(11)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01) | SDP  |     1      |      1      | READ_FIRST |   false    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+

----------- Memory Block Information (end) ----------

Elapsed time for packing: 0 hours 0 minutes 2 seconds

---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|    jtag_inst1_DRCK     |    Input     |
|     jtag_inst1_TMS     |    Input     |
|   jtag_inst1_RUNTEST   |    Input     |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 31 seconds
