INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sim_1/new/RF_ALU_FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_ALU_FSM_tb
