;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-21
	MOV -4, <-20
	DJN -1, @-20
	SUB <1, -83
	SLT 0, @0
	SUB 10, 1
	SUB 30, 200
	SUB @124, 106
	SUB @124, 106
	JMP @42, #200
	SPL 800, <0
	SUB 800, 0
	SUB 30, 200
	SUB #0, -33
	SUB #42, @200
	SUB #42, @200
	SUB <1, -83
	DJN 10, #-839
	SUB 30, 200
	SUB 30, 200
	SUB -207, <-120
	MOV -1, <-20
	DJN <-127, 100
	SLT 0, @0
	SUB 10, -1
	SLT 0, @0
	SLT 100, @0
	SUB 30, 200
	SLT 100, @0
	SUB 800, 0
	SLT 0, @0
	SUB 10, -1
	SUB @121, 106
	JMN @-30, 231
	SUB 10, 1
	ADD #270, <1
	SUB 100, @0
	ADD 242, 69
	ADD #270, <1
	ADD 904, 804
	JMN -24, @-20
	SUB 100, @11
	JMN -24, @-20
	CMP 1, 0
	SPL -420, -690
	DJN 10, #-839
	MOV -4, <-20
	DJN -1, @-20
	MOV -4, <-20
