verilog work "netgen/par/task_5_2_struct_1_timesim.v"
vhdl work "task_5_2_test_1.vhd"
