/// Specifies the bit mask for determining all address bits exclusive of
/// the offest imposed by the memory map register
const F021_PROGRAM_ADDRESS_MASK: u32 = 0x07FF_FFFF;

/// Specifies the Offset to the TI OTP
const F021_PROGRAM_TIOTP_OFFSET: u32 = 0xF008_0000;

const F021_FLASH_MAP_BEGIN: u32 = 0x0000_0000;
const F021_FLASH_MAP_END: u32 = 0x00FF_FFFF;
const F021_OTP_MAP_BEGIN: u32 = 0xF000_0000;
const F021_OTP_MAP_END: u32 = 0xF000_FFFF;
const F021_OTPECC_MAP_BEGIN: u32 = 0xF004_0000;
const F021_OTPECC_MAP_END: u32 = 0xF004_1FFF;
const F021_EEPROMECC_MAP_BEGIN: u32 = 0xF010_0000;
const F021_EEPROMECC_MAP_END: u32 = 0xF01F_FFFF;
const F021_EEPROM_MAP_BEGIN: u32 = 0xF020_0000;
const F021_EEPROM_MAP_END: u32 = 0xF03F_FFFF;
const F021_FLASHECC_MAP_BEGIN: u32 = 0xF040_0000;
const F021_FLASHECC_MAP_END: u32 = 0xF04F_FFFF;

const F021_CPU0_REGISTER_ADDRESS: u32 = 0xFFF8_7000;

// TI-OTP Constants
const F021_TIOTP_PER_BANK_SIZE: u32 = 0x2000;
const F021_TIOTP_SETTINGS_BASE: u32 = 0x150;
const F021_TIOTP_BANK_SECTOR_OFFSET: u32 = 0x158;

/// Address for direct access to the TI OTP memory
const F021_TIOTP_BASE_ADDRESS: u32 = F021_PROGRAM_TIOTP_OFFSET + F021_TIOTP_SETTINGS_BASE;
