
Rede CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008520  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080087b8  080087b8  000097b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008848  08008848  00009848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008850  08008850  00009850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008854  08008854  00009854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000030  24000000  08008858  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001fc  24000030  08008888  0000a030  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400022c  08008888  0000a22c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000a030  2**0
                  CONTENTS, READONLY
 10 .debug_info   000184df  00000000  00000000  0000a05e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000027ad  00000000  00000000  0002253d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000011f8  00000000  00000000  00024cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000de5  00000000  00000000  00025ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000399e3  00000000  00000000  00026ccd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00014fb5  00000000  00000000  000606b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00178ed9  00000000  00000000  00075665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001ee53e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004e4c  00000000  00000000  001ee584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000061  00000000  00000000  001f33d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000030 	.word	0x24000030
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080087a0 	.word	0x080087a0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000034 	.word	0x24000034
 80002d4:	080087a0 	.word	0x080087a0

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <General_CAN_send.0>:
  MX_FDCAN1_Init();
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
  HAL_FDCAN_Start(&hfdcan1);

  void General_CAN_send (FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *TxHeader,uint16_t){
 8000604:	b580      	push	{r7, lr}
 8000606:	b086      	sub	sp, #24
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	4613      	mov	r3, r2
 8000610:	80fb      	strh	r3, [r7, #6]
 8000612:	f8c7 c000 	str.w	ip, [r7]

      uint8_t General_TxData[8] = {};
 8000616:	f107 0310 	add.w	r3, r7, #16
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
 800061e:	605a      	str	r2, [r3, #4]
      potenciometro = HAL_ADC_GetValue(&hadc1);
 8000620:	4817      	ldr	r0, [pc, #92]	@ (8000680 <General_CAN_send.0+0x7c>)
 8000622:	f001 fc87 	bl	8001f34 <HAL_ADC_GetValue>
 8000626:	4603      	mov	r3, r0
 8000628:	b29a      	uxth	r2, r3
 800062a:	4b16      	ldr	r3, [pc, #88]	@ (8000684 <General_CAN_send.0+0x80>)
 800062c:	801a      	strh	r2, [r3, #0]

		General_TxData[7] = potenciometro >> 4;
 800062e:	4b15      	ldr	r3, [pc, #84]	@ (8000684 <General_CAN_send.0+0x80>)
 8000630:	881b      	ldrh	r3, [r3, #0]
 8000632:	091b      	lsrs	r3, r3, #4
 8000634:	b29b      	uxth	r3, r3
 8000636:	b2db      	uxtb	r3, r3
 8000638:	75fb      	strb	r3, [r7, #23]

		 if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, TxHeader, General_TxData) == HAL_OK){
 800063a:	f107 0310 	add.w	r3, r7, #16
 800063e:	461a      	mov	r2, r3
 8000640:	68b9      	ldr	r1, [r7, #8]
 8000642:	68f8      	ldr	r0, [r7, #12]
 8000644:	f002 fe24 	bl	8003290 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d107      	bne.n	800065e <General_CAN_send.0+0x5a>
			 HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1); // Yellow LED
 800064e:	2102      	movs	r1, #2
 8000650:	480d      	ldr	r0, [pc, #52]	@ (8000688 <General_CAN_send.0+0x84>)
 8000652:	f003 fb50 	bl	8003cf6 <HAL_GPIO_TogglePin>
			 HAL_Delay(1);
 8000656:	2001      	movs	r0, #1
 8000658:	f000 fec6 	bl	80013e8 <HAL_Delay>
						HAL_FDCAN_DeInit(hfdcan);		// Disable CAN
						HAL_Delay(5);					// Waits 5 ms
						HAL_FDCAN_Init(hfdcan);		    // Enable CAN
						HAL_FDCAN_Start(hfdcan);		// Start CAN
		 }
  }
 800065c:	e00b      	b.n	8000676 <General_CAN_send.0+0x72>
						HAL_FDCAN_DeInit(hfdcan);		// Disable CAN
 800065e:	68f8      	ldr	r0, [r7, #12]
 8000660:	f002 fd50 	bl	8003104 <HAL_FDCAN_DeInit>
						HAL_Delay(5);					// Waits 5 ms
 8000664:	2005      	movs	r0, #5
 8000666:	f000 febf 	bl	80013e8 <HAL_Delay>
						HAL_FDCAN_Init(hfdcan);		    // Enable CAN
 800066a:	68f8      	ldr	r0, [r7, #12]
 800066c:	f002 fb6c 	bl	8002d48 <HAL_FDCAN_Init>
						HAL_FDCAN_Start(hfdcan);		// Start CAN
 8000670:	68f8      	ldr	r0, [r7, #12]
 8000672:	f002 fd6b 	bl	800314c <HAL_FDCAN_Start>
  }
 8000676:	bf00      	nop
 8000678:	3718      	adds	r7, #24
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	24000060 	.word	0x24000060
 8000684:	2400004c 	.word	0x2400004c
 8000688:	58021000 	.word	0x58021000

0800068c <main>:
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
int main(void)
 8000692:	f107 0310 	add.w	r3, r7, #16
 8000696:	607b      	str	r3, [r7, #4]
  HAL_Init();
 8000698:	f000 fe14 	bl	80012c4 <HAL_Init>
  SystemClock_Config();
 800069c:	f000 f85e 	bl	800075c <SystemClock_Config>
  PeriphCommonClock_Config();
 80006a0:	f000 f8da 	bl	8000858 <PeriphCommonClock_Config>
  MX_GPIO_Init();
 80006a4:	f000 f9d6 	bl	8000a54 <MX_GPIO_Init>
  MX_ADC1_Init();
 80006a8:	f000 f8f4 	bl	8000894 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 80006ac:	f000 f96e 	bl	800098c <MX_FDCAN1_Init>
  HAL_ADC_Start(&hadc1);
 80006b0:	4824      	ldr	r0, [pc, #144]	@ (8000744 <main+0xb8>)
 80006b2:	f001 fa81 	bl	8001bb8 <HAL_ADC_Start>
  HAL_FDCAN_Start(&hfdcan1);
 80006b6:	4824      	ldr	r0, [pc, #144]	@ (8000748 <main+0xbc>)
 80006b8:	f002 fd48 	bl	800314c <HAL_FDCAN_Start>
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80006bc:	2000      	movs	r0, #0
 80006be:	f000 fc39 	bl	8000f34 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 80006c2:	2001      	movs	r0, #1
 80006c4:	f000 fc36 	bl	8000f34 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80006c8:	2002      	movs	r0, #2
 80006ca:	f000 fc33 	bl	8000f34 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80006ce:	2101      	movs	r1, #1
 80006d0:	2000      	movs	r0, #0
 80006d2:	f000 fca5 	bl	8001020 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80006d6:	4b1d      	ldr	r3, [pc, #116]	@ (800074c <main+0xc0>)
 80006d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006dc:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80006de:	4b1b      	ldr	r3, [pc, #108]	@ (800074c <main+0xc0>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80006e4:	4b19      	ldr	r3, [pc, #100]	@ (800074c <main+0xc0>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80006ea:	4b18      	ldr	r3, [pc, #96]	@ (800074c <main+0xc0>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80006f0:	4b16      	ldr	r3, [pc, #88]	@ (800074c <main+0xc0>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80006f6:	4915      	ldr	r1, [pc, #84]	@ (800074c <main+0xc0>)
 80006f8:	2000      	movs	r0, #0
 80006fa:	f000 fd21 	bl	8001140 <BSP_COM_Init>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <main+0x7c>
  {
    Error_Handler();
 8000704:	f000 f9ee 	bl	8000ae4 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
   {
     HAL_ADC_PollForConversion(&hadc1,1000);
 8000708:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800070c:	480d      	ldr	r0, [pc, #52]	@ (8000744 <main+0xb8>)
 800070e:	f001 fb1d 	bl	8001d4c <HAL_ADC_PollForConversion>
     readValue = HAL_ADC_GetValue(&hadc1);
 8000712:	480c      	ldr	r0, [pc, #48]	@ (8000744 <main+0xb8>)
 8000714:	f001 fc0e 	bl	8001f34 <HAL_ADC_GetValue>
 8000718:	4603      	mov	r3, r0
 800071a:	b29a      	uxth	r2, r3
 800071c:	4b0c      	ldr	r3, [pc, #48]	@ (8000750 <main+0xc4>)
 800071e:	801a      	strh	r2, [r3, #0]
     testinho = 2;
 8000720:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <main+0xc8>)
 8000722:	2202      	movs	r2, #2
 8000724:	601a      	str	r2, [r3, #0]
     General_CAN_send (&hfdcan1,&TxHeaderGeneral,readValue);
 8000726:	4b0a      	ldr	r3, [pc, #40]	@ (8000750 <main+0xc4>)
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	1d3a      	adds	r2, r7, #4
 800072c:	4694      	mov	ip, r2
 800072e:	461a      	mov	r2, r3
 8000730:	4909      	ldr	r1, [pc, #36]	@ (8000758 <main+0xcc>)
 8000732:	4805      	ldr	r0, [pc, #20]	@ (8000748 <main+0xbc>)
 8000734:	f7ff ff66 	bl	8000604 <General_CAN_send.0>
     HAL_Delay(1000);
 8000738:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800073c:	f000 fe54 	bl	80013e8 <HAL_Delay>
     HAL_ADC_PollForConversion(&hadc1,1000);
 8000740:	bf00      	nop
 8000742:	e7e1      	b.n	8000708 <main+0x7c>
 8000744:	24000060 	.word	0x24000060
 8000748:	240000c4 	.word	0x240000c4
 800074c:	24000050 	.word	0x24000050
 8000750:	24000164 	.word	0x24000164
 8000754:	24000000 	.word	0x24000000
 8000758:	24000168 	.word	0x24000168

0800075c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b09c      	sub	sp, #112	@ 0x70
 8000760:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000766:	224c      	movs	r2, #76	@ 0x4c
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f007 ffde 	bl	800872c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	2220      	movs	r2, #32
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f007 ffd8 	bl	800872c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800077c:	2002      	movs	r0, #2
 800077e:	f003 fad5 	bl	8003d2c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000782:	2300      	movs	r3, #0
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	4b32      	ldr	r3, [pc, #200]	@ (8000850 <SystemClock_Config+0xf4>)
 8000788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800078a:	4a31      	ldr	r2, [pc, #196]	@ (8000850 <SystemClock_Config+0xf4>)
 800078c:	f023 0301 	bic.w	r3, r3, #1
 8000790:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000792:	4b2f      	ldr	r3, [pc, #188]	@ (8000850 <SystemClock_Config+0xf4>)
 8000794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	603b      	str	r3, [r7, #0]
 800079c:	4b2d      	ldr	r3, [pc, #180]	@ (8000854 <SystemClock_Config+0xf8>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007a4:	4a2b      	ldr	r2, [pc, #172]	@ (8000854 <SystemClock_Config+0xf8>)
 80007a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007aa:	6193      	str	r3, [r2, #24]
 80007ac:	4b29      	ldr	r3, [pc, #164]	@ (8000854 <SystemClock_Config+0xf8>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007b4:	603b      	str	r3, [r7, #0]
 80007b6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007b8:	bf00      	nop
 80007ba:	4b26      	ldr	r3, [pc, #152]	@ (8000854 <SystemClock_Config+0xf8>)
 80007bc:	699b      	ldr	r3, [r3, #24]
 80007be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80007c6:	d1f8      	bne.n	80007ba <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007c8:	2302      	movs	r3, #2
 80007ca:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80007cc:	2301      	movs	r3, #1
 80007ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d0:	2340      	movs	r3, #64	@ 0x40
 80007d2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007d4:	2302      	movs	r3, #2
 80007d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007d8:	2300      	movs	r3, #0
 80007da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007dc:	2304      	movs	r3, #4
 80007de:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 9;
 80007e0:	2309      	movs	r3, #9
 80007e2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007e4:	2302      	movs	r3, #2
 80007e6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80007e8:	2303      	movs	r3, #3
 80007ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007ec:	2302      	movs	r3, #2
 80007ee:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007f0:	230c      	movs	r3, #12
 80007f2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80007f4:	2302      	movs	r3, #2
 80007f6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 80007f8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80007fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000802:	4618      	mov	r0, r3
 8000804:	f003 facc 	bl	8003da0 <HAL_RCC_OscConfig>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800080e:	f000 f969 	bl	8000ae4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000812:	233f      	movs	r3, #63	@ 0x3f
 8000814:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000816:	2303      	movs	r3, #3
 8000818:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800081e:	2300      	movs	r3, #0
 8000820:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000822:	2300      	movs	r3, #0
 8000824:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000826:	2300      	movs	r3, #0
 8000828:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800082e:	2300      	movs	r3, #0
 8000830:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000832:	1d3b      	adds	r3, r7, #4
 8000834:	2101      	movs	r1, #1
 8000836:	4618      	mov	r0, r3
 8000838:	f003 ff0c 	bl	8004654 <HAL_RCC_ClockConfig>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000842:	f000 f94f 	bl	8000ae4 <Error_Handler>
  }
}
 8000846:	bf00      	nop
 8000848:	3770      	adds	r7, #112	@ 0x70
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	58000400 	.word	0x58000400
 8000854:	58024800 	.word	0x58024800

08000858 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b0b0      	sub	sp, #192	@ 0xc0
 800085c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800085e:	463b      	mov	r3, r7
 8000860:	22c0      	movs	r2, #192	@ 0xc0
 8000862:	2100      	movs	r1, #0
 8000864:	4618      	mov	r0, r3
 8000866:	f007 ff61 	bl	800872c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 800086a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800086e:	f04f 0300 	mov.w	r3, #0
 8000872:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8000876:	2300      	movs	r3, #0
 8000878:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800087a:	463b      	mov	r3, r7
 800087c:	4618      	mov	r0, r3
 800087e:	f004 fa75 	bl	8004d6c <HAL_RCCEx_PeriphCLKConfig>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 8000888:	f000 f92c 	bl	8000ae4 <Error_Handler>
  }
}
 800088c:	bf00      	nop
 800088e:	37c0      	adds	r7, #192	@ 0xc0
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}

08000894 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08a      	sub	sp, #40	@ 0x28
 8000898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800089a:	f107 031c 	add.w	r3, r7, #28
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	605a      	str	r2, [r3, #4]
 80008a4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80008a6:	463b      	mov	r3, r7
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
 80008b0:	60da      	str	r2, [r3, #12]
 80008b2:	611a      	str	r2, [r3, #16]
 80008b4:	615a      	str	r2, [r3, #20]
 80008b6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80008b8:	4b31      	ldr	r3, [pc, #196]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008ba:	4a32      	ldr	r2, [pc, #200]	@ (8000984 <MX_ADC1_Init+0xf0>)
 80008bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80008be:	4b30      	ldr	r3, [pc, #192]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008c0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80008c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80008c6:	4b2e      	ldr	r3, [pc, #184]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008cc:	4b2c      	ldr	r3, [pc, #176]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008d2:	4b2b      	ldr	r3, [pc, #172]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008d4:	2204      	movs	r2, #4
 80008d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80008d8:	4b29      	ldr	r3, [pc, #164]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008da:	2200      	movs	r2, #0
 80008dc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008de:	4b28      	ldr	r3, [pc, #160]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008e0:	2201      	movs	r2, #1
 80008e2:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80008e4:	4b26      	ldr	r3, [pc, #152]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008e6:	2201      	movs	r2, #1
 80008e8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008ea:	4b25      	ldr	r3, [pc, #148]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008f0:	4b23      	ldr	r3, [pc, #140]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008f6:	4b22      	ldr	r3, [pc, #136]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80008fc:	4b20      	ldr	r3, [pc, #128]	@ (8000980 <MX_ADC1_Init+0xec>)
 80008fe:	2200      	movs	r2, #0
 8000900:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000902:	4b1f      	ldr	r3, [pc, #124]	@ (8000980 <MX_ADC1_Init+0xec>)
 8000904:	2200      	movs	r2, #0
 8000906:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000908:	4b1d      	ldr	r3, [pc, #116]	@ (8000980 <MX_ADC1_Init+0xec>)
 800090a:	2200      	movs	r2, #0
 800090c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800090e:	4b1c      	ldr	r3, [pc, #112]	@ (8000980 <MX_ADC1_Init+0xec>)
 8000910:	2200      	movs	r2, #0
 8000912:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000916:	4b1a      	ldr	r3, [pc, #104]	@ (8000980 <MX_ADC1_Init+0xec>)
 8000918:	2201      	movs	r2, #1
 800091a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800091c:	4818      	ldr	r0, [pc, #96]	@ (8000980 <MX_ADC1_Init+0xec>)
 800091e:	f000 ffa9 	bl	8001874 <HAL_ADC_Init>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000928:	f000 f8dc 	bl	8000ae4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800092c:	2300      	movs	r3, #0
 800092e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	4812      	ldr	r0, [pc, #72]	@ (8000980 <MX_ADC1_Init+0xec>)
 8000938:	f001 ffb6 	bl	80028a8 <HAL_ADCEx_MultiModeConfigChannel>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000942:	f000 f8cf 	bl	8000ae4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_19;
 8000946:	4b10      	ldr	r3, [pc, #64]	@ (8000988 <MX_ADC1_Init+0xf4>)
 8000948:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800094a:	2306      	movs	r3, #6
 800094c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800094e:	2300      	movs	r3, #0
 8000950:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000952:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000956:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000958:	2304      	movs	r3, #4
 800095a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800095c:	2300      	movs	r3, #0
 800095e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000960:	2300      	movs	r3, #0
 8000962:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000964:	463b      	mov	r3, r7
 8000966:	4619      	mov	r1, r3
 8000968:	4805      	ldr	r0, [pc, #20]	@ (8000980 <MX_ADC1_Init+0xec>)
 800096a:	f001 faf1 	bl	8001f50 <HAL_ADC_ConfigChannel>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000974:	f000 f8b6 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000978:	bf00      	nop
 800097a:	3728      	adds	r7, #40	@ 0x28
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	24000060 	.word	0x24000060
 8000984:	40022000 	.word	0x40022000
 8000988:	4fb80000 	.word	0x4fb80000

0800098c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000990:	4b2e      	ldr	r3, [pc, #184]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000992:	4a2f      	ldr	r2, [pc, #188]	@ (8000a50 <MX_FDCAN1_Init+0xc4>)
 8000994:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000996:	4b2d      	ldr	r3, [pc, #180]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800099c:	4b2b      	ldr	r3, [pc, #172]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 800099e:	2200      	movs	r2, #0
 80009a0:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80009a2:	4b2a      	ldr	r3, [pc, #168]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80009a8:	4b28      	ldr	r3, [pc, #160]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80009ae:	4b27      	ldr	r3, [pc, #156]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 80009b4:	4b25      	ldr	r3, [pc, #148]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009b6:	2210      	movs	r2, #16
 80009b8:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80009ba:	4b24      	ldr	r3, [pc, #144]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009bc:	2201      	movs	r2, #1
 80009be:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 80009c0:	4b22      	ldr	r3, [pc, #136]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009c2:	2201      	movs	r2, #1
 80009c4:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80009c6:	4b21      	ldr	r3, [pc, #132]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80009cc:	4b1f      	ldr	r3, [pc, #124]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009ce:	2201      	movs	r2, #1
 80009d0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80009d2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009d4:	2201      	movs	r2, #1
 80009d6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80009d8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009da:	2201      	movs	r2, #1
 80009dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80009de:	4b1b      	ldr	r3, [pc, #108]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80009e4:	4b19      	ldr	r3, [pc, #100]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80009ea:	4b18      	ldr	r3, [pc, #96]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80009f0:	4b16      	ldr	r3, [pc, #88]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 80009f6:	4b15      	ldr	r3, [pc, #84]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80009fc:	4b13      	ldr	r3, [pc, #76]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 80009fe:	2204      	movs	r2, #4
 8000a00:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000a02:	4b12      	ldr	r3, [pc, #72]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000a08:	4b10      	ldr	r3, [pc, #64]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000a0a:	2204      	movs	r2, #4
 8000a0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000a14:	4b0d      	ldr	r3, [pc, #52]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000a16:	2204      	movs	r2, #4
 8000a18:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000a20:	4b0a      	ldr	r3, [pc, #40]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000a26:	4b09      	ldr	r3, [pc, #36]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000a2c:	4b07      	ldr	r3, [pc, #28]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000a32:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000a34:	2204      	movs	r2, #4
 8000a36:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000a38:	4804      	ldr	r0, [pc, #16]	@ (8000a4c <MX_FDCAN1_Init+0xc0>)
 8000a3a:	f002 f985 	bl	8002d48 <HAL_FDCAN_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000a44:	f000 f84e 	bl	8000ae4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000a48:	bf00      	nop
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	240000c4 	.word	0x240000c4
 8000a50:	4000a000 	.word	0x4000a000

08000a54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a5a:	4b21      	ldr	r3, [pc, #132]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000a5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a60:	4a1f      	ldr	r2, [pc, #124]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000a62:	f043 0304 	orr.w	r3, r3, #4
 8000a66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000a6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a70:	f003 0304 	and.w	r3, r3, #4
 8000a74:	60fb      	str	r3, [r7, #12]
 8000a76:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a78:	4b19      	ldr	r3, [pc, #100]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000a7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7e:	4a18      	ldr	r2, [pc, #96]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000a80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a88:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a92:	60bb      	str	r3, [r7, #8]
 8000a94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a96:	4b12      	ldr	r3, [pc, #72]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000a98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a9c:	4a10      	ldr	r2, [pc, #64]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000a9e:	f043 0301 	orr.w	r3, r3, #1
 8000aa2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000aa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aac:	f003 0301 	and.w	r3, r3, #1
 8000ab0:	607b      	str	r3, [r7, #4]
 8000ab2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000ab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aba:	4a09      	ldr	r2, [pc, #36]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000abc:	f043 0302 	orr.w	r3, r3, #2
 8000ac0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ac4:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <MX_GPIO_Init+0x8c>)
 8000ac6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aca:	f003 0302 	and.w	r3, r3, #2
 8000ace:	603b      	str	r3, [r7, #0]
 8000ad0:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ad2:	bf00      	nop
 8000ad4:	3714      	adds	r7, #20
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	58024400 	.word	0x58024400

08000ae4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae8:	b672      	cpsid	i
}
 8000aea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <Error_Handler+0x8>

08000af0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af6:	4b0a      	ldr	r3, [pc, #40]	@ (8000b20 <HAL_MspInit+0x30>)
 8000af8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000afc:	4a08      	ldr	r2, [pc, #32]	@ (8000b20 <HAL_MspInit+0x30>)
 8000afe:	f043 0302 	orr.w	r3, r3, #2
 8000b02:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000b06:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <HAL_MspInit+0x30>)
 8000b08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b0c:	f003 0302 	and.w	r3, r3, #2
 8000b10:	607b      	str	r3, [r7, #4]
 8000b12:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b14:	bf00      	nop
 8000b16:	370c      	adds	r7, #12
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	58024400 	.word	0x58024400

08000b24 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b0ba      	sub	sp, #232	@ 0xe8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	22c0      	movs	r2, #192	@ 0xc0
 8000b42:	2100      	movs	r1, #0
 8000b44:	4618      	mov	r0, r3
 8000b46:	f007 fdf1 	bl	800872c <memset>
  if(hadc->Instance==ADC1)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a24      	ldr	r2, [pc, #144]	@ (8000be0 <HAL_ADC_MspInit+0xbc>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d140      	bne.n	8000bd6 <HAL_ADC_MspInit+0xb2>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b54:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000b58:	f04f 0300 	mov.w	r3, #0
 8000b5c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000b60:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b68:	f107 0310 	add.w	r3, r7, #16
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f004 f8fd 	bl	8004d6c <HAL_RCCEx_PeriphCLKConfig>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <HAL_ADC_MspInit+0x58>
    {
      Error_Handler();
 8000b78:	f7ff ffb4 	bl	8000ae4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000b7c:	4b19      	ldr	r3, [pc, #100]	@ (8000be4 <HAL_ADC_MspInit+0xc0>)
 8000b7e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b82:	4a18      	ldr	r2, [pc, #96]	@ (8000be4 <HAL_ADC_MspInit+0xc0>)
 8000b84:	f043 0320 	orr.w	r3, r3, #32
 8000b88:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b8c:	4b15      	ldr	r3, [pc, #84]	@ (8000be4 <HAL_ADC_MspInit+0xc0>)
 8000b8e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b92:	f003 0320 	and.w	r3, r3, #32
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9a:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <HAL_ADC_MspInit+0xc0>)
 8000b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba0:	4a10      	ldr	r2, [pc, #64]	@ (8000be4 <HAL_ADC_MspInit+0xc0>)
 8000ba2:	f043 0301 	orr.w	r3, r3, #1
 8000ba6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000baa:	4b0e      	ldr	r3, [pc, #56]	@ (8000be4 <HAL_ADC_MspInit+0xc0>)
 8000bac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb0:	f003 0301 	and.w	r3, r3, #1
 8000bb4:	60bb      	str	r3, [r7, #8]
 8000bb6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_INP19
    */
    GPIO_InitStruct.Pin = potenciometro_Pin;
 8000bb8:	2320      	movs	r3, #32
 8000bba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(potenciometro_GPIO_Port, &GPIO_InitStruct);
 8000bca:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4805      	ldr	r0, [pc, #20]	@ (8000be8 <HAL_ADC_MspInit+0xc4>)
 8000bd2:	f002 fdbd 	bl	8003750 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000bd6:	bf00      	nop
 8000bd8:	37e8      	adds	r7, #232	@ 0xe8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40022000 	.word	0x40022000
 8000be4:	58024400 	.word	0x58024400
 8000be8:	58020000 	.word	0x58020000

08000bec <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b0ba      	sub	sp, #232	@ 0xe8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	601a      	str	r2, [r3, #0]
 8000bfc:	605a      	str	r2, [r3, #4]
 8000bfe:	609a      	str	r2, [r3, #8]
 8000c00:	60da      	str	r2, [r3, #12]
 8000c02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c04:	f107 0310 	add.w	r3, r7, #16
 8000c08:	22c0      	movs	r2, #192	@ 0xc0
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f007 fd8d 	bl	800872c <memset>
  if(hfdcan->Instance==FDCAN1)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a27      	ldr	r2, [pc, #156]	@ (8000cb4 <HAL_FDCAN_MspInit+0xc8>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d147      	bne.n	8000cac <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000c1c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000c28:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000c2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c30:	f107 0310 	add.w	r3, r7, #16
 8000c34:	4618      	mov	r0, r3
 8000c36:	f004 f899 	bl	8004d6c <HAL_RCCEx_PeriphCLKConfig>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000c40:	f7ff ff50 	bl	8000ae4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000c44:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb8 <HAL_FDCAN_MspInit+0xcc>)
 8000c46:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c4a:	4a1b      	ldr	r2, [pc, #108]	@ (8000cb8 <HAL_FDCAN_MspInit+0xcc>)
 8000c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c50:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000c54:	4b18      	ldr	r3, [pc, #96]	@ (8000cb8 <HAL_FDCAN_MspInit+0xcc>)
 8000c56:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c62:	4b15      	ldr	r3, [pc, #84]	@ (8000cb8 <HAL_FDCAN_MspInit+0xcc>)
 8000c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c68:	4a13      	ldr	r2, [pc, #76]	@ (8000cb8 <HAL_FDCAN_MspInit+0xcc>)
 8000c6a:	f043 0302 	orr.w	r3, r3, #2
 8000c6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c72:	4b11      	ldr	r3, [pc, #68]	@ (8000cb8 <HAL_FDCAN_MspInit+0xcc>)
 8000c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c78:	f003 0302 	and.w	r3, r3, #2
 8000c7c:	60bb      	str	r3, [r7, #8]
 8000c7e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c80:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2300      	movs	r3, #0
 8000c96:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000c9a:	2309      	movs	r3, #9
 8000c9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4805      	ldr	r0, [pc, #20]	@ (8000cbc <HAL_FDCAN_MspInit+0xd0>)
 8000ca8:	f002 fd52 	bl	8003750 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000cac:	bf00      	nop
 8000cae:	37e8      	adds	r7, #232	@ 0xe8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	4000a000 	.word	0x4000a000
 8000cb8:	58024400 	.word	0x58024400
 8000cbc:	58020400 	.word	0x58020400

08000cc0 <HAL_FDCAN_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  if(hfdcan->Instance==FDCAN1)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a09      	ldr	r2, [pc, #36]	@ (8000cf4 <HAL_FDCAN_MspDeInit+0x34>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d10c      	bne.n	8000cec <HAL_FDCAN_MspDeInit+0x2c>
  {
    /* USER CODE BEGIN FDCAN1_MspDeInit 0 */

    /* USER CODE END FDCAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_FDCAN_CLK_DISABLE();
 8000cd2:	4b09      	ldr	r3, [pc, #36]	@ (8000cf8 <HAL_FDCAN_MspDeInit+0x38>)
 8000cd4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000cd8:	4a07      	ldr	r2, [pc, #28]	@ (8000cf8 <HAL_FDCAN_MspDeInit+0x38>)
 8000cda:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000cde:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec

    /**FDCAN1 GPIO Configuration
    PB8     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8000ce2:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000ce6:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <HAL_FDCAN_MspDeInit+0x3c>)
 8000ce8:	f002 fee2 	bl	8003ab0 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN FDCAN1_MspDeInit 1 */

    /* USER CODE END FDCAN1_MspDeInit 1 */
  }

}
 8000cec:	bf00      	nop
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	4000a000 	.word	0x4000a000
 8000cf8:	58024400 	.word	0x58024400
 8000cfc:	58020400 	.word	0x58020400

08000d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d04:	bf00      	nop
 8000d06:	e7fd      	b.n	8000d04 <NMI_Handler+0x4>

08000d08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <HardFault_Handler+0x4>

08000d10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <MemManage_Handler+0x4>

08000d18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <BusFault_Handler+0x4>

08000d20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <UsageFault_Handler+0x4>

08000d28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr

08000d36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d36:	b480      	push	{r7}
 8000d38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d3a:	bf00      	nop
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr

08000d44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d56:	f000 fb27 	bl	80013a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000d62:	2000      	movs	r0, #0
 8000d64:	f000 f9ce 	bl	8001104 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d70:	4b43      	ldr	r3, [pc, #268]	@ (8000e80 <SystemInit+0x114>)
 8000d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d76:	4a42      	ldr	r2, [pc, #264]	@ (8000e80 <SystemInit+0x114>)
 8000d78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d80:	4b40      	ldr	r3, [pc, #256]	@ (8000e84 <SystemInit+0x118>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f003 030f 	and.w	r3, r3, #15
 8000d88:	2b06      	cmp	r3, #6
 8000d8a:	d807      	bhi.n	8000d9c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d8c:	4b3d      	ldr	r3, [pc, #244]	@ (8000e84 <SystemInit+0x118>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f023 030f 	bic.w	r3, r3, #15
 8000d94:	4a3b      	ldr	r2, [pc, #236]	@ (8000e84 <SystemInit+0x118>)
 8000d96:	f043 0307 	orr.w	r3, r3, #7
 8000d9a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d9c:	4b3a      	ldr	r3, [pc, #232]	@ (8000e88 <SystemInit+0x11c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a39      	ldr	r2, [pc, #228]	@ (8000e88 <SystemInit+0x11c>)
 8000da2:	f043 0301 	orr.w	r3, r3, #1
 8000da6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000da8:	4b37      	ldr	r3, [pc, #220]	@ (8000e88 <SystemInit+0x11c>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000dae:	4b36      	ldr	r3, [pc, #216]	@ (8000e88 <SystemInit+0x11c>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	4935      	ldr	r1, [pc, #212]	@ (8000e88 <SystemInit+0x11c>)
 8000db4:	4b35      	ldr	r3, [pc, #212]	@ (8000e8c <SystemInit+0x120>)
 8000db6:	4013      	ands	r3, r2
 8000db8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000dba:	4b32      	ldr	r3, [pc, #200]	@ (8000e84 <SystemInit+0x118>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f003 0308 	and.w	r3, r3, #8
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d007      	beq.n	8000dd6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000dc6:	4b2f      	ldr	r3, [pc, #188]	@ (8000e84 <SystemInit+0x118>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f023 030f 	bic.w	r3, r3, #15
 8000dce:	4a2d      	ldr	r2, [pc, #180]	@ (8000e84 <SystemInit+0x118>)
 8000dd0:	f043 0307 	orr.w	r3, r3, #7
 8000dd4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000dd6:	4b2c      	ldr	r3, [pc, #176]	@ (8000e88 <SystemInit+0x11c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8000e88 <SystemInit+0x11c>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000de2:	4b29      	ldr	r3, [pc, #164]	@ (8000e88 <SystemInit+0x11c>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000de8:	4b27      	ldr	r3, [pc, #156]	@ (8000e88 <SystemInit+0x11c>)
 8000dea:	4a29      	ldr	r2, [pc, #164]	@ (8000e90 <SystemInit+0x124>)
 8000dec:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000dee:	4b26      	ldr	r3, [pc, #152]	@ (8000e88 <SystemInit+0x11c>)
 8000df0:	4a28      	ldr	r2, [pc, #160]	@ (8000e94 <SystemInit+0x128>)
 8000df2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000df4:	4b24      	ldr	r3, [pc, #144]	@ (8000e88 <SystemInit+0x11c>)
 8000df6:	4a28      	ldr	r2, [pc, #160]	@ (8000e98 <SystemInit+0x12c>)
 8000df8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000dfa:	4b23      	ldr	r3, [pc, #140]	@ (8000e88 <SystemInit+0x11c>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000e00:	4b21      	ldr	r3, [pc, #132]	@ (8000e88 <SystemInit+0x11c>)
 8000e02:	4a25      	ldr	r2, [pc, #148]	@ (8000e98 <SystemInit+0x12c>)
 8000e04:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000e06:	4b20      	ldr	r3, [pc, #128]	@ (8000e88 <SystemInit+0x11c>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000e0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000e88 <SystemInit+0x11c>)
 8000e0e:	4a22      	ldr	r2, [pc, #136]	@ (8000e98 <SystemInit+0x12c>)
 8000e10:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000e12:	4b1d      	ldr	r3, [pc, #116]	@ (8000e88 <SystemInit+0x11c>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e18:	4b1b      	ldr	r3, [pc, #108]	@ (8000e88 <SystemInit+0x11c>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a1a      	ldr	r2, [pc, #104]	@ (8000e88 <SystemInit+0x11c>)
 8000e1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e22:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000e24:	4b18      	ldr	r3, [pc, #96]	@ (8000e88 <SystemInit+0x11c>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e9c <SystemInit+0x130>)
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea0 <SystemInit+0x134>)
 8000e30:	4013      	ands	r3, r2
 8000e32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000e36:	d202      	bcs.n	8000e3e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000e38:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea4 <SystemInit+0x138>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000e3e:	4b12      	ldr	r3, [pc, #72]	@ (8000e88 <SystemInit+0x11c>)
 8000e40:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d113      	bne.n	8000e74 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <SystemInit+0x11c>)
 8000e4e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e52:	4a0d      	ldr	r2, [pc, #52]	@ (8000e88 <SystemInit+0x11c>)
 8000e54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e58:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000e5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ea8 <SystemInit+0x13c>)
 8000e5e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000e62:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e64:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <SystemInit+0x11c>)
 8000e66:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e6a:	4a07      	ldr	r2, [pc, #28]	@ (8000e88 <SystemInit+0x11c>)
 8000e6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e70:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	e000ed00 	.word	0xe000ed00
 8000e84:	52002000 	.word	0x52002000
 8000e88:	58024400 	.word	0x58024400
 8000e8c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000e90:	02020200 	.word	0x02020200
 8000e94:	01ff0000 	.word	0x01ff0000
 8000e98:	01010280 	.word	0x01010280
 8000e9c:	5c001000 	.word	0x5c001000
 8000ea0:	ffff0000 	.word	0xffff0000
 8000ea4:	51008108 	.word	0x51008108
 8000ea8:	52004000 	.word	0x52004000

08000eac <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000eb0:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <ExitRun0Mode+0x2c>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	4a08      	ldr	r2, [pc, #32]	@ (8000ed8 <ExitRun0Mode+0x2c>)
 8000eb6:	f043 0302 	orr.w	r3, r3, #2
 8000eba:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000ebc:	bf00      	nop
 8000ebe:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <ExitRun0Mode+0x2c>)
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d0f9      	beq.n	8000ebe <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000eca:	bf00      	nop
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	58024800 	.word	0x58024800

08000edc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000edc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000f18 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000ee0:	f7ff ffe4 	bl	8000eac <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ee4:	f7ff ff42 	bl	8000d6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ee8:	480c      	ldr	r0, [pc, #48]	@ (8000f1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eea:	490d      	ldr	r1, [pc, #52]	@ (8000f20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000eec:	4a0d      	ldr	r2, [pc, #52]	@ (8000f24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef0:	e002      	b.n	8000ef8 <LoopCopyDataInit>

08000ef2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ef6:	3304      	adds	r3, #4

08000ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ef8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000efc:	d3f9      	bcc.n	8000ef2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000efe:	4a0a      	ldr	r2, [pc, #40]	@ (8000f28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f00:	4c0a      	ldr	r4, [pc, #40]	@ (8000f2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f04:	e001      	b.n	8000f0a <LoopFillZerobss>

08000f06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f08:	3204      	adds	r2, #4

08000f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f0c:	d3fb      	bcc.n	8000f06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f0e:	f007 fc15 	bl	800873c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f12:	f7ff fbbb 	bl	800068c <main>
  bx  lr
 8000f16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f18:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000f1c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f20:	24000030 	.word	0x24000030
  ldr r2, =_sidata
 8000f24:	08008858 	.word	0x08008858
  ldr r2, =_sbss
 8000f28:	24000030 	.word	0x24000030
  ldr r4, =_ebss
 8000f2c:	2400022c 	.word	0x2400022c

08000f30 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f30:	e7fe      	b.n	8000f30 <ADC3_IRQHandler>
	...

08000f34 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08c      	sub	sp, #48	@ 0x30
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d009      	beq.n	8000f5c <BSP_LED_Init+0x28>
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d006      	beq.n	8000f5c <BSP_LED_Init+0x28>
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d003      	beq.n	8000f5c <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000f54:	f06f 0301 	mvn.w	r3, #1
 8000f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f5a:	e055      	b.n	8001008 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d10f      	bne.n	8000f82 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000f62:	4b2c      	ldr	r3, [pc, #176]	@ (8001014 <BSP_LED_Init+0xe0>)
 8000f64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f68:	4a2a      	ldr	r2, [pc, #168]	@ (8001014 <BSP_LED_Init+0xe0>)
 8000f6a:	f043 0302 	orr.w	r3, r3, #2
 8000f6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f72:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <BSP_LED_Init+0xe0>)
 8000f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f78:	f003 0302 	and.w	r3, r3, #2
 8000f7c:	617b      	str	r3, [r7, #20]
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	e021      	b.n	8000fc6 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d10f      	bne.n	8000fa8 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000f88:	4b22      	ldr	r3, [pc, #136]	@ (8001014 <BSP_LED_Init+0xe0>)
 8000f8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f8e:	4a21      	ldr	r2, [pc, #132]	@ (8001014 <BSP_LED_Init+0xe0>)
 8000f90:	f043 0302 	orr.w	r3, r3, #2
 8000f94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f98:	4b1e      	ldr	r3, [pc, #120]	@ (8001014 <BSP_LED_Init+0xe0>)
 8000f9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9e:	f003 0302 	and.w	r3, r3, #2
 8000fa2:	613b      	str	r3, [r7, #16]
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	e00e      	b.n	8000fc6 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8001014 <BSP_LED_Init+0xe0>)
 8000faa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fae:	4a19      	ldr	r2, [pc, #100]	@ (8001014 <BSP_LED_Init+0xe0>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fb8:	4b16      	ldr	r3, [pc, #88]	@ (8001014 <BSP_LED_Init+0xe0>)
 8000fba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fbe:	f003 0302 	and.w	r3, r3, #2
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	4a13      	ldr	r2, [pc, #76]	@ (8001018 <BSP_LED_Init+0xe4>)
 8000fca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fce:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd8:	2303      	movs	r3, #3
 8000fda:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	4a0f      	ldr	r2, [pc, #60]	@ (800101c <BSP_LED_Init+0xe8>)
 8000fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fe4:	f107 0218 	add.w	r2, r7, #24
 8000fe8:	4611      	mov	r1, r2
 8000fea:	4618      	mov	r0, r3
 8000fec:	f002 fbb0 	bl	8003750 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800101c <BSP_LED_Init+0xe8>)
 8000ff4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	4a07      	ldr	r2, [pc, #28]	@ (8001018 <BSP_LED_Init+0xe4>)
 8000ffc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001000:	2200      	movs	r2, #0
 8001002:	4619      	mov	r1, r3
 8001004:	f002 fe5e 	bl	8003cc4 <HAL_GPIO_WritePin>
  }

  return ret;
 8001008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800100a:	4618      	mov	r0, r3
 800100c:	3730      	adds	r7, #48	@ 0x30
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	58024400 	.word	0x58024400
 8001018:	08008814 	.word	0x08008814
 800101c:	24000010 	.word	0x24000010

08001020 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	460a      	mov	r2, r1
 800102a:	71fb      	strb	r3, [r7, #7]
 800102c:	4613      	mov	r3, r2
 800102e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001030:	4b2e      	ldr	r3, [pc, #184]	@ (80010ec <BSP_PB_Init+0xcc>)
 8001032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001036:	4a2d      	ldr	r2, [pc, #180]	@ (80010ec <BSP_PB_Init+0xcc>)
 8001038:	f043 0304 	orr.w	r3, r3, #4
 800103c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001040:	4b2a      	ldr	r3, [pc, #168]	@ (80010ec <BSP_PB_Init+0xcc>)
 8001042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001046:	f003 0304 	and.w	r3, r3, #4
 800104a:	60bb      	str	r3, [r7, #8]
 800104c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800104e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001052:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001054:	2302      	movs	r3, #2
 8001056:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001058:	2302      	movs	r3, #2
 800105a:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800105c:	79bb      	ldrb	r3, [r7, #6]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d10c      	bne.n	800107c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001062:	2300      	movs	r3, #0
 8001064:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	4a21      	ldr	r2, [pc, #132]	@ (80010f0 <BSP_PB_Init+0xd0>)
 800106a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800106e:	f107 020c 	add.w	r2, r7, #12
 8001072:	4611      	mov	r1, r2
 8001074:	4618      	mov	r0, r3
 8001076:	f002 fb6b 	bl	8003750 <HAL_GPIO_Init>
 800107a:	e031      	b.n	80010e0 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800107c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001080:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	4a1a      	ldr	r2, [pc, #104]	@ (80010f0 <BSP_PB_Init+0xd0>)
 8001086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800108a:	f107 020c 	add.w	r2, r7, #12
 800108e:	4611      	mov	r1, r2
 8001090:	4618      	mov	r0, r3
 8001092:	f002 fb5d 	bl	8003750 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	00db      	lsls	r3, r3, #3
 800109a:	4a16      	ldr	r2, [pc, #88]	@ (80010f4 <BSP_PB_Init+0xd4>)
 800109c:	441a      	add	r2, r3
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	4915      	ldr	r1, [pc, #84]	@ (80010f8 <BSP_PB_Init+0xd8>)
 80010a2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80010a6:	4619      	mov	r1, r3
 80010a8:	4610      	mov	r0, r2
 80010aa:	f001 fe09 	bl	8002cc0 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	00db      	lsls	r3, r3, #3
 80010b2:	4a10      	ldr	r2, [pc, #64]	@ (80010f4 <BSP_PB_Init+0xd4>)
 80010b4:	1898      	adds	r0, r3, r2
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	4a10      	ldr	r2, [pc, #64]	@ (80010fc <BSP_PB_Init+0xdc>)
 80010ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010be:	461a      	mov	r2, r3
 80010c0:	2100      	movs	r1, #0
 80010c2:	f001 fdde 	bl	8002c82 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80010c6:	2028      	movs	r0, #40	@ 0x28
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	4a0d      	ldr	r2, [pc, #52]	@ (8001100 <BSP_PB_Init+0xe0>)
 80010cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010d0:	2200      	movs	r2, #0
 80010d2:	4619      	mov	r1, r3
 80010d4:	f001 fda1 	bl	8002c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80010d8:	2328      	movs	r3, #40	@ 0x28
 80010da:	4618      	mov	r0, r3
 80010dc:	f001 fdb7 	bl	8002c4e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80010e0:	2300      	movs	r3, #0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3720      	adds	r7, #32
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	58024400 	.word	0x58024400
 80010f0:	2400001c 	.word	0x2400001c
 80010f4:	2400018c 	.word	0x2400018c
 80010f8:	0800881c 	.word	0x0800881c
 80010fc:	24000020 	.word	0x24000020
 8001100:	24000024 	.word	0x24000024

08001104 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	00db      	lsls	r3, r3, #3
 8001112:	4a04      	ldr	r2, [pc, #16]	@ (8001124 <BSP_PB_IRQHandler+0x20>)
 8001114:	4413      	add	r3, r2
 8001116:	4618      	mov	r0, r3
 8001118:	f001 fde6 	bl	8002ce8 <HAL_EXTI_IRQHandler>
}
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	2400018c 	.word	0x2400018c

08001128 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001132:	bf00      	nop
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
	...

08001140 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	6039      	str	r1, [r7, #0]
 800114a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d003      	beq.n	800115e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001156:	f06f 0301 	mvn.w	r3, #1
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	e018      	b.n	8001190 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	2294      	movs	r2, #148	@ 0x94
 8001162:	fb02 f303 	mul.w	r3, r2, r3
 8001166:	4a0d      	ldr	r2, [pc, #52]	@ (800119c <BSP_COM_Init+0x5c>)
 8001168:	4413      	add	r3, r2
 800116a:	4618      	mov	r0, r3
 800116c:	f000 f852 	bl	8001214 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	2294      	movs	r2, #148	@ 0x94
 8001174:	fb02 f303 	mul.w	r3, r2, r3
 8001178:	4a08      	ldr	r2, [pc, #32]	@ (800119c <BSP_COM_Init+0x5c>)
 800117a:	4413      	add	r3, r2
 800117c:	6839      	ldr	r1, [r7, #0]
 800117e:	4618      	mov	r0, r3
 8001180:	f000 f80e 	bl	80011a0 <MX_USART3_Init>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d002      	beq.n	8001190 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800118a:	f06f 0303 	mvn.w	r3, #3
 800118e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001190:	68fb      	ldr	r3, [r7, #12]
}
 8001192:	4618      	mov	r0, r3
 8001194:	3710      	adds	r7, #16
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	24000194 	.word	0x24000194

080011a0 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80011aa:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <MX_USART3_Init+0x60>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	220c      	movs	r2, #12
 80011be:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	895b      	ldrh	r3, [r3, #10]
 80011c4:	461a      	mov	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685a      	ldr	r2, [r3, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	891b      	ldrh	r3, [r3, #8]
 80011d6:	461a      	mov	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	899b      	ldrh	r3, [r3, #12]
 80011e0:	461a      	mov	r2, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011ec:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f006 faba 	bl	8007768 <HAL_UART_Init>
 80011f4:	4603      	mov	r3, r0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	2400000c 	.word	0x2400000c

08001204 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001208:	2000      	movs	r0, #0
 800120a:	f7ff ff8d 	bl	8001128 <BSP_PB_Callback>
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08a      	sub	sp, #40	@ 0x28
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800121c:	4b27      	ldr	r3, [pc, #156]	@ (80012bc <COM1_MspInit+0xa8>)
 800121e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001222:	4a26      	ldr	r2, [pc, #152]	@ (80012bc <COM1_MspInit+0xa8>)
 8001224:	f043 0308 	orr.w	r3, r3, #8
 8001228:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800122c:	4b23      	ldr	r3, [pc, #140]	@ (80012bc <COM1_MspInit+0xa8>)
 800122e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001232:	f003 0308 	and.w	r3, r3, #8
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800123a:	4b20      	ldr	r3, [pc, #128]	@ (80012bc <COM1_MspInit+0xa8>)
 800123c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001240:	4a1e      	ldr	r2, [pc, #120]	@ (80012bc <COM1_MspInit+0xa8>)
 8001242:	f043 0308 	orr.w	r3, r3, #8
 8001246:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800124a:	4b1c      	ldr	r3, [pc, #112]	@ (80012bc <COM1_MspInit+0xa8>)
 800124c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001250:	f003 0308 	and.w	r3, r3, #8
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001258:	4b18      	ldr	r3, [pc, #96]	@ (80012bc <COM1_MspInit+0xa8>)
 800125a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800125e:	4a17      	ldr	r2, [pc, #92]	@ (80012bc <COM1_MspInit+0xa8>)
 8001260:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001264:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001268:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <COM1_MspInit+0xa8>)
 800126a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800126e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8001276:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800127a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800127c:	2302      	movs	r3, #2
 800127e:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001280:	2302      	movs	r3, #2
 8001282:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001284:	2301      	movs	r3, #1
 8001286:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001288:	2307      	movs	r3, #7
 800128a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	4619      	mov	r1, r3
 8001292:	480b      	ldr	r0, [pc, #44]	@ (80012c0 <COM1_MspInit+0xac>)
 8001294:	f002 fa5c 	bl	8003750 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001298:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800129c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800129e:	2302      	movs	r3, #2
 80012a0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80012a2:	2307      	movs	r3, #7
 80012a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80012a6:	f107 0314 	add.w	r3, r7, #20
 80012aa:	4619      	mov	r1, r3
 80012ac:	4804      	ldr	r0, [pc, #16]	@ (80012c0 <COM1_MspInit+0xac>)
 80012ae:	f002 fa4f 	bl	8003750 <HAL_GPIO_Init>
}
 80012b2:	bf00      	nop
 80012b4:	3728      	adds	r7, #40	@ 0x28
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	58024400 	.word	0x58024400
 80012c0:	58020c00 	.word	0x58020c00

080012c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ca:	2003      	movs	r0, #3
 80012cc:	f001 fc9a 	bl	8002c04 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80012d0:	f003 fb76 	bl	80049c0 <HAL_RCC_GetSysClockFreq>
 80012d4:	4602      	mov	r2, r0
 80012d6:	4b15      	ldr	r3, [pc, #84]	@ (800132c <HAL_Init+0x68>)
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	0a1b      	lsrs	r3, r3, #8
 80012dc:	f003 030f 	and.w	r3, r3, #15
 80012e0:	4913      	ldr	r1, [pc, #76]	@ (8001330 <HAL_Init+0x6c>)
 80012e2:	5ccb      	ldrb	r3, [r1, r3]
 80012e4:	f003 031f 	and.w	r3, r3, #31
 80012e8:	fa22 f303 	lsr.w	r3, r2, r3
 80012ec:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80012ee:	4b0f      	ldr	r3, [pc, #60]	@ (800132c <HAL_Init+0x68>)
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	f003 030f 	and.w	r3, r3, #15
 80012f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001330 <HAL_Init+0x6c>)
 80012f8:	5cd3      	ldrb	r3, [r2, r3]
 80012fa:	f003 031f 	and.w	r3, r3, #31
 80012fe:	687a      	ldr	r2, [r7, #4]
 8001300:	fa22 f303 	lsr.w	r3, r2, r3
 8001304:	4a0b      	ldr	r2, [pc, #44]	@ (8001334 <HAL_Init+0x70>)
 8001306:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001308:	4a0b      	ldr	r2, [pc, #44]	@ (8001338 <HAL_Init+0x74>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800130e:	2000      	movs	r0, #0
 8001310:	f000 f814 	bl	800133c <HAL_InitTick>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e002      	b.n	8001324 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800131e:	f7ff fbe7 	bl	8000af0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	58024400 	.word	0x58024400
 8001330:	08008804 	.word	0x08008804
 8001334:	24000008 	.word	0x24000008
 8001338:	24000004 	.word	0x24000004

0800133c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001344:	4b15      	ldr	r3, [pc, #84]	@ (800139c <HAL_InitTick+0x60>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d101      	bne.n	8001350 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e021      	b.n	8001394 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001350:	4b13      	ldr	r3, [pc, #76]	@ (80013a0 <HAL_InitTick+0x64>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <HAL_InitTick+0x60>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	4619      	mov	r1, r3
 800135a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800135e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001362:	fbb2 f3f3 	udiv	r3, r2, r3
 8001366:	4618      	mov	r0, r3
 8001368:	f001 fc7f 	bl	8002c6a <HAL_SYSTICK_Config>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e00e      	b.n	8001394 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2b0f      	cmp	r3, #15
 800137a:	d80a      	bhi.n	8001392 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800137c:	2200      	movs	r2, #0
 800137e:	6879      	ldr	r1, [r7, #4]
 8001380:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001384:	f001 fc49 	bl	8002c1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001388:	4a06      	ldr	r2, [pc, #24]	@ (80013a4 <HAL_InitTick+0x68>)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2400002c 	.word	0x2400002c
 80013a0:	24000004 	.word	0x24000004
 80013a4:	24000028 	.word	0x24000028

080013a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013ac:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <HAL_IncTick+0x20>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	461a      	mov	r2, r3
 80013b2:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <HAL_IncTick+0x24>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4413      	add	r3, r2
 80013b8:	4a04      	ldr	r2, [pc, #16]	@ (80013cc <HAL_IncTick+0x24>)
 80013ba:	6013      	str	r3, [r2, #0]
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	2400002c 	.word	0x2400002c
 80013cc:	24000228 	.word	0x24000228

080013d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  return uwTick;
 80013d4:	4b03      	ldr	r3, [pc, #12]	@ (80013e4 <HAL_GetTick+0x14>)
 80013d6:	681b      	ldr	r3, [r3, #0]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	24000228 	.word	0x24000228

080013e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013f0:	f7ff ffee 	bl	80013d0 <HAL_GetTick>
 80013f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001400:	d005      	beq.n	800140e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001402:	4b0a      	ldr	r3, [pc, #40]	@ (800142c <HAL_Delay+0x44>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	461a      	mov	r2, r3
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	4413      	add	r3, r2
 800140c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800140e:	bf00      	nop
 8001410:	f7ff ffde 	bl	80013d0 <HAL_GetTick>
 8001414:	4602      	mov	r2, r0
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	429a      	cmp	r2, r3
 800141e:	d8f7      	bhi.n	8001410 <HAL_Delay+0x28>
  {
  }
}
 8001420:	bf00      	nop
 8001422:	bf00      	nop
 8001424:	3710      	adds	r7, #16
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	2400002c 	.word	0x2400002c

08001430 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001434:	4b03      	ldr	r3, [pc, #12]	@ (8001444 <HAL_GetREVID+0x14>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	0c1b      	lsrs	r3, r3, #16
}
 800143a:	4618      	mov	r0, r3
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	5c001000 	.word	0x5c001000

08001448 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	431a      	orrs	r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	609a      	str	r2, [r3, #8]
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800146e:	b480      	push	{r7}
 8001470:	b083      	sub	sp, #12
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
 8001476:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	431a      	orrs	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	609a      	str	r2, [r3, #8]
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b087      	sub	sp, #28
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d107      	bne.n	80014d4 <LL_ADC_SetChannelPreselection+0x24>
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	0e9b      	lsrs	r3, r3, #26
 80014c8:	f003 031f 	and.w	r3, r3, #31
 80014cc:	2201      	movs	r2, #1
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	e015      	b.n	8001500 <LL_ADC_SetChannelPreselection+0x50>
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	fa93 f3a3 	rbit	r3, r3
 80014de:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d101      	bne.n	80014ee <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80014ea:	2320      	movs	r3, #32
 80014ec:	e003      	b.n	80014f6 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	fab3 f383 	clz	r3, r3
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	f003 031f 	and.w	r3, r3, #31
 80014fa:	2201      	movs	r2, #1
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	69d2      	ldr	r2, [r2, #28]
 8001504:	431a      	orrs	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800150a:	bf00      	nop
 800150c:	371c      	adds	r7, #28
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001516:	b480      	push	{r7}
 8001518:	b087      	sub	sp, #28
 800151a:	af00      	add	r7, sp, #0
 800151c:	60f8      	str	r0, [r7, #12]
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
 8001522:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	3360      	adds	r3, #96	@ 0x60
 8001528:	461a      	mov	r2, r3
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	430b      	orrs	r3, r1
 8001544:	431a      	orrs	r2, r3
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800154a:	bf00      	nop
 800154c:	371c      	adds	r7, #28
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001556:	b480      	push	{r7}
 8001558:	b085      	sub	sp, #20
 800155a:	af00      	add	r7, sp, #0
 800155c:	60f8      	str	r0, [r7, #12]
 800155e:	60b9      	str	r1, [r7, #8]
 8001560:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	f003 031f 	and.w	r3, r3, #31
 8001570:	6879      	ldr	r1, [r7, #4]
 8001572:	fa01 f303 	lsl.w	r3, r1, r3
 8001576:	431a      	orrs	r2, r3
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	611a      	str	r2, [r3, #16]
}
 800157c:	bf00      	nop
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001588:	b480      	push	{r7}
 800158a:	b087      	sub	sp, #28
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	3360      	adds	r3, #96	@ 0x60
 8001598:	461a      	mov	r2, r3
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	4413      	add	r3, r2
 80015a0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	431a      	orrs	r2, r3
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	601a      	str	r2, [r3, #0]
  }
}
 80015b2:	bf00      	nop
 80015b4:	371c      	adds	r7, #28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68db      	ldr	r3, [r3, #12]
 80015ca:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80015d2:	2301      	movs	r3, #1
 80015d4:	e000      	b.n	80015d8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b087      	sub	sp, #28
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	3330      	adds	r3, #48	@ 0x30
 80015f4:	461a      	mov	r2, r3
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	f003 030c 	and.w	r3, r3, #12
 8001600:	4413      	add	r3, r2
 8001602:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	f003 031f 	and.w	r3, r3, #31
 800160e:	211f      	movs	r1, #31
 8001610:	fa01 f303 	lsl.w	r3, r1, r3
 8001614:	43db      	mvns	r3, r3
 8001616:	401a      	ands	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	0e9b      	lsrs	r3, r3, #26
 800161c:	f003 011f 	and.w	r1, r3, #31
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	f003 031f 	and.w	r3, r3, #31
 8001626:	fa01 f303 	lsl.w	r3, r1, r3
 800162a:	431a      	orrs	r2, r3
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001630:	bf00      	nop
 8001632:	371c      	adds	r7, #28
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800163c:	b480      	push	{r7}
 800163e:	b087      	sub	sp, #28
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	3314      	adds	r3, #20
 800164c:	461a      	mov	r2, r3
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	0e5b      	lsrs	r3, r3, #25
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	4413      	add	r3, r2
 800165a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	0d1b      	lsrs	r3, r3, #20
 8001664:	f003 031f 	and.w	r3, r3, #31
 8001668:	2107      	movs	r1, #7
 800166a:	fa01 f303 	lsl.w	r3, r1, r3
 800166e:	43db      	mvns	r3, r3
 8001670:	401a      	ands	r2, r3
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	0d1b      	lsrs	r3, r3, #20
 8001676:	f003 031f 	and.w	r3, r3, #31
 800167a:	6879      	ldr	r1, [r7, #4]
 800167c:	fa01 f303 	lsl.w	r3, r1, r3
 8001680:	431a      	orrs	r2, r3
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001686:	bf00      	nop
 8001688:	371c      	adds	r7, #28
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
	...

08001694 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001694:	b480      	push	{r7}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016ac:	43db      	mvns	r3, r3
 80016ae:	401a      	ands	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f003 0318 	and.w	r3, r3, #24
 80016b6:	4908      	ldr	r1, [pc, #32]	@ (80016d8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80016b8:	40d9      	lsrs	r1, r3
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	400b      	ands	r3, r1
 80016be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016c2:	431a      	orrs	r2, r3
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80016ca:	bf00      	nop
 80016cc:	3714      	adds	r7, #20
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	000fffff 	.word	0x000fffff

080016dc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	f003 031f 	and.w	r3, r3, #31
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8001708:	4618      	mov	r0, r3
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	689a      	ldr	r2, [r3, #8]
 8001720:	4b04      	ldr	r3, [pc, #16]	@ (8001734 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001722:	4013      	ands	r3, r2
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	6093      	str	r3, [r2, #8]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	5fffffc0 	.word	0x5fffffc0

08001738 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800174c:	d101      	bne.n	8001752 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800174e:	2301      	movs	r3, #1
 8001750:	e000      	b.n	8001754 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001752:	2300      	movs	r3, #0
}
 8001754:	4618      	mov	r0, r3
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689a      	ldr	r2, [r3, #8]
 800176c:	4b05      	ldr	r3, [pc, #20]	@ (8001784 <LL_ADC_EnableInternalRegulator+0x24>)
 800176e:	4013      	ands	r3, r2
 8001770:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	6fffffc0 	.word	0x6fffffc0

08001788 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001798:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800179c:	d101      	bne.n	80017a2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800179e:	2301      	movs	r3, #1
 80017a0:	e000      	b.n	80017a4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80017a2:	2300      	movs	r3, #0
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	689a      	ldr	r2, [r3, #8]
 80017bc:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <LL_ADC_Enable+0x24>)
 80017be:	4013      	ands	r3, r2
 80017c0:	f043 0201 	orr.w	r2, r3, #1
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr
 80017d4:	7fffffc0 	.word	0x7fffffc0

080017d8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d101      	bne.n	80017f0 <LL_ADC_IsEnabled+0x18>
 80017ec:	2301      	movs	r3, #1
 80017ee:	e000      	b.n	80017f2 <LL_ADC_IsEnabled+0x1a>
 80017f0:	2300      	movs	r3, #0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
	...

08001800 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689a      	ldr	r2, [r3, #8]
 800180c:	4b05      	ldr	r3, [pc, #20]	@ (8001824 <LL_ADC_REG_StartConversion+0x24>)
 800180e:	4013      	ands	r3, r2
 8001810:	f043 0204 	orr.w	r2, r3, #4
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	7fffffc0 	.word	0x7fffffc0

08001828 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 0304 	and.w	r3, r3, #4
 8001838:	2b04      	cmp	r3, #4
 800183a:	d101      	bne.n	8001840 <LL_ADC_REG_IsConversionOngoing+0x18>
 800183c:	2301      	movs	r3, #1
 800183e:	e000      	b.n	8001842 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001840:	2300      	movs	r3, #0
}
 8001842:	4618      	mov	r0, r3
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800184e:	b480      	push	{r7}
 8001850:	b083      	sub	sp, #12
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f003 0308 	and.w	r3, r3, #8
 800185e:	2b08      	cmp	r3, #8
 8001860:	d101      	bne.n	8001866 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001862:	2301      	movs	r3, #1
 8001864:	e000      	b.n	8001868 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b089      	sub	sp, #36	@ 0x24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800187c:	2300      	movs	r3, #0
 800187e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001880:	2300      	movs	r3, #0
 8001882:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d101      	bne.n	800188e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e18f      	b.n	8001bae <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001898:	2b00      	cmp	r3, #0
 800189a:	d109      	bne.n	80018b0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7ff f941 	bl	8000b24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2200      	movs	r2, #0
 80018ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ff3f 	bl	8001738 <LL_ADC_IsDeepPowerDownEnabled>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d004      	beq.n	80018ca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ff25 	bl	8001714 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff ff5a 	bl	8001788 <LL_ADC_IsInternalRegulatorEnabled>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d114      	bne.n	8001904 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff ff3e 	bl	8001760 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80018e4:	4b87      	ldr	r3, [pc, #540]	@ (8001b04 <HAL_ADC_Init+0x290>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	099b      	lsrs	r3, r3, #6
 80018ea:	4a87      	ldr	r2, [pc, #540]	@ (8001b08 <HAL_ADC_Init+0x294>)
 80018ec:	fba2 2303 	umull	r2, r3, r2, r3
 80018f0:	099b      	lsrs	r3, r3, #6
 80018f2:	3301      	adds	r3, #1
 80018f4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80018f6:	e002      	b.n	80018fe <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	3b01      	subs	r3, #1
 80018fc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d1f9      	bne.n	80018f8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff3d 	bl	8001788 <LL_ADC_IsInternalRegulatorEnabled>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d10d      	bne.n	8001930 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001918:	f043 0210 	orr.w	r2, r3, #16
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001924:	f043 0201 	orr.w	r2, r3, #1
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4618      	mov	r0, r3
 8001936:	f7ff ff77 	bl	8001828 <LL_ADC_REG_IsConversionOngoing>
 800193a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001940:	f003 0310 	and.w	r3, r3, #16
 8001944:	2b00      	cmp	r3, #0
 8001946:	f040 8129 	bne.w	8001b9c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	2b00      	cmp	r3, #0
 800194e:	f040 8125 	bne.w	8001b9c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001956:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800195a:	f043 0202 	orr.w	r2, r3, #2
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff ff36 	bl	80017d8 <LL_ADC_IsEnabled>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d136      	bne.n	80019e0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a65      	ldr	r2, [pc, #404]	@ (8001b0c <HAL_ADC_Init+0x298>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d004      	beq.n	8001986 <HAL_ADC_Init+0x112>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a63      	ldr	r2, [pc, #396]	@ (8001b10 <HAL_ADC_Init+0x29c>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d10e      	bne.n	80019a4 <HAL_ADC_Init+0x130>
 8001986:	4861      	ldr	r0, [pc, #388]	@ (8001b0c <HAL_ADC_Init+0x298>)
 8001988:	f7ff ff26 	bl	80017d8 <LL_ADC_IsEnabled>
 800198c:	4604      	mov	r4, r0
 800198e:	4860      	ldr	r0, [pc, #384]	@ (8001b10 <HAL_ADC_Init+0x29c>)
 8001990:	f7ff ff22 	bl	80017d8 <LL_ADC_IsEnabled>
 8001994:	4603      	mov	r3, r0
 8001996:	4323      	orrs	r3, r4
 8001998:	2b00      	cmp	r3, #0
 800199a:	bf0c      	ite	eq
 800199c:	2301      	moveq	r3, #1
 800199e:	2300      	movne	r3, #0
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	e008      	b.n	80019b6 <HAL_ADC_Init+0x142>
 80019a4:	485b      	ldr	r0, [pc, #364]	@ (8001b14 <HAL_ADC_Init+0x2a0>)
 80019a6:	f7ff ff17 	bl	80017d8 <LL_ADC_IsEnabled>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	bf0c      	ite	eq
 80019b0:	2301      	moveq	r3, #1
 80019b2:	2300      	movne	r3, #0
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d012      	beq.n	80019e0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a53      	ldr	r2, [pc, #332]	@ (8001b0c <HAL_ADC_Init+0x298>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d004      	beq.n	80019ce <HAL_ADC_Init+0x15a>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a51      	ldr	r2, [pc, #324]	@ (8001b10 <HAL_ADC_Init+0x29c>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d101      	bne.n	80019d2 <HAL_ADC_Init+0x15e>
 80019ce:	4a52      	ldr	r2, [pc, #328]	@ (8001b18 <HAL_ADC_Init+0x2a4>)
 80019d0:	e000      	b.n	80019d4 <HAL_ADC_Init+0x160>
 80019d2:	4a52      	ldr	r2, [pc, #328]	@ (8001b1c <HAL_ADC_Init+0x2a8>)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	4619      	mov	r1, r3
 80019da:	4610      	mov	r0, r2
 80019dc:	f7ff fd34 	bl	8001448 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80019e0:	f7ff fd26 	bl	8001430 <HAL_GetREVID>
 80019e4:	4603      	mov	r3, r0
 80019e6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d914      	bls.n	8001a18 <HAL_ADC_Init+0x1a4>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	2b10      	cmp	r3, #16
 80019f4:	d110      	bne.n	8001a18 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	7d5b      	ldrb	r3, [r3, #21]
 80019fa:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a00:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001a06:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	7f1b      	ldrb	r3, [r3, #28]
 8001a0c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001a0e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a10:	f043 030c 	orr.w	r3, r3, #12
 8001a14:	61bb      	str	r3, [r7, #24]
 8001a16:	e00d      	b.n	8001a34 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	7d5b      	ldrb	r3, [r3, #21]
 8001a1c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a22:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001a28:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	7f1b      	ldrb	r3, [r3, #28]
 8001a2e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a30:	4313      	orrs	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	7f1b      	ldrb	r3, [r3, #28]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d106      	bne.n	8001a4a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a1b      	ldr	r3, [r3, #32]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	045b      	lsls	r3, r3, #17
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d009      	beq.n	8001a66 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a56:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a5e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a60:	69ba      	ldr	r2, [r7, #24]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	68da      	ldr	r2, [r3, #12]
 8001a6c:	4b2c      	ldr	r3, [pc, #176]	@ (8001b20 <HAL_ADC_Init+0x2ac>)
 8001a6e:	4013      	ands	r3, r2
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	6812      	ldr	r2, [r2, #0]
 8001a74:	69b9      	ldr	r1, [r7, #24]
 8001a76:	430b      	orrs	r3, r1
 8001a78:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff fed2 	bl	8001828 <LL_ADC_REG_IsConversionOngoing>
 8001a84:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff fedf 	bl	800184e <LL_ADC_INJ_IsConversionOngoing>
 8001a90:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d15f      	bne.n	8001b58 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d15c      	bne.n	8001b58 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	7d1b      	ldrb	r3, [r3, #20]
 8001aa2:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	68da      	ldr	r2, [r3, #12]
 8001ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8001b24 <HAL_ADC_Init+0x2b0>)
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	6812      	ldr	r2, [r2, #0]
 8001aba:	69b9      	ldr	r1, [r7, #24]
 8001abc:	430b      	orrs	r3, r1
 8001abe:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d130      	bne.n	8001b2c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ace:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	691a      	ldr	r2, [r3, #16]
 8001ad6:	4b14      	ldr	r3, [pc, #80]	@ (8001b28 <HAL_ADC_Init+0x2b4>)
 8001ad8:	4013      	ands	r3, r2
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001ade:	3a01      	subs	r2, #1
 8001ae0:	0411      	lsls	r1, r2, #16
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ae6:	4311      	orrs	r1, r2
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001aec:	4311      	orrs	r1, r2
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001af2:	430a      	orrs	r2, r1
 8001af4:	431a      	orrs	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f042 0201 	orr.w	r2, r2, #1
 8001afe:	611a      	str	r2, [r3, #16]
 8001b00:	e01c      	b.n	8001b3c <HAL_ADC_Init+0x2c8>
 8001b02:	bf00      	nop
 8001b04:	24000004 	.word	0x24000004
 8001b08:	053e2d63 	.word	0x053e2d63
 8001b0c:	40022000 	.word	0x40022000
 8001b10:	40022100 	.word	0x40022100
 8001b14:	58026000 	.word	0x58026000
 8001b18:	40022300 	.word	0x40022300
 8001b1c:	58026300 	.word	0x58026300
 8001b20:	fff0c003 	.word	0xfff0c003
 8001b24:	ffffbffc 	.word	0xffffbffc
 8001b28:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	691a      	ldr	r2, [r3, #16]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f022 0201 	bic.w	r2, r2, #1
 8001b3a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	691b      	ldr	r3, [r3, #16]
 8001b42:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f000 fd76 	bl	8002644 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d10c      	bne.n	8001b7a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b66:	f023 010f 	bic.w	r1, r3, #15
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	1e5a      	subs	r2, r3, #1
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	430a      	orrs	r2, r1
 8001b76:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b78:	e007      	b.n	8001b8a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f022 020f 	bic.w	r2, r2, #15
 8001b88:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b8e:	f023 0303 	bic.w	r3, r3, #3
 8001b92:	f043 0201 	orr.w	r2, r3, #1
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	655a      	str	r2, [r3, #84]	@ 0x54
 8001b9a:	e007      	b.n	8001bac <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ba0:	f043 0210 	orr.w	r2, r3, #16
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bac:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3724      	adds	r7, #36	@ 0x24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd90      	pop	{r4, r7, pc}
 8001bb6:	bf00      	nop

08001bb8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a5c      	ldr	r2, [pc, #368]	@ (8001d38 <HAL_ADC_Start+0x180>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d004      	beq.n	8001bd4 <HAL_ADC_Start+0x1c>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a5b      	ldr	r2, [pc, #364]	@ (8001d3c <HAL_ADC_Start+0x184>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d101      	bne.n	8001bd8 <HAL_ADC_Start+0x20>
 8001bd4:	4b5a      	ldr	r3, [pc, #360]	@ (8001d40 <HAL_ADC_Start+0x188>)
 8001bd6:	e000      	b.n	8001bda <HAL_ADC_Start+0x22>
 8001bd8:	4b5a      	ldr	r3, [pc, #360]	@ (8001d44 <HAL_ADC_Start+0x18c>)
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff fd7e 	bl	80016dc <LL_ADC_GetMultimode>
 8001be0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fe1e 	bl	8001828 <LL_ADC_REG_IsConversionOngoing>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	f040 809a 	bne.w	8001d28 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d101      	bne.n	8001c02 <HAL_ADC_Start+0x4a>
 8001bfe:	2302      	movs	r3, #2
 8001c00:	e095      	b.n	8001d2e <HAL_ADC_Start+0x176>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2201      	movs	r2, #1
 8001c06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 fc90 	bl	8002530 <ADC_Enable>
 8001c10:	4603      	mov	r3, r0
 8001c12:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001c14:	7dfb      	ldrb	r3, [r7, #23]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	f040 8081 	bne.w	8001d1e <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001c20:	4b49      	ldr	r3, [pc, #292]	@ (8001d48 <HAL_ADC_Start+0x190>)
 8001c22:	4013      	ands	r3, r2
 8001c24:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a42      	ldr	r2, [pc, #264]	@ (8001d3c <HAL_ADC_Start+0x184>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d002      	beq.n	8001c3c <HAL_ADC_Start+0x84>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	e000      	b.n	8001c3e <HAL_ADC_Start+0x86>
 8001c3c:	4b3e      	ldr	r3, [pc, #248]	@ (8001d38 <HAL_ADC_Start+0x180>)
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	6812      	ldr	r2, [r2, #0]
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d002      	beq.n	8001c4c <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d105      	bne.n	8001c58 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c50:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c64:	d106      	bne.n	8001c74 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c6a:	f023 0206 	bic.w	r2, r3, #6
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	659a      	str	r2, [r3, #88]	@ 0x58
 8001c72:	e002      	b.n	8001c7a <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	221c      	movs	r2, #28
 8001c80:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a2b      	ldr	r2, [pc, #172]	@ (8001d3c <HAL_ADC_Start+0x184>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d002      	beq.n	8001c9a <HAL_ADC_Start+0xe2>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	e000      	b.n	8001c9c <HAL_ADC_Start+0xe4>
 8001c9a:	4b27      	ldr	r3, [pc, #156]	@ (8001d38 <HAL_ADC_Start+0x180>)
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d008      	beq.n	8001cb6 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d005      	beq.n	8001cb6 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	2b05      	cmp	r3, #5
 8001cae:	d002      	beq.n	8001cb6 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	2b09      	cmp	r3, #9
 8001cb4:	d114      	bne.n	8001ce0 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d007      	beq.n	8001cd4 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cc8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ccc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff fd91 	bl	8001800 <LL_ADC_REG_StartConversion>
 8001cde:	e025      	b.n	8001d2c <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ce4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a12      	ldr	r2, [pc, #72]	@ (8001d3c <HAL_ADC_Start+0x184>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d002      	beq.n	8001cfc <HAL_ADC_Start+0x144>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	e000      	b.n	8001cfe <HAL_ADC_Start+0x146>
 8001cfc:	4b0e      	ldr	r3, [pc, #56]	@ (8001d38 <HAL_ADC_Start+0x180>)
 8001cfe:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d00f      	beq.n	8001d2c <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d10:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d14:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	655a      	str	r2, [r3, #84]	@ 0x54
 8001d1c:	e006      	b.n	8001d2c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001d26:	e001      	b.n	8001d2c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40022000 	.word	0x40022000
 8001d3c:	40022100 	.word	0x40022100
 8001d40:	40022300 	.word	0x40022300
 8001d44:	58026300 	.word	0x58026300
 8001d48:	fffff0fe 	.word	0xfffff0fe

08001d4c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b088      	sub	sp, #32
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a72      	ldr	r2, [pc, #456]	@ (8001f24 <HAL_ADC_PollForConversion+0x1d8>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d004      	beq.n	8001d6a <HAL_ADC_PollForConversion+0x1e>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a70      	ldr	r2, [pc, #448]	@ (8001f28 <HAL_ADC_PollForConversion+0x1dc>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d101      	bne.n	8001d6e <HAL_ADC_PollForConversion+0x22>
 8001d6a:	4b70      	ldr	r3, [pc, #448]	@ (8001f2c <HAL_ADC_PollForConversion+0x1e0>)
 8001d6c:	e000      	b.n	8001d70 <HAL_ADC_PollForConversion+0x24>
 8001d6e:	4b70      	ldr	r3, [pc, #448]	@ (8001f30 <HAL_ADC_PollForConversion+0x1e4>)
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff fcb3 	bl	80016dc <LL_ADC_GetMultimode>
 8001d76:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	2b08      	cmp	r3, #8
 8001d7e:	d102      	bne.n	8001d86 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001d80:	2308      	movs	r3, #8
 8001d82:	61fb      	str	r3, [r7, #28]
 8001d84:	e037      	b.n	8001df6 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d005      	beq.n	8001d98 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	2b05      	cmp	r3, #5
 8001d90:	d002      	beq.n	8001d98 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	2b09      	cmp	r3, #9
 8001d96:	d111      	bne.n	8001dbc <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	68db      	ldr	r3, [r3, #12]
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d007      	beq.n	8001db6 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001daa:	f043 0220 	orr.w	r2, r3, #32
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e0b1      	b.n	8001f1a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001db6:	2304      	movs	r3, #4
 8001db8:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001dba:	e01c      	b.n	8001df6 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a58      	ldr	r2, [pc, #352]	@ (8001f24 <HAL_ADC_PollForConversion+0x1d8>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d004      	beq.n	8001dd0 <HAL_ADC_PollForConversion+0x84>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a57      	ldr	r2, [pc, #348]	@ (8001f28 <HAL_ADC_PollForConversion+0x1dc>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d101      	bne.n	8001dd4 <HAL_ADC_PollForConversion+0x88>
 8001dd0:	4b56      	ldr	r3, [pc, #344]	@ (8001f2c <HAL_ADC_PollForConversion+0x1e0>)
 8001dd2:	e000      	b.n	8001dd6 <HAL_ADC_PollForConversion+0x8a>
 8001dd4:	4b56      	ldr	r3, [pc, #344]	@ (8001f30 <HAL_ADC_PollForConversion+0x1e4>)
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff fc8e 	bl	80016f8 <LL_ADC_GetMultiDMATransfer>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d007      	beq.n	8001df2 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de6:	f043 0220 	orr.w	r2, r3, #32
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e093      	b.n	8001f1a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001df2:	2304      	movs	r3, #4
 8001df4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001df6:	f7ff faeb 	bl	80013d0 <HAL_GetTick>
 8001dfa:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001dfc:	e021      	b.n	8001e42 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e04:	d01d      	beq.n	8001e42 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001e06:	f7ff fae3 	bl	80013d0 <HAL_GetTick>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d302      	bcc.n	8001e1c <HAL_ADC_PollForConversion+0xd0>
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d112      	bne.n	8001e42 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	4013      	ands	r3, r2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10b      	bne.n	8001e42 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e2e:	f043 0204 	orr.w	r2, r3, #4
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e06b      	b.n	8001f1a <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d0d6      	beq.n	8001dfe <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e54:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff fbac 	bl	80015be <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d01c      	beq.n	8001ea6 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	7d5b      	ldrb	r3, [r3, #21]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d118      	bne.n	8001ea6 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0308 	and.w	r3, r3, #8
 8001e7e:	2b08      	cmp	r3, #8
 8001e80:	d111      	bne.n	8001ea6 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e86:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d105      	bne.n	8001ea6 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e9e:	f043 0201 	orr.w	r2, r3, #1
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a1f      	ldr	r2, [pc, #124]	@ (8001f28 <HAL_ADC_PollForConversion+0x1dc>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d002      	beq.n	8001eb6 <HAL_ADC_PollForConversion+0x16a>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	e000      	b.n	8001eb8 <HAL_ADC_PollForConversion+0x16c>
 8001eb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f24 <HAL_ADC_PollForConversion+0x1d8>)
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6812      	ldr	r2, [r2, #0]
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d008      	beq.n	8001ed2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d005      	beq.n	8001ed2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	2b05      	cmp	r3, #5
 8001eca:	d002      	beq.n	8001ed2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	2b09      	cmp	r3, #9
 8001ed0:	d104      	bne.n	8001edc <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	61bb      	str	r3, [r7, #24]
 8001eda:	e00c      	b.n	8001ef6 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a11      	ldr	r2, [pc, #68]	@ (8001f28 <HAL_ADC_PollForConversion+0x1dc>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d002      	beq.n	8001eec <HAL_ADC_PollForConversion+0x1a0>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	e000      	b.n	8001eee <HAL_ADC_PollForConversion+0x1a2>
 8001eec:	4b0d      	ldr	r3, [pc, #52]	@ (8001f24 <HAL_ADC_PollForConversion+0x1d8>)
 8001eee:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	2b08      	cmp	r3, #8
 8001efa:	d104      	bne.n	8001f06 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2208      	movs	r2, #8
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	e008      	b.n	8001f18 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d103      	bne.n	8001f18 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	220c      	movs	r2, #12
 8001f16:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3720      	adds	r7, #32
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40022000 	.word	0x40022000
 8001f28:	40022100 	.word	0x40022100
 8001f2c:	40022300 	.word	0x40022300
 8001f30:	58026300 	.word	0x58026300

08001f34 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
	...

08001f50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f50:	b590      	push	{r4, r7, lr}
 8001f52:	b08d      	sub	sp, #52	@ 0x34
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001f60:	2300      	movs	r3, #0
 8001f62:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	4a65      	ldr	r2, [pc, #404]	@ (8002100 <HAL_ADC_ConfigChannel+0x1b0>)
 8001f6a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d101      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x2a>
 8001f76:	2302      	movs	r3, #2
 8001f78:	e2c7      	b.n	800250a <HAL_ADC_ConfigChannel+0x5ba>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff fc4e 	bl	8001828 <LL_ADC_REG_IsConversionOngoing>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f040 82ac 	bne.w	80024ec <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	db2c      	blt.n	8001ff6 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d108      	bne.n	8001fba <HAL_ADC_ConfigChannel+0x6a>
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	0e9b      	lsrs	r3, r3, #26
 8001fae:	f003 031f 	and.w	r3, r3, #31
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	e016      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0x98>
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	fa93 f3a3 	rbit	r3, r3
 8001fc6:	613b      	str	r3, [r7, #16]
  return result;
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d101      	bne.n	8001fd6 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8001fd2:	2320      	movs	r3, #32
 8001fd4:	e003      	b.n	8001fde <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	fab3 f383 	clz	r3, r3
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	f003 031f 	and.w	r3, r3, #31
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	6812      	ldr	r2, [r2, #0]
 8001fec:	69d1      	ldr	r1, [r2, #28]
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	6812      	ldr	r2, [r2, #0]
 8001ff2:	430b      	orrs	r3, r1
 8001ff4:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6818      	ldr	r0, [r3, #0]
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	6859      	ldr	r1, [r3, #4]
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	461a      	mov	r2, r3
 8002004:	f7ff faee 	bl	80015e4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff fc0b 	bl	8001828 <LL_ADC_REG_IsConversionOngoing>
 8002012:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff fc18 	bl	800184e <LL_ADC_INJ_IsConversionOngoing>
 800201e:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002022:	2b00      	cmp	r3, #0
 8002024:	f040 80b8 	bne.w	8002198 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202a:	2b00      	cmp	r3, #0
 800202c:	f040 80b4 	bne.w	8002198 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6818      	ldr	r0, [r3, #0]
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	6819      	ldr	r1, [r3, #0]
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	461a      	mov	r2, r3
 800203e:	f7ff fafd 	bl	800163c <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002042:	4b30      	ldr	r3, [pc, #192]	@ (8002104 <HAL_ADC_ConfigChannel+0x1b4>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800204a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800204e:	d10b      	bne.n	8002068 <HAL_ADC_ConfigChannel+0x118>
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	695a      	ldr	r2, [r3, #20]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	089b      	lsrs	r3, r3, #2
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	e01d      	b.n	80020a4 <HAL_ADC_ConfigChannel+0x154>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	f003 0310 	and.w	r3, r3, #16
 8002072:	2b00      	cmp	r3, #0
 8002074:	d10b      	bne.n	800208e <HAL_ADC_ConfigChannel+0x13e>
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	695a      	ldr	r2, [r3, #20]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	089b      	lsrs	r3, r3, #2
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	e00a      	b.n	80020a4 <HAL_ADC_ConfigChannel+0x154>
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	695a      	ldr	r2, [r3, #20]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	089b      	lsrs	r3, r3, #2
 800209a:	f003 0304 	and.w	r3, r3, #4
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	2b04      	cmp	r3, #4
 80020ac:	d02c      	beq.n	8002108 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6818      	ldr	r0, [r3, #0]
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	6919      	ldr	r1, [r3, #16]
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	6a3b      	ldr	r3, [r7, #32]
 80020bc:	f7ff fa2b 	bl	8001516 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6818      	ldr	r0, [r3, #0]
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	6919      	ldr	r1, [r3, #16]
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	7e5b      	ldrb	r3, [r3, #25]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d102      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x186>
 80020d0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80020d4:	e000      	b.n	80020d8 <HAL_ADC_ConfigChannel+0x188>
 80020d6:	2300      	movs	r3, #0
 80020d8:	461a      	mov	r2, r3
 80020da:	f7ff fa55 	bl	8001588 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6818      	ldr	r0, [r3, #0]
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	6919      	ldr	r1, [r3, #16]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	7e1b      	ldrb	r3, [r3, #24]
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d102      	bne.n	80020f4 <HAL_ADC_ConfigChannel+0x1a4>
 80020ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80020f2:	e000      	b.n	80020f6 <HAL_ADC_ConfigChannel+0x1a6>
 80020f4:	2300      	movs	r3, #0
 80020f6:	461a      	mov	r2, r3
 80020f8:	f7ff fa2d 	bl	8001556 <LL_ADC_SetDataRightShift>
 80020fc:	e04c      	b.n	8002198 <HAL_ADC_ConfigChannel+0x248>
 80020fe:	bf00      	nop
 8002100:	47ff0000 	.word	0x47ff0000
 8002104:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800210e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	069b      	lsls	r3, r3, #26
 8002118:	429a      	cmp	r2, r3
 800211a:	d107      	bne.n	800212c <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800212a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002132:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	069b      	lsls	r3, r3, #26
 800213c:	429a      	cmp	r2, r3
 800213e:	d107      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800214e:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002156:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	069b      	lsls	r3, r3, #26
 8002160:	429a      	cmp	r2, r3
 8002162:	d107      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002172:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800217a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	069b      	lsls	r3, r3, #26
 8002184:	429a      	cmp	r2, r3
 8002186:	d107      	bne.n	8002198 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002196:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4618      	mov	r0, r3
 800219e:	f7ff fb1b 	bl	80017d8 <LL_ADC_IsEnabled>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f040 81aa 	bne.w	80024fe <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6818      	ldr	r0, [r3, #0]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	6819      	ldr	r1, [r3, #0]
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	461a      	mov	r2, r3
 80021b8:	f7ff fa6c 	bl	8001694 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	4a87      	ldr	r2, [pc, #540]	@ (80023e0 <HAL_ADC_ConfigChannel+0x490>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	f040 809a 	bne.w	80022fc <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4984      	ldr	r1, [pc, #528]	@ (80023e4 <HAL_ADC_ConfigChannel+0x494>)
 80021d2:	428b      	cmp	r3, r1
 80021d4:	d147      	bne.n	8002266 <HAL_ADC_ConfigChannel+0x316>
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4983      	ldr	r1, [pc, #524]	@ (80023e8 <HAL_ADC_ConfigChannel+0x498>)
 80021dc:	428b      	cmp	r3, r1
 80021de:	d040      	beq.n	8002262 <HAL_ADC_ConfigChannel+0x312>
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4981      	ldr	r1, [pc, #516]	@ (80023ec <HAL_ADC_ConfigChannel+0x49c>)
 80021e6:	428b      	cmp	r3, r1
 80021e8:	d039      	beq.n	800225e <HAL_ADC_ConfigChannel+0x30e>
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4980      	ldr	r1, [pc, #512]	@ (80023f0 <HAL_ADC_ConfigChannel+0x4a0>)
 80021f0:	428b      	cmp	r3, r1
 80021f2:	d032      	beq.n	800225a <HAL_ADC_ConfigChannel+0x30a>
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	497e      	ldr	r1, [pc, #504]	@ (80023f4 <HAL_ADC_ConfigChannel+0x4a4>)
 80021fa:	428b      	cmp	r3, r1
 80021fc:	d02b      	beq.n	8002256 <HAL_ADC_ConfigChannel+0x306>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	497d      	ldr	r1, [pc, #500]	@ (80023f8 <HAL_ADC_ConfigChannel+0x4a8>)
 8002204:	428b      	cmp	r3, r1
 8002206:	d024      	beq.n	8002252 <HAL_ADC_ConfigChannel+0x302>
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	497b      	ldr	r1, [pc, #492]	@ (80023fc <HAL_ADC_ConfigChannel+0x4ac>)
 800220e:	428b      	cmp	r3, r1
 8002210:	d01d      	beq.n	800224e <HAL_ADC_ConfigChannel+0x2fe>
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	497a      	ldr	r1, [pc, #488]	@ (8002400 <HAL_ADC_ConfigChannel+0x4b0>)
 8002218:	428b      	cmp	r3, r1
 800221a:	d016      	beq.n	800224a <HAL_ADC_ConfigChannel+0x2fa>
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4978      	ldr	r1, [pc, #480]	@ (8002404 <HAL_ADC_ConfigChannel+0x4b4>)
 8002222:	428b      	cmp	r3, r1
 8002224:	d00f      	beq.n	8002246 <HAL_ADC_ConfigChannel+0x2f6>
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4977      	ldr	r1, [pc, #476]	@ (8002408 <HAL_ADC_ConfigChannel+0x4b8>)
 800222c:	428b      	cmp	r3, r1
 800222e:	d008      	beq.n	8002242 <HAL_ADC_ConfigChannel+0x2f2>
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4975      	ldr	r1, [pc, #468]	@ (800240c <HAL_ADC_ConfigChannel+0x4bc>)
 8002236:	428b      	cmp	r3, r1
 8002238:	d101      	bne.n	800223e <HAL_ADC_ConfigChannel+0x2ee>
 800223a:	4b75      	ldr	r3, [pc, #468]	@ (8002410 <HAL_ADC_ConfigChannel+0x4c0>)
 800223c:	e05a      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 800223e:	2300      	movs	r3, #0
 8002240:	e058      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 8002242:	4b74      	ldr	r3, [pc, #464]	@ (8002414 <HAL_ADC_ConfigChannel+0x4c4>)
 8002244:	e056      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 8002246:	4b74      	ldr	r3, [pc, #464]	@ (8002418 <HAL_ADC_ConfigChannel+0x4c8>)
 8002248:	e054      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 800224a:	4b6e      	ldr	r3, [pc, #440]	@ (8002404 <HAL_ADC_ConfigChannel+0x4b4>)
 800224c:	e052      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 800224e:	4b6c      	ldr	r3, [pc, #432]	@ (8002400 <HAL_ADC_ConfigChannel+0x4b0>)
 8002250:	e050      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 8002252:	4b72      	ldr	r3, [pc, #456]	@ (800241c <HAL_ADC_ConfigChannel+0x4cc>)
 8002254:	e04e      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 8002256:	4b72      	ldr	r3, [pc, #456]	@ (8002420 <HAL_ADC_ConfigChannel+0x4d0>)
 8002258:	e04c      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 800225a:	4b72      	ldr	r3, [pc, #456]	@ (8002424 <HAL_ADC_ConfigChannel+0x4d4>)
 800225c:	e04a      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 800225e:	4b72      	ldr	r3, [pc, #456]	@ (8002428 <HAL_ADC_ConfigChannel+0x4d8>)
 8002260:	e048      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 8002262:	2301      	movs	r3, #1
 8002264:	e046      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4970      	ldr	r1, [pc, #448]	@ (800242c <HAL_ADC_ConfigChannel+0x4dc>)
 800226c:	428b      	cmp	r3, r1
 800226e:	d140      	bne.n	80022f2 <HAL_ADC_ConfigChannel+0x3a2>
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	495c      	ldr	r1, [pc, #368]	@ (80023e8 <HAL_ADC_ConfigChannel+0x498>)
 8002276:	428b      	cmp	r3, r1
 8002278:	d039      	beq.n	80022ee <HAL_ADC_ConfigChannel+0x39e>
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	495b      	ldr	r1, [pc, #364]	@ (80023ec <HAL_ADC_ConfigChannel+0x49c>)
 8002280:	428b      	cmp	r3, r1
 8002282:	d032      	beq.n	80022ea <HAL_ADC_ConfigChannel+0x39a>
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4959      	ldr	r1, [pc, #356]	@ (80023f0 <HAL_ADC_ConfigChannel+0x4a0>)
 800228a:	428b      	cmp	r3, r1
 800228c:	d02b      	beq.n	80022e6 <HAL_ADC_ConfigChannel+0x396>
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4958      	ldr	r1, [pc, #352]	@ (80023f4 <HAL_ADC_ConfigChannel+0x4a4>)
 8002294:	428b      	cmp	r3, r1
 8002296:	d024      	beq.n	80022e2 <HAL_ADC_ConfigChannel+0x392>
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4956      	ldr	r1, [pc, #344]	@ (80023f8 <HAL_ADC_ConfigChannel+0x4a8>)
 800229e:	428b      	cmp	r3, r1
 80022a0:	d01d      	beq.n	80022de <HAL_ADC_ConfigChannel+0x38e>
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4955      	ldr	r1, [pc, #340]	@ (80023fc <HAL_ADC_ConfigChannel+0x4ac>)
 80022a8:	428b      	cmp	r3, r1
 80022aa:	d016      	beq.n	80022da <HAL_ADC_ConfigChannel+0x38a>
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4953      	ldr	r1, [pc, #332]	@ (8002400 <HAL_ADC_ConfigChannel+0x4b0>)
 80022b2:	428b      	cmp	r3, r1
 80022b4:	d00f      	beq.n	80022d6 <HAL_ADC_ConfigChannel+0x386>
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4952      	ldr	r1, [pc, #328]	@ (8002404 <HAL_ADC_ConfigChannel+0x4b4>)
 80022bc:	428b      	cmp	r3, r1
 80022be:	d008      	beq.n	80022d2 <HAL_ADC_ConfigChannel+0x382>
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4951      	ldr	r1, [pc, #324]	@ (800240c <HAL_ADC_ConfigChannel+0x4bc>)
 80022c6:	428b      	cmp	r3, r1
 80022c8:	d101      	bne.n	80022ce <HAL_ADC_ConfigChannel+0x37e>
 80022ca:	4b51      	ldr	r3, [pc, #324]	@ (8002410 <HAL_ADC_ConfigChannel+0x4c0>)
 80022cc:	e012      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 80022ce:	2300      	movs	r3, #0
 80022d0:	e010      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 80022d2:	4b51      	ldr	r3, [pc, #324]	@ (8002418 <HAL_ADC_ConfigChannel+0x4c8>)
 80022d4:	e00e      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 80022d6:	4b4b      	ldr	r3, [pc, #300]	@ (8002404 <HAL_ADC_ConfigChannel+0x4b4>)
 80022d8:	e00c      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 80022da:	4b49      	ldr	r3, [pc, #292]	@ (8002400 <HAL_ADC_ConfigChannel+0x4b0>)
 80022dc:	e00a      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 80022de:	4b4f      	ldr	r3, [pc, #316]	@ (800241c <HAL_ADC_ConfigChannel+0x4cc>)
 80022e0:	e008      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 80022e2:	4b4f      	ldr	r3, [pc, #316]	@ (8002420 <HAL_ADC_ConfigChannel+0x4d0>)
 80022e4:	e006      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 80022e6:	4b4f      	ldr	r3, [pc, #316]	@ (8002424 <HAL_ADC_ConfigChannel+0x4d4>)
 80022e8:	e004      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 80022ea:	4b4f      	ldr	r3, [pc, #316]	@ (8002428 <HAL_ADC_ConfigChannel+0x4d8>)
 80022ec:	e002      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 80022ee:	2301      	movs	r3, #1
 80022f0:	e000      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x3a4>
 80022f2:	2300      	movs	r3, #0
 80022f4:	4619      	mov	r1, r3
 80022f6:	4610      	mov	r0, r2
 80022f8:	f7ff f8da 	bl	80014b0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2b00      	cmp	r3, #0
 8002302:	f280 80fc 	bge.w	80024fe <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a36      	ldr	r2, [pc, #216]	@ (80023e4 <HAL_ADC_ConfigChannel+0x494>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d004      	beq.n	800231a <HAL_ADC_ConfigChannel+0x3ca>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a45      	ldr	r2, [pc, #276]	@ (800242c <HAL_ADC_ConfigChannel+0x4dc>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d101      	bne.n	800231e <HAL_ADC_ConfigChannel+0x3ce>
 800231a:	4b45      	ldr	r3, [pc, #276]	@ (8002430 <HAL_ADC_ConfigChannel+0x4e0>)
 800231c:	e000      	b.n	8002320 <HAL_ADC_ConfigChannel+0x3d0>
 800231e:	4b45      	ldr	r3, [pc, #276]	@ (8002434 <HAL_ADC_ConfigChannel+0x4e4>)
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff f8b7 	bl	8001494 <LL_ADC_GetCommonPathInternalCh>
 8002326:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a2d      	ldr	r2, [pc, #180]	@ (80023e4 <HAL_ADC_ConfigChannel+0x494>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d004      	beq.n	800233c <HAL_ADC_ConfigChannel+0x3ec>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a3d      	ldr	r2, [pc, #244]	@ (800242c <HAL_ADC_ConfigChannel+0x4dc>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d10e      	bne.n	800235a <HAL_ADC_ConfigChannel+0x40a>
 800233c:	4829      	ldr	r0, [pc, #164]	@ (80023e4 <HAL_ADC_ConfigChannel+0x494>)
 800233e:	f7ff fa4b 	bl	80017d8 <LL_ADC_IsEnabled>
 8002342:	4604      	mov	r4, r0
 8002344:	4839      	ldr	r0, [pc, #228]	@ (800242c <HAL_ADC_ConfigChannel+0x4dc>)
 8002346:	f7ff fa47 	bl	80017d8 <LL_ADC_IsEnabled>
 800234a:	4603      	mov	r3, r0
 800234c:	4323      	orrs	r3, r4
 800234e:	2b00      	cmp	r3, #0
 8002350:	bf0c      	ite	eq
 8002352:	2301      	moveq	r3, #1
 8002354:	2300      	movne	r3, #0
 8002356:	b2db      	uxtb	r3, r3
 8002358:	e008      	b.n	800236c <HAL_ADC_ConfigChannel+0x41c>
 800235a:	4837      	ldr	r0, [pc, #220]	@ (8002438 <HAL_ADC_ConfigChannel+0x4e8>)
 800235c:	f7ff fa3c 	bl	80017d8 <LL_ADC_IsEnabled>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	bf0c      	ite	eq
 8002366:	2301      	moveq	r3, #1
 8002368:	2300      	movne	r3, #0
 800236a:	b2db      	uxtb	r3, r3
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 80b3 	beq.w	80024d8 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a31      	ldr	r2, [pc, #196]	@ (800243c <HAL_ADC_ConfigChannel+0x4ec>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d165      	bne.n	8002448 <HAL_ADC_ConfigChannel+0x4f8>
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d160      	bne.n	8002448 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a2b      	ldr	r2, [pc, #172]	@ (8002438 <HAL_ADC_ConfigChannel+0x4e8>)
 800238c:	4293      	cmp	r3, r2
 800238e:	f040 80b6 	bne.w	80024fe <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a13      	ldr	r2, [pc, #76]	@ (80023e4 <HAL_ADC_ConfigChannel+0x494>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d004      	beq.n	80023a6 <HAL_ADC_ConfigChannel+0x456>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a22      	ldr	r2, [pc, #136]	@ (800242c <HAL_ADC_ConfigChannel+0x4dc>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d101      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x45a>
 80023a6:	4a22      	ldr	r2, [pc, #136]	@ (8002430 <HAL_ADC_ConfigChannel+0x4e0>)
 80023a8:	e000      	b.n	80023ac <HAL_ADC_ConfigChannel+0x45c>
 80023aa:	4a22      	ldr	r2, [pc, #136]	@ (8002434 <HAL_ADC_ConfigChannel+0x4e4>)
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80023b2:	4619      	mov	r1, r3
 80023b4:	4610      	mov	r0, r2
 80023b6:	f7ff f85a 	bl	800146e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023ba:	4b21      	ldr	r3, [pc, #132]	@ (8002440 <HAL_ADC_ConfigChannel+0x4f0>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	099b      	lsrs	r3, r3, #6
 80023c0:	4a20      	ldr	r2, [pc, #128]	@ (8002444 <HAL_ADC_ConfigChannel+0x4f4>)
 80023c2:	fba2 2303 	umull	r2, r3, r2, r3
 80023c6:	099b      	lsrs	r3, r3, #6
 80023c8:	3301      	adds	r3, #1
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80023ce:	e002      	b.n	80023d6 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d1f9      	bne.n	80023d0 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80023dc:	e08f      	b.n	80024fe <HAL_ADC_ConfigChannel+0x5ae>
 80023de:	bf00      	nop
 80023e0:	47ff0000 	.word	0x47ff0000
 80023e4:	40022000 	.word	0x40022000
 80023e8:	04300002 	.word	0x04300002
 80023ec:	08600004 	.word	0x08600004
 80023f0:	0c900008 	.word	0x0c900008
 80023f4:	10c00010 	.word	0x10c00010
 80023f8:	14f00020 	.word	0x14f00020
 80023fc:	2a000400 	.word	0x2a000400
 8002400:	2e300800 	.word	0x2e300800
 8002404:	32601000 	.word	0x32601000
 8002408:	43210000 	.word	0x43210000
 800240c:	4b840000 	.word	0x4b840000
 8002410:	4fb80000 	.word	0x4fb80000
 8002414:	47520000 	.word	0x47520000
 8002418:	36902000 	.word	0x36902000
 800241c:	25b00200 	.word	0x25b00200
 8002420:	21800100 	.word	0x21800100
 8002424:	1d500080 	.word	0x1d500080
 8002428:	19200040 	.word	0x19200040
 800242c:	40022100 	.word	0x40022100
 8002430:	40022300 	.word	0x40022300
 8002434:	58026300 	.word	0x58026300
 8002438:	58026000 	.word	0x58026000
 800243c:	cb840000 	.word	0xcb840000
 8002440:	24000004 	.word	0x24000004
 8002444:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a31      	ldr	r2, [pc, #196]	@ (8002514 <HAL_ADC_ConfigChannel+0x5c4>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d11e      	bne.n	8002490 <HAL_ADC_ConfigChannel+0x540>
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d119      	bne.n	8002490 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a2d      	ldr	r2, [pc, #180]	@ (8002518 <HAL_ADC_ConfigChannel+0x5c8>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d14b      	bne.n	80024fe <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a2c      	ldr	r2, [pc, #176]	@ (800251c <HAL_ADC_ConfigChannel+0x5cc>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d004      	beq.n	800247a <HAL_ADC_ConfigChannel+0x52a>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a2a      	ldr	r2, [pc, #168]	@ (8002520 <HAL_ADC_ConfigChannel+0x5d0>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d101      	bne.n	800247e <HAL_ADC_ConfigChannel+0x52e>
 800247a:	4a2a      	ldr	r2, [pc, #168]	@ (8002524 <HAL_ADC_ConfigChannel+0x5d4>)
 800247c:	e000      	b.n	8002480 <HAL_ADC_ConfigChannel+0x530>
 800247e:	4a2a      	ldr	r2, [pc, #168]	@ (8002528 <HAL_ADC_ConfigChannel+0x5d8>)
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002486:	4619      	mov	r1, r3
 8002488:	4610      	mov	r0, r2
 800248a:	f7fe fff0 	bl	800146e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800248e:	e036      	b.n	80024fe <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a25      	ldr	r2, [pc, #148]	@ (800252c <HAL_ADC_ConfigChannel+0x5dc>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d131      	bne.n	80024fe <HAL_ADC_ConfigChannel+0x5ae>
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d12c      	bne.n	80024fe <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002518 <HAL_ADC_ConfigChannel+0x5c8>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d127      	bne.n	80024fe <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a1a      	ldr	r2, [pc, #104]	@ (800251c <HAL_ADC_ConfigChannel+0x5cc>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d004      	beq.n	80024c2 <HAL_ADC_ConfigChannel+0x572>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a18      	ldr	r2, [pc, #96]	@ (8002520 <HAL_ADC_ConfigChannel+0x5d0>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d101      	bne.n	80024c6 <HAL_ADC_ConfigChannel+0x576>
 80024c2:	4a18      	ldr	r2, [pc, #96]	@ (8002524 <HAL_ADC_ConfigChannel+0x5d4>)
 80024c4:	e000      	b.n	80024c8 <HAL_ADC_ConfigChannel+0x578>
 80024c6:	4a18      	ldr	r2, [pc, #96]	@ (8002528 <HAL_ADC_ConfigChannel+0x5d8>)
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024ce:	4619      	mov	r1, r3
 80024d0:	4610      	mov	r0, r2
 80024d2:	f7fe ffcc 	bl	800146e <LL_ADC_SetCommonPathInternalCh>
 80024d6:	e012      	b.n	80024fe <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024dc:	f043 0220 	orr.w	r2, r3, #32
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80024ea:	e008      	b.n	80024fe <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024f0:	f043 0220 	orr.w	r2, r3, #32
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002506:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800250a:	4618      	mov	r0, r3
 800250c:	3734      	adds	r7, #52	@ 0x34
 800250e:	46bd      	mov	sp, r7
 8002510:	bd90      	pop	{r4, r7, pc}
 8002512:	bf00      	nop
 8002514:	c7520000 	.word	0xc7520000
 8002518:	58026000 	.word	0x58026000
 800251c:	40022000 	.word	0x40022000
 8002520:	40022100 	.word	0x40022100
 8002524:	40022300 	.word	0x40022300
 8002528:	58026300 	.word	0x58026300
 800252c:	cfb80000 	.word	0xcfb80000

08002530 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff f94b 	bl	80017d8 <LL_ADC_IsEnabled>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d16e      	bne.n	8002626 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	689a      	ldr	r2, [r3, #8]
 800254e:	4b38      	ldr	r3, [pc, #224]	@ (8002630 <ADC_Enable+0x100>)
 8002550:	4013      	ands	r3, r2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00d      	beq.n	8002572 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800255a:	f043 0210 	orr.w	r2, r3, #16
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002566:	f043 0201 	orr.w	r2, r3, #1
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e05a      	b.n	8002628 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff f91a 	bl	80017b0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800257c:	f7fe ff28 	bl	80013d0 <HAL_GetTick>
 8002580:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a2b      	ldr	r2, [pc, #172]	@ (8002634 <ADC_Enable+0x104>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d004      	beq.n	8002596 <ADC_Enable+0x66>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a29      	ldr	r2, [pc, #164]	@ (8002638 <ADC_Enable+0x108>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d101      	bne.n	800259a <ADC_Enable+0x6a>
 8002596:	4b29      	ldr	r3, [pc, #164]	@ (800263c <ADC_Enable+0x10c>)
 8002598:	e000      	b.n	800259c <ADC_Enable+0x6c>
 800259a:	4b29      	ldr	r3, [pc, #164]	@ (8002640 <ADC_Enable+0x110>)
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff f89d 	bl	80016dc <LL_ADC_GetMultimode>
 80025a2:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a23      	ldr	r2, [pc, #140]	@ (8002638 <ADC_Enable+0x108>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d002      	beq.n	80025b4 <ADC_Enable+0x84>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	e000      	b.n	80025b6 <ADC_Enable+0x86>
 80025b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002634 <ADC_Enable+0x104>)
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	6812      	ldr	r2, [r2, #0]
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d02c      	beq.n	8002618 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d130      	bne.n	8002626 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80025c4:	e028      	b.n	8002618 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff f904 	bl	80017d8 <LL_ADC_IsEnabled>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d104      	bne.n	80025e0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff f8e8 	bl	80017b0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80025e0:	f7fe fef6 	bl	80013d0 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d914      	bls.n	8002618 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d00d      	beq.n	8002618 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002600:	f043 0210 	orr.w	r2, r3, #16
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800260c:	f043 0201 	orr.w	r2, r3, #1
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e007      	b.n	8002628 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b01      	cmp	r3, #1
 8002624:	d1cf      	bne.n	80025c6 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	8000003f 	.word	0x8000003f
 8002634:	40022000 	.word	0x40022000
 8002638:	40022100 	.word	0x40022100
 800263c:	40022300 	.word	0x40022300
 8002640:	58026300 	.word	0x58026300

08002644 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a7a      	ldr	r2, [pc, #488]	@ (800283c <ADC_ConfigureBoostMode+0x1f8>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d004      	beq.n	8002660 <ADC_ConfigureBoostMode+0x1c>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a79      	ldr	r2, [pc, #484]	@ (8002840 <ADC_ConfigureBoostMode+0x1fc>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d109      	bne.n	8002674 <ADC_ConfigureBoostMode+0x30>
 8002660:	4b78      	ldr	r3, [pc, #480]	@ (8002844 <ADC_ConfigureBoostMode+0x200>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002668:	2b00      	cmp	r3, #0
 800266a:	bf14      	ite	ne
 800266c:	2301      	movne	r3, #1
 800266e:	2300      	moveq	r3, #0
 8002670:	b2db      	uxtb	r3, r3
 8002672:	e008      	b.n	8002686 <ADC_ConfigureBoostMode+0x42>
 8002674:	4b74      	ldr	r3, [pc, #464]	@ (8002848 <ADC_ConfigureBoostMode+0x204>)
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800267c:	2b00      	cmp	r3, #0
 800267e:	bf14      	ite	ne
 8002680:	2301      	movne	r3, #1
 8002682:	2300      	moveq	r3, #0
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d01c      	beq.n	80026c4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800268a:	f002 fb13 	bl	8004cb4 <HAL_RCC_GetHCLKFreq>
 800268e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002698:	d010      	beq.n	80026bc <ADC_ConfigureBoostMode+0x78>
 800269a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800269e:	d873      	bhi.n	8002788 <ADC_ConfigureBoostMode+0x144>
 80026a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026a4:	d002      	beq.n	80026ac <ADC_ConfigureBoostMode+0x68>
 80026a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80026aa:	d16d      	bne.n	8002788 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	0c1b      	lsrs	r3, r3, #16
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026b8:	60fb      	str	r3, [r7, #12]
        break;
 80026ba:	e068      	b.n	800278e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	089b      	lsrs	r3, r3, #2
 80026c0:	60fb      	str	r3, [r7, #12]
        break;
 80026c2:	e064      	b.n	800278e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80026c4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80026c8:	f04f 0100 	mov.w	r1, #0
 80026cc:	f003 fd58 	bl	8006180 <HAL_RCCEx_GetPeriphCLKFreq>
 80026d0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80026da:	d051      	beq.n	8002780 <ADC_ConfigureBoostMode+0x13c>
 80026dc:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80026e0:	d854      	bhi.n	800278c <ADC_ConfigureBoostMode+0x148>
 80026e2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80026e6:	d047      	beq.n	8002778 <ADC_ConfigureBoostMode+0x134>
 80026e8:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80026ec:	d84e      	bhi.n	800278c <ADC_ConfigureBoostMode+0x148>
 80026ee:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80026f2:	d03d      	beq.n	8002770 <ADC_ConfigureBoostMode+0x12c>
 80026f4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80026f8:	d848      	bhi.n	800278c <ADC_ConfigureBoostMode+0x148>
 80026fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80026fe:	d033      	beq.n	8002768 <ADC_ConfigureBoostMode+0x124>
 8002700:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002704:	d842      	bhi.n	800278c <ADC_ConfigureBoostMode+0x148>
 8002706:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800270a:	d029      	beq.n	8002760 <ADC_ConfigureBoostMode+0x11c>
 800270c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002710:	d83c      	bhi.n	800278c <ADC_ConfigureBoostMode+0x148>
 8002712:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002716:	d01a      	beq.n	800274e <ADC_ConfigureBoostMode+0x10a>
 8002718:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800271c:	d836      	bhi.n	800278c <ADC_ConfigureBoostMode+0x148>
 800271e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002722:	d014      	beq.n	800274e <ADC_ConfigureBoostMode+0x10a>
 8002724:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002728:	d830      	bhi.n	800278c <ADC_ConfigureBoostMode+0x148>
 800272a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800272e:	d00e      	beq.n	800274e <ADC_ConfigureBoostMode+0x10a>
 8002730:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002734:	d82a      	bhi.n	800278c <ADC_ConfigureBoostMode+0x148>
 8002736:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800273a:	d008      	beq.n	800274e <ADC_ConfigureBoostMode+0x10a>
 800273c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002740:	d824      	bhi.n	800278c <ADC_ConfigureBoostMode+0x148>
 8002742:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002746:	d002      	beq.n	800274e <ADC_ConfigureBoostMode+0x10a>
 8002748:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800274c:	d11e      	bne.n	800278c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	0c9b      	lsrs	r3, r3, #18
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	fbb2 f3f3 	udiv	r3, r2, r3
 800275c:	60fb      	str	r3, [r7, #12]
        break;
 800275e:	e016      	b.n	800278e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	091b      	lsrs	r3, r3, #4
 8002764:	60fb      	str	r3, [r7, #12]
        break;
 8002766:	e012      	b.n	800278e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	095b      	lsrs	r3, r3, #5
 800276c:	60fb      	str	r3, [r7, #12]
        break;
 800276e:	e00e      	b.n	800278e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	099b      	lsrs	r3, r3, #6
 8002774:	60fb      	str	r3, [r7, #12]
        break;
 8002776:	e00a      	b.n	800278e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	09db      	lsrs	r3, r3, #7
 800277c:	60fb      	str	r3, [r7, #12]
        break;
 800277e:	e006      	b.n	800278e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	0a1b      	lsrs	r3, r3, #8
 8002784:	60fb      	str	r3, [r7, #12]
        break;
 8002786:	e002      	b.n	800278e <ADC_ConfigureBoostMode+0x14a>
        break;
 8002788:	bf00      	nop
 800278a:	e000      	b.n	800278e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800278c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800278e:	f7fe fe4f 	bl	8001430 <HAL_GetREVID>
 8002792:	4603      	mov	r3, r0
 8002794:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002798:	4293      	cmp	r3, r2
 800279a:	d815      	bhi.n	80027c8 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	4a2b      	ldr	r2, [pc, #172]	@ (800284c <ADC_ConfigureBoostMode+0x208>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d908      	bls.n	80027b6 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80027b2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80027b4:	e03e      	b.n	8002834 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027c4:	609a      	str	r2, [r3, #8]
}
 80027c6:	e035      	b.n	8002834 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	085b      	lsrs	r3, r3, #1
 80027cc:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	4a1f      	ldr	r2, [pc, #124]	@ (8002850 <ADC_ConfigureBoostMode+0x20c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d808      	bhi.n	80027e8 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689a      	ldr	r2, [r3, #8]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80027e4:	609a      	str	r2, [r3, #8]
}
 80027e6:	e025      	b.n	8002834 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	4a1a      	ldr	r2, [pc, #104]	@ (8002854 <ADC_ConfigureBoostMode+0x210>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d80a      	bhi.n	8002806 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002802:	609a      	str	r2, [r3, #8]
}
 8002804:	e016      	b.n	8002834 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	4a13      	ldr	r2, [pc, #76]	@ (8002858 <ADC_ConfigureBoostMode+0x214>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d80a      	bhi.n	8002824 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002820:	609a      	str	r2, [r3, #8]
}
 8002822:	e007      	b.n	8002834 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	689a      	ldr	r2, [r3, #8]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002832:	609a      	str	r2, [r3, #8]
}
 8002834:	bf00      	nop
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40022000 	.word	0x40022000
 8002840:	40022100 	.word	0x40022100
 8002844:	40022300 	.word	0x40022300
 8002848:	58026300 	.word	0x58026300
 800284c:	01312d00 	.word	0x01312d00
 8002850:	005f5e10 	.word	0x005f5e10
 8002854:	00bebc20 	.word	0x00bebc20
 8002858:	017d7840 	.word	0x017d7840

0800285c <LL_ADC_IsEnabled>:
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	2b01      	cmp	r3, #1
 800286e:	d101      	bne.n	8002874 <LL_ADC_IsEnabled+0x18>
 8002870:	2301      	movs	r3, #1
 8002872:	e000      	b.n	8002876 <LL_ADC_IsEnabled+0x1a>
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <LL_ADC_REG_IsConversionOngoing>:
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	2b04      	cmp	r3, #4
 8002894:	d101      	bne.n	800289a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002896:	2301      	movs	r3, #1
 8002898:	e000      	b.n	800289c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80028a8:	b590      	push	{r4, r7, lr}
 80028aa:	b09f      	sub	sp, #124	@ 0x7c
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028b2:	2300      	movs	r3, #0
 80028b4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d101      	bne.n	80028c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80028c2:	2302      	movs	r3, #2
 80028c4:	e0be      	b.n	8002a44 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2201      	movs	r2, #1
 80028ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80028ce:	2300      	movs	r3, #0
 80028d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80028d2:	2300      	movs	r3, #0
 80028d4:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a5c      	ldr	r2, [pc, #368]	@ (8002a4c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d102      	bne.n	80028e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80028e0:	4b5b      	ldr	r3, [pc, #364]	@ (8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80028e2:	60bb      	str	r3, [r7, #8]
 80028e4:	e001      	b.n	80028ea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80028e6:	2300      	movs	r3, #0
 80028e8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d10b      	bne.n	8002908 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f4:	f043 0220 	orr.w	r2, r3, #32
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e09d      	b.n	8002a44 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff ffb9 	bl	8002882 <LL_ADC_REG_IsConversionOngoing>
 8002910:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff ffb3 	bl	8002882 <LL_ADC_REG_IsConversionOngoing>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d17f      	bne.n	8002a22 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002922:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002924:	2b00      	cmp	r3, #0
 8002926:	d17c      	bne.n	8002a22 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a47      	ldr	r2, [pc, #284]	@ (8002a4c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d004      	beq.n	800293c <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a46      	ldr	r2, [pc, #280]	@ (8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d101      	bne.n	8002940 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 800293c:	4b45      	ldr	r3, [pc, #276]	@ (8002a54 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800293e:	e000      	b.n	8002942 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002940:	4b45      	ldr	r3, [pc, #276]	@ (8002a58 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002942:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d039      	beq.n	80029c0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800294c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	431a      	orrs	r2, r3
 800295a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800295c:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a3a      	ldr	r2, [pc, #232]	@ (8002a4c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d004      	beq.n	8002972 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a38      	ldr	r2, [pc, #224]	@ (8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d10e      	bne.n	8002990 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002972:	4836      	ldr	r0, [pc, #216]	@ (8002a4c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002974:	f7ff ff72 	bl	800285c <LL_ADC_IsEnabled>
 8002978:	4604      	mov	r4, r0
 800297a:	4835      	ldr	r0, [pc, #212]	@ (8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800297c:	f7ff ff6e 	bl	800285c <LL_ADC_IsEnabled>
 8002980:	4603      	mov	r3, r0
 8002982:	4323      	orrs	r3, r4
 8002984:	2b00      	cmp	r3, #0
 8002986:	bf0c      	ite	eq
 8002988:	2301      	moveq	r3, #1
 800298a:	2300      	movne	r3, #0
 800298c:	b2db      	uxtb	r3, r3
 800298e:	e008      	b.n	80029a2 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8002990:	4832      	ldr	r0, [pc, #200]	@ (8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002992:	f7ff ff63 	bl	800285c <LL_ADC_IsEnabled>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	bf0c      	ite	eq
 800299c:	2301      	moveq	r3, #1
 800299e:	2300      	movne	r3, #0
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d047      	beq.n	8002a36 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80029a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029a8:	689a      	ldr	r2, [r3, #8]
 80029aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002a60 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80029ac:	4013      	ands	r3, r2
 80029ae:	683a      	ldr	r2, [r7, #0]
 80029b0:	6811      	ldr	r1, [r2, #0]
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	6892      	ldr	r2, [r2, #8]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	431a      	orrs	r2, r3
 80029ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029bc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029be:	e03a      	b.n	8002a36 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80029c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80029c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029ca:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a1e      	ldr	r2, [pc, #120]	@ (8002a4c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d004      	beq.n	80029e0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a1d      	ldr	r2, [pc, #116]	@ (8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d10e      	bne.n	80029fe <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80029e0:	481a      	ldr	r0, [pc, #104]	@ (8002a4c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80029e2:	f7ff ff3b 	bl	800285c <LL_ADC_IsEnabled>
 80029e6:	4604      	mov	r4, r0
 80029e8:	4819      	ldr	r0, [pc, #100]	@ (8002a50 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80029ea:	f7ff ff37 	bl	800285c <LL_ADC_IsEnabled>
 80029ee:	4603      	mov	r3, r0
 80029f0:	4323      	orrs	r3, r4
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	bf0c      	ite	eq
 80029f6:	2301      	moveq	r3, #1
 80029f8:	2300      	movne	r3, #0
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	e008      	b.n	8002a10 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80029fe:	4817      	ldr	r0, [pc, #92]	@ (8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002a00:	f7ff ff2c 	bl	800285c <LL_ADC_IsEnabled>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	bf0c      	ite	eq
 8002a0a:	2301      	moveq	r3, #1
 8002a0c:	2300      	movne	r3, #0
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d010      	beq.n	8002a36 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	4b11      	ldr	r3, [pc, #68]	@ (8002a60 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002a1e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a20:	e009      	b.n	8002a36 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a26:	f043 0220 	orr.w	r2, r3, #32
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002a34:	e000      	b.n	8002a38 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a36:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a40:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	377c      	adds	r7, #124	@ 0x7c
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd90      	pop	{r4, r7, pc}
 8002a4c:	40022000 	.word	0x40022000
 8002a50:	40022100 	.word	0x40022100
 8002a54:	40022300 	.word	0x40022300
 8002a58:	58026300 	.word	0x58026300
 8002a5c:	58026000 	.word	0x58026000
 8002a60:	fffff0e0 	.word	0xfffff0e0

08002a64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a74:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa4 <__NVIC_SetPriorityGrouping+0x40>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a80:	4013      	ands	r3, r2
 8002a82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a8c:	4b06      	ldr	r3, [pc, #24]	@ (8002aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a92:	4a04      	ldr	r2, [pc, #16]	@ (8002aa4 <__NVIC_SetPriorityGrouping+0x40>)
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	60d3      	str	r3, [r2, #12]
}
 8002a98:	bf00      	nop
 8002a9a:	3714      	adds	r7, #20
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr
 8002aa4:	e000ed00 	.word	0xe000ed00
 8002aa8:	05fa0000 	.word	0x05fa0000

08002aac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ab0:	4b04      	ldr	r3, [pc, #16]	@ (8002ac4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	0a1b      	lsrs	r3, r3, #8
 8002ab6:	f003 0307 	and.w	r3, r3, #7
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ad2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	db0b      	blt.n	8002af2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ada:	88fb      	ldrh	r3, [r7, #6]
 8002adc:	f003 021f 	and.w	r2, r3, #31
 8002ae0:	4907      	ldr	r1, [pc, #28]	@ (8002b00 <__NVIC_EnableIRQ+0x38>)
 8002ae2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ae6:	095b      	lsrs	r3, r3, #5
 8002ae8:	2001      	movs	r0, #1
 8002aea:	fa00 f202 	lsl.w	r2, r0, r2
 8002aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002af2:	bf00      	nop
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	e000e100 	.word	0xe000e100

08002b04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	6039      	str	r1, [r7, #0]
 8002b0e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002b10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	db0a      	blt.n	8002b2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	490c      	ldr	r1, [pc, #48]	@ (8002b50 <__NVIC_SetPriority+0x4c>)
 8002b1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b22:	0112      	lsls	r2, r2, #4
 8002b24:	b2d2      	uxtb	r2, r2
 8002b26:	440b      	add	r3, r1
 8002b28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b2c:	e00a      	b.n	8002b44 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	b2da      	uxtb	r2, r3
 8002b32:	4908      	ldr	r1, [pc, #32]	@ (8002b54 <__NVIC_SetPriority+0x50>)
 8002b34:	88fb      	ldrh	r3, [r7, #6]
 8002b36:	f003 030f 	and.w	r3, r3, #15
 8002b3a:	3b04      	subs	r3, #4
 8002b3c:	0112      	lsls	r2, r2, #4
 8002b3e:	b2d2      	uxtb	r2, r2
 8002b40:	440b      	add	r3, r1
 8002b42:	761a      	strb	r2, [r3, #24]
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr
 8002b50:	e000e100 	.word	0xe000e100
 8002b54:	e000ed00 	.word	0xe000ed00

08002b58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b089      	sub	sp, #36	@ 0x24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f1c3 0307 	rsb	r3, r3, #7
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	bf28      	it	cs
 8002b76:	2304      	movcs	r3, #4
 8002b78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	3304      	adds	r3, #4
 8002b7e:	2b06      	cmp	r3, #6
 8002b80:	d902      	bls.n	8002b88 <NVIC_EncodePriority+0x30>
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	3b03      	subs	r3, #3
 8002b86:	e000      	b.n	8002b8a <NVIC_EncodePriority+0x32>
 8002b88:	2300      	movs	r3, #0
 8002b8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	43da      	mvns	r2, r3
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	401a      	ands	r2, r3
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ba0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8002baa:	43d9      	mvns	r1, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb0:	4313      	orrs	r3, r2
         );
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3724      	adds	r7, #36	@ 0x24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
	...

08002bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bd0:	d301      	bcc.n	8002bd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e00f      	b.n	8002bf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c00 <SysTick_Config+0x40>)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bde:	210f      	movs	r1, #15
 8002be0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002be4:	f7ff ff8e 	bl	8002b04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002be8:	4b05      	ldr	r3, [pc, #20]	@ (8002c00 <SysTick_Config+0x40>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bee:	4b04      	ldr	r3, [pc, #16]	@ (8002c00 <SysTick_Config+0x40>)
 8002bf0:	2207      	movs	r2, #7
 8002bf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	e000e010 	.word	0xe000e010

08002c04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7ff ff29 	bl	8002a64 <__NVIC_SetPriorityGrouping>
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	4603      	mov	r3, r0
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
 8002c26:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c28:	f7ff ff40 	bl	8002aac <__NVIC_GetPriorityGrouping>
 8002c2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	68b9      	ldr	r1, [r7, #8]
 8002c32:	6978      	ldr	r0, [r7, #20]
 8002c34:	f7ff ff90 	bl	8002b58 <NVIC_EncodePriority>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c3e:	4611      	mov	r1, r2
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff ff5f 	bl	8002b04 <__NVIC_SetPriority>
}
 8002c46:	bf00      	nop
 8002c48:	3718      	adds	r7, #24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b082      	sub	sp, #8
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	4603      	mov	r3, r0
 8002c56:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c58:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff ff33 	bl	8002ac8 <__NVIC_EnableIRQ>
}
 8002c62:	bf00      	nop
 8002c64:	3708      	adds	r7, #8
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	b082      	sub	sp, #8
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f7ff ffa4 	bl	8002bc0 <SysTick_Config>
 8002c78:	4603      	mov	r3, r0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8002c82:	b480      	push	{r7}
 8002c84:	b087      	sub	sp, #28
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	60f8      	str	r0, [r7, #12]
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	607a      	str	r2, [r7, #4]
 8002c8e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002c90:	2300      	movs	r3, #0
 8002c92:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e00a      	b.n	8002cb4 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8002c9e:	7afb      	ldrb	r3, [r7, #11]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d103      	bne.n	8002cac <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	605a      	str	r2, [r3, #4]
      break;
 8002caa:	e002      	b.n	8002cb2 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	75fb      	strb	r3, [r7, #23]
      break;
 8002cb0:	bf00      	nop
  }

  return status;
 8002cb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	371c      	adds	r7, #28
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e003      	b.n	8002cdc <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002cda:	2300      	movs	r3, #0
  }
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	0c1b      	lsrs	r3, r3, #16
 8002cf6:	f003 0303 	and.w	r3, r3, #3
 8002cfa:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f003 031f 	and.w	r3, r3, #31
 8002d04:	2201      	movs	r2, #1
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	011a      	lsls	r2, r3, #4
 8002d10:	4b0c      	ldr	r3, [pc, #48]	@ (8002d44 <HAL_EXTI_IRQHandler+0x5c>)
 8002d12:	4413      	add	r3, r2
 8002d14:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d009      	beq.n	8002d3a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d002      	beq.n	8002d3a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	4798      	blx	r3
    }
  }
}
 8002d3a:	bf00      	nop
 8002d3c:	3718      	adds	r7, #24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	58000088 	.word	0x58000088

08002d48 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b098      	sub	sp, #96	@ 0x60
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002d50:	4a84      	ldr	r2, [pc, #528]	@ (8002f64 <HAL_FDCAN_Init+0x21c>)
 8002d52:	f107 030c 	add.w	r3, r7, #12
 8002d56:	4611      	mov	r1, r2
 8002d58:	224c      	movs	r2, #76	@ 0x4c
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f005 fd12 	bl	8008784 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e1c6      	b.n	80030f8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a7e      	ldr	r2, [pc, #504]	@ (8002f68 <HAL_FDCAN_Init+0x220>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d106      	bne.n	8002d82 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d106      	bne.n	8002d9c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7fd ff28 	bl	8000bec <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	699a      	ldr	r2, [r3, #24]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f022 0210 	bic.w	r2, r2, #16
 8002daa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002dac:	f7fe fb10 	bl	80013d0 <HAL_GetTick>
 8002db0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002db2:	e014      	b.n	8002dde <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002db4:	f7fe fb0c 	bl	80013d0 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b0a      	cmp	r3, #10
 8002dc0:	d90d      	bls.n	8002dde <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002dc8:	f043 0201 	orr.w	r2, r3, #1
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2203      	movs	r2, #3
 8002dd6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e18c      	b.n	80030f8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	f003 0308 	and.w	r3, r3, #8
 8002de8:	2b08      	cmp	r3, #8
 8002dea:	d0e3      	beq.n	8002db4 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	699a      	ldr	r2, [r3, #24]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f042 0201 	orr.w	r2, r2, #1
 8002dfa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002dfc:	f7fe fae8 	bl	80013d0 <HAL_GetTick>
 8002e00:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002e02:	e014      	b.n	8002e2e <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002e04:	f7fe fae4 	bl	80013d0 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b0a      	cmp	r3, #10
 8002e10:	d90d      	bls.n	8002e2e <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e18:	f043 0201 	orr.w	r2, r3, #1
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2203      	movs	r2, #3
 8002e26:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e164      	b.n	80030f8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	f003 0301 	and.w	r3, r3, #1
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0e3      	beq.n	8002e04 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	699a      	ldr	r2, [r3, #24]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f042 0202 	orr.w	r2, r2, #2
 8002e4a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	7c1b      	ldrb	r3, [r3, #16]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d108      	bne.n	8002e66 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	699a      	ldr	r2, [r3, #24]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e62:	619a      	str	r2, [r3, #24]
 8002e64:	e007      	b.n	8002e76 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	699a      	ldr	r2, [r3, #24]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e74:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	7c5b      	ldrb	r3, [r3, #17]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d108      	bne.n	8002e90 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	699a      	ldr	r2, [r3, #24]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e8c:	619a      	str	r2, [r3, #24]
 8002e8e:	e007      	b.n	8002ea0 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	699a      	ldr	r2, [r3, #24]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e9e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	7c9b      	ldrb	r3, [r3, #18]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d108      	bne.n	8002eba <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	699a      	ldr	r2, [r3, #24]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002eb6:	619a      	str	r2, [r3, #24]
 8002eb8:	e007      	b.n	8002eca <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	699a      	ldr	r2, [r3, #24]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ec8:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	430a      	orrs	r2, r1
 8002ede:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	699a      	ldr	r2, [r3, #24]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002eee:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	691a      	ldr	r2, [r3, #16]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 0210 	bic.w	r2, r2, #16
 8002efe:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d108      	bne.n	8002f1a <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	699a      	ldr	r2, [r3, #24]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 0204 	orr.w	r2, r2, #4
 8002f16:	619a      	str	r2, [r3, #24]
 8002f18:	e030      	b.n	8002f7c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d02c      	beq.n	8002f7c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d020      	beq.n	8002f6c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	699a      	ldr	r2, [r3, #24]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002f38:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	691a      	ldr	r2, [r3, #16]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 0210 	orr.w	r2, r2, #16
 8002f48:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	2b03      	cmp	r3, #3
 8002f50:	d114      	bne.n	8002f7c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	699a      	ldr	r2, [r3, #24]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f042 0220 	orr.w	r2, r2, #32
 8002f60:	619a      	str	r2, [r3, #24]
 8002f62:	e00b      	b.n	8002f7c <HAL_FDCAN_Init+0x234>
 8002f64:	080087b8 	.word	0x080087b8
 8002f68:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	699a      	ldr	r2, [r3, #24]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f042 0220 	orr.w	r2, r2, #32
 8002f7a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	3b01      	subs	r3, #1
 8002f82:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	3b01      	subs	r3, #1
 8002f8a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002f8c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002f94:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002fa4:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002fa6:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fb0:	d115      	bne.n	8002fde <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb6:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002fc0:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002fca:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002fda:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002fdc:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00a      	beq.n	8002ffc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003004:	4413      	add	r3, r2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d011      	beq.n	800302e <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003012:	f023 0107 	bic.w	r1, r3, #7
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	3360      	adds	r3, #96	@ 0x60
 800301e:	443b      	add	r3, r7
 8003020:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	430a      	orrs	r2, r1
 800302a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	2b00      	cmp	r3, #0
 8003034:	d011      	beq.n	800305a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800303e:	f023 0107 	bic.w	r1, r3, #7
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	3360      	adds	r3, #96	@ 0x60
 800304a:	443b      	add	r3, r7
 800304c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	430a      	orrs	r2, r1
 8003056:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800305e:	2b00      	cmp	r3, #0
 8003060:	d012      	beq.n	8003088 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800306a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	3360      	adds	r3, #96	@ 0x60
 8003076:	443b      	add	r3, r7
 8003078:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800307c:	011a      	lsls	r2, r3, #4
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800308c:	2b00      	cmp	r3, #0
 800308e:	d012      	beq.n	80030b6 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003098:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	3360      	adds	r3, #96	@ 0x60
 80030a4:	443b      	add	r3, r7
 80030a6:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80030aa:	021a      	lsls	r2, r3, #8
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a11      	ldr	r2, [pc, #68]	@ (8003100 <HAL_FDCAN_Init+0x3b8>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d107      	bne.n	80030d0 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f022 0203 	bic.w	r2, r2, #3
 80030ce:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f000 f92d 	bl	8003348 <FDCAN_CalcultateRamBlockAddresses>
 80030ee:	4603      	mov	r3, r0
 80030f0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80030f4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3760      	adds	r7, #96	@ 0x60
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	4000a000 	.word	0x4000a000

08003104 <HAL_FDCAN_DeInit>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_DeInit(FDCAN_HandleTypeDef *hfdcan)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d101      	bne.n	8003116 <HAL_FDCAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e016      	b.n	8003144 <HAL_FDCAN_DeInit+0x40>

  /* Check function parameters */
  assert_param(IS_FDCAN_ALL_INSTANCE(hfdcan->Instance));

  /* Stop the FDCAN module: return value is voluntary ignored */
  (void)HAL_FDCAN_Stop(hfdcan);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 f843 	bl	80031a2 <HAL_FDCAN_Stop>

  /* Disable Interrupt lines */
  CLEAR_BIT(hfdcan->Instance->ILE, (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1));
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 0203 	bic.w	r2, r2, #3
 800312a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* DeInit the low level hardware: CLOCK, NVIC */
  hfdcan->MspDeInitCallback(hfdcan);
#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_FDCAN_MspDeInit(hfdcan);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f7fd fdc7 	bl	8000cc0 <HAL_FDCAN_MspDeInit>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Reset the FDCAN ErrorCode */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Change FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_RESET;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Return function status */
  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2b01      	cmp	r3, #1
 800315e:	d111      	bne.n	8003184 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2202      	movs	r2, #2
 8003164:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	699a      	ldr	r2, [r3, #24]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 0201 	bic.w	r2, r2, #1
 8003176:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8003180:	2300      	movs	r3, #0
 8003182:	e008      	b.n	8003196 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800318a:	f043 0204 	orr.w	r2, r3, #4
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
  }
}
 8003196:	4618      	mov	r0, r3
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr

080031a2 <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 80031a2:	b480      	push	{r7}
 80031a4:	b085      	sub	sp, #20
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 80031aa:	2300      	movs	r3, #0
 80031ac:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d15b      	bne.n	8003272 <HAL_FDCAN_Stop+0xd0>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	699a      	ldr	r2, [r3, #24]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f042 0201 	orr.w	r2, r2, #1
 80031c8:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80031ca:	e013      	b.n	80031f4 <HAL_FDCAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_COUNT)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2b32      	cmp	r3, #50	@ 0x32
 80031d0:	d90d      	bls.n	80031ee <HAL_FDCAN_Stop+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031d8:	f043 0201 	orr.w	r2, r3, #1
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2203      	movs	r2, #3
 80031e6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

        return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e04a      	b.n	8003284 <HAL_FDCAN_Stop+0xe2>
      }

      /* Increment counter */
      Counter++;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	3301      	adds	r3, #1
 80031f2:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d0e4      	beq.n	80031cc <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 8003202:	2300      	movs	r3, #0
 8003204:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	699a      	ldr	r2, [r3, #24]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0210 	bic.w	r2, r2, #16
 8003214:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003216:	e013      	b.n	8003240 <HAL_FDCAN_Stop+0x9e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_COUNT)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2b32      	cmp	r3, #50	@ 0x32
 800321c:	d90d      	bls.n	800323a <HAL_FDCAN_Stop+0x98>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003224:	f043 0201 	orr.w	r2, r3, #1
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2203      	movs	r2, #3
 8003232:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

        return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e024      	b.n	8003284 <HAL_FDCAN_Stop+0xe2>
      }

      /* Increment counter */
      Counter++;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	3301      	adds	r3, #1
 800323e:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	2b08      	cmp	r3, #8
 800324c:	d0e4      	beq.n	8003218 <HAL_FDCAN_Stop+0x76>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	699a      	ldr	r2, [r3, #24]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f042 0202 	orr.w	r2, r2, #2
 800325c:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Return function status */
    return HAL_OK;
 800326e:	2300      	movs	r3, #0
 8003270:	e008      	b.n	8003284 <HAL_FDCAN_Stop+0xe2>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003278:	f043 0208 	orr.w	r2, r3, #8
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
  }
}
 8003284:	4618      	mov	r0, r3
 8003286:	3714      	adds	r7, #20
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	d141      	bne.n	800332c <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80032b0:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d109      	bne.n	80032cc <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032be:	f043 0220 	orr.w	r2, r3, #32
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e038      	b.n	800333e <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80032d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d009      	beq.n	80032f0 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032e2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e026      	b.n	800333e <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80032f8:	0c1b      	lsrs	r3, r3, #16
 80032fa:	f003 031f 	and.w	r3, r3, #31
 80032fe:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	68b9      	ldr	r1, [r7, #8]
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 f9a4 	bl	8003654 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2101      	movs	r1, #1
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	fa01 f202 	lsl.w	r2, r1, r2
 8003318:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800331c:	2201      	movs	r2, #1
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	409a      	lsls	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8003328:	2300      	movs	r3, #0
 800332a:	e008      	b.n	800333e <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003332:	f043 0208 	orr.w	r2, r3, #8
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
  }
}
 800333e:	4618      	mov	r0, r3
 8003340:	3718      	adds	r7, #24
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
	...

08003348 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003354:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800335e:	4ba7      	ldr	r3, [pc, #668]	@ (80035fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003360:	4013      	ands	r3, r2
 8003362:	68ba      	ldr	r2, [r7, #8]
 8003364:	0091      	lsls	r1, r2, #2
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	6812      	ldr	r2, [r2, #0]
 800336a:	430b      	orrs	r3, r1
 800336c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003378:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003380:	041a      	lsls	r2, r3, #16
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	4413      	add	r3, r2
 8003394:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800339e:	4b97      	ldr	r3, [pc, #604]	@ (80035fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80033a0:	4013      	ands	r3, r2
 80033a2:	68ba      	ldr	r2, [r7, #8]
 80033a4:	0091      	lsls	r1, r2, #2
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	6812      	ldr	r2, [r2, #0]
 80033aa:	430b      	orrs	r3, r1
 80033ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033b8:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033c0:	041a      	lsls	r2, r3, #16
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	68ba      	ldr	r2, [r7, #8]
 80033d4:	4413      	add	r3, r2
 80033d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80033e0:	4b86      	ldr	r3, [pc, #536]	@ (80035fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80033e2:	4013      	ands	r3, r2
 80033e4:	68ba      	ldr	r2, [r7, #8]
 80033e6:	0091      	lsls	r1, r2, #2
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	6812      	ldr	r2, [r2, #0]
 80033ec:	430b      	orrs	r3, r1
 80033ee:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80033fa:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003402:	041a      	lsls	r2, r3, #16
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	430a      	orrs	r2, r1
 800340a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003416:	fb02 f303 	mul.w	r3, r2, r3
 800341a:	68ba      	ldr	r2, [r7, #8]
 800341c:	4413      	add	r3, r2
 800341e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003428:	4b74      	ldr	r3, [pc, #464]	@ (80035fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800342a:	4013      	ands	r3, r2
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	0091      	lsls	r1, r2, #2
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6812      	ldr	r2, [r2, #0]
 8003434:	430b      	orrs	r3, r1
 8003436:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003442:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344a:	041a      	lsls	r2, r3, #16
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	430a      	orrs	r2, r1
 8003452:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800345e:	fb02 f303 	mul.w	r3, r2, r3
 8003462:	68ba      	ldr	r2, [r7, #8]
 8003464:	4413      	add	r3, r2
 8003466:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003470:	4b62      	ldr	r3, [pc, #392]	@ (80035fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003472:	4013      	ands	r3, r2
 8003474:	68ba      	ldr	r2, [r7, #8]
 8003476:	0091      	lsls	r1, r2, #2
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	6812      	ldr	r2, [r2, #0]
 800347c:	430b      	orrs	r3, r1
 800347e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800348a:	fb02 f303 	mul.w	r3, r2, r3
 800348e:	68ba      	ldr	r2, [r7, #8]
 8003490:	4413      	add	r3, r2
 8003492:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800349c:	4b57      	ldr	r3, [pc, #348]	@ (80035fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800349e:	4013      	ands	r3, r2
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	0091      	lsls	r1, r2, #2
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	6812      	ldr	r2, [r2, #0]
 80034a8:	430b      	orrs	r3, r1
 80034aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80034b6:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034be:	041a      	lsls	r2, r3, #16
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	430a      	orrs	r2, r1
 80034c6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	68ba      	ldr	r2, [r7, #8]
 80034d2:	4413      	add	r3, r2
 80034d4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80034de:	4b47      	ldr	r3, [pc, #284]	@ (80035fc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80034e0:	4013      	ands	r3, r2
 80034e2:	68ba      	ldr	r2, [r7, #8]
 80034e4:	0091      	lsls	r1, r2, #2
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6812      	ldr	r2, [r2, #0]
 80034ea:	430b      	orrs	r3, r1
 80034ec:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80034f8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003500:	041a      	lsls	r2, r3, #16
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	430a      	orrs	r2, r1
 8003508:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003514:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800351c:	061a      	lsls	r2, r3, #24
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800352c:	4b34      	ldr	r3, [pc, #208]	@ (8003600 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800352e:	4413      	add	r3, r2
 8003530:	009a      	lsls	r2, r3, #2
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	441a      	add	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	441a      	add	r2, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355e:	6879      	ldr	r1, [r7, #4]
 8003560:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003562:	fb01 f303 	mul.w	r3, r1, r3
 8003566:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003568:	441a      	add	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800357a:	fb01 f303 	mul.w	r3, r1, r3
 800357e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003580:	441a      	add	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800358e:	6879      	ldr	r1, [r7, #4]
 8003590:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003592:	fb01 f303 	mul.w	r3, r1, r3
 8003596:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003598:	441a      	add	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035aa:	00db      	lsls	r3, r3, #3
 80035ac:	441a      	add	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80035c2:	fb01 f303 	mul.w	r3, r1, r3
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	441a      	add	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035da:	6879      	ldr	r1, [r7, #4]
 80035dc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80035de:	fb01 f303 	mul.w	r3, r1, r3
 80035e2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80035e4:	441a      	add	r2, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f2:	4a04      	ldr	r2, [pc, #16]	@ (8003604 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d915      	bls.n	8003624 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80035f8:	e006      	b.n	8003608 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80035fa:	bf00      	nop
 80035fc:	ffff0003 	.word	0xffff0003
 8003600:	10002b00 	.word	0x10002b00
 8003604:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800360e:	f043 0220 	orr.w	r2, r3, #32
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2203      	movs	r2, #3
 800361c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e010      	b.n	8003646 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003628:	60fb      	str	r3, [r7, #12]
 800362a:	e005      	b.n	8003638 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	3304      	adds	r3, #4
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	429a      	cmp	r2, r3
 8003642:	d3f3      	bcc.n	800362c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3714      	adds	r7, #20
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop

08003654 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8003654:	b480      	push	{r7}
 8003656:	b089      	sub	sp, #36	@ 0x24
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
 8003660:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10a      	bne.n	8003680 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8003672:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800367a:	4313      	orrs	r3, r2
 800367c:	61fb      	str	r3, [r7, #28]
 800367e:	e00a      	b.n	8003696 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003688:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800368e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003690:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003694:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	6a1b      	ldr	r3, [r3, #32]
 800369a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80036a0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80036a6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80036ac:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80036b4:	4313      	orrs	r3, r2
 80036b6:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036c2:	6839      	ldr	r1, [r7, #0]
 80036c4:	fb01 f303 	mul.w	r3, r1, r3
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	4413      	add	r3, r2
 80036cc:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	69fa      	ldr	r2, [r7, #28]
 80036d2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	3304      	adds	r3, #4
 80036d8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	3304      	adds	r3, #4
 80036e4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80036e6:	2300      	movs	r3, #0
 80036e8:	617b      	str	r3, [r7, #20]
 80036ea:	e020      	b.n	800372e <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	3303      	adds	r3, #3
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	4413      	add	r3, r2
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	3302      	adds	r3, #2
 80036fc:	6879      	ldr	r1, [r7, #4]
 80036fe:	440b      	add	r3, r1
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003704:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	3301      	adds	r3, #1
 800370a:	6879      	ldr	r1, [r7, #4]
 800370c:	440b      	add	r3, r1
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003712:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003714:	6879      	ldr	r1, [r7, #4]
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	440a      	add	r2, r1
 800371a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800371c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	3304      	adds	r3, #4
 8003726:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	3304      	adds	r3, #4
 800372c:	617b      	str	r3, [r7, #20]
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	4a06      	ldr	r2, [pc, #24]	@ (800374c <FDCAN_CopyMessageToRAM+0xf8>)
 8003734:	5cd3      	ldrb	r3, [r2, r3]
 8003736:	461a      	mov	r2, r3
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	4293      	cmp	r3, r2
 800373c:	d3d6      	bcc.n	80036ec <FDCAN_CopyMessageToRAM+0x98>
  }
}
 800373e:	bf00      	nop
 8003740:	bf00      	nop
 8003742:	3724      	adds	r7, #36	@ 0x24
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr
 800374c:	08008820 	.word	0x08008820

08003750 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003750:	b480      	push	{r7}
 8003752:	b089      	sub	sp, #36	@ 0x24
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800375a:	2300      	movs	r3, #0
 800375c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800375e:	4b89      	ldr	r3, [pc, #548]	@ (8003984 <HAL_GPIO_Init+0x234>)
 8003760:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003762:	e194      	b.n	8003a8e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	2101      	movs	r1, #1
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	fa01 f303 	lsl.w	r3, r1, r3
 8003770:	4013      	ands	r3, r2
 8003772:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 8186 	beq.w	8003a88 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f003 0303 	and.w	r3, r3, #3
 8003784:	2b01      	cmp	r3, #1
 8003786:	d005      	beq.n	8003794 <HAL_GPIO_Init+0x44>
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 0303 	and.w	r3, r3, #3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d130      	bne.n	80037f6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	2203      	movs	r2, #3
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	43db      	mvns	r3, r3
 80037a6:	69ba      	ldr	r2, [r7, #24]
 80037a8:	4013      	ands	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	68da      	ldr	r2, [r3, #12]
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037ca:	2201      	movs	r2, #1
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	fa02 f303 	lsl.w	r3, r2, r3
 80037d2:	43db      	mvns	r3, r3
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	4013      	ands	r3, r2
 80037d8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	091b      	lsrs	r3, r3, #4
 80037e0:	f003 0201 	and.w	r2, r3, #1
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f003 0303 	and.w	r3, r3, #3
 80037fe:	2b03      	cmp	r3, #3
 8003800:	d017      	beq.n	8003832 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	2203      	movs	r2, #3
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	43db      	mvns	r3, r3
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	4013      	ands	r3, r2
 8003818:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	005b      	lsls	r3, r3, #1
 8003822:	fa02 f303 	lsl.w	r3, r2, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4313      	orrs	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	69ba      	ldr	r2, [r7, #24]
 8003830:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f003 0303 	and.w	r3, r3, #3
 800383a:	2b02      	cmp	r3, #2
 800383c:	d123      	bne.n	8003886 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	08da      	lsrs	r2, r3, #3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	3208      	adds	r2, #8
 8003846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800384a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	f003 0307 	and.w	r3, r3, #7
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	220f      	movs	r2, #15
 8003856:	fa02 f303 	lsl.w	r3, r2, r3
 800385a:	43db      	mvns	r3, r3
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	4013      	ands	r3, r2
 8003860:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	691a      	ldr	r2, [r3, #16]
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	f003 0307 	and.w	r3, r3, #7
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	fa02 f303 	lsl.w	r3, r2, r3
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	4313      	orrs	r3, r2
 8003876:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	08da      	lsrs	r2, r3, #3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3208      	adds	r2, #8
 8003880:	69b9      	ldr	r1, [r7, #24]
 8003882:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	2203      	movs	r2, #3
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	43db      	mvns	r3, r3
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	4013      	ands	r3, r2
 800389c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f003 0203 	and.w	r2, r3, #3
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	fa02 f303 	lsl.w	r3, r2, r3
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	69ba      	ldr	r2, [r7, #24]
 80038b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f000 80e0 	beq.w	8003a88 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038c8:	4b2f      	ldr	r3, [pc, #188]	@ (8003988 <HAL_GPIO_Init+0x238>)
 80038ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038ce:	4a2e      	ldr	r2, [pc, #184]	@ (8003988 <HAL_GPIO_Init+0x238>)
 80038d0:	f043 0302 	orr.w	r3, r3, #2
 80038d4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80038d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003988 <HAL_GPIO_Init+0x238>)
 80038da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	60fb      	str	r3, [r7, #12]
 80038e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038e6:	4a29      	ldr	r2, [pc, #164]	@ (800398c <HAL_GPIO_Init+0x23c>)
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	089b      	lsrs	r3, r3, #2
 80038ec:	3302      	adds	r3, #2
 80038ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	f003 0303 	and.w	r3, r3, #3
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	220f      	movs	r2, #15
 80038fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003902:	43db      	mvns	r3, r3
 8003904:	69ba      	ldr	r2, [r7, #24]
 8003906:	4013      	ands	r3, r2
 8003908:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a20      	ldr	r2, [pc, #128]	@ (8003990 <HAL_GPIO_Init+0x240>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d052      	beq.n	80039b8 <HAL_GPIO_Init+0x268>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a1f      	ldr	r2, [pc, #124]	@ (8003994 <HAL_GPIO_Init+0x244>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d031      	beq.n	800397e <HAL_GPIO_Init+0x22e>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a1e      	ldr	r2, [pc, #120]	@ (8003998 <HAL_GPIO_Init+0x248>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d02b      	beq.n	800397a <HAL_GPIO_Init+0x22a>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a1d      	ldr	r2, [pc, #116]	@ (800399c <HAL_GPIO_Init+0x24c>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d025      	beq.n	8003976 <HAL_GPIO_Init+0x226>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a1c      	ldr	r2, [pc, #112]	@ (80039a0 <HAL_GPIO_Init+0x250>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d01f      	beq.n	8003972 <HAL_GPIO_Init+0x222>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a1b      	ldr	r2, [pc, #108]	@ (80039a4 <HAL_GPIO_Init+0x254>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d019      	beq.n	800396e <HAL_GPIO_Init+0x21e>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a1a      	ldr	r2, [pc, #104]	@ (80039a8 <HAL_GPIO_Init+0x258>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d013      	beq.n	800396a <HAL_GPIO_Init+0x21a>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a19      	ldr	r2, [pc, #100]	@ (80039ac <HAL_GPIO_Init+0x25c>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d00d      	beq.n	8003966 <HAL_GPIO_Init+0x216>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a18      	ldr	r2, [pc, #96]	@ (80039b0 <HAL_GPIO_Init+0x260>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d007      	beq.n	8003962 <HAL_GPIO_Init+0x212>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a17      	ldr	r2, [pc, #92]	@ (80039b4 <HAL_GPIO_Init+0x264>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d101      	bne.n	800395e <HAL_GPIO_Init+0x20e>
 800395a:	2309      	movs	r3, #9
 800395c:	e02d      	b.n	80039ba <HAL_GPIO_Init+0x26a>
 800395e:	230a      	movs	r3, #10
 8003960:	e02b      	b.n	80039ba <HAL_GPIO_Init+0x26a>
 8003962:	2308      	movs	r3, #8
 8003964:	e029      	b.n	80039ba <HAL_GPIO_Init+0x26a>
 8003966:	2307      	movs	r3, #7
 8003968:	e027      	b.n	80039ba <HAL_GPIO_Init+0x26a>
 800396a:	2306      	movs	r3, #6
 800396c:	e025      	b.n	80039ba <HAL_GPIO_Init+0x26a>
 800396e:	2305      	movs	r3, #5
 8003970:	e023      	b.n	80039ba <HAL_GPIO_Init+0x26a>
 8003972:	2304      	movs	r3, #4
 8003974:	e021      	b.n	80039ba <HAL_GPIO_Init+0x26a>
 8003976:	2303      	movs	r3, #3
 8003978:	e01f      	b.n	80039ba <HAL_GPIO_Init+0x26a>
 800397a:	2302      	movs	r3, #2
 800397c:	e01d      	b.n	80039ba <HAL_GPIO_Init+0x26a>
 800397e:	2301      	movs	r3, #1
 8003980:	e01b      	b.n	80039ba <HAL_GPIO_Init+0x26a>
 8003982:	bf00      	nop
 8003984:	58000080 	.word	0x58000080
 8003988:	58024400 	.word	0x58024400
 800398c:	58000400 	.word	0x58000400
 8003990:	58020000 	.word	0x58020000
 8003994:	58020400 	.word	0x58020400
 8003998:	58020800 	.word	0x58020800
 800399c:	58020c00 	.word	0x58020c00
 80039a0:	58021000 	.word	0x58021000
 80039a4:	58021400 	.word	0x58021400
 80039a8:	58021800 	.word	0x58021800
 80039ac:	58021c00 	.word	0x58021c00
 80039b0:	58022000 	.word	0x58022000
 80039b4:	58022400 	.word	0x58022400
 80039b8:	2300      	movs	r3, #0
 80039ba:	69fa      	ldr	r2, [r7, #28]
 80039bc:	f002 0203 	and.w	r2, r2, #3
 80039c0:	0092      	lsls	r2, r2, #2
 80039c2:	4093      	lsls	r3, r2
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039ca:	4938      	ldr	r1, [pc, #224]	@ (8003aac <HAL_GPIO_Init+0x35c>)
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	089b      	lsrs	r3, r3, #2
 80039d0:	3302      	adds	r3, #2
 80039d2:	69ba      	ldr	r2, [r7, #24]
 80039d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80039d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	43db      	mvns	r3, r3
 80039e4:	69ba      	ldr	r2, [r7, #24]
 80039e6:	4013      	ands	r3, r2
 80039e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d003      	beq.n	80039fe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80039fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003a06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	43db      	mvns	r3, r3
 8003a12:	69ba      	ldr	r2, [r7, #24]
 8003a14:	4013      	ands	r3, r2
 8003a16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d003      	beq.n	8003a2c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003a2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	69ba      	ldr	r2, [r7, #24]
 8003a5c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	43db      	mvns	r3, r3
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	fa22 f303 	lsr.w	r3, r2, r3
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f47f ae63 	bne.w	8003764 <HAL_GPIO_Init+0x14>
  }
}
 8003a9e:	bf00      	nop
 8003aa0:	bf00      	nop
 8003aa2:	3724      	adds	r7, #36	@ 0x24
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr
 8003aac:	58000400 	.word	0x58000400

08003ab0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b087      	sub	sp, #28
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003aba:	2300      	movs	r3, #0
 8003abc:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003abe:	4b75      	ldr	r3, [pc, #468]	@ (8003c94 <HAL_GPIO_DeInit+0x1e4>)
 8003ac0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8003ac2:	e0d9      	b.n	8003c78 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	683a      	ldr	r2, [r7, #0]
 8003ace:	4013      	ands	r3, r2
 8003ad0:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f000 80cc 	beq.w	8003c72 <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003ada:	4a6f      	ldr	r2, [pc, #444]	@ (8003c98 <HAL_GPIO_DeInit+0x1e8>)
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	089b      	lsrs	r3, r3, #2
 8003ae0:	3302      	adds	r3, #2
 8003ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ae6:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f003 0303 	and.w	r3, r3, #3
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	220f      	movs	r2, #15
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	68ba      	ldr	r2, [r7, #8]
 8003af8:	4013      	ands	r3, r2
 8003afa:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	4a67      	ldr	r2, [pc, #412]	@ (8003c9c <HAL_GPIO_DeInit+0x1ec>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d037      	beq.n	8003b74 <HAL_GPIO_DeInit+0xc4>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4a66      	ldr	r2, [pc, #408]	@ (8003ca0 <HAL_GPIO_DeInit+0x1f0>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d031      	beq.n	8003b70 <HAL_GPIO_DeInit+0xc0>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	4a65      	ldr	r2, [pc, #404]	@ (8003ca4 <HAL_GPIO_DeInit+0x1f4>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d02b      	beq.n	8003b6c <HAL_GPIO_DeInit+0xbc>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4a64      	ldr	r2, [pc, #400]	@ (8003ca8 <HAL_GPIO_DeInit+0x1f8>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d025      	beq.n	8003b68 <HAL_GPIO_DeInit+0xb8>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4a63      	ldr	r2, [pc, #396]	@ (8003cac <HAL_GPIO_DeInit+0x1fc>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d01f      	beq.n	8003b64 <HAL_GPIO_DeInit+0xb4>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a62      	ldr	r2, [pc, #392]	@ (8003cb0 <HAL_GPIO_DeInit+0x200>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d019      	beq.n	8003b60 <HAL_GPIO_DeInit+0xb0>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	4a61      	ldr	r2, [pc, #388]	@ (8003cb4 <HAL_GPIO_DeInit+0x204>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d013      	beq.n	8003b5c <HAL_GPIO_DeInit+0xac>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a60      	ldr	r2, [pc, #384]	@ (8003cb8 <HAL_GPIO_DeInit+0x208>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d00d      	beq.n	8003b58 <HAL_GPIO_DeInit+0xa8>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a5f      	ldr	r2, [pc, #380]	@ (8003cbc <HAL_GPIO_DeInit+0x20c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d007      	beq.n	8003b54 <HAL_GPIO_DeInit+0xa4>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a5e      	ldr	r2, [pc, #376]	@ (8003cc0 <HAL_GPIO_DeInit+0x210>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d101      	bne.n	8003b50 <HAL_GPIO_DeInit+0xa0>
 8003b4c:	2309      	movs	r3, #9
 8003b4e:	e012      	b.n	8003b76 <HAL_GPIO_DeInit+0xc6>
 8003b50:	230a      	movs	r3, #10
 8003b52:	e010      	b.n	8003b76 <HAL_GPIO_DeInit+0xc6>
 8003b54:	2308      	movs	r3, #8
 8003b56:	e00e      	b.n	8003b76 <HAL_GPIO_DeInit+0xc6>
 8003b58:	2307      	movs	r3, #7
 8003b5a:	e00c      	b.n	8003b76 <HAL_GPIO_DeInit+0xc6>
 8003b5c:	2306      	movs	r3, #6
 8003b5e:	e00a      	b.n	8003b76 <HAL_GPIO_DeInit+0xc6>
 8003b60:	2305      	movs	r3, #5
 8003b62:	e008      	b.n	8003b76 <HAL_GPIO_DeInit+0xc6>
 8003b64:	2304      	movs	r3, #4
 8003b66:	e006      	b.n	8003b76 <HAL_GPIO_DeInit+0xc6>
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e004      	b.n	8003b76 <HAL_GPIO_DeInit+0xc6>
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	e002      	b.n	8003b76 <HAL_GPIO_DeInit+0xc6>
 8003b70:	2301      	movs	r3, #1
 8003b72:	e000      	b.n	8003b76 <HAL_GPIO_DeInit+0xc6>
 8003b74:	2300      	movs	r3, #0
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	f002 0203 	and.w	r2, r2, #3
 8003b7c:	0092      	lsls	r2, r2, #2
 8003b7e:	4093      	lsls	r3, r2
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d136      	bne.n	8003bf4 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	43db      	mvns	r3, r3
 8003b8e:	401a      	ands	r2, r3
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	685a      	ldr	r2, [r3, #4]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	43db      	mvns	r3, r3
 8003b9c:	401a      	ands	r2, r3
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003ba2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	43db      	mvns	r3, r3
 8003bac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8003bb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	43db      	mvns	r3, r3
 8003bbe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f003 0303 	and.w	r3, r3, #3
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	220f      	movs	r2, #15
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003bd6:	4a30      	ldr	r2, [pc, #192]	@ (8003c98 <HAL_GPIO_DeInit+0x1e8>)
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	089b      	lsrs	r3, r3, #2
 8003bdc:	3302      	adds	r3, #2
 8003bde:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	43da      	mvns	r2, r3
 8003be6:	482c      	ldr	r0, [pc, #176]	@ (8003c98 <HAL_GPIO_DeInit+0x1e8>)
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	089b      	lsrs	r3, r3, #2
 8003bec:	400a      	ands	r2, r1
 8003bee:	3302      	adds	r3, #2
 8003bf0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	2103      	movs	r1, #3
 8003bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8003c02:	431a      	orrs	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	08da      	lsrs	r2, r3, #3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3208      	adds	r2, #8
 8003c10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	f003 0307 	and.w	r3, r3, #7
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	220f      	movs	r2, #15
 8003c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c22:	43db      	mvns	r3, r3
 8003c24:	697a      	ldr	r2, [r7, #20]
 8003c26:	08d2      	lsrs	r2, r2, #3
 8003c28:	4019      	ands	r1, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	3208      	adds	r2, #8
 8003c2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	68da      	ldr	r2, [r3, #12]
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	2103      	movs	r1, #3
 8003c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c40:	43db      	mvns	r3, r3
 8003c42:	401a      	ands	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	2101      	movs	r1, #1
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	fa01 f303 	lsl.w	r3, r1, r3
 8003c54:	43db      	mvns	r3, r3
 8003c56:	401a      	ands	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	005b      	lsls	r3, r3, #1
 8003c64:	2103      	movs	r1, #3
 8003c66:	fa01 f303 	lsl.w	r3, r1, r3
 8003c6a:	43db      	mvns	r3, r3
 8003c6c:	401a      	ands	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	609a      	str	r2, [r3, #8]
    }

    position++;
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	3301      	adds	r3, #1
 8003c76:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8003c78:	683a      	ldr	r2, [r7, #0]
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f47f af1f 	bne.w	8003ac4 <HAL_GPIO_DeInit+0x14>
  }
}
 8003c86:	bf00      	nop
 8003c88:	bf00      	nop
 8003c8a:	371c      	adds	r7, #28
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	58000080 	.word	0x58000080
 8003c98:	58000400 	.word	0x58000400
 8003c9c:	58020000 	.word	0x58020000
 8003ca0:	58020400 	.word	0x58020400
 8003ca4:	58020800 	.word	0x58020800
 8003ca8:	58020c00 	.word	0x58020c00
 8003cac:	58021000 	.word	0x58021000
 8003cb0:	58021400 	.word	0x58021400
 8003cb4:	58021800 	.word	0x58021800
 8003cb8:	58021c00 	.word	0x58021c00
 8003cbc:	58022000 	.word	0x58022000
 8003cc0:	58022400 	.word	0x58022400

08003cc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	460b      	mov	r3, r1
 8003cce:	807b      	strh	r3, [r7, #2]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003cd4:	787b      	ldrb	r3, [r7, #1]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d003      	beq.n	8003ce2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cda:	887a      	ldrh	r2, [r7, #2]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003ce0:	e003      	b.n	8003cea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003ce2:	887b      	ldrh	r3, [r7, #2]
 8003ce4:	041a      	lsls	r2, r3, #16
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	619a      	str	r2, [r3, #24]
}
 8003cea:	bf00      	nop
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr

08003cf6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	b085      	sub	sp, #20
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
 8003cfe:	460b      	mov	r3, r1
 8003d00:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d08:	887a      	ldrh	r2, [r7, #2]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	041a      	lsls	r2, r3, #16
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	43d9      	mvns	r1, r3
 8003d14:	887b      	ldrh	r3, [r7, #2]
 8003d16:	400b      	ands	r3, r1
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	619a      	str	r2, [r3, #24]
}
 8003d1e:	bf00      	nop
 8003d20:	3714      	adds	r7, #20
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
	...

08003d2c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003d34:	4b19      	ldr	r3, [pc, #100]	@ (8003d9c <HAL_PWREx_ConfigSupply+0x70>)
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	f003 0304 	and.w	r3, r3, #4
 8003d3c:	2b04      	cmp	r3, #4
 8003d3e:	d00a      	beq.n	8003d56 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003d40:	4b16      	ldr	r3, [pc, #88]	@ (8003d9c <HAL_PWREx_ConfigSupply+0x70>)
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	f003 0307 	and.w	r3, r3, #7
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d001      	beq.n	8003d52 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e01f      	b.n	8003d92 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003d52:	2300      	movs	r3, #0
 8003d54:	e01d      	b.n	8003d92 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003d56:	4b11      	ldr	r3, [pc, #68]	@ (8003d9c <HAL_PWREx_ConfigSupply+0x70>)
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	f023 0207 	bic.w	r2, r3, #7
 8003d5e:	490f      	ldr	r1, [pc, #60]	@ (8003d9c <HAL_PWREx_ConfigSupply+0x70>)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003d66:	f7fd fb33 	bl	80013d0 <HAL_GetTick>
 8003d6a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d6c:	e009      	b.n	8003d82 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003d6e:	f7fd fb2f 	bl	80013d0 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d7c:	d901      	bls.n	8003d82 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e007      	b.n	8003d92 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003d82:	4b06      	ldr	r3, [pc, #24]	@ (8003d9c <HAL_PWREx_ConfigSupply+0x70>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d8e:	d1ee      	bne.n	8003d6e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	58024800 	.word	0x58024800

08003da0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b08c      	sub	sp, #48	@ 0x30
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d102      	bne.n	8003db4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	f000 bc48 	b.w	8004644 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 8088 	beq.w	8003ed2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dc2:	4b99      	ldr	r3, [pc, #612]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003dcc:	4b96      	ldr	r3, [pc, #600]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dd4:	2b10      	cmp	r3, #16
 8003dd6:	d007      	beq.n	8003de8 <HAL_RCC_OscConfig+0x48>
 8003dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dda:	2b18      	cmp	r3, #24
 8003ddc:	d111      	bne.n	8003e02 <HAL_RCC_OscConfig+0x62>
 8003dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de0:	f003 0303 	and.w	r3, r3, #3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d10c      	bne.n	8003e02 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de8:	4b8f      	ldr	r3, [pc, #572]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d06d      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x130>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d169      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	f000 bc21 	b.w	8004644 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e0a:	d106      	bne.n	8003e1a <HAL_RCC_OscConfig+0x7a>
 8003e0c:	4b86      	ldr	r3, [pc, #536]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a85      	ldr	r2, [pc, #532]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e16:	6013      	str	r3, [r2, #0]
 8003e18:	e02e      	b.n	8003e78 <HAL_RCC_OscConfig+0xd8>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10c      	bne.n	8003e3c <HAL_RCC_OscConfig+0x9c>
 8003e22:	4b81      	ldr	r3, [pc, #516]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a80      	ldr	r2, [pc, #512]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e2c:	6013      	str	r3, [r2, #0]
 8003e2e:	4b7e      	ldr	r3, [pc, #504]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a7d      	ldr	r2, [pc, #500]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e38:	6013      	str	r3, [r2, #0]
 8003e3a:	e01d      	b.n	8003e78 <HAL_RCC_OscConfig+0xd8>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e44:	d10c      	bne.n	8003e60 <HAL_RCC_OscConfig+0xc0>
 8003e46:	4b78      	ldr	r3, [pc, #480]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a77      	ldr	r2, [pc, #476]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e50:	6013      	str	r3, [r2, #0]
 8003e52:	4b75      	ldr	r3, [pc, #468]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a74      	ldr	r2, [pc, #464]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e5c:	6013      	str	r3, [r2, #0]
 8003e5e:	e00b      	b.n	8003e78 <HAL_RCC_OscConfig+0xd8>
 8003e60:	4b71      	ldr	r3, [pc, #452]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a70      	ldr	r2, [pc, #448]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e6a:	6013      	str	r3, [r2, #0]
 8003e6c:	4b6e      	ldr	r3, [pc, #440]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a6d      	ldr	r2, [pc, #436]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d013      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e80:	f7fd faa6 	bl	80013d0 <HAL_GetTick>
 8003e84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e88:	f7fd faa2 	bl	80013d0 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b64      	cmp	r3, #100	@ 0x64
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e3d4      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e9a:	4b63      	ldr	r3, [pc, #396]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d0f0      	beq.n	8003e88 <HAL_RCC_OscConfig+0xe8>
 8003ea6:	e014      	b.n	8003ed2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea8:	f7fd fa92 	bl	80013d0 <HAL_GetTick>
 8003eac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003eae:	e008      	b.n	8003ec2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eb0:	f7fd fa8e 	bl	80013d0 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b64      	cmp	r3, #100	@ 0x64
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e3c0      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003ec2:	4b59      	ldr	r3, [pc, #356]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1f0      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x110>
 8003ece:	e000      	b.n	8003ed2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	f000 80ca 	beq.w	8004074 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ee0:	4b51      	ldr	r3, [pc, #324]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ee8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003eea:	4b4f      	ldr	r3, [pc, #316]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eee:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d007      	beq.n	8003f06 <HAL_RCC_OscConfig+0x166>
 8003ef6:	6a3b      	ldr	r3, [r7, #32]
 8003ef8:	2b18      	cmp	r3, #24
 8003efa:	d156      	bne.n	8003faa <HAL_RCC_OscConfig+0x20a>
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	f003 0303 	and.w	r3, r3, #3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d151      	bne.n	8003faa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f06:	4b48      	ldr	r3, [pc, #288]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0304 	and.w	r3, r3, #4
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d005      	beq.n	8003f1e <HAL_RCC_OscConfig+0x17e>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e392      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003f1e:	4b42      	ldr	r3, [pc, #264]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f023 0219 	bic.w	r2, r3, #25
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	493f      	ldr	r1, [pc, #252]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f30:	f7fd fa4e 	bl	80013d0 <HAL_GetTick>
 8003f34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f36:	e008      	b.n	8003f4a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f38:	f7fd fa4a 	bl	80013d0 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d901      	bls.n	8003f4a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e37c      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003f4a:	4b37      	ldr	r3, [pc, #220]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0304 	and.w	r3, r3, #4
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d0f0      	beq.n	8003f38 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f56:	f7fd fa6b 	bl	8001430 <HAL_GetREVID>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d817      	bhi.n	8003f94 <HAL_RCC_OscConfig+0x1f4>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	2b40      	cmp	r3, #64	@ 0x40
 8003f6a:	d108      	bne.n	8003f7e <HAL_RCC_OscConfig+0x1de>
 8003f6c:	4b2e      	ldr	r3, [pc, #184]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003f74:	4a2c      	ldr	r2, [pc, #176]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003f76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f7a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f7c:	e07a      	b.n	8004074 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	031b      	lsls	r3, r3, #12
 8003f8c:	4926      	ldr	r1, [pc, #152]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f92:	e06f      	b.n	8004074 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f94:	4b24      	ldr	r3, [pc, #144]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	061b      	lsls	r3, r3, #24
 8003fa2:	4921      	ldr	r1, [pc, #132]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fa8:	e064      	b.n	8004074 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d047      	beq.n	8004042 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f023 0219 	bic.w	r2, r3, #25
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	491a      	ldr	r1, [pc, #104]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc4:	f7fd fa04 	bl	80013d0 <HAL_GetTick>
 8003fc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fca:	e008      	b.n	8003fde <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fcc:	f7fd fa00 	bl	80013d0 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d901      	bls.n	8003fde <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e332      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003fde:	4b12      	ldr	r3, [pc, #72]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0304 	and.w	r3, r3, #4
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0f0      	beq.n	8003fcc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fea:	f7fd fa21 	bl	8001430 <HAL_GetREVID>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d819      	bhi.n	800402c <HAL_RCC_OscConfig+0x28c>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	2b40      	cmp	r3, #64	@ 0x40
 8003ffe:	d108      	bne.n	8004012 <HAL_RCC_OscConfig+0x272>
 8004000:	4b09      	ldr	r3, [pc, #36]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004008:	4a07      	ldr	r2, [pc, #28]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 800400a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800400e:	6053      	str	r3, [r2, #4]
 8004010:	e030      	b.n	8004074 <HAL_RCC_OscConfig+0x2d4>
 8004012:	4b05      	ldr	r3, [pc, #20]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	031b      	lsls	r3, r3, #12
 8004020:	4901      	ldr	r1, [pc, #4]	@ (8004028 <HAL_RCC_OscConfig+0x288>)
 8004022:	4313      	orrs	r3, r2
 8004024:	604b      	str	r3, [r1, #4]
 8004026:	e025      	b.n	8004074 <HAL_RCC_OscConfig+0x2d4>
 8004028:	58024400 	.word	0x58024400
 800402c:	4b9a      	ldr	r3, [pc, #616]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	061b      	lsls	r3, r3, #24
 800403a:	4997      	ldr	r1, [pc, #604]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 800403c:	4313      	orrs	r3, r2
 800403e:	604b      	str	r3, [r1, #4]
 8004040:	e018      	b.n	8004074 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004042:	4b95      	ldr	r3, [pc, #596]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a94      	ldr	r2, [pc, #592]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004048:	f023 0301 	bic.w	r3, r3, #1
 800404c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800404e:	f7fd f9bf 	bl	80013d0 <HAL_GetTick>
 8004052:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004054:	e008      	b.n	8004068 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004056:	f7fd f9bb 	bl	80013d0 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	2b02      	cmp	r3, #2
 8004062:	d901      	bls.n	8004068 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e2ed      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004068:	4b8b      	ldr	r3, [pc, #556]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1f0      	bne.n	8004056 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0310 	and.w	r3, r3, #16
 800407c:	2b00      	cmp	r3, #0
 800407e:	f000 80a9 	beq.w	80041d4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004082:	4b85      	ldr	r3, [pc, #532]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800408a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800408c:	4b82      	ldr	r3, [pc, #520]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 800408e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004090:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	2b08      	cmp	r3, #8
 8004096:	d007      	beq.n	80040a8 <HAL_RCC_OscConfig+0x308>
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	2b18      	cmp	r3, #24
 800409c:	d13a      	bne.n	8004114 <HAL_RCC_OscConfig+0x374>
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f003 0303 	and.w	r3, r3, #3
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d135      	bne.n	8004114 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80040a8:	4b7b      	ldr	r3, [pc, #492]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d005      	beq.n	80040c0 <HAL_RCC_OscConfig+0x320>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	69db      	ldr	r3, [r3, #28]
 80040b8:	2b80      	cmp	r3, #128	@ 0x80
 80040ba:	d001      	beq.n	80040c0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e2c1      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040c0:	f7fd f9b6 	bl	8001430 <HAL_GetREVID>
 80040c4:	4603      	mov	r3, r0
 80040c6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d817      	bhi.n	80040fe <HAL_RCC_OscConfig+0x35e>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a1b      	ldr	r3, [r3, #32]
 80040d2:	2b20      	cmp	r3, #32
 80040d4:	d108      	bne.n	80040e8 <HAL_RCC_OscConfig+0x348>
 80040d6:	4b70      	ldr	r3, [pc, #448]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80040de:	4a6e      	ldr	r2, [pc, #440]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 80040e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80040e4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80040e6:	e075      	b.n	80041d4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040e8:	4b6b      	ldr	r3, [pc, #428]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	069b      	lsls	r3, r3, #26
 80040f6:	4968      	ldr	r1, [pc, #416]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80040fc:	e06a      	b.n	80041d4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80040fe:	4b66      	ldr	r3, [pc, #408]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a1b      	ldr	r3, [r3, #32]
 800410a:	061b      	lsls	r3, r3, #24
 800410c:	4962      	ldr	r1, [pc, #392]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 800410e:	4313      	orrs	r3, r2
 8004110:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004112:	e05f      	b.n	80041d4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	69db      	ldr	r3, [r3, #28]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d042      	beq.n	80041a2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800411c:	4b5e      	ldr	r3, [pc, #376]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a5d      	ldr	r2, [pc, #372]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004126:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004128:	f7fd f952 	bl	80013d0 <HAL_GetTick>
 800412c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004130:	f7fd f94e 	bl	80013d0 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e280      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004142:	4b55      	ldr	r3, [pc, #340]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800414a:	2b00      	cmp	r3, #0
 800414c:	d0f0      	beq.n	8004130 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800414e:	f7fd f96f 	bl	8001430 <HAL_GetREVID>
 8004152:	4603      	mov	r3, r0
 8004154:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004158:	4293      	cmp	r3, r2
 800415a:	d817      	bhi.n	800418c <HAL_RCC_OscConfig+0x3ec>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	2b20      	cmp	r3, #32
 8004162:	d108      	bne.n	8004176 <HAL_RCC_OscConfig+0x3d6>
 8004164:	4b4c      	ldr	r3, [pc, #304]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800416c:	4a4a      	ldr	r2, [pc, #296]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 800416e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004172:	6053      	str	r3, [r2, #4]
 8004174:	e02e      	b.n	80041d4 <HAL_RCC_OscConfig+0x434>
 8004176:	4b48      	ldr	r3, [pc, #288]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	069b      	lsls	r3, r3, #26
 8004184:	4944      	ldr	r1, [pc, #272]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004186:	4313      	orrs	r3, r2
 8004188:	604b      	str	r3, [r1, #4]
 800418a:	e023      	b.n	80041d4 <HAL_RCC_OscConfig+0x434>
 800418c:	4b42      	ldr	r3, [pc, #264]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a1b      	ldr	r3, [r3, #32]
 8004198:	061b      	lsls	r3, r3, #24
 800419a:	493f      	ldr	r1, [pc, #252]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 800419c:	4313      	orrs	r3, r2
 800419e:	60cb      	str	r3, [r1, #12]
 80041a0:	e018      	b.n	80041d4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80041a2:	4b3d      	ldr	r3, [pc, #244]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a3c      	ldr	r2, [pc, #240]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 80041a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ae:	f7fd f90f 	bl	80013d0 <HAL_GetTick>
 80041b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80041b4:	e008      	b.n	80041c8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80041b6:	f7fd f90b 	bl	80013d0 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e23d      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80041c8:	4b33      	ldr	r3, [pc, #204]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1f0      	bne.n	80041b6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0308 	and.w	r3, r3, #8
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d036      	beq.n	800424e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	695b      	ldr	r3, [r3, #20]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d019      	beq.n	800421c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041e8:	4b2b      	ldr	r3, [pc, #172]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 80041ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ec:	4a2a      	ldr	r2, [pc, #168]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 80041ee:	f043 0301 	orr.w	r3, r3, #1
 80041f2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041f4:	f7fd f8ec 	bl	80013d0 <HAL_GetTick>
 80041f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041fc:	f7fd f8e8 	bl	80013d0 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e21a      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800420e:	4b22      	ldr	r3, [pc, #136]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d0f0      	beq.n	80041fc <HAL_RCC_OscConfig+0x45c>
 800421a:	e018      	b.n	800424e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800421c:	4b1e      	ldr	r3, [pc, #120]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 800421e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004220:	4a1d      	ldr	r2, [pc, #116]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004222:	f023 0301 	bic.w	r3, r3, #1
 8004226:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004228:	f7fd f8d2 	bl	80013d0 <HAL_GetTick>
 800422c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800422e:	e008      	b.n	8004242 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004230:	f7fd f8ce 	bl	80013d0 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b02      	cmp	r3, #2
 800423c:	d901      	bls.n	8004242 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e200      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004242:	4b15      	ldr	r3, [pc, #84]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1f0      	bne.n	8004230 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0320 	and.w	r3, r3, #32
 8004256:	2b00      	cmp	r3, #0
 8004258:	d039      	beq.n	80042ce <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	699b      	ldr	r3, [r3, #24]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d01c      	beq.n	800429c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004262:	4b0d      	ldr	r3, [pc, #52]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a0c      	ldr	r2, [pc, #48]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 8004268:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800426c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800426e:	f7fd f8af 	bl	80013d0 <HAL_GetTick>
 8004272:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004274:	e008      	b.n	8004288 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004276:	f7fd f8ab 	bl	80013d0 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	2b02      	cmp	r3, #2
 8004282:	d901      	bls.n	8004288 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e1dd      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004288:	4b03      	ldr	r3, [pc, #12]	@ (8004298 <HAL_RCC_OscConfig+0x4f8>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d0f0      	beq.n	8004276 <HAL_RCC_OscConfig+0x4d6>
 8004294:	e01b      	b.n	80042ce <HAL_RCC_OscConfig+0x52e>
 8004296:	bf00      	nop
 8004298:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800429c:	4b9b      	ldr	r3, [pc, #620]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a9a      	ldr	r2, [pc, #616]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80042a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042a6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80042a8:	f7fd f892 	bl	80013d0 <HAL_GetTick>
 80042ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80042ae:	e008      	b.n	80042c2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042b0:	f7fd f88e 	bl	80013d0 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e1c0      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80042c2:	4b92      	ldr	r3, [pc, #584]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1f0      	bne.n	80042b0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0304 	and.w	r3, r3, #4
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	f000 8081 	beq.w	80043de <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80042dc:	4b8c      	ldr	r3, [pc, #560]	@ (8004510 <HAL_RCC_OscConfig+0x770>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a8b      	ldr	r2, [pc, #556]	@ (8004510 <HAL_RCC_OscConfig+0x770>)
 80042e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042e8:	f7fd f872 	bl	80013d0 <HAL_GetTick>
 80042ec:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042f0:	f7fd f86e 	bl	80013d0 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b64      	cmp	r3, #100	@ 0x64
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e1a0      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004302:	4b83      	ldr	r3, [pc, #524]	@ (8004510 <HAL_RCC_OscConfig+0x770>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800430a:	2b00      	cmp	r3, #0
 800430c:	d0f0      	beq.n	80042f0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d106      	bne.n	8004324 <HAL_RCC_OscConfig+0x584>
 8004316:	4b7d      	ldr	r3, [pc, #500]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800431a:	4a7c      	ldr	r2, [pc, #496]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 800431c:	f043 0301 	orr.w	r3, r3, #1
 8004320:	6713      	str	r3, [r2, #112]	@ 0x70
 8004322:	e02d      	b.n	8004380 <HAL_RCC_OscConfig+0x5e0>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d10c      	bne.n	8004346 <HAL_RCC_OscConfig+0x5a6>
 800432c:	4b77      	ldr	r3, [pc, #476]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 800432e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004330:	4a76      	ldr	r2, [pc, #472]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004332:	f023 0301 	bic.w	r3, r3, #1
 8004336:	6713      	str	r3, [r2, #112]	@ 0x70
 8004338:	4b74      	ldr	r3, [pc, #464]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 800433a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800433c:	4a73      	ldr	r2, [pc, #460]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 800433e:	f023 0304 	bic.w	r3, r3, #4
 8004342:	6713      	str	r3, [r2, #112]	@ 0x70
 8004344:	e01c      	b.n	8004380 <HAL_RCC_OscConfig+0x5e0>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	2b05      	cmp	r3, #5
 800434c:	d10c      	bne.n	8004368 <HAL_RCC_OscConfig+0x5c8>
 800434e:	4b6f      	ldr	r3, [pc, #444]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004352:	4a6e      	ldr	r2, [pc, #440]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004354:	f043 0304 	orr.w	r3, r3, #4
 8004358:	6713      	str	r3, [r2, #112]	@ 0x70
 800435a:	4b6c      	ldr	r3, [pc, #432]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 800435c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800435e:	4a6b      	ldr	r2, [pc, #428]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004360:	f043 0301 	orr.w	r3, r3, #1
 8004364:	6713      	str	r3, [r2, #112]	@ 0x70
 8004366:	e00b      	b.n	8004380 <HAL_RCC_OscConfig+0x5e0>
 8004368:	4b68      	ldr	r3, [pc, #416]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 800436a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800436c:	4a67      	ldr	r2, [pc, #412]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 800436e:	f023 0301 	bic.w	r3, r3, #1
 8004372:	6713      	str	r3, [r2, #112]	@ 0x70
 8004374:	4b65      	ldr	r3, [pc, #404]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004378:	4a64      	ldr	r2, [pc, #400]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 800437a:	f023 0304 	bic.w	r3, r3, #4
 800437e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d015      	beq.n	80043b4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004388:	f7fd f822 	bl	80013d0 <HAL_GetTick>
 800438c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800438e:	e00a      	b.n	80043a6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004390:	f7fd f81e 	bl	80013d0 <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800439e:	4293      	cmp	r3, r2
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e14e      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043a6:	4b59      	ldr	r3, [pc, #356]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80043a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d0ee      	beq.n	8004390 <HAL_RCC_OscConfig+0x5f0>
 80043b2:	e014      	b.n	80043de <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043b4:	f7fd f80c 	bl	80013d0 <HAL_GetTick>
 80043b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043ba:	e00a      	b.n	80043d2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043bc:	f7fd f808 	bl	80013d0 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d901      	bls.n	80043d2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e138      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043d2:	4b4e      	ldr	r3, [pc, #312]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80043d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1ee      	bne.n	80043bc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f000 812d 	beq.w	8004642 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80043e8:	4b48      	ldr	r3, [pc, #288]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043f0:	2b18      	cmp	r3, #24
 80043f2:	f000 80bd 	beq.w	8004570 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	f040 809e 	bne.w	800453c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004400:	4b42      	ldr	r3, [pc, #264]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a41      	ldr	r2, [pc, #260]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004406:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800440a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440c:	f7fc ffe0 	bl	80013d0 <HAL_GetTick>
 8004410:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004412:	e008      	b.n	8004426 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004414:	f7fc ffdc 	bl	80013d0 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e10e      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004426:	4b39      	ldr	r3, [pc, #228]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d1f0      	bne.n	8004414 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004432:	4b36      	ldr	r3, [pc, #216]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004434:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004436:	4b37      	ldr	r3, [pc, #220]	@ (8004514 <HAL_RCC_OscConfig+0x774>)
 8004438:	4013      	ands	r3, r2
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004442:	0112      	lsls	r2, r2, #4
 8004444:	430a      	orrs	r2, r1
 8004446:	4931      	ldr	r1, [pc, #196]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004448:	4313      	orrs	r3, r2
 800444a:	628b      	str	r3, [r1, #40]	@ 0x28
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004450:	3b01      	subs	r3, #1
 8004452:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800445a:	3b01      	subs	r3, #1
 800445c:	025b      	lsls	r3, r3, #9
 800445e:	b29b      	uxth	r3, r3
 8004460:	431a      	orrs	r2, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004466:	3b01      	subs	r3, #1
 8004468:	041b      	lsls	r3, r3, #16
 800446a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800446e:	431a      	orrs	r2, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004474:	3b01      	subs	r3, #1
 8004476:	061b      	lsls	r3, r3, #24
 8004478:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800447c:	4923      	ldr	r1, [pc, #140]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 800447e:	4313      	orrs	r3, r2
 8004480:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004482:	4b22      	ldr	r3, [pc, #136]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004486:	4a21      	ldr	r2, [pc, #132]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004488:	f023 0301 	bic.w	r3, r3, #1
 800448c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800448e:	4b1f      	ldr	r3, [pc, #124]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 8004490:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004492:	4b21      	ldr	r3, [pc, #132]	@ (8004518 <HAL_RCC_OscConfig+0x778>)
 8004494:	4013      	ands	r3, r2
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800449a:	00d2      	lsls	r2, r2, #3
 800449c:	491b      	ldr	r1, [pc, #108]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80044a2:	4b1a      	ldr	r3, [pc, #104]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a6:	f023 020c 	bic.w	r2, r3, #12
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ae:	4917      	ldr	r1, [pc, #92]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80044b4:	4b15      	ldr	r3, [pc, #84]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b8:	f023 0202 	bic.w	r2, r3, #2
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c0:	4912      	ldr	r1, [pc, #72]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80044c6:	4b11      	ldr	r3, [pc, #68]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ca:	4a10      	ldr	r2, [pc, #64]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044d2:	4b0e      	ldr	r3, [pc, #56]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d6:	4a0d      	ldr	r2, [pc, #52]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80044de:	4b0b      	ldr	r3, [pc, #44]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e2:	4a0a      	ldr	r2, [pc, #40]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80044ea:	4b08      	ldr	r3, [pc, #32]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ee:	4a07      	ldr	r2, [pc, #28]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044f0:	f043 0301 	orr.w	r3, r3, #1
 80044f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044f6:	4b05      	ldr	r3, [pc, #20]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a04      	ldr	r2, [pc, #16]	@ (800450c <HAL_RCC_OscConfig+0x76c>)
 80044fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004502:	f7fc ff65 	bl	80013d0 <HAL_GetTick>
 8004506:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004508:	e011      	b.n	800452e <HAL_RCC_OscConfig+0x78e>
 800450a:	bf00      	nop
 800450c:	58024400 	.word	0x58024400
 8004510:	58024800 	.word	0x58024800
 8004514:	fffffc0c 	.word	0xfffffc0c
 8004518:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800451c:	f7fc ff58 	bl	80013d0 <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	2b02      	cmp	r3, #2
 8004528:	d901      	bls.n	800452e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e08a      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800452e:	4b47      	ldr	r3, [pc, #284]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d0f0      	beq.n	800451c <HAL_RCC_OscConfig+0x77c>
 800453a:	e082      	b.n	8004642 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800453c:	4b43      	ldr	r3, [pc, #268]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a42      	ldr	r2, [pc, #264]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 8004542:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004546:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004548:	f7fc ff42 	bl	80013d0 <HAL_GetTick>
 800454c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004550:	f7fc ff3e 	bl	80013d0 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b02      	cmp	r3, #2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e070      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004562:	4b3a      	ldr	r3, [pc, #232]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1f0      	bne.n	8004550 <HAL_RCC_OscConfig+0x7b0>
 800456e:	e068      	b.n	8004642 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004570:	4b36      	ldr	r3, [pc, #216]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 8004572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004574:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004576:	4b35      	ldr	r3, [pc, #212]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 8004578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800457a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004580:	2b01      	cmp	r3, #1
 8004582:	d031      	beq.n	80045e8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	f003 0203 	and.w	r2, r3, #3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800458e:	429a      	cmp	r2, r3
 8004590:	d12a      	bne.n	80045e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	091b      	lsrs	r3, r3, #4
 8004596:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800459e:	429a      	cmp	r2, r3
 80045a0:	d122      	bne.n	80045e8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ac:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d11a      	bne.n	80045e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	0a5b      	lsrs	r3, r3, #9
 80045b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045be:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d111      	bne.n	80045e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	0c1b      	lsrs	r3, r3, #16
 80045c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d108      	bne.n	80045e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	0e1b      	lsrs	r3, r3, #24
 80045da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d001      	beq.n	80045ec <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e02b      	b.n	8004644 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80045ec:	4b17      	ldr	r3, [pc, #92]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 80045ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045f0:	08db      	lsrs	r3, r3, #3
 80045f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80045f6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045fc:	693a      	ldr	r2, [r7, #16]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d01f      	beq.n	8004642 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004602:	4b12      	ldr	r3, [pc, #72]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 8004604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004606:	4a11      	ldr	r2, [pc, #68]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 8004608:	f023 0301 	bic.w	r3, r3, #1
 800460c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800460e:	f7fc fedf 	bl	80013d0 <HAL_GetTick>
 8004612:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004614:	bf00      	nop
 8004616:	f7fc fedb 	bl	80013d0 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461e:	4293      	cmp	r3, r2
 8004620:	d0f9      	beq.n	8004616 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004622:	4b0a      	ldr	r3, [pc, #40]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 8004624:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004626:	4b0a      	ldr	r3, [pc, #40]	@ (8004650 <HAL_RCC_OscConfig+0x8b0>)
 8004628:	4013      	ands	r3, r2
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800462e:	00d2      	lsls	r2, r2, #3
 8004630:	4906      	ldr	r1, [pc, #24]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 8004632:	4313      	orrs	r3, r2
 8004634:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004636:	4b05      	ldr	r3, [pc, #20]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 8004638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800463a:	4a04      	ldr	r2, [pc, #16]	@ (800464c <HAL_RCC_OscConfig+0x8ac>)
 800463c:	f043 0301 	orr.w	r3, r3, #1
 8004640:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	4618      	mov	r0, r3
 8004646:	3730      	adds	r7, #48	@ 0x30
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	58024400 	.word	0x58024400
 8004650:	ffff0007 	.word	0xffff0007

08004654 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b086      	sub	sp, #24
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e19c      	b.n	80049a2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004668:	4b8a      	ldr	r3, [pc, #552]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 030f 	and.w	r3, r3, #15
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	429a      	cmp	r2, r3
 8004674:	d910      	bls.n	8004698 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004676:	4b87      	ldr	r3, [pc, #540]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f023 020f 	bic.w	r2, r3, #15
 800467e:	4985      	ldr	r1, [pc, #532]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	4313      	orrs	r3, r2
 8004684:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004686:	4b83      	ldr	r3, [pc, #524]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 030f 	and.w	r3, r3, #15
 800468e:	683a      	ldr	r2, [r7, #0]
 8004690:	429a      	cmp	r2, r3
 8004692:	d001      	beq.n	8004698 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e184      	b.n	80049a2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d010      	beq.n	80046c6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	691a      	ldr	r2, [r3, #16]
 80046a8:	4b7b      	ldr	r3, [pc, #492]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80046aa:	699b      	ldr	r3, [r3, #24]
 80046ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d908      	bls.n	80046c6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80046b4:	4b78      	ldr	r3, [pc, #480]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80046b6:	699b      	ldr	r3, [r3, #24]
 80046b8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	691b      	ldr	r3, [r3, #16]
 80046c0:	4975      	ldr	r1, [pc, #468]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0308 	and.w	r3, r3, #8
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d010      	beq.n	80046f4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	695a      	ldr	r2, [r3, #20]
 80046d6:	4b70      	ldr	r3, [pc, #448]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046de:	429a      	cmp	r2, r3
 80046e0:	d908      	bls.n	80046f4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80046e2:	4b6d      	ldr	r3, [pc, #436]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80046e4:	69db      	ldr	r3, [r3, #28]
 80046e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	496a      	ldr	r1, [pc, #424]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0310 	and.w	r3, r3, #16
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d010      	beq.n	8004722 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	699a      	ldr	r2, [r3, #24]
 8004704:	4b64      	ldr	r3, [pc, #400]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004706:	69db      	ldr	r3, [r3, #28]
 8004708:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800470c:	429a      	cmp	r2, r3
 800470e:	d908      	bls.n	8004722 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004710:	4b61      	ldr	r3, [pc, #388]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004712:	69db      	ldr	r3, [r3, #28]
 8004714:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	495e      	ldr	r1, [pc, #376]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 800471e:	4313      	orrs	r3, r2
 8004720:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0320 	and.w	r3, r3, #32
 800472a:	2b00      	cmp	r3, #0
 800472c:	d010      	beq.n	8004750 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	69da      	ldr	r2, [r3, #28]
 8004732:	4b59      	ldr	r3, [pc, #356]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004734:	6a1b      	ldr	r3, [r3, #32]
 8004736:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800473a:	429a      	cmp	r2, r3
 800473c:	d908      	bls.n	8004750 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800473e:	4b56      	ldr	r3, [pc, #344]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004740:	6a1b      	ldr	r3, [r3, #32]
 8004742:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	69db      	ldr	r3, [r3, #28]
 800474a:	4953      	ldr	r1, [pc, #332]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 800474c:	4313      	orrs	r3, r2
 800474e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	2b00      	cmp	r3, #0
 800475a:	d010      	beq.n	800477e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	68da      	ldr	r2, [r3, #12]
 8004760:	4b4d      	ldr	r3, [pc, #308]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	f003 030f 	and.w	r3, r3, #15
 8004768:	429a      	cmp	r2, r3
 800476a:	d908      	bls.n	800477e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800476c:	4b4a      	ldr	r3, [pc, #296]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	f023 020f 	bic.w	r2, r3, #15
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	4947      	ldr	r1, [pc, #284]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 800477a:	4313      	orrs	r3, r2
 800477c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d055      	beq.n	8004836 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800478a:	4b43      	ldr	r3, [pc, #268]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	4940      	ldr	r1, [pc, #256]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004798:	4313      	orrs	r3, r2
 800479a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	2b02      	cmp	r3, #2
 80047a2:	d107      	bne.n	80047b4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80047a4:	4b3c      	ldr	r3, [pc, #240]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d121      	bne.n	80047f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e0f6      	b.n	80049a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	2b03      	cmp	r3, #3
 80047ba:	d107      	bne.n	80047cc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047bc:	4b36      	ldr	r3, [pc, #216]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d115      	bne.n	80047f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e0ea      	b.n	80049a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d107      	bne.n	80047e4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80047d4:	4b30      	ldr	r3, [pc, #192]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d109      	bne.n	80047f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e0de      	b.n	80049a2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80047e4:	4b2c      	ldr	r3, [pc, #176]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0304 	and.w	r3, r3, #4
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e0d6      	b.n	80049a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80047f4:	4b28      	ldr	r3, [pc, #160]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	f023 0207 	bic.w	r2, r3, #7
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	4925      	ldr	r1, [pc, #148]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004802:	4313      	orrs	r3, r2
 8004804:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004806:	f7fc fde3 	bl	80013d0 <HAL_GetTick>
 800480a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800480c:	e00a      	b.n	8004824 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800480e:	f7fc fddf 	bl	80013d0 <HAL_GetTick>
 8004812:	4602      	mov	r2, r0
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	1ad3      	subs	r3, r2, r3
 8004818:	f241 3288 	movw	r2, #5000	@ 0x1388
 800481c:	4293      	cmp	r3, r2
 800481e:	d901      	bls.n	8004824 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e0be      	b.n	80049a2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004824:	4b1c      	ldr	r3, [pc, #112]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	00db      	lsls	r3, r3, #3
 8004832:	429a      	cmp	r2, r3
 8004834:	d1eb      	bne.n	800480e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	2b00      	cmp	r3, #0
 8004840:	d010      	beq.n	8004864 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	4b14      	ldr	r3, [pc, #80]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	f003 030f 	and.w	r3, r3, #15
 800484e:	429a      	cmp	r2, r3
 8004850:	d208      	bcs.n	8004864 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004852:	4b11      	ldr	r3, [pc, #68]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	f023 020f 	bic.w	r2, r3, #15
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	490e      	ldr	r1, [pc, #56]	@ (8004898 <HAL_RCC_ClockConfig+0x244>)
 8004860:	4313      	orrs	r3, r2
 8004862:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004864:	4b0b      	ldr	r3, [pc, #44]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 030f 	and.w	r3, r3, #15
 800486c:	683a      	ldr	r2, [r7, #0]
 800486e:	429a      	cmp	r2, r3
 8004870:	d214      	bcs.n	800489c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004872:	4b08      	ldr	r3, [pc, #32]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f023 020f 	bic.w	r2, r3, #15
 800487a:	4906      	ldr	r1, [pc, #24]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	4313      	orrs	r3, r2
 8004880:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004882:	4b04      	ldr	r3, [pc, #16]	@ (8004894 <HAL_RCC_ClockConfig+0x240>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 030f 	and.w	r3, r3, #15
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	429a      	cmp	r2, r3
 800488e:	d005      	beq.n	800489c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e086      	b.n	80049a2 <HAL_RCC_ClockConfig+0x34e>
 8004894:	52002000 	.word	0x52002000
 8004898:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0304 	and.w	r3, r3, #4
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d010      	beq.n	80048ca <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	691a      	ldr	r2, [r3, #16]
 80048ac:	4b3f      	ldr	r3, [pc, #252]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d208      	bcs.n	80048ca <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80048b8:	4b3c      	ldr	r3, [pc, #240]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	691b      	ldr	r3, [r3, #16]
 80048c4:	4939      	ldr	r1, [pc, #228]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0308 	and.w	r3, r3, #8
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d010      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	695a      	ldr	r2, [r3, #20]
 80048da:	4b34      	ldr	r3, [pc, #208]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 80048dc:	69db      	ldr	r3, [r3, #28]
 80048de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d208      	bcs.n	80048f8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80048e6:	4b31      	ldr	r3, [pc, #196]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 80048e8:	69db      	ldr	r3, [r3, #28]
 80048ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	492e      	ldr	r1, [pc, #184]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0310 	and.w	r3, r3, #16
 8004900:	2b00      	cmp	r3, #0
 8004902:	d010      	beq.n	8004926 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	699a      	ldr	r2, [r3, #24]
 8004908:	4b28      	ldr	r3, [pc, #160]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 800490a:	69db      	ldr	r3, [r3, #28]
 800490c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004910:	429a      	cmp	r2, r3
 8004912:	d208      	bcs.n	8004926 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004914:	4b25      	ldr	r3, [pc, #148]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 8004916:	69db      	ldr	r3, [r3, #28]
 8004918:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	4922      	ldr	r1, [pc, #136]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 8004922:	4313      	orrs	r3, r2
 8004924:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0320 	and.w	r3, r3, #32
 800492e:	2b00      	cmp	r3, #0
 8004930:	d010      	beq.n	8004954 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	69da      	ldr	r2, [r3, #28]
 8004936:	4b1d      	ldr	r3, [pc, #116]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 8004938:	6a1b      	ldr	r3, [r3, #32]
 800493a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800493e:	429a      	cmp	r2, r3
 8004940:	d208      	bcs.n	8004954 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004942:	4b1a      	ldr	r3, [pc, #104]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	4917      	ldr	r1, [pc, #92]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 8004950:	4313      	orrs	r3, r2
 8004952:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004954:	f000 f834 	bl	80049c0 <HAL_RCC_GetSysClockFreq>
 8004958:	4602      	mov	r2, r0
 800495a:	4b14      	ldr	r3, [pc, #80]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	0a1b      	lsrs	r3, r3, #8
 8004960:	f003 030f 	and.w	r3, r3, #15
 8004964:	4912      	ldr	r1, [pc, #72]	@ (80049b0 <HAL_RCC_ClockConfig+0x35c>)
 8004966:	5ccb      	ldrb	r3, [r1, r3]
 8004968:	f003 031f 	and.w	r3, r3, #31
 800496c:	fa22 f303 	lsr.w	r3, r2, r3
 8004970:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004972:	4b0e      	ldr	r3, [pc, #56]	@ (80049ac <HAL_RCC_ClockConfig+0x358>)
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	f003 030f 	and.w	r3, r3, #15
 800497a:	4a0d      	ldr	r2, [pc, #52]	@ (80049b0 <HAL_RCC_ClockConfig+0x35c>)
 800497c:	5cd3      	ldrb	r3, [r2, r3]
 800497e:	f003 031f 	and.w	r3, r3, #31
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	fa22 f303 	lsr.w	r3, r2, r3
 8004988:	4a0a      	ldr	r2, [pc, #40]	@ (80049b4 <HAL_RCC_ClockConfig+0x360>)
 800498a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800498c:	4a0a      	ldr	r2, [pc, #40]	@ (80049b8 <HAL_RCC_ClockConfig+0x364>)
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004992:	4b0a      	ldr	r3, [pc, #40]	@ (80049bc <HAL_RCC_ClockConfig+0x368>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4618      	mov	r0, r3
 8004998:	f7fc fcd0 	bl	800133c <HAL_InitTick>
 800499c:	4603      	mov	r3, r0
 800499e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80049a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3718      	adds	r7, #24
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	58024400 	.word	0x58024400
 80049b0:	08008804 	.word	0x08008804
 80049b4:	24000008 	.word	0x24000008
 80049b8:	24000004 	.word	0x24000004
 80049bc:	24000028 	.word	0x24000028

080049c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b089      	sub	sp, #36	@ 0x24
 80049c4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049c6:	4bb3      	ldr	r3, [pc, #716]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049ce:	2b18      	cmp	r3, #24
 80049d0:	f200 8155 	bhi.w	8004c7e <HAL_RCC_GetSysClockFreq+0x2be>
 80049d4:	a201      	add	r2, pc, #4	@ (adr r2, 80049dc <HAL_RCC_GetSysClockFreq+0x1c>)
 80049d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049da:	bf00      	nop
 80049dc:	08004a41 	.word	0x08004a41
 80049e0:	08004c7f 	.word	0x08004c7f
 80049e4:	08004c7f 	.word	0x08004c7f
 80049e8:	08004c7f 	.word	0x08004c7f
 80049ec:	08004c7f 	.word	0x08004c7f
 80049f0:	08004c7f 	.word	0x08004c7f
 80049f4:	08004c7f 	.word	0x08004c7f
 80049f8:	08004c7f 	.word	0x08004c7f
 80049fc:	08004a67 	.word	0x08004a67
 8004a00:	08004c7f 	.word	0x08004c7f
 8004a04:	08004c7f 	.word	0x08004c7f
 8004a08:	08004c7f 	.word	0x08004c7f
 8004a0c:	08004c7f 	.word	0x08004c7f
 8004a10:	08004c7f 	.word	0x08004c7f
 8004a14:	08004c7f 	.word	0x08004c7f
 8004a18:	08004c7f 	.word	0x08004c7f
 8004a1c:	08004a6d 	.word	0x08004a6d
 8004a20:	08004c7f 	.word	0x08004c7f
 8004a24:	08004c7f 	.word	0x08004c7f
 8004a28:	08004c7f 	.word	0x08004c7f
 8004a2c:	08004c7f 	.word	0x08004c7f
 8004a30:	08004c7f 	.word	0x08004c7f
 8004a34:	08004c7f 	.word	0x08004c7f
 8004a38:	08004c7f 	.word	0x08004c7f
 8004a3c:	08004a73 	.word	0x08004a73
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a40:	4b94      	ldr	r3, [pc, #592]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0320 	and.w	r3, r3, #32
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d009      	beq.n	8004a60 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a4c:	4b91      	ldr	r3, [pc, #580]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	08db      	lsrs	r3, r3, #3
 8004a52:	f003 0303 	and.w	r3, r3, #3
 8004a56:	4a90      	ldr	r2, [pc, #576]	@ (8004c98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004a58:	fa22 f303 	lsr.w	r3, r2, r3
 8004a5c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004a5e:	e111      	b.n	8004c84 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004a60:	4b8d      	ldr	r3, [pc, #564]	@ (8004c98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004a62:	61bb      	str	r3, [r7, #24]
      break;
 8004a64:	e10e      	b.n	8004c84 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004a66:	4b8d      	ldr	r3, [pc, #564]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004a68:	61bb      	str	r3, [r7, #24]
      break;
 8004a6a:	e10b      	b.n	8004c84 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004a6c:	4b8c      	ldr	r3, [pc, #560]	@ (8004ca0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004a6e:	61bb      	str	r3, [r7, #24]
      break;
 8004a70:	e108      	b.n	8004c84 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a72:	4b88      	ldr	r3, [pc, #544]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a76:	f003 0303 	and.w	r3, r3, #3
 8004a7a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004a7c:	4b85      	ldr	r3, [pc, #532]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a80:	091b      	lsrs	r3, r3, #4
 8004a82:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a86:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004a88:	4b82      	ldr	r3, [pc, #520]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a8c:	f003 0301 	and.w	r3, r3, #1
 8004a90:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004a92:	4b80      	ldr	r3, [pc, #512]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a96:	08db      	lsrs	r3, r3, #3
 8004a98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	fb02 f303 	mul.w	r3, r2, r3
 8004aa2:	ee07 3a90 	vmov	s15, r3
 8004aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aaa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	f000 80e1 	beq.w	8004c78 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	f000 8083 	beq.w	8004bc4 <HAL_RCC_GetSysClockFreq+0x204>
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	f200 80a1 	bhi.w	8004c08 <HAL_RCC_GetSysClockFreq+0x248>
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d003      	beq.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x114>
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d056      	beq.n	8004b80 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004ad2:	e099      	b.n	8004c08 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ad4:	4b6f      	ldr	r3, [pc, #444]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0320 	and.w	r3, r3, #32
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d02d      	beq.n	8004b3c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ae0:	4b6c      	ldr	r3, [pc, #432]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	08db      	lsrs	r3, r3, #3
 8004ae6:	f003 0303 	and.w	r3, r3, #3
 8004aea:	4a6b      	ldr	r2, [pc, #428]	@ (8004c98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004aec:	fa22 f303 	lsr.w	r3, r2, r3
 8004af0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	ee07 3a90 	vmov	s15, r3
 8004af8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	ee07 3a90 	vmov	s15, r3
 8004b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b0a:	4b62      	ldr	r3, [pc, #392]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b12:	ee07 3a90 	vmov	s15, r3
 8004b16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b1e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004ca4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b36:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004b3a:	e087      	b.n	8004c4c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	ee07 3a90 	vmov	s15, r3
 8004b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b46:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004ca8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004b4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b4e:	4b51      	ldr	r3, [pc, #324]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b56:	ee07 3a90 	vmov	s15, r3
 8004b5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b62:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004ca4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004b66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004b7e:	e065      	b.n	8004c4c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	ee07 3a90 	vmov	s15, r3
 8004b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b8a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004cac <HAL_RCC_GetSysClockFreq+0x2ec>
 8004b8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b92:	4b40      	ldr	r3, [pc, #256]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b9a:	ee07 3a90 	vmov	s15, r3
 8004b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ba2:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ba6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004ca4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004baa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bbe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004bc2:	e043      	b.n	8004c4c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	ee07 3a90 	vmov	s15, r3
 8004bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bce:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004cb0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004bd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bd6:	4b2f      	ldr	r3, [pc, #188]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bde:	ee07 3a90 	vmov	s15, r3
 8004be2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004be6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004bea:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004ca4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004bee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004c06:	e021      	b.n	8004c4c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	ee07 3a90 	vmov	s15, r3
 8004c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c12:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004cac <HAL_RCC_GetSysClockFreq+0x2ec>
 8004c16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c22:	ee07 3a90 	vmov	s15, r3
 8004c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c2e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004ca4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004c4a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004c4c:	4b11      	ldr	r3, [pc, #68]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c50:	0a5b      	lsrs	r3, r3, #9
 8004c52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c56:	3301      	adds	r3, #1
 8004c58:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	ee07 3a90 	vmov	s15, r3
 8004c60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004c64:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c70:	ee17 3a90 	vmov	r3, s15
 8004c74:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004c76:	e005      	b.n	8004c84 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61bb      	str	r3, [r7, #24]
      break;
 8004c7c:	e002      	b.n	8004c84 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004c7e:	4b07      	ldr	r3, [pc, #28]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004c80:	61bb      	str	r3, [r7, #24]
      break;
 8004c82:	bf00      	nop
  }

  return sysclockfreq;
 8004c84:	69bb      	ldr	r3, [r7, #24]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3724      	adds	r7, #36	@ 0x24
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	58024400 	.word	0x58024400
 8004c98:	03d09000 	.word	0x03d09000
 8004c9c:	003d0900 	.word	0x003d0900
 8004ca0:	017d7840 	.word	0x017d7840
 8004ca4:	46000000 	.word	0x46000000
 8004ca8:	4c742400 	.word	0x4c742400
 8004cac:	4a742400 	.word	0x4a742400
 8004cb0:	4bbebc20 	.word	0x4bbebc20

08004cb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004cba:	f7ff fe81 	bl	80049c0 <HAL_RCC_GetSysClockFreq>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	4b10      	ldr	r3, [pc, #64]	@ (8004d04 <HAL_RCC_GetHCLKFreq+0x50>)
 8004cc2:	699b      	ldr	r3, [r3, #24]
 8004cc4:	0a1b      	lsrs	r3, r3, #8
 8004cc6:	f003 030f 	and.w	r3, r3, #15
 8004cca:	490f      	ldr	r1, [pc, #60]	@ (8004d08 <HAL_RCC_GetHCLKFreq+0x54>)
 8004ccc:	5ccb      	ldrb	r3, [r1, r3]
 8004cce:	f003 031f 	and.w	r3, r3, #31
 8004cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cd6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8004d04 <HAL_RCC_GetHCLKFreq+0x50>)
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	f003 030f 	and.w	r3, r3, #15
 8004ce0:	4a09      	ldr	r2, [pc, #36]	@ (8004d08 <HAL_RCC_GetHCLKFreq+0x54>)
 8004ce2:	5cd3      	ldrb	r3, [r2, r3]
 8004ce4:	f003 031f 	and.w	r3, r3, #31
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	fa22 f303 	lsr.w	r3, r2, r3
 8004cee:	4a07      	ldr	r2, [pc, #28]	@ (8004d0c <HAL_RCC_GetHCLKFreq+0x58>)
 8004cf0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004cf2:	4a07      	ldr	r2, [pc, #28]	@ (8004d10 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004cf8:	4b04      	ldr	r3, [pc, #16]	@ (8004d0c <HAL_RCC_GetHCLKFreq+0x58>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3708      	adds	r7, #8
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	58024400 	.word	0x58024400
 8004d08:	08008804 	.word	0x08008804
 8004d0c:	24000008 	.word	0x24000008
 8004d10:	24000004 	.word	0x24000004

08004d14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004d18:	f7ff ffcc 	bl	8004cb4 <HAL_RCC_GetHCLKFreq>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	4b06      	ldr	r3, [pc, #24]	@ (8004d38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d20:	69db      	ldr	r3, [r3, #28]
 8004d22:	091b      	lsrs	r3, r3, #4
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	4904      	ldr	r1, [pc, #16]	@ (8004d3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d2a:	5ccb      	ldrb	r3, [r1, r3]
 8004d2c:	f003 031f 	and.w	r3, r3, #31
 8004d30:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	58024400 	.word	0x58024400
 8004d3c:	08008804 	.word	0x08008804

08004d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004d44:	f7ff ffb6 	bl	8004cb4 <HAL_RCC_GetHCLKFreq>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	4b06      	ldr	r3, [pc, #24]	@ (8004d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d4c:	69db      	ldr	r3, [r3, #28]
 8004d4e:	0a1b      	lsrs	r3, r3, #8
 8004d50:	f003 0307 	and.w	r3, r3, #7
 8004d54:	4904      	ldr	r1, [pc, #16]	@ (8004d68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d56:	5ccb      	ldrb	r3, [r1, r3]
 8004d58:	f003 031f 	and.w	r3, r3, #31
 8004d5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	58024400 	.word	0x58024400
 8004d68:	08008804 	.word	0x08008804

08004d6c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d70:	b0ca      	sub	sp, #296	@ 0x128
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d78:	2300      	movs	r3, #0
 8004d7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d7e:	2300      	movs	r3, #0
 8004d80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004d90:	2500      	movs	r5, #0
 8004d92:	ea54 0305 	orrs.w	r3, r4, r5
 8004d96:	d049      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d9e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004da2:	d02f      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004da4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004da8:	d828      	bhi.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004daa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004dae:	d01a      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004db0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004db4:	d822      	bhi.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d003      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004dba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004dbe:	d007      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004dc0:	e01c      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dc2:	4bb8      	ldr	r3, [pc, #736]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc6:	4ab7      	ldr	r2, [pc, #732]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004dce:	e01a      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd4:	3308      	adds	r3, #8
 8004dd6:	2102      	movs	r1, #2
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f002 fb61 	bl	80074a0 <RCCEx_PLL2_Config>
 8004dde:	4603      	mov	r3, r0
 8004de0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004de4:	e00f      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dea:	3328      	adds	r3, #40	@ 0x28
 8004dec:	2102      	movs	r1, #2
 8004dee:	4618      	mov	r0, r3
 8004df0:	f002 fc08 	bl	8007604 <RCCEx_PLL3_Config>
 8004df4:	4603      	mov	r3, r0
 8004df6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004dfa:	e004      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e02:	e000      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004e04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d10a      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004e0e:	4ba5      	ldr	r3, [pc, #660]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e12:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e1a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e1c:	4aa1      	ldr	r2, [pc, #644]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e1e:	430b      	orrs	r3, r1
 8004e20:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e22:	e003      	b.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e34:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004e38:	f04f 0900 	mov.w	r9, #0
 8004e3c:	ea58 0309 	orrs.w	r3, r8, r9
 8004e40:	d047      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e48:	2b04      	cmp	r3, #4
 8004e4a:	d82a      	bhi.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e54 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e52:	bf00      	nop
 8004e54:	08004e69 	.word	0x08004e69
 8004e58:	08004e77 	.word	0x08004e77
 8004e5c:	08004e8d 	.word	0x08004e8d
 8004e60:	08004eab 	.word	0x08004eab
 8004e64:	08004eab 	.word	0x08004eab
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e68:	4b8e      	ldr	r3, [pc, #568]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e6c:	4a8d      	ldr	r2, [pc, #564]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004e6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e74:	e01a      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e7a:	3308      	adds	r3, #8
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f002 fb0e 	bl	80074a0 <RCCEx_PLL2_Config>
 8004e84:	4603      	mov	r3, r0
 8004e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e8a:	e00f      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e90:	3328      	adds	r3, #40	@ 0x28
 8004e92:	2100      	movs	r1, #0
 8004e94:	4618      	mov	r0, r3
 8004e96:	f002 fbb5 	bl	8007604 <RCCEx_PLL3_Config>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ea0:	e004      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ea8:	e000      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004eaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10a      	bne.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004eb4:	4b7b      	ldr	r3, [pc, #492]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004eb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eb8:	f023 0107 	bic.w	r1, r3, #7
 8004ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ec2:	4a78      	ldr	r2, [pc, #480]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ec4:	430b      	orrs	r3, r1
 8004ec6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ec8:	e003      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ece:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eda:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004ede:	f04f 0b00 	mov.w	fp, #0
 8004ee2:	ea5a 030b 	orrs.w	r3, sl, fp
 8004ee6:	d04c      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ef2:	d030      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004ef4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ef8:	d829      	bhi.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004efa:	2bc0      	cmp	r3, #192	@ 0xc0
 8004efc:	d02d      	beq.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004efe:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f00:	d825      	bhi.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f02:	2b80      	cmp	r3, #128	@ 0x80
 8004f04:	d018      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004f06:	2b80      	cmp	r3, #128	@ 0x80
 8004f08:	d821      	bhi.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d002      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004f0e:	2b40      	cmp	r3, #64	@ 0x40
 8004f10:	d007      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004f12:	e01c      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f14:	4b63      	ldr	r3, [pc, #396]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f18:	4a62      	ldr	r2, [pc, #392]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f20:	e01c      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f26:	3308      	adds	r3, #8
 8004f28:	2100      	movs	r1, #0
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f002 fab8 	bl	80074a0 <RCCEx_PLL2_Config>
 8004f30:	4603      	mov	r3, r0
 8004f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f36:	e011      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3c:	3328      	adds	r3, #40	@ 0x28
 8004f3e:	2100      	movs	r1, #0
 8004f40:	4618      	mov	r0, r3
 8004f42:	f002 fb5f 	bl	8007604 <RCCEx_PLL3_Config>
 8004f46:	4603      	mov	r3, r0
 8004f48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004f4c:	e006      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f54:	e002      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004f56:	bf00      	nop
 8004f58:	e000      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004f5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10a      	bne.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004f64:	4b4f      	ldr	r3, [pc, #316]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f68:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f72:	4a4c      	ldr	r2, [pc, #304]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f74:	430b      	orrs	r3, r1
 8004f76:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f78:	e003      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f8a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004f8e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004f92:	2300      	movs	r3, #0
 8004f94:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004f98:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	d053      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004faa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fae:	d035      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004fb0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fb4:	d82e      	bhi.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004fb6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004fba:	d031      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004fbc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004fc0:	d828      	bhi.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004fc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fc6:	d01a      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004fc8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fcc:	d822      	bhi.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004fd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fd6:	d007      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004fd8:	e01c      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fda:	4b32      	ldr	r3, [pc, #200]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fde:	4a31      	ldr	r2, [pc, #196]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fe0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004fe6:	e01c      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fec:	3308      	adds	r3, #8
 8004fee:	2100      	movs	r1, #0
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f002 fa55 	bl	80074a0 <RCCEx_PLL2_Config>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004ffc:	e011      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005002:	3328      	adds	r3, #40	@ 0x28
 8005004:	2100      	movs	r1, #0
 8005006:	4618      	mov	r0, r3
 8005008:	f002 fafc 	bl	8007604 <RCCEx_PLL3_Config>
 800500c:	4603      	mov	r3, r0
 800500e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005012:	e006      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800501a:	e002      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800501c:	bf00      	nop
 800501e:	e000      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005020:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005022:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10b      	bne.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800502a:	4b1e      	ldr	r3, [pc, #120]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800502c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800502e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005036:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800503a:	4a1a      	ldr	r2, [pc, #104]	@ (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800503c:	430b      	orrs	r3, r1
 800503e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005040:	e003      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005042:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005046:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800504a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005052:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005056:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800505a:	2300      	movs	r3, #0
 800505c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005060:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005064:	460b      	mov	r3, r1
 8005066:	4313      	orrs	r3, r2
 8005068:	d056      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800506a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800506e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005072:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005076:	d038      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005078:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800507c:	d831      	bhi.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800507e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005082:	d034      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005084:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005088:	d82b      	bhi.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800508a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800508e:	d01d      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005090:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005094:	d825      	bhi.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005096:	2b00      	cmp	r3, #0
 8005098:	d006      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800509a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800509e:	d00a      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80050a0:	e01f      	b.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80050a2:	bf00      	nop
 80050a4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050a8:	4ba2      	ldr	r3, [pc, #648]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ac:	4aa1      	ldr	r2, [pc, #644]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80050b4:	e01c      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ba:	3308      	adds	r3, #8
 80050bc:	2100      	movs	r1, #0
 80050be:	4618      	mov	r0, r3
 80050c0:	f002 f9ee 	bl	80074a0 <RCCEx_PLL2_Config>
 80050c4:	4603      	mov	r3, r0
 80050c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80050ca:	e011      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d0:	3328      	adds	r3, #40	@ 0x28
 80050d2:	2100      	movs	r1, #0
 80050d4:	4618      	mov	r0, r3
 80050d6:	f002 fa95 	bl	8007604 <RCCEx_PLL3_Config>
 80050da:	4603      	mov	r3, r0
 80050dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80050e0:	e006      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050e8:	e002      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80050ea:	bf00      	nop
 80050ec:	e000      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80050ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d10b      	bne.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80050f8:	4b8e      	ldr	r3, [pc, #568]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050fc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005104:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005108:	4a8a      	ldr	r2, [pc, #552]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800510a:	430b      	orrs	r3, r1
 800510c:	6593      	str	r3, [r2, #88]	@ 0x58
 800510e:	e003      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005110:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005114:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005120:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005124:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005128:	2300      	movs	r3, #0
 800512a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800512e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005132:	460b      	mov	r3, r1
 8005134:	4313      	orrs	r3, r2
 8005136:	d03a      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800513e:	2b30      	cmp	r3, #48	@ 0x30
 8005140:	d01f      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005142:	2b30      	cmp	r3, #48	@ 0x30
 8005144:	d819      	bhi.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005146:	2b20      	cmp	r3, #32
 8005148:	d00c      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800514a:	2b20      	cmp	r3, #32
 800514c:	d815      	bhi.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800514e:	2b00      	cmp	r3, #0
 8005150:	d019      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005152:	2b10      	cmp	r3, #16
 8005154:	d111      	bne.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005156:	4b77      	ldr	r3, [pc, #476]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515a:	4a76      	ldr	r2, [pc, #472]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800515c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005160:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005162:	e011      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005168:	3308      	adds	r3, #8
 800516a:	2102      	movs	r1, #2
 800516c:	4618      	mov	r0, r3
 800516e:	f002 f997 	bl	80074a0 <RCCEx_PLL2_Config>
 8005172:	4603      	mov	r3, r0
 8005174:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005178:	e006      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005180:	e002      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005182:	bf00      	nop
 8005184:	e000      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005186:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005188:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800518c:	2b00      	cmp	r3, #0
 800518e:	d10a      	bne.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005190:	4b68      	ldr	r3, [pc, #416]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005194:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800519e:	4a65      	ldr	r2, [pc, #404]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80051a0:	430b      	orrs	r3, r1
 80051a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051a4:	e003      	b.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80051ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80051ba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80051be:	2300      	movs	r3, #0
 80051c0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80051c4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80051c8:	460b      	mov	r3, r1
 80051ca:	4313      	orrs	r3, r2
 80051cc:	d051      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80051ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051d8:	d035      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80051da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051de:	d82e      	bhi.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80051e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051e4:	d031      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80051e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051ea:	d828      	bhi.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80051ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051f0:	d01a      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80051f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051f6:	d822      	bhi.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d003      	beq.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80051fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005200:	d007      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005202:	e01c      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005204:	4b4b      	ldr	r3, [pc, #300]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005208:	4a4a      	ldr	r2, [pc, #296]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800520a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800520e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005210:	e01c      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005216:	3308      	adds	r3, #8
 8005218:	2100      	movs	r1, #0
 800521a:	4618      	mov	r0, r3
 800521c:	f002 f940 	bl	80074a0 <RCCEx_PLL2_Config>
 8005220:	4603      	mov	r3, r0
 8005222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005226:	e011      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800522c:	3328      	adds	r3, #40	@ 0x28
 800522e:	2100      	movs	r1, #0
 8005230:	4618      	mov	r0, r3
 8005232:	f002 f9e7 	bl	8007604 <RCCEx_PLL3_Config>
 8005236:	4603      	mov	r3, r0
 8005238:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800523c:	e006      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005244:	e002      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005246:	bf00      	nop
 8005248:	e000      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800524a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800524c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005250:	2b00      	cmp	r3, #0
 8005252:	d10a      	bne.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005254:	4b37      	ldr	r3, [pc, #220]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005256:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005258:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800525c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005262:	4a34      	ldr	r2, [pc, #208]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005264:	430b      	orrs	r3, r1
 8005266:	6513      	str	r3, [r2, #80]	@ 0x50
 8005268:	e003      	b.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800526a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800526e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800527e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005282:	2300      	movs	r3, #0
 8005284:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005288:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800528c:	460b      	mov	r3, r1
 800528e:	4313      	orrs	r3, r2
 8005290:	d056      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005296:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005298:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800529c:	d033      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800529e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052a2:	d82c      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052a8:	d02f      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80052aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052ae:	d826      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052b4:	d02b      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80052b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052ba:	d820      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052c0:	d012      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80052c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052c6:	d81a      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x592>
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d022      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80052cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052d0:	d115      	bne.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80052d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d6:	3308      	adds	r3, #8
 80052d8:	2101      	movs	r1, #1
 80052da:	4618      	mov	r0, r3
 80052dc:	f002 f8e0 	bl	80074a0 <RCCEx_PLL2_Config>
 80052e0:	4603      	mov	r3, r0
 80052e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80052e6:	e015      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ec:	3328      	adds	r3, #40	@ 0x28
 80052ee:	2101      	movs	r1, #1
 80052f0:	4618      	mov	r0, r3
 80052f2:	f002 f987 	bl	8007604 <RCCEx_PLL3_Config>
 80052f6:	4603      	mov	r3, r0
 80052f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80052fc:	e00a      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005304:	e006      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005306:	bf00      	nop
 8005308:	e004      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800530a:	bf00      	nop
 800530c:	e002      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800530e:	bf00      	nop
 8005310:	e000      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005312:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005314:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005318:	2b00      	cmp	r3, #0
 800531a:	d10d      	bne.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800531c:	4b05      	ldr	r3, [pc, #20]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800531e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005320:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005328:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800532a:	4a02      	ldr	r2, [pc, #8]	@ (8005334 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800532c:	430b      	orrs	r3, r1
 800532e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005330:	e006      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005332:	bf00      	nop
 8005334:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005338:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800533c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005348:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800534c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005350:	2300      	movs	r3, #0
 8005352:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005356:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800535a:	460b      	mov	r3, r1
 800535c:	4313      	orrs	r3, r2
 800535e:	d055      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005364:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005368:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800536c:	d033      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800536e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005372:	d82c      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005374:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005378:	d02f      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800537a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800537e:	d826      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005380:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005384:	d02b      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005386:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800538a:	d820      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 800538c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005390:	d012      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005392:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005396:	d81a      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005398:	2b00      	cmp	r3, #0
 800539a:	d022      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800539c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053a0:	d115      	bne.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a6:	3308      	adds	r3, #8
 80053a8:	2101      	movs	r1, #1
 80053aa:	4618      	mov	r0, r3
 80053ac:	f002 f878 	bl	80074a0 <RCCEx_PLL2_Config>
 80053b0:	4603      	mov	r3, r0
 80053b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80053b6:	e015      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053bc:	3328      	adds	r3, #40	@ 0x28
 80053be:	2101      	movs	r1, #1
 80053c0:	4618      	mov	r0, r3
 80053c2:	f002 f91f 	bl	8007604 <RCCEx_PLL3_Config>
 80053c6:	4603      	mov	r3, r0
 80053c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80053cc:	e00a      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053d4:	e006      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053d6:	bf00      	nop
 80053d8:	e004      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053da:	bf00      	nop
 80053dc:	e002      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053de:	bf00      	nop
 80053e0:	e000      	b.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80053e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d10b      	bne.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80053ec:	4ba3      	ldr	r3, [pc, #652]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053f0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80053f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80053fc:	4a9f      	ldr	r2, [pc, #636]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053fe:	430b      	orrs	r3, r1
 8005400:	6593      	str	r3, [r2, #88]	@ 0x58
 8005402:	e003      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005404:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005408:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800540c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005414:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005418:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800541c:	2300      	movs	r3, #0
 800541e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005422:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005426:	460b      	mov	r3, r1
 8005428:	4313      	orrs	r3, r2
 800542a:	d037      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800542c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005432:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005436:	d00e      	beq.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005438:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800543c:	d816      	bhi.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800543e:	2b00      	cmp	r3, #0
 8005440:	d018      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005442:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005446:	d111      	bne.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005448:	4b8c      	ldr	r3, [pc, #560]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800544a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800544c:	4a8b      	ldr	r2, [pc, #556]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800544e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005452:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005454:	e00f      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800545a:	3308      	adds	r3, #8
 800545c:	2101      	movs	r1, #1
 800545e:	4618      	mov	r0, r3
 8005460:	f002 f81e 	bl	80074a0 <RCCEx_PLL2_Config>
 8005464:	4603      	mov	r3, r0
 8005466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800546a:	e004      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005472:	e000      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005474:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10a      	bne.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800547e:	4b7f      	ldr	r3, [pc, #508]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005480:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005482:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800548c:	4a7b      	ldr	r2, [pc, #492]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800548e:	430b      	orrs	r3, r1
 8005490:	6513      	str	r3, [r2, #80]	@ 0x50
 8005492:	e003      	b.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005494:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005498:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800549c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80054a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054ac:	2300      	movs	r3, #0
 80054ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80054b2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80054b6:	460b      	mov	r3, r1
 80054b8:	4313      	orrs	r3, r2
 80054ba:	d039      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80054bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054c2:	2b03      	cmp	r3, #3
 80054c4:	d81c      	bhi.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80054c6:	a201      	add	r2, pc, #4	@ (adr r2, 80054cc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80054c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054cc:	08005509 	.word	0x08005509
 80054d0:	080054dd 	.word	0x080054dd
 80054d4:	080054eb 	.word	0x080054eb
 80054d8:	08005509 	.word	0x08005509
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054dc:	4b67      	ldr	r3, [pc, #412]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e0:	4a66      	ldr	r2, [pc, #408]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80054e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80054e8:	e00f      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80054ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ee:	3308      	adds	r3, #8
 80054f0:	2102      	movs	r1, #2
 80054f2:	4618      	mov	r0, r3
 80054f4:	f001 ffd4 	bl	80074a0 <RCCEx_PLL2_Config>
 80054f8:	4603      	mov	r3, r0
 80054fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80054fe:	e004      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005506:	e000      	b.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005508:	bf00      	nop
    }

    if (ret == HAL_OK)
 800550a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10a      	bne.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005512:	4b5a      	ldr	r3, [pc, #360]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005516:	f023 0103 	bic.w	r1, r3, #3
 800551a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005520:	4a56      	ldr	r2, [pc, #344]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005522:	430b      	orrs	r3, r1
 8005524:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005526:	e003      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005528:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800552c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005538:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800553c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005540:	2300      	movs	r3, #0
 8005542:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005546:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800554a:	460b      	mov	r3, r1
 800554c:	4313      	orrs	r3, r2
 800554e:	f000 809f 	beq.w	8005690 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005552:	4b4b      	ldr	r3, [pc, #300]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a4a      	ldr	r2, [pc, #296]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005558:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800555c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800555e:	f7fb ff37 	bl	80013d0 <HAL_GetTick>
 8005562:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005566:	e00b      	b.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005568:	f7fb ff32 	bl	80013d0 <HAL_GetTick>
 800556c:	4602      	mov	r2, r0
 800556e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	2b64      	cmp	r3, #100	@ 0x64
 8005576:	d903      	bls.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005578:	2303      	movs	r3, #3
 800557a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800557e:	e005      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005580:	4b3f      	ldr	r3, [pc, #252]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005588:	2b00      	cmp	r3, #0
 800558a:	d0ed      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800558c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005590:	2b00      	cmp	r3, #0
 8005592:	d179      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005594:	4b39      	ldr	r3, [pc, #228]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005596:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055a0:	4053      	eors	r3, r2
 80055a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d015      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055aa:	4b34      	ldr	r3, [pc, #208]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055b2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055b6:	4b31      	ldr	r3, [pc, #196]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ba:	4a30      	ldr	r2, [pc, #192]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055c0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80055c2:	4b2e      	ldr	r3, [pc, #184]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055c6:	4a2d      	ldr	r2, [pc, #180]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055cc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80055ce:	4a2b      	ldr	r2, [pc, #172]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80055d4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80055d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055e2:	d118      	bne.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055e4:	f7fb fef4 	bl	80013d0 <HAL_GetTick>
 80055e8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80055ec:	e00d      	b.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055ee:	f7fb feef 	bl	80013d0 <HAL_GetTick>
 80055f2:	4602      	mov	r2, r0
 80055f4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80055f8:	1ad2      	subs	r2, r2, r3
 80055fa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80055fe:	429a      	cmp	r2, r3
 8005600:	d903      	bls.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005608:	e005      	b.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800560a:	4b1c      	ldr	r3, [pc, #112]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800560c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	2b00      	cmp	r3, #0
 8005614:	d0eb      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800561a:	2b00      	cmp	r3, #0
 800561c:	d129      	bne.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800561e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005622:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800562a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800562e:	d10e      	bne.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005630:	4b12      	ldr	r3, [pc, #72]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800563c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005640:	091a      	lsrs	r2, r3, #4
 8005642:	4b10      	ldr	r3, [pc, #64]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005644:	4013      	ands	r3, r2
 8005646:	4a0d      	ldr	r2, [pc, #52]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005648:	430b      	orrs	r3, r1
 800564a:	6113      	str	r3, [r2, #16]
 800564c:	e005      	b.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800564e:	4b0b      	ldr	r3, [pc, #44]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	4a0a      	ldr	r2, [pc, #40]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005654:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005658:	6113      	str	r3, [r2, #16]
 800565a:	4b08      	ldr	r3, [pc, #32]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800565c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800565e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005662:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800566a:	4a04      	ldr	r2, [pc, #16]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800566c:	430b      	orrs	r3, r1
 800566e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005670:	e00e      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005676:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800567a:	e009      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800567c:	58024400 	.word	0x58024400
 8005680:	58024800 	.word	0x58024800
 8005684:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005688:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800568c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005698:	f002 0301 	and.w	r3, r2, #1
 800569c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056a0:	2300      	movs	r3, #0
 80056a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056a6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80056aa:	460b      	mov	r3, r1
 80056ac:	4313      	orrs	r3, r2
 80056ae:	f000 8089 	beq.w	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80056b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056b8:	2b28      	cmp	r3, #40	@ 0x28
 80056ba:	d86b      	bhi.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80056bc:	a201      	add	r2, pc, #4	@ (adr r2, 80056c4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80056be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c2:	bf00      	nop
 80056c4:	0800579d 	.word	0x0800579d
 80056c8:	08005795 	.word	0x08005795
 80056cc:	08005795 	.word	0x08005795
 80056d0:	08005795 	.word	0x08005795
 80056d4:	08005795 	.word	0x08005795
 80056d8:	08005795 	.word	0x08005795
 80056dc:	08005795 	.word	0x08005795
 80056e0:	08005795 	.word	0x08005795
 80056e4:	08005769 	.word	0x08005769
 80056e8:	08005795 	.word	0x08005795
 80056ec:	08005795 	.word	0x08005795
 80056f0:	08005795 	.word	0x08005795
 80056f4:	08005795 	.word	0x08005795
 80056f8:	08005795 	.word	0x08005795
 80056fc:	08005795 	.word	0x08005795
 8005700:	08005795 	.word	0x08005795
 8005704:	0800577f 	.word	0x0800577f
 8005708:	08005795 	.word	0x08005795
 800570c:	08005795 	.word	0x08005795
 8005710:	08005795 	.word	0x08005795
 8005714:	08005795 	.word	0x08005795
 8005718:	08005795 	.word	0x08005795
 800571c:	08005795 	.word	0x08005795
 8005720:	08005795 	.word	0x08005795
 8005724:	0800579d 	.word	0x0800579d
 8005728:	08005795 	.word	0x08005795
 800572c:	08005795 	.word	0x08005795
 8005730:	08005795 	.word	0x08005795
 8005734:	08005795 	.word	0x08005795
 8005738:	08005795 	.word	0x08005795
 800573c:	08005795 	.word	0x08005795
 8005740:	08005795 	.word	0x08005795
 8005744:	0800579d 	.word	0x0800579d
 8005748:	08005795 	.word	0x08005795
 800574c:	08005795 	.word	0x08005795
 8005750:	08005795 	.word	0x08005795
 8005754:	08005795 	.word	0x08005795
 8005758:	08005795 	.word	0x08005795
 800575c:	08005795 	.word	0x08005795
 8005760:	08005795 	.word	0x08005795
 8005764:	0800579d 	.word	0x0800579d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800576c:	3308      	adds	r3, #8
 800576e:	2101      	movs	r1, #1
 8005770:	4618      	mov	r0, r3
 8005772:	f001 fe95 	bl	80074a0 <RCCEx_PLL2_Config>
 8005776:	4603      	mov	r3, r0
 8005778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800577c:	e00f      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800577e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005782:	3328      	adds	r3, #40	@ 0x28
 8005784:	2101      	movs	r1, #1
 8005786:	4618      	mov	r0, r3
 8005788:	f001 ff3c 	bl	8007604 <RCCEx_PLL3_Config>
 800578c:	4603      	mov	r3, r0
 800578e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005792:	e004      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800579a:	e000      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800579c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800579e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10a      	bne.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80057a6:	4bbf      	ldr	r3, [pc, #764]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057aa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80057ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057b4:	4abb      	ldr	r2, [pc, #748]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057b6:	430b      	orrs	r3, r1
 80057b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80057ba:	e003      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80057c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057cc:	f002 0302 	and.w	r3, r2, #2
 80057d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057d4:	2300      	movs	r3, #0
 80057d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80057da:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80057de:	460b      	mov	r3, r1
 80057e0:	4313      	orrs	r3, r2
 80057e2:	d041      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80057e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057ea:	2b05      	cmp	r3, #5
 80057ec:	d824      	bhi.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80057ee:	a201      	add	r2, pc, #4	@ (adr r2, 80057f4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80057f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f4:	08005841 	.word	0x08005841
 80057f8:	0800580d 	.word	0x0800580d
 80057fc:	08005823 	.word	0x08005823
 8005800:	08005841 	.word	0x08005841
 8005804:	08005841 	.word	0x08005841
 8005808:	08005841 	.word	0x08005841
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800580c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005810:	3308      	adds	r3, #8
 8005812:	2101      	movs	r1, #1
 8005814:	4618      	mov	r0, r3
 8005816:	f001 fe43 	bl	80074a0 <RCCEx_PLL2_Config>
 800581a:	4603      	mov	r3, r0
 800581c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005820:	e00f      	b.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005826:	3328      	adds	r3, #40	@ 0x28
 8005828:	2101      	movs	r1, #1
 800582a:	4618      	mov	r0, r3
 800582c:	f001 feea 	bl	8007604 <RCCEx_PLL3_Config>
 8005830:	4603      	mov	r3, r0
 8005832:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005836:	e004      	b.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800583e:	e000      	b.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005840:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005846:	2b00      	cmp	r3, #0
 8005848:	d10a      	bne.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800584a:	4b96      	ldr	r3, [pc, #600]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800584c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800584e:	f023 0107 	bic.w	r1, r3, #7
 8005852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005856:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005858:	4a92      	ldr	r2, [pc, #584]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800585a:	430b      	orrs	r3, r1
 800585c:	6553      	str	r3, [r2, #84]	@ 0x54
 800585e:	e003      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005864:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800586c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005870:	f002 0304 	and.w	r3, r2, #4
 8005874:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005878:	2300      	movs	r3, #0
 800587a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800587e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005882:	460b      	mov	r3, r1
 8005884:	4313      	orrs	r3, r2
 8005886:	d044      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005890:	2b05      	cmp	r3, #5
 8005892:	d825      	bhi.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005894:	a201      	add	r2, pc, #4	@ (adr r2, 800589c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800589a:	bf00      	nop
 800589c:	080058e9 	.word	0x080058e9
 80058a0:	080058b5 	.word	0x080058b5
 80058a4:	080058cb 	.word	0x080058cb
 80058a8:	080058e9 	.word	0x080058e9
 80058ac:	080058e9 	.word	0x080058e9
 80058b0:	080058e9 	.word	0x080058e9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80058b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b8:	3308      	adds	r3, #8
 80058ba:	2101      	movs	r1, #1
 80058bc:	4618      	mov	r0, r3
 80058be:	f001 fdef 	bl	80074a0 <RCCEx_PLL2_Config>
 80058c2:	4603      	mov	r3, r0
 80058c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80058c8:	e00f      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80058ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ce:	3328      	adds	r3, #40	@ 0x28
 80058d0:	2101      	movs	r1, #1
 80058d2:	4618      	mov	r0, r3
 80058d4:	f001 fe96 	bl	8007604 <RCCEx_PLL3_Config>
 80058d8:	4603      	mov	r3, r0
 80058da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80058de:	e004      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058e6:	e000      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80058e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10b      	bne.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058f2:	4b6c      	ldr	r3, [pc, #432]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80058f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058f6:	f023 0107 	bic.w	r1, r3, #7
 80058fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005902:	4a68      	ldr	r2, [pc, #416]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005904:	430b      	orrs	r3, r1
 8005906:	6593      	str	r3, [r2, #88]	@ 0x58
 8005908:	e003      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800590a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800590e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591a:	f002 0320 	and.w	r3, r2, #32
 800591e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005922:	2300      	movs	r3, #0
 8005924:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005928:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800592c:	460b      	mov	r3, r1
 800592e:	4313      	orrs	r3, r2
 8005930:	d055      	beq.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800593a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800593e:	d033      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005940:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005944:	d82c      	bhi.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800594a:	d02f      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800594c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005950:	d826      	bhi.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005952:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005956:	d02b      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005958:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800595c:	d820      	bhi.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800595e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005962:	d012      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005964:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005968:	d81a      	bhi.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800596a:	2b00      	cmp	r3, #0
 800596c:	d022      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800596e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005972:	d115      	bne.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005978:	3308      	adds	r3, #8
 800597a:	2100      	movs	r1, #0
 800597c:	4618      	mov	r0, r3
 800597e:	f001 fd8f 	bl	80074a0 <RCCEx_PLL2_Config>
 8005982:	4603      	mov	r3, r0
 8005984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005988:	e015      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800598a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800598e:	3328      	adds	r3, #40	@ 0x28
 8005990:	2102      	movs	r1, #2
 8005992:	4618      	mov	r0, r3
 8005994:	f001 fe36 	bl	8007604 <RCCEx_PLL3_Config>
 8005998:	4603      	mov	r3, r0
 800599a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800599e:	e00a      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059a6:	e006      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059a8:	bf00      	nop
 80059aa:	e004      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059ac:	bf00      	nop
 80059ae:	e002      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059b0:	bf00      	nop
 80059b2:	e000      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80059b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10b      	bne.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059be:	4b39      	ldr	r3, [pc, #228]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80059c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059ce:	4a35      	ldr	r2, [pc, #212]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059d0:	430b      	orrs	r3, r1
 80059d2:	6553      	str	r3, [r2, #84]	@ 0x54
 80059d4:	e003      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80059de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80059ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80059ee:	2300      	movs	r3, #0
 80059f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80059f4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80059f8:	460b      	mov	r3, r1
 80059fa:	4313      	orrs	r3, r2
 80059fc:	d058      	beq.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80059fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a06:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005a0a:	d033      	beq.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005a0c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005a10:	d82c      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a16:	d02f      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005a18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a1c:	d826      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a22:	d02b      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005a24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a28:	d820      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a2e:	d012      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005a30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a34:	d81a      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d022      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005a3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a3e:	d115      	bne.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a44:	3308      	adds	r3, #8
 8005a46:	2100      	movs	r1, #0
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f001 fd29 	bl	80074a0 <RCCEx_PLL2_Config>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005a54:	e015      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a5a:	3328      	adds	r3, #40	@ 0x28
 8005a5c:	2102      	movs	r1, #2
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f001 fdd0 	bl	8007604 <RCCEx_PLL3_Config>
 8005a64:	4603      	mov	r3, r0
 8005a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005a6a:	e00a      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a72:	e006      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a74:	bf00      	nop
 8005a76:	e004      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a78:	bf00      	nop
 8005a7a:	e002      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a7c:	bf00      	nop
 8005a7e:	e000      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005a80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10e      	bne.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a8a:	4b06      	ldr	r3, [pc, #24]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a8e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a9a:	4a02      	ldr	r2, [pc, #8]	@ (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a9c:	430b      	orrs	r3, r1
 8005a9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005aa0:	e006      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005aa2:	bf00      	nop
 8005aa4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005aac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005abc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ac6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005aca:	460b      	mov	r3, r1
 8005acc:	4313      	orrs	r3, r2
 8005ace:	d055      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005ad8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005adc:	d033      	beq.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005ade:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005ae2:	d82c      	bhi.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005ae4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ae8:	d02f      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005aea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005aee:	d826      	bhi.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005af0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005af4:	d02b      	beq.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005af6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005afa:	d820      	bhi.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005afc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b00:	d012      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005b02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b06:	d81a      	bhi.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d022      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005b0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b10:	d115      	bne.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b16:	3308      	adds	r3, #8
 8005b18:	2100      	movs	r1, #0
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f001 fcc0 	bl	80074a0 <RCCEx_PLL2_Config>
 8005b20:	4603      	mov	r3, r0
 8005b22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005b26:	e015      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b2c:	3328      	adds	r3, #40	@ 0x28
 8005b2e:	2102      	movs	r1, #2
 8005b30:	4618      	mov	r0, r3
 8005b32:	f001 fd67 	bl	8007604 <RCCEx_PLL3_Config>
 8005b36:	4603      	mov	r3, r0
 8005b38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005b3c:	e00a      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b44:	e006      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b46:	bf00      	nop
 8005b48:	e004      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b4a:	bf00      	nop
 8005b4c:	e002      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b4e:	bf00      	nop
 8005b50:	e000      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005b52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d10b      	bne.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005b5c:	4ba1      	ldr	r3, [pc, #644]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b60:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b68:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b6c:	4a9d      	ldr	r2, [pc, #628]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b6e:	430b      	orrs	r3, r1
 8005b70:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b72:	e003      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b84:	f002 0308 	and.w	r3, r2, #8
 8005b88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005b92:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005b96:	460b      	mov	r3, r1
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	d01e      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ba4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ba8:	d10c      	bne.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bae:	3328      	adds	r3, #40	@ 0x28
 8005bb0:	2102      	movs	r1, #2
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f001 fd26 	bl	8007604 <RCCEx_PLL3_Config>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d002      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005bc4:	4b87      	ldr	r3, [pc, #540]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bc8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bd4:	4a83      	ldr	r2, [pc, #524]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005bd6:	430b      	orrs	r3, r1
 8005bd8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be2:	f002 0310 	and.w	r3, r2, #16
 8005be6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005bea:	2300      	movs	r3, #0
 8005bec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005bf0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	d01e      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c06:	d10c      	bne.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c0c:	3328      	adds	r3, #40	@ 0x28
 8005c0e:	2102      	movs	r1, #2
 8005c10:	4618      	mov	r0, r3
 8005c12:	f001 fcf7 	bl	8007604 <RCCEx_PLL3_Config>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d002      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c22:	4b70      	ldr	r3, [pc, #448]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c26:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c32:	4a6c      	ldr	r2, [pc, #432]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005c34:	430b      	orrs	r3, r1
 8005c36:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c40:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005c44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c48:	2300      	movs	r3, #0
 8005c4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c4e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005c52:	460b      	mov	r3, r1
 8005c54:	4313      	orrs	r3, r2
 8005c56:	d03e      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c5c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005c60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c64:	d022      	beq.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005c66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c6a:	d81b      	bhi.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d003      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005c70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c74:	d00b      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005c76:	e015      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c7c:	3308      	adds	r3, #8
 8005c7e:	2100      	movs	r1, #0
 8005c80:	4618      	mov	r0, r3
 8005c82:	f001 fc0d 	bl	80074a0 <RCCEx_PLL2_Config>
 8005c86:	4603      	mov	r3, r0
 8005c88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005c8c:	e00f      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c92:	3328      	adds	r3, #40	@ 0x28
 8005c94:	2102      	movs	r1, #2
 8005c96:	4618      	mov	r0, r3
 8005c98:	f001 fcb4 	bl	8007604 <RCCEx_PLL3_Config>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005ca2:	e004      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005caa:	e000      	b.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005cac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d10b      	bne.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005cb6:	4b4b      	ldr	r3, [pc, #300]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cba:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005cc6:	4a47      	ldr	r2, [pc, #284]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cc8:	430b      	orrs	r3, r1
 8005cca:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ccc:	e003      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cde:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005ce2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ce8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005cec:	460b      	mov	r3, r1
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	d03b      	beq.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cfa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005cfe:	d01f      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005d00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d04:	d818      	bhi.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005d06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d0a:	d003      	beq.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005d0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d10:	d007      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005d12:	e011      	b.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d14:	4b33      	ldr	r3, [pc, #204]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d18:	4a32      	ldr	r2, [pc, #200]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005d20:	e00f      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d26:	3328      	adds	r3, #40	@ 0x28
 8005d28:	2101      	movs	r1, #1
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f001 fc6a 	bl	8007604 <RCCEx_PLL3_Config>
 8005d30:	4603      	mov	r3, r0
 8005d32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005d36:	e004      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d3e:	e000      	b.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005d40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10b      	bne.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d4a:	4b26      	ldr	r3, [pc, #152]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d4e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d5a:	4a22      	ldr	r2, [pc, #136]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d5c:	430b      	orrs	r3, r1
 8005d5e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005d60:	e003      	b.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d72:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005d76:	673b      	str	r3, [r7, #112]	@ 0x70
 8005d78:	2300      	movs	r3, #0
 8005d7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005d7c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005d80:	460b      	mov	r3, r1
 8005d82:	4313      	orrs	r3, r2
 8005d84:	d034      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d003      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005d90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d94:	d007      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005d96:	e011      	b.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d98:	4b12      	ldr	r3, [pc, #72]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9c:	4a11      	ldr	r2, [pc, #68]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005da2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005da4:	e00e      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005daa:	3308      	adds	r3, #8
 8005dac:	2102      	movs	r1, #2
 8005dae:	4618      	mov	r0, r3
 8005db0:	f001 fb76 	bl	80074a0 <RCCEx_PLL2_Config>
 8005db4:	4603      	mov	r3, r0
 8005db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005dba:	e003      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10d      	bne.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005dcc:	4b05      	ldr	r3, [pc, #20]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dd0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dda:	4a02      	ldr	r2, [pc, #8]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ddc:	430b      	orrs	r3, r1
 8005dde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005de0:	e006      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005de2:	bf00      	nop
 8005de4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005dfc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005dfe:	2300      	movs	r3, #0
 8005e00:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e02:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005e06:	460b      	mov	r3, r1
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	d00c      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e10:	3328      	adds	r3, #40	@ 0x28
 8005e12:	2102      	movs	r1, #2
 8005e14:	4618      	mov	r0, r3
 8005e16:	f001 fbf5 	bl	8007604 <RCCEx_PLL3_Config>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d002      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e2e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005e32:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e34:	2300      	movs	r3, #0
 8005e36:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e38:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	d038      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e4e:	d018      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005e50:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e54:	d811      	bhi.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005e56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e5a:	d014      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005e5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e60:	d80b      	bhi.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d011      	beq.n	8005e8a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005e66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e6a:	d106      	bne.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e6c:	4bc3      	ldr	r3, [pc, #780]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e70:	4ac2      	ldr	r2, [pc, #776]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005e78:	e008      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e80:	e004      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005e82:	bf00      	nop
 8005e84:	e002      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005e86:	bf00      	nop
 8005e88:	e000      	b.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005e8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d10b      	bne.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e94:	4bb9      	ldr	r3, [pc, #740]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e98:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ea4:	4ab5      	ldr	r2, [pc, #724]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ea6:	430b      	orrs	r3, r1
 8005ea8:	6553      	str	r3, [r2, #84]	@ 0x54
 8005eaa:	e003      	b.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ebc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005ec0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ec6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005eca:	460b      	mov	r3, r1
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	d009      	beq.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005ed0:	4baa      	ldr	r3, [pc, #680]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ed2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ed4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ede:	4aa7      	ldr	r2, [pc, #668]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ee0:	430b      	orrs	r3, r1
 8005ee2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eec:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005ef0:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ef6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005efa:	460b      	mov	r3, r1
 8005efc:	4313      	orrs	r3, r2
 8005efe:	d00a      	beq.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005f00:	4b9e      	ldr	r3, [pc, #632]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f0c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005f10:	4a9a      	ldr	r2, [pc, #616]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f12:	430b      	orrs	r3, r1
 8005f14:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005f22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f24:	2300      	movs	r3, #0
 8005f26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f28:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	d009      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005f32:	4b92      	ldr	r3, [pc, #584]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f36:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f40:	4a8e      	ldr	r2, [pc, #568]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f42:	430b      	orrs	r3, r1
 8005f44:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005f52:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f54:	2300      	movs	r3, #0
 8005f56:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f58:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	d00e      	beq.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005f62:	4b86      	ldr	r3, [pc, #536]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	4a85      	ldr	r2, [pc, #532]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f68:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005f6c:	6113      	str	r3, [r2, #16]
 8005f6e:	4b83      	ldr	r3, [pc, #524]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f70:	6919      	ldr	r1, [r3, #16]
 8005f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f76:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005f7a:	4a80      	ldr	r2, [pc, #512]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f7c:	430b      	orrs	r3, r1
 8005f7e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f88:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005f8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f8e:	2300      	movs	r3, #0
 8005f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f92:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005f96:	460b      	mov	r3, r1
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	d009      	beq.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005f9c:	4b77      	ldr	r3, [pc, #476]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005f9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fa0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005faa:	4a74      	ldr	r2, [pc, #464]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fac:	430b      	orrs	r3, r1
 8005fae:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005fbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fc2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	d00a      	beq.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005fcc:	4b6b      	ldr	r3, [pc, #428]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fdc:	4a67      	ldr	r2, [pc, #412]	@ (800617c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005fde:	430b      	orrs	r3, r1
 8005fe0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fea:	2100      	movs	r1, #0
 8005fec:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ff4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	d011      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006002:	3308      	adds	r3, #8
 8006004:	2100      	movs	r1, #0
 8006006:	4618      	mov	r0, r3
 8006008:	f001 fa4a 	bl	80074a0 <RCCEx_PLL2_Config>
 800600c:	4603      	mov	r3, r0
 800600e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006012:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006016:	2b00      	cmp	r3, #0
 8006018:	d003      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800601a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800601e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602a:	2100      	movs	r1, #0
 800602c:	6239      	str	r1, [r7, #32]
 800602e:	f003 0302 	and.w	r3, r3, #2
 8006032:	627b      	str	r3, [r7, #36]	@ 0x24
 8006034:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006038:	460b      	mov	r3, r1
 800603a:	4313      	orrs	r3, r2
 800603c:	d011      	beq.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800603e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006042:	3308      	adds	r3, #8
 8006044:	2101      	movs	r1, #1
 8006046:	4618      	mov	r0, r3
 8006048:	f001 fa2a 	bl	80074a0 <RCCEx_PLL2_Config>
 800604c:	4603      	mov	r3, r0
 800604e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006056:	2b00      	cmp	r3, #0
 8006058:	d003      	beq.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800605a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800605e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606a:	2100      	movs	r1, #0
 800606c:	61b9      	str	r1, [r7, #24]
 800606e:	f003 0304 	and.w	r3, r3, #4
 8006072:	61fb      	str	r3, [r7, #28]
 8006074:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006078:	460b      	mov	r3, r1
 800607a:	4313      	orrs	r3, r2
 800607c:	d011      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800607e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006082:	3308      	adds	r3, #8
 8006084:	2102      	movs	r1, #2
 8006086:	4618      	mov	r0, r3
 8006088:	f001 fa0a 	bl	80074a0 <RCCEx_PLL2_Config>
 800608c:	4603      	mov	r3, r0
 800608e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006096:	2b00      	cmp	r3, #0
 8006098:	d003      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800609a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800609e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80060a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060aa:	2100      	movs	r1, #0
 80060ac:	6139      	str	r1, [r7, #16]
 80060ae:	f003 0308 	and.w	r3, r3, #8
 80060b2:	617b      	str	r3, [r7, #20]
 80060b4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80060b8:	460b      	mov	r3, r1
 80060ba:	4313      	orrs	r3, r2
 80060bc:	d011      	beq.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80060be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c2:	3328      	adds	r3, #40	@ 0x28
 80060c4:	2100      	movs	r1, #0
 80060c6:	4618      	mov	r0, r3
 80060c8:	f001 fa9c 	bl	8007604 <RCCEx_PLL3_Config>
 80060cc:	4603      	mov	r3, r0
 80060ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80060d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d003      	beq.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80060e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ea:	2100      	movs	r1, #0
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	f003 0310 	and.w	r3, r3, #16
 80060f2:	60fb      	str	r3, [r7, #12]
 80060f4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80060f8:	460b      	mov	r3, r1
 80060fa:	4313      	orrs	r3, r2
 80060fc:	d011      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80060fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006102:	3328      	adds	r3, #40	@ 0x28
 8006104:	2101      	movs	r1, #1
 8006106:	4618      	mov	r0, r3
 8006108:	f001 fa7c 	bl	8007604 <RCCEx_PLL3_Config>
 800610c:	4603      	mov	r3, r0
 800610e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006116:	2b00      	cmp	r3, #0
 8006118:	d003      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800611a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800611e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612a:	2100      	movs	r1, #0
 800612c:	6039      	str	r1, [r7, #0]
 800612e:	f003 0320 	and.w	r3, r3, #32
 8006132:	607b      	str	r3, [r7, #4]
 8006134:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006138:	460b      	mov	r3, r1
 800613a:	4313      	orrs	r3, r2
 800613c:	d011      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800613e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006142:	3328      	adds	r3, #40	@ 0x28
 8006144:	2102      	movs	r1, #2
 8006146:	4618      	mov	r0, r3
 8006148:	f001 fa5c 	bl	8007604 <RCCEx_PLL3_Config>
 800614c:	4603      	mov	r3, r0
 800614e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006156:	2b00      	cmp	r3, #0
 8006158:	d003      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800615a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800615e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006162:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006166:	2b00      	cmp	r3, #0
 8006168:	d101      	bne.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800616a:	2300      	movs	r3, #0
 800616c:	e000      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
}
 8006170:	4618      	mov	r0, r3
 8006172:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006176:	46bd      	mov	sp, r7
 8006178:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800617c:	58024400 	.word	0x58024400

08006180 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b090      	sub	sp, #64	@ 0x40
 8006184:	af00      	add	r7, sp, #0
 8006186:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800618a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800618e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006192:	430b      	orrs	r3, r1
 8006194:	f040 8094 	bne.w	80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006198:	4b9e      	ldr	r3, [pc, #632]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800619a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800619c:	f003 0307 	and.w	r3, r3, #7
 80061a0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80061a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a4:	2b04      	cmp	r3, #4
 80061a6:	f200 8087 	bhi.w	80062b8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80061aa:	a201      	add	r2, pc, #4	@ (adr r2, 80061b0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80061ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b0:	080061c5 	.word	0x080061c5
 80061b4:	080061ed 	.word	0x080061ed
 80061b8:	08006215 	.word	0x08006215
 80061bc:	080062b1 	.word	0x080062b1
 80061c0:	0800623d 	.word	0x0800623d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80061c4:	4b93      	ldr	r3, [pc, #588]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80061d0:	d108      	bne.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80061d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80061d6:	4618      	mov	r0, r3
 80061d8:	f001 f810 	bl	80071fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80061dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061e0:	f000 bd45 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80061e4:	2300      	movs	r3, #0
 80061e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061e8:	f000 bd41 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80061ec:	4b89      	ldr	r3, [pc, #548]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061f8:	d108      	bne.n	800620c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061fa:	f107 0318 	add.w	r3, r7, #24
 80061fe:	4618      	mov	r0, r3
 8006200:	f000 fd54 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006208:	f000 bd31 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800620c:	2300      	movs	r3, #0
 800620e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006210:	f000 bd2d 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006214:	4b7f      	ldr	r3, [pc, #508]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800621c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006220:	d108      	bne.n	8006234 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006222:	f107 030c 	add.w	r3, r7, #12
 8006226:	4618      	mov	r0, r3
 8006228:	f000 fe94 	bl	8006f54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006230:	f000 bd1d 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006234:	2300      	movs	r3, #0
 8006236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006238:	f000 bd19 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800623c:	4b75      	ldr	r3, [pc, #468]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800623e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006240:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006244:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006246:	4b73      	ldr	r3, [pc, #460]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 0304 	and.w	r3, r3, #4
 800624e:	2b04      	cmp	r3, #4
 8006250:	d10c      	bne.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006254:	2b00      	cmp	r3, #0
 8006256:	d109      	bne.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006258:	4b6e      	ldr	r3, [pc, #440]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	08db      	lsrs	r3, r3, #3
 800625e:	f003 0303 	and.w	r3, r3, #3
 8006262:	4a6d      	ldr	r2, [pc, #436]	@ (8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006264:	fa22 f303 	lsr.w	r3, r2, r3
 8006268:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800626a:	e01f      	b.n	80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800626c:	4b69      	ldr	r3, [pc, #420]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006278:	d106      	bne.n	8006288 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800627a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800627c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006280:	d102      	bne.n	8006288 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006282:	4b66      	ldr	r3, [pc, #408]	@ (800641c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006284:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006286:	e011      	b.n	80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006288:	4b62      	ldr	r3, [pc, #392]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006290:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006294:	d106      	bne.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006298:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800629c:	d102      	bne.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800629e:	4b60      	ldr	r3, [pc, #384]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80062a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062a2:	e003      	b.n	80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80062a4:	2300      	movs	r3, #0
 80062a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80062a8:	f000 bce1 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80062ac:	f000 bcdf 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80062b0:	4b5c      	ldr	r3, [pc, #368]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80062b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062b4:	f000 bcdb 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80062b8:	2300      	movs	r3, #0
 80062ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062bc:	f000 bcd7 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80062c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062c4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80062c8:	430b      	orrs	r3, r1
 80062ca:	f040 80ad 	bne.w	8006428 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80062ce:	4b51      	ldr	r3, [pc, #324]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80062d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062d2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80062d6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80062d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062de:	d056      	beq.n	800638e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80062e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062e6:	f200 8090 	bhi.w	800640a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80062ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ec:	2bc0      	cmp	r3, #192	@ 0xc0
 80062ee:	f000 8088 	beq.w	8006402 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80062f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f4:	2bc0      	cmp	r3, #192	@ 0xc0
 80062f6:	f200 8088 	bhi.w	800640a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80062fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fc:	2b80      	cmp	r3, #128	@ 0x80
 80062fe:	d032      	beq.n	8006366 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006302:	2b80      	cmp	r3, #128	@ 0x80
 8006304:	f200 8081 	bhi.w	800640a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630a:	2b00      	cmp	r3, #0
 800630c:	d003      	beq.n	8006316 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800630e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006310:	2b40      	cmp	r3, #64	@ 0x40
 8006312:	d014      	beq.n	800633e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006314:	e079      	b.n	800640a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006316:	4b3f      	ldr	r3, [pc, #252]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800631e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006322:	d108      	bne.n	8006336 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006324:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006328:	4618      	mov	r0, r3
 800632a:	f000 ff67 	bl	80071fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800632e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006330:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006332:	f000 bc9c 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006336:	2300      	movs	r3, #0
 8006338:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800633a:	f000 bc98 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800633e:	4b35      	ldr	r3, [pc, #212]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006346:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800634a:	d108      	bne.n	800635e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800634c:	f107 0318 	add.w	r3, r7, #24
 8006350:	4618      	mov	r0, r3
 8006352:	f000 fcab 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800635a:	f000 bc88 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800635e:	2300      	movs	r3, #0
 8006360:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006362:	f000 bc84 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006366:	4b2b      	ldr	r3, [pc, #172]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800636e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006372:	d108      	bne.n	8006386 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006374:	f107 030c 	add.w	r3, r7, #12
 8006378:	4618      	mov	r0, r3
 800637a:	f000 fdeb 	bl	8006f54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006382:	f000 bc74 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006386:	2300      	movs	r3, #0
 8006388:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800638a:	f000 bc70 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800638e:	4b21      	ldr	r3, [pc, #132]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006392:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006396:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006398:	4b1e      	ldr	r3, [pc, #120]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	2b04      	cmp	r3, #4
 80063a2:	d10c      	bne.n	80063be <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80063a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d109      	bne.n	80063be <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	08db      	lsrs	r3, r3, #3
 80063b0:	f003 0303 	and.w	r3, r3, #3
 80063b4:	4a18      	ldr	r2, [pc, #96]	@ (8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80063b6:	fa22 f303 	lsr.w	r3, r2, r3
 80063ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063bc:	e01f      	b.n	80063fe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80063be:	4b15      	ldr	r3, [pc, #84]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063ca:	d106      	bne.n	80063da <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80063cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063d2:	d102      	bne.n	80063da <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80063d4:	4b11      	ldr	r3, [pc, #68]	@ (800641c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80063d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063d8:	e011      	b.n	80063fe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80063da:	4b0e      	ldr	r3, [pc, #56]	@ (8006414 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063e6:	d106      	bne.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80063e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063ee:	d102      	bne.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80063f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80063f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063f4:	e003      	b.n	80063fe <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80063f6:	2300      	movs	r3, #0
 80063f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80063fa:	f000 bc38 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80063fe:	f000 bc36 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006402:	4b08      	ldr	r3, [pc, #32]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006404:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006406:	f000 bc32 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800640a:	2300      	movs	r3, #0
 800640c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800640e:	f000 bc2e 	b.w	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006412:	bf00      	nop
 8006414:	58024400 	.word	0x58024400
 8006418:	03d09000 	.word	0x03d09000
 800641c:	003d0900 	.word	0x003d0900
 8006420:	017d7840 	.word	0x017d7840
 8006424:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006428:	e9d7 2300 	ldrd	r2, r3, [r7]
 800642c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006430:	430b      	orrs	r3, r1
 8006432:	f040 809c 	bne.w	800656e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006436:	4b9e      	ldr	r3, [pc, #632]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800643a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800643e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006442:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006446:	d054      	beq.n	80064f2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800644a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800644e:	f200 808b 	bhi.w	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006454:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006458:	f000 8083 	beq.w	8006562 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800645c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800645e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006462:	f200 8081 	bhi.w	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006468:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800646c:	d02f      	beq.n	80064ce <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800646e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006470:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006474:	d878      	bhi.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006478:	2b00      	cmp	r3, #0
 800647a:	d004      	beq.n	8006486 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800647c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006482:	d012      	beq.n	80064aa <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006484:	e070      	b.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006486:	4b8a      	ldr	r3, [pc, #552]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800648e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006492:	d107      	bne.n	80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006494:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006498:	4618      	mov	r0, r3
 800649a:	f000 feaf 	bl	80071fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800649e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064a2:	e3e4      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80064a4:	2300      	movs	r3, #0
 80064a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064a8:	e3e1      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80064aa:	4b81      	ldr	r3, [pc, #516]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064b6:	d107      	bne.n	80064c8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064b8:	f107 0318 	add.w	r3, r7, #24
 80064bc:	4618      	mov	r0, r3
 80064be:	f000 fbf5 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064c6:	e3d2      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80064c8:	2300      	movs	r3, #0
 80064ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064cc:	e3cf      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80064ce:	4b78      	ldr	r3, [pc, #480]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064da:	d107      	bne.n	80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064dc:	f107 030c 	add.w	r3, r7, #12
 80064e0:	4618      	mov	r0, r3
 80064e2:	f000 fd37 	bl	8006f54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064ea:	e3c0      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80064ec:	2300      	movs	r3, #0
 80064ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064f0:	e3bd      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80064f2:	4b6f      	ldr	r3, [pc, #444]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80064f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80064fa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80064fc:	4b6c      	ldr	r3, [pc, #432]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 0304 	and.w	r3, r3, #4
 8006504:	2b04      	cmp	r3, #4
 8006506:	d10c      	bne.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800650a:	2b00      	cmp	r3, #0
 800650c:	d109      	bne.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800650e:	4b68      	ldr	r3, [pc, #416]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	08db      	lsrs	r3, r3, #3
 8006514:	f003 0303 	and.w	r3, r3, #3
 8006518:	4a66      	ldr	r2, [pc, #408]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800651a:	fa22 f303 	lsr.w	r3, r2, r3
 800651e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006520:	e01e      	b.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006522:	4b63      	ldr	r3, [pc, #396]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800652a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800652e:	d106      	bne.n	800653e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006532:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006536:	d102      	bne.n	800653e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006538:	4b5f      	ldr	r3, [pc, #380]	@ (80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800653a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800653c:	e010      	b.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800653e:	4b5c      	ldr	r3, [pc, #368]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006546:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800654a:	d106      	bne.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800654c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800654e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006552:	d102      	bne.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006554:	4b59      	ldr	r3, [pc, #356]	@ (80066bc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006556:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006558:	e002      	b.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800655a:	2300      	movs	r3, #0
 800655c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800655e:	e386      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006560:	e385      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006562:	4b57      	ldr	r3, [pc, #348]	@ (80066c0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006564:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006566:	e382      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006568:	2300      	movs	r3, #0
 800656a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800656c:	e37f      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800656e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006572:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006576:	430b      	orrs	r3, r1
 8006578:	f040 80a7 	bne.w	80066ca <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800657c:	4b4c      	ldr	r3, [pc, #304]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800657e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006580:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006584:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006588:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800658c:	d055      	beq.n	800663a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800658e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006590:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006594:	f200 8096 	bhi.w	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800659a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800659e:	f000 8084 	beq.w	80066aa <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80065a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80065a8:	f200 808c 	bhi.w	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80065ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80065b2:	d030      	beq.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80065b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80065ba:	f200 8083 	bhi.w	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80065be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d004      	beq.n	80065ce <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80065c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065ca:	d012      	beq.n	80065f2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80065cc:	e07a      	b.n	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80065ce:	4b38      	ldr	r3, [pc, #224]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80065da:	d107      	bne.n	80065ec <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80065dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 fe0b 	bl	80071fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80065e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065ea:	e340      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80065ec:	2300      	movs	r3, #0
 80065ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065f0:	e33d      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80065f2:	4b2f      	ldr	r3, [pc, #188]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065fe:	d107      	bne.n	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006600:	f107 0318 	add.w	r3, r7, #24
 8006604:	4618      	mov	r0, r3
 8006606:	f000 fb51 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800660e:	e32e      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006610:	2300      	movs	r3, #0
 8006612:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006614:	e32b      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006616:	4b26      	ldr	r3, [pc, #152]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800661e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006622:	d107      	bne.n	8006634 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006624:	f107 030c 	add.w	r3, r7, #12
 8006628:	4618      	mov	r0, r3
 800662a:	f000 fc93 	bl	8006f54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006632:	e31c      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006634:	2300      	movs	r3, #0
 8006636:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006638:	e319      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800663a:	4b1d      	ldr	r3, [pc, #116]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800663c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800663e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006642:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006644:	4b1a      	ldr	r3, [pc, #104]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0304 	and.w	r3, r3, #4
 800664c:	2b04      	cmp	r3, #4
 800664e:	d10c      	bne.n	800666a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8006650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006652:	2b00      	cmp	r3, #0
 8006654:	d109      	bne.n	800666a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006656:	4b16      	ldr	r3, [pc, #88]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	08db      	lsrs	r3, r3, #3
 800665c:	f003 0303 	and.w	r3, r3, #3
 8006660:	4a14      	ldr	r2, [pc, #80]	@ (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006662:	fa22 f303 	lsr.w	r3, r2, r3
 8006666:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006668:	e01e      	b.n	80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800666a:	4b11      	ldr	r3, [pc, #68]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006672:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006676:	d106      	bne.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800667a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800667e:	d102      	bne.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006680:	4b0d      	ldr	r3, [pc, #52]	@ (80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006682:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006684:	e010      	b.n	80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006686:	4b0a      	ldr	r3, [pc, #40]	@ (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800668e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006692:	d106      	bne.n	80066a2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8006694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006696:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800669a:	d102      	bne.n	80066a2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800669c:	4b07      	ldr	r3, [pc, #28]	@ (80066bc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800669e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066a0:	e002      	b.n	80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80066a2:	2300      	movs	r3, #0
 80066a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80066a6:	e2e2      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80066a8:	e2e1      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80066aa:	4b05      	ldr	r3, [pc, #20]	@ (80066c0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80066ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066ae:	e2de      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80066b0:	58024400 	.word	0x58024400
 80066b4:	03d09000 	.word	0x03d09000
 80066b8:	003d0900 	.word	0x003d0900
 80066bc:	017d7840 	.word	0x017d7840
 80066c0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80066c4:	2300      	movs	r3, #0
 80066c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066c8:	e2d1      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80066ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066ce:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80066d2:	430b      	orrs	r3, r1
 80066d4:	f040 809c 	bne.w	8006810 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80066d8:	4b93      	ldr	r3, [pc, #588]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80066da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066dc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80066e0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80066e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066e8:	d054      	beq.n	8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80066ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066f0:	f200 808b 	bhi.w	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80066f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80066fa:	f000 8083 	beq.w	8006804 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80066fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006700:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006704:	f200 8081 	bhi.w	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800670a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800670e:	d02f      	beq.n	8006770 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8006710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006712:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006716:	d878      	bhi.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800671a:	2b00      	cmp	r3, #0
 800671c:	d004      	beq.n	8006728 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800671e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006720:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006724:	d012      	beq.n	800674c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8006726:	e070      	b.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006728:	4b7f      	ldr	r3, [pc, #508]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006730:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006734:	d107      	bne.n	8006746 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006736:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800673a:	4618      	mov	r0, r3
 800673c:	f000 fd5e 	bl	80071fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006744:	e293      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006746:	2300      	movs	r3, #0
 8006748:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800674a:	e290      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800674c:	4b76      	ldr	r3, [pc, #472]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006754:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006758:	d107      	bne.n	800676a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800675a:	f107 0318 	add.w	r3, r7, #24
 800675e:	4618      	mov	r0, r3
 8006760:	f000 faa4 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006764:	69bb      	ldr	r3, [r7, #24]
 8006766:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006768:	e281      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800676a:	2300      	movs	r3, #0
 800676c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800676e:	e27e      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006770:	4b6d      	ldr	r3, [pc, #436]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006778:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800677c:	d107      	bne.n	800678e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800677e:	f107 030c 	add.w	r3, r7, #12
 8006782:	4618      	mov	r0, r3
 8006784:	f000 fbe6 	bl	8006f54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800678c:	e26f      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800678e:	2300      	movs	r3, #0
 8006790:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006792:	e26c      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006794:	4b64      	ldr	r3, [pc, #400]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006798:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800679c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800679e:	4b62      	ldr	r3, [pc, #392]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f003 0304 	and.w	r3, r3, #4
 80067a6:	2b04      	cmp	r3, #4
 80067a8:	d10c      	bne.n	80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80067aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d109      	bne.n	80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80067b0:	4b5d      	ldr	r3, [pc, #372]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	08db      	lsrs	r3, r3, #3
 80067b6:	f003 0303 	and.w	r3, r3, #3
 80067ba:	4a5c      	ldr	r2, [pc, #368]	@ (800692c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80067bc:	fa22 f303 	lsr.w	r3, r2, r3
 80067c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067c2:	e01e      	b.n	8006802 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80067c4:	4b58      	ldr	r3, [pc, #352]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067d0:	d106      	bne.n	80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80067d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067d8:	d102      	bne.n	80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80067da:	4b55      	ldr	r3, [pc, #340]	@ (8006930 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80067dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067de:	e010      	b.n	8006802 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80067e0:	4b51      	ldr	r3, [pc, #324]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067ec:	d106      	bne.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80067ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067f4:	d102      	bne.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80067f6:	4b4f      	ldr	r3, [pc, #316]	@ (8006934 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80067f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067fa:	e002      	b.n	8006802 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80067fc:	2300      	movs	r3, #0
 80067fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006800:	e235      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006802:	e234      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006804:	4b4c      	ldr	r3, [pc, #304]	@ (8006938 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8006806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006808:	e231      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800680a:	2300      	movs	r3, #0
 800680c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800680e:	e22e      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8006810:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006814:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006818:	430b      	orrs	r3, r1
 800681a:	f040 808f 	bne.w	800693c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800681e:	4b42      	ldr	r3, [pc, #264]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006820:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006822:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006826:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8006828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800682a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800682e:	d06b      	beq.n	8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8006830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006832:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006836:	d874      	bhi.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800683a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800683e:	d056      	beq.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8006840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006842:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006846:	d86c      	bhi.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800684a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800684e:	d03b      	beq.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8006850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006852:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006856:	d864      	bhi.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800685a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800685e:	d021      	beq.n	80068a4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006862:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006866:	d85c      	bhi.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686a:	2b00      	cmp	r3, #0
 800686c:	d004      	beq.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800686e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006874:	d004      	beq.n	8006880 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8006876:	e054      	b.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006878:	f7fe fa4c 	bl	8004d14 <HAL_RCC_GetPCLK1Freq>
 800687c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800687e:	e1f6      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006880:	4b29      	ldr	r3, [pc, #164]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006888:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800688c:	d107      	bne.n	800689e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800688e:	f107 0318 	add.w	r3, r7, #24
 8006892:	4618      	mov	r0, r3
 8006894:	f000 fa0a 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800689c:	e1e7      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800689e:	2300      	movs	r3, #0
 80068a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068a2:	e1e4      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80068a4:	4b20      	ldr	r3, [pc, #128]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068b0:	d107      	bne.n	80068c2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068b2:	f107 030c 	add.w	r3, r7, #12
 80068b6:	4618      	mov	r0, r3
 80068b8:	f000 fb4c 	bl	8006f54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068c0:	e1d5      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068c2:	2300      	movs	r3, #0
 80068c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068c6:	e1d2      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80068c8:	4b17      	ldr	r3, [pc, #92]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 0304 	and.w	r3, r3, #4
 80068d0:	2b04      	cmp	r3, #4
 80068d2:	d109      	bne.n	80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80068d4:	4b14      	ldr	r3, [pc, #80]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	08db      	lsrs	r3, r3, #3
 80068da:	f003 0303 	and.w	r3, r3, #3
 80068de:	4a13      	ldr	r2, [pc, #76]	@ (800692c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80068e0:	fa22 f303 	lsr.w	r3, r2, r3
 80068e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068e6:	e1c2      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068e8:	2300      	movs	r3, #0
 80068ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068ec:	e1bf      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80068ee:	4b0e      	ldr	r3, [pc, #56]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068fa:	d102      	bne.n	8006902 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80068fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006930 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80068fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006900:	e1b5      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006902:	2300      	movs	r3, #0
 8006904:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006906:	e1b2      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006908:	4b07      	ldr	r3, [pc, #28]	@ (8006928 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006910:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006914:	d102      	bne.n	800691c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8006916:	4b07      	ldr	r3, [pc, #28]	@ (8006934 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800691a:	e1a8      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800691c:	2300      	movs	r3, #0
 800691e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006920:	e1a5      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006922:	2300      	movs	r3, #0
 8006924:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006926:	e1a2      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006928:	58024400 	.word	0x58024400
 800692c:	03d09000 	.word	0x03d09000
 8006930:	003d0900 	.word	0x003d0900
 8006934:	017d7840 	.word	0x017d7840
 8006938:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800693c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006940:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006944:	430b      	orrs	r3, r1
 8006946:	d173      	bne.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006948:	4b9c      	ldr	r3, [pc, #624]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800694a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800694c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006950:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006954:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006958:	d02f      	beq.n	80069ba <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800695a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006960:	d863      	bhi.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8006962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006964:	2b00      	cmp	r3, #0
 8006966:	d004      	beq.n	8006972 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800696a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800696e:	d012      	beq.n	8006996 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006970:	e05b      	b.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006972:	4b92      	ldr	r3, [pc, #584]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800697a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800697e:	d107      	bne.n	8006990 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006980:	f107 0318 	add.w	r3, r7, #24
 8006984:	4618      	mov	r0, r3
 8006986:	f000 f991 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800698e:	e16e      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006990:	2300      	movs	r3, #0
 8006992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006994:	e16b      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006996:	4b89      	ldr	r3, [pc, #548]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800699e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069a2:	d107      	bne.n	80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80069a4:	f107 030c 	add.w	r3, r7, #12
 80069a8:	4618      	mov	r0, r3
 80069aa:	f000 fad3 	bl	8006f54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069b2:	e15c      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069b4:	2300      	movs	r3, #0
 80069b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069b8:	e159      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80069ba:	4b80      	ldr	r3, [pc, #512]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80069bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80069c2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80069c4:	4b7d      	ldr	r3, [pc, #500]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0304 	and.w	r3, r3, #4
 80069cc:	2b04      	cmp	r3, #4
 80069ce:	d10c      	bne.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80069d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d109      	bne.n	80069ea <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069d6:	4b79      	ldr	r3, [pc, #484]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	08db      	lsrs	r3, r3, #3
 80069dc:	f003 0303 	and.w	r3, r3, #3
 80069e0:	4a77      	ldr	r2, [pc, #476]	@ (8006bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80069e2:	fa22 f303 	lsr.w	r3, r2, r3
 80069e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80069e8:	e01e      	b.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80069ea:	4b74      	ldr	r3, [pc, #464]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069f6:	d106      	bne.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80069f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069fe:	d102      	bne.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006a00:	4b70      	ldr	r3, [pc, #448]	@ (8006bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a04:	e010      	b.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006a06:	4b6d      	ldr	r3, [pc, #436]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a12:	d106      	bne.n	8006a22 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a1a:	d102      	bne.n	8006a22 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006a1c:	4b6a      	ldr	r3, [pc, #424]	@ (8006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a20:	e002      	b.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006a22:	2300      	movs	r3, #0
 8006a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006a26:	e122      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006a28:	e121      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a2e:	e11e      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006a30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a34:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006a38:	430b      	orrs	r3, r1
 8006a3a:	d133      	bne.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006a3c:	4b5f      	ldr	r3, [pc, #380]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a44:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d004      	beq.n	8006a56 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a52:	d012      	beq.n	8006a7a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8006a54:	e023      	b.n	8006a9e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006a56:	4b59      	ldr	r3, [pc, #356]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a62:	d107      	bne.n	8006a74 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f000 fbc7 	bl	80071fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a72:	e0fc      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a74:	2300      	movs	r3, #0
 8006a76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a78:	e0f9      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006a7a:	4b50      	ldr	r3, [pc, #320]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a86:	d107      	bne.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a88:	f107 0318 	add.w	r3, r7, #24
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f000 f90d 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006a92:	6a3b      	ldr	r3, [r7, #32]
 8006a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a96:	e0ea      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a9c:	e0e7      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006aa2:	e0e4      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006aa4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006aa8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006aac:	430b      	orrs	r3, r1
 8006aae:	f040 808d 	bne.w	8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006ab2:	4b42      	ldr	r3, [pc, #264]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ab6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8006aba:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006abe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ac2:	d06b      	beq.n	8006b9c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8006ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ac6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006aca:	d874      	bhi.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ace:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ad2:	d056      	beq.n	8006b82 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ada:	d86c      	bhi.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ade:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006ae2:	d03b      	beq.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006aea:	d864      	bhi.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006af2:	d021      	beq.n	8006b38 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006af4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006afa:	d85c      	bhi.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d004      	beq.n	8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b08:	d004      	beq.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8006b0a:	e054      	b.n	8006bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006b0c:	f000 f8b8 	bl	8006c80 <HAL_RCCEx_GetD3PCLK1Freq>
 8006b10:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006b12:	e0ac      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006b14:	4b29      	ldr	r3, [pc, #164]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b20:	d107      	bne.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b22:	f107 0318 	add.w	r3, r7, #24
 8006b26:	4618      	mov	r0, r3
 8006b28:	f000 f8c0 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b30:	e09d      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b32:	2300      	movs	r3, #0
 8006b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b36:	e09a      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006b38:	4b20      	ldr	r3, [pc, #128]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b44:	d107      	bne.n	8006b56 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b46:	f107 030c 	add.w	r3, r7, #12
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f000 fa02 	bl	8006f54 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b54:	e08b      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b56:	2300      	movs	r3, #0
 8006b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b5a:	e088      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b5c:	4b17      	ldr	r3, [pc, #92]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 0304 	and.w	r3, r3, #4
 8006b64:	2b04      	cmp	r3, #4
 8006b66:	d109      	bne.n	8006b7c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b68:	4b14      	ldr	r3, [pc, #80]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	08db      	lsrs	r3, r3, #3
 8006b6e:	f003 0303 	and.w	r3, r3, #3
 8006b72:	4a13      	ldr	r2, [pc, #76]	@ (8006bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006b74:	fa22 f303 	lsr.w	r3, r2, r3
 8006b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b7a:	e078      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b80:	e075      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006b82:	4b0e      	ldr	r3, [pc, #56]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b8e:	d102      	bne.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8006b90:	4b0c      	ldr	r3, [pc, #48]	@ (8006bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b94:	e06b      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b96:	2300      	movs	r3, #0
 8006b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b9a:	e068      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006b9c:	4b07      	ldr	r3, [pc, #28]	@ (8006bbc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ba4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ba8:	d102      	bne.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8006baa:	4b07      	ldr	r3, [pc, #28]	@ (8006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006bae:	e05e      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bb4:	e05b      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bba:	e058      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006bbc:	58024400 	.word	0x58024400
 8006bc0:	03d09000 	.word	0x03d09000
 8006bc4:	003d0900 	.word	0x003d0900
 8006bc8:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006bcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bd0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006bd4:	430b      	orrs	r3, r1
 8006bd6:	d148      	bne.n	8006c6a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006bd8:	4b27      	ldr	r3, [pc, #156]	@ (8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006bda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bdc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006be0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006be4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006be8:	d02a      	beq.n	8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8006bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006bf0:	d838      	bhi.n	8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d004      	beq.n	8006c02 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bfe:	d00d      	beq.n	8006c1c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006c00:	e030      	b.n	8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006c02:	4b1d      	ldr	r3, [pc, #116]	@ (8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c0e:	d102      	bne.n	8006c16 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006c10:	4b1a      	ldr	r3, [pc, #104]	@ (8006c7c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c14:	e02b      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c16:	2300      	movs	r3, #0
 8006c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c1a:	e028      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006c1c:	4b16      	ldr	r3, [pc, #88]	@ (8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c24:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c28:	d107      	bne.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006c2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f000 fae4 	bl	80071fc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c38:	e019      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c3e:	e016      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006c40:	4b0d      	ldr	r3, [pc, #52]	@ (8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c4c:	d107      	bne.n	8006c5e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c4e:	f107 0318 	add.w	r3, r7, #24
 8006c52:	4618      	mov	r0, r3
 8006c54:	f000 f82a 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006c58:	69fb      	ldr	r3, [r7, #28]
 8006c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c5c:	e007      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c62:	e004      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006c64:	2300      	movs	r3, #0
 8006c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c68:	e001      	b.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8006c6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3740      	adds	r7, #64	@ 0x40
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}
 8006c78:	58024400 	.word	0x58024400
 8006c7c:	017d7840 	.word	0x017d7840

08006c80 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006c84:	f7fe f816 	bl	8004cb4 <HAL_RCC_GetHCLKFreq>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	4b06      	ldr	r3, [pc, #24]	@ (8006ca4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006c8c:	6a1b      	ldr	r3, [r3, #32]
 8006c8e:	091b      	lsrs	r3, r3, #4
 8006c90:	f003 0307 	and.w	r3, r3, #7
 8006c94:	4904      	ldr	r1, [pc, #16]	@ (8006ca8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006c96:	5ccb      	ldrb	r3, [r1, r3]
 8006c98:	f003 031f 	and.w	r3, r3, #31
 8006c9c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	bd80      	pop	{r7, pc}
 8006ca4:	58024400 	.word	0x58024400
 8006ca8:	08008804 	.word	0x08008804

08006cac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b089      	sub	sp, #36	@ 0x24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006cb4:	4ba1      	ldr	r3, [pc, #644]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb8:	f003 0303 	and.w	r3, r3, #3
 8006cbc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006cbe:	4b9f      	ldr	r3, [pc, #636]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc2:	0b1b      	lsrs	r3, r3, #12
 8006cc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cc8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006cca:	4b9c      	ldr	r3, [pc, #624]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cce:	091b      	lsrs	r3, r3, #4
 8006cd0:	f003 0301 	and.w	r3, r3, #1
 8006cd4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006cd6:	4b99      	ldr	r3, [pc, #612]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cda:	08db      	lsrs	r3, r3, #3
 8006cdc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ce0:	693a      	ldr	r2, [r7, #16]
 8006ce2:	fb02 f303 	mul.w	r3, r2, r3
 8006ce6:	ee07 3a90 	vmov	s15, r3
 8006cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	f000 8111 	beq.w	8006f1c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	2b02      	cmp	r3, #2
 8006cfe:	f000 8083 	beq.w	8006e08 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	f200 80a1 	bhi.w	8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d003      	beq.n	8006d18 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	2b01      	cmp	r3, #1
 8006d14:	d056      	beq.n	8006dc4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006d16:	e099      	b.n	8006e4c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d18:	4b88      	ldr	r3, [pc, #544]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0320 	and.w	r3, r3, #32
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d02d      	beq.n	8006d80 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d24:	4b85      	ldr	r3, [pc, #532]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	08db      	lsrs	r3, r3, #3
 8006d2a:	f003 0303 	and.w	r3, r3, #3
 8006d2e:	4a84      	ldr	r2, [pc, #528]	@ (8006f40 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006d30:	fa22 f303 	lsr.w	r3, r2, r3
 8006d34:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	ee07 3a90 	vmov	s15, r3
 8006d3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	ee07 3a90 	vmov	s15, r3
 8006d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d4e:	4b7b      	ldr	r3, [pc, #492]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d56:	ee07 3a90 	vmov	s15, r3
 8006d5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d62:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006f44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006d66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d7a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006d7e:	e087      	b.n	8006e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	ee07 3a90 	vmov	s15, r3
 8006d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d8a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006f48 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d92:	4b6a      	ldr	r3, [pc, #424]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d9a:	ee07 3a90 	vmov	s15, r3
 8006d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006da2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006da6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006f44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006daa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006db2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006dc2:	e065      	b.n	8006e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	ee07 3a90 	vmov	s15, r3
 8006dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dce:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006f4c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dd6:	4b59      	ldr	r3, [pc, #356]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dde:	ee07 3a90 	vmov	s15, r3
 8006de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006de6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006f44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006df6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e06:	e043      	b.n	8006e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	ee07 3a90 	vmov	s15, r3
 8006e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e12:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006f50 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006e16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e1a:	4b48      	ldr	r3, [pc, #288]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e22:	ee07 3a90 	vmov	s15, r3
 8006e26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e2e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006f44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006e32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e4a:	e021      	b.n	8006e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	ee07 3a90 	vmov	s15, r3
 8006e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e56:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006f4c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006e5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e5e:	4b37      	ldr	r3, [pc, #220]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e66:	ee07 3a90 	vmov	s15, r3
 8006e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e72:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006f44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006e76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e8e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006e90:	4b2a      	ldr	r3, [pc, #168]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e94:	0a5b      	lsrs	r3, r3, #9
 8006e96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e9a:	ee07 3a90 	vmov	s15, r3
 8006e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ea2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ea6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006eaa:	edd7 6a07 	vldr	s13, [r7, #28]
 8006eae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006eb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006eb6:	ee17 2a90 	vmov	r2, s15
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec2:	0c1b      	lsrs	r3, r3, #16
 8006ec4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ec8:	ee07 3a90 	vmov	s15, r3
 8006ecc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ed0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ed4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ed8:	edd7 6a07 	vldr	s13, [r7, #28]
 8006edc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ee0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ee4:	ee17 2a90 	vmov	r2, s15
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006eec:	4b13      	ldr	r3, [pc, #76]	@ (8006f3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef0:	0e1b      	lsrs	r3, r3, #24
 8006ef2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ef6:	ee07 3a90 	vmov	s15, r3
 8006efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006efe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f06:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f12:	ee17 2a90 	vmov	r2, s15
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006f1a:	e008      	b.n	8006f2e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	609a      	str	r2, [r3, #8]
}
 8006f2e:	bf00      	nop
 8006f30:	3724      	adds	r7, #36	@ 0x24
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr
 8006f3a:	bf00      	nop
 8006f3c:	58024400 	.word	0x58024400
 8006f40:	03d09000 	.word	0x03d09000
 8006f44:	46000000 	.word	0x46000000
 8006f48:	4c742400 	.word	0x4c742400
 8006f4c:	4a742400 	.word	0x4a742400
 8006f50:	4bbebc20 	.word	0x4bbebc20

08006f54 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b089      	sub	sp, #36	@ 0x24
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f5c:	4ba1      	ldr	r3, [pc, #644]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f60:	f003 0303 	and.w	r3, r3, #3
 8006f64:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006f66:	4b9f      	ldr	r3, [pc, #636]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f6a:	0d1b      	lsrs	r3, r3, #20
 8006f6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f70:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006f72:	4b9c      	ldr	r3, [pc, #624]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f76:	0a1b      	lsrs	r3, r3, #8
 8006f78:	f003 0301 	and.w	r3, r3, #1
 8006f7c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006f7e:	4b99      	ldr	r3, [pc, #612]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f82:	08db      	lsrs	r3, r3, #3
 8006f84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f88:	693a      	ldr	r2, [r7, #16]
 8006f8a:	fb02 f303 	mul.w	r3, r2, r3
 8006f8e:	ee07 3a90 	vmov	s15, r3
 8006f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f96:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	f000 8111 	beq.w	80071c4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006fa2:	69bb      	ldr	r3, [r7, #24]
 8006fa4:	2b02      	cmp	r3, #2
 8006fa6:	f000 8083 	beq.w	80070b0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	2b02      	cmp	r3, #2
 8006fae:	f200 80a1 	bhi.w	80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006fb2:	69bb      	ldr	r3, [r7, #24]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d003      	beq.n	8006fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d056      	beq.n	800706c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006fbe:	e099      	b.n	80070f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fc0:	4b88      	ldr	r3, [pc, #544]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0320 	and.w	r3, r3, #32
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d02d      	beq.n	8007028 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006fcc:	4b85      	ldr	r3, [pc, #532]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	08db      	lsrs	r3, r3, #3
 8006fd2:	f003 0303 	and.w	r3, r3, #3
 8006fd6:	4a84      	ldr	r2, [pc, #528]	@ (80071e8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006fd8:	fa22 f303 	lsr.w	r3, r2, r3
 8006fdc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	ee07 3a90 	vmov	s15, r3
 8006fe4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	ee07 3a90 	vmov	s15, r3
 8006fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ff6:	4b7b      	ldr	r3, [pc, #492]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ffe:	ee07 3a90 	vmov	s15, r3
 8007002:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007006:	ed97 6a03 	vldr	s12, [r7, #12]
 800700a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80071ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800700e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007012:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007016:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800701a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800701e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007022:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007026:	e087      	b.n	8007138 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	ee07 3a90 	vmov	s15, r3
 800702e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007032:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80071f0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007036:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800703a:	4b6a      	ldr	r3, [pc, #424]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800703c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007042:	ee07 3a90 	vmov	s15, r3
 8007046:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800704a:	ed97 6a03 	vldr	s12, [r7, #12]
 800704e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80071ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007052:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800705a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800705e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007066:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800706a:	e065      	b.n	8007138 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	ee07 3a90 	vmov	s15, r3
 8007072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007076:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80071f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800707a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800707e:	4b59      	ldr	r3, [pc, #356]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007086:	ee07 3a90 	vmov	s15, r3
 800708a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800708e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007092:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80071ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007096:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800709a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800709e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80070ae:	e043      	b.n	8007138 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	ee07 3a90 	vmov	s15, r3
 80070b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80071f8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80070be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070c2:	4b48      	ldr	r3, [pc, #288]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070ca:	ee07 3a90 	vmov	s15, r3
 80070ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80070d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80071ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80070da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80070f2:	e021      	b.n	8007138 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	ee07 3a90 	vmov	s15, r3
 80070fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80071f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007106:	4b37      	ldr	r3, [pc, #220]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800710a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800710e:	ee07 3a90 	vmov	s15, r3
 8007112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007116:	ed97 6a03 	vldr	s12, [r7, #12]
 800711a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80071ec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800711e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007126:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800712a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800712e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007132:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007136:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007138:	4b2a      	ldr	r3, [pc, #168]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800713a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800713c:	0a5b      	lsrs	r3, r3, #9
 800713e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007142:	ee07 3a90 	vmov	s15, r3
 8007146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800714a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800714e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007152:	edd7 6a07 	vldr	s13, [r7, #28]
 8007156:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800715a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800715e:	ee17 2a90 	vmov	r2, s15
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007166:	4b1f      	ldr	r3, [pc, #124]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800716a:	0c1b      	lsrs	r3, r3, #16
 800716c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007170:	ee07 3a90 	vmov	s15, r3
 8007174:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007178:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800717c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007180:	edd7 6a07 	vldr	s13, [r7, #28]
 8007184:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007188:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800718c:	ee17 2a90 	vmov	r2, s15
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007194:	4b13      	ldr	r3, [pc, #76]	@ (80071e4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007198:	0e1b      	lsrs	r3, r3, #24
 800719a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800719e:	ee07 3a90 	vmov	s15, r3
 80071a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80071aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80071ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80071b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071ba:	ee17 2a90 	vmov	r2, s15
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80071c2:	e008      	b.n	80071d6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2200      	movs	r2, #0
 80071c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	609a      	str	r2, [r3, #8]
}
 80071d6:	bf00      	nop
 80071d8:	3724      	adds	r7, #36	@ 0x24
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr
 80071e2:	bf00      	nop
 80071e4:	58024400 	.word	0x58024400
 80071e8:	03d09000 	.word	0x03d09000
 80071ec:	46000000 	.word	0x46000000
 80071f0:	4c742400 	.word	0x4c742400
 80071f4:	4a742400 	.word	0x4a742400
 80071f8:	4bbebc20 	.word	0x4bbebc20

080071fc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b089      	sub	sp, #36	@ 0x24
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007204:	4ba0      	ldr	r3, [pc, #640]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007208:	f003 0303 	and.w	r3, r3, #3
 800720c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800720e:	4b9e      	ldr	r3, [pc, #632]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007212:	091b      	lsrs	r3, r3, #4
 8007214:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007218:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800721a:	4b9b      	ldr	r3, [pc, #620]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800721c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800721e:	f003 0301 	and.w	r3, r3, #1
 8007222:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007224:	4b98      	ldr	r3, [pc, #608]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007228:	08db      	lsrs	r3, r3, #3
 800722a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800722e:	693a      	ldr	r2, [r7, #16]
 8007230:	fb02 f303 	mul.w	r3, r2, r3
 8007234:	ee07 3a90 	vmov	s15, r3
 8007238:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800723c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 8111 	beq.w	800746a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007248:	69bb      	ldr	r3, [r7, #24]
 800724a:	2b02      	cmp	r3, #2
 800724c:	f000 8083 	beq.w	8007356 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	2b02      	cmp	r3, #2
 8007254:	f200 80a1 	bhi.w	800739a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007258:	69bb      	ldr	r3, [r7, #24]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d003      	beq.n	8007266 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	2b01      	cmp	r3, #1
 8007262:	d056      	beq.n	8007312 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007264:	e099      	b.n	800739a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007266:	4b88      	ldr	r3, [pc, #544]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 0320 	and.w	r3, r3, #32
 800726e:	2b00      	cmp	r3, #0
 8007270:	d02d      	beq.n	80072ce <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007272:	4b85      	ldr	r3, [pc, #532]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	08db      	lsrs	r3, r3, #3
 8007278:	f003 0303 	and.w	r3, r3, #3
 800727c:	4a83      	ldr	r2, [pc, #524]	@ (800748c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800727e:	fa22 f303 	lsr.w	r3, r2, r3
 8007282:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	ee07 3a90 	vmov	s15, r3
 800728a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	ee07 3a90 	vmov	s15, r3
 8007294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007298:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800729c:	4b7a      	ldr	r3, [pc, #488]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800729e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072a4:	ee07 3a90 	vmov	s15, r3
 80072a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072ac:	ed97 6a03 	vldr	s12, [r7, #12]
 80072b0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007490 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80072b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072c8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80072cc:	e087      	b.n	80073de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	ee07 3a90 	vmov	s15, r3
 80072d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072d8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007494 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80072dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072e0:	4b69      	ldr	r3, [pc, #420]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80072e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072e8:	ee07 3a90 	vmov	s15, r3
 80072ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072f0:	ed97 6a03 	vldr	s12, [r7, #12]
 80072f4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007490 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80072f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007300:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007304:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007308:	ee67 7a27 	vmul.f32	s15, s14, s15
 800730c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007310:	e065      	b.n	80073de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	ee07 3a90 	vmov	s15, r3
 8007318:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800731c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007498 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007320:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007324:	4b58      	ldr	r3, [pc, #352]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800732c:	ee07 3a90 	vmov	s15, r3
 8007330:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007334:	ed97 6a03 	vldr	s12, [r7, #12]
 8007338:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007490 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800733c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007340:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007344:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007348:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800734c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007350:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007354:	e043      	b.n	80073de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	ee07 3a90 	vmov	s15, r3
 800735c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007360:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800749c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007364:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007368:	4b47      	ldr	r3, [pc, #284]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800736a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800736c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007370:	ee07 3a90 	vmov	s15, r3
 8007374:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007378:	ed97 6a03 	vldr	s12, [r7, #12]
 800737c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007490 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007380:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007384:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007388:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800738c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007390:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007394:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007398:	e021      	b.n	80073de <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	ee07 3a90 	vmov	s15, r3
 80073a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073a4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007494 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80073a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073ac:	4b36      	ldr	r3, [pc, #216]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80073ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073b4:	ee07 3a90 	vmov	s15, r3
 80073b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073bc:	ed97 6a03 	vldr	s12, [r7, #12]
 80073c0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007490 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80073c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80073dc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80073de:	4b2a      	ldr	r3, [pc, #168]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80073e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073e2:	0a5b      	lsrs	r3, r3, #9
 80073e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073e8:	ee07 3a90 	vmov	s15, r3
 80073ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80073f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80073f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80073fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007400:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007404:	ee17 2a90 	vmov	r2, s15
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800740c:	4b1e      	ldr	r3, [pc, #120]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800740e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007410:	0c1b      	lsrs	r3, r3, #16
 8007412:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007416:	ee07 3a90 	vmov	s15, r3
 800741a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800741e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007422:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007426:	edd7 6a07 	vldr	s13, [r7, #28]
 800742a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800742e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007432:	ee17 2a90 	vmov	r2, s15
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800743a:	4b13      	ldr	r3, [pc, #76]	@ (8007488 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800743c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800743e:	0e1b      	lsrs	r3, r3, #24
 8007440:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007444:	ee07 3a90 	vmov	s15, r3
 8007448:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800744c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007450:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007454:	edd7 6a07 	vldr	s13, [r7, #28]
 8007458:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800745c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007460:	ee17 2a90 	vmov	r2, s15
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007468:	e008      	b.n	800747c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2200      	movs	r2, #0
 800746e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	609a      	str	r2, [r3, #8]
}
 800747c:	bf00      	nop
 800747e:	3724      	adds	r7, #36	@ 0x24
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr
 8007488:	58024400 	.word	0x58024400
 800748c:	03d09000 	.word	0x03d09000
 8007490:	46000000 	.word	0x46000000
 8007494:	4c742400 	.word	0x4c742400
 8007498:	4a742400 	.word	0x4a742400
 800749c:	4bbebc20 	.word	0x4bbebc20

080074a0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80074aa:	2300      	movs	r3, #0
 80074ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80074ae:	4b53      	ldr	r3, [pc, #332]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80074b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074b2:	f003 0303 	and.w	r3, r3, #3
 80074b6:	2b03      	cmp	r3, #3
 80074b8:	d101      	bne.n	80074be <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e099      	b.n	80075f2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80074be:	4b4f      	ldr	r3, [pc, #316]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a4e      	ldr	r2, [pc, #312]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80074c4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80074c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074ca:	f7f9 ff81 	bl	80013d0 <HAL_GetTick>
 80074ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80074d0:	e008      	b.n	80074e4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80074d2:	f7f9 ff7d 	bl	80013d0 <HAL_GetTick>
 80074d6:	4602      	mov	r2, r0
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	1ad3      	subs	r3, r2, r3
 80074dc:	2b02      	cmp	r3, #2
 80074de:	d901      	bls.n	80074e4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80074e0:	2303      	movs	r3, #3
 80074e2:	e086      	b.n	80075f2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80074e4:	4b45      	ldr	r3, [pc, #276]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d1f0      	bne.n	80074d2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80074f0:	4b42      	ldr	r3, [pc, #264]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80074f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	031b      	lsls	r3, r3, #12
 80074fe:	493f      	ldr	r1, [pc, #252]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 8007500:	4313      	orrs	r3, r2
 8007502:	628b      	str	r3, [r1, #40]	@ 0x28
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	3b01      	subs	r3, #1
 800750a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	689b      	ldr	r3, [r3, #8]
 8007512:	3b01      	subs	r3, #1
 8007514:	025b      	lsls	r3, r3, #9
 8007516:	b29b      	uxth	r3, r3
 8007518:	431a      	orrs	r2, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	3b01      	subs	r3, #1
 8007520:	041b      	lsls	r3, r3, #16
 8007522:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007526:	431a      	orrs	r2, r3
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	691b      	ldr	r3, [r3, #16]
 800752c:	3b01      	subs	r3, #1
 800752e:	061b      	lsls	r3, r3, #24
 8007530:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007534:	4931      	ldr	r1, [pc, #196]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 8007536:	4313      	orrs	r3, r2
 8007538:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800753a:	4b30      	ldr	r3, [pc, #192]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 800753c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800753e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	695b      	ldr	r3, [r3, #20]
 8007546:	492d      	ldr	r1, [pc, #180]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 8007548:	4313      	orrs	r3, r2
 800754a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800754c:	4b2b      	ldr	r3, [pc, #172]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 800754e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007550:	f023 0220 	bic.w	r2, r3, #32
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	699b      	ldr	r3, [r3, #24]
 8007558:	4928      	ldr	r1, [pc, #160]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 800755a:	4313      	orrs	r3, r2
 800755c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800755e:	4b27      	ldr	r3, [pc, #156]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 8007560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007562:	4a26      	ldr	r2, [pc, #152]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 8007564:	f023 0310 	bic.w	r3, r3, #16
 8007568:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800756a:	4b24      	ldr	r3, [pc, #144]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 800756c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800756e:	4b24      	ldr	r3, [pc, #144]	@ (8007600 <RCCEx_PLL2_Config+0x160>)
 8007570:	4013      	ands	r3, r2
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	69d2      	ldr	r2, [r2, #28]
 8007576:	00d2      	lsls	r2, r2, #3
 8007578:	4920      	ldr	r1, [pc, #128]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 800757a:	4313      	orrs	r3, r2
 800757c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800757e:	4b1f      	ldr	r3, [pc, #124]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 8007580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007582:	4a1e      	ldr	r2, [pc, #120]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 8007584:	f043 0310 	orr.w	r3, r3, #16
 8007588:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d106      	bne.n	800759e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007590:	4b1a      	ldr	r3, [pc, #104]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 8007592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007594:	4a19      	ldr	r2, [pc, #100]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 8007596:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800759a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800759c:	e00f      	b.n	80075be <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d106      	bne.n	80075b2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80075a4:	4b15      	ldr	r3, [pc, #84]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80075a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a8:	4a14      	ldr	r2, [pc, #80]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80075aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80075b0:	e005      	b.n	80075be <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80075b2:	4b12      	ldr	r3, [pc, #72]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80075b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b6:	4a11      	ldr	r2, [pc, #68]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80075b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80075bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80075be:	4b0f      	ldr	r3, [pc, #60]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a0e      	ldr	r2, [pc, #56]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80075c4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80075c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075ca:	f7f9 ff01 	bl	80013d0 <HAL_GetTick>
 80075ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80075d0:	e008      	b.n	80075e4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80075d2:	f7f9 fefd 	bl	80013d0 <HAL_GetTick>
 80075d6:	4602      	mov	r2, r0
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	1ad3      	subs	r3, r2, r3
 80075dc:	2b02      	cmp	r3, #2
 80075de:	d901      	bls.n	80075e4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80075e0:	2303      	movs	r3, #3
 80075e2:	e006      	b.n	80075f2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80075e4:	4b05      	ldr	r3, [pc, #20]	@ (80075fc <RCCEx_PLL2_Config+0x15c>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d0f0      	beq.n	80075d2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80075f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	58024400 	.word	0x58024400
 8007600:	ffff0007 	.word	0xffff0007

08007604 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b084      	sub	sp, #16
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800760e:	2300      	movs	r3, #0
 8007610:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007612:	4b53      	ldr	r3, [pc, #332]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 8007614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007616:	f003 0303 	and.w	r3, r3, #3
 800761a:	2b03      	cmp	r3, #3
 800761c:	d101      	bne.n	8007622 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e099      	b.n	8007756 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007622:	4b4f      	ldr	r3, [pc, #316]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a4e      	ldr	r2, [pc, #312]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 8007628:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800762c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800762e:	f7f9 fecf 	bl	80013d0 <HAL_GetTick>
 8007632:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007634:	e008      	b.n	8007648 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007636:	f7f9 fecb 	bl	80013d0 <HAL_GetTick>
 800763a:	4602      	mov	r2, r0
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	1ad3      	subs	r3, r2, r3
 8007640:	2b02      	cmp	r3, #2
 8007642:	d901      	bls.n	8007648 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007644:	2303      	movs	r3, #3
 8007646:	e086      	b.n	8007756 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007648:	4b45      	ldr	r3, [pc, #276]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007650:	2b00      	cmp	r3, #0
 8007652:	d1f0      	bne.n	8007636 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007654:	4b42      	ldr	r3, [pc, #264]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 8007656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007658:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	051b      	lsls	r3, r3, #20
 8007662:	493f      	ldr	r1, [pc, #252]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 8007664:	4313      	orrs	r3, r2
 8007666:	628b      	str	r3, [r1, #40]	@ 0x28
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	3b01      	subs	r3, #1
 800766e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	3b01      	subs	r3, #1
 8007678:	025b      	lsls	r3, r3, #9
 800767a:	b29b      	uxth	r3, r3
 800767c:	431a      	orrs	r2, r3
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	68db      	ldr	r3, [r3, #12]
 8007682:	3b01      	subs	r3, #1
 8007684:	041b      	lsls	r3, r3, #16
 8007686:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800768a:	431a      	orrs	r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	691b      	ldr	r3, [r3, #16]
 8007690:	3b01      	subs	r3, #1
 8007692:	061b      	lsls	r3, r3, #24
 8007694:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007698:	4931      	ldr	r1, [pc, #196]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 800769a:	4313      	orrs	r3, r2
 800769c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800769e:	4b30      	ldr	r3, [pc, #192]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	695b      	ldr	r3, [r3, #20]
 80076aa:	492d      	ldr	r1, [pc, #180]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076ac:	4313      	orrs	r3, r2
 80076ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80076b0:	4b2b      	ldr	r3, [pc, #172]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076b4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	699b      	ldr	r3, [r3, #24]
 80076bc:	4928      	ldr	r1, [pc, #160]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076be:	4313      	orrs	r3, r2
 80076c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80076c2:	4b27      	ldr	r3, [pc, #156]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076c6:	4a26      	ldr	r2, [pc, #152]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80076ce:	4b24      	ldr	r3, [pc, #144]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076d2:	4b24      	ldr	r3, [pc, #144]	@ (8007764 <RCCEx_PLL3_Config+0x160>)
 80076d4:	4013      	ands	r3, r2
 80076d6:	687a      	ldr	r2, [r7, #4]
 80076d8:	69d2      	ldr	r2, [r2, #28]
 80076da:	00d2      	lsls	r2, r2, #3
 80076dc:	4920      	ldr	r1, [pc, #128]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076de:	4313      	orrs	r3, r2
 80076e0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80076e2:	4b1f      	ldr	r3, [pc, #124]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e6:	4a1e      	ldr	r2, [pc, #120]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d106      	bne.n	8007702 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80076f4:	4b1a      	ldr	r3, [pc, #104]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f8:	4a19      	ldr	r2, [pc, #100]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 80076fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80076fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007700:	e00f      	b.n	8007722 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	2b01      	cmp	r3, #1
 8007706:	d106      	bne.n	8007716 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007708:	4b15      	ldr	r3, [pc, #84]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 800770a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800770c:	4a14      	ldr	r2, [pc, #80]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 800770e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007712:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007714:	e005      	b.n	8007722 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007716:	4b12      	ldr	r3, [pc, #72]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 8007718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800771a:	4a11      	ldr	r2, [pc, #68]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 800771c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007720:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007722:	4b0f      	ldr	r3, [pc, #60]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a0e      	ldr	r2, [pc, #56]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 8007728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800772c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800772e:	f7f9 fe4f 	bl	80013d0 <HAL_GetTick>
 8007732:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007734:	e008      	b.n	8007748 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007736:	f7f9 fe4b 	bl	80013d0 <HAL_GetTick>
 800773a:	4602      	mov	r2, r0
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	1ad3      	subs	r3, r2, r3
 8007740:	2b02      	cmp	r3, #2
 8007742:	d901      	bls.n	8007748 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007744:	2303      	movs	r3, #3
 8007746:	e006      	b.n	8007756 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007748:	4b05      	ldr	r3, [pc, #20]	@ (8007760 <RCCEx_PLL3_Config+0x15c>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007750:	2b00      	cmp	r3, #0
 8007752:	d0f0      	beq.n	8007736 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007754:	7bfb      	ldrb	r3, [r7, #15]
}
 8007756:	4618      	mov	r0, r3
 8007758:	3710      	adds	r7, #16
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	58024400 	.word	0x58024400
 8007764:	ffff0007 	.word	0xffff0007

08007768 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b082      	sub	sp, #8
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d101      	bne.n	800777a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e042      	b.n	8007800 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007780:	2b00      	cmp	r3, #0
 8007782:	d106      	bne.n	8007792 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 f83b 	bl	8007808 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2224      	movs	r2, #36	@ 0x24
 8007796:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f022 0201 	bic.w	r2, r2, #1
 80077a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d002      	beq.n	80077b8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 fd9a 	bl	80082ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f000 f82f 	bl	800781c <UART_SetConfig>
 80077be:	4603      	mov	r3, r0
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d101      	bne.n	80077c8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	e01b      	b.n	8007800 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	685a      	ldr	r2, [r3, #4]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80077d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	689a      	ldr	r2, [r3, #8]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80077e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	681a      	ldr	r2, [r3, #0]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f042 0201 	orr.w	r2, r2, #1
 80077f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f000 fe19 	bl	8008430 <UART_CheckIdleState>
 80077fe:	4603      	mov	r3, r0
}
 8007800:	4618      	mov	r0, r3
 8007802:	3708      	adds	r7, #8
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007810:	bf00      	nop
 8007812:	370c      	adds	r7, #12
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr

0800781c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800781c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007820:	b092      	sub	sp, #72	@ 0x48
 8007822:	af00      	add	r7, sp, #0
 8007824:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007826:	2300      	movs	r3, #0
 8007828:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	689a      	ldr	r2, [r3, #8]
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	431a      	orrs	r2, r3
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	431a      	orrs	r2, r3
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	69db      	ldr	r3, [r3, #28]
 8007840:	4313      	orrs	r3, r2
 8007842:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	4bbe      	ldr	r3, [pc, #760]	@ (8007b44 <UART_SetConfig+0x328>)
 800784c:	4013      	ands	r3, r2
 800784e:	697a      	ldr	r2, [r7, #20]
 8007850:	6812      	ldr	r2, [r2, #0]
 8007852:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007854:	430b      	orrs	r3, r1
 8007856:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	68da      	ldr	r2, [r3, #12]
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	430a      	orrs	r2, r1
 800786c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	699b      	ldr	r3, [r3, #24]
 8007872:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4ab3      	ldr	r2, [pc, #716]	@ (8007b48 <UART_SetConfig+0x32c>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d004      	beq.n	8007888 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	6a1b      	ldr	r3, [r3, #32]
 8007882:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007884:	4313      	orrs	r3, r2
 8007886:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	689a      	ldr	r2, [r3, #8]
 800788e:	4baf      	ldr	r3, [pc, #700]	@ (8007b4c <UART_SetConfig+0x330>)
 8007890:	4013      	ands	r3, r2
 8007892:	697a      	ldr	r2, [r7, #20]
 8007894:	6812      	ldr	r2, [r2, #0]
 8007896:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007898:	430b      	orrs	r3, r1
 800789a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078a2:	f023 010f 	bic.w	r1, r3, #15
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4aa6      	ldr	r2, [pc, #664]	@ (8007b50 <UART_SetConfig+0x334>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d177      	bne.n	80079ac <UART_SetConfig+0x190>
 80078bc:	4ba5      	ldr	r3, [pc, #660]	@ (8007b54 <UART_SetConfig+0x338>)
 80078be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078c4:	2b28      	cmp	r3, #40	@ 0x28
 80078c6:	d86d      	bhi.n	80079a4 <UART_SetConfig+0x188>
 80078c8:	a201      	add	r2, pc, #4	@ (adr r2, 80078d0 <UART_SetConfig+0xb4>)
 80078ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ce:	bf00      	nop
 80078d0:	08007975 	.word	0x08007975
 80078d4:	080079a5 	.word	0x080079a5
 80078d8:	080079a5 	.word	0x080079a5
 80078dc:	080079a5 	.word	0x080079a5
 80078e0:	080079a5 	.word	0x080079a5
 80078e4:	080079a5 	.word	0x080079a5
 80078e8:	080079a5 	.word	0x080079a5
 80078ec:	080079a5 	.word	0x080079a5
 80078f0:	0800797d 	.word	0x0800797d
 80078f4:	080079a5 	.word	0x080079a5
 80078f8:	080079a5 	.word	0x080079a5
 80078fc:	080079a5 	.word	0x080079a5
 8007900:	080079a5 	.word	0x080079a5
 8007904:	080079a5 	.word	0x080079a5
 8007908:	080079a5 	.word	0x080079a5
 800790c:	080079a5 	.word	0x080079a5
 8007910:	08007985 	.word	0x08007985
 8007914:	080079a5 	.word	0x080079a5
 8007918:	080079a5 	.word	0x080079a5
 800791c:	080079a5 	.word	0x080079a5
 8007920:	080079a5 	.word	0x080079a5
 8007924:	080079a5 	.word	0x080079a5
 8007928:	080079a5 	.word	0x080079a5
 800792c:	080079a5 	.word	0x080079a5
 8007930:	0800798d 	.word	0x0800798d
 8007934:	080079a5 	.word	0x080079a5
 8007938:	080079a5 	.word	0x080079a5
 800793c:	080079a5 	.word	0x080079a5
 8007940:	080079a5 	.word	0x080079a5
 8007944:	080079a5 	.word	0x080079a5
 8007948:	080079a5 	.word	0x080079a5
 800794c:	080079a5 	.word	0x080079a5
 8007950:	08007995 	.word	0x08007995
 8007954:	080079a5 	.word	0x080079a5
 8007958:	080079a5 	.word	0x080079a5
 800795c:	080079a5 	.word	0x080079a5
 8007960:	080079a5 	.word	0x080079a5
 8007964:	080079a5 	.word	0x080079a5
 8007968:	080079a5 	.word	0x080079a5
 800796c:	080079a5 	.word	0x080079a5
 8007970:	0800799d 	.word	0x0800799d
 8007974:	2301      	movs	r3, #1
 8007976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800797a:	e222      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 800797c:	2304      	movs	r3, #4
 800797e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007982:	e21e      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007984:	2308      	movs	r3, #8
 8007986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800798a:	e21a      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 800798c:	2310      	movs	r3, #16
 800798e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007992:	e216      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007994:	2320      	movs	r3, #32
 8007996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800799a:	e212      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 800799c:	2340      	movs	r3, #64	@ 0x40
 800799e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079a2:	e20e      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 80079a4:	2380      	movs	r3, #128	@ 0x80
 80079a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079aa:	e20a      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a69      	ldr	r2, [pc, #420]	@ (8007b58 <UART_SetConfig+0x33c>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d130      	bne.n	8007a18 <UART_SetConfig+0x1fc>
 80079b6:	4b67      	ldr	r3, [pc, #412]	@ (8007b54 <UART_SetConfig+0x338>)
 80079b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079ba:	f003 0307 	and.w	r3, r3, #7
 80079be:	2b05      	cmp	r3, #5
 80079c0:	d826      	bhi.n	8007a10 <UART_SetConfig+0x1f4>
 80079c2:	a201      	add	r2, pc, #4	@ (adr r2, 80079c8 <UART_SetConfig+0x1ac>)
 80079c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c8:	080079e1 	.word	0x080079e1
 80079cc:	080079e9 	.word	0x080079e9
 80079d0:	080079f1 	.word	0x080079f1
 80079d4:	080079f9 	.word	0x080079f9
 80079d8:	08007a01 	.word	0x08007a01
 80079dc:	08007a09 	.word	0x08007a09
 80079e0:	2300      	movs	r3, #0
 80079e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079e6:	e1ec      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 80079e8:	2304      	movs	r3, #4
 80079ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079ee:	e1e8      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 80079f0:	2308      	movs	r3, #8
 80079f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079f6:	e1e4      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 80079f8:	2310      	movs	r3, #16
 80079fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079fe:	e1e0      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007a00:	2320      	movs	r3, #32
 8007a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a06:	e1dc      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007a08:	2340      	movs	r3, #64	@ 0x40
 8007a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a0e:	e1d8      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007a10:	2380      	movs	r3, #128	@ 0x80
 8007a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a16:	e1d4      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a4f      	ldr	r2, [pc, #316]	@ (8007b5c <UART_SetConfig+0x340>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d130      	bne.n	8007a84 <UART_SetConfig+0x268>
 8007a22:	4b4c      	ldr	r3, [pc, #304]	@ (8007b54 <UART_SetConfig+0x338>)
 8007a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a26:	f003 0307 	and.w	r3, r3, #7
 8007a2a:	2b05      	cmp	r3, #5
 8007a2c:	d826      	bhi.n	8007a7c <UART_SetConfig+0x260>
 8007a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a34 <UART_SetConfig+0x218>)
 8007a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a34:	08007a4d 	.word	0x08007a4d
 8007a38:	08007a55 	.word	0x08007a55
 8007a3c:	08007a5d 	.word	0x08007a5d
 8007a40:	08007a65 	.word	0x08007a65
 8007a44:	08007a6d 	.word	0x08007a6d
 8007a48:	08007a75 	.word	0x08007a75
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a52:	e1b6      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007a54:	2304      	movs	r3, #4
 8007a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a5a:	e1b2      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007a5c:	2308      	movs	r3, #8
 8007a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a62:	e1ae      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007a64:	2310      	movs	r3, #16
 8007a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a6a:	e1aa      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007a6c:	2320      	movs	r3, #32
 8007a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a72:	e1a6      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007a74:	2340      	movs	r3, #64	@ 0x40
 8007a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a7a:	e1a2      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007a7c:	2380      	movs	r3, #128	@ 0x80
 8007a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a82:	e19e      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a35      	ldr	r2, [pc, #212]	@ (8007b60 <UART_SetConfig+0x344>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d130      	bne.n	8007af0 <UART_SetConfig+0x2d4>
 8007a8e:	4b31      	ldr	r3, [pc, #196]	@ (8007b54 <UART_SetConfig+0x338>)
 8007a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a92:	f003 0307 	and.w	r3, r3, #7
 8007a96:	2b05      	cmp	r3, #5
 8007a98:	d826      	bhi.n	8007ae8 <UART_SetConfig+0x2cc>
 8007a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa0 <UART_SetConfig+0x284>)
 8007a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa0:	08007ab9 	.word	0x08007ab9
 8007aa4:	08007ac1 	.word	0x08007ac1
 8007aa8:	08007ac9 	.word	0x08007ac9
 8007aac:	08007ad1 	.word	0x08007ad1
 8007ab0:	08007ad9 	.word	0x08007ad9
 8007ab4:	08007ae1 	.word	0x08007ae1
 8007ab8:	2300      	movs	r3, #0
 8007aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007abe:	e180      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007ac0:	2304      	movs	r3, #4
 8007ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ac6:	e17c      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007ac8:	2308      	movs	r3, #8
 8007aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ace:	e178      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007ad0:	2310      	movs	r3, #16
 8007ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ad6:	e174      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007ad8:	2320      	movs	r3, #32
 8007ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ade:	e170      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007ae0:	2340      	movs	r3, #64	@ 0x40
 8007ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ae6:	e16c      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007ae8:	2380      	movs	r3, #128	@ 0x80
 8007aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aee:	e168      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a1b      	ldr	r2, [pc, #108]	@ (8007b64 <UART_SetConfig+0x348>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d142      	bne.n	8007b80 <UART_SetConfig+0x364>
 8007afa:	4b16      	ldr	r3, [pc, #88]	@ (8007b54 <UART_SetConfig+0x338>)
 8007afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007afe:	f003 0307 	and.w	r3, r3, #7
 8007b02:	2b05      	cmp	r3, #5
 8007b04:	d838      	bhi.n	8007b78 <UART_SetConfig+0x35c>
 8007b06:	a201      	add	r2, pc, #4	@ (adr r2, 8007b0c <UART_SetConfig+0x2f0>)
 8007b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b0c:	08007b25 	.word	0x08007b25
 8007b10:	08007b2d 	.word	0x08007b2d
 8007b14:	08007b35 	.word	0x08007b35
 8007b18:	08007b3d 	.word	0x08007b3d
 8007b1c:	08007b69 	.word	0x08007b69
 8007b20:	08007b71 	.word	0x08007b71
 8007b24:	2300      	movs	r3, #0
 8007b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b2a:	e14a      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007b2c:	2304      	movs	r3, #4
 8007b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b32:	e146      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007b34:	2308      	movs	r3, #8
 8007b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b3a:	e142      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007b3c:	2310      	movs	r3, #16
 8007b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b42:	e13e      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007b44:	cfff69f3 	.word	0xcfff69f3
 8007b48:	58000c00 	.word	0x58000c00
 8007b4c:	11fff4ff 	.word	0x11fff4ff
 8007b50:	40011000 	.word	0x40011000
 8007b54:	58024400 	.word	0x58024400
 8007b58:	40004400 	.word	0x40004400
 8007b5c:	40004800 	.word	0x40004800
 8007b60:	40004c00 	.word	0x40004c00
 8007b64:	40005000 	.word	0x40005000
 8007b68:	2320      	movs	r3, #32
 8007b6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b6e:	e128      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007b70:	2340      	movs	r3, #64	@ 0x40
 8007b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b76:	e124      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007b78:	2380      	movs	r3, #128	@ 0x80
 8007b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b7e:	e120      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4acb      	ldr	r2, [pc, #812]	@ (8007eb4 <UART_SetConfig+0x698>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d176      	bne.n	8007c78 <UART_SetConfig+0x45c>
 8007b8a:	4bcb      	ldr	r3, [pc, #812]	@ (8007eb8 <UART_SetConfig+0x69c>)
 8007b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b92:	2b28      	cmp	r3, #40	@ 0x28
 8007b94:	d86c      	bhi.n	8007c70 <UART_SetConfig+0x454>
 8007b96:	a201      	add	r2, pc, #4	@ (adr r2, 8007b9c <UART_SetConfig+0x380>)
 8007b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b9c:	08007c41 	.word	0x08007c41
 8007ba0:	08007c71 	.word	0x08007c71
 8007ba4:	08007c71 	.word	0x08007c71
 8007ba8:	08007c71 	.word	0x08007c71
 8007bac:	08007c71 	.word	0x08007c71
 8007bb0:	08007c71 	.word	0x08007c71
 8007bb4:	08007c71 	.word	0x08007c71
 8007bb8:	08007c71 	.word	0x08007c71
 8007bbc:	08007c49 	.word	0x08007c49
 8007bc0:	08007c71 	.word	0x08007c71
 8007bc4:	08007c71 	.word	0x08007c71
 8007bc8:	08007c71 	.word	0x08007c71
 8007bcc:	08007c71 	.word	0x08007c71
 8007bd0:	08007c71 	.word	0x08007c71
 8007bd4:	08007c71 	.word	0x08007c71
 8007bd8:	08007c71 	.word	0x08007c71
 8007bdc:	08007c51 	.word	0x08007c51
 8007be0:	08007c71 	.word	0x08007c71
 8007be4:	08007c71 	.word	0x08007c71
 8007be8:	08007c71 	.word	0x08007c71
 8007bec:	08007c71 	.word	0x08007c71
 8007bf0:	08007c71 	.word	0x08007c71
 8007bf4:	08007c71 	.word	0x08007c71
 8007bf8:	08007c71 	.word	0x08007c71
 8007bfc:	08007c59 	.word	0x08007c59
 8007c00:	08007c71 	.word	0x08007c71
 8007c04:	08007c71 	.word	0x08007c71
 8007c08:	08007c71 	.word	0x08007c71
 8007c0c:	08007c71 	.word	0x08007c71
 8007c10:	08007c71 	.word	0x08007c71
 8007c14:	08007c71 	.word	0x08007c71
 8007c18:	08007c71 	.word	0x08007c71
 8007c1c:	08007c61 	.word	0x08007c61
 8007c20:	08007c71 	.word	0x08007c71
 8007c24:	08007c71 	.word	0x08007c71
 8007c28:	08007c71 	.word	0x08007c71
 8007c2c:	08007c71 	.word	0x08007c71
 8007c30:	08007c71 	.word	0x08007c71
 8007c34:	08007c71 	.word	0x08007c71
 8007c38:	08007c71 	.word	0x08007c71
 8007c3c:	08007c69 	.word	0x08007c69
 8007c40:	2301      	movs	r3, #1
 8007c42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c46:	e0bc      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007c48:	2304      	movs	r3, #4
 8007c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c4e:	e0b8      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007c50:	2308      	movs	r3, #8
 8007c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c56:	e0b4      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007c58:	2310      	movs	r3, #16
 8007c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c5e:	e0b0      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007c60:	2320      	movs	r3, #32
 8007c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c66:	e0ac      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007c68:	2340      	movs	r3, #64	@ 0x40
 8007c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c6e:	e0a8      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007c70:	2380      	movs	r3, #128	@ 0x80
 8007c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c76:	e0a4      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a8f      	ldr	r2, [pc, #572]	@ (8007ebc <UART_SetConfig+0x6a0>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d130      	bne.n	8007ce4 <UART_SetConfig+0x4c8>
 8007c82:	4b8d      	ldr	r3, [pc, #564]	@ (8007eb8 <UART_SetConfig+0x69c>)
 8007c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c86:	f003 0307 	and.w	r3, r3, #7
 8007c8a:	2b05      	cmp	r3, #5
 8007c8c:	d826      	bhi.n	8007cdc <UART_SetConfig+0x4c0>
 8007c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8007c94 <UART_SetConfig+0x478>)
 8007c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c94:	08007cad 	.word	0x08007cad
 8007c98:	08007cb5 	.word	0x08007cb5
 8007c9c:	08007cbd 	.word	0x08007cbd
 8007ca0:	08007cc5 	.word	0x08007cc5
 8007ca4:	08007ccd 	.word	0x08007ccd
 8007ca8:	08007cd5 	.word	0x08007cd5
 8007cac:	2300      	movs	r3, #0
 8007cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cb2:	e086      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007cb4:	2304      	movs	r3, #4
 8007cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cba:	e082      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007cbc:	2308      	movs	r3, #8
 8007cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cc2:	e07e      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007cc4:	2310      	movs	r3, #16
 8007cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cca:	e07a      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007ccc:	2320      	movs	r3, #32
 8007cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cd2:	e076      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007cd4:	2340      	movs	r3, #64	@ 0x40
 8007cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cda:	e072      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007cdc:	2380      	movs	r3, #128	@ 0x80
 8007cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ce2:	e06e      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a75      	ldr	r2, [pc, #468]	@ (8007ec0 <UART_SetConfig+0x6a4>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d130      	bne.n	8007d50 <UART_SetConfig+0x534>
 8007cee:	4b72      	ldr	r3, [pc, #456]	@ (8007eb8 <UART_SetConfig+0x69c>)
 8007cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cf2:	f003 0307 	and.w	r3, r3, #7
 8007cf6:	2b05      	cmp	r3, #5
 8007cf8:	d826      	bhi.n	8007d48 <UART_SetConfig+0x52c>
 8007cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8007d00 <UART_SetConfig+0x4e4>)
 8007cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d00:	08007d19 	.word	0x08007d19
 8007d04:	08007d21 	.word	0x08007d21
 8007d08:	08007d29 	.word	0x08007d29
 8007d0c:	08007d31 	.word	0x08007d31
 8007d10:	08007d39 	.word	0x08007d39
 8007d14:	08007d41 	.word	0x08007d41
 8007d18:	2300      	movs	r3, #0
 8007d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d1e:	e050      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007d20:	2304      	movs	r3, #4
 8007d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d26:	e04c      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007d28:	2308      	movs	r3, #8
 8007d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d2e:	e048      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007d30:	2310      	movs	r3, #16
 8007d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d36:	e044      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007d38:	2320      	movs	r3, #32
 8007d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d3e:	e040      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007d40:	2340      	movs	r3, #64	@ 0x40
 8007d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d46:	e03c      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007d48:	2380      	movs	r3, #128	@ 0x80
 8007d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d4e:	e038      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a5b      	ldr	r2, [pc, #364]	@ (8007ec4 <UART_SetConfig+0x6a8>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d130      	bne.n	8007dbc <UART_SetConfig+0x5a0>
 8007d5a:	4b57      	ldr	r3, [pc, #348]	@ (8007eb8 <UART_SetConfig+0x69c>)
 8007d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d5e:	f003 0307 	and.w	r3, r3, #7
 8007d62:	2b05      	cmp	r3, #5
 8007d64:	d826      	bhi.n	8007db4 <UART_SetConfig+0x598>
 8007d66:	a201      	add	r2, pc, #4	@ (adr r2, 8007d6c <UART_SetConfig+0x550>)
 8007d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d6c:	08007d85 	.word	0x08007d85
 8007d70:	08007d8d 	.word	0x08007d8d
 8007d74:	08007d95 	.word	0x08007d95
 8007d78:	08007d9d 	.word	0x08007d9d
 8007d7c:	08007da5 	.word	0x08007da5
 8007d80:	08007dad 	.word	0x08007dad
 8007d84:	2302      	movs	r3, #2
 8007d86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d8a:	e01a      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007d8c:	2304      	movs	r3, #4
 8007d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d92:	e016      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007d94:	2308      	movs	r3, #8
 8007d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d9a:	e012      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007d9c:	2310      	movs	r3, #16
 8007d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007da2:	e00e      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007da4:	2320      	movs	r3, #32
 8007da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007daa:	e00a      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007dac:	2340      	movs	r3, #64	@ 0x40
 8007dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007db2:	e006      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007db4:	2380      	movs	r3, #128	@ 0x80
 8007db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dba:	e002      	b.n	8007dc2 <UART_SetConfig+0x5a6>
 8007dbc:	2380      	movs	r3, #128	@ 0x80
 8007dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a3f      	ldr	r2, [pc, #252]	@ (8007ec4 <UART_SetConfig+0x6a8>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	f040 80f8 	bne.w	8007fbe <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007dce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007dd2:	2b20      	cmp	r3, #32
 8007dd4:	dc46      	bgt.n	8007e64 <UART_SetConfig+0x648>
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	f2c0 8082 	blt.w	8007ee0 <UART_SetConfig+0x6c4>
 8007ddc:	3b02      	subs	r3, #2
 8007dde:	2b1e      	cmp	r3, #30
 8007de0:	d87e      	bhi.n	8007ee0 <UART_SetConfig+0x6c4>
 8007de2:	a201      	add	r2, pc, #4	@ (adr r2, 8007de8 <UART_SetConfig+0x5cc>)
 8007de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007de8:	08007e6b 	.word	0x08007e6b
 8007dec:	08007ee1 	.word	0x08007ee1
 8007df0:	08007e73 	.word	0x08007e73
 8007df4:	08007ee1 	.word	0x08007ee1
 8007df8:	08007ee1 	.word	0x08007ee1
 8007dfc:	08007ee1 	.word	0x08007ee1
 8007e00:	08007e83 	.word	0x08007e83
 8007e04:	08007ee1 	.word	0x08007ee1
 8007e08:	08007ee1 	.word	0x08007ee1
 8007e0c:	08007ee1 	.word	0x08007ee1
 8007e10:	08007ee1 	.word	0x08007ee1
 8007e14:	08007ee1 	.word	0x08007ee1
 8007e18:	08007ee1 	.word	0x08007ee1
 8007e1c:	08007ee1 	.word	0x08007ee1
 8007e20:	08007e93 	.word	0x08007e93
 8007e24:	08007ee1 	.word	0x08007ee1
 8007e28:	08007ee1 	.word	0x08007ee1
 8007e2c:	08007ee1 	.word	0x08007ee1
 8007e30:	08007ee1 	.word	0x08007ee1
 8007e34:	08007ee1 	.word	0x08007ee1
 8007e38:	08007ee1 	.word	0x08007ee1
 8007e3c:	08007ee1 	.word	0x08007ee1
 8007e40:	08007ee1 	.word	0x08007ee1
 8007e44:	08007ee1 	.word	0x08007ee1
 8007e48:	08007ee1 	.word	0x08007ee1
 8007e4c:	08007ee1 	.word	0x08007ee1
 8007e50:	08007ee1 	.word	0x08007ee1
 8007e54:	08007ee1 	.word	0x08007ee1
 8007e58:	08007ee1 	.word	0x08007ee1
 8007e5c:	08007ee1 	.word	0x08007ee1
 8007e60:	08007ed3 	.word	0x08007ed3
 8007e64:	2b40      	cmp	r3, #64	@ 0x40
 8007e66:	d037      	beq.n	8007ed8 <UART_SetConfig+0x6bc>
 8007e68:	e03a      	b.n	8007ee0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007e6a:	f7fe ff09 	bl	8006c80 <HAL_RCCEx_GetD3PCLK1Freq>
 8007e6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007e70:	e03c      	b.n	8007eec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e76:	4618      	mov	r0, r3
 8007e78:	f7fe ff18 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e80:	e034      	b.n	8007eec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e82:	f107 0318 	add.w	r3, r7, #24
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7ff f864 	bl	8006f54 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007e8c:	69fb      	ldr	r3, [r7, #28]
 8007e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e90:	e02c      	b.n	8007eec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e92:	4b09      	ldr	r3, [pc, #36]	@ (8007eb8 <UART_SetConfig+0x69c>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f003 0320 	and.w	r3, r3, #32
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d016      	beq.n	8007ecc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007e9e:	4b06      	ldr	r3, [pc, #24]	@ (8007eb8 <UART_SetConfig+0x69c>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	08db      	lsrs	r3, r3, #3
 8007ea4:	f003 0303 	and.w	r3, r3, #3
 8007ea8:	4a07      	ldr	r2, [pc, #28]	@ (8007ec8 <UART_SetConfig+0x6ac>)
 8007eaa:	fa22 f303 	lsr.w	r3, r2, r3
 8007eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007eb0:	e01c      	b.n	8007eec <UART_SetConfig+0x6d0>
 8007eb2:	bf00      	nop
 8007eb4:	40011400 	.word	0x40011400
 8007eb8:	58024400 	.word	0x58024400
 8007ebc:	40007800 	.word	0x40007800
 8007ec0:	40007c00 	.word	0x40007c00
 8007ec4:	58000c00 	.word	0x58000c00
 8007ec8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007ecc:	4b9d      	ldr	r3, [pc, #628]	@ (8008144 <UART_SetConfig+0x928>)
 8007ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ed0:	e00c      	b.n	8007eec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007ed2:	4b9d      	ldr	r3, [pc, #628]	@ (8008148 <UART_SetConfig+0x92c>)
 8007ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ed6:	e009      	b.n	8007eec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ed8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ede:	e005      	b.n	8007eec <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007eea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	f000 81de 	beq.w	80082b0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ef8:	4a94      	ldr	r2, [pc, #592]	@ (800814c <UART_SetConfig+0x930>)
 8007efa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007efe:	461a      	mov	r2, r3
 8007f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f02:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f06:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	685a      	ldr	r2, [r3, #4]
 8007f0c:	4613      	mov	r3, r2
 8007f0e:	005b      	lsls	r3, r3, #1
 8007f10:	4413      	add	r3, r2
 8007f12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d305      	bcc.n	8007f24 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f20:	429a      	cmp	r2, r3
 8007f22:	d903      	bls.n	8007f2c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007f24:	2301      	movs	r3, #1
 8007f26:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007f2a:	e1c1      	b.n	80082b0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f2e:	2200      	movs	r2, #0
 8007f30:	60bb      	str	r3, [r7, #8]
 8007f32:	60fa      	str	r2, [r7, #12]
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f38:	4a84      	ldr	r2, [pc, #528]	@ (800814c <UART_SetConfig+0x930>)
 8007f3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	2200      	movs	r2, #0
 8007f42:	603b      	str	r3, [r7, #0]
 8007f44:	607a      	str	r2, [r7, #4]
 8007f46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007f4e:	f7f8 f9c3 	bl	80002d8 <__aeabi_uldivmod>
 8007f52:	4602      	mov	r2, r0
 8007f54:	460b      	mov	r3, r1
 8007f56:	4610      	mov	r0, r2
 8007f58:	4619      	mov	r1, r3
 8007f5a:	f04f 0200 	mov.w	r2, #0
 8007f5e:	f04f 0300 	mov.w	r3, #0
 8007f62:	020b      	lsls	r3, r1, #8
 8007f64:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f68:	0202      	lsls	r2, r0, #8
 8007f6a:	6979      	ldr	r1, [r7, #20]
 8007f6c:	6849      	ldr	r1, [r1, #4]
 8007f6e:	0849      	lsrs	r1, r1, #1
 8007f70:	2000      	movs	r0, #0
 8007f72:	460c      	mov	r4, r1
 8007f74:	4605      	mov	r5, r0
 8007f76:	eb12 0804 	adds.w	r8, r2, r4
 8007f7a:	eb43 0905 	adc.w	r9, r3, r5
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	469a      	mov	sl, r3
 8007f86:	4693      	mov	fp, r2
 8007f88:	4652      	mov	r2, sl
 8007f8a:	465b      	mov	r3, fp
 8007f8c:	4640      	mov	r0, r8
 8007f8e:	4649      	mov	r1, r9
 8007f90:	f7f8 f9a2 	bl	80002d8 <__aeabi_uldivmod>
 8007f94:	4602      	mov	r2, r0
 8007f96:	460b      	mov	r3, r1
 8007f98:	4613      	mov	r3, r2
 8007f9a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fa2:	d308      	bcc.n	8007fb6 <UART_SetConfig+0x79a>
 8007fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fa6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007faa:	d204      	bcs.n	8007fb6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007fb2:	60da      	str	r2, [r3, #12]
 8007fb4:	e17c      	b.n	80082b0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007fbc:	e178      	b.n	80082b0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	69db      	ldr	r3, [r3, #28]
 8007fc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fc6:	f040 80c5 	bne.w	8008154 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007fca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007fce:	2b20      	cmp	r3, #32
 8007fd0:	dc48      	bgt.n	8008064 <UART_SetConfig+0x848>
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	db7b      	blt.n	80080ce <UART_SetConfig+0x8b2>
 8007fd6:	2b20      	cmp	r3, #32
 8007fd8:	d879      	bhi.n	80080ce <UART_SetConfig+0x8b2>
 8007fda:	a201      	add	r2, pc, #4	@ (adr r2, 8007fe0 <UART_SetConfig+0x7c4>)
 8007fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fe0:	0800806b 	.word	0x0800806b
 8007fe4:	08008073 	.word	0x08008073
 8007fe8:	080080cf 	.word	0x080080cf
 8007fec:	080080cf 	.word	0x080080cf
 8007ff0:	0800807b 	.word	0x0800807b
 8007ff4:	080080cf 	.word	0x080080cf
 8007ff8:	080080cf 	.word	0x080080cf
 8007ffc:	080080cf 	.word	0x080080cf
 8008000:	0800808b 	.word	0x0800808b
 8008004:	080080cf 	.word	0x080080cf
 8008008:	080080cf 	.word	0x080080cf
 800800c:	080080cf 	.word	0x080080cf
 8008010:	080080cf 	.word	0x080080cf
 8008014:	080080cf 	.word	0x080080cf
 8008018:	080080cf 	.word	0x080080cf
 800801c:	080080cf 	.word	0x080080cf
 8008020:	0800809b 	.word	0x0800809b
 8008024:	080080cf 	.word	0x080080cf
 8008028:	080080cf 	.word	0x080080cf
 800802c:	080080cf 	.word	0x080080cf
 8008030:	080080cf 	.word	0x080080cf
 8008034:	080080cf 	.word	0x080080cf
 8008038:	080080cf 	.word	0x080080cf
 800803c:	080080cf 	.word	0x080080cf
 8008040:	080080cf 	.word	0x080080cf
 8008044:	080080cf 	.word	0x080080cf
 8008048:	080080cf 	.word	0x080080cf
 800804c:	080080cf 	.word	0x080080cf
 8008050:	080080cf 	.word	0x080080cf
 8008054:	080080cf 	.word	0x080080cf
 8008058:	080080cf 	.word	0x080080cf
 800805c:	080080cf 	.word	0x080080cf
 8008060:	080080c1 	.word	0x080080c1
 8008064:	2b40      	cmp	r3, #64	@ 0x40
 8008066:	d02e      	beq.n	80080c6 <UART_SetConfig+0x8aa>
 8008068:	e031      	b.n	80080ce <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800806a:	f7fc fe53 	bl	8004d14 <HAL_RCC_GetPCLK1Freq>
 800806e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008070:	e033      	b.n	80080da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008072:	f7fc fe65 	bl	8004d40 <HAL_RCC_GetPCLK2Freq>
 8008076:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008078:	e02f      	b.n	80080da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800807a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800807e:	4618      	mov	r0, r3
 8008080:	f7fe fe14 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008086:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008088:	e027      	b.n	80080da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800808a:	f107 0318 	add.w	r3, r7, #24
 800808e:	4618      	mov	r0, r3
 8008090:	f7fe ff60 	bl	8006f54 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008098:	e01f      	b.n	80080da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800809a:	4b2d      	ldr	r3, [pc, #180]	@ (8008150 <UART_SetConfig+0x934>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f003 0320 	and.w	r3, r3, #32
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d009      	beq.n	80080ba <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80080a6:	4b2a      	ldr	r3, [pc, #168]	@ (8008150 <UART_SetConfig+0x934>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	08db      	lsrs	r3, r3, #3
 80080ac:	f003 0303 	and.w	r3, r3, #3
 80080b0:	4a24      	ldr	r2, [pc, #144]	@ (8008144 <UART_SetConfig+0x928>)
 80080b2:	fa22 f303 	lsr.w	r3, r2, r3
 80080b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80080b8:	e00f      	b.n	80080da <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80080ba:	4b22      	ldr	r3, [pc, #136]	@ (8008144 <UART_SetConfig+0x928>)
 80080bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080be:	e00c      	b.n	80080da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80080c0:	4b21      	ldr	r3, [pc, #132]	@ (8008148 <UART_SetConfig+0x92c>)
 80080c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080c4:	e009      	b.n	80080da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080cc:	e005      	b.n	80080da <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80080ce:	2300      	movs	r3, #0
 80080d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80080d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080dc:	2b00      	cmp	r3, #0
 80080de:	f000 80e7 	beq.w	80082b0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080e6:	4a19      	ldr	r2, [pc, #100]	@ (800814c <UART_SetConfig+0x930>)
 80080e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080ec:	461a      	mov	r2, r3
 80080ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80080f4:	005a      	lsls	r2, r3, #1
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	085b      	lsrs	r3, r3, #1
 80080fc:	441a      	add	r2, r3
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	fbb2 f3f3 	udiv	r3, r2, r3
 8008106:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800810a:	2b0f      	cmp	r3, #15
 800810c:	d916      	bls.n	800813c <UART_SetConfig+0x920>
 800810e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008110:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008114:	d212      	bcs.n	800813c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008118:	b29b      	uxth	r3, r3
 800811a:	f023 030f 	bic.w	r3, r3, #15
 800811e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008122:	085b      	lsrs	r3, r3, #1
 8008124:	b29b      	uxth	r3, r3
 8008126:	f003 0307 	and.w	r3, r3, #7
 800812a:	b29a      	uxth	r2, r3
 800812c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800812e:	4313      	orrs	r3, r2
 8008130:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008138:	60da      	str	r2, [r3, #12]
 800813a:	e0b9      	b.n	80082b0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008142:	e0b5      	b.n	80082b0 <UART_SetConfig+0xa94>
 8008144:	03d09000 	.word	0x03d09000
 8008148:	003d0900 	.word	0x003d0900
 800814c:	08008830 	.word	0x08008830
 8008150:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008154:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008158:	2b20      	cmp	r3, #32
 800815a:	dc49      	bgt.n	80081f0 <UART_SetConfig+0x9d4>
 800815c:	2b00      	cmp	r3, #0
 800815e:	db7c      	blt.n	800825a <UART_SetConfig+0xa3e>
 8008160:	2b20      	cmp	r3, #32
 8008162:	d87a      	bhi.n	800825a <UART_SetConfig+0xa3e>
 8008164:	a201      	add	r2, pc, #4	@ (adr r2, 800816c <UART_SetConfig+0x950>)
 8008166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800816a:	bf00      	nop
 800816c:	080081f7 	.word	0x080081f7
 8008170:	080081ff 	.word	0x080081ff
 8008174:	0800825b 	.word	0x0800825b
 8008178:	0800825b 	.word	0x0800825b
 800817c:	08008207 	.word	0x08008207
 8008180:	0800825b 	.word	0x0800825b
 8008184:	0800825b 	.word	0x0800825b
 8008188:	0800825b 	.word	0x0800825b
 800818c:	08008217 	.word	0x08008217
 8008190:	0800825b 	.word	0x0800825b
 8008194:	0800825b 	.word	0x0800825b
 8008198:	0800825b 	.word	0x0800825b
 800819c:	0800825b 	.word	0x0800825b
 80081a0:	0800825b 	.word	0x0800825b
 80081a4:	0800825b 	.word	0x0800825b
 80081a8:	0800825b 	.word	0x0800825b
 80081ac:	08008227 	.word	0x08008227
 80081b0:	0800825b 	.word	0x0800825b
 80081b4:	0800825b 	.word	0x0800825b
 80081b8:	0800825b 	.word	0x0800825b
 80081bc:	0800825b 	.word	0x0800825b
 80081c0:	0800825b 	.word	0x0800825b
 80081c4:	0800825b 	.word	0x0800825b
 80081c8:	0800825b 	.word	0x0800825b
 80081cc:	0800825b 	.word	0x0800825b
 80081d0:	0800825b 	.word	0x0800825b
 80081d4:	0800825b 	.word	0x0800825b
 80081d8:	0800825b 	.word	0x0800825b
 80081dc:	0800825b 	.word	0x0800825b
 80081e0:	0800825b 	.word	0x0800825b
 80081e4:	0800825b 	.word	0x0800825b
 80081e8:	0800825b 	.word	0x0800825b
 80081ec:	0800824d 	.word	0x0800824d
 80081f0:	2b40      	cmp	r3, #64	@ 0x40
 80081f2:	d02e      	beq.n	8008252 <UART_SetConfig+0xa36>
 80081f4:	e031      	b.n	800825a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081f6:	f7fc fd8d 	bl	8004d14 <HAL_RCC_GetPCLK1Freq>
 80081fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80081fc:	e033      	b.n	8008266 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081fe:	f7fc fd9f 	bl	8004d40 <HAL_RCC_GetPCLK2Freq>
 8008202:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008204:	e02f      	b.n	8008266 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008206:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800820a:	4618      	mov	r0, r3
 800820c:	f7fe fd4e 	bl	8006cac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008212:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008214:	e027      	b.n	8008266 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008216:	f107 0318 	add.w	r3, r7, #24
 800821a:	4618      	mov	r0, r3
 800821c:	f7fe fe9a 	bl	8006f54 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008224:	e01f      	b.n	8008266 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008226:	4b2d      	ldr	r3, [pc, #180]	@ (80082dc <UART_SetConfig+0xac0>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f003 0320 	and.w	r3, r3, #32
 800822e:	2b00      	cmp	r3, #0
 8008230:	d009      	beq.n	8008246 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008232:	4b2a      	ldr	r3, [pc, #168]	@ (80082dc <UART_SetConfig+0xac0>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	08db      	lsrs	r3, r3, #3
 8008238:	f003 0303 	and.w	r3, r3, #3
 800823c:	4a28      	ldr	r2, [pc, #160]	@ (80082e0 <UART_SetConfig+0xac4>)
 800823e:	fa22 f303 	lsr.w	r3, r2, r3
 8008242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008244:	e00f      	b.n	8008266 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008246:	4b26      	ldr	r3, [pc, #152]	@ (80082e0 <UART_SetConfig+0xac4>)
 8008248:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800824a:	e00c      	b.n	8008266 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800824c:	4b25      	ldr	r3, [pc, #148]	@ (80082e4 <UART_SetConfig+0xac8>)
 800824e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008250:	e009      	b.n	8008266 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008252:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008256:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008258:	e005      	b.n	8008266 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800825a:	2300      	movs	r3, #0
 800825c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800825e:	2301      	movs	r3, #1
 8008260:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008264:	bf00      	nop
    }

    if (pclk != 0U)
 8008266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008268:	2b00      	cmp	r3, #0
 800826a:	d021      	beq.n	80082b0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008270:	4a1d      	ldr	r2, [pc, #116]	@ (80082e8 <UART_SetConfig+0xacc>)
 8008272:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008276:	461a      	mov	r2, r3
 8008278:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800827a:	fbb3 f2f2 	udiv	r2, r3, r2
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	085b      	lsrs	r3, r3, #1
 8008284:	441a      	add	r2, r3
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	fbb2 f3f3 	udiv	r3, r2, r3
 800828e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008292:	2b0f      	cmp	r3, #15
 8008294:	d909      	bls.n	80082aa <UART_SetConfig+0xa8e>
 8008296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008298:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800829c:	d205      	bcs.n	80082aa <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800829e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082a0:	b29a      	uxth	r2, r3
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	60da      	str	r2, [r3, #12]
 80082a8:	e002      	b.n	80082b0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	2201      	movs	r2, #1
 80082b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80082b8:	697b      	ldr	r3, [r7, #20]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	2200      	movs	r2, #0
 80082c4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	2200      	movs	r2, #0
 80082ca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80082cc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	3748      	adds	r7, #72	@ 0x48
 80082d4:	46bd      	mov	sp, r7
 80082d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082da:	bf00      	nop
 80082dc:	58024400 	.word	0x58024400
 80082e0:	03d09000 	.word	0x03d09000
 80082e4:	003d0900 	.word	0x003d0900
 80082e8:	08008830 	.word	0x08008830

080082ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f8:	f003 0308 	and.w	r3, r3, #8
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00a      	beq.n	8008316 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	430a      	orrs	r2, r1
 8008314:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800831a:	f003 0301 	and.w	r3, r3, #1
 800831e:	2b00      	cmp	r3, #0
 8008320:	d00a      	beq.n	8008338 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	430a      	orrs	r2, r1
 8008336:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800833c:	f003 0302 	and.w	r3, r3, #2
 8008340:	2b00      	cmp	r3, #0
 8008342:	d00a      	beq.n	800835a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	430a      	orrs	r2, r1
 8008358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800835e:	f003 0304 	and.w	r3, r3, #4
 8008362:	2b00      	cmp	r3, #0
 8008364:	d00a      	beq.n	800837c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	430a      	orrs	r2, r1
 800837a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008380:	f003 0310 	and.w	r3, r3, #16
 8008384:	2b00      	cmp	r3, #0
 8008386:	d00a      	beq.n	800839e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	689b      	ldr	r3, [r3, #8]
 800838e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	430a      	orrs	r2, r1
 800839c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083a2:	f003 0320 	and.w	r3, r3, #32
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00a      	beq.n	80083c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	430a      	orrs	r2, r1
 80083be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d01a      	beq.n	8008402 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	430a      	orrs	r2, r1
 80083e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083ea:	d10a      	bne.n	8008402 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	430a      	orrs	r2, r1
 8008400:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00a      	beq.n	8008424 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	430a      	orrs	r2, r1
 8008422:	605a      	str	r2, [r3, #4]
  }
}
 8008424:	bf00      	nop
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b098      	sub	sp, #96	@ 0x60
 8008434:	af02      	add	r7, sp, #8
 8008436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008440:	f7f8 ffc6 	bl	80013d0 <HAL_GetTick>
 8008444:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f003 0308 	and.w	r3, r3, #8
 8008450:	2b08      	cmp	r3, #8
 8008452:	d12f      	bne.n	80084b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008454:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008458:	9300      	str	r3, [sp, #0]
 800845a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800845c:	2200      	movs	r2, #0
 800845e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 f88e 	bl	8008584 <UART_WaitOnFlagUntilTimeout>
 8008468:	4603      	mov	r3, r0
 800846a:	2b00      	cmp	r3, #0
 800846c:	d022      	beq.n	80084b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008476:	e853 3f00 	ldrex	r3, [r3]
 800847a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800847c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800847e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008482:	653b      	str	r3, [r7, #80]	@ 0x50
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	461a      	mov	r2, r3
 800848a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800848c:	647b      	str	r3, [r7, #68]	@ 0x44
 800848e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008490:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008494:	e841 2300 	strex	r3, r2, [r1]
 8008498:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800849a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800849c:	2b00      	cmp	r3, #0
 800849e:	d1e6      	bne.n	800846e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2220      	movs	r2, #32
 80084a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084b0:	2303      	movs	r3, #3
 80084b2:	e063      	b.n	800857c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f003 0304 	and.w	r3, r3, #4
 80084be:	2b04      	cmp	r3, #4
 80084c0:	d149      	bne.n	8008556 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80084c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80084c6:	9300      	str	r3, [sp, #0]
 80084c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084ca:	2200      	movs	r2, #0
 80084cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 f857 	bl	8008584 <UART_WaitOnFlagUntilTimeout>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d03c      	beq.n	8008556 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e4:	e853 3f00 	ldrex	r3, [r3]
 80084e8:	623b      	str	r3, [r7, #32]
   return(result);
 80084ea:	6a3b      	ldr	r3, [r7, #32]
 80084ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	461a      	mov	r2, r3
 80084f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80084fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008500:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008502:	e841 2300 	strex	r3, r2, [r1]
 8008506:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800850a:	2b00      	cmp	r3, #0
 800850c:	d1e6      	bne.n	80084dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	3308      	adds	r3, #8
 8008514:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	e853 3f00 	ldrex	r3, [r3]
 800851c:	60fb      	str	r3, [r7, #12]
   return(result);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f023 0301 	bic.w	r3, r3, #1
 8008524:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	3308      	adds	r3, #8
 800852c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800852e:	61fa      	str	r2, [r7, #28]
 8008530:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008532:	69b9      	ldr	r1, [r7, #24]
 8008534:	69fa      	ldr	r2, [r7, #28]
 8008536:	e841 2300 	strex	r3, r2, [r1]
 800853a:	617b      	str	r3, [r7, #20]
   return(result);
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d1e5      	bne.n	800850e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2220      	movs	r2, #32
 8008546:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2200      	movs	r2, #0
 800854e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008552:	2303      	movs	r3, #3
 8008554:	e012      	b.n	800857c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2220      	movs	r2, #32
 800855a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2220      	movs	r2, #32
 8008562:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2200      	movs	r2, #0
 800856a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2200      	movs	r2, #0
 8008570:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3758      	adds	r7, #88	@ 0x58
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	603b      	str	r3, [r7, #0]
 8008590:	4613      	mov	r3, r2
 8008592:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008594:	e04f      	b.n	8008636 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800859c:	d04b      	beq.n	8008636 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800859e:	f7f8 ff17 	bl	80013d0 <HAL_GetTick>
 80085a2:	4602      	mov	r2, r0
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	1ad3      	subs	r3, r2, r3
 80085a8:	69ba      	ldr	r2, [r7, #24]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d302      	bcc.n	80085b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d101      	bne.n	80085b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80085b4:	2303      	movs	r3, #3
 80085b6:	e04e      	b.n	8008656 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f003 0304 	and.w	r3, r3, #4
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d037      	beq.n	8008636 <UART_WaitOnFlagUntilTimeout+0xb2>
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	2b80      	cmp	r3, #128	@ 0x80
 80085ca:	d034      	beq.n	8008636 <UART_WaitOnFlagUntilTimeout+0xb2>
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	2b40      	cmp	r3, #64	@ 0x40
 80085d0:	d031      	beq.n	8008636 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	69db      	ldr	r3, [r3, #28]
 80085d8:	f003 0308 	and.w	r3, r3, #8
 80085dc:	2b08      	cmp	r3, #8
 80085de:	d110      	bne.n	8008602 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	2208      	movs	r2, #8
 80085e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80085e8:	68f8      	ldr	r0, [r7, #12]
 80085ea:	f000 f839 	bl	8008660 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2208      	movs	r2, #8
 80085f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2200      	movs	r2, #0
 80085fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80085fe:	2301      	movs	r3, #1
 8008600:	e029      	b.n	8008656 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	69db      	ldr	r3, [r3, #28]
 8008608:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800860c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008610:	d111      	bne.n	8008636 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800861a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800861c:	68f8      	ldr	r0, [r7, #12]
 800861e:	f000 f81f 	bl	8008660 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2220      	movs	r2, #32
 8008626:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008632:	2303      	movs	r3, #3
 8008634:	e00f      	b.n	8008656 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	69da      	ldr	r2, [r3, #28]
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	4013      	ands	r3, r2
 8008640:	68ba      	ldr	r2, [r7, #8]
 8008642:	429a      	cmp	r2, r3
 8008644:	bf0c      	ite	eq
 8008646:	2301      	moveq	r3, #1
 8008648:	2300      	movne	r3, #0
 800864a:	b2db      	uxtb	r3, r3
 800864c:	461a      	mov	r2, r3
 800864e:	79fb      	ldrb	r3, [r7, #7]
 8008650:	429a      	cmp	r2, r3
 8008652:	d0a0      	beq.n	8008596 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008654:	2300      	movs	r3, #0
}
 8008656:	4618      	mov	r0, r3
 8008658:	3710      	adds	r7, #16
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
	...

08008660 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008660:	b480      	push	{r7}
 8008662:	b095      	sub	sp, #84	@ 0x54
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008670:	e853 3f00 	ldrex	r3, [r3]
 8008674:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008678:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800867c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	461a      	mov	r2, r3
 8008684:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008686:	643b      	str	r3, [r7, #64]	@ 0x40
 8008688:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800868a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800868c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800868e:	e841 2300 	strex	r3, r2, [r1]
 8008692:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008696:	2b00      	cmp	r3, #0
 8008698:	d1e6      	bne.n	8008668 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	3308      	adds	r3, #8
 80086a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a2:	6a3b      	ldr	r3, [r7, #32]
 80086a4:	e853 3f00 	ldrex	r3, [r3]
 80086a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80086aa:	69fa      	ldr	r2, [r7, #28]
 80086ac:	4b1e      	ldr	r3, [pc, #120]	@ (8008728 <UART_EndRxTransfer+0xc8>)
 80086ae:	4013      	ands	r3, r2
 80086b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	3308      	adds	r3, #8
 80086b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80086bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086c2:	e841 2300 	strex	r3, r2, [r1]
 80086c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80086c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d1e5      	bne.n	800869a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d118      	bne.n	8008708 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	e853 3f00 	ldrex	r3, [r3]
 80086e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	f023 0310 	bic.w	r3, r3, #16
 80086ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	461a      	mov	r2, r3
 80086f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086f4:	61bb      	str	r3, [r7, #24]
 80086f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f8:	6979      	ldr	r1, [r7, #20]
 80086fa:	69ba      	ldr	r2, [r7, #24]
 80086fc:	e841 2300 	strex	r3, r2, [r1]
 8008700:	613b      	str	r3, [r7, #16]
   return(result);
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d1e6      	bne.n	80086d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2220      	movs	r2, #32
 800870c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2200      	movs	r2, #0
 8008714:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800871c:	bf00      	nop
 800871e:	3754      	adds	r7, #84	@ 0x54
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr
 8008728:	effffffe 	.word	0xeffffffe

0800872c <memset>:
 800872c:	4402      	add	r2, r0
 800872e:	4603      	mov	r3, r0
 8008730:	4293      	cmp	r3, r2
 8008732:	d100      	bne.n	8008736 <memset+0xa>
 8008734:	4770      	bx	lr
 8008736:	f803 1b01 	strb.w	r1, [r3], #1
 800873a:	e7f9      	b.n	8008730 <memset+0x4>

0800873c <__libc_init_array>:
 800873c:	b570      	push	{r4, r5, r6, lr}
 800873e:	4d0d      	ldr	r5, [pc, #52]	@ (8008774 <__libc_init_array+0x38>)
 8008740:	4c0d      	ldr	r4, [pc, #52]	@ (8008778 <__libc_init_array+0x3c>)
 8008742:	1b64      	subs	r4, r4, r5
 8008744:	10a4      	asrs	r4, r4, #2
 8008746:	2600      	movs	r6, #0
 8008748:	42a6      	cmp	r6, r4
 800874a:	d109      	bne.n	8008760 <__libc_init_array+0x24>
 800874c:	4d0b      	ldr	r5, [pc, #44]	@ (800877c <__libc_init_array+0x40>)
 800874e:	4c0c      	ldr	r4, [pc, #48]	@ (8008780 <__libc_init_array+0x44>)
 8008750:	f000 f826 	bl	80087a0 <_init>
 8008754:	1b64      	subs	r4, r4, r5
 8008756:	10a4      	asrs	r4, r4, #2
 8008758:	2600      	movs	r6, #0
 800875a:	42a6      	cmp	r6, r4
 800875c:	d105      	bne.n	800876a <__libc_init_array+0x2e>
 800875e:	bd70      	pop	{r4, r5, r6, pc}
 8008760:	f855 3b04 	ldr.w	r3, [r5], #4
 8008764:	4798      	blx	r3
 8008766:	3601      	adds	r6, #1
 8008768:	e7ee      	b.n	8008748 <__libc_init_array+0xc>
 800876a:	f855 3b04 	ldr.w	r3, [r5], #4
 800876e:	4798      	blx	r3
 8008770:	3601      	adds	r6, #1
 8008772:	e7f2      	b.n	800875a <__libc_init_array+0x1e>
 8008774:	08008850 	.word	0x08008850
 8008778:	08008850 	.word	0x08008850
 800877c:	08008850 	.word	0x08008850
 8008780:	08008854 	.word	0x08008854

08008784 <memcpy>:
 8008784:	440a      	add	r2, r1
 8008786:	4291      	cmp	r1, r2
 8008788:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800878c:	d100      	bne.n	8008790 <memcpy+0xc>
 800878e:	4770      	bx	lr
 8008790:	b510      	push	{r4, lr}
 8008792:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008796:	f803 4f01 	strb.w	r4, [r3, #1]!
 800879a:	4291      	cmp	r1, r2
 800879c:	d1f9      	bne.n	8008792 <memcpy+0xe>
 800879e:	bd10      	pop	{r4, pc}

080087a0 <_init>:
 80087a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087a2:	bf00      	nop
 80087a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087a6:	bc08      	pop	{r3}
 80087a8:	469e      	mov	lr, r3
 80087aa:	4770      	bx	lr

080087ac <_fini>:
 80087ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ae:	bf00      	nop
 80087b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087b2:	bc08      	pop	{r3}
 80087b4:	469e      	mov	lr, r3
 80087b6:	4770      	bx	lr
