// Seed: 2043667500
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output supply0 id_1;
  id_15 :
  assert property (@(posedge id_15) -1)
  else $signed(77);
  ;
  always @* begin : LABEL_0
  end
  wire ["" : -1] id_16;
  assign id_1 = -1;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    output supply1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wand id_5,
    inout logic id_6
);
  for (id_8 = -1 * -1'd0; -1; id_6 = -1) assign id_1 = -1 ? id_3 == -1 : 1'h0 == -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic id_9;
  ;
endmodule
