Classic Timing Analyzer report for RAM
Mon Dec 24 01:43:33 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.251 ns                         ; I[7]                                                                                                             ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.410 ns                         ; myIR:inst|mydff:\ge:7:gi|q                                                                                       ; IR[7]                                                                                                            ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.231 ns                        ; A[4]                                                                                                             ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 185.25 MHz ( period = 5.398 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; myIR:inst|mydff:\ge:1:gi|q                                                                                       ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                  ;                                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                             ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 185.25 MHz ( period = 5.398 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; myIR:inst|mydff:\ge:1:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 185.25 MHz ( period = 5.398 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; myIR:inst|mydff:\ge:1:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 185.25 MHz ( period = 5.398 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; myIR:inst|mydff:\ge:1:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 185.25 MHz ( period = 5.398 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; myIR:inst|mydff:\ge:1:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 185.25 MHz ( period = 5.398 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; myIR:inst|mydff:\ge:1:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 185.25 MHz ( period = 5.398 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; myIR:inst|mydff:\ge:1:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 185.25 MHz ( period = 5.398 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; myIR:inst|mydff:\ge:1:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 185.25 MHz ( period = 5.398 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; myIR:inst|mydff:\ge:1:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 185.25 MHz ( period = 5.398 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; myIR:inst|mydff:\ge:1:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 186.85 MHz ( period = 5.352 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; myIR:inst|mydff:\ge:4:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; 186.85 MHz ( period = 5.352 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; myIR:inst|mydff:\ge:4:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; 186.85 MHz ( period = 5.352 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; myIR:inst|mydff:\ge:4:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; 186.85 MHz ( period = 5.352 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; myIR:inst|mydff:\ge:4:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; 186.85 MHz ( period = 5.352 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; myIR:inst|mydff:\ge:4:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; 186.85 MHz ( period = 5.352 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; myIR:inst|mydff:\ge:4:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; 186.85 MHz ( period = 5.352 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; myIR:inst|mydff:\ge:4:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; 186.85 MHz ( period = 5.352 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; myIR:inst|mydff:\ge:4:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; 186.85 MHz ( period = 5.352 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; myIR:inst|mydff:\ge:4:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.591 ns                ;
; N/A   ; 186.99 MHz ( period = 5.348 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; myIR:inst|mydff:\ge:2:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 186.99 MHz ( period = 5.348 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; myIR:inst|mydff:\ge:2:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 186.99 MHz ( period = 5.348 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; myIR:inst|mydff:\ge:2:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 186.99 MHz ( period = 5.348 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; myIR:inst|mydff:\ge:2:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 186.99 MHz ( period = 5.348 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; myIR:inst|mydff:\ge:2:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 186.99 MHz ( period = 5.348 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; myIR:inst|mydff:\ge:2:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 186.99 MHz ( period = 5.348 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; myIR:inst|mydff:\ge:2:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 186.99 MHz ( period = 5.348 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; myIR:inst|mydff:\ge:2:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 186.99 MHz ( period = 5.348 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; myIR:inst|mydff:\ge:2:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 187.06 MHz ( period = 5.346 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; myIR:inst|mydff:\ge:0:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 187.06 MHz ( period = 5.346 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; myIR:inst|mydff:\ge:0:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 187.06 MHz ( period = 5.346 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; myIR:inst|mydff:\ge:0:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 187.06 MHz ( period = 5.346 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; myIR:inst|mydff:\ge:0:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 187.06 MHz ( period = 5.346 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; myIR:inst|mydff:\ge:0:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 187.06 MHz ( period = 5.346 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; myIR:inst|mydff:\ge:0:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 187.06 MHz ( period = 5.346 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; myIR:inst|mydff:\ge:0:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 187.06 MHz ( period = 5.346 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; myIR:inst|mydff:\ge:0:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 187.06 MHz ( period = 5.346 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; myIR:inst|mydff:\ge:0:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 187.20 MHz ( period = 5.342 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; myIR:inst|mydff:\ge:3:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 187.20 MHz ( period = 5.342 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; myIR:inst|mydff:\ge:3:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 187.20 MHz ( period = 5.342 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; myIR:inst|mydff:\ge:3:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 187.20 MHz ( period = 5.342 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; myIR:inst|mydff:\ge:3:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 187.20 MHz ( period = 5.342 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; myIR:inst|mydff:\ge:3:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 187.20 MHz ( period = 5.342 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; myIR:inst|mydff:\ge:3:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 187.20 MHz ( period = 5.342 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; myIR:inst|mydff:\ge:3:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 187.20 MHz ( period = 5.342 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; myIR:inst|mydff:\ge:3:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 187.20 MHz ( period = 5.342 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; myIR:inst|mydff:\ge:3:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; 187.34 MHz ( period = 5.338 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; myIR:inst|mydff:\ge:6:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 187.34 MHz ( period = 5.338 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; myIR:inst|mydff:\ge:6:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 187.34 MHz ( period = 5.338 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; myIR:inst|mydff:\ge:6:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 187.34 MHz ( period = 5.338 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; myIR:inst|mydff:\ge:6:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 187.34 MHz ( period = 5.338 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; myIR:inst|mydff:\ge:6:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 187.34 MHz ( period = 5.338 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; myIR:inst|mydff:\ge:6:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 187.34 MHz ( period = 5.338 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; myIR:inst|mydff:\ge:6:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 187.34 MHz ( period = 5.338 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; myIR:inst|mydff:\ge:6:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 187.34 MHz ( period = 5.338 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; myIR:inst|mydff:\ge:6:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 188.61 MHz ( period = 5.302 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; myIR:inst|mydff:\ge:7:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; 188.61 MHz ( period = 5.302 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; myIR:inst|mydff:\ge:7:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; 188.61 MHz ( period = 5.302 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; myIR:inst|mydff:\ge:7:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; 188.61 MHz ( period = 5.302 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; myIR:inst|mydff:\ge:7:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; 188.61 MHz ( period = 5.302 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; myIR:inst|mydff:\ge:7:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; 188.61 MHz ( period = 5.302 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; myIR:inst|mydff:\ge:7:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; 188.61 MHz ( period = 5.302 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; myIR:inst|mydff:\ge:7:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; 188.61 MHz ( period = 5.302 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; myIR:inst|mydff:\ge:7:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; 188.61 MHz ( period = 5.302 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; myIR:inst|mydff:\ge:7:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; 189.32 MHz ( period = 5.282 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; myIR:inst|mydff:\ge:5:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 189.32 MHz ( period = 5.282 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; myIR:inst|mydff:\ge:5:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 189.32 MHz ( period = 5.282 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; myIR:inst|mydff:\ge:5:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 189.32 MHz ( period = 5.282 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; myIR:inst|mydff:\ge:5:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 189.32 MHz ( period = 5.282 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; myIR:inst|mydff:\ge:5:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 189.32 MHz ( period = 5.282 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; myIR:inst|mydff:\ge:5:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 189.32 MHz ( period = 5.282 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; myIR:inst|mydff:\ge:5:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 189.32 MHz ( period = 5.282 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; myIR:inst|mydff:\ge:5:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 189.32 MHz ( period = 5.282 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; myIR:inst|mydff:\ge:5:gi|q                                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; 309.50 MHz ( period = 3.231 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A   ; 309.50 MHz ( period = 3.231 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A   ; 309.50 MHz ( period = 3.231 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A   ; 309.50 MHz ( period = 3.231 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A   ; 309.50 MHz ( period = 3.231 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A   ; 309.50 MHz ( period = 3.231 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A   ; 309.50 MHz ( period = 3.231 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A   ; 309.50 MHz ( period = 3.231 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A   ; 309.50 MHz ( period = 3.231 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 311.92 MHz ( period = 3.206 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a1~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a2~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a3~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a4~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a5~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a6~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a7~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                    ;
+-------+--------------+------------+------+------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                               ; To Clock ;
+-------+--------------+------------+------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.251 ns   ; I[7] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A   ; None         ; 3.953 ns   ; I[5] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A   ; None         ; 3.725 ns   ; I[7] ; myIR:inst|mydff:\ge:7:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.693 ns   ; XL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A   ; None         ; 3.668 ns   ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A   ; None         ; 3.598 ns   ; I[4] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A   ; None         ; 3.587 ns   ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A   ; None         ; 3.566 ns   ; I[6] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A   ; None         ; 3.546 ns   ; I[1] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 3.534 ns   ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A   ; None         ; 3.511 ns   ; I[3] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 3.451 ns   ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 3.384 ns   ; I[5] ; myIR:inst|mydff:\ge:5:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.371 ns   ; I[0] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 3.307 ns   ; I[2] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 3.285 ns   ; LD   ; myIR:inst|mydff:\ge:7:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.285 ns   ; LD   ; myIR:inst|mydff:\ge:6:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.285 ns   ; LD   ; myIR:inst|mydff:\ge:5:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.285 ns   ; LD   ; myIR:inst|mydff:\ge:4:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.285 ns   ; LD   ; myIR:inst|mydff:\ge:3:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.285 ns   ; LD   ; myIR:inst|mydff:\ge:2:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.285 ns   ; LD   ; myIR:inst|mydff:\ge:1:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.285 ns   ; LD   ; myIR:inst|mydff:\ge:0:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.270 ns   ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A   ; None         ; 3.268 ns   ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 3.267 ns   ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 3.267 ns   ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A   ; None         ; 3.265 ns   ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 3.068 ns   ; I[4] ; myIR:inst|mydff:\ge:4:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.037 ns   ; I[6] ; myIR:inst|mydff:\ge:6:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.018 ns   ; DL   ; myIR:inst|mydff:\ge:5:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.014 ns   ; I[1] ; myIR:inst|mydff:\ge:1:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 3.008 ns   ; DL   ; myIR:inst|mydff:\ge:7:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 2.980 ns   ; I[3] ; myIR:inst|mydff:\ge:3:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 2.976 ns   ; A[3] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 2.883 ns   ; DL   ; myIR:inst|mydff:\ge:2:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 2.842 ns   ; I[0] ; myIR:inst|mydff:\ge:0:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 2.765 ns   ; A[2] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 2.741 ns   ; DL   ; myIR:inst|mydff:\ge:6:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 2.739 ns   ; I[2] ; myIR:inst|mydff:\ge:2:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 2.739 ns   ; DL   ; myIR:inst|mydff:\ge:0:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 2.737 ns   ; DL   ; myIR:inst|mydff:\ge:4:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 2.735 ns   ; DL   ; myIR:inst|mydff:\ge:1:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 2.734 ns   ; DL   ; myIR:inst|mydff:\ge:3:gi|q                                                                                       ; CLK      ;
; N/A   ; None         ; 2.691 ns   ; A[5] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; CLK      ;
; N/A   ; None         ; 2.676 ns   ; A[1] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; 2.554 ns   ; A[7] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; CLK      ;
; N/A   ; None         ; 2.538 ns   ; A[0] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A   ; None         ; 2.526 ns   ; A[6] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; CLK      ;
; N/A   ; None         ; 2.456 ns   ; A[4] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
+-------+--------------+------------+------+------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------+
; tco                                                                                 ;
+-------+--------------+------------+----------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To    ; From Clock ;
+-------+--------------+------------+----------------------------+-------+------------+
; N/A   ; None         ; 7.410 ns   ; myIR:inst|mydff:\ge:7:gi|q ; IR[7] ; CLK        ;
; N/A   ; None         ; 7.225 ns   ; myIR:inst|mydff:\ge:0:gi|q ; IR[0] ; CLK        ;
; N/A   ; None         ; 6.035 ns   ; myIR:inst|mydff:\ge:4:gi|q ; IR[4] ; CLK        ;
; N/A   ; None         ; 5.948 ns   ; myIR:inst|mydff:\ge:1:gi|q ; IR[1] ; CLK        ;
; N/A   ; None         ; 5.418 ns   ; myIR:inst|mydff:\ge:5:gi|q ; IR[5] ; CLK        ;
; N/A   ; None         ; 5.299 ns   ; myIR:inst|mydff:\ge:2:gi|q ; IR[2] ; CLK        ;
; N/A   ; None         ; 5.066 ns   ; myIR:inst|mydff:\ge:3:gi|q ; IR[3] ; CLK        ;
; N/A   ; None         ; 5.049 ns   ; myIR:inst|mydff:\ge:6:gi|q ; IR[6] ; CLK        ;
+-------+--------------+------------+----------------------------+-------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                           ;
+---------------+-------------+-----------+------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                               ; To Clock ;
+---------------+-------------+-----------+------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.231 ns ; A[4] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -2.301 ns ; A[6] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg6 ; CLK      ;
; N/A           ; None        ; -2.313 ns ; A[0] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A           ; None        ; -2.329 ns ; A[7] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 ; CLK      ;
; N/A           ; None        ; -2.451 ns ; A[1] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A           ; None        ; -2.466 ns ; A[5] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg5 ; CLK      ;
; N/A           ; None        ; -2.495 ns ; DL   ; myIR:inst|mydff:\ge:3:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.496 ns ; DL   ; myIR:inst|mydff:\ge:1:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.498 ns ; DL   ; myIR:inst|mydff:\ge:4:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.500 ns ; I[2] ; myIR:inst|mydff:\ge:2:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.500 ns ; DL   ; myIR:inst|mydff:\ge:0:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.502 ns ; DL   ; myIR:inst|mydff:\ge:6:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.540 ns ; A[2] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -2.603 ns ; I[0] ; myIR:inst|mydff:\ge:0:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.644 ns ; DL   ; myIR:inst|mydff:\ge:2:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.741 ns ; I[3] ; myIR:inst|mydff:\ge:3:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.751 ns ; A[3] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -2.769 ns ; DL   ; myIR:inst|mydff:\ge:7:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.775 ns ; I[1] ; myIR:inst|mydff:\ge:1:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.779 ns ; DL   ; myIR:inst|mydff:\ge:5:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.798 ns ; I[6] ; myIR:inst|mydff:\ge:6:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -2.829 ns ; I[4] ; myIR:inst|mydff:\ge:4:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -3.040 ns ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -3.042 ns ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A           ; None        ; -3.042 ns ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A           ; None        ; -3.043 ns ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -3.045 ns ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A           ; None        ; -3.046 ns ; LD   ; myIR:inst|mydff:\ge:7:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -3.046 ns ; LD   ; myIR:inst|mydff:\ge:6:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -3.046 ns ; LD   ; myIR:inst|mydff:\ge:5:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -3.046 ns ; LD   ; myIR:inst|mydff:\ge:4:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -3.046 ns ; LD   ; myIR:inst|mydff:\ge:3:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -3.046 ns ; LD   ; myIR:inst|mydff:\ge:2:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -3.046 ns ; LD   ; myIR:inst|mydff:\ge:1:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -3.046 ns ; LD   ; myIR:inst|mydff:\ge:0:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -3.082 ns ; I[2] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -3.145 ns ; I[5] ; myIR:inst|mydff:\ge:5:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -3.146 ns ; I[0] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -3.226 ns ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -3.286 ns ; I[3] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -3.309 ns ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A           ; None        ; -3.321 ns ; I[1] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A           ; None        ; -3.341 ns ; I[6] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A           ; None        ; -3.362 ns ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A           ; None        ; -3.373 ns ; I[4] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A           ; None        ; -3.443 ns ; DL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A           ; None        ; -3.468 ns ; XL   ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A           ; None        ; -3.486 ns ; I[7] ; myIR:inst|mydff:\ge:7:gi|q                                                                                       ; CLK      ;
; N/A           ; None        ; -3.728 ns ; I[5] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A           ; None        ; -4.026 ns ; I[7] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
+---------------+-------------+-----------+------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 24 01:43:33 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 185.25 MHz between source memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg" and destination register "myIR:inst|mydff:\ge:1:gi|q" (period= 5.398 ns)
    Info: + Longest memory to register delay is 2.614 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[1]'
        Info: 3: + IC(0.556 ns) + CELL(0.053 ns) = 2.459 ns; Loc. = LCCOMB_X21_Y1_N10; Fanout = 2; COMB Node = 'gdfx_temp0[1]~6'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.614 ns; Loc. = LCFF_X21_Y1_N11; Fanout = 1; REG Node = 'myIR:inst|mydff:\ge:1:gi|q'
        Info: Total cell delay = 2.058 ns ( 78.73 % )
        Info: Total interconnect delay = 0.556 ns ( 21.27 % )
    Info: - Smallest clock skew is 0.141 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N11; Fanout = 1; REG Node = 'myIR:inst|mydff:\ge:1:gi|q'
            Info: Total cell delay = 1.472 ns ( 59.16 % )
            Info: Total interconnect delay = 1.016 ns ( 40.84 % )
        Info: - Longest clock path from clock "CLK" to source memory is 2.347 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.669 ns) + CELL(0.481 ns) = 2.347 ns; Loc. = M4K_X20_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg'
            Info: Total cell delay = 1.335 ns ( 56.88 % )
            Info: Total interconnect delay = 1.012 ns ( 43.12 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7" (data pin = "I[7]", clock pin = "CLK") is 4.251 ns
    Info: + Longest pin to memory delay is 6.576 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'I[7]'
        Info: 2: + IC(4.931 ns) + CELL(0.228 ns) = 5.968 ns; Loc. = LCCOMB_X21_Y1_N18; Fanout = 2; COMB Node = 'gdfx_temp0[7]~0'
        Info: 3: + IC(0.512 ns) + CELL(0.096 ns) = 6.576 ns; Loc. = M4K_X20_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 1.133 ns ( 17.23 % )
        Info: Total interconnect delay = 5.443 ns ( 82.77 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "CLK" to destination memory is 2.347 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.669 ns) + CELL(0.481 ns) = 2.347 ns; Loc. = M4K_X20_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 1.335 ns ( 56.88 % )
        Info: Total interconnect delay = 1.012 ns ( 43.12 % )
Info: tco from clock "CLK" to destination pin "IR[7]" through register "myIR:inst|mydff:\ge:7:gi|q" is 7.410 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N19; Fanout = 1; REG Node = 'myIR:inst|mydff:\ge:7:gi|q'
        Info: Total cell delay = 1.472 ns ( 59.16 % )
        Info: Total interconnect delay = 1.016 ns ( 40.84 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.828 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N19; Fanout = 1; REG Node = 'myIR:inst|mydff:\ge:7:gi|q'
        Info: 2: + IC(2.846 ns) + CELL(1.982 ns) = 4.828 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'IR[7]'
        Info: Total cell delay = 1.982 ns ( 41.05 % )
        Info: Total interconnect delay = 2.846 ns ( 58.95 % )
Info: th for memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4" (data pin = "A[4]", clock pin = "CLK") is -2.231 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 2.347 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.669 ns) + CELL(0.481 ns) = 2.347 ns; Loc. = M4K_X20_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.335 ns ( 56.88 % )
        Info: Total interconnect delay = 1.012 ns ( 43.12 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.781 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'A[4]'
        Info: 2: + IC(3.906 ns) + CELL(0.103 ns) = 4.781 ns; Loc. = M4K_X20_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 0.875 ns ( 18.30 % )
        Info: Total interconnect delay = 3.906 ns ( 81.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Mon Dec 24 01:43:33 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


