//Design module

module half_subtractor(a,b,diff,borrow);
  input a,b;
  output diff,borrow;
  assign diff = a ^ b;
  assign borrow = (~a) & b;
endmodule

//Testbench module

module tb_half_subtractor();
  reg a,b;
  wire diff,borrow;
  half_subtractor i_hs(a,b,diff,borrow);   //Design module instantiation
  initial begin
      a = 0;b = 0;
      #10
      a = 0;b = 1;
      #10
      a = 1;b = 0;
      #10  
      a = 1;b = 1;
      #100 $finish();
   end
endmodule
