$date
	Sun Mar 22 20:38:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 8 # data [7:0] $end
$var reg 1 $ shld $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
b11011000 #
0"
x!
$end
#1
1!
1"
1$
#2
0"
0$
#3
1"
#4
0"
#5
0!
1"
#6
0"
#7
1!
1"
#8
0"
#9
1"
#10
0"
#11
0!
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1!
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
