-- generated by newgenasym Mon Jun 27 11:18:09 2022

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tmp1075ndrlr is
    port (    
	A0:        INOUT  STD_LOGIC;    
	ALERT:     INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	SCL:       INOUT  STD_LOGIC;    
	SDA:       INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC);
end tmp1075ndrlr;
