
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-F9DG68B

Implementation : impl1

# Written on Thu Jun 17 16:22:58 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                                     Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                    100.0 MHz     10.000        system       system_clkgroup         8    
                                                                                                                                                          
0 -       HelloWorld_Top|sys_clk                                                    38.0 MHz      26.316        inferred     Inferred_clkgroup_0     1958 
                                                                                                                                                          
0 -       cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock            100.0 MHz     10.000        inferred     Inferred_clkgroup_1     83   
                                                                                                                                                          
0 -       cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     9    
==========================================================================================================================================================


Clock Load Summary
******************

                                                                          Clock     Source                                                                                                            Clock Pin                                                                                                                  Non-clock Pin     Non-clock Pin                                                                                            
Clock                                                                     Load      Pin                                                                                                               Seq Example                                                                                                                Seq Example       Comb Example                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                    8         -                                                                                                                 HelloWorld_inst.gpio0_inst.lscc_gpio_inst.genblk1\.lscc_gpio_lmmi_0.lmmi_rdata_o[0].C                                      -                 -                                                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
HelloWorld_Top|sys_clk                                                    1958      OSCH_inst.OSC(OSCH)                                                                                               HelloWorld_inst.uart0_inst.lscc_uart_inst.u_txmitt.tx_in_shift_s.C                                                         -                 -                                                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock            83        HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.genblk2\.TCK_buff.CLKO(DCCA)       HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_bypass.C                               -                 HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.un1_io_jtag_tck.I[0](inv)     
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     9         HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.genblk1\.jtag.jtck(jtagconn16)     HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TCK_counter_reg.ASYNC_LOW\.Q_reg[1:0].C     -                 HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.ce_delay_reg_CLK.I[0](inv)
============================================================================================================================================================================================================================================================================================================================================================================================================================================================
