/*
Developer   - Sriram Venkata Krishna
Date        - 09-09-2025
Platform    - HDL Bits
*/

//044. Wire

module top_module 
    (
        input in,
        output out
    );
    
    assign out = in;

endmodule
