<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\BEK\repos\customGPU\fpga\IMG_FILTER_DISPLAY\impl\gwsynthesis\IMG_FILTER_DISPLAY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\BEK\repos\customGPU\fpga\IMG_FILTER_DISPLAY\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\BEK\repos\customGPU\fpga\IMG_FILTER_DISPLAY\src\IMG_FILTER_DISPLAY.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan  6 01:15:33 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4454</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2913</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>69</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_i_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>clk_i_ibuf/I</td>
<td>clk_i</td>
<td>u_PLL_2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>u_PLL_2/rpll_inst/CLKOUT</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_CLKDIV/CLKOUT </td>
</tr>
<tr>
<td>8</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.731</td>
<td>25.169
<td>0.000</td>
<td>19.865</td>
<td>u_PLL_2/rpll_inst/CLKOUT</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>9</td>
<td>u_PLL_3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>39.731</td>
<td>25.169
<td>0.000</td>
<td>19.865</td>
<td>u_PLL_2/rpll_inst/CLKOUT</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_PLL_3/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>10</td>
<td>u_PLL_3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>79.461</td>
<td>12.585
<td>0.000</td>
<td>39.731</td>
<td>u_PLL_2/rpll_inst/CLKOUT</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_PLL_3/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>11</td>
<td>u_PLL_3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>119.192</td>
<td>8.390
<td>0.000</td>
<td>59.596</td>
<td>u_PLL_2/rpll_inst/CLKOUT</td>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_PLL_3/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>202.481(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>115.394(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>185.625(MHz)</td>
<td style="color: #FF0000;" class = "error">132.677(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.169(MHz)</td>
<td>111.511(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_3/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_3/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_PLL_3/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-39.452</td>
<td>39</td>
</tr>
<tr>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_PLL_3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-13.902</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>10.703</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-13.357</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>10.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-13.142</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>9.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-12.048</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-11.865</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.666</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-11.328</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-11.277</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>8.077</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-11.091</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.891</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-11.022</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.823</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-10.954</td>
<td>u_loader/rd_ptr_1_s1/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-10.926</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-10.753</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.553</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-10.667</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.468</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-10.562</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.363</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-10.556</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.356</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-10.533</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-10.511</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.312</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-10.462</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.263</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-10.420</td>
<td>u_loader/rd_ptr_1_s1/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.220</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-10.413</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-10.386</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.187</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-10.374</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.175</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-10.294</td>
<td>u_loader/rd_ptr_1_s1/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.094</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-10.293</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.093</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-10.241</td>
<td>cnt_ver_2_s0/Q</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.673</td>
<td>3.803</td>
<td>7.042</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.474</td>
<td>run_cnt_24_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>clk_i:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.740</td>
<td>1.312</td>
</tr>
<tr>
<td>2</td>
<td>0.074</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[1]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.074</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[2]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>4</td>
<td>0.074</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>5</td>
<td>0.076</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[2]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>6</td>
<td>0.076</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[3]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>7</td>
<td>0.202</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[3]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>8</td>
<td>0.202</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>9</td>
<td>0.213</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[3]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>10</td>
<td>0.225</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_41_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s/DI[1]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>11</td>
<td>0.225</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_40_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s/DI[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>12</td>
<td>0.225</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_35_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/DI[3]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>13</td>
<td>0.225</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_33_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/DI[1]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>14</td>
<td>0.319</td>
<td>u_loader/fifo_din_6_s0/Q</td>
<td>u_loader/mem_mem_10_1_s/DI[2]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>15</td>
<td>0.319</td>
<td>u_loader/fifo_din_5_s0/Q</td>
<td>u_loader/mem_mem_10_1_s/DI[1]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>16</td>
<td>0.334</td>
<td>u_loader/wr_ptr_1_s1/Q</td>
<td>u_loader/mem_mem_8_0_s/WAD[1]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.344</td>
</tr>
<tr>
<td>17</td>
<td>0.336</td>
<td>u_loader/wr_ptr_3_s1/Q</td>
<td>u_loader/mem_mem_8_0_s/WAD[3]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.346</td>
</tr>
<tr>
<td>18</td>
<td>0.338</td>
<td>u_loader/wr_ptr_2_s1/Q</td>
<td>u_loader/mem_mem_8_0_s/WAD[2]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.348</td>
</tr>
<tr>
<td>19</td>
<td>0.340</td>
<td>u_loader/wr_ptr_0_s1/Q</td>
<td>u_loader/mem_mem_8_0_s/WAD[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.350</td>
</tr>
<tr>
<td>20</td>
<td>0.361</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/ADB[6]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>21</td>
<td>0.363</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_34_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/DI[2]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>22</td>
<td>0.364</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/ADB[9]</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.482</td>
</tr>
<tr>
<td>23</td>
<td>0.375</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[1]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>17.651</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.176</td>
</tr>
<tr>
<td>2</td>
<td>17.651</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.176</td>
</tr>
<tr>
<td>3</td>
<td>17.740</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.088</td>
</tr>
<tr>
<td>4</td>
<td>17.740</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>2.088</td>
</tr>
<tr>
<td>5</td>
<td>18.160</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.667</td>
</tr>
<tr>
<td>6</td>
<td>18.241</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.586</td>
</tr>
<tr>
<td>7</td>
<td>18.407</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.420</td>
</tr>
<tr>
<td>8</td>
<td>18.419</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.408</td>
</tr>
<tr>
<td>9</td>
<td>18.419</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.408</td>
</tr>
<tr>
<td>10</td>
<td>18.419</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.408</td>
</tr>
<tr>
<td>11</td>
<td>18.419</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.408</td>
</tr>
<tr>
<td>12</td>
<td>18.656</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.171</td>
</tr>
<tr>
<td>13</td>
<td>18.656</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.171</td>
</tr>
<tr>
<td>14</td>
<td>18.656</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.171</td>
</tr>
<tr>
<td>15</td>
<td>18.656</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.171</td>
</tr>
<tr>
<td>16</td>
<td>18.667</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.160</td>
</tr>
<tr>
<td>17</td>
<td>18.667</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.160</td>
</tr>
<tr>
<td>18</td>
<td>18.667</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.160</td>
</tr>
<tr>
<td>19</td>
<td>18.667</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.160</td>
</tr>
<tr>
<td>20</td>
<td>18.667</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.160</td>
</tr>
<tr>
<td>21</td>
<td>18.667</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.160</td>
</tr>
<tr>
<td>22</td>
<td>18.680</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.148</td>
</tr>
<tr>
<td>23</td>
<td>18.775</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.052</td>
</tr>
<tr>
<td>24</td>
<td>18.775</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>1.052</td>
</tr>
<tr>
<td>25</td>
<td>18.864</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/PRESET</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.865</td>
<td>0.003</td>
<td>0.964</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.948</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
<tr>
<td>2</td>
<td>1.023</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/PRESET</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.034</td>
</tr>
<tr>
<td>3</td>
<td>20.189</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/PRESET</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>20.324</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.468</td>
</tr>
<tr>
<td>5</td>
<td>20.324</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.468</td>
</tr>
<tr>
<td>6</td>
<td>20.324</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.468</td>
</tr>
<tr>
<td>7</td>
<td>20.324</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.468</td>
</tr>
<tr>
<td>8</td>
<td>20.326</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.470</td>
</tr>
<tr>
<td>9</td>
<td>20.330</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.473</td>
</tr>
<tr>
<td>10</td>
<td>20.330</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.473</td>
</tr>
<tr>
<td>11</td>
<td>20.446</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.590</td>
</tr>
<tr>
<td>12</td>
<td>20.446</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.590</td>
</tr>
<tr>
<td>13</td>
<td>20.446</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.590</td>
</tr>
<tr>
<td>14</td>
<td>20.446</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.590</td>
</tr>
<tr>
<td>15</td>
<td>20.449</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.592</td>
</tr>
<tr>
<td>16</td>
<td>20.455</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.598</td>
</tr>
<tr>
<td>17</td>
<td>20.455</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.598</td>
</tr>
<tr>
<td>18</td>
<td>20.458</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.601</td>
</tr>
<tr>
<td>19</td>
<td>20.574</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.717</td>
</tr>
<tr>
<td>20</td>
<td>20.574</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.717</td>
</tr>
<tr>
<td>21</td>
<td>20.574</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.717</td>
</tr>
<tr>
<td>22</td>
<td>20.574</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.717</td>
</tr>
<tr>
<td>23</td>
<td>20.574</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.717</td>
</tr>
<tr>
<td>24</td>
<td>20.574</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.717</td>
</tr>
<tr>
<td>25</td>
<td>20.574</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-19.865</td>
<td>0.002</td>
<td>0.717</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.930</td>
<td>1.930</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>215.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>data_out_controlled_2_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_2_s1/F</td>
</tr>
<tr>
<td>212.797</td>
<td>1.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/I2</td>
</tr>
<tr>
<td>213.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C20[1][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/F</td>
</tr>
<tr>
<td>213.433</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/I3</td>
</tr>
<tr>
<td>213.804</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4/F</td>
</tr>
<tr>
<td>213.984</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9/I0</td>
</tr>
<tr>
<td>214.446</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9/F</td>
</tr>
<tr>
<td>214.447</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[3][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/I3</td>
</tr>
<tr>
<td>215.017</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C20[3][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3/F</td>
</tr>
<tr>
<td>215.189</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I2</td>
</tr>
<tr>
<td>215.759</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>215.759</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.102, 47.670%; route: 5.369, 50.162%; tC2Q: 0.232, 2.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>215.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>data_out_controlled_2_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_2_s1/F</td>
</tr>
<tr>
<td>212.364</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/I2</td>
</tr>
<tr>
<td>212.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/F</td>
</tr>
<tr>
<td>212.936</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/I3</td>
</tr>
<tr>
<td>213.307</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4/F</td>
</tr>
<tr>
<td>213.487</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9/I0</td>
</tr>
<tr>
<td>214.036</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9/F</td>
</tr>
<tr>
<td>214.037</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/I3</td>
</tr>
<tr>
<td>214.490</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3/F</td>
</tr>
<tr>
<td>214.644</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/I2</td>
</tr>
<tr>
<td>215.214</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/F</td>
</tr>
<tr>
<td>215.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.180, 50.995%; route: 4.746, 46.721%; tC2Q: 0.232, 2.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>214.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>data_out_controlled_2_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_2_s1/F</td>
</tr>
<tr>
<td>211.547</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/I2</td>
</tr>
<tr>
<td>212.117</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/F</td>
</tr>
<tr>
<td>212.120</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/I1</td>
</tr>
<tr>
<td>212.690</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/F</td>
</tr>
<tr>
<td>212.864</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I3</td>
</tr>
<tr>
<td>213.413</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>213.414</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/I1</td>
</tr>
<tr>
<td>213.984</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C34[3][B]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/F</td>
</tr>
<tr>
<td>213.987</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I3</td>
</tr>
<tr>
<td>214.536</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C34[3][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>214.537</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>214.999</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" background: #97FFFF;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>214.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.937, 59.712%; route: 3.774, 37.954%; tC2Q: 0.232, 2.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>data_out_controlled_5_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_5_s1/F</td>
</tr>
<tr>
<td>213.905</td>
<td>2.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 30.141%; route: 5.949, 67.237%; tC2Q: 0.232, 2.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>data_out_controlled_4_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_4_s1/F</td>
</tr>
<tr>
<td>213.723</td>
<td>2.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 30.776%; route: 5.767, 66.547%; tC2Q: 0.232, 2.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>data_out_controlled_2_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_2_s1/F</td>
</tr>
<tr>
<td>213.186</td>
<td>2.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 32.808%; route: 5.230, 64.338%; tC2Q: 0.232, 2.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>213.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.224</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>data_out_controlled_3_s1/I1</td>
</tr>
<tr>
<td>210.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_3_s1/F</td>
</tr>
<tr>
<td>213.134</td>
<td>2.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.769, 34.281%; route: 5.076, 62.847%; tC2Q: 0.232, 2.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>data_out_controlled_1_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_1_s1/F</td>
</tr>
<tr>
<td>212.948</td>
<td>2.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 33.797%; route: 4.992, 63.263%; tC2Q: 0.232, 2.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>data_out_controlled_4_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_4_s1/F</td>
</tr>
<tr>
<td>212.880</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 34.091%; route: 4.924, 62.943%; tC2Q: 0.232, 2.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][B]</td>
<td>u_loader/rd_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R32C33[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_1_s1/Q</td>
</tr>
<tr>
<td>207.325</td>
<td>2.036</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C41</td>
<td>u_loader/mem_mem_14_1_s/RAD[1]</td>
</tr>
<tr>
<td>207.842</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_14_1_s/DO[3]</td>
</tr>
<tr>
<td>208.797</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s10/I1</td>
</tr>
<tr>
<td>209.352</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s10/F</td>
</tr>
<tr>
<td>209.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_loader/mem_DOL_105_G[0]_s4/I1</td>
</tr>
<tr>
<td>209.455</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s4/O</td>
</tr>
<tr>
<td>209.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s1/I1</td>
</tr>
<tr>
<td>209.558</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>209.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>209.661</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>210.565</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>data_out_controlled_7_s1/I2</td>
</tr>
<tr>
<td>210.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_7_s1/F</td>
</tr>
<tr>
<td>212.812</td>
<td>1.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.752, 22.591%; route: 5.771, 74.417%; tC2Q: 0.232, 2.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td>data_out_controlled_0_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_0_s1/F</td>
</tr>
<tr>
<td>212.784</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 34.515%; route: 4.828, 62.483%; tC2Q: 0.232, 3.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.224</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>data_out_controlled_3_s1/I1</td>
</tr>
<tr>
<td>210.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_3_s1/F</td>
</tr>
<tr>
<td>212.610</td>
<td>1.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.769, 36.659%; route: 4.552, 60.269%; tC2Q: 0.232, 3.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>data_out_controlled_5_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_5_s1/F</td>
</tr>
<tr>
<td>212.524</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 35.714%; route: 4.569, 61.179%; tC2Q: 0.232, 3.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>data_out_controlled_4_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_4_s1/F</td>
</tr>
<tr>
<td>212.420</td>
<td>1.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 36.222%; route: 4.464, 60.627%; tC2Q: 0.232, 3.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>data_out_controlled_2_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_2_s1/F</td>
</tr>
<tr>
<td>212.413</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 36.254%; route: 4.457, 60.592%; tC2Q: 0.232, 3.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.224</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>data_out_controlled_6_s1/I1</td>
</tr>
<tr>
<td>210.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_6_s1/F</td>
</tr>
<tr>
<td>212.391</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.769, 37.756%; route: 4.333, 59.080%; tC2Q: 0.232, 3.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>data_out_controlled_1_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_1_s1/F</td>
</tr>
<tr>
<td>212.369</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C26[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 36.474%; route: 4.413, 60.353%; tC2Q: 0.232, 3.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>data_out_controlled_1_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_1_s1/F</td>
</tr>
<tr>
<td>212.319</td>
<td>1.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 36.722%; route: 4.364, 60.084%; tC2Q: 0.232, 3.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][B]</td>
<td>u_loader/rd_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R32C33[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_1_s1/Q</td>
</tr>
<tr>
<td>207.325</td>
<td>2.036</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C41</td>
<td>u_loader/mem_mem_14_1_s/RAD[1]</td>
</tr>
<tr>
<td>207.842</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_14_1_s/DO[3]</td>
</tr>
<tr>
<td>208.797</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s10/I1</td>
</tr>
<tr>
<td>209.352</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s10/F</td>
</tr>
<tr>
<td>209.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_loader/mem_DOL_105_G[0]_s4/I1</td>
</tr>
<tr>
<td>209.455</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s4/O</td>
</tr>
<tr>
<td>209.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s1/I1</td>
</tr>
<tr>
<td>209.558</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>209.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>209.661</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>210.565</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>data_out_controlled_7_s1/I2</td>
</tr>
<tr>
<td>210.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_7_s1/F</td>
</tr>
<tr>
<td>212.277</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.752, 24.265%; route: 5.236, 72.522%; tC2Q: 0.232, 3.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td>data_out_controlled_0_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_0_s1/F</td>
</tr>
<tr>
<td>212.270</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[0][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 36.972%; route: 4.315, 59.812%; tC2Q: 0.232, 3.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>data_out_controlled_2_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_2_s1/F</td>
</tr>
<tr>
<td>212.244</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 37.109%; route: 4.288, 59.663%; tC2Q: 0.232, 3.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.224</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>data_out_controlled_3_s1/I1</td>
</tr>
<tr>
<td>210.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_3_s1/F</td>
</tr>
<tr>
<td>212.232</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.769, 38.593%; route: 4.174, 58.174%; tC2Q: 0.232, 3.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/rd_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][B]</td>
<td>u_loader/rd_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R32C33[1][B]</td>
<td style=" font-weight:bold;">u_loader/rd_ptr_1_s1/Q</td>
</tr>
<tr>
<td>207.325</td>
<td>2.036</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C41</td>
<td>u_loader/mem_mem_14_1_s/RAD[1]</td>
</tr>
<tr>
<td>207.842</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" background: #97FFFF;">u_loader/mem_mem_14_1_s/DO[3]</td>
</tr>
<tr>
<td>208.797</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s10/I1</td>
</tr>
<tr>
<td>209.352</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s10/F</td>
</tr>
<tr>
<td>209.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_loader/mem_DOL_105_G[0]_s4/I1</td>
</tr>
<tr>
<td>209.455</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s4/O</td>
</tr>
<tr>
<td>209.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s1/I1</td>
</tr>
<tr>
<td>209.558</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>209.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>u_loader/mem_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>209.661</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td style=" background: #97FFFF;">u_loader/mem_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>210.565</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>data_out_controlled_7_s1/I2</td>
</tr>
<tr>
<td>210.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_7_s1/F</td>
</tr>
<tr>
<td>212.151</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.752, 24.696%; route: 5.110, 72.034%; tC2Q: 0.232, 3.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.477</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>data_out_controlled_5_s1/I1</td>
</tr>
<tr>
<td>210.930</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">data_out_controlled_5_s1/F</td>
</tr>
<tr>
<td>212.150</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][B]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 37.599%; route: 4.194, 59.130%; tC2Q: 0.232, 3.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>212.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_ver_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>198.653</td>
<td>198.653</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>198.653</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>202.785</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>205.057</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[1][B]</td>
<td>cnt_ver_2_s0/CLK</td>
</tr>
<tr>
<td>205.289</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R38C25[1][B]</td>
<td style=" font-weight:bold;">cnt_ver_2_s0/Q</td>
</tr>
<tr>
<td>205.974</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td>n261_s7/I1</td>
</tr>
<tr>
<td>206.523</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C20[1][B]</td>
<td style=" background: #97FFFF;">n261_s7/F</td>
</tr>
<tr>
<td>206.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td>n261_s5/I0</td>
</tr>
<tr>
<td>207.079</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C20[0][A]</td>
<td style=" background: #97FFFF;">n261_s5/F</td>
</tr>
<tr>
<td>207.476</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>208.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>208.521</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[3][A]</td>
<td>n261_s9/I3</td>
</tr>
<tr>
<td>209.076</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R34C22[3][A]</td>
<td style=" background: #97FFFF;">n261_s9/F</td>
</tr>
<tr>
<td>210.224</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>data_out_controlled_6_s1/I1</td>
</tr>
<tr>
<td>210.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">data_out_controlled_6_s1/F</td>
</tr>
<tr>
<td>212.099</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>199.327</td>
<td>199.327</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>199.327</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>199.656</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>TOPSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>201.927</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>201.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td>201.857</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.769, 39.322%; route: 4.041, 57.384%; tC2Q: 0.232, 3.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2189.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2190.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>run_cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2185.185</td>
<td>2185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>2185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2186.577</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2188.088</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>run_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>2188.290</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R38C31[0][A]</td>
<td style=" font-weight:bold;">run_cnt_24_s0/Q</td>
</tr>
<tr>
<td>2189.400</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2185.185</td>
<td>2185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2189.317</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2190.828</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>2190.863</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>2190.874</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.740</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.110, 84.603%; tC2Q: 0.202, 15.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0/CLK</td>
</tr>
<tr>
<td>5.844</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C11[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0/Q</td>
</tr>
<tr>
<td>5.966</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C5[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>5.844</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C5[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0/Q</td>
</tr>
<tr>
<td>5.966</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C2[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>5.844</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C2[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_0_s0/Q</td>
</tr>
<tr>
<td>5.966</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C11[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/Q</td>
</tr>
<tr>
<td>5.969</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0/Q</td>
</tr>
<tr>
<td>5.969</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C11[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0/Q</td>
</tr>
<tr>
<td>6.095</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C2[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C2[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.095</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C2[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C2[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_41_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_41_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_41_s0/Q</td>
</tr>
<tr>
<td>6.118</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_40_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C17[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_40_s0/Q</td>
</tr>
<tr>
<td>6.118</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_35_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C14[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_35_s0/Q</td>
</tr>
<tr>
<td>6.118</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_33_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_33_s0/Q</td>
</tr>
<tr>
<td>6.118</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/fifo_din_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/mem_mem_10_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C39[2][A]</td>
<td>u_loader/fifo_din_6_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R33C39[2][A]</td>
<td style=" font-weight:bold;">u_loader/fifo_din_6_s0/Q</td>
</tr>
<tr>
<td>5.973</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37</td>
<td style=" font-weight:bold;">u_loader/mem_mem_10_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37</td>
<td>u_loader/mem_mem_10_1_s/CLK</td>
</tr>
<tr>
<td>5.653</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C37</td>
<td>u_loader/mem_mem_10_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.685%; tC2Q: 0.202, 61.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/fifo_din_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/mem_mem_10_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>u_loader/fifo_din_5_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R33C39[1][B]</td>
<td style=" font-weight:bold;">u_loader/fifo_din_5_s0/Q</td>
</tr>
<tr>
<td>5.973</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37</td>
<td style=" font-weight:bold;">u_loader/mem_mem_10_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37</td>
<td>u_loader/mem_mem_10_1_s/CLK</td>
</tr>
<tr>
<td>5.653</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C37</td>
<td>u_loader/mem_mem_10_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.685%; tC2Q: 0.202, 61.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/wr_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/mem_mem_8_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>u_loader/wr_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>5.844</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R31C36[0][B]</td>
<td style=" font-weight:bold;">u_loader/wr_ptr_1_s1/Q</td>
</tr>
<tr>
<td>5.987</td>
<td>0.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36</td>
<td style=" font-weight:bold;">u_loader/mem_mem_8_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36</td>
<td>u_loader/mem_mem_8_0_s/CLK</td>
</tr>
<tr>
<td>5.653</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C36</td>
<td>u_loader/mem_mem_8_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.143, 41.564%; tC2Q: 0.201, 58.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/wr_ptr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/mem_mem_8_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[2][B]</td>
<td>u_loader/wr_ptr_3_s1/CLK</td>
</tr>
<tr>
<td>5.844</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R31C36[2][B]</td>
<td style=" font-weight:bold;">u_loader/wr_ptr_3_s1/Q</td>
</tr>
<tr>
<td>5.990</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36</td>
<td style=" font-weight:bold;">u_loader/mem_mem_8_0_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36</td>
<td>u_loader/mem_mem_8_0_s/CLK</td>
</tr>
<tr>
<td>5.653</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C36</td>
<td>u_loader/mem_mem_8_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 41.959%; tC2Q: 0.201, 58.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/wr_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/mem_mem_8_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[1][B]</td>
<td>u_loader/wr_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R31C36[1][B]</td>
<td style=" font-weight:bold;">u_loader/wr_ptr_2_s1/Q</td>
</tr>
<tr>
<td>5.991</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36</td>
<td style=" font-weight:bold;">u_loader/mem_mem_8_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36</td>
<td>u_loader/mem_mem_8_0_s/CLK</td>
</tr>
<tr>
<td>5.653</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C36</td>
<td>u_loader/mem_mem_8_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 41.880%; tC2Q: 0.202, 58.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_loader/wr_ptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_loader/mem_mem_8_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>u_loader/wr_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R31C36[0][A]</td>
<td style=" font-weight:bold;">u_loader/wr_ptr_0_s1/Q</td>
</tr>
<tr>
<td>5.993</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36</td>
<td style=" font-weight:bold;">u_loader/mem_mem_8_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36</td>
<td>u_loader/mem_mem_8_0_s/CLK</td>
</tr>
<tr>
<td>5.653</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C36</td>
<td>u_loader/mem_mem_8_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.148, 42.277%; tC2Q: 0.202, 57.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>340</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.169</td>
<td>2.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_4_s0/CLK</td>
</tr>
<tr>
<td>6.371</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_4_s0/Q</td>
</tr>
<tr>
<td>6.648</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>340</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.169</td>
<td>2.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>6.287</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.802, 61.626%; route: 2.367, 38.374%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.844%; tC2Q: 0.202, 42.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 61.626%; route: 2.367, 38.374%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_34_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C14[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_34_s0/Q</td>
</tr>
<tr>
<td>6.255</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>340</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.169</td>
<td>2.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_7_s0/CLK</td>
</tr>
<tr>
<td>6.371</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R27C19[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_7_s0/Q</td>
</tr>
<tr>
<td>6.651</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>3.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>340</td>
<td>R28C51</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>6.169</td>
<td>2.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>6.287</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.802, 61.626%; route: 2.367, 38.374%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.280, 58.058%; tC2Q: 0.202, 41.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 61.626%; route: 2.367, 38.374%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C5[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C5[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0/Q</td>
</tr>
<tr>
<td>6.267</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>5.892</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R34C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n553_s1/I1</td>
</tr>
<tr>
<td>6.080</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n553_s1/F</td>
</tr>
<tr>
<td>6.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/Q</td>
</tr>
<tr>
<td>5.848</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n544_s2/I1</td>
</tr>
<tr>
<td>6.080</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n544_s2/F</td>
</tr>
<tr>
<td>6.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.448</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 89.339%; tC2Q: 0.232, 10.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.448</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 89.339%; tC2Q: 0.232, 10.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.359</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C29[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.856, 88.887%; tC2Q: 0.232, 11.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.359</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.856, 88.887%; tC2Q: 0.232, 11.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.939</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 86.082%; tC2Q: 0.232, 13.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.858</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.354, 85.375%; tC2Q: 0.232, 14.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.692</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.188, 83.659%; tC2Q: 0.232, 16.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.680</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.176, 83.526%; tC2Q: 0.232, 16.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.680</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.176, 83.526%; tC2Q: 0.232, 16.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.680</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.176, 83.526%; tC2Q: 0.232, 16.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.680</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.176, 83.526%; tC2Q: 0.232, 16.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.443</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.939, 80.193%; tC2Q: 0.232, 19.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.443</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C21[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.939, 80.193%; tC2Q: 0.232, 19.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.443</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.939, 80.193%; tC2Q: 0.232, 19.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.443</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.939, 80.193%; tC2Q: 0.232, 19.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.432</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.928, 79.997%; tC2Q: 0.232, 20.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.432</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.928, 79.997%; tC2Q: 0.232, 20.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.432</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.928, 79.997%; tC2Q: 0.232, 20.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.432</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.928, 79.997%; tC2Q: 0.232, 20.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.432</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.928, 79.997%; tC2Q: 0.232, 20.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.432</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.928, 79.997%; tC2Q: 0.232, 20.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.710</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n765_s2/I2</td>
</tr>
<tr>
<td>27.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n765_s2/F</td>
</tr>
<tr>
<td>27.419</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 48.364%; route: 0.361, 31.418%; tC2Q: 0.232, 20.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.324</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 77.951%; tC2Q: 0.232, 22.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.324</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 77.951%; tC2Q: 0.232, 22.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.272</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.504</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.710</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n763_s0/I1</td>
</tr>
<tr>
<td>27.081</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n763_s0/F</td>
</tr>
<tr>
<td>27.235</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.731</td>
<td>39.731</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.731</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.863</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.134</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>46.099</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 38.504%; route: 0.361, 37.418%; tC2Q: 0.232, 24.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R29C23[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>6.240</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n765_s2/I1</td>
</tr>
<tr>
<td>6.475</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n765_s2/F</td>
</tr>
<tr>
<td>6.602</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.514%; route: 0.522, 54.414%; tC2Q: 0.202, 21.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R29C23[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/Q</td>
</tr>
<tr>
<td>6.240</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n763_s0/I2</td>
</tr>
<tr>
<td>6.550</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C23[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n763_s0/F</td>
</tr>
<tr>
<td>6.677</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.991%; route: 0.522, 50.466%; tC2Q: 0.202, 19.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.844</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.979</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.819%; tC2Q: 0.202, 43.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.979</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.819%; tC2Q: 0.202, 43.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.979</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.819%; tC2Q: 0.202, 43.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.979</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.819%; tC2Q: 0.202, 43.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.980</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.981%; tC2Q: 0.202, 43.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.984</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.314%; tC2Q: 0.202, 42.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>25.984</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.314%; tC2Q: 0.202, 42.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.101</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.751%; tC2Q: 0.202, 34.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.101</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.751%; tC2Q: 0.202, 34.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.101</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.751%; tC2Q: 0.202, 34.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.101</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.751%; tC2Q: 0.202, 34.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.103</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 65.880%; tC2Q: 0.202, 34.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.109</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 66.233%; tC2Q: 0.202, 33.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.109</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s3/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 66.233%; tC2Q: 0.202, 33.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.112</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.402%; tC2Q: 0.202, 33.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.228</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 71.828%; tC2Q: 0.202, 28.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.228</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 71.828%; tC2Q: 0.202, 28.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.228</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 71.836%; tC2Q: 0.202, 28.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.228</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 71.836%; tC2Q: 0.202, 28.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.228</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 71.836%; tC2Q: 0.202, 28.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.228</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 71.836%; tC2Q: 0.202, 28.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.865</td>
<td>19.865</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.865</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.997</td>
<td>4.132</td>
<td>tCL</td>
<td>FF</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.511</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>25.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>26.228</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_PLL_3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.132</td>
<td>4.132</td>
<td>tCL</td>
<td>RR</td>
<td>339</td>
<td>PLL_L[0]</td>
<td>u_PLL_3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.643</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>5.654</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-19.865</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 71.836%; tC2Q: 0.202, 28.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/dout_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.023</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.297</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>7.228</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>340</td>
<td>gw_gao_inst_0/control0[0]</td>
<td>41.334</td>
<td>3.766</td>
</tr>
<tr>
<td>339</td>
<td>sys_clk</td>
<td>-13.902</td>
<td>2.274</td>
</tr>
<tr>
<td>90</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_init_Z</td>
<td>31.316</td>
<td>2.002</td>
</tr>
<tr>
<td>80</td>
<td>gw_gao_inst_0/u_la0_top/n20_3</td>
<td>44.253</td>
<td>1.402</td>
</tr>
<tr>
<td>77</td>
<td>pix_clk</td>
<td>-2.150</td>
<td>2.274</td>
</tr>
<tr>
<td>66</td>
<td>u_loader/rd_ptr[7]</td>
<td>-11.621</td>
<td>1.302</td>
</tr>
<tr>
<td>59</td>
<td>gw_gao_inst_0/u_la0_top/data_out_shift_reg_56_7</td>
<td>42.885</td>
<td>2.004</td>
</tr>
<tr>
<td>56</td>
<td>gw_gao_inst_0/u_la0_top/n963_16</td>
<td>43.613</td>
<td>1.498</td>
</tr>
<tr>
<td>45</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao</td>
<td>17.278</td>
<td>2.193</td>
</tr>
<tr>
<td>43</td>
<td>gw_gao_inst_0/u_la0_top/n963_4</td>
<td>43.492</td>
<td>1.089</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C49</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R40C54</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
