$date
	Sun Apr 13 15:47:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! y [3:0] $end
$var reg 4 " d0 [3:0] $end
$var reg 4 # d1 [3:0] $end
$var reg 4 $ d2 [3:0] $end
$var reg 4 % d3 [3:0] $end
$var reg 2 & sel [1:0] $end
$scope module inst $end
$var wire 4 ' d0 [3:0] $end
$var wire 4 ( d1 [3:0] $end
$var wire 4 ) d2 [3:0] $end
$var wire 4 * d3 [3:0] $end
$var wire 2 + sel [1:0] $end
$var wire 4 , y [3:0] $end
$upscope $end
$scope task test $end
$var reg 4 - td0 [3:0] $end
$var reg 4 . td1 [3:0] $end
$var reg 4 / td2 [3:0] $end
$var reg 4 0 td3 [3:0] $end
$var reg 2 1 tsel [1:0] $end
$var reg 4 2 ty [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 2
b0 1
b1101 0
b1100 /
b1011 .
b1010 -
b1010 ,
b0 +
b1101 *
b1100 )
b1011 (
b1010 '
b0 &
b1101 %
b1100 $
b1011 #
b1010 "
b1010 !
$end
#1
b1011 !
b1011 ,
b1 &
b1 +
b1011 2
b1 1
#2
b1100 !
b1100 ,
b10 &
b10 +
b1100 2
b10 1
#3
b1101 !
b1101 ,
b11 &
b11 +
b1101 2
b11 1
#4
b111 !
b111 ,
b111 "
b111 '
b1010 #
b1010 (
b11 $
b11 )
bx %
bx *
b0 &
b0 +
b111 2
b0 1
bx 0
b11 /
b1010 .
b111 -
#5
b1010 !
b1010 ,
b1 &
b1 +
b1010 2
b1 1
#6
b11 !
b11 ,
b10 &
b10 +
b11 2
b10 1
#7
bx !
bx ,
b11 &
b11 +
bx 2
b11 1
#8
