m255
K3
z0
13
cModel Technology
Econtroller
Z0 w1507549031
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 d/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/modelsim
Z5 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/Controller.vhd
Z6 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/Controller.vhd
l0
L5
VQNRdUR5N=bM4Yh<KB[Wah1
!s100 EgmZX?@Hlj_:FT@1zk_WE3
Z7 OV;C;10.5b;63
32
Z8 !s110 1507549588
!i10b 1
Z9 !s108 1507549588.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/Controller.vhd|
Z11 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/Controller.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Asynth
R1
R2
R3
DEx4 work 10 controller 0 22 QNRdUR5N=bM4Yh<KB[Wah1
l18
L17
VecYGEP=ze?5Men@=jVI<T1
!s100 ma6P5AB>OVS>VVO5E:eiU0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Edecoder
R0
R1
R2
R3
R4
Z14 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/decoder.vhd
Z15 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/decoder.vhd
l0
L5
VU?AT>Z]mM@<^]6F2zNAK73
!s100 E70XToNOKdM31o2OfPCQK3
R7
32
R8
!i10b 1
R9
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/decoder.vhd|
Z17 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/decoder.vhd|
!i113 1
R12
R13
Asynth
R1
R2
R3
DEx4 work 7 decoder 0 22 U?AT>Z]mM@<^]6F2zNAK73
l15
L14
V8`5NVdO:@6RWmk=QXiUUN0
!s100 UIk:cBX4okcijEDmGFz`e3
R7
32
R8
!i10b 1
R9
R16
R17
!i113 1
R12
R13
Efpga4u_with_controller
R0
R2
R3
R4
Z18 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/FPGA4U_with_controller.vhd
Z19 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/FPGA4U_with_controller.vhd
l0
L24
V=:f=j`>OO=61_Q:WX;AeN1
!s100 `1RbW94><6J]8CK?H<fzS3
R7
32
R8
!i10b 1
R9
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/FPGA4U_with_controller.vhd|
Z21 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/FPGA4U_with_controller.vhd|
!i113 1
R12
R13
Abdf_type
R2
R3
Z22 DEx4 work 22 fpga4u_with_controller 0 22 =:f=j`>OO=61_Q:WX;AeN1
l97
L33
V<iXS`zZaco0^BPS_`^KnA0
!s100 RcJMHfGX2QE:aLibWNebS2
R7
32
R8
!i10b 1
R9
R20
R21
!i113 1
R12
R13
Efpga4u_without_controller
R0
R2
R3
R4
Z23 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/FPGA4U_without_controller.vhd
Z24 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/FPGA4U_without_controller.vhd
l0
L24
VFCoiMT1ozEjHKS<L095c@1
!s100 69dai>]IQUYlKDS^l9;He1
R7
32
R8
!i10b 1
R9
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/FPGA4U_without_controller.vhd|
Z26 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/FPGA4U_without_controller.vhd|
!i113 1
R12
R13
Abdf_type
R2
R3
Z27 DEx4 work 25 fpga4u_without_controller 0 22 FCoiMT1ozEjHKS<L095c@1
l86
L38
V3eS^oHjd]:IN0nhaT]z9[0
!s100 29N9S8[5?VkolAz4YIf:;2
R7
32
R8
!i10b 1
R9
R25
R26
!i113 1
R12
R13
Eleds
R0
R1
R2
R3
R4
Z28 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/LEDs.vhd
Z29 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/LEDs.vhd
l0
L5
V82^IRfHNag^>;Yc>Z[nm>3
!s100 LBhnQz<diU;5h1EbFfFEW1
R7
32
R8
!i10b 1
R9
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/LEDs.vhd|
Z31 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/LEDs.vhd|
!i113 1
R12
R13
Asynth
R1
R2
R3
DEx4 work 4 leds 0 22 82^IRfHNag^>;Yc>Z[nm>3
l34
L22
Vj;cD^kSPz:JHjlD@L]j;81
!s100 ^Eb^?kG1CKeS`DJCfdSl82
R7
32
R8
!i10b 1
R9
R30
R31
!i113 1
R12
R13
Eram
R0
R1
R2
R3
R4
Z32 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/RAM.vhd
Z33 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/RAM.vhd
l0
L5
VJiWAmLGUWmdVPB8L2QZ[D3
!s100 9O>00CFElD4PLMkihiTWm3
R7
32
Z34 !s110 1507549589
!i10b 1
R9
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/RAM.vhd|
Z36 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/RAM.vhd|
!i113 1
R12
R13
Asynth
R1
R2
R3
DEx4 work 3 ram 0 22 JiWAmLGUWmdVPB8L2QZ[D3
l19
L16
V]59>e6SRXc39UPaZ]bKl=1
!s100 CAamol3>e1:Q[W`=]0KN72
R7
32
R34
!i10b 1
R9
R35
R36
!i113 1
R12
R13
Eregister_file
Z37 w1507549587
R1
R2
R3
R4
Z38 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/register_file.vhd
Z39 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/register_file.vhd
l0
L6
V@FVRE@N_RhOVzNQOj7?LM1
!s100 J3YZk8JWIZBBo<2aaBdbh1
R7
32
R34
!i10b 1
Z40 !s108 1507549589.000000
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/register_file.vhd|
Z42 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/register_file.vhd|
!i113 1
R12
R13
Asynth
R1
R2
R3
DEx4 work 13 register_file 0 22 @FVRE@N_RhOVzNQOj7?LM1
l23
L19
V1JRXY9[_=V0KeEmARdCWl1
!s100 @9O9XAL@TPA9bez@V^iXi1
R7
32
R34
!i10b 1
R40
R41
R42
!i113 1
R12
R13
Erom
Z43 w1507548667
R1
R2
R3
R4
Z44 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/ROM.vhd
Z45 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/ROM.vhd
l0
L5
V;HIY62b?IMTaL7>j?MTM@2
!s100 ;HJP:4Pf6d9ca=B<]K[Bj1
R7
32
R34
!i10b 1
R40
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/ROM.vhd|
Z47 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/ROM.vhd|
!i113 1
R12
R13
Asynth
Z48 DEx4 work 9 rom_block 0 22 Cf[gZ]hQBZigaT1P:e9O01
R1
R2
R3
DEx4 work 3 rom 0 22 ;HIY62b?IMTaL7>j?MTM@2
l17
L15
V3o<9^<hYz<OMPJ@];G8AE0
!s100 3A2[7jTPk`;90LbemY]<d1
R7
32
R34
!i10b 1
R40
R46
R47
!i113 1
R12
R13
Erom_block
R43
R2
R3
R4
Z49 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/ROM_Block.vhd
Z50 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/ROM_Block.vhd
l0
L42
VCf[gZ]hQBZigaT1P:e9O01
!s100 Fb1^C3b1G3KcM]0dFoPHV2
R7
32
R34
!i10b 1
R40
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/ROM_Block.vhd|
Z52 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/vhdl/ROM_Block.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R48
l82
L52
VZKBR7P0EaE;PJMf_Ho4411
!s100 2O9W8o5<`cI7Pb0TBCEoL0
R7
32
R34
!i10b 1
R40
R51
R52
!i113 1
R12
R13
Etb_controller
R0
R2
R3
R4
Z53 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_controller.vhd
Z54 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_controller.vhd
l0
L4
ViJgDF5RR:zbcJ5A_GfFbF0
!s100 28F?L_OHdPH3gH3B4nzCd1
R7
32
R34
!i10b 1
R40
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_controller.vhd|
Z56 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_controller.vhd|
!i113 1
R12
R13
Atestbench
R22
R2
R3
DEx4 work 13 tb_controller 0 22 iJgDF5RR:zbcJ5A_GfFbF0
l13
L7
VPWiaV45Yf6[PVmi`KT2@T0
!s100 WiZQfKkS[Zco`@HUXT1io0
R7
32
R34
!i10b 1
R40
R55
R56
!i113 1
R12
R13
Etb_memories
R0
R1
R2
R3
R4
Z57 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_memories.vhd
Z58 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_memories.vhd
l0
L5
V_[B`<1i^G3X9j`zn<9dcS1
!s100 >eaMjaQUiFi7T3R9cd3^`0
R7
32
R34
!i10b 1
R40
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_memories.vhd|
Z60 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_memories.vhd|
!i113 1
R12
R13
Atestbench
R27
R1
R2
R3
DEx4 work 11 tb_memories 0 22 _[B`<1i^G3X9j`zn<9dcS1
l19
L8
VHU:`e0JJVh96^59cS[6]<1
!s100 Qec@BZNh5SP611?l>lh_T3
R7
32
R34
!i10b 1
R40
R59
R60
!i113 1
R12
R13
Etb_register_file
R0
R1
R2
R3
R4
Z61 8/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_register_file.vhd
Z62 F/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_register_file.vhd
l0
L5
V9dGOXn>gC30@lMD0]CZ;O3
!s100 1`;gKjLez8z?IanM[D4a_3
R7
32
R34
!i10b 1
R40
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_register_file.vhd|
Z64 !s107 /home/user/Desktop/ArchOrd/Lab02/JulienLeBG/TP3/testbench/tb_register_file.vhd|
!i113 1
R12
R13
Abench
R1
R2
R3
Z65 DEx4 work 16 tb_register_file 0 22 9dGOXn>gC30@lMD0]CZ;O3
l21
L8
Z66 VamS0<VKb7EXVkZBSB09VT1
Z67 !s100 V[j<7N15?0lf9jLDn@i950
R7
32
R34
!i10b 1
R40
R63
R64
!i113 1
R12
R13
