   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,4
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc_usic.c"
  16              	 .section .text.XMC_USIC_Enable.part.0,"ax",%progbits
  17              	 .align 1
  18              	 .thumb
  19              	 .thumb_func
  21              	XMC_USIC_Enable.part.0:
  22              	 
  23              	 
  24 0000 08B5     	 push {r3,lr}
  25 0002 0848     	 ldr r0,.L7
  26 0004 FFF7FEFF 	 bl XMC_SCU_CLOCK_UngatePeripheralClock
  27              	.L2:
  28 0008 0648     	 ldr r0,.L7
  29 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_IsPeripheralClockGated
  30 000e 0028     	 cmp r0,#0
  31 0010 FAD1     	 bne .L2
  32 0012 0448     	 ldr r0,.L7
  33 0014 FFF7FEFF 	 bl XMC_SCU_RESET_DeassertPeripheralReset
  34              	.L3:
  35 0018 0248     	 ldr r0,.L7
  36 001a FFF7FEFF 	 bl XMC_SCU_RESET_IsPeripheralResetAsserted
  37 001e 0028     	 cmp r0,#0
  38 0020 FAD1     	 bne .L3
  39 0022 08BD     	 pop {r3,pc}
  40              	.L8:
  41              	 .align 2
  42              	.L7:
  43 0024 80000010 	 .word 268435584
  45              	 .section .text.XMC_USIC_CH_Disable,"ax",%progbits
  46              	 .align 1
  47              	 .global XMC_USIC_CH_Disable
  48              	 .thumb
  49              	 .thumb_func
  51              	XMC_USIC_CH_Disable:
  52              	 
  53              	 
  54              	 
  55 0000 C368     	 ldr r3,[r0,#12]
  56 0002 23F00303 	 bic r3,r3,#3
  57 0006 43F00203 	 orr r3,r3,#2
  58 000a C360     	 str r3,[r0,#12]
  59 000c 7047     	 bx lr
  61              	 .section .text.XMC_USIC_CH_SetBaudrate,"ax",%progbits
  62              	 .align 1
  63              	 .global XMC_USIC_CH_SetBaudrate
  64              	 .thumb
  65              	 .thumb_func
  67              	XMC_USIC_CH_SetBaudrate:
  68              	 
  69              	 
  70 0000 6329     	 cmp r1,#99
  71 0002 2DE9F041 	 push {r4,r5,r6,r7,r8,lr}
  72 0006 0546     	 mov r5,r0
  73 0008 0C46     	 mov r4,r1
  74 000a 1646     	 mov r6,r2
  75 000c 30D9     	 bls .L15
  76 000e 7AB3     	 cbz r2,.L15
  77 0010 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetPeripheralClockFrequency
  78 0014 6421     	 movs r1,#100
  79 0016 40F2FF3C 	 movw ip,#1023
  80 001a B0FBF1FE 	 udiv lr,r0,r1
  81 001e B4FBF1F4 	 udiv r4,r4,r1
  82 0022 0121     	 movs r1,#1
  83 0024 7443     	 muls r4,r6,r4
  84 0026 CEEB8E27 	 rsb r7,lr,lr,lsl#10
  85 002a 0A46     	 mov r2,r1
  86 002c 6046     	 mov r0,ip
  87              	.L13:
  88 002e B7FBF4F3 	 udiv r3,r7,r4
  89 0032 4FEA9328 	 lsr r8,r3,#10
  90 0036 B8F5806F 	 cmp r8,#1024
  91 003a 06D2     	 bcs .L12
  92 003c C3F30903 	 ubfx r3,r3,#0,#10
  93 0040 6345     	 cmp r3,ip
  94 0042 3EBF     	 ittt cc
  95 0044 9C46     	 movcc ip,r3
  96 0046 4146     	 movcc r1,r8
  97 0048 0246     	 movcc r2,r0
  98              	.L12:
  99 004a 0138     	 subs r0,r0,#1
 100 004c CEEB0707 	 rsb r7,lr,r7
 101 0050 EDD1     	 bne .L13
 102 0052 42F40042 	 orr r2,r2,#32768
 103 0056 2A61     	 str r2,[r5,#16]
 104 0058 6A69     	 ldr r2,[r5,#20]
 105 005a 074B     	 ldr r3,.L17
 106 005c 013E     	 subs r6,r6,#1
 107 005e 1340     	 ands r3,r3,r2
 108 0060 43EA8623 	 orr r3,r3,r6,lsl#10
 109 0064 0139     	 subs r1,r1,#1
 110 0066 43EA0143 	 orr r3,r3,r1,lsl#16
 111 006a 6B61     	 str r3,[r5,#20]
 112 006c BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 113              	.L15:
 114 0070 0120     	 movs r0,#1
 115 0072 BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 116              	.L18:
 117 0076 00BF     	 .align 2
 118              	.L17:
 119 0078 EF8000FC 	 .word -67075857
 121              	 .section .text.XMC_USIC_CH_SetBaudrateEx,"ax",%progbits
 122              	 .align 1
 123              	 .global XMC_USIC_CH_SetBaudrateEx
 124              	 .thumb
 125              	 .thumb_func
 127              	XMC_USIC_CH_SetBaudrateEx:
 128              	 
 129              	 
 130 0000 2DE9F041 	 push {r4,r5,r6,r7,r8,lr}
 131 0004 0F46     	 mov r7,r1
 132 0006 9046     	 mov r8,r2
 133 0008 0546     	 mov r5,r0
 134 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetPeripheralClockFrequency
 135 000e 08FB07F2 	 mul r2,r8,r7
 136 0012 9042     	 cmp r0,r2
 137 0014 37DD     	 ble .L24
 138 0016 90FBF2F3 	 sdiv r3,r0,r2
 139 001a 5100     	 lsls r1,r2,#1
 140 001c 0126     	 movs r6,#1
 141              	.L21:
 142 001e 40F2FE34 	 movw r4,#1022
 143 0022 A342     	 cmp r3,r4
 144 0024 04D9     	 bls .L25
 145 0026 90FBF1F3 	 sdiv r3,r0,r1
 146 002a 0136     	 adds r6,r6,#1
 147 002c 1144     	 add r1,r1,r2
 148 002e F6E7     	 b .L21
 149              	.L25:
 150 0030 5A1C     	 adds r2,r3,#1
 151 0032 08FB06F4 	 mul r4,r8,r6
 152 0036 06FB03F1 	 mul r1,r6,r3
 153 003a 5443     	 muls r4,r2,r4
 154 003c B0FBF4F4 	 udiv r4,r0,r4
 155 0040 3C1B     	 subs r4,r7,r4
 156 0042 002C     	 cmp r4,#0
 157 0044 08FB01F1 	 mul r1,r8,r1
 158 0048 B0FBF1F0 	 udiv r0,r0,r1
 159 004c A7EB0007 	 sub r7,r7,r0
 160 0050 B8BF     	 it lt
 161 0052 6442     	 rsblt r4,r4,#0
 162 0054 002F     	 cmp r7,#0
 163 0056 B8BF     	 it lt
 164 0058 7F42     	 rsblt r7,r7,#0
 165 005a BC42     	 cmp r4,r7
 166 005c B8BF     	 it lt
 167 005e 1346     	 movlt r3,r2
 168 0060 C3F58063 	 rsb r3,r3,#1024
 169 0064 43F48043 	 orr r3,r3,#16384
 170 0068 2B61     	 str r3,[r5,#16]
 171 006a 6A69     	 ldr r2,[r5,#20]
 172 006c 074B     	 ldr r3,.L26
 173 006e 08F1FF38 	 add r8,r8,#-1
 174 0072 1340     	 ands r3,r3,r2
 175 0074 43EA8823 	 orr r3,r3,r8,lsl#10
 176 0078 013E     	 subs r6,r6,#1
 177 007a 43EA0643 	 orr r3,r3,r6,lsl#16
 178 007e 6B61     	 str r3,[r5,#20]
 179 0080 0020     	 movs r0,#0
 180 0082 BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 181              	.L24:
 182 0086 0120     	 movs r0,#1
 183 0088 BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 184              	.L27:
 185              	 .align 2
 186              	.L26:
 187 008c EF8000FC 	 .word -67075857
 189              	 .section .text.XMC_USIC_CH_GetBaudrate,"ax",%progbits
 190              	 .align 1
 191              	 .global XMC_USIC_CH_GetBaudrate
 192              	 .thumb
 193              	 .thumb_func
 195              	XMC_USIC_CH_GetBaudrate:
 196              	 
 197              	 
 198 0000 38B5     	 push {r3,r4,r5,lr}
 199 0002 4369     	 ldr r3,[r0,#20]
 200 0004 03F0C003 	 and r3,r3,#192
 201 0008 C02B     	 cmp r3,#192
 202 000a 0546     	 mov r5,r0
 203 000c 12D0     	 beq .L33
 204 000e 4369     	 ldr r3,[r0,#20]
 205 0010 4269     	 ldr r2,[r0,#20]
 206 0012 13F0100F 	 tst r3,#16
 207 0016 14BF     	 ite ne
 208 0018 0223     	 movne r3,#2
 209 001a 0123     	 moveq r3,#1
 210 001c 5106     	 lsls r1,r2,#25
 211 001e 0AD4     	 bmi .L29
 212 0020 4269     	 ldr r2,[r0,#20]
 213 0022 C2F30942 	 ubfx r2,r2,#16,#10
 214 0026 02FB0333 	 mla r3,r2,r3,r3
 215 002a 4269     	 ldr r2,[r0,#20]
 216 002c 1206     	 lsls r2,r2,#24
 217 002e 02D5     	 bpl .L29
 218 0030 5B00     	 lsls r3,r3,#1
 219 0032 00E0     	 b .L29
 220              	.L33:
 221 0034 0223     	 movs r3,#2
 222              	.L29:
 223 0036 6A69     	 ldr r2,[r5,#20]
 224 0038 6C69     	 ldr r4,[r5,#20]
 225 003a C2F30122 	 ubfx r2,r2,#8,#2
 226 003e C4F38421 	 ubfx r1,r4,#10,#5
 227 0042 541C     	 adds r4,r2,#1
 228 0044 01FB0444 	 mla r4,r1,r4,r4
 229 0048 5C43     	 muls r4,r3,r4
 230 004a FFF7FEFF 	 bl XMC_SCU_CLOCK_GetPeripheralClockFrequency
 231 004e 2B69     	 ldr r3,[r5,#16]
 232 0050 03F44043 	 and r3,r3,#49152
 233 0054 B3F5004F 	 cmp r3,#32768
 234 0058 2B69     	 ldr r3,[r5,#16]
 235 005a C3F30903 	 ubfx r3,r3,#0,#10
 236 005e 1CBF     	 itt ne
 237 0060 C3F58063 	 rsbne r3,r3,#1024
 238 0064 07EE103A 	 fmsrne s14,r3
 239 0068 07EE900A 	 fmsr s15,r0
 240 006c 18BF     	 it ne
 241 006e B8EEC77A 	 fsitosne s14,s14
 242 0072 F8EE676A 	 fuitos s13,s15
 243 0076 1ABF     	 itte ne
 244 0078 F7EE007A 	 fconstsne s15,#112
 245 007c 87EE877A 	 fdivsne s14,s15,s14
 246 0080 07EE103A 	 fmsreq s14,r3
 247 0084 07EE904A 	 fmsr s15,r4
 248 0088 08BF     	 it eq
 249 008a BAEECB7A 	 vcvteq.f32.s32 s14,s14,#10
 250 008e F8EEE77A 	 fsitos s15,s15
 251 0092 26EE877A 	 fmuls s14,s13,s14
 252 0096 C7EE277A 	 fdivs s15,s14,s15
 253 009a FCEEE77A 	 ftouizs s15,s15
 254 009e 17EE900A 	 fmrs r0,s15
 255 00a2 38BD     	 pop {r3,r4,r5,pc}
 257              	 .section .text.XMC_USIC_CH_GetSCLKFrequency,"ax",%progbits
 258              	 .align 1
 259              	 .global XMC_USIC_CH_GetSCLKFrequency
 260              	 .thumb
 261              	 .thumb_func
 263              	XMC_USIC_CH_GetSCLKFrequency:
 264              	 
 265              	 
 266 0000 38B5     	 push {r3,r4,r5,lr}
 267 0002 4369     	 ldr r3,[r0,#20]
 268 0004 13F0100F 	 tst r3,#16
 269 0008 4369     	 ldr r3,[r0,#20]
 270 000a C3F30943 	 ubfx r3,r3,#16,#10
 271 000e 0546     	 mov r5,r0
 272 0010 03F10103 	 add r3,r3,#1
 273 0014 14BF     	 ite ne
 274 0016 0222     	 movne r2,#2
 275 0018 0122     	 moveq r2,#1
 276 001a 5B00     	 lsls r3,r3,#1
 277 001c 02FB03F4 	 mul r4,r2,r3
 278 0020 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetPeripheralClockFrequency
 279 0024 2B69     	 ldr r3,[r5,#16]
 280 0026 03F44043 	 and r3,r3,#49152
 281 002a B3F5004F 	 cmp r3,#32768
 282 002e 2B69     	 ldr r3,[r5,#16]
 283 0030 07EE900A 	 fmsr s15,r0
 284 0034 C3F30903 	 ubfx r3,r3,#0,#10
 285 0038 18BF     	 it ne
 286 003a C3F58063 	 rsbne r3,r3,#1024
 287 003e B8EE677A 	 fuitos s14,s15
 288 0042 1FBF     	 itttt ne
 289 0044 07EE903A 	 fmsrne s15,r3
 290 0048 F8EEE76A 	 fsitosne s13,s15
 291 004c F7EE007A 	 fconstsne s15,#112
 292 0050 C7EEA67A 	 fdivsne s15,s15,s13
 293 0054 04BF     	 itt eq
 294 0056 07EE903A 	 fmsreq s15,r3
 295 005a FAEECB7A 	 vcvteq.f32.s32 s15,s15,#10
 296 005e 67EE277A 	 fmuls s15,s14,s15
 297 0062 07EE104A 	 fmsr s14,r4
 298 0066 B8EEC77A 	 fsitos s14,s14
 299 006a C7EE877A 	 fdivs s15,s15,s14
 300 006e FCEEE77A 	 ftouizs s15,s15
 301 0072 17EE900A 	 fmrs r0,s15
 302 0076 38BD     	 pop {r3,r4,r5,pc}
 304              	 .section .text.XMC_USIC_CH_GetMCLKFrequency,"ax",%progbits
 305              	 .align 1
 306              	 .global XMC_USIC_CH_GetMCLKFrequency
 307              	 .thumb
 308              	 .thumb_func
 310              	XMC_USIC_CH_GetMCLKFrequency:
 311              	 
 312              	 
 313 0000 10B5     	 push {r4,lr}
 314 0002 0446     	 mov r4,r0
 315 0004 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetPeripheralClockFrequency
 316 0008 2369     	 ldr r3,[r4,#16]
 317 000a 03F44043 	 and r3,r3,#49152
 318 000e B3F5004F 	 cmp r3,#32768
 319 0012 2369     	 ldr r3,[r4,#16]
 320 0014 07EE900A 	 fmsr s15,r0
 321 0018 C3F30903 	 ubfx r3,r3,#0,#10
 322 001c 08BF     	 it eq
 323 001e C3F58063 	 rsbeq r3,r3,#1024
 324 0022 B8EE677A 	 fuitos s14,s15
 325 0026 09BF     	 itett eq
 326 0028 07EE903A 	 fmsreq s15,r3
 327 002c 07EE903A 	 fmsrne s15,r3
 328 0030 F8EEE77A 	 fsitoseq s15,s15
 329 0034 F7EE006A 	 fconstseq s13,#112
 330 0038 0BBF     	 itete eq
 331 003a C6EEA77A 	 fdivseq s15,s13,s15
 332 003e FAEECB7A 	 vcvtne.f32.s32 s15,s15,#10
 333 0042 67EE277A 	 fmulseq s15,s14,s15
 334 0046 C7EE277A 	 fdivsne s15,s14,s15
 335 004a B6EE007A 	 fconsts s14,#96
 336 004e 67EE877A 	 fmuls s15,s15,s14
 337 0052 FCEEE77A 	 ftouizs s15,s15
 338 0056 17EE900A 	 fmrs r0,s15
 339 005a 10BD     	 pop {r4,pc}
 341              	 .section .text.XMC_USIC_CH_ConfigExternalInputSignalToBRG,"ax",%progbits
 342              	 .align 1
 343              	 .global XMC_USIC_CH_ConfigExternalInputSignalToBRG
 344              	 .thumb
 345              	 .thumb_func
 347              	XMC_USIC_CH_ConfigExternalInputSignalToBRG:
 348              	 
 349              	 
 350 0000 10B5     	 push {r4,lr}
 351 0002 4469     	 ldr r4,[r0,#20]
 352 0004 24F00304 	 bic r4,r4,#3
 353 0008 44F00204 	 orr r4,r4,#2
 354 000c 4461     	 str r4,[r0,#20]
 355 000e 046A     	 ldr r4,[r0,#32]
 356 0010 24F44064 	 bic r4,r4,#3072
 357 0014 44EA8323 	 orr r3,r4,r3,lsl#10
 358 0018 0362     	 str r3,[r0,#32]
 359 001a 4469     	 ldr r4,[r0,#20]
 360 001c 044B     	 ldr r3,.L49
 361 001e 0139     	 subs r1,r1,#1
 362 0020 013A     	 subs r2,r2,#1
 363 0022 0904     	 lsls r1,r1,#16
 364 0024 41EA8222 	 orr r2,r1,r2,lsl#10
 365 0028 2340     	 ands r3,r3,r4
 366 002a 1343     	 orrs r3,r3,r2
 367 002c 4361     	 str r3,[r0,#20]
 368 002e 10BD     	 pop {r4,pc}
 369              	.L50:
 370              	 .align 2
 371              	.L49:
 372 0030 EF8000FC 	 .word -67075857
 374              	 .section .text.XMC_USIC_CH_TXFIFO_Configure,"ax",%progbits
 375              	 .align 1
 376              	 .global XMC_USIC_CH_TXFIFO_Configure
 377              	 .thumb
 378              	 .thumb_func
 380              	XMC_USIC_CH_TXFIFO_Configure:
 381              	 
 382              	 
 383 0000 30B5     	 push {r4,r5,lr}
 384 0002 D0F80841 	 ldr r4,[r0,#264]
 385 0006 24F0E064 	 bic r4,r4,#117440512
 386 000a C0F80841 	 str r4,[r0,#264]
 387 000e D0F80851 	 ldr r5,[r0,#264]
 388 0012 054C     	 ldr r4,.L52
 389 0014 2C40     	 ands r4,r4,r5
 390 0016 2143     	 orrs r1,r1,r4
 391 0018 41EA0262 	 orr r2,r1,r2,lsl#24
 392 001c 42EA0323 	 orr r3,r2,r3,lsl#8
 393 0020 C0F80831 	 str r3,[r0,#264]
 394 0024 30BD     	 pop {r4,r5,pc}
 395              	.L53:
 396 0026 00BF     	 .align 2
 397              	.L52:
 398 0028 C0C0FFF8 	 .word -117456704
 400              	 .section .text.XMC_USIC_CH_RXFIFO_Configure,"ax",%progbits
 401              	 .align 1
 402              	 .global XMC_USIC_CH_RXFIFO_Configure
 403              	 .thumb
 404              	 .thumb_func
 406              	XMC_USIC_CH_RXFIFO_Configure:
 407              	 
 408              	 
 409 0000 30B5     	 push {r4,r5,lr}
 410 0002 D0F80C41 	 ldr r4,[r0,#268]
 411 0006 24F0E064 	 bic r4,r4,#117440512
 412 000a C0F80C41 	 str r4,[r0,#268]
 413 000e D0F80C51 	 ldr r5,[r0,#268]
 414 0012 064C     	 ldr r4,.L55
 415 0014 2C40     	 ands r4,r4,r5
 416 0016 44F08054 	 orr r4,r4,#268435456
 417 001a 2143     	 orrs r1,r1,r4
 418 001c 41EA0262 	 orr r2,r1,r2,lsl#24
 419 0020 42EA0323 	 orr r3,r2,r3,lsl#8
 420 0024 C0F80C31 	 str r3,[r0,#268]
 421 0028 30BD     	 pop {r4,r5,pc}
 422              	.L56:
 423 002a 00BF     	 .align 2
 424              	.L55:
 425 002c C0C0FFEF 	 .word -268451648
 427              	 .section .text.XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit,"ax",%progbits
 428              	 .align 1
 429              	 .global XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit
 430              	 .thumb
 431              	 .thumb_func
 433              	XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit:
 434              	 
 435              	 
 436              	 
 437 0000 D0F80831 	 ldr r3,[r0,#264]
 438 0004 23F0E063 	 bic r3,r3,#117440512
 439 0008 C0F80831 	 str r3,[r0,#264]
 440 000c D0F80831 	 ldr r3,[r0,#264]
 441 0010 0906     	 lsls r1,r1,#24
 442 0012 41EA0222 	 orr r2,r1,r2,lsl#8
 443 0016 23F47C53 	 bic r3,r3,#16128
 444 001a 1343     	 orrs r3,r3,r2
 445 001c C0F80831 	 str r3,[r0,#264]
 446 0020 7047     	 bx lr
 448              	 .section .text.XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit,"ax",%progbits
 449              	 .align 1
 450              	 .global XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit
 451              	 .thumb
 452              	 .thumb_func
 454              	XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit:
 455              	 
 456              	 
 457              	 
 458 0000 D0F80C31 	 ldr r3,[r0,#268]
 459 0004 23F0E063 	 bic r3,r3,#117440512
 460 0008 C0F80C31 	 str r3,[r0,#268]
 461 000c D0F80C31 	 ldr r3,[r0,#268]
 462 0010 0906     	 lsls r1,r1,#24
 463 0012 41EA0222 	 orr r2,r1,r2,lsl#8
 464 0016 23F47C53 	 bic r3,r3,#16128
 465 001a 1343     	 orrs r3,r3,r2
 466 001c C0F80C31 	 str r3,[r0,#268]
 467 0020 7047     	 bx lr
 469              	 .section .text.XMC_USIC_CH_SetInterruptNodePointer,"ax",%progbits
 470              	 .align 1
 471              	 .global XMC_USIC_CH_SetInterruptNodePointer
 472              	 .thumb
 473              	 .thumb_func
 475              	XMC_USIC_CH_SetInterruptNodePointer:
 476              	 
 477              	 
 478 0000 10B5     	 push {r4,lr}
 479 0002 0723     	 movs r3,#7
 480 0004 8469     	 ldr r4,[r0,#24]
 481 0006 8B40     	 lsls r3,r3,r1
 482 0008 24EA0303 	 bic r3,r4,r3
 483 000c 8A40     	 lsls r2,r2,r1
 484 000e 1A43     	 orrs r2,r2,r3
 485 0010 8261     	 str r2,[r0,#24]
 486 0012 10BD     	 pop {r4,pc}
 488              	 .section .text.XMC_USIC_CH_TXFIFO_SetInterruptNodePointer,"ax",%progbits
 489              	 .align 1
 490              	 .global XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
 491              	 .thumb
 492              	 .thumb_func
 494              	XMC_USIC_CH_TXFIFO_SetInterruptNodePointer:
 495              	 
 496              	 
 497 0000 10B5     	 push {r4,lr}
 498 0002 0723     	 movs r3,#7
 499 0004 D0F80841 	 ldr r4,[r0,#264]
 500 0008 8B40     	 lsls r3,r3,r1
 501 000a 24EA0303 	 bic r3,r4,r3
 502 000e 8A40     	 lsls r2,r2,r1
 503 0010 1A43     	 orrs r2,r2,r3
 504 0012 C0F80821 	 str r2,[r0,#264]
 505 0016 10BD     	 pop {r4,pc}
 507              	 .section .text.XMC_USIC_CH_RXFIFO_SetInterruptNodePointer,"ax",%progbits
 508              	 .align 1
 509              	 .global XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 510              	 .thumb
 511              	 .thumb_func
 513              	XMC_USIC_CH_RXFIFO_SetInterruptNodePointer:
 514              	 
 515              	 
 516 0000 10B5     	 push {r4,lr}
 517 0002 0723     	 movs r3,#7
 518 0004 D0F80C41 	 ldr r4,[r0,#268]
 519 0008 8B40     	 lsls r3,r3,r1
 520 000a 24EA0303 	 bic r3,r4,r3
 521 000e 8A40     	 lsls r2,r2,r1
 522 0010 1A43     	 orrs r2,r2,r3
 523 0012 C0F80C21 	 str r2,[r0,#268]
 524 0016 10BD     	 pop {r4,pc}
 526              	 .section .text.XMC_USIC_Enable,"ax",%progbits
 527              	 .align 1
 528              	 .global XMC_USIC_Enable
 529              	 .thumb
 530              	 .thumb_func
 532              	XMC_USIC_Enable:
 533              	 
 534              	 
 535 0000 08B5     	 push {r3,lr}
 536 0002 194B     	 ldr r3,.L75
 537 0004 9842     	 cmp r0,r3
 538 0006 14D1     	 bne .L63
 539 0008 4FF40060 	 mov r0,#2048
 540 000c FFF7FEFF 	 bl XMC_SCU_CLOCK_UngatePeripheralClock
 541              	.L64:
 542 0010 4FF40060 	 mov r0,#2048
 543 0014 FFF7FEFF 	 bl XMC_SCU_CLOCK_IsPeripheralClockGated
 544 0018 0028     	 cmp r0,#0
 545 001a F9D1     	 bne .L64
 546 001c 4FF40060 	 mov r0,#2048
 547 0020 FFF7FEFF 	 bl XMC_SCU_RESET_DeassertPeripheralReset
 548              	.L65:
 549 0024 4FF40060 	 mov r0,#2048
 550 0028 FFF7FEFF 	 bl XMC_SCU_RESET_IsPeripheralResetAsserted
 551 002c 0028     	 cmp r0,#0
 552 002e F9D1     	 bne .L65
 553 0030 08BD     	 pop {r3,pc}
 554              	.L63:
 555 0032 0E4B     	 ldr r3,.L75+4
 556 0034 9842     	 cmp r0,r3
 557 0036 03D1     	 bne .L67
 558 0038 BDE80840 	 pop {r3,lr}
 559 003c FFF7FEBF 	 b XMC_USIC_Enable.part.0
 560              	.L67:
 561 0040 0B4B     	 ldr r3,.L75+8
 562 0042 9842     	 cmp r0,r3
 563 0044 0FD1     	 bne .L62
 564 0046 0B48     	 ldr r0,.L75+12
 565 0048 FFF7FEFF 	 bl XMC_SCU_CLOCK_UngatePeripheralClock
 566              	.L69:
 567 004c 0948     	 ldr r0,.L75+12
 568 004e FFF7FEFF 	 bl XMC_SCU_CLOCK_IsPeripheralClockGated
 569 0052 0028     	 cmp r0,#0
 570 0054 FAD1     	 bne .L69
 571 0056 0748     	 ldr r0,.L75+12
 572 0058 FFF7FEFF 	 bl XMC_SCU_RESET_DeassertPeripheralReset
 573              	.L70:
 574 005c 0548     	 ldr r0,.L75+12
 575 005e FFF7FEFF 	 bl XMC_SCU_RESET_IsPeripheralResetAsserted
 576 0062 0028     	 cmp r0,#0
 577 0064 FAD1     	 bne .L70
 578              	.L62:
 579 0066 08BD     	 pop {r3,pc}
 580              	.L76:
 581              	 .align 2
 582              	.L75:
 583 0068 08000340 	 .word 1073938440
 584 006c 08000248 	 .word 1208090632
 585 0070 08400248 	 .word 1208107016
 586 0074 00010010 	 .word 268435712
 588              	 .section .text.XMC_USIC_CH_Enable,"ax",%progbits
 589              	 .align 1
 590              	 .global XMC_USIC_CH_Enable
 591              	 .thumb
 592              	 .thumb_func
 594              	XMC_USIC_CH_Enable:
 595              	 
 596              	 
 597 0000 144B     	 ldr r3,.L88
 598 0002 9842     	 cmp r0,r3
 599 0004 10B5     	 push {r4,lr}
 600 0006 0446     	 mov r4,r0
 601 0008 03D0     	 beq .L78
 602 000a 03F50073 	 add r3,r3,#512
 603 000e 9842     	 cmp r0,r3
 604 0010 01D1     	 bne .L79
 605              	.L78:
 606 0012 1148     	 ldr r0,.L88+4
 607 0014 11E0     	 b .L87
 608              	.L79:
 609 0016 114B     	 ldr r3,.L88+8
 610 0018 9842     	 cmp r0,r3
 611 001a 03D0     	 beq .L81
 612 001c 03F50073 	 add r3,r3,#512
 613 0020 9842     	 cmp r0,r3
 614 0022 02D1     	 bne .L82
 615              	.L81:
 616 0024 FFF7FEFF 	 bl XMC_USIC_Enable.part.0
 617 0028 09E0     	 b .L80
 618              	.L82:
 619 002a 0D4B     	 ldr r3,.L88+12
 620 002c 9842     	 cmp r0,r3
 621 002e 03D0     	 beq .L83
 622 0030 03F50073 	 add r3,r3,#512
 623 0034 9842     	 cmp r0,r3
 624 0036 02D1     	 bne .L80
 625              	.L83:
 626 0038 0A48     	 ldr r0,.L88+16
 627              	.L87:
 628 003a FFF7FEFF 	 bl XMC_USIC_Enable
 629              	.L80:
 630 003e 0323     	 movs r3,#3
 631 0040 E360     	 str r3,[r4,#12]
 632              	.L84:
 633 0042 E368     	 ldr r3,[r4,#12]
 634 0044 DB07     	 lsls r3,r3,#31
 635 0046 FCD5     	 bpl .L84
 636 0048 236C     	 ldr r3,[r4,#64]
 637 004a 23F00F03 	 bic r3,r3,#15
 638 004e 2364     	 str r3,[r4,#64]
 639 0050 10BD     	 pop {r4,pc}
 640              	.L89:
 641 0052 00BF     	 .align 2
 642              	.L88:
 643 0054 00000340 	 .word 1073938432
 644 0058 08000340 	 .word 1073938440
 645 005c 00000248 	 .word 1208090624
 646 0060 00400248 	 .word 1208107008
 647 0064 08400248 	 .word 1208107016
 649              	 .section .text.XMC_USIC_Disable,"ax",%progbits
 650              	 .align 1
 651              	 .global XMC_USIC_Disable
 652              	 .thumb
 653              	 .thumb_func
 655              	XMC_USIC_Disable:
 656              	 
 657              	 
 658 0000 08B5     	 push {r3,lr}
 659 0002 0F4B     	 ldr r3,.L95
 660 0004 9842     	 cmp r0,r3
 661 0006 06D1     	 bne .L91
 662 0008 4FF40060 	 mov r0,#2048
 663 000c FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
 664 0010 4FF40060 	 mov r0,#2048
 665 0014 0EE0     	 b .L94
 666              	.L91:
 667 0016 0B4B     	 ldr r3,.L95+4
 668 0018 9842     	 cmp r0,r3
 669 001a 04D1     	 bne .L92
 670 001c 0A48     	 ldr r0,.L95+8
 671 001e FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
 672 0022 0948     	 ldr r0,.L95+8
 673 0024 06E0     	 b .L94
 674              	.L92:
 675 0026 094B     	 ldr r3,.L95+12
 676 0028 9842     	 cmp r0,r3
 677 002a 07D1     	 bne .L90
 678 002c 0848     	 ldr r0,.L95+16
 679 002e FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
 680 0032 0748     	 ldr r0,.L95+16
 681              	.L94:
 682 0034 BDE80840 	 pop {r3,lr}
 683 0038 FFF7FEBF 	 b XMC_SCU_CLOCK_GatePeripheralClock
 684              	.L90:
 685 003c 08BD     	 pop {r3,pc}
 686              	.L96:
 687 003e 00BF     	 .align 2
 688              	.L95:
 689 0040 08000340 	 .word 1073938440
 690 0044 08000248 	 .word 1208090632
 691 0048 80000010 	 .word 268435584
 692 004c 08400248 	 .word 1208107016
 693 0050 00010010 	 .word 268435712
 695              	 .ident "GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20141119 (release) [ARM/embedded-4_9-branch revision 218278]"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_usic.c
    {standard input}:17     .text.XMC_USIC_Enable.part.0:00000000 $t
    {standard input}:21     .text.XMC_USIC_Enable.part.0:00000000 XMC_USIC_Enable.part.0
    {standard input}:43     .text.XMC_USIC_Enable.part.0:00000024 $d
    {standard input}:46     .text.XMC_USIC_CH_Disable:00000000 $t
    {standard input}:51     .text.XMC_USIC_CH_Disable:00000000 XMC_USIC_CH_Disable
    {standard input}:62     .text.XMC_USIC_CH_SetBaudrate:00000000 $t
    {standard input}:67     .text.XMC_USIC_CH_SetBaudrate:00000000 XMC_USIC_CH_SetBaudrate
    {standard input}:119    .text.XMC_USIC_CH_SetBaudrate:00000078 $d
    {standard input}:122    .text.XMC_USIC_CH_SetBaudrateEx:00000000 $t
    {standard input}:127    .text.XMC_USIC_CH_SetBaudrateEx:00000000 XMC_USIC_CH_SetBaudrateEx
    {standard input}:187    .text.XMC_USIC_CH_SetBaudrateEx:0000008c $d
    {standard input}:190    .text.XMC_USIC_CH_GetBaudrate:00000000 $t
    {standard input}:195    .text.XMC_USIC_CH_GetBaudrate:00000000 XMC_USIC_CH_GetBaudrate
    {standard input}:258    .text.XMC_USIC_CH_GetSCLKFrequency:00000000 $t
    {standard input}:263    .text.XMC_USIC_CH_GetSCLKFrequency:00000000 XMC_USIC_CH_GetSCLKFrequency
    {standard input}:305    .text.XMC_USIC_CH_GetMCLKFrequency:00000000 $t
    {standard input}:310    .text.XMC_USIC_CH_GetMCLKFrequency:00000000 XMC_USIC_CH_GetMCLKFrequency
    {standard input}:342    .text.XMC_USIC_CH_ConfigExternalInputSignalToBRG:00000000 $t
    {standard input}:347    .text.XMC_USIC_CH_ConfigExternalInputSignalToBRG:00000000 XMC_USIC_CH_ConfigExternalInputSignalToBRG
    {standard input}:372    .text.XMC_USIC_CH_ConfigExternalInputSignalToBRG:00000030 $d
    {standard input}:375    .text.XMC_USIC_CH_TXFIFO_Configure:00000000 $t
    {standard input}:380    .text.XMC_USIC_CH_TXFIFO_Configure:00000000 XMC_USIC_CH_TXFIFO_Configure
    {standard input}:398    .text.XMC_USIC_CH_TXFIFO_Configure:00000028 $d
    {standard input}:401    .text.XMC_USIC_CH_RXFIFO_Configure:00000000 $t
    {standard input}:406    .text.XMC_USIC_CH_RXFIFO_Configure:00000000 XMC_USIC_CH_RXFIFO_Configure
    {standard input}:425    .text.XMC_USIC_CH_RXFIFO_Configure:0000002c $d
    {standard input}:428    .text.XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit:00000000 $t
    {standard input}:433    .text.XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit:00000000 XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit
    {standard input}:449    .text.XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit:00000000 $t
    {standard input}:454    .text.XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit:00000000 XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit
    {standard input}:470    .text.XMC_USIC_CH_SetInterruptNodePointer:00000000 $t
    {standard input}:475    .text.XMC_USIC_CH_SetInterruptNodePointer:00000000 XMC_USIC_CH_SetInterruptNodePointer
    {standard input}:489    .text.XMC_USIC_CH_TXFIFO_SetInterruptNodePointer:00000000 $t
    {standard input}:494    .text.XMC_USIC_CH_TXFIFO_SetInterruptNodePointer:00000000 XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
    {standard input}:508    .text.XMC_USIC_CH_RXFIFO_SetInterruptNodePointer:00000000 $t
    {standard input}:513    .text.XMC_USIC_CH_RXFIFO_SetInterruptNodePointer:00000000 XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
    {standard input}:527    .text.XMC_USIC_Enable:00000000 $t
    {standard input}:532    .text.XMC_USIC_Enable:00000000 XMC_USIC_Enable
    {standard input}:583    .text.XMC_USIC_Enable:00000068 $d
    {standard input}:589    .text.XMC_USIC_CH_Enable:00000000 $t
    {standard input}:594    .text.XMC_USIC_CH_Enable:00000000 XMC_USIC_CH_Enable
    {standard input}:643    .text.XMC_USIC_CH_Enable:00000054 $d
    {standard input}:650    .text.XMC_USIC_Disable:00000000 $t
    {standard input}:655    .text.XMC_USIC_Disable:00000000 XMC_USIC_Disable
    {standard input}:689    .text.XMC_USIC_Disable:00000040 $d

UNDEFINED SYMBOLS
XMC_SCU_CLOCK_UngatePeripheralClock
XMC_SCU_CLOCK_IsPeripheralClockGated
XMC_SCU_RESET_DeassertPeripheralReset
XMC_SCU_RESET_IsPeripheralResetAsserted
XMC_SCU_CLOCK_GetPeripheralClockFrequency
XMC_SCU_RESET_AssertPeripheralReset
XMC_SCU_CLOCK_GatePeripheralClock
