--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 468 paths analyzed, 116 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.073ns.
--------------------------------------------------------------------------------

Paths for end point CntTest/count_23 (SLICE_X98Y214.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.885ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y203.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X98Y203.F1     net (fanout=2)        0.581   CntTest/count<0>
    SLICE_X98Y203.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X98Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X98Y204.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (2.304ns logic, 0.581ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.784ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y204.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X98Y204.F1     net (fanout=2)        0.569   CntTest/count<2>
    SLICE_X98Y204.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (2.215ns logic, 0.569ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_4 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.707ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_4 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y205.XQ     Tcko                  0.360   CntTest/count<4>
                                                       CntTest/count_4
    SLICE_X98Y205.F1     net (fanout=2)        0.581   CntTest/count<4>
    SLICE_X98Y205.COUT   Topcyf                0.576   CntTest/count<4>
                                                       CntTest/count<4>_rt
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CLK    Tcinck                0.478   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (2.126ns logic, 0.581ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_22 (SLICE_X98Y214.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.830ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y203.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X98Y203.F1     net (fanout=2)        0.581   CntTest/count<0>
    SLICE_X98Y203.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X98Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X98Y204.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CLK    Tcinck                0.423   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (2.249ns logic, 0.581ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y204.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X98Y204.F1     net (fanout=2)        0.569   CntTest/count<2>
    SLICE_X98Y204.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CLK    Tcinck                0.423   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (2.160ns logic, 0.569ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_4 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.652ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_4 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y205.XQ     Tcko                  0.360   CntTest/count<4>
                                                       CntTest/count_4
    SLICE_X98Y205.F1     net (fanout=2)        0.581   CntTest/count<4>
    SLICE_X98Y205.COUT   Topcyf                0.576   CntTest/count<4>
                                                       CntTest/count<4>_rt
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X98Y214.CLK    Tcinck                0.423   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (2.071ns logic, 0.581ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_21 (SLICE_X98Y213.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y203.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X98Y203.F1     net (fanout=2)        0.581   CntTest/count<0>
    SLICE_X98Y203.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X98Y204.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X98Y204.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CLK    Tcinck                0.478   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_xor<21>
                                                       CntTest/count_21
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (2.215ns logic, 0.581ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y204.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X98Y204.F1     net (fanout=2)        0.569   CntTest/count<2>
    SLICE_X98Y204.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X98Y205.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CLK    Tcinck                0.478   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_xor<21>
                                                       CntTest/count_21
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (2.126ns logic, 0.569ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_4 (FF)
  Destination:          CntTest/count_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_4 to CntTest/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y205.XQ     Tcko                  0.360   CntTest/count<4>
                                                       CntTest/count_4
    SLICE_X98Y205.F1     net (fanout=2)        0.581   CntTest/count<4>
    SLICE_X98Y205.COUT   Topcyf                0.576   CntTest/count<4>
                                                       CntTest/count<4>_rt
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X98Y206.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X98Y207.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X98Y208.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X98Y209.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X98Y210.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X98Y211.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X98Y212.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X98Y213.CLK    Tcinck                0.478   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_xor<21>
                                                       CntTest/count_21
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (2.037ns logic, 0.581ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point CntTest/count_14 (SLICE_X98Y210.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_14 (FF)
  Destination:          CntTest/count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_14 to CntTest/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y210.XQ     Tcko                  0.331   CntTest/count<14>
                                                       CntTest/count_14
    SLICE_X98Y210.F4     net (fanout=1)        0.308   CntTest/count<14>
    SLICE_X98Y210.CLK    Tckf        (-Th)    -0.157   CntTest/count<14>
                                                       CntTest/count<14>_rt
                                                       CntTest/Mcount_count_xor<14>
                                                       CntTest/count_14
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.488ns logic, 0.308ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_18 (SLICE_X98Y212.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_18 (FF)
  Destination:          CntTest/count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_18 to CntTest/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y212.XQ     Tcko                  0.331   CntTest/count<18>
                                                       CntTest/count_18
    SLICE_X98Y212.F4     net (fanout=1)        0.308   CntTest/count<18>
    SLICE_X98Y212.CLK    Tckf        (-Th)    -0.157   CntTest/count<18>
                                                       CntTest/count<18>_rt
                                                       CntTest/Mcount_count_xor<18>
                                                       CntTest/count_18
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.488ns logic, 0.308ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_3 (SLICE_X52Y159.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_3 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_3 to PhaseSwitch/TimingCnt/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y159.YQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_3
    SLICE_X52Y159.G4     net (fanout=2)        0.331   PhaseSwitch/TimingCnt/count<3>
    SLICE_X52Y159.CLK    Tckg        (-Th)    -0.136   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<3>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<3>
                                                       PhaseSwitch/TimingCnt/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.467ns logic, 0.331ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/Sync_TRG1/CLK
  Logical resource: PhaseSwitch/Sync_TRG1/CK
  Location pin: SLICE_X53Y158.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_0/CK
  Location pin: SLICE_X98Y203.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_1/CK
  Location pin: SLICE_X98Y203.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLKFX
  Logical resource: DLL/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y7.CLKFX
  Clock network: DLL/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.252ns.
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X43Y164.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/FastTrig_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.616ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (5.830 - 5.912)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FindMaxAmp_i/FastTrig_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y128.YQ     Tcko                  0.360   FindMaxAmp_i/FastTrig_o
                                                       FindMaxAmp_i/FastTrig_o
    SLICE_X43Y164.BY     net (fanout=3)        1.964   FindMaxAmp_i/FastTrig_o
    SLICE_X43Y164.CLK    Tdick                 0.292   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (0.652ns logic, 1.964ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X42Y164.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.053ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 0.000ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y164.YQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X42Y164.F2     net (fanout=3)        0.535   Led_B/ES1/Trig0
    SLICE_X42Y164.X      Tilo                  0.195   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X42Y164.CE     net (fanout=1)        0.429   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X42Y164.CLK    Tceck                 0.554   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.089ns logic, 0.964ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 0.000ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y164.XQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X42Y164.F4     net (fanout=2)        0.347   Led_B/ES1/Trig1
    SLICE_X42Y164.X      Tilo                  0.195   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X42Y164.CE     net (fanout=1)        0.429   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X42Y164.CLK    Tceck                 0.554   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (1.089ns logic, 0.776ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig1 (SLICE_X43Y164.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/ES1/Trig1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.218ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 0.000ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig0 to Led_B/ES1/Trig1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y164.YQ     Tcko                  0.340   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X43Y164.BX     net (fanout=3)        0.597   Led_B/ES1/Trig0
    SLICE_X43Y164.CLK    Tdick                 0.281   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.621ns logic, 0.597ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X42Y164.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 12.500ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y164.XQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X42Y164.G4     net (fanout=2)        0.331   Led_B/ES1/Trig1
    SLICE_X42Y164.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.170ns logic, 0.331ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X42Y164.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 12.500ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y164.YQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X42Y164.G2     net (fanout=3)        0.497   Led_B/ES1/Trig0
    SLICE_X42Y164.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (0.170ns logic, 0.497ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X42Y164.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/DurTrig_SRFF/Trig (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.715ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk80 rising at 12.500ns
  Destination Clock:    Clk80 rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/DurTrig_SRFF/Trig to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y164.YQ     Tcko                  0.331   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    SLICE_X42Y164.G1     net (fanout=2)        0.527   Led_B/DurTrig_SRFF/Trig
    SLICE_X42Y164.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.715ns (0.188ns logic, 0.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/DurTrig_SRFF/Trig/CLK
  Logical resource: Led_B/DurTrig_SRFF/Trig/CK
  Location pin: SLICE_X42Y164.CLK
  Clock network: Clk80
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig1/CK
  Location pin: SLICE_X43Y164.CLK
  Clock network: Clk80
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig0/CK
  Location pin: SLICE_X43Y164.CLK
  Clock network: Clk80
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" 
TS_MuxClock_in / 4 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11814 paths analyzed, 677 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.280ns.
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[1].Threshold/Trig (SLICE_X18Y112.G3), 234 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_4_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[1].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.975ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.917 - 0.934)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_4_1 to FindMaxAmp_i/Thresh_i[1].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y116.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_4_0
                                                       FindMaxAmp_i/Aver2_4_1
    SLICE_X17Y103.F2     net (fanout=4)        0.985   FindMaxAmp_i/Aver2_4_1
    SLICE_X17Y103.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_1_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_1_addsub0001C1
    SLICE_X16Y110.F3     net (fanout=1)        0.577   FindMaxAmp_i/Madd_GroupSum_1_addsub0001C
    SLICE_X16Y110.YMUX   Topy                  0.782   FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_xor<3>
    SLICE_X17Y111.G2     net (fanout=1)        0.549   FindMaxAmp_i/GroupSum_1_addsub0001<3>
    SLICE_X17Y111.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_1_add0000_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<3>
    SLICE_X17Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<3>
    SLICE_X17Y112.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_1_add0000_xor<4>
    SLICE_X18Y113.F2     net (fanout=1)        0.574   FindMaxAmp_i/GroupSum<1><4>
    SLICE_X18Y113.X      Tilo                  0.195   N15
                                                       FindMaxAmp_i/GroupValue_Up_LT<1>1_SW0
    SLICE_X18Y112.G3     net (fanout=1)        0.234   N15
    SLICE_X18Y112.CLK    Tgck                  0.548   FindMaxAmp_i/Thresh_i[1].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[1].Threshold/Trig_rstpot_F
                                                       FindMaxAmp_i/Thresh_i[1].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[1].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.975ns (3.056ns logic, 2.919ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_4_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[1].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.974ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.917 - 0.934)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_4_1 to FindMaxAmp_i/Thresh_i[1].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y116.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_4_0
                                                       FindMaxAmp_i/Aver2_4_1
    SLICE_X17Y103.F2     net (fanout=4)        0.985   FindMaxAmp_i/Aver2_4_1
    SLICE_X17Y103.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_1_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_1_addsub0001C1
    SLICE_X16Y110.F3     net (fanout=1)        0.577   FindMaxAmp_i/Madd_GroupSum_1_addsub0001C
    SLICE_X16Y110.YMUX   Topy                  0.781   FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_xor<3>
    SLICE_X17Y111.G2     net (fanout=1)        0.549   FindMaxAmp_i/GroupSum_1_addsub0001<3>
    SLICE_X17Y111.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_1_add0000_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<3>
    SLICE_X17Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<3>
    SLICE_X17Y112.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_1_add0000_xor<4>
    SLICE_X18Y113.F2     net (fanout=1)        0.574   FindMaxAmp_i/GroupSum<1><4>
    SLICE_X18Y113.X      Tilo                  0.195   N15
                                                       FindMaxAmp_i/GroupValue_Up_LT<1>1_SW0
    SLICE_X18Y112.G3     net (fanout=1)        0.234   N15
    SLICE_X18Y112.CLK    Tgck                  0.548   FindMaxAmp_i/Thresh_i[1].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[1].Threshold/Trig_rstpot_F
                                                       FindMaxAmp_i/Thresh_i[1].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[1].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (3.055ns logic, 2.919ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_8_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[1].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.894ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.917 - 0.970)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_8_1 to FindMaxAmp_i/Thresh_i[1].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y114.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_8_0
                                                       FindMaxAmp_i/Aver2_8_1
    SLICE_X17Y103.F3     net (fanout=4)        0.904   FindMaxAmp_i/Aver2_8_1
    SLICE_X17Y103.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_1_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_1_addsub0001C1
    SLICE_X16Y110.F3     net (fanout=1)        0.577   FindMaxAmp_i/Madd_GroupSum_1_addsub0001C
    SLICE_X16Y110.YMUX   Topy                  0.782   FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_xor<3>
    SLICE_X17Y111.G2     net (fanout=1)        0.549   FindMaxAmp_i/GroupSum_1_addsub0001<3>
    SLICE_X17Y111.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_1_add0000_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<3>
    SLICE_X17Y112.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<3>
    SLICE_X17Y112.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_1_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_1_add0000_xor<4>
    SLICE_X18Y113.F2     net (fanout=1)        0.574   FindMaxAmp_i/GroupSum<1><4>
    SLICE_X18Y113.X      Tilo                  0.195   N15
                                                       FindMaxAmp_i/GroupValue_Up_LT<1>1_SW0
    SLICE_X18Y112.G3     net (fanout=1)        0.234   N15
    SLICE_X18Y112.CLK    Tgck                  0.548   FindMaxAmp_i/Thresh_i[1].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[1].Threshold/Trig_rstpot_F
                                                       FindMaxAmp_i/Thresh_i[1].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[1].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (3.056ns logic, 2.838ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[0].Threshold/Trig (SLICE_X17Y139.G2), 396 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_0_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.933ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.926 - 0.981)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_0_1 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y135.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_0_0
                                                       FindMaxAmp_i/Aver2_0_1
    SLICE_X17Y121.F3     net (fanout=2)        0.885   FindMaxAmp_i/Aver2_0_1
    SLICE_X17Y121.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X17Y136.F3     net (fanout=1)        0.632   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
    SLICE_X17Y136.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X17Y137.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X17Y137.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X16Y137.F3     net (fanout=1)        0.670   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X16Y137.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X16Y138.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X16Y138.YMUX   Tciny                 0.513   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<7>
    SLICE_X17Y139.G2     net (fanout=1)        0.549   FindMaxAmp_i/GroupSum<0><7>
    SLICE_X17Y139.CLK    Tgck                  0.563   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot_F
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.933ns (3.197ns logic, 2.736ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_0_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.932ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.926 - 0.981)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_0_1 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y135.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_0_0
                                                       FindMaxAmp_i/Aver2_0_1
    SLICE_X17Y121.F3     net (fanout=2)        0.885   FindMaxAmp_i/Aver2_0_1
    SLICE_X17Y121.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X17Y136.F3     net (fanout=1)        0.632   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
    SLICE_X17Y136.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X17Y137.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X17Y137.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X16Y137.F3     net (fanout=1)        0.670   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X16Y137.COUT   Topcyf                0.575   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X16Y138.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X16Y138.YMUX   Tciny                 0.513   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<7>
    SLICE_X17Y139.G2     net (fanout=1)        0.549   FindMaxAmp_i/GroupSum<0><7>
    SLICE_X17Y139.CLK    Tgck                  0.563   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot_F
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (3.196ns logic, 2.736ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_0_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.928ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.926 - 0.981)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_0_1 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y135.YQ     Tcko                  0.340   FindMaxAmp_i/Aver2_0_0
                                                       FindMaxAmp_i/Aver2_0_1
    SLICE_X17Y121.F3     net (fanout=2)        0.885   FindMaxAmp_i/Aver2_0_1
    SLICE_X17Y121.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X17Y136.F3     net (fanout=1)        0.632   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
    SLICE_X17Y136.COUT   Topcyf                0.568   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X17Y137.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X17Y137.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<4>
    SLICE_X16Y137.F3     net (fanout=1)        0.670   FindMaxAmp_i/GroupSum_0_addsub0001<4>
    SLICE_X16Y137.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X16Y138.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X16Y138.YMUX   Tciny                 0.513   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<7>
    SLICE_X17Y139.G2     net (fanout=1)        0.549   FindMaxAmp_i/GroupSum<0><7>
    SLICE_X17Y139.CLK    Tgck                  0.563   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot_F
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.928ns (3.192ns logic, 2.736ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[2].Threshold/Trig (SLICE_X20Y102.G1), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_8_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[2].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.912ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_8_2 to FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y115.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_8_2
                                                       FindMaxAmp_i/Aver2_8_2
    SLICE_X18Y103.G2     net (fanout=4)        1.047   FindMaxAmp_i/Aver2_8_2
    SLICE_X18Y103.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_4_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001C11
    SLICE_X19Y100.G3     net (fanout=1)        0.396   FindMaxAmp_i/Madd_GroupSum_2_addsub0001C1
    SLICE_X19Y100.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
    SLICE_X19Y101.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
    SLICE_X19Y101.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_xor<4>
    SLICE_X21Y101.F3     net (fanout=1)        0.607   FindMaxAmp_i/GroupSum_2_addsub0001<4>
    SLICE_X21Y101.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X21Y102.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X21Y102.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<2><7>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_xor<6>
    SLICE_X20Y102.G1     net (fanout=1)        0.771   FindMaxAmp_i/GroupSum<2><6>
    SLICE_X20Y102.CLK    Tgck                  0.548   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot_F
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.912ns (3.091ns logic, 2.821ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_8_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[2].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.907ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_8_2 to FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y115.XQ     Tcko                  0.340   FindMaxAmp_i/Aver2_8_2
                                                       FindMaxAmp_i/Aver2_8_2
    SLICE_X18Y103.G2     net (fanout=4)        1.047   FindMaxAmp_i/Aver2_8_2
    SLICE_X18Y103.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_4_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001C11
    SLICE_X19Y100.G3     net (fanout=1)        0.396   FindMaxAmp_i/Madd_GroupSum_2_addsub0001C1
    SLICE_X19Y100.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
    SLICE_X19Y101.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<3>
    SLICE_X19Y101.XMUX   Tcinx                 0.438   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_xor<4>
    SLICE_X21Y101.F3     net (fanout=1)        0.607   FindMaxAmp_i/GroupSum_2_addsub0001<4>
    SLICE_X21Y101.COUT   Topcyf                0.568   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X21Y102.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X21Y102.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<2><7>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_xor<6>
    SLICE_X20Y102.G1     net (fanout=1)        0.771   FindMaxAmp_i/GroupSum<2><6>
    SLICE_X20Y102.CLK    Tgck                  0.548   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot_F
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (3.086ns logic, 2.821ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_12_3 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[2].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.871ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.909 - 0.982)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_12_3 to FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y101.YQ     Tcko                  0.360   FindMaxAmp_i/Aver2_12_2
                                                       FindMaxAmp_i/Aver2_12_3
    SLICE_X16Y106.G1     net (fanout=2)        1.164   FindMaxAmp_i/Aver2_12_3
    SLICE_X16Y106.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_4_addsub0001C2
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001C21
    SLICE_X19Y101.F3     net (fanout=1)        0.602   FindMaxAmp_i/Madd_GroupSum_2_addsub0001C2
    SLICE_X19Y101.YMUX   Topy                  0.777   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_xor<5>
    SLICE_X21Y101.G3     net (fanout=1)        0.457   FindMaxAmp_i/GroupSum_2_addsub0001<5>
    SLICE_X21Y101.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X21Y102.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_2_add0000_cy<5>
    SLICE_X21Y102.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<2><7>
                                                       FindMaxAmp_i/Madd_GroupSum_2_add0000_xor<6>
    SLICE_X20Y102.G1     net (fanout=1)        0.771   FindMaxAmp_i/GroupSum<2><6>
    SLICE_X20Y102.CLK    Tgck                  0.548   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot_F
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.871ns (2.877ns logic, 2.994ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Inhibit_srff/Trig (SLICE_X76Y146.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Inhibit_srff/Trig (FF)
  Destination:          FindMaxAmp_i/Inhibit_srff/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Inhibit_srff/Trig to FindMaxAmp_i/Inhibit_srff/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y146.YQ     Tcko                  0.331   FindMaxAmp_i/Inhibit_srff/Trig
                                                       FindMaxAmp_i/Inhibit_srff/Trig
    SLICE_X76Y146.G4     net (fanout=2)        0.326   FindMaxAmp_i/Inhibit_srff/Trig
    SLICE_X76Y146.CLK    Tckg        (-Th)     0.143   FindMaxAmp_i/Inhibit_srff/Trig
                                                       FindMaxAmp_i/Inhibit_srff/Trig_mux00001
                                                       FindMaxAmp_i/Inhibit_srff/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.188ns logic, 0.326ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_0_6 (SLICE_X2Y139.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_0_6 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_0_6 to FindMaxAmp_i/Sub_ped_delay_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y139.YQ      Tcko                  0.313   FindMaxAmp_i/Sub_ped_0_7
                                                       FindMaxAmp_i/Sub_ped_0_6
    SLICE_X2Y139.BY      net (fanout=2)        0.312   FindMaxAmp_i/Sub_ped_0_6
    SLICE_X2Y139.CLK     Tckdi       (-Th)     0.081   FindMaxAmp_i/Sub_ped_delay_0_7
                                                       FindMaxAmp_i/Sub_ped_delay_0_6
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.232ns logic, 0.312ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_15_7 (SLICE_X5Y129.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_15_7 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_15_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.559ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (1.004 - 1.010)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_15_7 to FindMaxAmp_i/Sub_ped_delay_15_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y129.XQ      Tcko                  0.331   FindMaxAmp_i/Sub_ped_15_7
                                                       FindMaxAmp_i/Sub_ped_15_7
    SLICE_X5Y129.BX      net (fanout=2)        0.307   FindMaxAmp_i/Sub_ped_15_7
    SLICE_X5Y129.CLK     Tckdi       (-Th)     0.079   FindMaxAmp_i/Sub_ped_delay_15_7
                                                       FindMaxAmp_i/Sub_ped_delay_15_7
    -------------------------------------------------  ---------------------------
    Total                                      0.559ns (0.252ns logic, 0.307ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X76Y155.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayReset<5>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X46Y134.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.878ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X76Y155.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     25.120ns|            0|            3|            0|        11821|
| TS_DLL_CLK2X_BUF              |     12.500ns|      6.252ns|          N/A|            0|            0|            7|            0|
| TS_DLL_CLKFX_BUF              |      6.250ns|      6.280ns|          N/A|            3|            0|        11814|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    6.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    3.073|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3  Score: 67  (Setup/Max: 67, Hold: 0)

Constraints cover 12289 paths, 0 nets, and 1503 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 31 14:32:03 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



