<profile>

<section name = "Vitis HLS Report for 'mmult_Pipeline_init'" level="0">
<item name = "Date">Wed Dec  4 13:23:33 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">SA_broadcasting</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.094 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- init">16, 16, 1, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 22, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln52_fu_282_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln52_fu_276_p2">icmp, 0, 0, 10, 5, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 5, 10</column>
<column name="i_fu_88">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_88">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mmult_Pipeline_init, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mmult_Pipeline_init, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mmult_Pipeline_init, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mmult_Pipeline_init, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mmult_Pipeline_init, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mmult_Pipeline_init, return value</column>
<column name="arrayidx682_15_15_promoted_out">out, 32, ap_vld, arrayidx682_15_15_promoted_out, pointer</column>
<column name="arrayidx682_15_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_15_15_promoted_out, pointer</column>
<column name="arrayidx682_14_15_promoted_out">out, 32, ap_vld, arrayidx682_14_15_promoted_out, pointer</column>
<column name="arrayidx682_14_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_14_15_promoted_out, pointer</column>
<column name="arrayidx682_13_15_promoted_out">out, 32, ap_vld, arrayidx682_13_15_promoted_out, pointer</column>
<column name="arrayidx682_13_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_13_15_promoted_out, pointer</column>
<column name="arrayidx682_12_15_promoted_out">out, 32, ap_vld, arrayidx682_12_15_promoted_out, pointer</column>
<column name="arrayidx682_12_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_12_15_promoted_out, pointer</column>
<column name="arrayidx682_11_15_promoted_out">out, 32, ap_vld, arrayidx682_11_15_promoted_out, pointer</column>
<column name="arrayidx682_11_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_11_15_promoted_out, pointer</column>
<column name="arrayidx682_10_15_promoted_out">out, 32, ap_vld, arrayidx682_10_15_promoted_out, pointer</column>
<column name="arrayidx682_10_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_10_15_promoted_out, pointer</column>
<column name="arrayidx682_9_15_promoted_out">out, 32, ap_vld, arrayidx682_9_15_promoted_out, pointer</column>
<column name="arrayidx682_9_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_9_15_promoted_out, pointer</column>
<column name="arrayidx682_8_15_promoted_out">out, 32, ap_vld, arrayidx682_8_15_promoted_out, pointer</column>
<column name="arrayidx682_8_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_8_15_promoted_out, pointer</column>
<column name="arrayidx682_7_15_promoted_out">out, 32, ap_vld, arrayidx682_7_15_promoted_out, pointer</column>
<column name="arrayidx682_7_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_7_15_promoted_out, pointer</column>
<column name="arrayidx682_6_15_promoted_out">out, 32, ap_vld, arrayidx682_6_15_promoted_out, pointer</column>
<column name="arrayidx682_6_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_6_15_promoted_out, pointer</column>
<column name="arrayidx682_5_15_promoted_out">out, 32, ap_vld, arrayidx682_5_15_promoted_out, pointer</column>
<column name="arrayidx682_5_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_5_15_promoted_out, pointer</column>
<column name="arrayidx682_4_15_promoted_out">out, 32, ap_vld, arrayidx682_4_15_promoted_out, pointer</column>
<column name="arrayidx682_4_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_4_15_promoted_out, pointer</column>
<column name="arrayidx682_3_15_promoted_out">out, 32, ap_vld, arrayidx682_3_15_promoted_out, pointer</column>
<column name="arrayidx682_3_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_3_15_promoted_out, pointer</column>
<column name="arrayidx682_2_15_promoted_out">out, 32, ap_vld, arrayidx682_2_15_promoted_out, pointer</column>
<column name="arrayidx682_2_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_2_15_promoted_out, pointer</column>
<column name="arrayidx682_1_15_promoted_out">out, 32, ap_vld, arrayidx682_1_15_promoted_out, pointer</column>
<column name="arrayidx682_1_15_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_1_15_promoted_out, pointer</column>
<column name="arrayidx682_15322_promoted_out">out, 32, ap_vld, arrayidx682_15322_promoted_out, pointer</column>
<column name="arrayidx682_15322_promoted_out_ap_vld">out, 1, ap_vld, arrayidx682_15322_promoted_out, pointer</column>
</table>
</item>
</section>
</profile>
