<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>XUP</spirit:library>
  <spirit:name>VGA_output</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">RST</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>VGA_output</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>91c70b39</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>VGA_output</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5d450b77</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>program_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_HS_OUT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_VS_OUT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_R</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_G</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_B</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_LINEEND_OUT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/VGA_constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga1024x768.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/VGA_output.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fc96d1c3</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../constr/VGA_constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../design/sram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../design/vga1024x768.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../design/VGA_output.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_25810175</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/sram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vga1024x768.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/VGA_output.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../design/sram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../design/vga1024x768.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../design/VGA_output.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/VGA_output_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Output to 1024x768 VGA Display</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">VGA_output_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>XUP_LIB</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>VGA_output1024x768</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-05-18T13:14:14Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737bdb04_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6672ca8d_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17237490_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24024404_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bb77bf_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c12ae9_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2b8654_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbefdb7_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae43e9e_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77decbb1_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2eabee_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6eafb5_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c4a0d7_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f22a56_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a38d9d_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bad9a9_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5462907c_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613cdb_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528e3861_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b565c1_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3deb0963_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5d48f_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecf7829_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a40f784_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b3e3ac_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fecd063_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dba3e59_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6ced64_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360c864d_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af8a22f_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0c763_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1257589b_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9d7b37_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39cdbf7f_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b1fc5c_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380624ef_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6305bc25_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cff8ff9_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5516bd02_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b4bd1f_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102d6070_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aeeaf98_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49df4843_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7df736_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe280f2_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bea2382_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/VGA_output/src/ip</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="795d3ab6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="79528a28"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5c8e9fd0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="cb1ad041"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
