# MIPS 32-bit CPU in Logisim

Welcome to my digital logic and CPU design project! This repository contains the Logisim circuit files I use to build a 32-bit MIPS CPU from scratch.

ğŸ› ï¸ Created for educational purposes as part of the **Black Body Engineering** series on YouTube.

---

## ğŸ§  Whatâ€™s Inside

This project is modular and grows with each episode. Current components:

```
circuits/
â”œâ”€â”€ ALU.circ           # 32-bit ALU (add, subtract, AND, OR, set-on-less-than)
â”œâ”€â”€ Register_File.circ # 32-register file with 32-bit registers, dual-read, single-write
```

---

### âš™ï¸ ALU Operation Codes

The ALU takes a 2-bit control input `OPR` to select the arithmetic or logic operation. It also uses `AInvert` and `BNegate` to perform subtraction and bitwise inversion.

| OPR | Operation        | Description                         |
|-----|------------------|-------------------------------------|
| 00  | AND              | Bitwise AND of A and B              |
| 01  | OR               | Bitwise OR of A and B               |
| 10  | ADD or SUB       | Performs A + B or A âˆ’ B             |
| 11  | Set-on-LessThan  | Outputs 1 if A < B, else 0          |

> ğŸ’¡ **Notes**  
> - To perform subtraction, set `BNegate = 1` for twoâ€™s complement.  
> - `AInvert = 1` inverts input A (used in some logic configurations).  
> - Overflow, carry, and zero flags are included for status tracking.

---

### ğŸ§¾ Register File

The `Register_File.circ` implements a 32-register file where each register is 32 bits wide.

**Key Features:**
- **Dual-read, single-write** architecture  
- Controlled by `RegWrite` and `CLK` signals for synchronous write  
- Addressed using 5-bit `Read_Reg_2`, `Read_Reg_2`, and `WriteReg` inputs
- Input to register through the 32-bit WriteData port 
- Outputs `Output_1` and `Output_2' for parallel register access

ğŸ“Œ Used to store and retrieve data during instruction execution in the CPU.

---

## ğŸš€ How to Use

1. Download [Logisim Evolution](https://github.com/logisim-evolution/logisim-evolution)
2. Clone or download this repository
3. Open any `.circ` file in Logisim Evolution
4. Simulate the circuits by applying inputs and observing outputs

---

## ğŸ“ Learn with Me

This project is part of my educational series on YouTube:  
ğŸ“º **Black Body Engineering**  
ğŸ”— [https://youtube.com/@BlackBodyEngineering](https://youtube.com/@BlackBodyEngineering)

Each video walks through the design and logic behind each component:

```
Full Adder â†’ CLA â†’ ALU â†’ Register File â†’ Control Logic â†’ CPU
```

- Clear, step-by-step logic explanations
- Focused on electrical & computer engineering students

---

## ğŸ“ License

MIT License â€“ Free to use, share, and modify.  
If you use this in your own project or class, consider crediting the channel!

---

## ğŸ™Œ Contributions / Feedback

Feedback, corrections, or improvements are welcome.  
Feel free to open an issue or pull request â€” or just say hi on Reddit or YouTube.
