timestamp 1713185578
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
node "a_1784_n280#" 41 155.58 1784 -280 ndif 0 0 0 0 49280 1296 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_1580_n280#" 35 74.2346 1580 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_1376_n280#" 35 74.2346 1376 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_1172_n280#" 35 74.2346 1172 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_968_n280#" 35 74.2346 968 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_764_n280#" 35 74.2346 764 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_560_n280#" 35 74.2346 560 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_356_n280#" 35 74.2346 356 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_152_n280#" 35 74.2346 152 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_n52_n280#" 35 74.2346 -52 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_n256_n280#" 35 74.2346 -256 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_n460_n280#" 35 74.2346 -460 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_n664_n280#" 35 74.2346 -664 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_n868_n280#" 35 74.2346 -868 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_n1072_n280#" 35 74.2346 -1072 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_n1276_n280#" 35 74.2346 -1276 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_n1480_n280#" 35 74.2346 -1480 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_n1684_n280#" 35 74.2346 -1684 -280 ndif 0 0 0 0 58240 1328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_n1872_n280#" 41 155.58 -1872 -280 ndif 0 0 0 0 49280 1296 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25576 1204 0 0 0 0 0 0 0 0
node "a_1684_n324#" 47 160.258 1684 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1480_n324#" 47 150.094 1480 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1276_n324#" 47 150.094 1276 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1072_n324#" 47 150.094 1072 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_868_n324#" 47 150.094 868 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_664_n324#" 47 150.094 664 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_460_n324#" 47 150.094 460 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_256_n324#" 47 150.094 256 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52_n324#" 47 150.094 52 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n152_n324#" 47 150.094 -152 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n356_n324#" 47 150.094 -356 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n560_n324#" 47 150.094 -560 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n764_n324#" 47 150.094 -764 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n968_n324#" 47 150.094 -968 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1172_n324#" 47 150.094 -1172 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1376_n324#" 47 150.094 -1376 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1580_n324#" 47 150.094 -1580 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1784_n324#" 47 160.258 -1784 -324 p 0 0 0 0 0 0 0 0 0 0 0 0 64800 1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "a_52_n324#" "a_n52_n280#" 2.60273
cap "a_n256_n280#" "a_n52_n280#" 153.014
cap "a_n256_n280#" "a_n356_n324#" 2.60273
cap "a_1784_n280#" "a_1684_n324#" 2.60273
cap "a_n1784_n324#" "a_n1872_n280#" 2.60273
cap "a_n460_n280#" "a_n560_n324#" 2.60273
cap "a_n764_n324#" "a_n560_n324#" 10.3896
cap "a_1580_n280#" "a_1684_n324#" 2.60273
cap "a_152_n280#" "a_356_n280#" 153.014
cap "a_1784_n280#" "a_1580_n280#" 153.014
cap "a_n1580_n324#" "a_n1684_n280#" 2.60273
cap "a_n1376_n324#" "a_n1172_n324#" 10.3896
cap "a_664_n324#" "a_560_n280#" 2.60273
cap "a_n1580_n324#" "a_n1376_n324#" 10.3896
cap "a_460_n324#" "a_356_n280#" 2.60273
cap "a_868_n324#" "a_1072_n324#" 10.3896
cap "a_n1376_n324#" "a_n1276_n280#" 2.60273
cap "a_1172_n280#" "a_1376_n280#" 153.014
cap "a_n664_n280#" "a_n868_n280#" 153.014
cap "a_868_n324#" "a_968_n280#" 2.60273
cap "a_n968_n324#" "a_n1172_n324#" 10.3896
cap "a_1172_n280#" "a_1072_n324#" 2.60273
cap "a_52_n324#" "a_n152_n324#" 10.3896
cap "a_n256_n280#" "a_n152_n324#" 2.60273
cap "a_664_n324#" "a_868_n324#" 10.3896
cap "a_n52_n280#" "a_n152_n324#" 2.60273
cap "a_n152_n324#" "a_n356_n324#" 10.3896
cap "a_n1172_n324#" "a_n1072_n280#" 2.60273
cap "a_560_n280#" "a_764_n280#" 153.014
cap "a_460_n324#" "a_560_n280#" 2.60273
cap "a_1480_n324#" "a_1376_n280#" 2.60273
cap "a_1172_n280#" "a_968_n280#" 153.014
cap "a_1072_n324#" "a_968_n280#" 2.60273
cap "a_152_n280#" "a_256_n324#" 2.60273
cap "a_152_n280#" "a_52_n324#" 2.60273
cap "a_n1276_n280#" "a_n1072_n280#" 153.014
cap "a_n460_n280#" "a_n664_n280#" 153.014
cap "a_560_n280#" "a_356_n280#" 153.014
cap "a_152_n280#" "a_n52_n280#" 153.014
cap "a_460_n324#" "a_256_n324#" 10.3896
cap "a_n256_n280#" "a_n460_n280#" 153.014
cap "a_n664_n280#" "a_n560_n324#" 2.60273
cap "a_n764_n324#" "a_n664_n280#" 2.60273
cap "a_n460_n280#" "a_n356_n324#" 2.60273
cap "a_868_n324#" "a_764_n280#" 2.60273
cap "a_n356_n324#" "a_n560_n324#" 10.3896
cap "a_n1580_n324#" "a_n1784_n324#" 10.3896
cap "a_256_n324#" "a_356_n280#" 2.60273
cap "a_n1684_n280#" "a_n1872_n280#" 153.014
cap "a_n1580_n324#" "a_n1480_n280#" 2.60273
cap "a_1276_n324#" "a_1376_n280#" 2.60273
cap "a_n968_n324#" "a_n868_n280#" 2.60273
cap "a_n1480_n280#" "a_n1276_n280#" 153.014
cap "a_1580_n280#" "a_1376_n280#" 153.014
cap "a_1172_n280#" "a_1276_n324#" 2.60273
cap "a_1072_n324#" "a_1276_n324#" 10.3896
cap "a_n868_n280#" "a_n1072_n280#" 153.014
cap "a_n1684_n280#" "a_n1784_n324#" 2.60273
cap "a_764_n280#" "a_968_n280#" 153.014
cap "a_1480_n324#" "a_1684_n324#" 10.3896
cap "a_n968_n324#" "a_n1072_n280#" 2.60273
cap "a_n1480_n280#" "a_n1684_n280#" 153.014
cap "a_n764_n324#" "a_n868_n280#" 2.60273
cap "a_664_n324#" "a_764_n280#" 2.60273
cap "a_460_n324#" "a_664_n324#" 10.3896
cap "a_n1480_n280#" "a_n1376_n324#" 2.60273
cap "a_1480_n324#" "a_1276_n324#" 10.3896
cap "a_n968_n324#" "a_n764_n324#" 10.3896
cap "a_1580_n280#" "a_1480_n324#" 2.60273
cap "a_n1276_n280#" "a_n1172_n324#" 2.60273
cap "a_52_n324#" "a_256_n324#" 10.3896
device msubckt nfet_03v3 1684 -280 1685 -279 l=100 w=560 "VSUBS" "a_1684_n324#" 200 0 "a_1580_n280#" 560 29120,664 "a_1784_n280#" 560 49280,1296
device msubckt nfet_03v3 1480 -280 1481 -279 l=100 w=560 "VSUBS" "a_1480_n324#" 200 0 "a_1376_n280#" 560 29120,664 "a_1580_n280#" 560 29120,664
device msubckt nfet_03v3 1276 -280 1277 -279 l=100 w=560 "VSUBS" "a_1276_n324#" 200 0 "a_1172_n280#" 560 29120,664 "a_1376_n280#" 560 29120,664
device msubckt nfet_03v3 1072 -280 1073 -279 l=100 w=560 "VSUBS" "a_1072_n324#" 200 0 "a_968_n280#" 560 29120,664 "a_1172_n280#" 560 29120,664
device msubckt nfet_03v3 868 -280 869 -279 l=100 w=560 "VSUBS" "a_868_n324#" 200 0 "a_764_n280#" 560 29120,664 "a_968_n280#" 560 29120,664
device msubckt nfet_03v3 664 -280 665 -279 l=100 w=560 "VSUBS" "a_664_n324#" 200 0 "a_560_n280#" 560 29120,664 "a_764_n280#" 560 29120,664
device msubckt nfet_03v3 460 -280 461 -279 l=100 w=560 "VSUBS" "a_460_n324#" 200 0 "a_356_n280#" 560 29120,664 "a_560_n280#" 560 29120,664
device msubckt nfet_03v3 256 -280 257 -279 l=100 w=560 "VSUBS" "a_256_n324#" 200 0 "a_152_n280#" 560 29120,664 "a_356_n280#" 560 29120,664
device msubckt nfet_03v3 52 -280 53 -279 l=100 w=560 "VSUBS" "a_52_n324#" 200 0 "a_n52_n280#" 560 29120,664 "a_152_n280#" 560 29120,664
device msubckt nfet_03v3 -152 -280 -151 -279 l=100 w=560 "VSUBS" "a_n152_n324#" 200 0 "a_n256_n280#" 560 29120,664 "a_n52_n280#" 560 29120,664
device msubckt nfet_03v3 -356 -280 -355 -279 l=100 w=560 "VSUBS" "a_n356_n324#" 200 0 "a_n460_n280#" 560 29120,664 "a_n256_n280#" 560 29120,664
device msubckt nfet_03v3 -560 -280 -559 -279 l=100 w=560 "VSUBS" "a_n560_n324#" 200 0 "a_n664_n280#" 560 29120,664 "a_n460_n280#" 560 29120,664
device msubckt nfet_03v3 -764 -280 -763 -279 l=100 w=560 "VSUBS" "a_n764_n324#" 200 0 "a_n868_n280#" 560 29120,664 "a_n664_n280#" 560 29120,664
device msubckt nfet_03v3 -968 -280 -967 -279 l=100 w=560 "VSUBS" "a_n968_n324#" 200 0 "a_n1072_n280#" 560 29120,664 "a_n868_n280#" 560 29120,664
device msubckt nfet_03v3 -1172 -280 -1171 -279 l=100 w=560 "VSUBS" "a_n1172_n324#" 200 0 "a_n1276_n280#" 560 29120,664 "a_n1072_n280#" 560 29120,664
device msubckt nfet_03v3 -1376 -280 -1375 -279 l=100 w=560 "VSUBS" "a_n1376_n324#" 200 0 "a_n1480_n280#" 560 29120,664 "a_n1276_n280#" 560 29120,664
device msubckt nfet_03v3 -1580 -280 -1579 -279 l=100 w=560 "VSUBS" "a_n1580_n324#" 200 0 "a_n1684_n280#" 560 29120,664 "a_n1480_n280#" 560 29120,664
device msubckt nfet_03v3 -1784 -280 -1783 -279 l=100 w=560 "VSUBS" "a_n1784_n324#" 200 0 "a_n1872_n280#" 560 49280,1296 "a_n1684_n280#" 560 29120,664
