VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml finitesm.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/srinivaas/vaman/vaman_exp/fsm/build/finitesm_dummy.sdc --pack

Using up to 1 parallel worker(s)

Architecture file: /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: finitesm

# Loading Architecture Description
# Loading Architecture Description took 0.31 seconds (max_rss 30.7 MiB, delta_rss +24.7 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 39.4 MiB, delta_rss +8.8 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 40.7 MiB, delta_rss +1.3 MiB)
# Clean circuit
Absorbed 801 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 146
# Clean circuit took 0.00 seconds (max_rss 41.6 MiB, delta_rss +0.8 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 41.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 41.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 121
    .input    :       1
    .output   :       2
    ASSP      :       1
    BIDIR_CELL:       3
    C_FRAG    :      11
    F_FRAG    :       4
    GND       :       1
    Q_FRAG    :      35
    T_FRAG    :      62
    VCC       :       1
  Nets  : 119
    Avg Fanout:     8.5
    Max Fanout:   450.0
    Min Fanout:     1.0
  Netlist Clocks: 5
# Build Timing Graph
Warning 1: Inferred implicit clock source d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] for netlist clock d1_dff_Q_CLK (possibly data used as clock)
Warning 2: Timing edge from d1_dff_Q_CLK_inv_Q.f_frag.F1[0] to d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 3: Timing edge from d1_dff_Q_CLK_inv_Q.f_frag.F2[0] to d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 4: Timing edge from d1_dff_Q_CLK_inv_Q.f_frag.FS[0] to d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 5: Inferred implicit clock source d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] for netlist clock d2_dff_Q_CLK (possibly data used as clock)
Warning 6: Timing edge from d2_dff_Q_CLK_inv_Q.f_frag.F1[0] to d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 7: Timing edge from d2_dff_Q_CLK_inv_Q.f_frag.F2[0] to d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 8: Timing edge from d2_dff_Q_CLK_inv_Q.f_frag.FS[0] to d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 9: Inferred implicit clock source mclk_dffe_Q.QZ[0] for netlist clock mclk (possibly data used as clock)
Warning 10: Inferred implicit clock source y_dff_Q_CLK_inv_Q.f_frag.FZ[0] for netlist clock y_dff_Q_CLK (possibly data used as clock)
Warning 11: Timing edge from y_dff_Q_CLK_inv_Q.f_frag.F1[0] to y_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since y_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 12: Timing edge from y_dff_Q_CLK_inv_Q.f_frag.F2[0] to y_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since y_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 13: Timing edge from y_dff_Q_CLK_inv_Q.f_frag.FS[0] to y_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since y_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
  Timing Graph Nodes: 1125
  Timing Graph Edges: 1766
  Timing Graph Levels: 22
# Build Timing Graph took 0.00 seconds (max_rss 41.6 MiB, delta_rss +0.0 MiB)
Netlist contains 5 clocks
  Netlist Clock 'd1_dff_Q_CLK' Fanout: 1 pins (0.1%), 1 blocks (0.8%)
  Netlist Clock 'd2_dff_Q_CLK' Fanout: 1 pins (0.1%), 1 blocks (0.8%)
  Netlist Clock 'mclk' Fanout: 7 pins (0.6%), 7 blocks (5.8%)
  Netlist Clock 'clk' Fanout: 30 pins (2.7%), 30 blocks (24.8%)
  Netlist Clock 'y_dff_Q_CLK' Fanout: 1 pins (0.1%), 1 blocks (0.8%)
# Load Timing Constraints

SDC file '/home/srinivaas/vaman/vaman_exp/fsm/build/finitesm_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 6 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'd1_dff_Q_CLK' Source: 'd1_dff_Q_CLK_inv_Q.f_frag.FZ[0]'
  Constrained Clock 'd2_dff_Q_CLK' Source: 'd2_dff_Q_CLK_inv_Q.f_frag.FZ[0]'
  Constrained Clock 'mclk' Source: 'mclk_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'
  Constrained Clock 'y_dff_Q_CLK' Source: 'y_dff_Q_CLK_inv_Q.f_frag.FZ[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 41.6 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: finitesm.net
Circuit placement file: finitesm.place
Circuit routing file: finitesm.route
Circuit SDC file: /home/srinivaas/vaman/vaman_exp/fsm/build/finitesm_dummy.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Begin packing 'finitesm.eblif'.
Warning 14: All 6 clocks will be treated as global.

After removing unused inputs...
	total blocks: 121, total nets: 119, total inputs: 1, total outputs: 2
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.2e-14
Warning 15: Unable to determine most common block type (perhaps the device grid was empty?)
Warning 16: Unable to infer which block type is a logic block
Warning 17: Unable to identify logic block type to apply default pin utilization targets to; this may result in denser packing than desired
Warning 18: Unable to determine most common block type (perhaps the device grid was empty?)
Warning 19: Unable to infer which block type is a logic block
Warning 20: Unable to identify logic block type to apply default packer high fanout thresholds; this may result in denser packing than desired
Packing with pin utilization targets: TL-LOGIC:1,1 TL-RAM:1,1 TL-MULT:1,1 TL-BIDIR:1,1 TL-CLOCK:1,1 TL-SDIOMUX:1,1 TL-GMUX:1,1 TL-ASSP:1,1 TL-SYN_VCC:1,1 TL-SYN_GND:1,1
Packing with high fanout thresholds: TL-LOGIC:128 TL-RAM:128 TL-MULT:128 TL-BIDIR:128 TL-CLOCK:128 TL-SDIOMUX:128 TL-GMUX:128 TL-ASSP:128 TL-SYN_VCC:128 TL-SYN_GND:128
Warning 21: 2 timing endpoints were not constrained during timing analysis
Not enough resources expand FPGA size to (39 x 35)
Complex block 0: 'u_qlal4s3b_cell_macro' (PB-ASSP) .
Complex block 1: 'x_LUT3_I0_1.t_frag' (PB-LOGIC) ...
Complex block 2: 'x_LUT3_I0.t_frag' (PB-LOGIC) ...
Complex block 3: 'x_LUT2_I1.t_frag' (PB-LOGIC) ...
Complex block 4: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.t_frag' (PB-LOGIC) ...
Complex block 5: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.t_frag' (PB-LOGIC) ..
Complex block 6: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.t_frag' (PB-LOGIC) ..
Complex block 7: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.t_frag' (PB-LOGIC) ..
Complex block 8: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.t_frag' (PB-LOGIC) ..
Complex block 9: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.t_frag' (PB-LOGIC) ..
Complex block 10: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.t_frag' (PB-LOGIC) ..
Complex block 11: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.t_frag' (PB-LOGIC) ..
Complex block 12: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.t_frag' (PB-LOGIC) ..
Complex block 13: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.t_frag' (PB-LOGIC) ..
Complex block 14: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.t_frag' (PB-LOGIC) ..
Complex block 15: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.t_frag' (PB-LOGIC) ..
Complex block 16: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.t_frag' (PB-LOGIC) ..
Complex block 17: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.t_frag' (PB-LOGIC) ..
Complex block 18: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.t_frag' (PB-LOGIC) ..
Complex block 19: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.t_frag' (PB-LOGIC) ..
Complex block 20: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.t_frag' (PB-LOGIC) ..
Complex block 21: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.t_frag' (PB-LOGIC) ..
Complex block 22: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.t_frag' (PB-LOGIC) ..
Complex block 23: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.t_frag' (PB-LOGIC) ..
Complex block 24: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.t_frag' (PB-LOGIC) ..
Complex block 25: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.t_frag' (PB-LOGIC) ..
Complex block 26: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.t_frag' (PB-LOGIC) ..
Complex block 27: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.t_frag' (PB-LOGIC) ..
Complex block 28: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.t_frag' (PB-LOGIC) ..
Complex block 29: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.t_frag' (PB-LOGIC) ..
Complex block 30: '$iopadmap$finitesm.y' (PB-BIDIR) .
Complex block 31: 'x' (PB-BIDIR) .
Complex block 32: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag' (PB-LOGIC) .
Complex block 33: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag' (PB-LOGIC) .
Complex block 34: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag' (PB-LOGIC) ..
Complex block 35: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 36: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 37: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.c_frag' (PB-LOGIC) .
Complex block 38: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 39: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 40: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 41: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 42: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.c_frag' (PB-LOGIC) ..
Complex block 43: '$iopadmap$finitesm.cl' (PB-BIDIR) .
Complex block 44: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.t_frag' (PB-LOGIC) ...
Complex block 45: 'mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.t_frag' (PB-LOGIC) ...
Complex block 46: 'delay_dff_Q' (PB-LOGIC) .
Complex block 47: 'delay_dff_Q_1' (PB-LOGIC) .
Complex block 48: '$false' (PB-SYN_GND) .
Complex block 49: '$true' (PB-SYN_VCC) .
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-SYN_GND: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-BIDIR: # blocks: 3, average # input + clock pins used: 2.66667, average # output pins used: 0.333333
	PB-ASSP: # blocks: 1, average # input + clock pins used: 161, average # output pins used: 1
	PB-LOGIC: # blocks: 44, average # input + clock pins used: 17.5909, average # output pins used: 1.88636
	PB-SDIOMUX: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-MULT: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-GMUX: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-CLOCK: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-RAM: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-SYN_VCC: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
Absorbed logical nets 32 out of 119 nets, 87 nets not absorbed.
Incr Slack updates 1 in 2.0079e-05 sec
Full Max Req/Worst Slack updates 1 in 6.316e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.0468e-05 sec
FPGA sized to 39 x 35 (ql-eos-s3)
Device Utilization: 0.04 (target 1.00)
	Block Utilization: 1.00 Type: PB-SYN_GND
	Block Utilization: 0.09 Type: PB-BIDIR
	Block Utilization: 1.00 Type: PB-ASSP
	Block Utilization: 0.05 Type: PB-LOGIC
	Block Utilization: 1.00 Type: PB-SYN_VCC


Netlist conversion complete.

# Packing took 0.04 seconds (max_rss 42.6 MiB, delta_rss +1.0 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'finitesm.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.021924 seconds).
# Load Packing took 0.02 seconds (max_rss 43.1 MiB, delta_rss +0.5 MiB)
Warning 22: Netlist contains 0 global net to non-global architecture pin connections
Warning 23: Logic block #48 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 24: Logic block #49 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 87
Netlist num_blocks: 50
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 3.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 44.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 8


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 3
   BIDIR            : 3
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 2
     bidir          : 2
     outpad         : 2
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 44
   LOGIC            : 44
    FRAGS           : 44
     c_frag_modes   : 42
      SINGLE        : 11
       c_frag       : 11
      SPLIT         : 31
       b_frag       : 31
       t_frag       : 31
     f_frag         : 4
     q_frag_modes   : 35
      INT           : 29
       q_frag       : 29
      EXT           : 6
       q_frag       : 6
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		3	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		44	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.04 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.05 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.09 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 43.3 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.51 seconds (max_rss 351.2 MiB, delta_rss +307.9 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.00 seconds (max_rss 355.2 MiB, delta_rss +311.9 MiB)


Flow timing analysis took 0.000289785 seconds (0.000228081 STA, 6.1704e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 1.46 seconds (max_rss 355.2 MiB)
