TimeQuest Timing Analyzer report for top_module
Fri Jun 13 11:34:53 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 30. Fast Model Minimum Pulse Width: 'clk'
 31. Fast Model Minimum Pulse Width: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_module                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                             ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; Clock Name                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                      ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; clk                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                      ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_prescaler:U1_CLK_PRESCALER|s_clk_out } ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 242.07 MHz ; 242.07 MHz      ; clk                                      ;      ;
; 285.14 MHz ; 285.14 MHz      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -3.131 ; -29.464       ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; -2.507 ; -21.634       ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -2.695 ; -2.695        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.445  ; 0.000         ;
+------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -1.631 ; -21.183       ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; -0.611 ; -10.998       ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                            ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.131 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 4.170      ;
; -3.131 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 4.170      ;
; -3.131 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 4.170      ;
; -3.088 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 4.127      ;
; -3.088 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 4.127      ;
; -3.088 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 4.127      ;
; -2.984 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.022      ;
; -2.984 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.022      ;
; -2.984 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.022      ;
; -2.895 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.933      ;
; -2.895 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.933      ;
; -2.895 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.933      ;
; -2.895 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.933      ;
; -2.889 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.928      ;
; -2.889 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.928      ;
; -2.889 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.928      ;
; -2.852 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.890      ;
; -2.852 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.890      ;
; -2.852 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.890      ;
; -2.852 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.890      ;
; -2.770 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.808      ;
; -2.750 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.789      ;
; -2.750 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.789      ;
; -2.750 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.789      ;
; -2.748 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.785      ;
; -2.748 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.785      ;
; -2.748 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.785      ;
; -2.748 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.785      ;
; -2.727 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.765      ;
; -2.700 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.738      ;
; -2.700 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.738      ;
; -2.700 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.738      ;
; -2.692 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.731      ;
; -2.692 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.731      ;
; -2.692 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.731      ;
; -2.653 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.691      ;
; -2.653 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.691      ;
; -2.653 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.691      ;
; -2.653 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.691      ;
; -2.623 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.660      ;
; -2.589 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.627      ;
; -2.589 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.627      ;
; -2.589 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.627      ;
; -2.528 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.566      ;
; -2.514 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.552      ;
; -2.514 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.552      ;
; -2.514 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.552      ;
; -2.514 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.552      ;
; -2.464 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.501      ;
; -2.464 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.501      ;
; -2.464 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.501      ;
; -2.464 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.501      ;
; -2.456 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.494      ;
; -2.381 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.419      ;
; -2.353 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.390      ;
; -2.353 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.390      ;
; -2.353 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.390      ;
; -2.353 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.390      ;
; -2.339 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.376      ;
; -2.331 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 3.369      ;
; -2.228 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; -0.001     ; 3.265      ;
; -2.047 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.086      ;
; -2.047 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.086      ;
; -2.047 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.086      ;
; -1.811 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.849      ;
; -1.811 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.849      ;
; -1.811 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.849      ;
; -1.811 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.849      ;
; -1.586 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.624      ;
; -1.560 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.598      ;
; -1.516 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 2.555      ;
; -1.516 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 2.555      ;
; -1.516 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 2.555      ;
; -1.452 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.490      ;
; -1.402 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.440      ;
; -1.354 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.392      ;
; -1.294 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.332      ;
; -1.288 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 2.326      ;
; -1.280 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.318      ;
; -1.280 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.318      ;
; -1.280 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.318      ;
; -1.280 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.318      ;
; -1.155 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 2.193      ;
; -0.941 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.979      ;
; -0.856 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.894      ;
; -0.844 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.882      ;
; -0.748 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.786      ;
; -0.696 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.734      ;
; -0.650 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.688      ;
; -0.630 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.668      ;
; -0.630 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.668      ;
; -0.512 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.550      ;
; -0.493 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.531      ;
; -0.469 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.507      ;
; -0.362 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 1.400      ;
; -0.362 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.400      ;
; -0.266 ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.304      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -2.507 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.545      ;
; -2.507 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.545      ;
; -2.507 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.545      ;
; -2.507 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.545      ;
; -2.507 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.545      ;
; -2.507 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.545      ;
; -2.507 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.545      ;
; -2.507 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.545      ;
; -2.309 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.347      ;
; -2.309 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.347      ;
; -2.309 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.347      ;
; -2.309 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.347      ;
; -2.309 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.347      ;
; -2.309 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.347      ;
; -2.309 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.347      ;
; -2.309 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.347      ;
; -2.138 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.176      ;
; -2.138 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.176      ;
; -2.138 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.176      ;
; -2.138 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.176      ;
; -2.138 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.176      ;
; -2.138 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.176      ;
; -2.138 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.176      ;
; -2.138 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.176      ;
; -2.110 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.148      ;
; -2.110 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.148      ;
; -2.110 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.148      ;
; -2.110 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.148      ;
; -2.110 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.148      ;
; -2.110 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.148      ;
; -2.110 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.148      ;
; -2.110 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.148      ;
; -2.091 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.129      ;
; -2.091 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.129      ;
; -2.091 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.129      ;
; -2.091 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.129      ;
; -2.091 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.129      ;
; -2.091 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.129      ;
; -2.091 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.129      ;
; -2.091 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 3.129      ;
; -1.954 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.992      ;
; -1.954 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.992      ;
; -1.954 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.992      ;
; -1.954 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.992      ;
; -1.954 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.992      ;
; -1.954 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.992      ;
; -1.954 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.992      ;
; -1.954 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.992      ;
; -1.952 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.990      ;
; -1.952 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.990      ;
; -1.952 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.990      ;
; -1.952 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.990      ;
; -1.952 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.990      ;
; -1.952 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.990      ;
; -1.952 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.990      ;
; -1.952 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.990      ;
; -1.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.825      ;
; -1.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.825      ;
; -1.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.825      ;
; -1.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.825      ;
; -1.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.825      ;
; -1.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.825      ;
; -1.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.825      ;
; -1.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.825      ;
; -1.783 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.821      ;
; -1.783 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.821      ;
; -1.783 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.821      ;
; -1.783 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.821      ;
; -1.783 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.821      ;
; -1.783 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.821      ;
; -1.783 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.821      ;
; -1.783 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.821      ;
; -1.578 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.616      ;
; -1.380 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.418      ;
; -1.209 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.247      ;
; -1.181 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.219      ;
; -1.180 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.218      ;
; -1.162 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.200      ;
; -1.023 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 2.061      ;
; -0.854 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.892      ;
; -0.854 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.892      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                         ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -2.695 ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk         ; 0.000        ; 2.863      ; 0.731      ;
; -2.195 ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk         ; -0.500       ; 2.863      ; 0.731      ;
; 0.792  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.078      ;
; 0.794  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.080      ;
; 0.984  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 0.988  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.274      ;
; 1.018  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.304      ;
; 1.031  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.317      ;
; 1.114  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.400      ;
; 1.114  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.400      ;
; 1.117  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.403      ;
; 1.220  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.506      ;
; 1.221  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.507      ;
; 1.222  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.508      ;
; 1.264  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.550      ;
; 1.264  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.550      ;
; 1.267  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.553      ;
; 1.271  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.557      ;
; 1.286  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.572      ;
; 1.311  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.597      ;
; 1.317  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.603      ;
; 1.382  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.668      ;
; 1.382  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.668      ;
; 1.385  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.671      ;
; 1.402  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.688      ;
; 1.414  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.700      ;
; 1.441  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.728      ;
; 1.442  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.729      ;
; 1.448  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.734      ;
; 1.500  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.786      ;
; 1.523  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.809      ;
; 1.523  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.809      ;
; 1.608  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.894      ;
; 1.693  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.979      ;
; 1.693  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.979      ;
; 1.696  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.982      ;
; 1.752  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.038      ;
; 1.798  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.085      ;
; 1.879  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 1.907  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.193      ;
; 1.908  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.194      ;
; 1.971  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.257      ;
; 2.089  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.375      ;
; 2.101  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.387      ;
; 2.170  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.455      ;
; 2.211  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.496      ;
; 2.235  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.521      ;
; 2.248  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.533      ;
; 2.277  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.563      ;
; 2.285  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.571      ;
; 2.339  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.625      ;
; 2.365  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.652      ;
; 2.375  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.660      ;
; 2.391  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.678      ;
; 2.433  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.719      ;
; 2.442  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.729      ;
; 2.505  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.790      ;
; 2.506  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.793      ;
; 2.514  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.800      ;
; 2.515  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.801      ;
; 2.549  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.836      ;
; 2.552  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.838      ;
; 2.563  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.849      ;
; 2.563  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.849      ;
; 2.563  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.849      ;
; 2.563  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.849      ;
; 2.582  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.868      ;
; 2.583  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.870      ;
; 2.593  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.880      ;
; 2.596  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.881      ;
; 2.596  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.881      ;
; 2.617  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.904      ;
; 2.618  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.905      ;
; 2.626  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 2.913      ;
; 2.686  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.972      ;
; 2.699  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.985      ;
; 2.699  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 2.985      ;
; 2.707  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.992      ;
; 2.707  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 2.992      ;
; 2.734  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 3.021      ;
; 2.745  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 3.031      ;
; 2.749  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 3.035      ;
; 2.767  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 3.054      ;
; 2.799  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 3.086      ;
; 2.799  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 3.086      ;
; 2.799  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 3.086      ;
; 2.804  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 3.090      ;
; 2.814  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 3.101      ;
; 2.815  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 3.102      ;
; 2.896  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 3.182      ;
; 2.896  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 3.182      ;
; 2.910  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.930  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 3.215      ;
; 2.930  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 3.215      ;
; 2.930  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 3.215      ;
; 2.941  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 3.227      ;
; 2.941  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 3.227      ;
; 2.952  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 3.237      ;
; 2.978  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 3.263      ;
; 2.981  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; -0.001     ; 3.266      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.445 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.731      ;
; 0.851 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.137      ;
; 0.990 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.276      ;
; 1.005 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.291      ;
; 1.010 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.296      ;
; 1.014 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.300      ;
; 1.078 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.364      ;
; 1.078 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.364      ;
; 1.079 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.365      ;
; 1.079 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.365      ;
; 1.080 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.366      ;
; 1.081 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.367      ;
; 1.210 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.496      ;
; 1.220 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.506      ;
; 1.220 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.506      ;
; 1.220 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.506      ;
; 1.422 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.708      ;
; 1.437 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.723      ;
; 1.446 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.732      ;
; 1.458 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.744      ;
; 1.474 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.760      ;
; 1.502 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.788      ;
; 1.517 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.803      ;
; 1.526 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.812      ;
; 1.547 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.833      ;
; 1.582 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.868      ;
; 1.597 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.883      ;
; 1.606 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.892      ;
; 1.642 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.928      ;
; 1.657 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.943      ;
; 1.657 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.943      ;
; 1.657 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.943      ;
; 1.662 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.948      ;
; 1.672 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.958      ;
; 1.677 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.963      ;
; 1.737 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.023      ;
; 1.737 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.023      ;
; 1.737 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.023      ;
; 1.742 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.028      ;
; 1.757 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.043      ;
; 1.777 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.063      ;
; 1.817 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.103      ;
; 1.817 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.103      ;
; 1.822 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.108      ;
; 1.854 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.140      ;
; 1.870 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.156      ;
; 1.891 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.177      ;
; 1.897 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.183      ;
; 1.897 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.183      ;
; 1.902 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.188      ;
; 1.977 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.263      ;
; 2.006 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.292      ;
; 2.057 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.343      ;
; 2.366 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.652      ;
; 2.366 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.652      ;
; 2.387 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.673      ;
; 2.387 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.673      ;
; 2.387 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.673      ;
; 2.387 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.673      ;
; 2.387 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.673      ;
; 2.387 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.673      ;
; 2.387 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.673      ;
; 2.407 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.693      ;
; 2.407 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.693      ;
; 2.407 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.693      ;
; 2.407 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.693      ;
; 2.407 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.693      ;
; 2.407 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.693      ;
; 2.585 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.871      ;
; 2.626 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.912      ;
; 2.626 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.912      ;
; 2.626 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 2.912      ;
; 2.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 3.073      ;
; 2.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 3.073      ;
; 2.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 3.073      ;
; 2.787 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 3.073      ;
; 2.803 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 3.089      ;
; 2.803 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 3.089      ;
; 2.803 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 3.089      ;
; 2.803 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 3.089      ;
; 2.803 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 3.089      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_clk_out|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_clk_out|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_dec_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_dec_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_inc_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_inc_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|direction|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|direction|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[7]|clk                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; btn_dec   ; clk        ; 6.316 ; 6.316 ; Rise       ; clk             ;
; btn_inc   ; clk        ; 6.477 ; 6.477 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn_dec   ; clk        ; -4.434 ; -4.434 ; Rise       ; clk             ;
; btn_inc   ; clk        ; -4.048 ; -4.048 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                   ;
+--------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port          ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+--------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; dac_data[*]        ; clk                                      ; 7.579  ; 7.579  ; Rise       ; clk                                      ;
;  dac_data[0]       ; clk                                      ; 7.527  ; 7.527  ; Rise       ; clk                                      ;
;  dac_data[1]       ; clk                                      ; 7.555  ; 7.555  ; Rise       ; clk                                      ;
;  dac_data[2]       ; clk                                      ; 7.579  ; 7.579  ; Rise       ; clk                                      ;
;  dac_data[3]       ; clk                                      ; 7.564  ; 7.564  ; Rise       ; clk                                      ;
;  dac_data[4]       ; clk                                      ; 7.556  ; 7.556  ; Rise       ; clk                                      ;
;  dac_data[5]       ; clk                                      ; 7.550  ; 7.550  ; Rise       ; clk                                      ;
;  dac_data[6]       ; clk                                      ; 7.267  ; 7.267  ; Rise       ; clk                                      ;
;  dac_data[7]       ; clk                                      ; 7.541  ; 7.541  ; Rise       ; clk                                      ;
; pwm_out            ; clk                                      ; 10.710 ; 10.710 ; Rise       ; clk                                      ;
; pwm_out            ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 9.290  ; 9.290  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; triangular_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 7.065  ; 7.065  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.778  ; 6.778  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.836  ; 6.836  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.448  ; 6.448  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 7.061  ; 7.061  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 7.065  ; 7.065  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.789  ; 6.789  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.444  ; 6.444  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.456  ; 6.456  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+--------------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port          ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; dac_data[*]        ; clk                                      ; 7.267 ; 7.267 ; Rise       ; clk                                      ;
;  dac_data[0]       ; clk                                      ; 7.527 ; 7.527 ; Rise       ; clk                                      ;
;  dac_data[1]       ; clk                                      ; 7.555 ; 7.555 ; Rise       ; clk                                      ;
;  dac_data[2]       ; clk                                      ; 7.579 ; 7.579 ; Rise       ; clk                                      ;
;  dac_data[3]       ; clk                                      ; 7.564 ; 7.564 ; Rise       ; clk                                      ;
;  dac_data[4]       ; clk                                      ; 7.556 ; 7.556 ; Rise       ; clk                                      ;
;  dac_data[5]       ; clk                                      ; 7.550 ; 7.550 ; Rise       ; clk                                      ;
;  dac_data[6]       ; clk                                      ; 7.267 ; 7.267 ; Rise       ; clk                                      ;
;  dac_data[7]       ; clk                                      ; 7.541 ; 7.541 ; Rise       ; clk                                      ;
; pwm_out            ; clk                                      ; 9.753 ; 9.753 ; Rise       ; clk                                      ;
; pwm_out            ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 7.689 ; 7.689 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; triangular_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.444 ; 6.444 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.778 ; 6.778 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.836 ; 6.836 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.448 ; 6.448 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 7.061 ; 7.061 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 7.065 ; 7.065 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.789 ; 6.789 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.444 ; 6.444 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.456 ; 6.456 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -0.590 ; -4.180        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; -0.443 ; -3.553        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -1.726 ; -1.726        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.215  ; 0.000         ;
+------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk                                      ; -1.380 ; -17.380       ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; -0.500 ; -9.000        ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                            ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.590 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.622      ;
; -0.590 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.622      ;
; -0.590 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.622      ;
; -0.580 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.612      ;
; -0.580 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.612      ;
; -0.556 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.588      ;
; -0.556 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.588      ;
; -0.556 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.588      ;
; -0.512 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.544      ;
; -0.512 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.544      ;
; -0.512 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.544      ;
; -0.505 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.537      ;
; -0.505 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.537      ;
; -0.505 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.537      ;
; -0.505 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.537      ;
; -0.495 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.527      ;
; -0.495 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.527      ;
; -0.495 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.527      ;
; -0.495 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.527      ;
; -0.479 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.511      ;
; -0.479 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.511      ;
; -0.479 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.511      ;
; -0.471 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.503      ;
; -0.471 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.503      ;
; -0.471 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.503      ;
; -0.471 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.503      ;
; -0.463 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.495      ;
; -0.463 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.495      ;
; -0.463 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.495      ;
; -0.455 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.487      ;
; -0.455 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.487      ;
; -0.455 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.487      ;
; -0.427 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.459      ;
; -0.427 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.459      ;
; -0.427 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.459      ;
; -0.427 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.459      ;
; -0.423 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.455      ;
; -0.423 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.455      ;
; -0.423 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.455      ;
; -0.394 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.426      ;
; -0.394 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.426      ;
; -0.394 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.426      ;
; -0.394 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.426      ;
; -0.390 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.422      ;
; -0.380 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.412      ;
; -0.378 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.410      ;
; -0.378 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.410      ;
; -0.378 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.410      ;
; -0.378 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.410      ;
; -0.370 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.402      ;
; -0.370 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.402      ;
; -0.370 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.402      ;
; -0.370 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.402      ;
; -0.356 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.388      ;
; -0.338 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.370      ;
; -0.338 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.370      ;
; -0.338 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.370      ;
; -0.338 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.370      ;
; -0.312 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.344      ;
; -0.279 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.311      ;
; -0.261 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.293      ;
; -0.255 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.287      ;
; -0.223 ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.255      ;
; -0.215 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.248      ;
; -0.215 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.248      ;
; -0.215 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.248      ;
; -0.130 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.163      ;
; -0.130 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.163      ;
; -0.130 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.163      ;
; -0.130 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.163      ;
; -0.071 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.104      ;
; -0.071 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.104      ;
; -0.071 ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.104      ;
; 0.014  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.019      ;
; 0.014  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.019      ;
; 0.014  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.019      ;
; 0.014  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.019      ;
; 0.030  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.001      ; 1.003      ;
; 0.049  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.983      ;
; 0.090  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.942      ;
; 0.117  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.915      ;
; 0.129  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk          ; clk         ; 1.000        ; 0.001      ; 0.904      ;
; 0.130  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.902      ;
; 0.158  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.874      ;
; 0.160  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.872      ;
; 0.245  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 0.787      ;
; 0.300  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.732      ;
; 0.301  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.731      ;
; 0.328  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 0.704      ;
; 0.328  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.704      ;
; 0.341  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.691      ;
; 0.370  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.662      ;
; 0.381  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.651      ;
; 0.413  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 0.619      ;
; 0.423  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.609      ;
; 0.427  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 0.605      ;
; 0.461  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk          ; clk         ; 1.000        ; 0.000      ; 0.571      ;
; 0.461  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.571      ;
; 0.510  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.522      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.443 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.475      ;
; -0.443 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.475      ;
; -0.443 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.475      ;
; -0.443 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.475      ;
; -0.443 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.475      ;
; -0.443 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.475      ;
; -0.443 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.475      ;
; -0.443 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.475      ;
; -0.373 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.405      ;
; -0.373 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.405      ;
; -0.373 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.405      ;
; -0.373 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.405      ;
; -0.373 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.405      ;
; -0.373 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.405      ;
; -0.373 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.405      ;
; -0.373 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.405      ;
; -0.329 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.361      ;
; -0.294 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.326      ;
; -0.270 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.302      ;
; -0.270 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.302      ;
; -0.270 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.302      ;
; -0.270 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.302      ;
; -0.270 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.302      ;
; -0.270 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.302      ;
; -0.270 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.302      ;
; -0.270 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.302      ;
; -0.238 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.270      ;
; -0.236 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.268      ;
; -0.236 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.268      ;
; -0.236 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.268      ;
; -0.236 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.268      ;
; -0.236 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.268      ;
; -0.236 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.268      ;
; -0.236 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.268      ;
; -0.236 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.268      ;
; -0.166 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.198      ;
; -0.166 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.198      ;
; -0.166 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.198      ;
; -0.166 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.198      ;
; -0.166 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.198      ;
; -0.166 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.198      ;
; -0.166 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.198      ;
; -0.166 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.198      ;
; -0.147 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.179      ;
; -0.147 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.179      ;
; -0.009 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 1.041      ;
; 0.061  ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.971      ;
; 0.105  ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.927      ;
; 0.140  ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.892      ;
; 0.164  ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.868      ;
; 0.184  ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.848      ;
; 0.198  ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.834      ;
; 0.276  ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.756      ;
; 0.287  ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 1.000        ; 0.000      ; 0.745      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                         ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -1.726 ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk         ; 0.000        ; 1.800      ; 0.367      ;
; -1.226 ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk         ; -0.500       ; 1.800      ; 0.367      ;
; 0.336  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.488      ;
; 0.336  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.488      ;
; 0.366  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.370  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.419  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.571      ;
; 0.419  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.571      ;
; 0.421  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.573      ;
; 0.424  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.576      ;
; 0.451  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.603      ;
; 0.453  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.605      ;
; 0.453  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.605      ;
; 0.467  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.619      ;
; 0.467  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.619      ;
; 0.469  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.621      ;
; 0.499  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.508  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.510  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.662      ;
; 0.515  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.667      ;
; 0.527  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.679      ;
; 0.530  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.530  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.539  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.691      ;
; 0.552  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.704      ;
; 0.552  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.704      ;
; 0.554  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.706      ;
; 0.580  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.732      ;
; 0.591  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.744      ;
; 0.593  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.746      ;
; 0.616  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.769      ;
; 0.616  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.769      ;
; 0.635  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.635  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.787      ;
; 0.637  ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.640  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.793      ;
; 0.704  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.856      ;
; 0.720  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.873      ;
; 0.744  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.897      ;
; 0.745  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.898      ;
; 0.751  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.903      ;
; 0.751  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 0.904      ;
; 0.760  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.767  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.787  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.939      ;
; 0.801  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.953      ;
; 0.804  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.956      ;
; 0.810  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.962      ;
; 0.831  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 0.983      ;
; 0.852  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.004      ;
; 0.859  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.011      ;
; 0.861  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.013      ;
; 0.866  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.018      ;
; 0.877  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.029      ;
; 0.883  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.035      ;
; 0.891  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.043      ;
; 0.911  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.063      ;
; 0.915  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.923  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.075      ;
; 0.935  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.941  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.093      ;
; 0.943  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.095      ;
; 0.945  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.097      ;
; 0.948  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.100      ;
; 0.950  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.102      ;
; 0.968  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.120      ;
; 0.968  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.120      ;
; 0.975  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.127      ;
; 0.977  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.129      ;
; 0.981  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.133      ;
; 0.982  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.134      ;
; 0.989  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.141      ;
; 1.000  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.152      ;
; 1.000  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.152      ;
; 1.000  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.152      ;
; 1.006  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.158      ;
; 1.010  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.163      ;
; 1.010  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.163      ;
; 1.010  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.163      ;
; 1.010  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.163      ;
; 1.011  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.163      ;
; 1.024  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.176      ;
; 1.024  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.176      ;
; 1.032  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.184      ;
; 1.034  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.186      ;
; 1.057  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.057  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.078  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.230      ;
; 1.095  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.248      ;
; 1.095  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.248      ;
; 1.095  ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; clk                                      ; clk         ; 0.000        ; 0.001      ; 1.248      ;
; 1.096  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.248      ;
; 1.097  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.249      ;
; 1.101  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.253      ;
; 1.101  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.253      ;
; 1.129  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.281      ;
; 1.135  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.287      ;
; 1.145  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.297      ;
; 1.146  ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ; clk                                      ; clk         ; 0.000        ; 0.000      ; 1.298      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.321 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.473      ;
; 0.365 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.517      ;
; 0.377 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.532      ;
; 0.408 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.560      ;
; 0.409 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.561      ;
; 0.409 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.562      ;
; 0.410 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.562      ;
; 0.411 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.563      ;
; 0.445 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.597      ;
; 0.452 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.604      ;
; 0.453 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.605      ;
; 0.453 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.605      ;
; 0.503 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.655      ;
; 0.515 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.667      ;
; 0.518 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.670      ;
; 0.538 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.690      ;
; 0.542 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.694      ;
; 0.550 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.702      ;
; 0.553 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.706      ;
; 0.568 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.720      ;
; 0.573 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.725      ;
; 0.583 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.735      ;
; 0.585 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.737      ;
; 0.588 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.740      ;
; 0.590 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.742      ;
; 0.591 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.743      ;
; 0.591 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.743      ;
; 0.608 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.760      ;
; 0.620 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.772      ;
; 0.625 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.777      ;
; 0.626 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.778      ;
; 0.626 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.778      ;
; 0.631 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.783      ;
; 0.643 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.795      ;
; 0.655 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.807      ;
; 0.661 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.813      ;
; 0.661 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.813      ;
; 0.673 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.825      ;
; 0.676 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.828      ;
; 0.678 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.830      ;
; 0.684 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.836      ;
; 0.686 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.838      ;
; 0.696 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.848      ;
; 0.696 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.848      ;
; 0.713 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.865      ;
; 0.731 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.883      ;
; 0.766 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.918      ;
; 0.846 ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 0.998      ;
; 0.984 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.136      ;
; 0.984 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.136      ;
; 0.984 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.136      ;
; 0.984 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.136      ;
; 0.984 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.136      ;
; 0.984 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.136      ;
; 0.988 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.140      ;
; 0.988 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.140      ;
; 0.988 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.140      ;
; 0.988 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.140      ;
; 0.988 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.140      ;
; 0.988 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.140      ;
; 0.988 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.140      ;
; 0.990 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.142      ;
; 0.990 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.142      ;
; 1.045 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.197      ;
; 1.055 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.207      ;
; 1.055 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.207      ;
; 1.055 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.207      ;
; 1.115 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.267      ;
; 1.115 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.267      ;
; 1.115 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.267      ;
; 1.115 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.267      ;
; 1.115 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.267      ;
; 1.118 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.270      ;
; 1.118 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.270      ;
; 1.118 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.270      ;
; 1.118 ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 0.000        ; 0.000      ; 1.270      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_counter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_dec_prev  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_btn_inc_prev  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pwm_controller:U3_PWM_CONTROLLER|s_duty_cycle[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_clk_out|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_clk_out|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U1_CLK_PRESCALER|s_counter[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_dec_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_dec_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_inc_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_btn_inc_prev|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U3_PWM_CONTROLLER|s_duty_cycle[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_prescaler:U1_CLK_PRESCALER|s_clk_out'                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|direction               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; triangular_generator:U2_TRIANGULAR_GENERATOR|s_triangular_counter[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U1_CLK_PRESCALER|s_clk_out~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|direction|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|direction|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; Rise       ; U2_TRIANGULAR_GENERATOR|s_triangular_counter[7]|clk                  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; btn_dec   ; clk        ; 2.744 ; 2.744 ; Rise       ; clk             ;
; btn_inc   ; clk        ; 2.767 ; 2.767 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn_dec   ; clk        ; -1.961 ; -1.961 ; Rise       ; clk             ;
; btn_inc   ; clk        ; -1.787 ; -1.787 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port          ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; dac_data[*]        ; clk                                      ; 4.041 ; 4.041 ; Rise       ; clk                                      ;
;  dac_data[0]       ; clk                                      ; 4.002 ; 4.002 ; Rise       ; clk                                      ;
;  dac_data[1]       ; clk                                      ; 4.031 ; 4.031 ; Rise       ; clk                                      ;
;  dac_data[2]       ; clk                                      ; 4.041 ; 4.041 ; Rise       ; clk                                      ;
;  dac_data[3]       ; clk                                      ; 4.032 ; 4.032 ; Rise       ; clk                                      ;
;  dac_data[4]       ; clk                                      ; 4.026 ; 4.026 ; Rise       ; clk                                      ;
;  dac_data[5]       ; clk                                      ; 4.031 ; 4.031 ; Rise       ; clk                                      ;
;  dac_data[6]       ; clk                                      ; 3.916 ; 3.916 ; Rise       ; clk                                      ;
;  dac_data[7]       ; clk                                      ; 4.009 ; 4.009 ; Rise       ; clk                                      ;
; pwm_out            ; clk                                      ; 5.204 ; 5.204 ; Rise       ; clk                                      ;
; pwm_out            ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 4.537 ; 4.537 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; triangular_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.715 ; 3.715 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.607 ; 3.607 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.636 ; 3.636 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.461 ; 3.461 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.714 ; 3.714 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.715 ; 3.715 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.613 ; 3.613 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.454 ; 3.454 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.465 ; 3.465 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port          ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; dac_data[*]        ; clk                                      ; 3.916 ; 3.916 ; Rise       ; clk                                      ;
;  dac_data[0]       ; clk                                      ; 4.002 ; 4.002 ; Rise       ; clk                                      ;
;  dac_data[1]       ; clk                                      ; 4.031 ; 4.031 ; Rise       ; clk                                      ;
;  dac_data[2]       ; clk                                      ; 4.041 ; 4.041 ; Rise       ; clk                                      ;
;  dac_data[3]       ; clk                                      ; 4.032 ; 4.032 ; Rise       ; clk                                      ;
;  dac_data[4]       ; clk                                      ; 4.026 ; 4.026 ; Rise       ; clk                                      ;
;  dac_data[5]       ; clk                                      ; 4.031 ; 4.031 ; Rise       ; clk                                      ;
;  dac_data[6]       ; clk                                      ; 3.916 ; 3.916 ; Rise       ; clk                                      ;
;  dac_data[7]       ; clk                                      ; 4.009 ; 4.009 ; Rise       ; clk                                      ;
; pwm_out            ; clk                                      ; 4.808 ; 4.808 ; Rise       ; clk                                      ;
; pwm_out            ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.939 ; 3.939 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; triangular_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.454 ; 3.454 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.607 ; 3.607 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.636 ; 3.636 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.461 ; 3.461 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.714 ; 3.714 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.715 ; 3.715 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.613 ; 3.613 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.454 ; 3.454 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.465 ; 3.465 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+-------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                     ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                          ; -3.131  ; -2.695 ; N/A      ; N/A     ; -1.631              ;
;  clk                                      ; -3.131  ; -2.695 ; N/A      ; N/A     ; -1.631              ;
;  clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; -2.507  ; 0.215  ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                           ; -51.098 ; -2.695 ; 0.0      ; 0.0     ; -32.181             ;
;  clk                                      ; -29.464 ; -2.695 ; N/A      ; N/A     ; -21.183             ;
;  clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; -21.634 ; 0.000  ; N/A      ; N/A     ; -10.998             ;
+-------------------------------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; btn_dec   ; clk        ; 6.316 ; 6.316 ; Rise       ; clk             ;
; btn_inc   ; clk        ; 6.477 ; 6.477 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn_dec   ; clk        ; -1.961 ; -1.961 ; Rise       ; clk             ;
; btn_inc   ; clk        ; -1.787 ; -1.787 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                   ;
+--------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port          ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+--------------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; dac_data[*]        ; clk                                      ; 7.579  ; 7.579  ; Rise       ; clk                                      ;
;  dac_data[0]       ; clk                                      ; 7.527  ; 7.527  ; Rise       ; clk                                      ;
;  dac_data[1]       ; clk                                      ; 7.555  ; 7.555  ; Rise       ; clk                                      ;
;  dac_data[2]       ; clk                                      ; 7.579  ; 7.579  ; Rise       ; clk                                      ;
;  dac_data[3]       ; clk                                      ; 7.564  ; 7.564  ; Rise       ; clk                                      ;
;  dac_data[4]       ; clk                                      ; 7.556  ; 7.556  ; Rise       ; clk                                      ;
;  dac_data[5]       ; clk                                      ; 7.550  ; 7.550  ; Rise       ; clk                                      ;
;  dac_data[6]       ; clk                                      ; 7.267  ; 7.267  ; Rise       ; clk                                      ;
;  dac_data[7]       ; clk                                      ; 7.541  ; 7.541  ; Rise       ; clk                                      ;
; pwm_out            ; clk                                      ; 10.710 ; 10.710 ; Rise       ; clk                                      ;
; pwm_out            ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 9.290  ; 9.290  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; triangular_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 7.065  ; 7.065  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.778  ; 6.778  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.836  ; 6.836  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.448  ; 6.448  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 7.061  ; 7.061  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 7.065  ; 7.065  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.789  ; 6.789  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.444  ; 6.444  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 6.456  ; 6.456  ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+--------------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port          ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; dac_data[*]        ; clk                                      ; 3.916 ; 3.916 ; Rise       ; clk                                      ;
;  dac_data[0]       ; clk                                      ; 4.002 ; 4.002 ; Rise       ; clk                                      ;
;  dac_data[1]       ; clk                                      ; 4.031 ; 4.031 ; Rise       ; clk                                      ;
;  dac_data[2]       ; clk                                      ; 4.041 ; 4.041 ; Rise       ; clk                                      ;
;  dac_data[3]       ; clk                                      ; 4.032 ; 4.032 ; Rise       ; clk                                      ;
;  dac_data[4]       ; clk                                      ; 4.026 ; 4.026 ; Rise       ; clk                                      ;
;  dac_data[5]       ; clk                                      ; 4.031 ; 4.031 ; Rise       ; clk                                      ;
;  dac_data[6]       ; clk                                      ; 3.916 ; 3.916 ; Rise       ; clk                                      ;
;  dac_data[7]       ; clk                                      ; 4.009 ; 4.009 ; Rise       ; clk                                      ;
; pwm_out            ; clk                                      ; 4.808 ; 4.808 ; Rise       ; clk                                      ;
; pwm_out            ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.939 ; 3.939 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
; triangular_out[*]  ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.454 ; 3.454 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[0] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.607 ; 3.607 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[1] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.636 ; 3.636 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[2] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.461 ; 3.461 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[3] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.714 ; 3.714 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[4] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.715 ; 3.715 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[5] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.613 ; 3.613 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[6] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.454 ; 3.454 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
;  triangular_out[7] ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 3.465 ; 3.465 ; Rise       ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ;
+--------------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clk                                      ; clk                                      ; 318      ; 0        ; 0        ; 0        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk                                      ; 1        ; 1        ; 0        ; 0        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 226      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clk                                      ; clk                                      ; 318      ; 0        ; 0        ; 0        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk                                      ; 1        ; 1        ; 0        ; 0        ;
; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; clk_prescaler:U1_CLK_PRESCALER|s_clk_out ; 226      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 43    ; 43   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 13 11:34:52 2025
Info: Command: quartus_sta top_module -c top_module
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_prescaler:U1_CLK_PRESCALER|s_clk_out clk_prescaler:U1_CLK_PRESCALER|s_clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.131
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.131       -29.464 clk 
    Info (332119):    -2.507       -21.634 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332146): Worst-case hold slack is -2.695
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.695        -2.695 clk 
    Info (332119):     0.445         0.000 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631       -21.183 clk 
    Info (332119):    -0.611       -10.998 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.590
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.590        -4.180 clk 
    Info (332119):    -0.443        -3.553 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332146): Worst-case hold slack is -1.726
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.726        -1.726 clk 
    Info (332119):     0.215         0.000 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -17.380 clk 
    Info (332119):    -0.500        -9.000 clk_prescaler:U1_CLK_PRESCALER|s_clk_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4541 megabytes
    Info: Processing ended: Fri Jun 13 11:34:53 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


