# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9.srcs/sources_1/new/Buffer_4bit.vhd" \
"../../../../Lab 9.srcs/sim_1/new/Buffer_4bit_Sim.vhd" \

# Do not sort compile order
nosort
