[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3126772 heartbeat IPC: 3.198 cumulative IPC: 3.198 (Simulation time: 00 hr 00 min 20 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 3126772 cumulative IPC: 3.198 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 3126772 cumulative IPC: 3.198 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 11703623 heartbeat IPC: 1.166 cumulative IPC: 1.166 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 20289739 heartbeat IPC: 1.165 cumulative IPC: 1.165 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 28870906 heartbeat IPC: 1.165 cumulative IPC: 1.165 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 37446432 heartbeat IPC: 1.166 cumulative IPC: 1.166 (Simulation time: 00 hr 02 min 26 sec)
Simulation finished CPU 0 instructions: 50000003 cycles: 43104306 cumulative IPC: 1.16 (Simulation time: 00 hr 02 min 59 sec)
Simulation complete CPU 0 instructions: 50000003 cycles: 43104306 cumulative IPC: 1.16 (Simulation time: 00 hr 02 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.16 instructions: 50000003 cycles: 43104306
CPU 0 Branch Prediction Accuracy: 89.86% MPKI: 15.07 Average ROB Occupancy at Mispredict: 29.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 14.54
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.4758

cpu0->cpu0_STLB TOTAL        ACCESS:      13767 HIT:       4627 MISS:       9140 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      13767 HIT:       4627 MISS:       9140 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 658.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     130122 HIT:      97681 MISS:      32441 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      73545 HIT:      56889 MISS:      16656 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      13459 HIT:      11986 MISS:       1473 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      25657 HIT:      24738 MISS:        919 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      17461 HIT:       4068 MISS:      13393 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 148.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5825479 HIT:    5766356 MISS:      59123 MSHR_MERGE:      14163
cpu0->cpu0_L1I LOAD         ACCESS:    5825479 HIT:    5766356 MISS:      59123 MSHR_MERGE:      14163
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.386 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15187698 HIT:   15095540 MISS:      92158 MSHR_MERGE:      32653
cpu0->cpu0_L1D LOAD         ACCESS:    9203372 HIT:    9164517 MISS:      38855 MSHR_MERGE:      10270
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5965852 HIT:    5930055 MISS:      35797 MSHR_MERGE:      22338
cpu0->cpu0_L1D TRANSLATION  ACCESS:      18474 HIT:        968 MISS:      17506 MSHR_MERGE:         45
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 89.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4950486 HIT:    4950486 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    4950486 HIT:    4950486 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14268719 HIT:   14242051 MISS:      26668 MSHR_MERGE:      12901
cpu0->cpu0_DTLB LOAD         ACCESS:   14268719 HIT:   14242051 MISS:      26668 MSHR_MERGE:      12901
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 442.6 cycles
cpu0->LLC TOTAL        ACCESS:      43263 HIT:      16128 MISS:      27135 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      16656 HIT:       2419 MISS:      14237 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       1473 HIT:       1128 MISS:        345 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      11741 HIT:      11711 MISS:         30 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      13393 HIT:        870 MISS:      12523 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 158.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         20
  ROW_BUFFER_MISS:      27085
  AVG DBUS CONGESTED CYCLE: 4.281
Channel 0 WQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:       1456
  FULL:          0
Channel 0 REFRESHES ISSUED:       3592
