#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  7 20:40:20 2019
# Process ID: 2203
# Current directory: /home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.runs/impl_1/system_wrapper.vdi
# Journal file: /home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eolmos/ECE-153A-Labs/lab_files_2019/vivado/seven/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top system_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.dcp' for cell 'system_i/axi_gpio_Encoder'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'system_i/axi_gpio_btn'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_led'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.dcp' for cell 'system_i/axi_gpio_rgbleds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/ext_spi_clk'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.dcp' for cell 'system_i/rst_mig_7series_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_sevenSeg_0_0/system_sevenSeg_0_0.dcp' for cell 'system_i/sevenSeg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.dcp' for cell 'system_i/spi'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.dcp' for cell 'system_i/spi_dc_RnM'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0.dcp' for cell 'system_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1.dcp' for cell 'system_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2.dcp' for cell 'system_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3.dcp' for cell 'system_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4.dcp' for cell 'system_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5.dcp' for cell 'system_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6.dcp' for cell 'system_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_7/system_auto_ds_7.dcp' for cell 'system_i/microblaze_0_axi_periph/m08_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_8/system_auto_ds_8.dcp' for cell 'system_i/microblaze_0_axi_periph/m09_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_9/system_auto_ds_9.dcp' for cell 'system_i/microblaze_0_axi_periph/m10_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_10/system_auto_ds_10.dcp' for cell 'system_i/microblaze_0_axi_periph/m11_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/microblaze_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/microblaze_0_axi_periph/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 897 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/ext_spi_clk/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/ext_spi_clk/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: system_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc:41]
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2287.094 ; gain = 474.512 ; free physical = 111 ; free virtual = 1937
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_led/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_led/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_led/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_led/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_btn/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_btn/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/axi_gpio_rgbleds/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/axi_gpio_rgbleds/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/axi_gpio_rgbleds/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/axi_gpio_rgbleds/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/axi_gpio_Encoder/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/axi_gpio_Encoder/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/axi_gpio_Encoder/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/axi_gpio_Encoder/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4_board.xdc] for cell 'system_i/spi_dc_RnM/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4_board.xdc] for cell 'system_i/spi_dc_RnM/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xdc] for cell 'system_i/spi_dc_RnM/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xdc] for cell 'system_i/spi_dc_RnM/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/ext_spi_clk/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/ext_spi_clk/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/ext_spi_clk/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/ext_spi_clk/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/spi/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_board.xdc] for cell 'system_i/spi/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/spi/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0.xdc] for cell 'system_i/spi/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/constrs_1/imports/lab_files_2019/Nexys4_Handout_2019.xdc]
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/constrs_1/imports/lab_files_2019/Nexys4_Handout_2019.xdc]
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_2/system_auto_ds_2_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_3/system_auto_ds_3_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_4/system_auto_ds_4_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_5/system_auto_ds_5_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_6/system_auto_ds_6_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_7/system_auto_ds_7_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_7/system_auto_ds_7_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m08_couplers/auto_ds/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_8/system_auto_ds_8_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m09_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_8/system_auto_ds_8_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m09_couplers/auto_ds/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_9/system_auto_ds_9_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m10_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_9/system_auto_ds_9_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m10_couplers/auto_ds/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_10/system_auto_ds_10_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m11_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_auto_ds_10/system_auto_ds_10_clocks.xdc] for cell 'system_i/microblaze_0_axi_periph/m11_couplers/auto_ds/inst'
Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/spi/U0'
Finished Parsing XDC File [/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_axi_quad_spi_0_0/system_axi_quad_spi_0_0_clocks.xdc] for cell 'system_i/spi/U0'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 126 ; free virtual = 1944
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 235 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 104 instances

49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2671.277 ; gain = 1271.125 ; free physical = 125 ; free virtual = 1944
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 122 ; free virtual = 1941

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 261fab332

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 113 ; free virtual = 1917

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 1343 ; free virtual = 1966
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2596eabc9

Time (s): cpu = 00:03:09 ; elapsed = 00:04:04 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 1342 ; free virtual = 1966

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 16cfc76a8

Time (s): cpu = 00:03:11 ; elapsed = 00:04:06 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 1348 ; free virtual = 1981
INFO: [Opt 31-389] Phase Retarget created 698 cells and removed 1136 cells
INFO: [Opt 31-1021] In phase Retarget, 220 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 109bc9f87

Time (s): cpu = 00:03:11 ; elapsed = 00:04:07 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 1346 ; free virtual = 1980
INFO: [Opt 31-389] Phase Constant propagation created 146 cells and removed 505 cells
INFO: [Opt 31-1021] In phase Constant propagation, 182 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 18dedeac4

Time (s): cpu = 00:03:14 ; elapsed = 00:04:09 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 1338 ; free virtual = 1976
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1421 cells
INFO: [Opt 31-1021] In phase Sweep, 906 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/ext_spi_clk/inst/clk_out1_system_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net system_i/ext_spi_clk/inst/clk_out1_system_clk_wiz_0_0_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/mmcm_clkout0_BUFG_inst to drive 0 load(s) on clock net system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/mmcm_clkout0_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out_BUFG_inst to drive 0 load(s) on clock net system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 15a94d087

Time (s): cpu = 00:03:14 ; elapsed = 00:04:09 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 1338 ; free virtual = 1976
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 2241c5c3c

Time (s): cpu = 00:03:15 ; elapsed = 00:04:11 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 1335 ; free virtual = 1976
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a00da6c2

Time (s): cpu = 00:03:16 ; elapsed = 00:04:11 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 1335 ; free virtual = 1976
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             698  |            1136  |                                            220  |
|  Constant propagation         |             146  |             505  |                                            182  |
|  Sweep                        |               1  |            1421  |                                            906  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 1335 ; free virtual = 1976
Ending Logic Optimization Task | Checksum: 1a3868cd8

Time (s): cpu = 00:03:16 ; elapsed = 00:04:11 . Memory (MB): peak = 2671.277 ; gain = 0.000 ; free physical = 1334 ; free virtual = 1976

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.268 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 39 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 37 newly gated: 0 Total Ports: 78
Ending PowerOpt Patch Enables Task | Checksum: 1e740b859

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2863.953 ; gain = 0.000 ; free physical = 1014 ; free virtual = 1682
Ending Power Optimization Task | Checksum: 1e740b859

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2863.953 ; gain = 192.676 ; free physical = 1037 ; free virtual = 1705

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e740b859

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.953 ; gain = 0.000 ; free physical = 1037 ; free virtual = 1705

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2863.953 ; gain = 0.000 ; free physical = 1036 ; free virtual = 1706
Ending Netlist Obfuscation Task | Checksum: 1fb9e16bd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2863.953 ; gain = 0.000 ; free physical = 1036 ; free virtual = 1706
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:37 ; elapsed = 00:04:25 . Memory (MB): peak = 2863.953 ; gain = 192.676 ; free physical = 1036 ; free virtual = 1706
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2863.953 ; gain = 0.000 ; free physical = 1035 ; free virtual = 1706
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2863.953 ; gain = 0.000 ; free physical = 1018 ; free virtual = 1696
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2863.953 ; gain = 0.000 ; free physical = 1019 ; free virtual = 1699
INFO: [Common 17-1381] The checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2863.953 ; gain = 0.000 ; free physical = 1015 ; free virtual = 1698
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 3 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 966 ; free virtual = 1688
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1628786ec

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 966 ; free virtual = 1688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 961 ; free virtual = 1685

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9911f2ec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 852 ; free virtual = 1595

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20fb4d146

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 832 ; free virtual = 1585

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20fb4d146

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 832 ; free virtual = 1585
Phase 1 Placer Initialization | Checksum: 20fb4d146

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 832 ; free virtual = 1585

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1970dffeb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 816 ; free virtual = 1570

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 794 ; free virtual = 1561

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18087ef29

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 794 ; free virtual = 1561
Phase 2 Global Placement | Checksum: 19f23a43c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 798 ; free virtual = 1566

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19f23a43c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 798 ; free virtual = 1566

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a4107511

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 782 ; free virtual = 1551

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e8e2837e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 782 ; free virtual = 1551

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f4536b9c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 782 ; free virtual = 1551

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c71e8f80

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 781 ; free virtual = 1550

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e70202ce

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 781 ; free virtual = 1551

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1248eadfd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 781 ; free virtual = 1551
Phase 3 Detail Placement | Checksum: 1248eadfd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 781 ; free virtual = 1551

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 198b434f7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 198b434f7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 774 ; free virtual = 1555
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.695. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d1b398c7

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 774 ; free virtual = 1555
Phase 4.1 Post Commit Optimization | Checksum: 1d1b398c7

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 774 ; free virtual = 1555

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d1b398c7

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 775 ; free virtual = 1557

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d1b398c7

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 775 ; free virtual = 1557

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 775 ; free virtual = 1557
Phase 4.4 Final Placement Cleanup | Checksum: 1efa57235

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 775 ; free virtual = 1557
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1efa57235

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 775 ; free virtual = 1557
Ending Placer Task | Checksum: 104fa06d7

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 795 ; free virtual = 1577
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:46 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 795 ; free virtual = 1577
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 795 ; free virtual = 1577
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 781 ; free virtual = 1574
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 756 ; free virtual = 1569
INFO: [Common 17-1381] The checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 773 ; free virtual = 1573
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 767 ; free virtual = 1567
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 772 ; free virtual = 1573
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 3 CPUs
Checksum: PlaceDB: 523cd370 ConstDB: 0 ShapeSum: b2bd3367 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1516a64c3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 619 ; free virtual = 1429
Post Restoration Checksum: NetGraph: 67745366 NumContArr: e9f6115d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1516a64c3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 595 ; free virtual = 1405

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1516a64c3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 581 ; free virtual = 1394

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1516a64c3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 581 ; free virtual = 1394
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20375e7c1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 554 ; free virtual = 1369
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.831  | TNS=0.000  | WHS=-0.305 | THS=-394.067|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 19772e11f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 549 ; free virtual = 1365
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.831  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 200dbdd3f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 545 ; free virtual = 1361
Phase 2 Router Initialization | Checksum: 19320053f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 545 ; free virtual = 1361

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c16c8925

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 542 ; free virtual = 1359

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2520
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ed2986f3

Time (s): cpu = 00:01:14 ; elapsed = 00:00:46 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 529 ; free virtual = 1357

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 260ca3b0f

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 528 ; free virtual = 1355
Phase 4 Rip-up And Reroute | Checksum: 260ca3b0f

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 528 ; free virtual = 1355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2859d943f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:47 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 528 ; free virtual = 1355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1cb1b42fc

Time (s): cpu = 00:01:17 ; elapsed = 00:00:48 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 528 ; free virtual = 1355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cb1b42fc

Time (s): cpu = 00:01:17 ; elapsed = 00:00:48 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 528 ; free virtual = 1355
Phase 5 Delay and Skew Optimization | Checksum: 1cb1b42fc

Time (s): cpu = 00:01:17 ; elapsed = 00:00:48 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 528 ; free virtual = 1355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25c90748c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:48 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 528 ; free virtual = 1355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 207420989

Time (s): cpu = 00:01:18 ; elapsed = 00:00:49 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 527 ; free virtual = 1355
Phase 6 Post Hold Fix | Checksum: 207420989

Time (s): cpu = 00:01:18 ; elapsed = 00:00:49 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 527 ; free virtual = 1355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.44797 %
  Global Horizontal Routing Utilization  = 4.25689 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d0fb2e0a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 527 ; free virtual = 1355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d0fb2e0a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 527 ; free virtual = 1355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1809cdae3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 525 ; free virtual = 1353

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.601  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1809cdae3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 528 ; free virtual = 1355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 549 ; free virtual = 1377

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 549 ; free virtual = 1377
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 549 ; free virtual = 1377
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 535 ; free virtual = 1374
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 500 ; free virtual = 1368
INFO: [Common 17-1381] The checkpoint '/home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2879.961 ; gain = 0.000 ; free physical = 525 ; free virtual = 1366
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 3 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/eolmos/ECE-153A-Labs/Lab2B/Lab2B.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2888.965 ; gain = 0.000 ; free physical = 430 ; free virtual = 1272
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
149 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2911.984 ; gain = 23.020 ; free physical = 382 ; free virtual = 1238
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 3 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 3 CPUs
INFO: [Memdata 28-208] The XPM instance: <system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/spi>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/spi>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 3 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out on the system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 3 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3275.738 ; gain = 363.754 ; free physical = 470 ; free virtual = 1165
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 20:48:20 2019...
