# half-adder-verilog
## Description This project demonstrates the implementation of a Half Adder using Verilog HDL. It performs addition of two single-bit inputs and generates Sum and Carry outputs. The functionality is verified through a testbench and simulation.
