#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000009ce6a0 .scope module, "ram_tb" "ram_tb" 2 4;
 .timescale -9 -9;
P_0000000002738070 .param/l "period" 1 2 9, +C4<00000000000000000000000000010100>;
v000000000278f3a0_0 .var "addr", 7 0;
v000000000278f440_0 .var "clk", 0 0;
v000000000278f4e0_0 .var "dataIn", 31 0;
v000000000278f580_0 .net "dataOut", 31 0, v000000000278f1c0_0;  1 drivers
v000000000278f620_0 .var "wrEnable", 0 0;
S_00000000009ce820 .scope module, "UUT" "ram" 2 19, 3 1 0, S_00000000009ce6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "addr"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "wrEnable"
    .port_info 4 /OUTPUT 32 "dataOut"
P_0000000002737770 .param/l "BUS_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
v000000000273bfd0_0 .net "addr", 7 0, v000000000278f3a0_0;  1 drivers
v00000000009ce9a0_0 .net "clk", 0 0, v000000000278f440_0;  1 drivers
v000000000278f120_0 .net "dataIn", 31 0, v000000000278f4e0_0;  1 drivers
v000000000278f1c0_0 .var "dataOut", 31 0;
v000000000278f260 .array "memory", 255 0, 31 0;
v000000000278f300_0 .net "wrEnable", 0 0, v000000000278f620_0;  1 drivers
E_00000000027377b0 .event posedge, v00000000009ce9a0_0;
    .scope S_00000000009ce820;
T_0 ;
    %vpi_call 3 13 "$readmemh", "memory.hex", v000000000278f260 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000000009ce820;
T_1 ;
    %wait E_00000000027377b0;
    %load/vec4 v000000000278f300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000000000278f120_0;
    %load/vec4 v000000000273bfd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000000000278f260, 4, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000278f300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000000000273bfd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000278f260, 4;
    %store/vec4 v000000000278f1c0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000000000278f1c0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000009ce6a0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278f440_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278f440_0, 0, 1;
    %delay 20, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000009ce6a0;
T_3 ;
    %vpi_call 2 28 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000000009ce6a0 {0 0 0};
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278f620_0, 0, 1;
    %pushi/vec4 3237998080, 0, 32;
    %store/vec4 v000000000278f4e0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000278f3a0_0, 0, 8;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278f620_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000278f3a0_0, 0, 8;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000000000278f3a0_0, 0, 8;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 120, 0, 8;
    %store/vec4 v000000000278f3a0_0, 0, 8;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %vpi_call 2 42 "$stop" {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\ram_tb.v";
    "./ram.v";
