1:22:11 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 13:22:15 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module counter25Bit
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:22:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Selected library: work cell: counter25Bit view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Selected library: work cell: counter25Bit view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:22:16 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:22:16 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Selected library: work cell: counter25Bit view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Selected library: work cell: counter25Bit view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:22:17 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 13:22:17 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist counter25Bit

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
counter25Bit|clk     244.8 MHz     4.085         inferred     Autoconstr_clkgroup_0     28   
=============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock counter25Bit|clk which controls 28 sequential elements including counter[27:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 13:22:17 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 13:22:18 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  29 /        28
   2		0h:00m:00s		    -1.86ns		  29 /        28

   3		0h:00m:00s		    -1.86ns		  29 /        28

   4		0h:00m:00s		    -1.86ns		  29 /        28
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":5:6:5:8|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               28         counter[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock counter25Bit|clk with period 8.09ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 13:22:18 2020
#


Top view:               counter25Bit
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
counter25Bit|clk     123.5 MHz     105.0 MHz     8.094         9.523         -1.429     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
counter25Bit|clk  counter25Bit|clk  |  8.094       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter25Bit|clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                                 Arrival           
Instance       Reference            Type         Pin     Net            Time        Slack 
               Clock                                                                      
------------------------------------------------------------------------------------------
counter[1]     counter25Bit|clk     SB_DFFSR     Q       counter[1]     0.796       -1.429
counter[0]     counter25Bit|clk     SB_DFFSR     Q       counter[0]     0.796       -1.235
counter[2]     counter25Bit|clk     SB_DFFSR     Q       counter[2]     0.796       -1.228
counter[3]     counter25Bit|clk     SB_DFFSR     Q       counter[3]     0.796       -1.029
counter[4]     counter25Bit|clk     SB_DFFSR     Q       counter[4]     0.796       -0.829
counter[5]     counter25Bit|clk     SB_DFFSR     Q       counter[5]     0.796       -0.628
counter[6]     counter25Bit|clk     SB_DFFSR     Q       counter[6]     0.796       -0.428
counter[7]     counter25Bit|clk     SB_DFFSR     Q       counter[7]     0.796       -0.229
counter[8]     counter25Bit|clk     SB_DFFSR     Q       counter[8]     0.796       -0.029
counter[9]     counter25Bit|clk     SB_DFFSR     Q       counter[9]     0.796       0.172 
==========================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                      Required           
Instance        Reference            Type         Pin     Net                 Time         Slack 
                Clock                                                                            
-------------------------------------------------------------------------------------------------
counter[27]     counter25Bit|clk     SB_DFFSR     D       counter_RNO[27]     7.939        -1.429
counter[26]     counter25Bit|clk     SB_DFFSR     D       counter_RNO[26]     7.939        -1.228
counter[25]     counter25Bit|clk     SB_DFFSR     D       counter_RNO[25]     7.939        -1.029
counter[24]     counter25Bit|clk     SB_DFFSR     D       counter_RNO[24]     7.939        -0.829
counter[23]     counter25Bit|clk     SB_DFFSR     D       counter_RNO[23]     7.939        -0.628
counter[22]     counter25Bit|clk     SB_DFFSR     D       counter_RNO[22]     7.939        -0.428
counter[21]     counter25Bit|clk     SB_DFFSR     D       counter_RNO[21]     7.939        -0.229
counter[20]     counter25Bit|clk     SB_DFFSR     D       counter_RNO[20]     7.939        -0.029
counter[19]     counter25Bit|clk     SB_DFFSR     D       counter_RNO[19]     7.939        0.172 
counter[18]     counter25Bit|clk     SB_DFFSR     D       counter_RNO[18]     7.939        0.372 
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                27
    Starting point:                          counter[1] / Q
    Ending point:                            counter[27] / D
    The start point is clocked by            counter25Bit|clk [rising] on pin C
    The end   point is clocked by            counter25Bit|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]               Net          -        -       0.834     -           2         
un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1        Net          -        -       0.014     -           2         
un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2        Net          -        -       0.014     -           2         
un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3        Net          -        -       0.014     -           2         
un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4        Net          -        -       0.014     -           2         
un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5        Net          -        -       0.014     -           2         
un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6        Net          -        -       0.014     -           2         
un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7        Net          -        -       0.014     -           2         
un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8        Net          -        -       0.014     -           2         
un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9        Net          -        -       0.014     -           2         
un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10       Net          -        -       0.014     -           2         
un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11       Net          -        -       0.014     -           2         
un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12       Net          -        -       0.014     -           2         
un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13       Net          -        -       0.014     -           2         
un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14       Net          -        -       0.014     -           2         
un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15       Net          -        -       0.014     -           2         
un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16       Net          -        -       0.014     -           2         
un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17       Net          -        -       0.014     -           2         
un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18       Net          -        -       0.014     -           2         
un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19       Net          -        -       0.014     -           2         
un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20       Net          -        -       0.014     -           2         
un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21       Net          -        -       0.014     -           2         
un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22       Net          -        -       0.014     -           2         
un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23       Net          -        -       0.014     -           2         
un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_24       Net          -        -       0.014     -           2         
un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_25       Net          -        -       0.014     -           2         
un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
un3_counter_cry_26       Net          -        -       0.386     -           1         
counter_RNO[27]          SB_LUT4      I3       In      -         7.395       -         
counter_RNO[27]          SB_LUT4      O        Out     0.465     7.861       -         
counter_RNO[27]          Net          -        -       1.507     -           1         
counter[27]              SB_DFFSR     D        In      -         9.367       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.522 is 6.445(67.7%) logic and 3.077(32.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.174
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.235

    Number of logic level(s):                27
    Starting point:                          counter[0] / Q
    Ending point:                            counter[27] / D
    The start point is clocked by            counter25Bit|clk [rising] on pin C
    The end   point is clocked by            counter25Bit|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]               Net          -        -       0.834     -           3         
un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1        Net          -        -       0.014     -           2         
un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2        Net          -        -       0.014     -           2         
un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3        Net          -        -       0.014     -           2         
un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4        Net          -        -       0.014     -           2         
un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5        Net          -        -       0.014     -           2         
un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6        Net          -        -       0.014     -           2         
un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7        Net          -        -       0.014     -           2         
un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8        Net          -        -       0.014     -           2         
un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9        Net          -        -       0.014     -           2         
un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10       Net          -        -       0.014     -           2         
un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11       Net          -        -       0.014     -           2         
un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12       Net          -        -       0.014     -           2         
un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13       Net          -        -       0.014     -           2         
un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14       Net          -        -       0.014     -           2         
un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15       Net          -        -       0.014     -           2         
un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16       Net          -        -       0.014     -           2         
un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17       Net          -        -       0.014     -           2         
un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18       Net          -        -       0.014     -           2         
un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19       Net          -        -       0.014     -           2         
un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20       Net          -        -       0.014     -           2         
un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21       Net          -        -       0.014     -           2         
un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22       Net          -        -       0.014     -           2         
un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23       Net          -        -       0.014     -           2         
un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
un3_counter_cry_24       Net          -        -       0.014     -           2         
un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
un3_counter_cry_25       Net          -        -       0.014     -           2         
un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.630       -         
un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     6.816       -         
un3_counter_cry_26       Net          -        -       0.386     -           1         
counter_RNO[27]          SB_LUT4      I3       In      -         7.202       -         
counter_RNO[27]          SB_LUT4      O        Out     0.465     7.667       -         
counter_RNO[27]          Net          -        -       1.507     -           1         
counter[27]              SB_DFFSR     D        In      -         9.174       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.329 is 6.252(67.0%) logic and 3.077(33.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          counter[2] / Q
    Ending point:                            counter[27] / D
    The start point is clocked by            counter25Bit|clk [rising] on pin C
    The end   point is clocked by            counter25Bit|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[2]               Net          -        -       0.834     -           2         
un3_counter_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
un3_counter_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_2        Net          -        -       0.014     -           2         
un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_3        Net          -        -       0.014     -           2         
un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_4        Net          -        -       0.014     -           2         
un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_5        Net          -        -       0.014     -           2         
un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_6        Net          -        -       0.014     -           2         
un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_7        Net          -        -       0.014     -           2         
un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_8        Net          -        -       0.014     -           2         
un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_9        Net          -        -       0.014     -           2         
un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_10       Net          -        -       0.014     -           2         
un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_11       Net          -        -       0.014     -           2         
un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_12       Net          -        -       0.014     -           2         
un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_13       Net          -        -       0.014     -           2         
un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_14       Net          -        -       0.014     -           2         
un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_15       Net          -        -       0.014     -           2         
un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.623       -         
un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_16       Net          -        -       0.014     -           2         
un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.823       -         
un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_17       Net          -        -       0.014     -           2         
un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.023       -         
un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_18       Net          -        -       0.014     -           2         
un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.223       -         
un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_19       Net          -        -       0.014     -           2         
un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.423       -         
un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_20       Net          -        -       0.014     -           2         
un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.623       -         
un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_21       Net          -        -       0.014     -           2         
un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.823       -         
un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_22       Net          -        -       0.014     -           2         
un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.023       -         
un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_23       Net          -        -       0.014     -           2         
un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.223       -         
un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_24       Net          -        -       0.014     -           2         
un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.423       -         
un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_25       Net          -        -       0.014     -           2         
un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.623       -         
un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_26       Net          -        -       0.386     -           1         
counter_RNO[27]          SB_LUT4      I3       In      -         7.195       -         
counter_RNO[27]          SB_LUT4      O        Out     0.465     7.660       -         
counter_RNO[27]          Net          -        -       1.507     -           1         
counter[27]              SB_DFFSR     D        In      -         9.168       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          counter[1] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            counter25Bit|clk [rising] on pin C
    The end   point is clocked by            counter25Bit|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]               Net          -        -       0.834     -           2         
un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1        Net          -        -       0.014     -           2         
un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2        Net          -        -       0.014     -           2         
un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3        Net          -        -       0.014     -           2         
un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4        Net          -        -       0.014     -           2         
un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5        Net          -        -       0.014     -           2         
un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6        Net          -        -       0.014     -           2         
un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7        Net          -        -       0.014     -           2         
un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8        Net          -        -       0.014     -           2         
un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9        Net          -        -       0.014     -           2         
un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10       Net          -        -       0.014     -           2         
un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11       Net          -        -       0.014     -           2         
un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12       Net          -        -       0.014     -           2         
un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13       Net          -        -       0.014     -           2         
un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14       Net          -        -       0.014     -           2         
un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15       Net          -        -       0.014     -           2         
un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16       Net          -        -       0.014     -           2         
un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17       Net          -        -       0.014     -           2         
un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18       Net          -        -       0.014     -           2         
un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19       Net          -        -       0.014     -           2         
un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20       Net          -        -       0.014     -           2         
un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21       Net          -        -       0.014     -           2         
un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22       Net          -        -       0.014     -           2         
un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23       Net          -        -       0.014     -           2         
un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_24       Net          -        -       0.014     -           2         
un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_25       Net          -        -       0.386     -           2         
counter_RNO[26]          SB_LUT4      I3       In      -         7.195       -         
counter_RNO[26]          SB_LUT4      O        Out     0.465     7.660       -         
counter_RNO[26]          Net          -        -       1.507     -           1         
counter[26]              SB_DFFSR     D        In      -         9.168       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.035

    Number of logic level(s):                26
    Starting point:                          counter[0] / Q
    Ending point:                            counter[26] / D
    The start point is clocked by            counter25Bit|clk [rising] on pin C
    The end   point is clocked by            counter25Bit|clk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]               Net          -        -       0.834     -           3         
un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1        Net          -        -       0.014     -           2         
un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2        Net          -        -       0.014     -           2         
un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3        Net          -        -       0.014     -           2         
un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4        Net          -        -       0.014     -           2         
un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5        Net          -        -       0.014     -           2         
un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6        Net          -        -       0.014     -           2         
un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7        Net          -        -       0.014     -           2         
un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8        Net          -        -       0.014     -           2         
un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9        Net          -        -       0.014     -           2         
un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10       Net          -        -       0.014     -           2         
un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11       Net          -        -       0.014     -           2         
un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12       Net          -        -       0.014     -           2         
un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13       Net          -        -       0.014     -           2         
un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14       Net          -        -       0.014     -           2         
un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15       Net          -        -       0.014     -           2         
un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16       Net          -        -       0.014     -           2         
un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17       Net          -        -       0.014     -           2         
un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18       Net          -        -       0.014     -           2         
un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19       Net          -        -       0.014     -           2         
un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20       Net          -        -       0.014     -           2         
un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21       Net          -        -       0.014     -           2         
un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22       Net          -        -       0.014     -           2         
un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23       Net          -        -       0.014     -           2         
un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
un3_counter_cry_24       Net          -        -       0.014     -           2         
un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
un3_counter_cry_25       Net          -        -       0.386     -           2         
counter_RNO[26]          SB_LUT4      I3       In      -         7.002       -         
counter_RNO[26]          SB_LUT4      O        Out     0.465     7.467       -         
counter_RNO[26]          Net          -        -       1.507     -           1         
counter[26]              SB_DFFSR     D        In      -         8.974       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.129 is 6.066(66.4%) logic and 3.063(33.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for counter25Bit 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        26 uses
SB_DFFSR        28 uses
SB_GB           1 use
SB_LUT4         29 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (0%)
Total load per clock:
   counter25Bit|clk: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 13:22:18 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin CLOCK_16 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin RESET doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin SHIFT_CLK doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed0 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed1 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed2 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed4 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed5 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed6 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-counter25Bit...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: counter25Bit

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-counter25Bit" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\counter25Bit_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-counter25Bit --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\counter25Bit_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-counter25Bit
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-counter25Bit/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.4 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: counter25Bit|clk | Frequency: 121.47 MHz | Target: 123.61 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-counter25Bit" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\counter25Bit_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\counter25Bit_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 48
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-counter25Bit" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\counter25Bit_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\counter25Bit_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 48
used logic cells: 30
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\counter25Bit_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\counter25Bit_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-counter25Bit" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\counter25Bit_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\counter25Bit_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-counter25Bit C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\counter25Bit_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\counter25Bit_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design counter25Bit
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 58 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design counter25Bit
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\counter25Bit_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\counter25Bit_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-counter25Bit" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\counter25Bit_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\counter25Bit_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\counter25Bit_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\counter25Bit_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-counter25Bit" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\counter25Bit_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\counter25Bit_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\counter25Bit_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-counter25Bit --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\counter25Bit_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\counter25Bit_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\counter25Bit_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-counter25Bit" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 13:23:24 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":16:10:16:14|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":20:10:20:14|Specified digits overflow the number's size
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:20:33:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":40:11:40:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:13:43:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed6, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 6 to 2 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:23:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:23:24 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:23:24 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:23:25 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 13:23:25 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":40:11:40:28|Removing instance HexDecoderInstance (in view: work.DarkTower(verilog)) of type view:work.HexDecoder(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 13:23:25 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 13:23:25 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 13:23:26 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 13:23:26 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Gilead_Implmnt: newer file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal testLed6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_GREEN_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_BLUE_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_RED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLOCK_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RESET, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 13:26:09 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:20:33:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":40:11:40:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:13:43:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed6, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 6 to 2 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:26:09 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:26:09 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:26:09 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:26:11 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 13:26:11 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":40:11:40:28|Removing instance HexDecoderInstance (in view: work.DarkTower(verilog)) of type view:work.HexDecoder(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 13:26:11 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 13:26:11 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 13:26:12 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 13:26:12 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal testLed6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_GREEN_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_BLUE_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_RED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLOCK_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RESET, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 13:27:31 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:20:33:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":40:11:40:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:13:43:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed6, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@W: CL260 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bit 6 of dataOut[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 3 to 2 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:27:31 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:27:31 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:27:31 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:27:32 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 13:27:32 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":40:11:40:28|Removing instance HexDecoderInstance (in view: work.DarkTower(verilog)) of type view:work.HexDecoder(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":8:0:8:5|Removing sequential instance dataOut_1[5:4] (in view: work.HexDecoder(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 13:27:32 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 13:27:32 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 13:27:33 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 13:27:33 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal testLed6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_GREEN_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_BLUE_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_RED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLOCK_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RESET, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 13:57:06 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:20:33:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:11:43:28|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@W: CL260 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bit 6 of dataOut[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 3 to 2 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:57:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:57:06 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:57:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 13:57:07 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 13:57:08 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     244.8 MHz     4.085         inferred     Autoconstr_clkgroup_0     30   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 30 sequential elements including HexDecoderInstance.counter25BitInstance.counter[27:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":30:13:30:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":30:13:30:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 13:57:08 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:05:21 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: CG358 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":46:4:46:9|Expecting '.' or '.*'
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:05:21 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:05:21 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:05:39 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
Verilog syntax check successful!
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:20:33:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":46:11:46:11|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@W: CL260 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bit 6 of dataOut[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 3 to 2 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:05:40 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:05:40 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:05:40 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:05:41 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:05:41 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     244.8 MHz     4.085         inferred     Autoconstr_clkgroup_0     30   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":17:0:17:5|Found inferred clock DarkTower|CLOCK_16 which controls 30 sequential elements including HexDecoderInstance.counter25BitInstance.counter[27:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":30:13:30:32|Found multiple drivers on net GND (in view: work.HexDecoder(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.HexDecoder(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) pin:msb_counterOut[3] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 3: Direction is (Output ) pin:msb_counterOut[2] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 4: Direction is (Output ) pin:msb_counterOut[1] inst:counter25BitInstance of work.counter25Bit(verilog)
Connection 5: Direction is (Output ) pin:msb_counterOut[0] inst:counter25BitInstance of work.counter25Bit(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":30:13:30:32|Net GND in work.HexDecoder(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:05:41 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:08:06 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":22:20:22:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[6] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[5] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[4] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 6 to 4 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":46:11:46:11|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:08:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:08:06 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:08:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:08:07 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:08:07 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":43:11:43:28|Removing instance HexDecoderInstance (in view: work.DarkTower(verilog)) of type view:work.HexDecoder(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:08:07 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 14:08:07 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 14:08:08 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:08:08 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_GREEN_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_BLUE_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_RED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLOCK_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RESET, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:14:11 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":22:20:22:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":46:11:46:11|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed6, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:25:6:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":7:25:7:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":11:25:11:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:14:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:14:11 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:14:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:14:12 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:14:12 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":43:11:43:28|Removing instance HexDecoderInstance (in view: work.DarkTower(verilog)) of type view:work.HexDecoder(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:14:13 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 14:14:13 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":11:25:11:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":7:25:7:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:25:6:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 14:14:13 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:14:13 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...
Warning: The terminal testLed6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SHIFT_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_GREEN_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_BLUE_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LATCH_CLK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_RED_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal testLed4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal DATA_OUT_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLOCK_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RESET, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:18:51 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":28:11:28:20|busForLEDs is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":16:10:16:14|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":20:10:20:14|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:20:33:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":32:18:32:27|Index 1 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:18:33:27|Index 2 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":34:18:34:27|Index 3 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":35:18:35:27|Index 4 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":36:18:36:27|Index 5 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":37:18:37:27|Index 6 is out of range for variable busForLEDs
@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":48:11:48:11|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":49:13:49:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":49:13:49:22|An input port (port busForLEDs) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|Removing wire LED_RED, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|Removing wire LED_GREEN, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|Removing wire LED_BLUE, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|Removing wire DATA_OUT, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|Removing wire LATCH_CLK, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|Removing wire SHIFT_CLK, as there is no assignment to it.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":8:25:8:31|*Output LED_RED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":9:25:9:33|*Output LED_GREEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":10:25:10:32|*Output LED_BLUE has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":12:25:12:32|*Output DATA_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":13:25:13:33|*Output LATCH_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":14:25:14:33|*Output SHIFT_CLK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:30|Input BUTTON0 is unused.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 6 to 2 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:18:51 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:18:51 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:18:51 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:18:52 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:18:52 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":12:25:12:32|Tristate driver DATA_OUT (in view: work.DarkTower(verilog)) on net DATA_OUT (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":13:25:13:33|Tristate driver LATCH_CLK (in view: work.DarkTower(verilog)) on net LATCH_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":10:25:10:32|Tristate driver LED_BLUE (in view: work.DarkTower(verilog)) on net LED_BLUE (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":9:25:9:33|Tristate driver LED_GREEN (in view: work.DarkTower(verilog)) on net LED_GREEN (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":8:25:8:31|Tristate driver LED_RED (in view: work.DarkTower(verilog)) on net LED_RED (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":14:25:14:33|Tristate driver SHIFT_CLK (in view: work.DarkTower(verilog)) on net SHIFT_CLK (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":45:11:45:28|Removing instance HexDecoderInstance (in view: work.DarkTower(verilog)) of type view:work.HexDecoder(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:24:6:33|Found multiple drivers on net GND (in view: work.DarkTower(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.DarkTower(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) port:busForLEDs of work.DarkTower(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:24:6:33|Net GND in work.DarkTower(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:18:53 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:21:59 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":28:11:28:20|busForLEDs is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":22:20:22:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":19:13:19:32|Removing instance counter25BitInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[5] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[3] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[1] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 6 to 1 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":32:18:32:27|Index 1 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:18:33:27|Index 2 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":34:18:34:27|Index 3 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":35:18:35:27|Index 4 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":36:18:36:27|Index 5 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":37:18:37:27|Index 6 is out of range for variable busForLEDs
@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":48:11:48:11|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":49:13:49:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":49:13:49:22|An input port (port busForLEDs) is the target of an assignment - please check if this is intentional
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":5:12:5:17|Input dataIn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:22:00 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:22:00 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:22:00 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:22:01 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:22:01 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     1    
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":8:0:8:5|Found inferred clock DarkTower|CLOCK_16 which controls 1 sequential elements including HexDecoderInstance.dataOut_1[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:22:01 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 14:22:01 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@A: BN321 |Found multiple drivers on net testLed0 (in view: work.DarkTower(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net testLed0 (in view: work.DarkTower(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:Q[0] inst:HexDecoderInstance.dataOut_1[0] of PrimLib.dff(prim)
Connection 2: Direction is (Output ) port:busForLEDs of work.DarkTower(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:7:2:15|Net testLed0 (in view: work.DarkTower(verilog)) has multiple drivers 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:22:01 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:22:57 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":28:11:28:20|busForLEDs is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":22:20:22:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":19:13:19:32|Removing instance counter25BitInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[6] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[5] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[4] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[3] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[2] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[1] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 6 to 1 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":32:18:32:27|Index 1 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:18:33:27|Index 2 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":34:18:34:27|Index 3 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":35:18:35:27|Index 4 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":36:18:36:27|Index 5 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":37:18:37:27|Index 6 is out of range for variable busForLEDs
@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":48:11:48:11|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":49:13:49:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":49:13:49:22|An input port (port busForLEDs) is the target of an assignment - please check if this is intentional
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":5:12:5:17|Input dataIn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:22:58 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:22:58 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:22:58 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:22:59 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:22:59 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     1    
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":8:0:8:5|Found inferred clock DarkTower|CLOCK_16 which controls 1 sequential elements including HexDecoderInstance.dataOut_1[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:22:59 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 14:22:59 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@A: BN321 |Found multiple drivers on net testLed0 (in view: work.DarkTower(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net testLed0 (in view: work.DarkTower(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:Q[0] inst:HexDecoderInstance.dataOut_1[0] of PrimLib.dff(prim)
Connection 2: Direction is (Output ) port:busForLEDs of work.DarkTower(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:7:2:15|Net testLed0 (in view: work.DarkTower(verilog)) has multiple drivers 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:23:00 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:24:18 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":28:11:28:20|busForLEDs is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":22:20:22:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":19:13:19:32|Removing instance counter25BitInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[6] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[5] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[4] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[3] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[2] is always 0.
@N: CL189 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Register bit dataOut[1] is always 0.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 6 to 1 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":49:11:49:11|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":50:13:50:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":50:13:50:22|An input port (port busForLEDs) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|Removing wire testLed0, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|Removing wire testLed1, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed2, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed3, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:25:21:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":22:25:22:32|Removing wire testLed6, as there is no assignment to it.
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":46:11:46:28|Removing instance HexDecoderInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|*Output testLed0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|*Output testLed1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:25:21:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":22:25:22:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":3:24:3:28|Input RESET is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:24:6:33|Input busForLEDs is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":5:12:5:17|Input dataIn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:24:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:24:18 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:24:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:24:19 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:24:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":21:25:21:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":22:25:22:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":22:25:22:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":21:25:21:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:24:20 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 14:24:20 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":22:25:22:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":21:25:21:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 14:24:21 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 10
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:24:21 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:24:55 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":28:11:28:20|busForLEDs is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":16:10:16:14|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":20:10:20:14|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":33:20:33:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":49:11:49:11|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":50:13:50:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":50:13:50:22|An input port (port busForLEDs) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|Removing wire testLed0, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|Removing wire testLed1, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed2, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed3, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:25:21:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":22:25:22:32|Removing wire testLed6, as there is no assignment to it.
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":46:11:46:28|Removing instance HexDecoderInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|*Output testLed0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|*Output testLed1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:25:21:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":22:25:22:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":3:24:3:28|Input RESET is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:24:6:33|Input busForLEDs is unused.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 6 to 2 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:24:55 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:24:55 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:24:55 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:24:56 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:24:56 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":21:25:21:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":22:25:22:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":22:25:22:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":21:25:21:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:24:56 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 14:24:57 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":22:25:22:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":21:25:21:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 14:24:57 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 10
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:24:57 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:27:46 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":28:11:28:20|busForLEDs is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":16:10:16:14|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":17:10:17:14|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v changed - recompiling
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":25:20:25:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":49:11:49:11|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":50:13:50:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":50:13:50:22|An input port (port busForLEDs) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|Removing wire testLed0, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|Removing wire testLed1, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|Removing wire testLed2, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|Removing wire testLed3, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|Removing wire testLed4, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:25:21:32|Removing wire testLed5, as there is no assignment to it.
@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":22:25:22:32|Removing wire testLed6, as there is no assignment to it.
@W: CL168 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":46:11:46:28|Removing instance HexDecoderInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":16:25:16:32|*Output testLed0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":17:25:17:32|*Output testLed1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":18:25:18:32|*Output testLed2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":19:25:19:32|*Output testLed3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":20:25:20:32|*Output testLed4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":21:25:21:32|*Output testLed5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":22:25:22:32|*Output testLed6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":3:24:3:28|Input RESET is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":6:24:6:33|Input busForLEDs is unused.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 6 to 2 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:27:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:27:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:27:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:27:47 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:27:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":21:25:21:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":22:25:22:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":22:25:22:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":21:25:21:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:27:48 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 14:27:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":22:25:22:32|Tristate driver testLed6 (in view: work.DarkTower(verilog)) on net testLed6 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":21:25:21:32|Tristate driver testLed5 (in view: work.DarkTower(verilog)) on net testLed5 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":20:25:20:32|Tristate driver testLed4 (in view: work.DarkTower(verilog)) on net testLed4 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":19:25:19:32|Tristate driver testLed3 (in view: work.DarkTower(verilog)) on net testLed3 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":18:25:18:32|Tristate driver testLed2 (in view: work.DarkTower(verilog)) on net testLed2 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":17:25:17:32|Tristate driver testLed1 (in view: work.DarkTower(verilog)) on net testLed1 (in view: work.DarkTower(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":16:25:16:32|Tristate driver testLed0 (in view: work.DarkTower(verilog)) on net testLed0 (in view: work.DarkTower(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 14:27:48 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 10
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:27:48 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:28:15 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":28:11:28:20|busForLEDs is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":16:10:16:14|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":17:10:17:14|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":25:20:25:25|An input port (port dataIn) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:18:33:27|Index 1 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":34:18:34:27|Index 2 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":35:18:35:27|Index 3 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":36:18:36:27|Index 4 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":37:18:37:27|Index 5 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":38:18:38:27|Index 6 is out of range for variable busForLEDs
@W: CG781 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":49:11:49:11|Input dataIn on instance HexDecoderInstance is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":50:13:50:22|Port-width mismatch for port dataOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":50:13:50:22|An input port (port busForLEDs) is the target of an assignment - please check if this is intentional
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 6 to 2 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:28:16 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:28:16 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:28:16 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:28:17 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:28:17 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":8:0:8:5|Removing sequential instance dataOut_1[1:0] (in view: work.HexDecoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":46:11:46:28|Removing instance HexDecoderInstance (in view: work.DarkTower(verilog)) of type view:work.HexDecoder(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

@A: BN321 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:24:6:33|Found multiple drivers on net GND (in view: work.DarkTower(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net GND (in view: work.DarkTower(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
Connection 2: Direction is (Output ) port:busForLEDs of work.DarkTower(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":6:24:6:33|Net GND in work.DarkTower(verilog) has multiple drivers. 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:28:17 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:34:34 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":28:11:28:20|busForLEDs is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@E: CG342 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":16:8:16:21|Expecting target variable, found msb_counterOut -- possible misspelling
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":27:27:27:31|Specified digits overflow the number's size
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":34:0:34:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":16:10:16:14|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":17:10:17:14|Specified digits overflow the number's size
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:34:34 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:34:34 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:35:05 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":28:11:28:20|busForLEDs is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@E: CG342 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":16:8:16:21|Expecting target variable, found msb_counterOut -- possible misspelling
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":27:27:27:31|Specified digits overflow the number's size
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":34:0:34:8|Expecting endmodule
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":16:10:16:14|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":17:10:17:14|Specified digits overflow the number's size
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:35:06 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:35:06 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:35:33 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":28:11:28:20|busForLEDs is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":27:27:27:31|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":16:10:16:14|Specified digits overflow the number's size
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":17:10:17:14|Specified digits overflow the number's size
Verilog syntax check successful!
Selecting top level module HexDecoder
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Synthesizing module HexDecoder in library work.

@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":8:0:8:5|Pruning register bits 6 to 2 of dataOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:35:33 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Selected library: work cell: HexDecoder view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Selected library: work cell: HexDecoder view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:35:33 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:35:33 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Selected library: work cell: HexDecoder view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\HexDecoder.v":2:7:2:16|Selected library: work cell: HexDecoder view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:35:35 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:35:35 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist HexDecoder

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                     Clock
Clock              Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------
HexDecoder|clk     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     2    
===========================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":8:0:8:5|Found inferred clock HexDecoder|clk which controls 2 sequential elements including dataOut_1[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:35:35 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 14:35:35 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   3 /         2



@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\hexdecoder.v":4:6:4:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               2          dataOut_1[0]   
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock HexDecoder|clk with period 3.95ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 14:35:36 2020
#


Top view:               HexDecoder
Requested Frequency:    253.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.697

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
HexDecoder|clk     253.2 MHz     215.2 MHz     3.949         4.646         -0.697     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------
HexDecoder|clk  HexDecoder|clk  |  3.949       -0.697  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: HexDecoder|clk
====================================



Starting Points with Worst Slack
********************************

                 Starting                                               Arrival           
Instance         Reference          Type       Pin     Net              Time        Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
dataOut_1[0]     HexDecoder|clk     SB_DFF     Q       dataOut_c[6]     0.796       -0.697
dataOut_1[1]     HexDecoder|clk     SB_DFF     Q       dataOut_c[5]     0.796       -0.697
==========================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                              Required           
Instance         Reference          Type       Pin     Net             Time         Slack 
                 Clock                                                                    
------------------------------------------------------------------------------------------
dataOut_1[0]     HexDecoder|clk     SB_DFF     D       dataOut_1_2     3.794        -0.697
dataOut_1[1]     HexDecoder|clk     SB_DFF     D       dataOut_1_1     3.794        -0.697
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.949
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.794

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.697

    Number of logic level(s):                1
    Starting point:                          dataOut_1[0] / Q
    Ending point:                            dataOut_1[0] / D
    The start point is clocked by            HexDecoder|clk [rising] on pin C
    The end   point is clocked by            HexDecoder|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
dataOut_1[0]         SB_DFF      Q        Out     0.796     0.796       -         
dataOut_c[6]         Net         -        -       1.599     -           5         
dataOut_1_RNO[0]     SB_LUT4     I1       In      -         2.395       -         
dataOut_1_RNO[0]     SB_LUT4     O        Out     0.589     2.984       -         
dataOut_1_2          Net         -        -       1.507     -           1         
dataOut_1[0]         SB_DFF      D        In      -         4.491       -         
==================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.949
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.794

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.697

    Number of logic level(s):                1
    Starting point:                          dataOut_1[1] / Q
    Ending point:                            dataOut_1[1] / D
    The start point is clocked by            HexDecoder|clk [rising] on pin C
    The end   point is clocked by            HexDecoder|clk [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
dataOut_1[1]         SB_DFF      Q        Out     0.796     0.796       -         
dataOut_c[5]         Net         -        -       1.599     -           4         
dataOut_1_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
dataOut_1_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
dataOut_1_1          Net         -        -       1.507     -           1         
dataOut_1[1]         SB_DFF      D        In      -         4.491       -         
==================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for HexDecoder 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_DFF          2 uses
SB_LUT4         3 uses

I/O ports: 13
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   2 (0%)
Total load per clock:
   HexDecoder|clk: 1

@S |Mapping Summary:
Total  LUTs: 3 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3 = 3 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:35:36 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin CLOCK_16 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin RESET doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin SHIFT_CLK doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed0 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed1 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed2 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed4 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed5 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed6 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-HexDecoder...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: HexDecoder

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-HexDecoder" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\HexDecoder_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-HexDecoder --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\HexDecoder_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-HexDecoder
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-HexDecoder/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	3
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	3/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.8 (sec)

Final Design Statistics
    Number of LUTs      	:	3
    Number of DFFs      	:	2
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	3/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: HexDecoder|clk | Frequency: 450.62 MHz | Target: 253.16 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-HexDecoder" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\HexDecoder_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\HexDecoder_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 3
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-HexDecoder" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\HexDecoder_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\HexDecoder_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 3
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\HexDecoder_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\HexDecoder_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-HexDecoder" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\HexDecoder_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\HexDecoder_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-HexDecoder C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\HexDecoder_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\HexDecoder_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design HexDecoder
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 9 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design HexDecoder
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\HexDecoder_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\HexDecoder_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-HexDecoder" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\HexDecoder_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\HexDecoder_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\HexDecoder_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\HexDecoder_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-HexDecoder" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\HexDecoder_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\HexDecoder_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\HexDecoder_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-HexDecoder --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\HexDecoder_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\HexDecoder_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\HexDecoder_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-HexDecoder" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:36:31 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@W: CG921 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":28:11:28:20|busForLEDs is already declared in this scope.
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":27:27:27:31|Specified digits overflow the number's size
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:18:33:27|Index 1 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":34:18:34:27|Index 2 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":35:18:35:27|Index 3 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":36:18:36:27|Index 4 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":37:18:37:27|Index 5 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":38:18:38:27|Index 6 is out of range for variable busForLEDs
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:15:43:24|Port-width mismatch for port DecodeOut. The port definition is 7 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:15:43:24|An input port (port busForLEDs) is the target of an assignment - please check if this is intentional
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":11:0:11:5|Pruning register bits 6 to 2 of DecodeOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:36:31 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:36:31 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:36:31 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:36:32 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:36:32 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     234.7 MHz     4.261         inferred     Autoconstr_clkgroup_0     30   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":11:0:11:5|Found inferred clock DarkTower|CLOCK_16 which controls 30 sequential elements including counter25BitInstance.counter[27:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":11:0:11:5|Removing sequential instance DecodeOut_1[1] (in view: work.counter25Bit(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:36:33 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 14:36:33 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@A: BN321 |Found multiple drivers on net testLed0 (in view: work.DarkTower(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net testLed0 (in view: work.DarkTower(verilog)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:Q[0] inst:counter25BitInstance.DecodeOut_1[1:0] of PrimLib.sdffr(prim)
Connection 2: Direction is (Output ) port:busForLEDs of work.DarkTower(verilog)
@E: BN314 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:7:2:15|Net testLed0 (in view: work.DarkTower(verilog)) has multiple drivers 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:36:33 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:37:27 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":27:27:27:31|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":36:18:36:27|Index 4 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":37:18:37:27|Index 5 is out of range for variable busForLEDs
@W: CS101 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":38:18:38:27|Index 6 is out of range for variable busForLEDs
@W: CS263 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":43:15:43:24|Port-width mismatch for port DecodeOut. The port definition is 7 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":11:0:11:5|Pruning register bits 6 to 2 of DecodeOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:37:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:37:27 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:37:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:37:28 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:37:28 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     234.7 MHz     4.261         inferred     Autoconstr_clkgroup_0     30   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":11:0:11:5|Found inferred clock DarkTower|CLOCK_16 which controls 30 sequential elements including counter25BitInstance.counter[27:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:37:28 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 14:37:29 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  39 /        30
   2		0h:00m:00s		    -1.86ns		  39 /        30

   3		0h:00m:00s		    -1.86ns		  39 /        30

   4		0h:00m:00s		    -1.86ns		  39 /        30
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.
@N: FX1017 :|SB_GB inserted on the net RESET_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                 
------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               30         counter25BitInstance.counter[27]
============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 8.09ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 14:37:29 2020
#


Top view:               DarkTower
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     123.5 MHz     105.0 MHz     8.094         9.523         -1.429     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16  DarkTower|CLOCK_16  |  8.094       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DarkTower|CLOCK_16
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                    Arrival           
Instance                             Reference              Type         Pin     Net             Time        Slack 
                                     Clock                                                                         
-------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[1]      0.796       -1.429
counter25BitInstance.counter[0]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[0]      0.796       -1.235
counter25BitInstance.counter[2]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[2]      0.796       -1.228
counter25BitInstance.counter[3]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[3]      0.796       -1.029
counter25BitInstance.counter[4]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[4]      0.796       -0.829
counter25BitInstance.counter[5]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[5]      0.796       -0.628
counter25BitInstance.counter[12]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[12]     0.796       -0.586
counter25BitInstance.counter[8]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[8]      0.796       -0.514
counter25BitInstance.counter[13]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[13]     0.796       -0.514
counter25BitInstance.counter[14]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[14]     0.796       -0.483
===================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                        Required           
Instance                                Reference              Type         Pin     Net                 Time         Slack 
                                        Clock                                                                              
---------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[27]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[27]     7.939        -1.429
counter25BitInstance.counter[26]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[26]     7.939        -1.228
counter25BitInstance.counter[25]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[25]     7.939        -1.029
counter25BitInstance.counter[24]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[24]     7.939        -0.829
counter25BitInstance.counter[23]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[23]     7.939        -0.628
counter25BitInstance.DecodeOut_1[1]     DarkTower|CLOCK_16     SB_DFFSR     D       DecodeOut9_i        7.939        -0.586
counter25BitInstance.DecodeOut_1[0]     DarkTower|CLOCK_16     SB_DFFSR     D       DecodeOut9          7.939        -0.545
counter25BitInstance.counter[22]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[22]     7.939        -0.428
counter25BitInstance.counter[21]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[21]     7.939        -0.229
counter25BitInstance.counter[20]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[20]     7.939        -0.029
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                27
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[27] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
un3_counter_cry_26                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[27]          SB_LUT4      I3       In      -         7.395       -         
counter25BitInstance.counter_RNO[27]          SB_LUT4      O        Out     0.465     7.861       -         
counter_RNO[27]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[27]              SB_DFFSR     D        In      -         9.367       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.522 is 6.445(67.7%) logic and 3.077(32.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.174
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.235

    Number of logic level(s):                27
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[27] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           4         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.630       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     6.816       -         
un3_counter_cry_26                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[27]          SB_LUT4      I3       In      -         7.202       -         
counter25BitInstance.counter_RNO[27]          SB_LUT4      O        Out     0.465     7.667       -         
counter_RNO[27]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[27]              SB_DFFSR     D        In      -         9.174       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.329 is 6.252(67.0%) logic and 3.077(33.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          counter25BitInstance.counter[2] / Q
    Ending point:                            counter25BitInstance.counter[27] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[2]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_26                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[27]          SB_LUT4      I3       In      -         7.195       -         
counter25BitInstance.counter_RNO[27]          SB_LUT4      O        Out     0.465     7.660       -         
counter_RNO[27]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[27]              SB_DFFSR     D        In      -         9.168       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[26] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_25                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[26]          SB_LUT4      I3       In      -         7.195       -         
counter25BitInstance.counter_RNO[26]          SB_LUT4      O        Out     0.465     7.660       -         
counter_RNO[26]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[26]              SB_DFFSR     D        In      -         9.168       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.035

    Number of logic level(s):                26
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[26] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           4         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
un3_counter_cry_25                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[26]          SB_LUT4      I3       In      -         7.002       -         
counter25BitInstance.counter_RNO[26]          SB_LUT4      O        Out     0.465     7.467       -         
counter_RNO[26]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[26]              SB_DFFSR     D        In      -         8.974       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.129 is 6.066(66.4%) logic and 3.063(33.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_CARRY        26 uses
SB_DFFSR        30 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         39 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 39 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 39 = 39 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:37:29 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Gilead_Implmnt: newer file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin SHIFT_CLK doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	40/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.3 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	40/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 121.33 MHz | Target: 123.61 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 136
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 136
used logic cells: 40
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 69 
I1212: Iteration  1 :    21 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 14:41:17 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":27:27:27:31|Specified digits overflow the number's size
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":2:7:2:18|Synthesizing module counter25Bit in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CL279 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v":11:0:11:5|Pruning register bits 6 to 2 of DecodeOut[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:41:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:41:17 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:41:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 01 14:41:18 2020

###########################################################]
Pre-mapping Report

# Sun Nov 01 14:41:18 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     234.7 MHz     4.261         inferred     Autoconstr_clkgroup_0     30   
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\counter25bit.v":11:0:11:5|Found inferred clock DarkTower|CLOCK_16 which controls 30 sequential elements including counter25BitInstance.counter[27:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:41:19 2020

###########################################################]
Map & Optimize Report

# Sun Nov 01 14:41:19 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.86ns		  39 /        30
   2		0h:00m:00s		    -1.86ns		  39 /        30

   3		0h:00m:00s		    -1.86ns		  39 /        30

   4		0h:00m:00s		    -1.86ns		  39 /        30
@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.
@N: FX1017 :|SB_GB inserted on the net RESET_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                 
------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               30         counter25BitInstance.counter[27]
============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 8.09ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 01 14:41:19 2020
#


Top view:               DarkTower
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     123.5 MHz     105.0 MHz     8.094         9.523         -1.429     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16  DarkTower|CLOCK_16  |  8.094       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DarkTower|CLOCK_16
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                    Arrival           
Instance                             Reference              Type         Pin     Net             Time        Slack 
                                     Clock                                                                         
-------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[1]      0.796       -1.429
counter25BitInstance.counter[0]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[0]      0.796       -1.235
counter25BitInstance.counter[2]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[2]      0.796       -1.228
counter25BitInstance.counter[3]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[3]      0.796       -1.029
counter25BitInstance.counter[4]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[4]      0.796       -0.829
counter25BitInstance.counter[5]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[5]      0.796       -0.628
counter25BitInstance.counter[12]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[12]     0.796       -0.586
counter25BitInstance.counter[8]      DarkTower|CLOCK_16     SB_DFFSR     Q       counter[8]      0.796       -0.514
counter25BitInstance.counter[13]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[13]     0.796       -0.514
counter25BitInstance.counter[14]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[14]     0.796       -0.483
===================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                        Required           
Instance                                Reference              Type         Pin     Net                 Time         Slack 
                                        Clock                                                                              
---------------------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[27]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[27]     7.939        -1.429
counter25BitInstance.counter[26]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[26]     7.939        -1.228
counter25BitInstance.counter[25]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[25]     7.939        -1.029
counter25BitInstance.counter[24]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[24]     7.939        -0.829
counter25BitInstance.counter[23]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[23]     7.939        -0.628
counter25BitInstance.DecodeOut_1[1]     DarkTower|CLOCK_16     SB_DFFSR     D       DecodeOut9_i        7.939        -0.586
counter25BitInstance.DecodeOut_1[0]     DarkTower|CLOCK_16     SB_DFFSR     D       DecodeOut9          7.939        -0.545
counter25BitInstance.counter[22]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[22]     7.939        -0.428
counter25BitInstance.counter[21]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[21]     7.939        -0.229
counter25BitInstance.counter[20]        DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[20]     7.939        -0.029
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                27
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[27] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
un3_counter_cry_26                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[27]          SB_LUT4      I3       In      -         7.395       -         
counter25BitInstance.counter_RNO[27]          SB_LUT4      O        Out     0.465     7.861       -         
counter_RNO[27]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[27]              SB_DFFSR     D        In      -         9.367       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.522 is 6.445(67.7%) logic and 3.077(32.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.174
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.235

    Number of logic level(s):                27
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[27] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           4         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.630       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     6.816       -         
un3_counter_cry_26                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[27]          SB_LUT4      I3       In      -         7.202       -         
counter25BitInstance.counter_RNO[27]          SB_LUT4      O        Out     0.465     7.667       -         
counter_RNO[27]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[27]              SB_DFFSR     D        In      -         9.174       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.329 is 6.252(67.0%) logic and 3.077(33.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          counter25BitInstance.counter[2] / Q
    Ending point:                            counter25BitInstance.counter[27] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[2]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_25                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_26_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_26                            Net          -        -       0.386     -           1         
counter25BitInstance.counter_RNO[27]          SB_LUT4      I3       In      -         7.195       -         
counter25BitInstance.counter_RNO[27]          SB_LUT4      O        Out     0.465     7.660       -         
counter_RNO[27]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[27]              SB_DFFSR     D        In      -         9.168       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.229

    Number of logic level(s):                26
    Starting point:                          counter25BitInstance.counter[1] / Q
    Ending point:                            counter25BitInstance.counter[26] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                    Net          -        -       0.834     -           3         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
un3_counter_cry_25                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[26]          SB_LUT4      I3       In      -         7.195       -         
counter25BitInstance.counter_RNO[26]          SB_LUT4      O        Out     0.465     7.660       -         
counter_RNO[26]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[26]              SB_DFFSR     D        In      -         9.168       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.094
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.939

    - Propagation time:                      8.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.035

    Number of logic level(s):                26
    Starting point:                          counter25BitInstance.counter[0] / Q
    Ending point:                            counter25BitInstance.counter[26] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
counter25BitInstance.counter[0]               SB_DFFSR     Q        Out     0.796     0.796       -         
counter[0]                                    Net          -        -       0.834     -           4         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter25BitInstance.un3_counter_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
un3_counter_cry_1                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter25BitInstance.un3_counter_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
un3_counter_cry_2                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter25BitInstance.un3_counter_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
un3_counter_cry_3                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter25BitInstance.un3_counter_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
un3_counter_cry_4                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter25BitInstance.un3_counter_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
un3_counter_cry_5                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter25BitInstance.un3_counter_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
un3_counter_cry_6                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter25BitInstance.un3_counter_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
un3_counter_cry_7                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter25BitInstance.un3_counter_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
un3_counter_cry_8                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter25BitInstance.un3_counter_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
un3_counter_cry_9                             Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter25BitInstance.un3_counter_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
un3_counter_cry_10                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter25BitInstance.un3_counter_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
un3_counter_cry_11                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter25BitInstance.un3_counter_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
un3_counter_cry_12                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter25BitInstance.un3_counter_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
un3_counter_cry_13                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter25BitInstance.un3_counter_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
un3_counter_cry_14                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter25BitInstance.un3_counter_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
un3_counter_cry_15                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter25BitInstance.un3_counter_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
un3_counter_cry_16                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter25BitInstance.un3_counter_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
un3_counter_cry_17                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter25BitInstance.un3_counter_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
un3_counter_cry_18                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter25BitInstance.un3_counter_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
un3_counter_cry_19                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter25BitInstance.un3_counter_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
un3_counter_cry_20                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter25BitInstance.un3_counter_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
un3_counter_cry_21                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter25BitInstance.un3_counter_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
un3_counter_cry_22                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter25BitInstance.un3_counter_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
un3_counter_cry_23                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
counter25BitInstance.un3_counter_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
un3_counter_cry_24                            Net          -        -       0.014     -           2         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
counter25BitInstance.un3_counter_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
un3_counter_cry_25                            Net          -        -       0.386     -           2         
counter25BitInstance.counter_RNO[26]          SB_LUT4      I3       In      -         7.002       -         
counter25BitInstance.counter_RNO[26]          SB_LUT4      O        Out     0.465     7.467       -         
counter_RNO[26]                               Net          -        -       1.507     -           1         
counter25BitInstance.counter[26]              SB_DFFSR     D        In      -         8.974       -         
============================================================================================================
Total path delay (propagation time + setup) of 9.129 is 6.066(66.4%) logic and 3.063(33.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_CARRY        26 uses
SB_DFFSR        30 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         39 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 39 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 39 = 39 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 14:41:19 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin SHIFT_CLK doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	40/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.3 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	40/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 121.30 MHz | Target: 123.61 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 162
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 162
used logic cells: 40
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 70 
I1212: Iteration  1 :    21 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 16:10:02 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: Can't open file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 16:10:02 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 16:10:02 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 16:10:11 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: Can't open file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 16:10:12 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 16:10:12 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Sun Nov 01 16:11:41 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@E: Can't open file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\counter25bit.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 16:11:42 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 01 16:11:42 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds4:12:21 PM
