Generating HDL for page 13.73.01.1 F CH FILE CONTROLS at 8/17/2020 5:28:30 PM
Old test bench file ALD_13_73_01_1_F_CH_FILE_CONTROLS_tb.vhdl 404 lines preserved and 32 declaration lines preserved
DOT Function at 3H has one output from a Trigger, one output from Non-Trigger
   Trigger block pin B located at 3H, Non-trigger is located at 3G Output is to 2H
   Using Trigger faux pin T as input side of pin B
Found combinatorial loop (need D FF) at output of gate at 5A
Found combinatorial loop (need D FF) at output of gate at 4A
Found combinatorial loop (need D FF) at output of gate at 3B
Found combinatorial loop (need D FF) at output of gate at 4D
Found combinatorial loop (need D FF) at output of gate at 3D
Found combinatorial loop (need D FF) at output of gate at 4E
Found combinatorial loop (need D FF) at output of gate at 4F
Found combinatorial loop (need D FF) at output of gate at 3F
Found combinatorial loop (need D FF) at output of gate at 2F
Found combinatorial loop (need D FF) at output of gate at 1F
Processing extension from block at 3H (Database ID=230956) to 3I (Database ID=230957)
Copied connection to extension input pin K to master block at 3H
Copied connection to extension input pin H to master block at 3H
Copied connection to extension input pin P to master block at 3H
Copied connection from extension output pin F to master block at 3H
Copied mapped pin A from extension 3I to master block at 3H
Copied mapped pin E from extension 3I to master block at 3H
Copied mapped pin F from extension 3I to master block at 3H
Copied mapped pin X from extension 3I to master block at 3H
Moved connection from extension 3I pin F to be from master at 3H
WARNING: During sheet edge merge, Logic block at 3C pin H outputs to two different signal names: -C 1405 START GATE*F CH vs. -C 1301 START GATE*F CH
Removed 4 outputs from Gate at 2A to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 2B to ignored block(s) or identical signal names
Removed 5 outputs from Gate at 2I to ignored block(s) or identical signal names
Generating Statement for block at 5A with *latched* output pin(s) of OUT_5A_G_Latch
	and inputs of MS_MASTER_ERROR,OUT_DOT_4A
	and logic function of NAND
Generating Statement for block at 4A with *latched* output pin(s) of OUT_4A_C_Latch
	and inputs of MS_F2_REG_FULL,OUT_DOT_5A,OUT_DOT_5B
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_C, OUT_2A_C, OUT_2A_C
	and inputs of OUT_4E_D
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_P
	and inputs of PS_F_CH_IN_PROCESS,PS_F_CH_SELECT_UNIT_F
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_P
	and inputs of MS_F_CH_UNIT_NUMBER_9,MS_F_CH_UNIT_NUMBER_4
	and logic function of NAND
Generating Statement for block at 3B with *latched* output pin(s) of OUT_3B_C_Latch, OUT_3B_C_Latch
	and inputs of OUT_4E_D,OUT_DOT_2D
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_R
	and inputs of OUT_3B_C
	and logic function of NOT
Generating Statement for block at 1B with output pin(s) of OUT_1B_C
	and inputs of OUT_2A_C,PS_F_CH_IN_PROCESS,PS_Q_OR_V_SYMBOL_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_C
	and inputs of MS_1ST_DATA_STROBE_LATCH_CH_F,MS_BLOCK_F_CH_FILE_START_GT
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_E
	and inputs of PS_F_CH_STATUS_SAMPLE_A_DELAY,PS_F_CH_SELECT_UNIT_F,PS_F_CH_NO_STATUS_ON
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_H, OUT_3C_H
	and inputs of OUT_DOT_5A
	and logic function of EQUAL
Generating Statement for block at 5D with output pin(s) of OUT_5D_NoPin
	and inputs of PS_ANY_LAST_GATE,PS_F_CYCLE
	and logic function of NAND
Generating Statement for block at 4D with *latched* output pin(s) of OUT_4D_G_Latch
	and inputs of OUT_5D_NoPin,OUT_3D_A,MS_F_CH_RESET
	and logic function of NAND
Generating Statement for block at 3D with *latched* output pin(s) of OUT_3D_A_Latch, OUT_3D_A_Latch
	and inputs of OUT_4D_G,OUT_DOT_2D
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_G
	and inputs of MS_F_CH_UNIT_NUMBER_4
	and logic function of NAND
Generating Statement for block at 4E with *latched* output pin(s) of OUT_4E_D_Latch, OUT_4E_D_Latch
	and inputs of OUT_3B_C,OUT_2I_D,MS_F_CH_RESET
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_D
	and inputs of OUT_3D_A,PS_F_CYCLE,PS_LOGIC_GATE_E_OR_V
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_G
	and inputs of PS_F_CH_END_ADDR_TRF_1301,PS_1ST_CLOCK_PULSE_CLAMPED_A
	and logic function of NAND
Generating Statement for block at 4F with *latched* output pin(s) of OUT_4F_C_Latch
	and inputs of MS_F_CH_RESET,OUT_3F_K
	and logic function of NAND
Generating Statement for block at 3F with *latched* output pin(s) of OUT_3F_K_Latch, OUT_3F_K_Latch
	and inputs of OUT_5F_G,OUT_4F_C
	and logic function of NAND
Generating Statement for block at 2F with *latched* output pin(s) of OUT_2F_E_Latch, OUT_2F_E_Latch
	and inputs of OUT_1F_E,MS_F_CH_RESET,MS_LOGIC_GATE_B_OR_S
	and logic function of NAND
Generating Statement for block at 1F with *latched* output pin(s) of OUT_1F_E_Latch
	and inputs of OUT_2E_D,OUT_2F_E
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_G
	and inputs of OUT_2A_C,OUT_3F_K,PS_F_CH_INT_END_OF_XFER_DELAYED
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_R
	and inputs of OUT_2I_D
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_F
	and inputs of OUT_DOT_4G
	and logic function of NOT
Generating Statement for block at 5H with output pin(s) of OUT_5H_G
	and inputs of MS_F_CH_UNIT_NUMBER_4,MS_F1_REG_FULL,MS_F2_REG_FULL
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_C
	and inputs of OUT_DOT_5H,MS_1311_F_CH_END_ADDR_TRF
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_B, OUT_3H_F
	and inputs of OUT_2H_C,PS_1ST_CLOCK_PULSE_CLAMPED_A,OUT_3G_F,OUT_2I_D,PS_1ST_CLOCK_PULSE_CLAMPED_A,MS_F_CH_RESET
	and logic function of Trigger
Generating Statement for block at 2H with output pin(s) of OUT_2H_C, OUT_2H_C
	and inputs of OUT_3H_B
	and logic function of NOT
Generating Statement for block at 2I with output pin(s) of OUT_2I_D, OUT_2I_D, OUT_2I_D, OUT_2I_D
	and inputs of OUT_3H_F
	and logic function of NOT
Generating Statement for block at 5A with output pin(s) of OUT_DOT_5A, OUT_DOT_5A
	and inputs of OUT_5A_G,OUT_5B_P,OUT_5C_C
	and logic function of OR
Generating Statement for block at 4A with output pin(s) of OUT_DOT_4A
	and inputs of OUT_4A_C,OUT_4B_P
	and logic function of OR
Generating Statement for block at 4G with output pin(s) of OUT_DOT_4G
	and inputs of OUT_4G_R,OUT_4H_C
	and logic function of OR
Generating Statement for block at 5H with output pin(s) of OUT_DOT_5H
	and inputs of OUT_5G_G,OUT_5H_G
	and logic function of OR
Generating Statement for block at 5B with output pin(s) of OUT_DOT_5B
	and inputs of MS_F_CH_INPUT_MODE_STAR_1301_STAR,MS_F_CH_INPUT_MODE_STAR_1311_STAR
	and logic function of OR
Generating Statement for block at 2D with output pin(s) of OUT_DOT_2D, OUT_DOT_2D
	and inputs of OUT_4C_E,OUT_2D_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_F_CH_2ND_ADDR_TRF
	from gate output OUT_2A_C
Generating output sheet edge signal assignment to 
	signal MS_F_CH_2ND_ADDR_TRF
	from gate output OUT_2B_R
Generating output sheet edge signal assignment to 
	signal MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH
	from gate output OUT_1B_C
Generating output sheet edge signal assignment to 
	signal MC_1301_START_GATE_STAR_F_CH
	from gate output OUT_3C_H
Generating output sheet edge signal assignment to 
	signal MC_1405_START_GATE_STAR_F_CH
	from gate output OUT_3C_H
Generating output sheet edge signal assignment to 
	signal MS_F_CH_1ST_CHAR_2ND_ADDR
	from gate output OUT_2F_E
Generating output sheet edge signal assignment to 
	signal PS_F_CH_END_OF_2ND_ADDR_TRF
	from gate output OUT_2H_C
Generating output sheet edge signal assignment to 
	signal MS_F_CH_END_OF_2ND_ADDR_TRF
	from gate output OUT_2I_D
Generating D Flip Flop for block at 5A
Generating D Flip Flop for block at 4A
Generating D Flip Flop for block at 3B
Generating D Flip Flop for block at 4D
Generating D Flip Flop for block at 3D
Generating D Flip Flop for block at 4E
Generating D Flip Flop for block at 4F
Generating D Flip Flop for block at 3F
Generating D Flip Flop for block at 2F
Generating D Flip Flop for block at 1F
