Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 22 10:27:13 2019
| Host         : DESKTOP-45TA9LH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file updown_ctr_behavior_timing_summary_routed.rpt -pb updown_ctr_behavior_timing_summary_routed.pb -rpx updown_ctr_behavior_timing_summary_routed.rpx -warn_on_violation
| Design       : updown_ctr_behavior
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.058        0.000                      0                   34        0.178        0.000                      0                   34        3.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5MHz  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5MHz  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_5MHz      195.058        0.000                      0                   34        0.178        0.000                      0                   34       13.360        0.000                       0                    28  
  clkfbout_clk_5MHz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHz
  To Clock:  clk_out1_clk_5MHz

Setup :            0  Failing Endpoints,  Worst Slack      195.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.058ns  (required time - arrival time)
  Source:                 count_1sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 2.462ns (52.368%)  route 2.239ns (47.632%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.639    -0.901    CLK_5MHz
    SLICE_X12Y84         FDCE                                         r  count_1sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  count_1sec_reg[0]/Q
                         net (fo=2, routed)           0.895     0.512    count_1sec[0]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[0]_P[0])
                                                      1.820     2.332 r  count_1sec0/P[0]
                         net (fo=1, routed)           1.345     3.677    count_1sec0_n_105
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.801 r  count_1sec[0]_i_1/O
                         net (fo=1, routed)           0.000     3.801    p_0_in[0]
    SLICE_X12Y84         FDCE                                         r  count_1sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.518   198.498    CLK_5MHz
    SLICE_X12Y84         FDCE                                         r  count_1sec_reg[0]/C
                         clock pessimism              0.601   199.099    
                         clock uncertainty           -0.318   198.782    
    SLICE_X12Y84         FDCE (Setup_fdce_C_D)        0.077   198.859    count_1sec_reg[0]
  -------------------------------------------------------------------
                         required time                        198.859    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                195.058    

Slack (MET) :             195.220ns  (required time - arrival time)
  Source:                 count_1sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 2.462ns (54.497%)  route 2.056ns (45.503%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 198.496 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.639    -0.901    CLK_5MHz
    SLICE_X12Y84         FDCE                                         r  count_1sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  count_1sec_reg[0]/Q
                         net (fo=2, routed)           0.895     0.512    count_1sec[0]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[0]_P[19])
                                                      1.820     2.332 r  count_1sec0/P[19]
                         net (fo=1, routed)           1.161     3.493    count_1sec0_n_86
    SLICE_X12Y82         LUT2 (Prop_lut2_I0_O)        0.124     3.617 r  count_1sec[19]_i_1/O
                         net (fo=1, routed)           0.000     3.617    p_0_in[19]
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.516   198.496    CLK_5MHz
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[19]/C
                         clock pessimism              0.577   199.073    
                         clock uncertainty           -0.318   198.756    
    SLICE_X12Y82         FDCE (Setup_fdce_C_D)        0.081   198.837    count_1sec_reg[19]
  -------------------------------------------------------------------
                         required time                        198.837    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                195.220    

Slack (MET) :             195.252ns  (required time - arrival time)
  Source:                 count_OBUF[7]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.773ns (30.387%)  route 1.771ns (69.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 198.591 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.639    -0.901    CLK_5MHz
    SLICE_X12Y84         FDCE                                         r  count_OBUF[7]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.478    -0.423 r  count_OBUF[7]_inst_i_2/Q
                         net (fo=9, routed)           1.144     0.722    count_OBUF[7]_inst_i_2_n_0
    SLICE_X13Y85         LUT2 (Prop_lut2_I1_O)        0.295     1.017 r  count_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.626     1.643    count_OBUF[3]
    DSP48_X0Y34          DSP48E1                                      r  count0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612   198.591    CLK_5MHz
    DSP48_X0Y34          DSP48E1                                      r  count0/CLK
                         clock pessimism              0.559   199.151    
                         clock uncertainty           -0.318   198.833    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -1.938   196.895    count0
  -------------------------------------------------------------------
                         required time                        196.895    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                195.252    

Slack (MET) :             195.316ns  (required time - arrival time)
  Source:                 count_OBUF[7]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.773ns (31.171%)  route 1.707ns (68.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 198.591 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.639    -0.901    CLK_5MHz
    SLICE_X12Y84         FDCE                                         r  count_OBUF[7]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.478    -0.423 r  count_OBUF[7]_inst_i_2/Q
                         net (fo=9, routed)           1.139     0.717    count_OBUF[7]_inst_i_2_n_0
    SLICE_X13Y85         LUT2 (Prop_lut2_I1_O)        0.295     1.012 r  count_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.567     1.579    count_OBUF[2]
    DSP48_X0Y34          DSP48E1                                      r  count0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612   198.591    CLK_5MHz
    DSP48_X0Y34          DSP48E1                                      r  count0/CLK
                         clock pessimism              0.559   199.151    
                         clock uncertainty           -0.318   198.833    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -1.938   196.895    count0
  -------------------------------------------------------------------
                         required time                        196.895    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                195.316    

Slack (MET) :             195.331ns  (required time - arrival time)
  Source:                 count_OBUF[7]_inst_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.773ns (31.367%)  route 1.691ns (68.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 198.591 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.639    -0.901    CLK_5MHz
    SLICE_X12Y84         FDCE                                         r  count_OBUF[7]_inst_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.478    -0.423 r  count_OBUF[7]_inst_i_2/Q
                         net (fo=9, routed)           1.128     0.706    count_OBUF[7]_inst_i_2_n_0
    SLICE_X13Y85         LUT2 (Prop_lut2_I1_O)        0.295     1.001 r  count_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.563     1.564    count_OBUF[1]
    DSP48_X0Y34          DSP48E1                                      r  count0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612   198.591    CLK_5MHz
    DSP48_X0Y34          DSP48E1                                      r  count0/CLK
                         clock pessimism              0.559   199.151    
                         clock uncertainty           -0.318   198.833    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -1.938   196.895    count0
  -------------------------------------------------------------------
                         required time                        196.895    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                195.331    

Slack (MET) :             195.345ns  (required time - arrival time)
  Source:                 count_1sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 2.462ns (56.098%)  route 1.927ns (43.902%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.639    -0.901    CLK_5MHz
    SLICE_X12Y84         FDCE                                         r  count_1sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  count_1sec_reg[0]/Q
                         net (fo=2, routed)           0.895     0.512    count_1sec[0]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[0]_P[3])
                                                      1.820     2.332 r  count_1sec0/P[3]
                         net (fo=1, routed)           1.032     3.364    count_1sec0_n_102
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  count_1sec[3]_i_1/O
                         net (fo=1, routed)           0.000     3.488    p_0_in[3]
    SLICE_X12Y81         FDCE                                         r  count_1sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.514   198.494    CLK_5MHz
    SLICE_X12Y81         FDCE                                         r  count_1sec_reg[3]/C
                         clock pessimism              0.577   199.071    
                         clock uncertainty           -0.318   198.754    
    SLICE_X12Y81         FDCE (Setup_fdce_C_D)        0.079   198.833    count_1sec_reg[3]
  -------------------------------------------------------------------
                         required time                        198.833    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                195.345    

Slack (MET) :             195.369ns  (required time - arrival time)
  Source:                 count_1sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 2.462ns (56.382%)  route 1.905ns (43.618%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 198.494 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.639    -0.901    CLK_5MHz
    SLICE_X12Y84         FDCE                                         r  count_1sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  count_1sec_reg[0]/Q
                         net (fo=2, routed)           0.895     0.512    count_1sec[0]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[0]_P[2])
                                                      1.820     2.332 r  count_1sec0/P[2]
                         net (fo=1, routed)           1.010     3.342    count_1sec0_n_103
    SLICE_X12Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.466 r  count_1sec[2]_i_1/O
                         net (fo=1, routed)           0.000     3.466    p_0_in[2]
    SLICE_X12Y81         FDCE                                         r  count_1sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.514   198.494    CLK_5MHz
    SLICE_X12Y81         FDCE                                         r  count_1sec_reg[2]/C
                         clock pessimism              0.577   199.071    
                         clock uncertainty           -0.318   198.754    
    SLICE_X12Y81         FDCE (Setup_fdce_C_D)        0.081   198.835    count_1sec_reg[2]
  -------------------------------------------------------------------
                         required time                        198.835    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                195.369    

Slack (MET) :             195.372ns  (required time - arrival time)
  Source:                 count_1sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 2.462ns (56.407%)  route 1.903ns (43.593%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.639    -0.901    CLK_5MHz
    SLICE_X12Y84         FDCE                                         r  count_1sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  count_1sec_reg[0]/Q
                         net (fo=2, routed)           0.895     0.512    count_1sec[0]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[0]_P[15])
                                                      1.820     2.332 r  count_1sec0/P[15]
                         net (fo=1, routed)           1.008     3.340    count_1sec0_n_90
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.464 r  count_1sec[15]_i_1/O
                         net (fo=1, routed)           0.000     3.464    p_0_in[15]
    SLICE_X12Y83         FDCE                                         r  count_1sec_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.517   198.497    CLK_5MHz
    SLICE_X12Y83         FDCE                                         r  count_1sec_reg[15]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDCE (Setup_fdce_C_D)        0.079   198.836    count_1sec_reg[15]
  -------------------------------------------------------------------
                         required time                        198.836    
                         arrival time                          -3.464    
  -------------------------------------------------------------------
                         slack                                195.372    

Slack (MET) :             195.373ns  (required time - arrival time)
  Source:                 count_1sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 2.484ns (56.432%)  route 1.918ns (43.568%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 198.496 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.639    -0.901    CLK_5MHz
    SLICE_X12Y84         FDCE                                         r  count_1sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  count_1sec_reg[0]/Q
                         net (fo=2, routed)           0.895     0.512    count_1sec[0]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[0]_P[5])
                                                      1.820     2.332 r  count_1sec0/P[5]
                         net (fo=1, routed)           1.023     3.355    count_1sec0_n_100
    SLICE_X12Y82         LUT2 (Prop_lut2_I0_O)        0.146     3.501 r  count_1sec[5]_i_1/O
                         net (fo=1, routed)           0.000     3.501    p_0_in[5]
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.516   198.496    CLK_5MHz
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[5]/C
                         clock pessimism              0.577   199.073    
                         clock uncertainty           -0.318   198.756    
    SLICE_X12Y82         FDCE (Setup_fdce_C_D)        0.118   198.874    count_1sec_reg[5]
  -------------------------------------------------------------------
                         required time                        198.874    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                195.373    

Slack (MET) :             195.381ns  (required time - arrival time)
  Source:                 count_1sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 2.484ns (56.573%)  route 1.907ns (43.427%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.639    -0.901    CLK_5MHz
    SLICE_X12Y84         FDCE                                         r  count_1sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.383 r  count_1sec_reg[0]/Q
                         net (fo=2, routed)           0.895     0.512    count_1sec[0]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[0]_P[22])
                                                      1.820     2.332 r  count_1sec0/P[22]
                         net (fo=1, routed)           1.012     3.344    count_1sec0_n_83
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.146     3.490 r  count_1sec[22]_i_1/O
                         net (fo=1, routed)           0.000     3.490    p_0_in[22]
    SLICE_X12Y80         FDCE                                         r  count_1sec_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.513   198.493    CLK_5MHz
    SLICE_X12Y80         FDCE                                         r  count_1sec_reg[22]/C
                         clock pessimism              0.577   199.070    
                         clock uncertainty           -0.318   198.753    
    SLICE_X12Y80         FDCE (Setup_fdce_C_D)        0.118   198.871    count_1sec_reg[22]
  -------------------------------------------------------------------
                         required time                        198.871    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                195.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.627%)  route 0.133ns (41.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.569    -0.595    CLK_5MHz
    SLICE_X13Y82         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.133    -0.321    cnt_done
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.048    -0.273 r  count_1sec[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    p_0_in[5]
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.838    -0.835    CLK_5MHz
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[5]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X12Y82         FDCE (Hold_fdce_C_D)         0.131    -0.451    count_1sec_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (57.909%)  route 0.137ns (42.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.569    -0.595    CLK_5MHz
    SLICE_X13Y82         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.137    -0.317    cnt_done
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.048    -0.269 r  count_1sec[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    p_0_in[20]
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.838    -0.835    CLK_5MHz
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[20]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X12Y82         FDCE (Hold_fdce_C_D)         0.131    -0.451    count_1sec_reg[20]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.239%)  route 0.133ns (41.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.569    -0.595    CLK_5MHz
    SLICE_X13Y82         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.133    -0.321    cnt_done
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.045    -0.276 r  count_1sec[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    p_0_in[10]
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.838    -0.835    CLK_5MHz
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[10]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X12Y82         FDCE (Hold_fdce_C_D)         0.120    -0.462    count_1sec_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.518%)  route 0.137ns (42.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.569    -0.595    CLK_5MHz
    SLICE_X13Y82         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.137    -0.317    cnt_done
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.045    -0.272 r  count_1sec[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    p_0_in[19]
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.838    -0.835    CLK_5MHz
    SLICE_X12Y82         FDCE                                         r  count_1sec_reg[19]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X12Y82         FDCE (Hold_fdce_C_D)         0.121    -0.461    count_1sec_reg[19]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.189ns (46.875%)  route 0.214ns (53.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.569    -0.595    CLK_5MHz
    SLICE_X13Y82         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.214    -0.240    cnt_done
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.048    -0.192 r  count_1sec[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    p_0_in[6]
    SLICE_X12Y81         FDCE                                         r  count_1sec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.837    -0.836    CLK_5MHz
    SLICE_X12Y81         FDCE                                         r  count_1sec_reg[6]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X12Y81         FDCE (Hold_fdce_C_D)         0.131    -0.451    count_1sec_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.189ns (46.625%)  route 0.216ns (53.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.569    -0.595    CLK_5MHz
    SLICE_X13Y82         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.216    -0.238    cnt_done
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.048    -0.190 r  count_1sec[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    p_0_in[12]
    SLICE_X12Y83         FDCE                                         r  count_1sec_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.839    -0.834    CLK_5MHz
    SLICE_X12Y83         FDCE                                         r  count_1sec_reg[12]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y83         FDCE (Hold_fdce_C_D)         0.131    -0.449    count_1sec_reg[12]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.189ns (46.415%)  route 0.218ns (53.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.569    -0.595    CLK_5MHz
    SLICE_X13Y82         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.218    -0.236    cnt_done
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.048    -0.188 r  count_1sec[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    p_0_in[7]
    SLICE_X12Y81         FDCE                                         r  count_1sec_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.837    -0.836    CLK_5MHz
    SLICE_X12Y81         FDCE                                         r  count_1sec_reg[7]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X12Y81         FDCE (Hold_fdce_C_D)         0.131    -0.451    count_1sec_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.189ns (46.169%)  route 0.220ns (53.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.569    -0.595    CLK_5MHz
    SLICE_X13Y82         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.220    -0.234    cnt_done
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.048    -0.186 r  count_1sec[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    p_0_in[14]
    SLICE_X12Y83         FDCE                                         r  count_1sec_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.839    -0.834    CLK_5MHz
    SLICE_X12Y83         FDCE                                         r  count_1sec_reg[14]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y83         FDCE (Hold_fdce_C_D)         0.131    -0.449    count_1sec_reg[14]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.477%)  route 0.214ns (53.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.569    -0.595    CLK_5MHz
    SLICE_X13Y82         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.214    -0.240    cnt_done
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.045    -0.195 r  count_1sec[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    p_0_in[1]
    SLICE_X12Y81         FDCE                                         r  count_1sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.837    -0.836    CLK_5MHz
    SLICE_X12Y81         FDCE                                         r  count_1sec_reg[1]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X12Y81         FDCE (Hold_fdce_C_D)         0.120    -0.462    count_1sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_1sec_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.227%)  route 0.216ns (53.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.569    -0.595    CLK_5MHz
    SLICE_X13Y82         FDCE                                         r  cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  cnt_done_reg/Q
                         net (fo=25, routed)          0.216    -0.238    cnt_done
    SLICE_X12Y83         LUT2 (Prop_lut2_I1_O)        0.045    -0.193 r  count_1sec[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    p_0_in[11]
    SLICE_X12Y83         FDCE                                         r  count_1sec_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.839    -0.834    CLK_5MHz
    SLICE_X12Y83         FDCE                                         r  count_1sec_reg[11]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y83         FDCE (Hold_fdce_C_D)         0.120    -0.460    count_1sec_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5MHz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         200.000     197.846    DSP48_X0Y34      count0/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y84     count_1sec_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y82     count_1sec_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y83     count_1sec_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X13Y82     cnt_done_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y83     count_1sec_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y83     count_1sec_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y83     count_1sec_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y82     count_1sec_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y82     count_1sec_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y82     cnt_done_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y82     cnt_done_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y82     count_1sec_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y82     count_1sec_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y82     count_1sec_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y82     count_1sec_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y82     count_1sec_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y82     count_1sec_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y84     count_1sec_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     count_1sec_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     count_1sec_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     count_1sec_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     count_1sec_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     count_1sec_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     count_1sec_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     count_1sec_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     count_1sec_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     count_1sec_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5MHz
  To Clock:  clkfbout_clk_5MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



