// Seed: 1363232472
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  parameter id_3 = 1;
endmodule
module module_1 (
    output supply0 id_0
);
  tri0 id_2;
  assign id_2 = 1'b0 & id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd26
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output logic [7:0] id_3;
  inout wire _id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_3[id_2] = -1;
  logic id_5;
endmodule
