
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: /home/iwolfs/lscc/diamond/3.14/synpbase
OS: Ubuntu 24.04.2 LTS
Hostname: iwolfs-Aspire-A14-51z
max virtual memory: unlimited (bytes)
max user processes: 61935
max stack size: unlimited (bytes)


Implementation : clk_routing
Synopsys HDL compiler and linker, Version comp202309synp1, Build 349R, Built Sep 17 2024 08:30:48, @5637152

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
0        /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v (2025-07-06 18:33:24, 2025-07-06 18:52:57)

*******************************************************************
Modules that may have changed as a result of file changes: 5
MID:  lib.cell.view
5        work.adc.verilog may have changed because the following files changed:
                        /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v (2025-07-06 18:33:24, 2025-07-06 18:52:57) <-- (may instantiate this module)
1        work.clk_routing.verilog may have changed because the following files changed:
                        /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v (2025-07-06 18:33:24, 2025-07-06 18:52:57) <-- (module definition)
2        work.lpddr3.verilog may have changed because the following files changed:
                        /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v (2025-07-06 18:33:24, 2025-07-06 18:52:57) <-- (may instantiate this module)
3        work.rgmii.verilog may have changed because the following files changed:
                        /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v (2025-07-06 18:33:24, 2025-07-06 18:52:57) <-- (may instantiate this module)
4        work.ulpi.verilog may have changed because the following files changed:
                        /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v (2025-07-06 18:33:24, 2025-07-06 18:52:57) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 9
FID:  path (timestamp)
1        /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_adc/adc.v (2025-07-06 18:45:33)
2        /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ddr3/ddr3.v (2025-07-06 18:47:11)
3        /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_rgmii/rgmii.v (2025-07-05 19:38:19)
4        /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ulpi/ulpi.v (2025-07-05 16:19:37)
5        /home/iwolfs/lscc/diamond/3.14/synpbase/lib/lucent/ecp5u.v (2024-08-22 15:53:58)
6        /home/iwolfs/lscc/diamond/3.14/synpbase/lib/lucent/pmi_def.v (2024-09-23 18:26:27)
7        /home/iwolfs/lscc/diamond/3.14/synpbase/lib/vlog/hypermods.v (2024-09-23 18:26:55)
8        /home/iwolfs/lscc/diamond/3.14/synpbase/lib/vlog/scemi_objects.v (2024-09-23 18:26:55)
9        /home/iwolfs/lscc/diamond/3.14/synpbase/lib/vlog/scemi_pipes.svh (2024-09-23 18:26:55)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
