LVDCHCR,VAR_0
LVDCHCR_CHSEL_CH,FUNC_0
LVDCR0,VAR_1
LVDCR0_BEN,VAR_2
LVDCR0_DUSEL,VAR_3
LVDCR0_LVEN,VAR_4
LVDCR0_LVMD_SHIFT,VAR_5
LVDCR0_LVRES,VAR_6
LVDCR0_PLLON,VAR_7
LVDCR0_PWD,VAR_8
LVDCR1,VAR_9
LVDCR1_CHSTBY,FUNC_1
LVDCR1_CLKSTBY,VAR_10
LVDCTRCR,VAR_11
LVDCTRCR_CTR0SEL_HSYNC,VAR_12
LVDCTRCR_CTR1SEL_VSYNC,VAR_13
LVDCTRCR_CTR2SEL_DISP,VAR_14
LVDCTRCR_CTR3SEL_ZERO,VAR_15
LVDSTRIPE,VAR_16
LVDSTRIPE_ST_ON,VAR_17
RCAR_LVDS_QUIRK_DUAL_LINK,VAR_18
RCAR_LVDS_QUIRK_EXT_PLL,VAR_19
RCAR_LVDS_QUIRK_GEN3_LVEN,VAR_20
RCAR_LVDS_QUIRK_LANES,VAR_21
RCAR_LVDS_QUIRK_PWD,VAR_22
bridge_to_rcar_lvds,FUNC_2
clk_prepare_enable,FUNC_3
drm_crtc_index,FUNC_4
drm_panel_enable,FUNC_5
drm_panel_prepare,FUNC_6
rcar_lvds_write,FUNC_7
stub1,FUNC_8
stub2,FUNC_9
usleep_range,FUNC_10
rcar_lvds_enable,FUNC_11
bridge,VAR_23
lvds,VAR_24
mode,VAR_25
lvdhcr,VAR_26
lvdcr0,VAR_27
ret,VAR_28
