Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Jun 16 21:18:05 2018
| Host         : Vivado-dev running 64-bit Ubuntu 18.04 LTS
| Command      : report_control_sets -verbose -file lab3_top_control_sets_placed.rpt
| Design       : lab3_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              57 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | pulse_generator_0/load | BTNC_IBUF        |               12 |             32 |
|  CLK100MHZ_IBUF_BUFG |                        | BTNC_IBUF        |               15 |             57 |
+----------------------+------------------------+------------------+------------------+----------------+


