// Seed: 2261969336
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output tri1 id_6,
    output wor id_7,
    input tri id_8,
    output tri1 id_9
    , id_17,
    input tri0 id_10,
    output wor id_11,
    output wor id_12,
    input supply1 id_13,
    input tri0 module_0,
    input uwire id_15
);
  genvar id_18;
  id_19(
      .id_0(1), .id_1(1 ^ id_14), .id_2(1 + id_0)
  );
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output tri1 id_2,
    output tri1 id_3,
    output wand id_4,
    input uwire id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    input wor id_11,
    input uwire id_12,
    input tri0 id_13,
    input supply0 id_14,
    input tri1 id_15,
    input supply1 id_16,
    output uwire id_17,
    input supply0 id_18
);
  wire id_20;
  module_0(
      id_15,
      id_10,
      id_6,
      id_13,
      id_6,
      id_6,
      id_3,
      id_8,
      id_15,
      id_17,
      id_6,
      id_4,
      id_10,
      id_18,
      id_16,
      id_0
  );
endmodule
