{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@275:285@HdlIdDef", "    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_tx.v@233:243", "\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@563:573", "\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@230:240", "        end\n    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@274:284", "        end\n    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@254:264", "\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@337:347", "\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@343:353", "    end\nend\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/lib/axis/rtl/axis_frame_join_4.v@320:330", "    end\nend\n\n// output datapath logic\nreg [7:0] output_axis_tdata_reg = 8'd0;\nreg       output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg       output_axis_tlast_reg = 1'b0;\nreg       output_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_axis_tdata_reg = 8'd0;\nreg       temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@345:355", "\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@232:242", "end\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@344:354", "end\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@336:346", "end\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@335:345", "    end\nend\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@561:571", "    end\nend\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@251:261", "        end\n    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@253:263", "end\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@252:262", "    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@277:287", "\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/lib/axis/rtl/axis_stat_counter.v@266:276", "    end\nend\n\n// output datapath logic\nreg [7:0] output_axis_tdata_reg = 8'd0;\nreg       output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg       output_axis_tlast_reg = 1'b0;\nreg       output_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_axis_tdata_reg = 8'd0;\nreg       temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@276:286", "end\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/lib/axis/rtl/axis_frame_join_4.v@320:330", "    end\nend\n\n// output datapath logic\nreg [7:0] output_axis_tdata_reg = 8'd0;\nreg       output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg       output_axis_tlast_reg = 1'b0;\nreg       output_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_axis_tdata_reg = 8'd0;\nreg       temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\n"], ["verilog-ethernet/lib/axis/rtl/axis_stat_counter.v@266:276", "    end\nend\n\n// output datapath logic\nreg [7:0] output_axis_tdata_reg = 8'd0;\nreg       output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg       output_axis_tlast_reg = 1'b0;\nreg       output_axis_tuser_reg = 1'b0;\n\nreg [7:0] temp_axis_tdata_reg = 8'd0;\nreg       temp_axis_tvalid_reg = 1'b0, temp_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@562:572", "end\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [63:0] temp_axis_tdata_reg = 0;\nreg [7:0]  temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@231:241", "    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"]], "Diff Content": {"Delete": [[280, "reg        output_axis_tvalid_reg = 0;\n"]], "Add": []}}