Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb  5 17:24:50 2026
| Host         : C27-5CG3121F3M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                        Violations  
------  --------  -------------------------------------------------  ----------  
XDCC-2  Warning   Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.012        0.000                      0                  153        0.121        0.000                      0                  153        3.000        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       19.362        0.000                      0                   94        0.121        0.000                      0                   94       19.500        0.000                       0                    63  
  clk_out2_clk_wiz_0        3.012        0.000                      0                   53        0.176        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.881        0.000                      0                   30        0.164        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.538ns  (logic 6.417ns (31.245%)  route 14.121ns (68.755%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.410 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.456    -0.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/Q
                         net (fo=62, routed)          2.059     1.515    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[2]
    SLICE_X153Y147       LUT6 (Prop_lut6_I1_O)        0.124     1.639 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62/O
                         net (fo=12, routed)          0.920     2.559    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62_n_0
    SLICE_X152Y151       LUT3 (Prop_lut3_I0_O)        0.124     2.683 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_37/O
                         net (fo=17, routed)          0.852     3.535    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_3
    SLICE_X153Y147       LUT6 (Prop_lut6_I3_O)        0.124     3.659 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_16/O
                         net (fo=27, routed)          1.239     4.898    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]_1
    SLICE_X151Y146       LUT3 (Prop_lut3_I2_O)        0.152     5.050 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_285/O
                         net (fo=4, routed)           0.614     5.664    video_inst/Inst_vga/col_map/dc_bias[3]_i_193[1]
    SLICE_X150Y146       LUT4 (Prop_lut4_I0_O)        0.326     5.990 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_343/O
                         net (fo=1, routed)           0.000     5.990    video_inst/Inst_vga/col_map/dc_bias[3]_i_343_n_0
    SLICE_X150Y146       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.523 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     6.523    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277_n_0
    SLICE_X150Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_202/CO[3]
                         net (fo=43, routed)          1.484     8.124    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_197[0]
    SLICE_X151Y153       LUT3 (Prop_lut3_I0_O)        0.150     8.274 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_233/O
                         net (fo=2, routed)           0.590     8.864    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_0[2]
    SLICE_X150Y151       LUT4 (Prop_lut4_I0_O)        0.326     9.190 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_236/O
                         net (fo=1, routed)           0.000     9.190    video_inst/Inst_vga/col_map/dc_bias[3]_i_236_n_0
    SLICE_X150Y151       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.445 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[3]
                         net (fo=3, routed)           1.123    10.568    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_n_4
    SLICE_X150Y150       LUT3 (Prop_lut3_I2_O)        0.333    10.901 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_172/O
                         net (fo=2, routed)           0.468    11.369    video_inst/Inst_vga/col_map/dc_bias[3]_i_172_n_0
    SLICE_X150Y150       LUT5 (Prop_lut5_I0_O)        0.357    11.726 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_128/O
                         net (fo=2, routed)           0.831    12.557    video_inst/Inst_vga/col_map/dc_bias[3]_i_128_n_0
    SLICE_X149Y150       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    13.162 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    13.162    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95_n_0
    SLICE_X149Y151       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.496 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123/O[1]
                         net (fo=2, routed)           0.756    14.252    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123_n_6
    SLICE_X152Y150       LUT2 (Prop_lut2_I0_O)        0.303    14.555 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_125/O
                         net (fo=1, routed)           0.000    14.555    video_inst/Inst_vga/col_map/dc_bias[3]_i_125_n_0
    SLICE_X152Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.785 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.454    15.238    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_44[1]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.306    15.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.000    15.544    video_inst/Inst_vga/col_map/dc_bias[3]_i_20_2[3]
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.920 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.001    15.921    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.140 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43/O[0]
                         net (fo=1, routed)           0.441    16.581    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43_n_7
    SLICE_X155Y149       LUT6 (Prop_lut6_I0_O)        0.295    16.876 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.807    17.683    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I3_O)        0.124    17.807 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.587    18.394    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4_n_0
    SLICE_X160Y151       LUT6 (Prop_lut6_I4_O)        0.124    18.518 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.895    19.414    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X161Y155       LUT6 (Prop_lut6_I1_O)        0.124    19.538 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    19.538    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X161Y155       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.703    38.410    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y155       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.552    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X161Y155       FDRE (Setup_fdre_C_D)        0.032    38.899    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                         -19.538    
  -------------------------------------------------------------------
                         slack                                 19.362    

Slack (MET) :             19.423ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.452ns  (logic 6.445ns (31.513%)  route 14.007ns (68.487%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.456    -0.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/Q
                         net (fo=62, routed)          2.059     1.515    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[2]
    SLICE_X153Y147       LUT6 (Prop_lut6_I1_O)        0.124     1.639 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62/O
                         net (fo=12, routed)          0.920     2.559    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62_n_0
    SLICE_X152Y151       LUT3 (Prop_lut3_I0_O)        0.124     2.683 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_37/O
                         net (fo=17, routed)          0.852     3.535    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_3
    SLICE_X153Y147       LUT6 (Prop_lut6_I3_O)        0.124     3.659 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_16/O
                         net (fo=27, routed)          1.239     4.898    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]_1
    SLICE_X151Y146       LUT3 (Prop_lut3_I2_O)        0.152     5.050 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_285/O
                         net (fo=4, routed)           0.614     5.664    video_inst/Inst_vga/col_map/dc_bias[3]_i_193[1]
    SLICE_X150Y146       LUT4 (Prop_lut4_I0_O)        0.326     5.990 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_343/O
                         net (fo=1, routed)           0.000     5.990    video_inst/Inst_vga/col_map/dc_bias[3]_i_343_n_0
    SLICE_X150Y146       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.523 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     6.523    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277_n_0
    SLICE_X150Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_202/CO[3]
                         net (fo=43, routed)          1.484     8.124    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_197[0]
    SLICE_X151Y153       LUT3 (Prop_lut3_I0_O)        0.150     8.274 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_233/O
                         net (fo=2, routed)           0.590     8.864    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_0[2]
    SLICE_X150Y151       LUT4 (Prop_lut4_I0_O)        0.326     9.190 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_236/O
                         net (fo=1, routed)           0.000     9.190    video_inst/Inst_vga/col_map/dc_bias[3]_i_236_n_0
    SLICE_X150Y151       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.445 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[3]
                         net (fo=3, routed)           1.123    10.568    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_n_4
    SLICE_X150Y150       LUT3 (Prop_lut3_I2_O)        0.333    10.901 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_172/O
                         net (fo=2, routed)           0.468    11.369    video_inst/Inst_vga/col_map/dc_bias[3]_i_172_n_0
    SLICE_X150Y150       LUT5 (Prop_lut5_I0_O)        0.357    11.726 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_128/O
                         net (fo=2, routed)           0.831    12.557    video_inst/Inst_vga/col_map/dc_bias[3]_i_128_n_0
    SLICE_X149Y150       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    13.162 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    13.162    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95_n_0
    SLICE_X149Y151       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.496 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123/O[1]
                         net (fo=2, routed)           0.756    14.252    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123_n_6
    SLICE_X152Y150       LUT2 (Prop_lut2_I0_O)        0.303    14.555 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_125/O
                         net (fo=1, routed)           0.000    14.555    video_inst/Inst_vga/col_map/dc_bias[3]_i_125_n_0
    SLICE_X152Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.785 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.454    15.238    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_44[1]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.306    15.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.000    15.544    video_inst/Inst_vga/col_map/dc_bias[3]_i_20_2[3]
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.920 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.001    15.921    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.140 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43/O[0]
                         net (fo=1, routed)           0.441    16.581    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43_n_7
    SLICE_X155Y149       LUT6 (Prop_lut6_I0_O)        0.295    16.876 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.525    17.401    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I2_O)        0.124    17.525 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=3, routed)           0.478    18.003    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7_n_0
    SLICE_X160Y151       LUT6 (Prop_lut6_I5_O)        0.124    18.127 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1/O
                         net (fo=6, routed)           1.173    19.300    video_inst/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X163Y146       LUT4 (Prop_lut4_I1_O)        0.152    19.452 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    19.452    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1_n_0
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.713    38.421    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.474    38.894    
                         clock uncertainty           -0.095    38.800    
    SLICE_X163Y146       FDRE (Setup_fdre_C_D)        0.075    38.875    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -19.452    
  -------------------------------------------------------------------
                         slack                                 19.423    

Slack (MET) :             19.449ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.451ns  (logic 6.417ns (31.378%)  route 14.034ns (68.622%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.410 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.456    -0.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/Q
                         net (fo=62, routed)          2.059     1.515    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[2]
    SLICE_X153Y147       LUT6 (Prop_lut6_I1_O)        0.124     1.639 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62/O
                         net (fo=12, routed)          0.920     2.559    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62_n_0
    SLICE_X152Y151       LUT3 (Prop_lut3_I0_O)        0.124     2.683 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_37/O
                         net (fo=17, routed)          0.852     3.535    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_3
    SLICE_X153Y147       LUT6 (Prop_lut6_I3_O)        0.124     3.659 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_16/O
                         net (fo=27, routed)          1.239     4.898    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]_1
    SLICE_X151Y146       LUT3 (Prop_lut3_I2_O)        0.152     5.050 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_285/O
                         net (fo=4, routed)           0.614     5.664    video_inst/Inst_vga/col_map/dc_bias[3]_i_193[1]
    SLICE_X150Y146       LUT4 (Prop_lut4_I0_O)        0.326     5.990 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_343/O
                         net (fo=1, routed)           0.000     5.990    video_inst/Inst_vga/col_map/dc_bias[3]_i_343_n_0
    SLICE_X150Y146       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.523 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     6.523    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277_n_0
    SLICE_X150Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_202/CO[3]
                         net (fo=43, routed)          1.484     8.124    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_197[0]
    SLICE_X151Y153       LUT3 (Prop_lut3_I0_O)        0.150     8.274 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_233/O
                         net (fo=2, routed)           0.590     8.864    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_0[2]
    SLICE_X150Y151       LUT4 (Prop_lut4_I0_O)        0.326     9.190 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_236/O
                         net (fo=1, routed)           0.000     9.190    video_inst/Inst_vga/col_map/dc_bias[3]_i_236_n_0
    SLICE_X150Y151       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.445 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[3]
                         net (fo=3, routed)           1.123    10.568    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_n_4
    SLICE_X150Y150       LUT3 (Prop_lut3_I2_O)        0.333    10.901 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_172/O
                         net (fo=2, routed)           0.468    11.369    video_inst/Inst_vga/col_map/dc_bias[3]_i_172_n_0
    SLICE_X150Y150       LUT5 (Prop_lut5_I0_O)        0.357    11.726 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_128/O
                         net (fo=2, routed)           0.831    12.557    video_inst/Inst_vga/col_map/dc_bias[3]_i_128_n_0
    SLICE_X149Y150       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    13.162 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    13.162    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95_n_0
    SLICE_X149Y151       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.496 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123/O[1]
                         net (fo=2, routed)           0.756    14.252    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123_n_6
    SLICE_X152Y150       LUT2 (Prop_lut2_I0_O)        0.303    14.555 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_125/O
                         net (fo=1, routed)           0.000    14.555    video_inst/Inst_vga/col_map/dc_bias[3]_i_125_n_0
    SLICE_X152Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.785 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.454    15.238    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_44[1]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.306    15.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.000    15.544    video_inst/Inst_vga/col_map/dc_bias[3]_i_20_2[3]
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.920 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.001    15.921    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.140 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43/O[0]
                         net (fo=1, routed)           0.441    16.581    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43_n_7
    SLICE_X155Y149       LUT6 (Prop_lut6_I0_O)        0.295    16.876 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.807    17.683    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I3_O)        0.124    17.807 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.587    18.394    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4_n_0
    SLICE_X160Y151       LUT6 (Prop_lut6_I4_O)        0.124    18.518 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.808    19.326    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X161Y154       LUT6 (Prop_lut6_I0_O)        0.124    19.450 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    19.450    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.703    38.410    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.552    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X161Y154       FDRE (Setup_fdre_C_D)        0.032    38.899    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                         -19.450    
  -------------------------------------------------------------------
                         slack                                 19.449    

Slack (MET) :             19.531ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.368ns  (logic 6.417ns (31.506%)  route 13.951ns (68.494%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.410 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.456    -0.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/Q
                         net (fo=62, routed)          2.059     1.515    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[2]
    SLICE_X153Y147       LUT6 (Prop_lut6_I1_O)        0.124     1.639 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62/O
                         net (fo=12, routed)          0.920     2.559    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62_n_0
    SLICE_X152Y151       LUT3 (Prop_lut3_I0_O)        0.124     2.683 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_37/O
                         net (fo=17, routed)          0.852     3.535    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_3
    SLICE_X153Y147       LUT6 (Prop_lut6_I3_O)        0.124     3.659 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_16/O
                         net (fo=27, routed)          1.239     4.898    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]_1
    SLICE_X151Y146       LUT3 (Prop_lut3_I2_O)        0.152     5.050 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_285/O
                         net (fo=4, routed)           0.614     5.664    video_inst/Inst_vga/col_map/dc_bias[3]_i_193[1]
    SLICE_X150Y146       LUT4 (Prop_lut4_I0_O)        0.326     5.990 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_343/O
                         net (fo=1, routed)           0.000     5.990    video_inst/Inst_vga/col_map/dc_bias[3]_i_343_n_0
    SLICE_X150Y146       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.523 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     6.523    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277_n_0
    SLICE_X150Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_202/CO[3]
                         net (fo=43, routed)          1.484     8.124    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_197[0]
    SLICE_X151Y153       LUT3 (Prop_lut3_I0_O)        0.150     8.274 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_233/O
                         net (fo=2, routed)           0.590     8.864    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_0[2]
    SLICE_X150Y151       LUT4 (Prop_lut4_I0_O)        0.326     9.190 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_236/O
                         net (fo=1, routed)           0.000     9.190    video_inst/Inst_vga/col_map/dc_bias[3]_i_236_n_0
    SLICE_X150Y151       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.445 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[3]
                         net (fo=3, routed)           1.123    10.568    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_n_4
    SLICE_X150Y150       LUT3 (Prop_lut3_I2_O)        0.333    10.901 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_172/O
                         net (fo=2, routed)           0.468    11.369    video_inst/Inst_vga/col_map/dc_bias[3]_i_172_n_0
    SLICE_X150Y150       LUT5 (Prop_lut5_I0_O)        0.357    11.726 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_128/O
                         net (fo=2, routed)           0.831    12.557    video_inst/Inst_vga/col_map/dc_bias[3]_i_128_n_0
    SLICE_X149Y150       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    13.162 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    13.162    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95_n_0
    SLICE_X149Y151       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.496 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123/O[1]
                         net (fo=2, routed)           0.756    14.252    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123_n_6
    SLICE_X152Y150       LUT2 (Prop_lut2_I0_O)        0.303    14.555 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_125/O
                         net (fo=1, routed)           0.000    14.555    video_inst/Inst_vga/col_map/dc_bias[3]_i_125_n_0
    SLICE_X152Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.785 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.454    15.238    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_44[1]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.306    15.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.000    15.544    video_inst/Inst_vga/col_map/dc_bias[3]_i_20_2[3]
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.920 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.001    15.921    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.140 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43/O[0]
                         net (fo=1, routed)           0.441    16.581    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43_n_7
    SLICE_X155Y149       LUT6 (Prop_lut6_I0_O)        0.295    16.876 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.807    17.683    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I3_O)        0.124    17.807 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.587    18.394    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4_n_0
    SLICE_X160Y151       LUT6 (Prop_lut6_I4_O)        0.124    18.518 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.725    19.244    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X161Y155       LUT6 (Prop_lut6_I4_O)        0.124    19.368 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    19.368    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X161Y155       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.703    38.410    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y155       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.552    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X161Y155       FDRE (Setup_fdre_C_D)        0.031    38.898    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         38.898    
                         arrival time                         -19.368    
  -------------------------------------------------------------------
                         slack                                 19.531    

Slack (MET) :             19.555ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.343ns  (logic 6.417ns (31.544%)  route 13.926ns (68.456%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.410 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.456    -0.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/Q
                         net (fo=62, routed)          2.059     1.515    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[2]
    SLICE_X153Y147       LUT6 (Prop_lut6_I1_O)        0.124     1.639 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62/O
                         net (fo=12, routed)          0.920     2.559    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62_n_0
    SLICE_X152Y151       LUT3 (Prop_lut3_I0_O)        0.124     2.683 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_37/O
                         net (fo=17, routed)          0.852     3.535    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_3
    SLICE_X153Y147       LUT6 (Prop_lut6_I3_O)        0.124     3.659 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_16/O
                         net (fo=27, routed)          1.239     4.898    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]_1
    SLICE_X151Y146       LUT3 (Prop_lut3_I2_O)        0.152     5.050 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_285/O
                         net (fo=4, routed)           0.614     5.664    video_inst/Inst_vga/col_map/dc_bias[3]_i_193[1]
    SLICE_X150Y146       LUT4 (Prop_lut4_I0_O)        0.326     5.990 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_343/O
                         net (fo=1, routed)           0.000     5.990    video_inst/Inst_vga/col_map/dc_bias[3]_i_343_n_0
    SLICE_X150Y146       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.523 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     6.523    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277_n_0
    SLICE_X150Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_202/CO[3]
                         net (fo=43, routed)          1.484     8.124    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_197[0]
    SLICE_X151Y153       LUT3 (Prop_lut3_I0_O)        0.150     8.274 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_233/O
                         net (fo=2, routed)           0.590     8.864    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_0[2]
    SLICE_X150Y151       LUT4 (Prop_lut4_I0_O)        0.326     9.190 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_236/O
                         net (fo=1, routed)           0.000     9.190    video_inst/Inst_vga/col_map/dc_bias[3]_i_236_n_0
    SLICE_X150Y151       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.445 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[3]
                         net (fo=3, routed)           1.123    10.568    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_n_4
    SLICE_X150Y150       LUT3 (Prop_lut3_I2_O)        0.333    10.901 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_172/O
                         net (fo=2, routed)           0.468    11.369    video_inst/Inst_vga/col_map/dc_bias[3]_i_172_n_0
    SLICE_X150Y150       LUT5 (Prop_lut5_I0_O)        0.357    11.726 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_128/O
                         net (fo=2, routed)           0.831    12.557    video_inst/Inst_vga/col_map/dc_bias[3]_i_128_n_0
    SLICE_X149Y150       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    13.162 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    13.162    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95_n_0
    SLICE_X149Y151       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.496 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123/O[1]
                         net (fo=2, routed)           0.756    14.252    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123_n_6
    SLICE_X152Y150       LUT2 (Prop_lut2_I0_O)        0.303    14.555 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_125/O
                         net (fo=1, routed)           0.000    14.555    video_inst/Inst_vga/col_map/dc_bias[3]_i_125_n_0
    SLICE_X152Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.785 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.454    15.238    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_44[1]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.306    15.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.000    15.544    video_inst/Inst_vga/col_map/dc_bias[3]_i_20_2[3]
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.920 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.001    15.921    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.140 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43/O[0]
                         net (fo=1, routed)           0.441    16.581    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43_n_7
    SLICE_X155Y149       LUT6 (Prop_lut6_I0_O)        0.295    16.876 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.807    17.683    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I3_O)        0.124    17.807 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.587    18.394    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4_n_0
    SLICE_X160Y151       LUT6 (Prop_lut6_I4_O)        0.124    18.518 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.700    19.219    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X161Y155       LUT6 (Prop_lut6_I2_O)        0.124    19.343 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.343    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X161Y155       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.703    38.410    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y155       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.552    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X161Y155       FDRE (Setup_fdre_C_D)        0.031    38.898    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         38.898    
                         arrival time                         -19.343    
  -------------------------------------------------------------------
                         slack                                 19.555    

Slack (MET) :             19.607ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.221ns  (logic 6.417ns (31.734%)  route 13.804ns (68.266%))
  Logic Levels:           23  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.456    -0.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/Q
                         net (fo=62, routed)          2.059     1.515    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[2]
    SLICE_X153Y147       LUT6 (Prop_lut6_I1_O)        0.124     1.639 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62/O
                         net (fo=12, routed)          0.920     2.559    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62_n_0
    SLICE_X152Y151       LUT3 (Prop_lut3_I0_O)        0.124     2.683 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_37/O
                         net (fo=17, routed)          0.852     3.535    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_3
    SLICE_X153Y147       LUT6 (Prop_lut6_I3_O)        0.124     3.659 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_16/O
                         net (fo=27, routed)          1.239     4.898    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]_1
    SLICE_X151Y146       LUT3 (Prop_lut3_I2_O)        0.152     5.050 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_285/O
                         net (fo=4, routed)           0.614     5.664    video_inst/Inst_vga/col_map/dc_bias[3]_i_193[1]
    SLICE_X150Y146       LUT4 (Prop_lut4_I0_O)        0.326     5.990 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_343/O
                         net (fo=1, routed)           0.000     5.990    video_inst/Inst_vga/col_map/dc_bias[3]_i_343_n_0
    SLICE_X150Y146       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.523 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     6.523    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277_n_0
    SLICE_X150Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_202/CO[3]
                         net (fo=43, routed)          1.484     8.124    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_197[0]
    SLICE_X151Y153       LUT3 (Prop_lut3_I0_O)        0.150     8.274 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_233/O
                         net (fo=2, routed)           0.590     8.864    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_0[2]
    SLICE_X150Y151       LUT4 (Prop_lut4_I0_O)        0.326     9.190 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_236/O
                         net (fo=1, routed)           0.000     9.190    video_inst/Inst_vga/col_map/dc_bias[3]_i_236_n_0
    SLICE_X150Y151       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.445 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[3]
                         net (fo=3, routed)           1.123    10.568    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_n_4
    SLICE_X150Y150       LUT3 (Prop_lut3_I2_O)        0.333    10.901 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_172/O
                         net (fo=2, routed)           0.468    11.369    video_inst/Inst_vga/col_map/dc_bias[3]_i_172_n_0
    SLICE_X150Y150       LUT5 (Prop_lut5_I0_O)        0.357    11.726 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_128/O
                         net (fo=2, routed)           0.831    12.557    video_inst/Inst_vga/col_map/dc_bias[3]_i_128_n_0
    SLICE_X149Y150       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    13.162 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    13.162    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95_n_0
    SLICE_X149Y151       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.496 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123/O[1]
                         net (fo=2, routed)           0.756    14.252    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123_n_6
    SLICE_X152Y150       LUT2 (Prop_lut2_I0_O)        0.303    14.555 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_125/O
                         net (fo=1, routed)           0.000    14.555    video_inst/Inst_vga/col_map/dc_bias[3]_i_125_n_0
    SLICE_X152Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.785 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.454    15.238    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_44[1]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.306    15.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.000    15.544    video_inst/Inst_vga/col_map/dc_bias[3]_i_20_2[3]
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.920 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.001    15.921    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.140 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43/O[0]
                         net (fo=1, routed)           0.441    16.581    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43_n_7
    SLICE_X155Y149       LUT6 (Prop_lut6_I0_O)        0.295    16.876 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.525    17.401    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I2_O)        0.124    17.525 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=3, routed)           0.478    18.003    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7_n_0
    SLICE_X160Y151       LUT6 (Prop_lut6_I5_O)        0.124    18.127 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1/O
                         net (fo=6, routed)           0.971    19.097    video_inst/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X163Y144       LUT2 (Prop_lut2_I1_O)        0.124    19.221 r  video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    19.221    video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X163Y144       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.713    38.421    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y144       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                         clock pessimism              0.474    38.894    
                         clock uncertainty           -0.095    38.800    
    SLICE_X163Y144       FDRE (Setup_fdre_C_D)        0.029    38.829    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                         -19.221    
  -------------------------------------------------------------------
                         slack                                 19.607    

Slack (MET) :             19.627ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.247ns  (logic 6.443ns (31.821%)  route 13.804ns (68.179%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.456    -0.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/Q
                         net (fo=62, routed)          2.059     1.515    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[2]
    SLICE_X153Y147       LUT6 (Prop_lut6_I1_O)        0.124     1.639 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62/O
                         net (fo=12, routed)          0.920     2.559    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62_n_0
    SLICE_X152Y151       LUT3 (Prop_lut3_I0_O)        0.124     2.683 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_37/O
                         net (fo=17, routed)          0.852     3.535    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_3
    SLICE_X153Y147       LUT6 (Prop_lut6_I3_O)        0.124     3.659 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_16/O
                         net (fo=27, routed)          1.239     4.898    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]_1
    SLICE_X151Y146       LUT3 (Prop_lut3_I2_O)        0.152     5.050 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_285/O
                         net (fo=4, routed)           0.614     5.664    video_inst/Inst_vga/col_map/dc_bias[3]_i_193[1]
    SLICE_X150Y146       LUT4 (Prop_lut4_I0_O)        0.326     5.990 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_343/O
                         net (fo=1, routed)           0.000     5.990    video_inst/Inst_vga/col_map/dc_bias[3]_i_343_n_0
    SLICE_X150Y146       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.523 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     6.523    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277_n_0
    SLICE_X150Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_202/CO[3]
                         net (fo=43, routed)          1.484     8.124    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_197[0]
    SLICE_X151Y153       LUT3 (Prop_lut3_I0_O)        0.150     8.274 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_233/O
                         net (fo=2, routed)           0.590     8.864    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_0[2]
    SLICE_X150Y151       LUT4 (Prop_lut4_I0_O)        0.326     9.190 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_236/O
                         net (fo=1, routed)           0.000     9.190    video_inst/Inst_vga/col_map/dc_bias[3]_i_236_n_0
    SLICE_X150Y151       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.445 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[3]
                         net (fo=3, routed)           1.123    10.568    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_n_4
    SLICE_X150Y150       LUT3 (Prop_lut3_I2_O)        0.333    10.901 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_172/O
                         net (fo=2, routed)           0.468    11.369    video_inst/Inst_vga/col_map/dc_bias[3]_i_172_n_0
    SLICE_X150Y150       LUT5 (Prop_lut5_I0_O)        0.357    11.726 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_128/O
                         net (fo=2, routed)           0.831    12.557    video_inst/Inst_vga/col_map/dc_bias[3]_i_128_n_0
    SLICE_X149Y150       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    13.162 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    13.162    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95_n_0
    SLICE_X149Y151       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.496 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123/O[1]
                         net (fo=2, routed)           0.756    14.252    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123_n_6
    SLICE_X152Y150       LUT2 (Prop_lut2_I0_O)        0.303    14.555 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_125/O
                         net (fo=1, routed)           0.000    14.555    video_inst/Inst_vga/col_map/dc_bias[3]_i_125_n_0
    SLICE_X152Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.785 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.454    15.238    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_44[1]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.306    15.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.000    15.544    video_inst/Inst_vga/col_map/dc_bias[3]_i_20_2[3]
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.920 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.001    15.921    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.140 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43/O[0]
                         net (fo=1, routed)           0.441    16.581    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43_n_7
    SLICE_X155Y149       LUT6 (Prop_lut6_I0_O)        0.295    16.876 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.525    17.401    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I2_O)        0.124    17.525 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=3, routed)           0.478    18.003    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7_n_0
    SLICE_X160Y151       LUT6 (Prop_lut6_I5_O)        0.124    18.127 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1/O
                         net (fo=6, routed)           0.971    19.097    video_inst/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X163Y144       LUT3 (Prop_lut3_I2_O)        0.150    19.247 r  video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    19.247    video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X163Y144       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.713    38.421    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y144       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.474    38.894    
                         clock uncertainty           -0.095    38.800    
    SLICE_X163Y144       FDRE (Setup_fdre_C_D)        0.075    38.875    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -19.247    
  -------------------------------------------------------------------
                         slack                                 19.627    

Slack (MET) :             19.632ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.199ns  (logic 6.417ns (31.769%)  route 13.782ns (68.231%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.456    -0.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/Q
                         net (fo=62, routed)          2.059     1.515    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[2]
    SLICE_X153Y147       LUT6 (Prop_lut6_I1_O)        0.124     1.639 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62/O
                         net (fo=12, routed)          0.920     2.559    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62_n_0
    SLICE_X152Y151       LUT3 (Prop_lut3_I0_O)        0.124     2.683 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_37/O
                         net (fo=17, routed)          0.852     3.535    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_3
    SLICE_X153Y147       LUT6 (Prop_lut6_I3_O)        0.124     3.659 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_16/O
                         net (fo=27, routed)          1.239     4.898    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]_1
    SLICE_X151Y146       LUT3 (Prop_lut3_I2_O)        0.152     5.050 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_285/O
                         net (fo=4, routed)           0.614     5.664    video_inst/Inst_vga/col_map/dc_bias[3]_i_193[1]
    SLICE_X150Y146       LUT4 (Prop_lut4_I0_O)        0.326     5.990 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_343/O
                         net (fo=1, routed)           0.000     5.990    video_inst/Inst_vga/col_map/dc_bias[3]_i_343_n_0
    SLICE_X150Y146       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.523 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     6.523    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277_n_0
    SLICE_X150Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_202/CO[3]
                         net (fo=43, routed)          1.484     8.124    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_197[0]
    SLICE_X151Y153       LUT3 (Prop_lut3_I0_O)        0.150     8.274 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_233/O
                         net (fo=2, routed)           0.590     8.864    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_0[2]
    SLICE_X150Y151       LUT4 (Prop_lut4_I0_O)        0.326     9.190 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_236/O
                         net (fo=1, routed)           0.000     9.190    video_inst/Inst_vga/col_map/dc_bias[3]_i_236_n_0
    SLICE_X150Y151       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.445 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[3]
                         net (fo=3, routed)           1.123    10.568    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_n_4
    SLICE_X150Y150       LUT3 (Prop_lut3_I2_O)        0.333    10.901 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_172/O
                         net (fo=2, routed)           0.468    11.369    video_inst/Inst_vga/col_map/dc_bias[3]_i_172_n_0
    SLICE_X150Y150       LUT5 (Prop_lut5_I0_O)        0.357    11.726 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_128/O
                         net (fo=2, routed)           0.831    12.557    video_inst/Inst_vga/col_map/dc_bias[3]_i_128_n_0
    SLICE_X149Y150       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    13.162 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    13.162    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95_n_0
    SLICE_X149Y151       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.496 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123/O[1]
                         net (fo=2, routed)           0.756    14.252    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123_n_6
    SLICE_X152Y150       LUT2 (Prop_lut2_I0_O)        0.303    14.555 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_125/O
                         net (fo=1, routed)           0.000    14.555    video_inst/Inst_vga/col_map/dc_bias[3]_i_125_n_0
    SLICE_X152Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.785 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.454    15.238    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_44[1]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.306    15.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.000    15.544    video_inst/Inst_vga/col_map/dc_bias[3]_i_20_2[3]
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.920 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.001    15.921    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.140 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43/O[0]
                         net (fo=1, routed)           0.441    16.581    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43_n_7
    SLICE_X155Y149       LUT6 (Prop_lut6_I0_O)        0.295    16.876 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.525    17.401    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I2_O)        0.124    17.525 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=3, routed)           0.478    18.003    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7_n_0
    SLICE_X160Y151       LUT6 (Prop_lut6_I5_O)        0.124    18.127 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1/O
                         net (fo=6, routed)           0.948    19.075    video_inst/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X163Y146       LUT5 (Prop_lut5_I0_O)        0.124    19.199 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    19.199    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.713    38.421    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.474    38.894    
                         clock uncertainty           -0.095    38.800    
    SLICE_X163Y146       FDRE (Setup_fdre_C_D)        0.031    38.831    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                 19.632    

Slack (MET) :             19.650ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.225ns  (logic 6.443ns (31.857%)  route 13.782ns (68.143%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.456    -0.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/Q
                         net (fo=62, routed)          2.059     1.515    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[2]
    SLICE_X153Y147       LUT6 (Prop_lut6_I1_O)        0.124     1.639 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62/O
                         net (fo=12, routed)          0.920     2.559    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62_n_0
    SLICE_X152Y151       LUT3 (Prop_lut3_I0_O)        0.124     2.683 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_37/O
                         net (fo=17, routed)          0.852     3.535    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_3
    SLICE_X153Y147       LUT6 (Prop_lut6_I3_O)        0.124     3.659 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_16/O
                         net (fo=27, routed)          1.239     4.898    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]_1
    SLICE_X151Y146       LUT3 (Prop_lut3_I2_O)        0.152     5.050 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_285/O
                         net (fo=4, routed)           0.614     5.664    video_inst/Inst_vga/col_map/dc_bias[3]_i_193[1]
    SLICE_X150Y146       LUT4 (Prop_lut4_I0_O)        0.326     5.990 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_343/O
                         net (fo=1, routed)           0.000     5.990    video_inst/Inst_vga/col_map/dc_bias[3]_i_343_n_0
    SLICE_X150Y146       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.523 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     6.523    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277_n_0
    SLICE_X150Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_202/CO[3]
                         net (fo=43, routed)          1.484     8.124    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_197[0]
    SLICE_X151Y153       LUT3 (Prop_lut3_I0_O)        0.150     8.274 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_233/O
                         net (fo=2, routed)           0.590     8.864    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_0[2]
    SLICE_X150Y151       LUT4 (Prop_lut4_I0_O)        0.326     9.190 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_236/O
                         net (fo=1, routed)           0.000     9.190    video_inst/Inst_vga/col_map/dc_bias[3]_i_236_n_0
    SLICE_X150Y151       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.445 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[3]
                         net (fo=3, routed)           1.123    10.568    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_n_4
    SLICE_X150Y150       LUT3 (Prop_lut3_I2_O)        0.333    10.901 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_172/O
                         net (fo=2, routed)           0.468    11.369    video_inst/Inst_vga/col_map/dc_bias[3]_i_172_n_0
    SLICE_X150Y150       LUT5 (Prop_lut5_I0_O)        0.357    11.726 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_128/O
                         net (fo=2, routed)           0.831    12.557    video_inst/Inst_vga/col_map/dc_bias[3]_i_128_n_0
    SLICE_X149Y150       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    13.162 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    13.162    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95_n_0
    SLICE_X149Y151       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.496 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123/O[1]
                         net (fo=2, routed)           0.756    14.252    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123_n_6
    SLICE_X152Y150       LUT2 (Prop_lut2_I0_O)        0.303    14.555 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_125/O
                         net (fo=1, routed)           0.000    14.555    video_inst/Inst_vga/col_map/dc_bias[3]_i_125_n_0
    SLICE_X152Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.785 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.454    15.238    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_44[1]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.306    15.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.000    15.544    video_inst/Inst_vga/col_map/dc_bias[3]_i_20_2[3]
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.920 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.001    15.921    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.140 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43/O[0]
                         net (fo=1, routed)           0.441    16.581    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43_n_7
    SLICE_X155Y149       LUT6 (Prop_lut6_I0_O)        0.295    16.876 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.525    17.401    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I2_O)        0.124    17.525 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7/O
                         net (fo=3, routed)           0.478    18.003    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_7_n_0
    SLICE_X160Y151       LUT6 (Prop_lut6_I5_O)        0.124    18.127 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1/O
                         net (fo=6, routed)           0.948    19.075    video_inst/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X163Y146       LUT5 (Prop_lut5_I4_O)        0.150    19.225 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    19.225    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.713    38.421    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y146       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.474    38.894    
                         clock uncertainty           -0.095    38.800    
    SLICE_X163Y146       FDRE (Setup_fdre_C_D)        0.075    38.875    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -19.225    
  -------------------------------------------------------------------
                         slack                                 19.650    

Slack (MET) :             19.680ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.217ns  (logic 6.417ns (31.741%)  route 13.800ns (68.259%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.410 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.456    -0.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/Q
                         net (fo=62, routed)          2.059     1.515    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[2]
    SLICE_X153Y147       LUT6 (Prop_lut6_I1_O)        0.124     1.639 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62/O
                         net (fo=12, routed)          0.920     2.559    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_62_n_0
    SLICE_X152Y151       LUT3 (Prop_lut3_I0_O)        0.124     2.683 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_37/O
                         net (fo=17, routed)          0.852     3.535    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]_3
    SLICE_X153Y147       LUT6 (Prop_lut6_I3_O)        0.124     3.659 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_16/O
                         net (fo=27, routed)          1.239     4.898    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]_1
    SLICE_X151Y146       LUT3 (Prop_lut3_I2_O)        0.152     5.050 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_285/O
                         net (fo=4, routed)           0.614     5.664    video_inst/Inst_vga/col_map/dc_bias[3]_i_193[1]
    SLICE_X150Y146       LUT4 (Prop_lut4_I0_O)        0.326     5.990 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_343/O
                         net (fo=1, routed)           0.000     5.990    video_inst/Inst_vga/col_map/dc_bias[3]_i_343_n_0
    SLICE_X150Y146       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.523 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277/CO[3]
                         net (fo=1, routed)           0.000     6.523    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_277_n_0
    SLICE_X150Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.640 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_202/CO[3]
                         net (fo=43, routed)          1.484     8.124    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_197[0]
    SLICE_X151Y153       LUT3 (Prop_lut3_I0_O)        0.150     8.274 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_233/O
                         net (fo=2, routed)           0.590     8.864    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_0[2]
    SLICE_X150Y151       LUT4 (Prop_lut4_I0_O)        0.326     9.190 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_236/O
                         net (fo=1, routed)           0.000     9.190    video_inst/Inst_vga/col_map/dc_bias[3]_i_236_n_0
    SLICE_X150Y151       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.445 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170/O[3]
                         net (fo=3, routed)           1.123    10.568    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_170_n_4
    SLICE_X150Y150       LUT3 (Prop_lut3_I2_O)        0.333    10.901 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_172/O
                         net (fo=2, routed)           0.468    11.369    video_inst/Inst_vga/col_map/dc_bias[3]_i_172_n_0
    SLICE_X150Y150       LUT5 (Prop_lut5_I0_O)        0.357    11.726 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_128/O
                         net (fo=2, routed)           0.831    12.557    video_inst/Inst_vga/col_map/dc_bias[3]_i_128_n_0
    SLICE_X149Y150       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    13.162 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    13.162    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_95_n_0
    SLICE_X149Y151       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.496 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123/O[1]
                         net (fo=2, routed)           0.756    14.252    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_123_n_6
    SLICE_X152Y150       LUT2 (Prop_lut2_I0_O)        0.303    14.555 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_125/O
                         net (fo=1, routed)           0.000    14.555    video_inst/Inst_vga/col_map/dc_bias[3]_i_125_n_0
    SLICE_X152Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.785 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_93/O[1]
                         net (fo=1, routed)           0.454    15.238    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_44[1]
    SLICE_X154Y149       LUT2 (Prop_lut2_I1_O)        0.306    15.544 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_74/O
                         net (fo=1, routed)           0.000    15.544    video_inst/Inst_vga/col_map/dc_bias[3]_i_20_2[3]
    SLICE_X154Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.920 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.001    15.921    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_44_n_0
    SLICE_X154Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.140 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43/O[0]
                         net (fo=1, routed)           0.441    16.581    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_43_n_7
    SLICE_X155Y149       LUT6 (Prop_lut6_I0_O)        0.295    16.876 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.807    17.683    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2_0
    SLICE_X159Y149       LUT6 (Prop_lut6_I3_O)        0.124    17.807 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.587    18.394    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4_n_0
    SLICE_X160Y151       LUT6 (Prop_lut6_I4_O)        0.124    18.518 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.574    19.092    video_inst/inst_dvid/TDMS_encoder_green/pixel[color][0]
    SLICE_X161Y155       LUT6 (Prop_lut6_I4_O)        0.124    19.216 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    19.216    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X161Y155       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.703    38.410    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y155       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.552    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X161Y155       FDRE (Setup_fdre_C_D)        0.029    38.896    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -19.216    
  -------------------------------------------------------------------
                         slack                                 19.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y154       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.457    video_inst/inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -0.895    video_inst/inst_dvid/CLK
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X161Y154       FDRE (Hold_fdre_C_D)         0.076    -0.578    video_inst/inst_dvid/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y154       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.457    video_inst/inst_dvid/TDMS_encoder_blue_n_5
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -0.895    video_inst/inst_dvid/CLK
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X161Y154       FDRE (Hold_fdre_C_D)         0.075    -0.579    video_inst/inst_dvid/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y154       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.457    video_inst/inst_dvid/TDMS_encoder_blue_n_4
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -0.895    video_inst/inst_dvid/CLK
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X161Y154       FDRE (Hold_fdre_C_D)         0.071    -0.583    video_inst/inst_dvid/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y153       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y153       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.411    video_inst/inst_dvid/TDMS_encoder_blue_n_8
    SLICE_X162Y153       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -0.895    video_inst/inst_dvid/CLK
    SLICE_X162Y153       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X162Y153       FDRE (Hold_fdre_C_D)         0.075    -0.563    video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.935%)  route 0.100ns (35.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.653    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X159Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/Q
                         net (fo=35, routed)          0.100    -0.411    video_inst/Inst_vga/vga_sig_gen/col_counter/Q[5]
    SLICE_X158Y144       LUT6 (Prop_lut6_I1_O)        0.045    -0.366 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.366    video_inst/Inst_vga/vga_sig_gen/col_counter/data0[9]
    SLICE_X158Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -0.894    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X158Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/C
                         clock pessimism              0.254    -0.640    
    SLICE_X158Y144       FDRE (Hold_fdre_C_D)         0.121    -0.519    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.648    -0.652    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y144       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.401    video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X163Y143       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.921    -0.893    video_inst/inst_dvid/CLK
    SLICE_X163Y143       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/C
                         clock pessimism              0.257    -0.636    
    SLICE_X163Y143       FDRE (Hold_fdre_C_D)         0.070    -0.566    video_inst/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.686%)  route 0.097ns (34.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y153       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y153       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=10, routed)          0.097    -0.416    video_inst/Inst_vga/vga_sig_gen/col_counter/encoded_reg[1]_1[1]
    SLICE_X161Y153       LUT6 (Prop_lut6_I4_O)        0.045    -0.371 r  video_inst/Inst_vga/vga_sig_gen/col_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[1]
    SLICE_X161Y153       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -0.895    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y153       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                         clock pessimism              0.254    -0.641    
    SLICE_X161Y153       FDRE (Hold_fdre_C_D)         0.092    -0.549    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.455%)  route 0.098ns (34.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y153       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y153       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=10, routed)          0.098    -0.415    video_inst/Inst_vga/vga_sig_gen/col_counter/encoded_reg[1]_1[1]
    SLICE_X161Y153       LUT6 (Prop_lut6_I4_O)        0.045    -0.370 r  video_inst/Inst_vga/vga_sig_gen/col_counter/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.370    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[0]
    SLICE_X161Y153       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -0.895    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y153       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism              0.254    -0.641    
    SLICE_X161Y153       FDRE (Hold_fdre_C_D)         0.091    -0.550    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.420%)  route 0.371ns (66.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y151       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[4]/Q
                         net (fo=37, routed)          0.371    -0.142    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[4]
    SLICE_X157Y149       LUT6 (Prop_lut6_I0_O)        0.045    -0.097 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.097    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[5]
    SLICE_X157Y149       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.921    -0.893    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y149       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/C
                         clock pessimism              0.514    -0.379    
    SLICE_X157Y149       FDRE (Hold_fdre_C_D)         0.091    -0.288    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.184ns (31.663%)  route 0.397ns (68.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.648    -0.652    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y149       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/Q
                         net (fo=34, routed)          0.397    -0.114    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[5]
    SLICE_X157Y151       LUT5 (Prop_lut5_I2_O)        0.043    -0.071 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.071    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[8]
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/C
                         clock pessimism              0.514    -0.381    
    SLICE_X157Y151       FDRE (Hold_fdre_C_D)         0.107    -0.274    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y151   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y143   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y143   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y151   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y151   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y143   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y143   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y151   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y151   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y144   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y143   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y143   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.027ns (23.456%)  route 3.351ns (76.544%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820    -0.999    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.478    -0.521 f  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.011     0.490    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y154       LUT6 (Prop_lut6_I2_O)        0.301     0.791 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.264     1.055    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y154       LUT5 (Prop_lut5_I0_O)        0.124     1.179 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.189     2.368    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y141       LUT2 (Prop_lut2_I1_O)        0.124     2.492 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.887     3.379    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.474     6.892    
                         clock uncertainty           -0.072     6.820    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.429     6.391    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.027ns (23.456%)  route 3.351ns (76.544%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820    -0.999    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.478    -0.521 f  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.011     0.490    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y154       LUT6 (Prop_lut6_I2_O)        0.301     0.791 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.264     1.055    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y154       LUT5 (Prop_lut5_I0_O)        0.124     1.179 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.189     2.368    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y141       LUT2 (Prop_lut2_I1_O)        0.124     2.492 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.887     3.379    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.474     6.892    
                         clock uncertainty           -0.072     6.820    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.429     6.391    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.027ns (23.456%)  route 3.351ns (76.544%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820    -0.999    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.478    -0.521 f  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.011     0.490    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y154       LUT6 (Prop_lut6_I2_O)        0.301     0.791 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.264     1.055    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y154       LUT5 (Prop_lut5_I0_O)        0.124     1.179 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.189     2.368    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y141       LUT2 (Prop_lut2_I1_O)        0.124     2.492 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.887     3.379    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.474     6.892    
                         clock uncertainty           -0.072     6.820    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.429     6.391    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.027ns (23.456%)  route 3.351ns (76.544%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820    -0.999    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.478    -0.521 f  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.011     0.490    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y154       LUT6 (Prop_lut6_I2_O)        0.301     0.791 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.264     1.055    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y154       LUT5 (Prop_lut5_I0_O)        0.124     1.179 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.189     2.368    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y141       LUT2 (Prop_lut2_I1_O)        0.124     2.492 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.887     3.379    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.474     6.892    
                         clock uncertainty           -0.072     6.820    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.429     6.391    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 1.027ns (23.456%)  route 3.351ns (76.544%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820    -0.999    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.478    -0.521 f  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.011     0.490    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y154       LUT6 (Prop_lut6_I2_O)        0.301     0.791 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.264     1.055    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y154       LUT5 (Prop_lut5_I0_O)        0.124     1.179 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.189     2.368    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y141       LUT2 (Prop_lut2_I1_O)        0.124     2.492 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.887     3.379    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.474     6.892    
                         clock uncertainty           -0.072     6.820    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.429     6.391    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.027ns (23.653%)  route 3.315ns (76.347%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820    -0.999    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.478    -0.521 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.011     0.490    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y154       LUT6 (Prop_lut6_I2_O)        0.301     0.791 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.264     1.055    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y154       LUT5 (Prop_lut5_I0_O)        0.124     1.179 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.040     3.219    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y140       LUT2 (Prop_lut2_I0_O)        0.124     3.343 r  video_inst/inst_dvid/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     3.343    video_inst/inst_dvid/shift_red[3]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.474     6.892    
                         clock uncertainty           -0.072     6.820    
    SLICE_X163Y140       FDSE (Setup_fdse_C_D)        0.031     6.851    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.851    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.055ns (24.142%)  route 3.315ns (75.858%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820    -0.999    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.478    -0.521 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.011     0.490    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y154       LUT6 (Prop_lut6_I2_O)        0.301     0.791 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.264     1.055    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y154       LUT5 (Prop_lut5_I0_O)        0.124     1.179 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.040     3.219    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y140       LUT2 (Prop_lut2_I0_O)        0.152     3.371 r  video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     3.371    video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.474     6.892    
                         clock uncertainty           -0.072     6.820    
    SLICE_X163Y140       FDSE (Setup_fdse_C_D)        0.075     6.895    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.895    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.027ns (24.414%)  route 3.180ns (75.586%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 6.420 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820    -0.999    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.478    -0.521 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.011     0.490    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y154       LUT6 (Prop_lut6_I2_O)        0.301     0.791 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.264     1.055    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y154       LUT5 (Prop_lut5_I0_O)        0.124     1.179 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.904     3.083    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y141       LUT3 (Prop_lut3_I1_O)        0.124     3.207 r  video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     3.207    video_inst/inst_dvid/shift_red[2]
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     6.420    video_inst/inst_dvid/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.474     6.893    
                         clock uncertainty           -0.072     6.821    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.077     6.898    video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.053ns (24.878%)  route 3.180ns (75.122%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 6.420 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820    -0.999    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.478    -0.521 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.011     0.490    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y154       LUT6 (Prop_lut6_I2_O)        0.301     0.791 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.264     1.055    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y154       LUT5 (Prop_lut5_I0_O)        0.124     1.179 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.904     3.083    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y141       LUT3 (Prop_lut3_I1_O)        0.150     3.233 r  video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     3.233    video_inst/inst_dvid/shift_red[4]
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     6.420    video_inst/inst_dvid/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.474     6.893    
                         clock uncertainty           -0.072     6.821    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.118     6.939    video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.903ns (25.000%)  route 2.709ns (75.000%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 6.420 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.820    -0.999    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.478    -0.521 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.011     0.490    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y154       LUT6 (Prop_lut6_I2_O)        0.301     0.791 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.264     1.055    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y154       LUT5 (Prop_lut5_I0_O)        0.124     1.179 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.434     2.613    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y141       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     6.420    video_inst/inst_dvid/clk_out2
    SLICE_X163Y141       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.474     6.893    
                         clock uncertainty           -0.072     6.821    
    SLICE_X163Y141       FDRE (Setup_fdre_C_R)       -0.429     6.392    video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          6.392    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  3.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.083    -0.404    video_inst/inst_dvid/shift_green[6]
    SLICE_X163Y149       LUT3 (Prop_lut3_I0_O)        0.049    -0.355 r  video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    video_inst/inst_dvid/shift_green_1[4]
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.254    -0.638    
    SLICE_X163Y149       FDRE (Hold_fdre_C_D)         0.107    -0.531    video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.396%)  route 0.150ns (51.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out2
    SLICE_X163Y155       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y155       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.150    -0.362    video_inst/inst_dvid/shift_clock_reg_n_0_[5]
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X162Y154       FDRE (Hold_fdre_C_D)         0.076    -0.562    video_inst/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.653%)  route 0.125ns (43.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.364    video_inst/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X162Y154       FDRE (Hold_fdre_C_D)         0.076    -0.578    video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.721%)  route 0.139ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out2
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y153       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.139    -0.374    video_inst/inst_dvid/shift_blue[5]
    SLICE_X163Y153       LUT3 (Prop_lut3_I0_O)        0.049    -0.325 r  video_inst/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    video_inst/inst_dvid/shift_blue_0[3]
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X163Y153       FDRE (Hold_fdre_C_D)         0.107    -0.547    video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.586%)  route 0.131ns (44.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.359    video_inst/inst_dvid/shift_clock[0]
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X162Y154       FDRE (Hold_fdre_C_D)         0.064    -0.590    video_inst/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out2
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y153       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.142    -0.370    video_inst/inst_dvid/shift_blue[2]
    SLICE_X163Y153       LUT3 (Prop_lut3_I0_O)        0.045    -0.325 r  video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    video_inst/inst_dvid/shift_blue_0[0]
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X163Y153       FDRE (Hold_fdre_C_D)         0.091    -0.563    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  video_inst/inst_dvid/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.142    -0.367    video_inst/inst_dvid/shift_green[2]
    SLICE_X163Y149       LUT3 (Prop_lut3_I0_O)        0.045    -0.322 r  video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    video_inst/inst_dvid/shift_green_1[0]
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X163Y149       FDRE (Hold_fdre_C_D)         0.091    -0.560    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.212%)  route 0.130ns (46.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.148    -0.506 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.130    -0.376    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X163Y155       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X163Y155       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X163Y155       FDRE (Hold_fdre_C_D)         0.013    -0.625    video_inst/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.185ns (48.790%)  route 0.194ns (51.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out2
    SLICE_X163Y154       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y154       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.194    -0.319    video_inst/inst_dvid/shift_blue[9]
    SLICE_X163Y153       LUT3 (Prop_lut3_I0_O)        0.044    -0.275 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    video_inst/inst_dvid/shift_blue_0[7]
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X163Y153       FDRE (Hold_fdre_C_D)         0.107    -0.531    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.654    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDRE (Prop_fdre_C_Q)         0.148    -0.506 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.116    -0.390    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X162Y154       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X162Y154       FDRE (Hold_fdre_C_D)         0.006    -0.648    video_inst/inst_dvid/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y153   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.580ns (25.603%)  route 1.685ns (74.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.831    -0.988    video_inst/inst_dvid/CLK
    SLICE_X161Y142       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.798     0.266    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y141       LUT2 (Prop_lut2_I0_O)        0.124     0.390 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.887     1.278    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.429     6.158    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.580ns (25.603%)  route 1.685ns (74.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.831    -0.988    video_inst/inst_dvid/CLK
    SLICE_X161Y142       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.798     0.266    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y141       LUT2 (Prop_lut2_I0_O)        0.124     0.390 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.887     1.278    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.429     6.158    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.580ns (25.603%)  route 1.685ns (74.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.831    -0.988    video_inst/inst_dvid/CLK
    SLICE_X161Y142       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.798     0.266    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y141       LUT2 (Prop_lut2_I0_O)        0.124     0.390 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.887     1.278    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.429     6.158    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.580ns (25.603%)  route 1.685ns (74.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.831    -0.988    video_inst/inst_dvid/CLK
    SLICE_X161Y142       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.798     0.266    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y141       LUT2 (Prop_lut2_I0_O)        0.124     0.390 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.887     1.278    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.429     6.158    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.580ns (25.603%)  route 1.685ns (74.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.831    -0.988    video_inst/inst_dvid/CLK
    SLICE_X161Y142       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.456    -0.532 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.798     0.266    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y141       LUT2 (Prop_lut2_I0_O)        0.124     0.390 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.887     1.278    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X163Y140       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X163Y140       FDSE (Setup_fdse_C_S)       -0.429     6.158    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.642ns (25.459%)  route 1.880ns (74.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 6.422 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.821    -0.998    video_inst/inst_dvid/CLK
    SLICE_X162Y150       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDRE (Prop_fdre_C_Q)         0.518    -0.480 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.880     1.399    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y149       LUT3 (Prop_lut3_I2_O)        0.124     1.523 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.523    video_inst/inst_dvid/shift_green_1[6]
    SLICE_X162Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.714     6.422    video_inst/inst_dvid/clk_out2
    SLICE_X162Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.383     6.805    
                         clock uncertainty           -0.215     6.590    
    SLICE_X162Y149       FDRE (Setup_fdre_C_D)        0.077     6.667    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          6.667    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.642ns (25.877%)  route 1.839ns (74.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 6.420 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.831    -0.988    video_inst/inst_dvid/CLK
    SLICE_X162Y142       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y142       FDRE (Prop_fdre_C_Q)         0.518    -0.470 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.839     1.369    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.124     1.493 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.493    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     6.420    video_inst/inst_dvid/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.383     6.803    
                         clock uncertainty           -0.215     6.588    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.081     6.669    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          6.669    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.456ns (20.232%)  route 1.798ns (79.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 6.411 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.821    -0.998    video_inst/inst_dvid/CLK
    SLICE_X160Y150       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y150       FDRE (Prop_fdre_C_Q)         0.456    -0.542 r  video_inst/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           1.798     1.256    video_inst/inst_dvid/latched_green[8]
    SLICE_X161Y150       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.704     6.411    video_inst/inst_dvid/clk_out2
    SLICE_X161Y150       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.383     6.794    
                         clock uncertainty           -0.215     6.580    
    SLICE_X161Y150       FDRE (Setup_fdre_C_D)       -0.105     6.475    video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          6.475    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.642ns (27.277%)  route 1.712ns (72.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 6.422 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.821    -0.998    video_inst/inst_dvid/CLK
    SLICE_X162Y150       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDRE (Prop_fdre_C_Q)         0.518    -0.480 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.712     1.231    video_inst/inst_dvid/latched_green[2]
    SLICE_X163Y149       LUT3 (Prop_lut3_I2_O)        0.124     1.355 r  video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.355    video_inst/inst_dvid/shift_green_1[2]
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.714     6.422    video_inst/inst_dvid/clk_out2
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.383     6.805    
                         clock uncertainty           -0.215     6.590    
    SLICE_X163Y149       FDRE (Setup_fdre_C_D)        0.031     6.621    video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.670ns (28.132%)  route 1.712ns (71.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 6.422 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.821    -0.998    video_inst/inst_dvid/CLK
    SLICE_X162Y150       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDRE (Prop_fdre_C_Q)         0.518    -0.480 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.712     1.231    video_inst/inst_dvid/latched_green[2]
    SLICE_X163Y149       LUT3 (Prop_lut3_I2_O)        0.152     1.383 r  video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.383    video_inst/inst_dvid/shift_green_1[4]
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.714     6.422    video_inst/inst_dvid/clk_out2
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.383     6.805    
                         clock uncertainty           -0.215     6.590    
    SLICE_X163Y149       FDRE (Setup_fdre_C_D)        0.075     6.665    video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          6.665    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  5.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.207ns (25.505%)  route 0.605ns (74.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.653    video_inst/inst_dvid/CLK
    SLICE_X162Y150       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.605     0.116    video_inst/inst_dvid/latched_green[2]
    SLICE_X163Y149       LUT3 (Prop_lut3_I2_O)        0.043     0.159 r  video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.159    video_inst/inst_dvid/shift_green_1[4]
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.565    -0.327    
                         clock uncertainty            0.215    -0.113    
    SLICE_X163Y149       FDRE (Hold_fdre_C_D)         0.107    -0.006    video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.207ns (25.210%)  route 0.614ns (74.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/CLK
    SLICE_X162Y153       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.614     0.124    video_inst/inst_dvid/latched_blue[1]
    SLICE_X163Y153       LUT3 (Prop_lut3_I2_O)        0.043     0.167 r  video_inst/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.167    video_inst/inst_dvid/shift_blue_0[3]
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X163Y153       FDRE (Hold_fdre_C_D)         0.107    -0.009    video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.208ns (25.301%)  route 0.614ns (74.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/CLK
    SLICE_X162Y153       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.614     0.124    video_inst/inst_dvid/latched_blue[1]
    SLICE_X163Y153       LUT3 (Prop_lut3_I2_O)        0.044     0.168 r  video_inst/inst_dvid/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.168    video_inst/inst_dvid/shift_blue_0[1]
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X163Y153       FDRE (Hold_fdre_C_D)         0.107    -0.009    video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.209ns (25.689%)  route 0.605ns (74.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.653    video_inst/inst_dvid/CLK
    SLICE_X162Y150       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.605     0.116    video_inst/inst_dvid/latched_green[2]
    SLICE_X163Y149       LUT3 (Prop_lut3_I2_O)        0.045     0.161 r  video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.161    video_inst/inst_dvid/shift_green_1[2]
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X163Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.565    -0.327    
                         clock uncertainty            0.215    -0.113    
    SLICE_X163Y149       FDRE (Hold_fdre_C_D)         0.092    -0.021    video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.128ns (17.129%)  route 0.619ns (82.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/CLK
    SLICE_X161Y154       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y154       FDRE (Prop_fdre_C_Q)         0.128    -0.526 r  video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.619     0.094    video_inst/inst_dvid/latched_blue[8]
    SLICE_X163Y154       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X163Y154       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X163Y154       FDRE (Hold_fdre_C_D)         0.017    -0.099    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.209ns (25.026%)  route 0.626ns (74.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/CLK
    SLICE_X162Y153       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.626     0.136    video_inst/inst_dvid/latched_blue[0]
    SLICE_X163Y153       LUT3 (Prop_lut3_I2_O)        0.045     0.181 r  video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.181    video_inst/inst_dvid/shift_blue_0[0]
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X163Y153       FDRE (Hold_fdre_C_D)         0.091    -0.025    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.141ns (16.889%)  route 0.694ns (83.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.648    -0.652    video_inst/inst_dvid/CLK
    SLICE_X163Y143       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  video_inst/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.694     0.183    video_inst/inst_dvid/latched_red[8]
    SLICE_X162Y143       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.921    -0.893    video_inst/inst_dvid/clk_out2
    SLICE_X162Y143       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.565    -0.328    
                         clock uncertainty            0.215    -0.114    
    SLICE_X162Y143       FDRE (Hold_fdre_C_D)         0.090    -0.024    video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.208ns (24.118%)  route 0.654ns (75.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/CLK
    SLICE_X162Y153       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.654     0.165    video_inst/inst_dvid/latched_blue[1]
    SLICE_X163Y153       LUT3 (Prop_lut3_I2_O)        0.044     0.209 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.209    video_inst/inst_dvid/shift_blue_0[7]
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X163Y153       FDRE (Hold_fdre_C_D)         0.107    -0.009    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.600%)  route 0.641ns (75.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.654    video_inst/inst_dvid/CLK
    SLICE_X162Y153       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y153       FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=1, routed)           0.641     0.151    video_inst/inst_dvid/latched_blue[2]
    SLICE_X163Y153       LUT3 (Prop_lut3_I2_O)        0.045     0.196 r  video_inst/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.196    video_inst/inst_dvid/shift_blue_0[2]
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.918    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X163Y153       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X163Y153       FDRE (Hold_fdre_C_D)         0.092    -0.024    video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.209ns (23.732%)  route 0.672ns (76.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.653    video_inst/inst_dvid/CLK
    SLICE_X162Y150       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.672     0.183    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y149       LUT3 (Prop_lut3_I2_O)        0.045     0.228 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.228    video_inst/inst_dvid/shift_green_1[6]
    SLICE_X162Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y149       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.565    -0.327    
                         clock uncertainty            0.215    -0.113    
    SLICE_X162Y149       FDRE (Hold_fdre_C_D)         0.120     0.007    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.221    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     3.012    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     3.484 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     3.485    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     5.382 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     5.382    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     3.013    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     3.485 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     3.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     5.382 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     5.382    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     3.012    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     3.484 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     3.485    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     5.381 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     5.381    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     3.013    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     3.485 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     3.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     5.381 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     5.381    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     3.016    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     3.488 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     3.489    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     5.373 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     5.373    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     3.016    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     3.488 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     3.489    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     5.372 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     5.372    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     3.019    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     3.491 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     3.492    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     5.360 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     5.360    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     3.019    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     3.491 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     3.492    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     5.359 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     5.359    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640    -0.660    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177    -0.483 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.482    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     0.334 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     0.334    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640    -0.660    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177    -0.483 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.482    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     0.335 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     0.335    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.662    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.484    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     0.349 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     0.349    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.662    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.484    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     0.350 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     0.350    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     0.358 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     0.358    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     0.359 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     0.359    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     0.359 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     0.359    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     0.360 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     0.360    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.186 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 1.186ns (28.694%)  route 2.947ns (71.306%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.810     2.872    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y149       LUT2 (Prop_lut2_I1_O)        0.124     2.996 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          1.136     4.132    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X158Y143       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -1.581    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X158Y143       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 1.186ns (28.694%)  route 2.947ns (71.306%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.810     2.872    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y149       LUT2 (Prop_lut2_I1_O)        0.124     2.996 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          1.136     4.132    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X158Y143       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -1.581    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X158Y143       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 1.186ns (31.572%)  route 2.570ns (68.428%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.810     2.872    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y149       LUT2 (Prop_lut2_I1_O)        0.124     2.996 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.760     3.756    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X159Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -1.581    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X159Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 1.186ns (31.572%)  route 2.570ns (68.428%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.810     2.872    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y149       LUT2 (Prop_lut2_I1_O)        0.124     2.996 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.760     3.756    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X159Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -1.581    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X159Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 1.186ns (31.572%)  route 2.570ns (68.428%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.810     2.872    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y149       LUT2 (Prop_lut2_I1_O)        0.124     2.996 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.760     3.756    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X159Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -1.581    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X159Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 1.186ns (31.572%)  route 2.570ns (68.428%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.810     2.872    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y149       LUT2 (Prop_lut2_I1_O)        0.124     2.996 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.760     3.756    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X158Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -1.581    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X158Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 1.186ns (31.572%)  route 2.570ns (68.428%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.810     2.872    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y149       LUT2 (Prop_lut2_I1_O)        0.124     2.996 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.760     3.756    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X158Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -1.581    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X158Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 1.186ns (31.572%)  route 2.570ns (68.428%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.810     2.872    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y149       LUT2 (Prop_lut2_I1_O)        0.124     2.996 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.760     3.756    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X158Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -1.581    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X158Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.179ns (31.880%)  route 2.519ns (68.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.810     2.872    video_inst/Inst_vga/vga_sig_gen/row_counter/resetn
    SLICE_X158Y149       LUT1 (Prop_lut1_I0_O)        0.117     2.989 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.709     3.698    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X156Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702    -1.591    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.179ns (31.880%)  route 2.519ns (68.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.810     2.872    video_inst/Inst_vga/vga_sig_gen/row_counter/resetn
    SLICE_X158Y149       LUT1 (Prop_lut1_I0_O)        0.117     2.989 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.709     3.698    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X156Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702    -1.591    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.234ns (20.127%)  route 0.928ns (79.873%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.742     0.928    video_inst/Inst_vga/vga_sig_gen/row_counter/resetn
    SLICE_X158Y149       LUT1 (Prop_lut1_I0_O)        0.048     0.976 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.186     1.162    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X157Y150       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y150       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.234ns (19.998%)  route 0.936ns (80.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.742     0.928    video_inst/Inst_vga/vga_sig_gen/row_counter/resetn
    SLICE_X158Y149       LUT1 (Prop_lut1_I0_O)        0.048     0.976 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.194     1.170    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X157Y149       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.921    -0.893    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y149       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.231ns (18.807%)  route 0.997ns (81.193%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.742     0.928    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y149       LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.255     1.228    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X157Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -0.894    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X157Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.231ns (18.807%)  route 0.997ns (81.193%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.742     0.928    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y149       LUT2 (Prop_lut2_I1_O)        0.045     0.973 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.255     1.228    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X157Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -0.894    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X157Y144       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.234ns (18.873%)  route 1.005ns (81.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.742     0.928    video_inst/Inst_vga/vga_sig_gen/row_counter/resetn
    SLICE_X158Y149       LUT1 (Prop_lut1_I0_O)        0.048     0.976 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.263     1.239    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.234ns (18.873%)  route 1.005ns (81.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.742     0.928    video_inst/Inst_vga/vga_sig_gen/row_counter/resetn
    SLICE_X158Y149       LUT1 (Prop_lut1_I0_O)        0.048     0.976 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.263     1.239    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.234ns (18.873%)  route 1.005ns (81.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.742     0.928    video_inst/Inst_vga/vga_sig_gen/row_counter/resetn
    SLICE_X158Y149       LUT1 (Prop_lut1_I0_O)        0.048     0.976 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.263     1.239    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.234ns (18.873%)  route 1.005ns (81.127%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.742     0.928    video_inst/Inst_vga/vga_sig_gen/row_counter/resetn
    SLICE_X158Y149       LUT1 (Prop_lut1_I0_O)        0.048     0.976 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.263     1.239    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.234ns (18.807%)  route 1.010ns (81.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.742     0.928    video_inst/Inst_vga/vga_sig_gen/row_counter/resetn
    SLICE_X158Y149       LUT1 (Prop_lut1_I0_O)        0.048     0.976 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.268     1.244    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X156Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.234ns (18.807%)  route 1.010ns (81.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.742     0.928    video_inst/Inst_vga/vga_sig_gen/row_counter/resetn
    SLICE_X158Y149       LUT1 (Prop_lut1_I0_O)        0.048     0.976 r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.268     1.244    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ[9]_i_1_n_0
    SLICE_X156Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -0.895    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X156Y151       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[1]/C





