
lab4_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000051c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080005d8  080005d8  000105d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000618  08000618  00010618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800061c  0800061c  0001061c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08000620  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000004  08000624  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000020  08000624  00020020  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000a0b  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000002a8  00000000  00000000  00020a37  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000088  00000000  00000000  00020ce0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000060  00000000  00000000  00020d68  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00000544  00000000  00000000  00020dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000056a  00000000  00000000  0002130c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007b  00000000  00000000  00021876  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000128  00000000  00000000  000218f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000004 	.word	0x20000004
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080005c0 	.word	0x080005c0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000008 	.word	0x20000008
 8000100:	080005c0 	.word	0x080005c0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800021c:	b590      	push	{r4, r7, lr}
 800021e:	b083      	sub	sp, #12
 8000220:	af00      	add	r7, sp, #0
 8000222:	0002      	movs	r2, r0
 8000224:	6039      	str	r1, [r7, #0]
 8000226:	1dfb      	adds	r3, r7, #7
 8000228:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800022a:	1dfb      	adds	r3, r7, #7
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	2b7f      	cmp	r3, #127	; 0x7f
 8000230:	d828      	bhi.n	8000284 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000232:	4a2f      	ldr	r2, [pc, #188]	; (80002f0 <__NVIC_SetPriority+0xd4>)
 8000234:	1dfb      	adds	r3, r7, #7
 8000236:	781b      	ldrb	r3, [r3, #0]
 8000238:	b25b      	sxtb	r3, r3
 800023a:	089b      	lsrs	r3, r3, #2
 800023c:	33c0      	adds	r3, #192	; 0xc0
 800023e:	009b      	lsls	r3, r3, #2
 8000240:	589b      	ldr	r3, [r3, r2]
 8000242:	1dfa      	adds	r2, r7, #7
 8000244:	7812      	ldrb	r2, [r2, #0]
 8000246:	0011      	movs	r1, r2
 8000248:	2203      	movs	r2, #3
 800024a:	400a      	ands	r2, r1
 800024c:	00d2      	lsls	r2, r2, #3
 800024e:	21ff      	movs	r1, #255	; 0xff
 8000250:	4091      	lsls	r1, r2
 8000252:	000a      	movs	r2, r1
 8000254:	43d2      	mvns	r2, r2
 8000256:	401a      	ands	r2, r3
 8000258:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800025a:	683b      	ldr	r3, [r7, #0]
 800025c:	019b      	lsls	r3, r3, #6
 800025e:	22ff      	movs	r2, #255	; 0xff
 8000260:	401a      	ands	r2, r3
 8000262:	1dfb      	adds	r3, r7, #7
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	0018      	movs	r0, r3
 8000268:	2303      	movs	r3, #3
 800026a:	4003      	ands	r3, r0
 800026c:	00db      	lsls	r3, r3, #3
 800026e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000270:	481f      	ldr	r0, [pc, #124]	; (80002f0 <__NVIC_SetPriority+0xd4>)
 8000272:	1dfb      	adds	r3, r7, #7
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	b25b      	sxtb	r3, r3
 8000278:	089b      	lsrs	r3, r3, #2
 800027a:	430a      	orrs	r2, r1
 800027c:	33c0      	adds	r3, #192	; 0xc0
 800027e:	009b      	lsls	r3, r3, #2
 8000280:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000282:	e031      	b.n	80002e8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000284:	4a1b      	ldr	r2, [pc, #108]	; (80002f4 <__NVIC_SetPriority+0xd8>)
 8000286:	1dfb      	adds	r3, r7, #7
 8000288:	781b      	ldrb	r3, [r3, #0]
 800028a:	0019      	movs	r1, r3
 800028c:	230f      	movs	r3, #15
 800028e:	400b      	ands	r3, r1
 8000290:	3b08      	subs	r3, #8
 8000292:	089b      	lsrs	r3, r3, #2
 8000294:	3306      	adds	r3, #6
 8000296:	009b      	lsls	r3, r3, #2
 8000298:	18d3      	adds	r3, r2, r3
 800029a:	3304      	adds	r3, #4
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	1dfa      	adds	r2, r7, #7
 80002a0:	7812      	ldrb	r2, [r2, #0]
 80002a2:	0011      	movs	r1, r2
 80002a4:	2203      	movs	r2, #3
 80002a6:	400a      	ands	r2, r1
 80002a8:	00d2      	lsls	r2, r2, #3
 80002aa:	21ff      	movs	r1, #255	; 0xff
 80002ac:	4091      	lsls	r1, r2
 80002ae:	000a      	movs	r2, r1
 80002b0:	43d2      	mvns	r2, r2
 80002b2:	401a      	ands	r2, r3
 80002b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002b6:	683b      	ldr	r3, [r7, #0]
 80002b8:	019b      	lsls	r3, r3, #6
 80002ba:	22ff      	movs	r2, #255	; 0xff
 80002bc:	401a      	ands	r2, r3
 80002be:	1dfb      	adds	r3, r7, #7
 80002c0:	781b      	ldrb	r3, [r3, #0]
 80002c2:	0018      	movs	r0, r3
 80002c4:	2303      	movs	r3, #3
 80002c6:	4003      	ands	r3, r0
 80002c8:	00db      	lsls	r3, r3, #3
 80002ca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002cc:	4809      	ldr	r0, [pc, #36]	; (80002f4 <__NVIC_SetPriority+0xd8>)
 80002ce:	1dfb      	adds	r3, r7, #7
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	001c      	movs	r4, r3
 80002d4:	230f      	movs	r3, #15
 80002d6:	4023      	ands	r3, r4
 80002d8:	3b08      	subs	r3, #8
 80002da:	089b      	lsrs	r3, r3, #2
 80002dc:	430a      	orrs	r2, r1
 80002de:	3306      	adds	r3, #6
 80002e0:	009b      	lsls	r3, r3, #2
 80002e2:	18c3      	adds	r3, r0, r3
 80002e4:	3304      	adds	r3, #4
 80002e6:	601a      	str	r2, [r3, #0]
}
 80002e8:	46c0      	nop			; (mov r8, r8)
 80002ea:	46bd      	mov	sp, r7
 80002ec:	b003      	add	sp, #12
 80002ee:	bd90      	pop	{r4, r7, pc}
 80002f0:	e000e100 	.word	0xe000e100
 80002f4:	e000ed00 	.word	0xe000ed00

080002f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	3b01      	subs	r3, #1
 8000304:	4a0c      	ldr	r2, [pc, #48]	; (8000338 <SysTick_Config+0x40>)
 8000306:	4293      	cmp	r3, r2
 8000308:	d901      	bls.n	800030e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800030a:	2301      	movs	r3, #1
 800030c:	e010      	b.n	8000330 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800030e:	4b0b      	ldr	r3, [pc, #44]	; (800033c <SysTick_Config+0x44>)
 8000310:	687a      	ldr	r2, [r7, #4]
 8000312:	3a01      	subs	r2, #1
 8000314:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000316:	2301      	movs	r3, #1
 8000318:	425b      	negs	r3, r3
 800031a:	2103      	movs	r1, #3
 800031c:	0018      	movs	r0, r3
 800031e:	f7ff ff7d 	bl	800021c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000322:	4b06      	ldr	r3, [pc, #24]	; (800033c <SysTick_Config+0x44>)
 8000324:	2200      	movs	r2, #0
 8000326:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000328:	4b04      	ldr	r3, [pc, #16]	; (800033c <SysTick_Config+0x44>)
 800032a:	2207      	movs	r2, #7
 800032c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800032e:	2300      	movs	r3, #0
}
 8000330:	0018      	movs	r0, r3
 8000332:	46bd      	mov	sp, r7
 8000334:	b002      	add	sp, #8
 8000336:	bd80      	pop	{r7, pc}
 8000338:	00ffffff 	.word	0x00ffffff
 800033c:	e000e010 	.word	0xe000e010

08000340 <main>:
#include "stm32g0xx.h"

void delay_ms(volatile unsigned int);


int main(void) {
 8000340:	b580      	push	{r7, lr}
 8000342:	b084      	sub	sp, #16
 8000344:	af00      	add	r7, sp, #0

    /* Enable GPIOC clock */
    RCC->IOPENR |= (1U << 2);
 8000346:	4b1b      	ldr	r3, [pc, #108]	; (80003b4 <main+0x74>)
 8000348:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800034a:	4b1a      	ldr	r3, [pc, #104]	; (80003b4 <main+0x74>)
 800034c:	2104      	movs	r1, #4
 800034e:	430a      	orrs	r2, r1
 8000350:	635a      	str	r2, [r3, #52]	; 0x34

    /* Setup PC6 as output */
    GPIOC->MODER &= ~(3U << 2*6);
 8000352:	4b19      	ldr	r3, [pc, #100]	; (80003b8 <main+0x78>)
 8000354:	681a      	ldr	r2, [r3, #0]
 8000356:	4b18      	ldr	r3, [pc, #96]	; (80003b8 <main+0x78>)
 8000358:	4918      	ldr	r1, [pc, #96]	; (80003bc <main+0x7c>)
 800035a:	400a      	ands	r2, r1
 800035c:	601a      	str	r2, [r3, #0]
    GPIOC->MODER |= (1U << 2*6);
 800035e:	4b16      	ldr	r3, [pc, #88]	; (80003b8 <main+0x78>)
 8000360:	681a      	ldr	r2, [r3, #0]
 8000362:	4b15      	ldr	r3, [pc, #84]	; (80003b8 <main+0x78>)
 8000364:	2180      	movs	r1, #128	; 0x80
 8000366:	0149      	lsls	r1, r1, #5
 8000368:	430a      	orrs	r2, r1
 800036a:	601a      	str	r2, [r3, #0]

    /* Turn on LED */
    GPIOC->ODR |= (1U << 6);
 800036c:	4b12      	ldr	r3, [pc, #72]	; (80003b8 <main+0x78>)
 800036e:	695a      	ldr	r2, [r3, #20]
 8000370:	4b11      	ldr	r3, [pc, #68]	; (80003b8 <main+0x78>)
 8000372:	2140      	movs	r1, #64	; 0x40
 8000374:	430a      	orrs	r2, r1
 8000376:	615a      	str	r2, [r3, #20]
    int Start = SysTick->VAL;		//Systic VAL ile o systick in o anki değeri alınır
 8000378:	4b11      	ldr	r3, [pc, #68]	; (80003c0 <main+0x80>)
 800037a:	689b      	ldr	r3, [r3, #8]
 800037c:	60fb      	str	r3, [r7, #12]
    	delay_ms(100000);
 800037e:	4b11      	ldr	r3, [pc, #68]	; (80003c4 <main+0x84>)
 8000380:	0018      	movs	r0, r3
 8000382:	f000 f821 	bl	80003c8 <delay_ms>
    int Stop = SysTick->VAL;		//Systic VAL ile o systick in o anki değeri alınır
 8000386:	4b0e      	ldr	r3, [pc, #56]	; (80003c0 <main+0x80>)
 8000388:	689b      	ldr	r3, [r3, #8]
 800038a:	60bb      	str	r3, [r7, #8]
    unsigned int Delta = 0x00FFFFFF&(Start-Stop);	// Start eksi stop ile arada geçen zamanı bulup deltaya atadım
 800038c:	68fa      	ldr	r2, [r7, #12]
 800038e:	68bb      	ldr	r3, [r7, #8]
 8000390:	1ad3      	subs	r3, r2, r3
 8000392:	021b      	lsls	r3, r3, #8
 8000394:	0a1b      	lsrs	r3, r3, #8
 8000396:	607b      	str	r3, [r7, #4]

    SystemCoreClockUpdate();	//contains the system frequency
 8000398:	f000 f86a 	bl	8000470 <SystemCoreClockUpdate>

    while(1) {
        delay_ms(100000);		//delay fonksiyonu ile while döngüsü içerisinde led in toggle etmesi sağlandı
 800039c:	4b09      	ldr	r3, [pc, #36]	; (80003c4 <main+0x84>)
 800039e:	0018      	movs	r0, r3
 80003a0:	f000 f812 	bl	80003c8 <delay_ms>
        /* LED Toggle */
        GPIOC->ODR ^= (1U << 6);
 80003a4:	4b04      	ldr	r3, [pc, #16]	; (80003b8 <main+0x78>)
 80003a6:	695a      	ldr	r2, [r3, #20]
 80003a8:	4b03      	ldr	r3, [pc, #12]	; (80003b8 <main+0x78>)
 80003aa:	2140      	movs	r1, #64	; 0x40
 80003ac:	404a      	eors	r2, r1
 80003ae:	615a      	str	r2, [r3, #20]
        delay_ms(100000);		//delay fonksiyonu ile while döngüsü içerisinde led in toggle etmesi sağlandı
 80003b0:	e7f4      	b.n	800039c <main+0x5c>
 80003b2:	46c0      	nop			; (mov r8, r8)
 80003b4:	40021000 	.word	0x40021000
 80003b8:	50000800 	.word	0x50000800
 80003bc:	ffffcfff 	.word	0xffffcfff
 80003c0:	e000e010 	.word	0xe000e010
 80003c4:	000186a0 	.word	0x000186a0

080003c8 <delay_ms>:
    }
    return 0;
}

void delay_ms(volatile unsigned int s){
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b084      	sub	sp, #16
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]

	for(int i=s; i>0; i--){
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	60fb      	str	r3, [r7, #12]
 80003d4:	e00d      	b.n	80003f2 <delay_ms+0x2a>
	 SysTick_Config(SystemCoreClock / 1000); // 16 MHz / 1000 ile 1 ms elde edildi.
 80003d6:	4b0a      	ldr	r3, [pc, #40]	; (8000400 <delay_ms+0x38>)
 80003d8:	681a      	ldr	r2, [r3, #0]
 80003da:	23fa      	movs	r3, #250	; 0xfa
 80003dc:	0099      	lsls	r1, r3, #2
 80003de:	0010      	movs	r0, r2
 80003e0:	f7ff fe90 	bl	8000104 <__udivsi3>
 80003e4:	0003      	movs	r3, r0
 80003e6:	0018      	movs	r0, r3
 80003e8:	f7ff ff86 	bl	80002f8 <SysTick_Config>
	for(int i=s; i>0; i--){
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	3b01      	subs	r3, #1
 80003f0:	60fb      	str	r3, [r7, #12]
 80003f2:	68fb      	ldr	r3, [r7, #12]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	dcee      	bgt.n	80003d6 <delay_ms+0xe>
	 }
}
 80003f8:	46c0      	nop			; (mov r8, r8)
 80003fa:	46bd      	mov	sp, r7
 80003fc:	b004      	add	sp, #16
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	20000000 	.word	0x20000000

08000404 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000404:	480d      	ldr	r0, [pc, #52]	; (800043c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000406:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000408:	f000 f826 	bl	8000458 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800040c:	480c      	ldr	r0, [pc, #48]	; (8000440 <LoopForever+0x6>)
  ldr r1, =_edata
 800040e:	490d      	ldr	r1, [pc, #52]	; (8000444 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000410:	4a0d      	ldr	r2, [pc, #52]	; (8000448 <LoopForever+0xe>)
  movs r3, #0
 8000412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000414:	e002      	b.n	800041c <LoopCopyDataInit>

08000416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800041a:	3304      	adds	r3, #4

0800041c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800041c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800041e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000420:	d3f9      	bcc.n	8000416 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000422:	4a0a      	ldr	r2, [pc, #40]	; (800044c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000424:	4c0a      	ldr	r4, [pc, #40]	; (8000450 <LoopForever+0x16>)
  movs r3, #0
 8000426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000428:	e001      	b.n	800042e <LoopFillZerobss>

0800042a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800042a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800042c:	3204      	adds	r2, #4

0800042e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800042e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000430:	d3fb      	bcc.n	800042a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000432:	f000 f8a1 	bl	8000578 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000436:	f7ff ff83 	bl	8000340 <main>

0800043a <LoopForever>:

LoopForever:
    b LoopForever
 800043a:	e7fe      	b.n	800043a <LoopForever>
  ldr   r0, =_estack
 800043c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000440:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000444:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000448:	08000620 	.word	0x08000620
  ldr r2, =_sbss
 800044c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000450:	20000020 	.word	0x20000020

08000454 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000454:	e7fe      	b.n	8000454 <ADC_COMP_IRQHandler>
	...

08000458 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800045c:	4b03      	ldr	r3, [pc, #12]	; (800046c <SystemInit+0x14>)
 800045e:	2280      	movs	r2, #128	; 0x80
 8000460:	0512      	lsls	r2, r2, #20
 8000462:	609a      	str	r2, [r3, #8]
#endif
}
 8000464:	46c0      	nop			; (mov r8, r8)
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	e000ed00 	.word	0xe000ed00

08000470 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b086      	sub	sp, #24
 8000474:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t pllm;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000476:	4b3b      	ldr	r3, [pc, #236]	; (8000564 <SystemCoreClockUpdate+0xf4>)
 8000478:	689b      	ldr	r3, [r3, #8]
 800047a:	2238      	movs	r2, #56	; 0x38
 800047c:	4013      	ands	r3, r2
 800047e:	2b10      	cmp	r3, #16
 8000480:	d016      	beq.n	80004b0 <SystemCoreClockUpdate+0x40>
 8000482:	d802      	bhi.n	800048a <SystemCoreClockUpdate+0x1a>
 8000484:	2b08      	cmp	r3, #8
 8000486:	d005      	beq.n	8000494 <SystemCoreClockUpdate+0x24>
 8000488:	e046      	b.n	8000518 <SystemCoreClockUpdate+0xa8>
 800048a:	2b18      	cmp	r3, #24
 800048c:	d006      	beq.n	800049c <SystemCoreClockUpdate+0x2c>
 800048e:	2b20      	cmp	r3, #32
 8000490:	d009      	beq.n	80004a6 <SystemCoreClockUpdate+0x36>
 8000492:	e041      	b.n	8000518 <SystemCoreClockUpdate+0xa8>
  {
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8000494:	4b34      	ldr	r3, [pc, #208]	; (8000568 <SystemCoreClockUpdate+0xf8>)
 8000496:	4a35      	ldr	r2, [pc, #212]	; (800056c <SystemCoreClockUpdate+0xfc>)
 8000498:	601a      	str	r2, [r3, #0]
      break;
 800049a:	e04f      	b.n	800053c <SystemCoreClockUpdate+0xcc>

    case RCC_CFGR_SWS_LSI:  /* LSI used as system clock */
      SystemCoreClock = LSI_VALUE;
 800049c:	4b32      	ldr	r3, [pc, #200]	; (8000568 <SystemCoreClockUpdate+0xf8>)
 800049e:	22fa      	movs	r2, #250	; 0xfa
 80004a0:	01d2      	lsls	r2, r2, #7
 80004a2:	601a      	str	r2, [r3, #0]
      break;
 80004a4:	e04a      	b.n	800053c <SystemCoreClockUpdate+0xcc>

    case RCC_CFGR_SWS_LSE:  /* LSE used as system clock */
      SystemCoreClock = LSE_VALUE;
 80004a6:	4b30      	ldr	r3, [pc, #192]	; (8000568 <SystemCoreClockUpdate+0xf8>)
 80004a8:	2280      	movs	r2, #128	; 0x80
 80004aa:	0212      	lsls	r2, r2, #8
 80004ac:	601a      	str	r2, [r3, #0]
      break;
 80004ae:	e045      	b.n	800053c <SystemCoreClockUpdate+0xcc>

    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80004b0:	4b2c      	ldr	r3, [pc, #176]	; (8000564 <SystemCoreClockUpdate+0xf4>)
 80004b2:	68db      	ldr	r3, [r3, #12]
 80004b4:	2203      	movs	r2, #3
 80004b6:	4013      	ands	r3, r2
 80004b8:	613b      	str	r3, [r7, #16]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL;
 80004ba:	4b2a      	ldr	r3, [pc, #168]	; (8000564 <SystemCoreClockUpdate+0xf4>)
 80004bc:	68db      	ldr	r3, [r3, #12]
 80004be:	091b      	lsrs	r3, r3, #4
 80004c0:	2207      	movs	r2, #7
 80004c2:	4013      	ands	r3, r2
 80004c4:	3301      	adds	r3, #1
 80004c6:	60fb      	str	r3, [r7, #12]

      if(pllsource == 0x03UL) /* HSE used as PLL clock source */
 80004c8:	693b      	ldr	r3, [r7, #16]
 80004ca:	2b03      	cmp	r3, #3
 80004cc:	d106      	bne.n	80004dc <SystemCoreClockUpdate+0x6c>
      {
        pllvco = (HSE_VALUE / pllm);
 80004ce:	68f9      	ldr	r1, [r7, #12]
 80004d0:	4826      	ldr	r0, [pc, #152]	; (800056c <SystemCoreClockUpdate+0xfc>)
 80004d2:	f7ff fe17 	bl	8000104 <__udivsi3>
 80004d6:	0003      	movs	r3, r0
 80004d8:	617b      	str	r3, [r7, #20]
 80004da:	e005      	b.n	80004e8 <SystemCoreClockUpdate+0x78>
      }
      else /* HSI used as PLL clock source */
      {
          pllvco = (HSI_VALUE / pllm);
 80004dc:	68f9      	ldr	r1, [r7, #12]
 80004de:	4824      	ldr	r0, [pc, #144]	; (8000570 <SystemCoreClockUpdate+0x100>)
 80004e0:	f7ff fe10 	bl	8000104 <__udivsi3>
 80004e4:	0003      	movs	r3, r0
 80004e6:	617b      	str	r3, [r7, #20]
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80004e8:	4b1e      	ldr	r3, [pc, #120]	; (8000564 <SystemCoreClockUpdate+0xf4>)
 80004ea:	68db      	ldr	r3, [r3, #12]
 80004ec:	0a1b      	lsrs	r3, r3, #8
 80004ee:	227f      	movs	r2, #127	; 0x7f
 80004f0:	401a      	ands	r2, r3
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	4353      	muls	r3, r2
 80004f6:	617b      	str	r3, [r7, #20]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 80004f8:	4b1a      	ldr	r3, [pc, #104]	; (8000564 <SystemCoreClockUpdate+0xf4>)
 80004fa:	68db      	ldr	r3, [r3, #12]
 80004fc:	0f5b      	lsrs	r3, r3, #29
 80004fe:	2207      	movs	r2, #7
 8000500:	4013      	ands	r3, r2
 8000502:	3301      	adds	r3, #1
 8000504:	60bb      	str	r3, [r7, #8]

      SystemCoreClock = pllvco/pllr;
 8000506:	68b9      	ldr	r1, [r7, #8]
 8000508:	6978      	ldr	r0, [r7, #20]
 800050a:	f7ff fdfb 	bl	8000104 <__udivsi3>
 800050e:	0003      	movs	r3, r0
 8000510:	001a      	movs	r2, r3
 8000512:	4b15      	ldr	r3, [pc, #84]	; (8000568 <SystemCoreClockUpdate+0xf8>)
 8000514:	601a      	str	r2, [r3, #0]
      break;
 8000516:	e011      	b.n	800053c <SystemCoreClockUpdate+0xcc>
      
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
    default:                /* HSI used as system clock */
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV))>> RCC_CR_HSIDIV_Pos));
 8000518:	4b12      	ldr	r3, [pc, #72]	; (8000564 <SystemCoreClockUpdate+0xf4>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	0adb      	lsrs	r3, r3, #11
 800051e:	2207      	movs	r2, #7
 8000520:	4013      	ands	r3, r2
 8000522:	2201      	movs	r2, #1
 8000524:	409a      	lsls	r2, r3
 8000526:	0013      	movs	r3, r2
 8000528:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (HSI_VALUE/hsidiv);
 800052a:	6879      	ldr	r1, [r7, #4]
 800052c:	4810      	ldr	r0, [pc, #64]	; (8000570 <SystemCoreClockUpdate+0x100>)
 800052e:	f7ff fde9 	bl	8000104 <__udivsi3>
 8000532:	0003      	movs	r3, r0
 8000534:	001a      	movs	r2, r3
 8000536:	4b0c      	ldr	r3, [pc, #48]	; (8000568 <SystemCoreClockUpdate+0xf8>)
 8000538:	601a      	str	r2, [r3, #0]
      break;
 800053a:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800053c:	4b09      	ldr	r3, [pc, #36]	; (8000564 <SystemCoreClockUpdate+0xf4>)
 800053e:	689b      	ldr	r3, [r3, #8]
 8000540:	0a1b      	lsrs	r3, r3, #8
 8000542:	220f      	movs	r2, #15
 8000544:	401a      	ands	r2, r3
 8000546:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <SystemCoreClockUpdate+0x104>)
 8000548:	0092      	lsls	r2, r2, #2
 800054a:	58d3      	ldr	r3, [r2, r3]
 800054c:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800054e:	4b06      	ldr	r3, [pc, #24]	; (8000568 <SystemCoreClockUpdate+0xf8>)
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	683b      	ldr	r3, [r7, #0]
 8000554:	40da      	lsrs	r2, r3
 8000556:	4b04      	ldr	r3, [pc, #16]	; (8000568 <SystemCoreClockUpdate+0xf8>)
 8000558:	601a      	str	r2, [r3, #0]
}
 800055a:	46c0      	nop			; (mov r8, r8)
 800055c:	46bd      	mov	sp, r7
 800055e:	b006      	add	sp, #24
 8000560:	bd80      	pop	{r7, pc}
 8000562:	46c0      	nop			; (mov r8, r8)
 8000564:	40021000 	.word	0x40021000
 8000568:	20000000 	.word	0x20000000
 800056c:	007a1200 	.word	0x007a1200
 8000570:	00f42400 	.word	0x00f42400
 8000574:	080005d8 	.word	0x080005d8

08000578 <__libc_init_array>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	2600      	movs	r6, #0
 800057c:	4d0c      	ldr	r5, [pc, #48]	; (80005b0 <__libc_init_array+0x38>)
 800057e:	4c0d      	ldr	r4, [pc, #52]	; (80005b4 <__libc_init_array+0x3c>)
 8000580:	1b64      	subs	r4, r4, r5
 8000582:	10a4      	asrs	r4, r4, #2
 8000584:	42a6      	cmp	r6, r4
 8000586:	d109      	bne.n	800059c <__libc_init_array+0x24>
 8000588:	2600      	movs	r6, #0
 800058a:	f000 f819 	bl	80005c0 <_init>
 800058e:	4d0a      	ldr	r5, [pc, #40]	; (80005b8 <__libc_init_array+0x40>)
 8000590:	4c0a      	ldr	r4, [pc, #40]	; (80005bc <__libc_init_array+0x44>)
 8000592:	1b64      	subs	r4, r4, r5
 8000594:	10a4      	asrs	r4, r4, #2
 8000596:	42a6      	cmp	r6, r4
 8000598:	d105      	bne.n	80005a6 <__libc_init_array+0x2e>
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	00b3      	lsls	r3, r6, #2
 800059e:	58eb      	ldr	r3, [r5, r3]
 80005a0:	4798      	blx	r3
 80005a2:	3601      	adds	r6, #1
 80005a4:	e7ee      	b.n	8000584 <__libc_init_array+0xc>
 80005a6:	00b3      	lsls	r3, r6, #2
 80005a8:	58eb      	ldr	r3, [r5, r3]
 80005aa:	4798      	blx	r3
 80005ac:	3601      	adds	r6, #1
 80005ae:	e7f2      	b.n	8000596 <__libc_init_array+0x1e>
 80005b0:	08000618 	.word	0x08000618
 80005b4:	08000618 	.word	0x08000618
 80005b8:	08000618 	.word	0x08000618
 80005bc:	0800061c 	.word	0x0800061c

080005c0 <_init>:
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005c6:	bc08      	pop	{r3}
 80005c8:	469e      	mov	lr, r3
 80005ca:	4770      	bx	lr

080005cc <_fini>:
 80005cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005d2:	bc08      	pop	{r3}
 80005d4:	469e      	mov	lr, r3
 80005d6:	4770      	bx	lr
