--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf nexys3.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12349 paths analyzed, 424 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.507ns.
--------------------------------------------------------------------------------

Paths for end point collisionModule/incorrectHit_reg (SLICE_X18Y56.A5), 4627 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               collisionModule/is_posedge_up (FF)
  Destination:          collisionModule/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.448ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.322 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: collisionModule/is_posedge_up to collisionModule/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.408   collisionModule/is_posedge_up
                                                       collisionModule/is_posedge_up
    SLICE_X14Y54.D1      net (fanout=17)       2.760   collisionModule/is_posedge_up
    SLICE_X14Y54.CMUX    Topdc                 0.368   collisionModule/keysPressed[4]_keysPressed[4]_mux_36_OUT<4>
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT11_F
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT11
    SLICE_X19Y57.C2      net (fanout=11)       1.024   collisionModule/keysPressed[4]_keysPressed[4]_mux_28_OUT<0>
    SLICE_X19Y57.C       Tilo                  0.259   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT21
    SLICE_X17Y57.C2      net (fanout=6)        1.156   collisionModule/keysPressed[4]_keysPressed[4]_mux_36_OUT<1>
    SLICE_X17Y57.C       Tilo                  0.259   collisionModule/keysPressed<2>
                                                       collisionModule/Mmux__n016241
    SLICE_X18Y57.B3      net (fanout=3)        0.766   collisionModule/_n0162<3>
    SLICE_X18Y57.B       Tilo                  0.203   collisionModule/correctHit_reg
                                                       collisionModule/keysPressed[4]_arrow[4]_equal_46_o5_SW0_SW0
    SLICE_X18Y56.B3      net (fanout=2)        0.531   N122
    SLICE_X18Y56.B       Tilo                  0.203   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set_SW0
    SLICE_X18Y56.A5      net (fanout=1)        0.222   N140
    SLICE_X18Y56.CLK     Tas                   0.289   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set
                                                       collisionModule/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.448ns (1.989ns logic, 6.459ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               collisionModule/is_posedge_up (FF)
  Destination:          collisionModule/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.446ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.322 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: collisionModule/is_posedge_up to collisionModule/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.408   collisionModule/is_posedge_up
                                                       collisionModule/is_posedge_up
    SLICE_X20Y58.CX      net (fanout=17)       2.563   collisionModule/is_posedge_up
    SLICE_X20Y58.CMUX    Tcxc                  0.163   collisionModule/is_posedge_down
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT421
    SLICE_X19Y58.A1      net (fanout=5)        0.673   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT42
    SLICE_X19Y58.A       Tilo                  0.259   collisionModule/keysPressed[4]_keysPressed[4]_mux_20_OUT<4>
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT221_SW0
    SLICE_X19Y57.C5      net (fanout=1)        0.492   N134
    SLICE_X19Y57.C       Tilo                  0.259   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT21
    SLICE_X17Y57.C2      net (fanout=6)        1.156   collisionModule/keysPressed[4]_keysPressed[4]_mux_36_OUT<1>
    SLICE_X17Y57.C       Tilo                  0.259   collisionModule/keysPressed<2>
                                                       collisionModule/Mmux__n016241
    SLICE_X18Y57.B3      net (fanout=3)        0.766   collisionModule/_n0162<3>
    SLICE_X18Y57.B       Tilo                  0.203   collisionModule/correctHit_reg
                                                       collisionModule/keysPressed[4]_arrow[4]_equal_46_o5_SW0_SW0
    SLICE_X18Y56.B3      net (fanout=2)        0.531   N122
    SLICE_X18Y56.B       Tilo                  0.203   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set_SW0
    SLICE_X18Y56.A5      net (fanout=1)        0.222   N140
    SLICE_X18Y56.CLK     Tas                   0.289   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set
                                                       collisionModule/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.446ns (2.043ns logic, 6.403ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               collisionModule/is_posedge_up (FF)
  Destination:          collisionModule/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.322 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: collisionModule/is_posedge_up to collisionModule/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.408   collisionModule/is_posedge_up
                                                       collisionModule/is_posedge_up
    SLICE_X14Y54.D1      net (fanout=17)       2.760   collisionModule/is_posedge_up
    SLICE_X14Y54.CMUX    Topdc                 0.368   collisionModule/keysPressed[4]_keysPressed[4]_mux_36_OUT<4>
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT11_F
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT11
    SLICE_X19Y57.C2      net (fanout=11)       1.024   collisionModule/keysPressed[4]_keysPressed[4]_mux_28_OUT<0>
    SLICE_X19Y57.C       Tilo                  0.259   collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       collisionModule/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT21
    SLICE_X17Y57.C2      net (fanout=6)        1.156   collisionModule/keysPressed[4]_keysPressed[4]_mux_36_OUT<1>
    SLICE_X17Y57.C       Tilo                  0.259   collisionModule/keysPressed<2>
                                                       collisionModule/Mmux__n016241
    SLICE_X19Y56.A4      net (fanout=3)        0.728   collisionModule/_n0162<3>
    SLICE_X19Y56.A       Tilo                  0.259   N143
                                                       collisionModule/_n01945
    SLICE_X18Y56.B2      net (fanout=1)        0.452   collisionModule/_n01946
    SLICE_X18Y56.B       Tilo                  0.203   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set_SW0
    SLICE_X18Y56.A5      net (fanout=1)        0.222   N140
    SLICE_X18Y56.CLK     Tas                   0.289   collisionModule/incorrectHit_reg
                                                       collisionModule/incorrectHit_reg_glue_set
                                                       collisionModule/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (2.045ns logic, 6.342ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point scoreModule/score_reg_13 (SLICE_X15Y26.B3), 120 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreModule/combos_0 (FF)
  Destination:          scoreModule/score_reg_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.892ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (0.420 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scoreModule/combos_0 to scoreModule/score_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y45.AQ      Tcko                  0.391   scoreModule/combos<3>
                                                       scoreModule/combos_0
    SLICE_X24Y23.B1      net (fanout=4)        2.328   scoreModule/combos<0>
    SLICE_X24Y23.BMUX    Tilo                  0.251   scoreModule/multiplier_reg<3>
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o22
    SLICE_X24Y33.C6      net (fanout=1)        0.795   scoreModule/GND_7_o_combos[13]_LessThan_6_o21
    SLICE_X24Y33.C       Tilo                  0.205   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_0
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o23
    SLICE_X22Y23.B5      net (fanout=7)        1.086   scoreModule/GND_7_o_combos[13]_LessThan_6_o
    SLICE_X22Y23.B       Tilo                  0.203   scoreModule/multiplier_reg<1>
                                                       scoreModule/Mmux_multiplier_reg[3]_GND_7_o_mux_12_OUT22
    SLICE_X14Y23.B1      net (fanout=2)        1.072   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_1
    SLICE_X14Y23.COUT    Topcyb                0.380   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_lut<1>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.COUT    Tbyp                  0.076   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
    SLICE_X14Y26.BMUX    Tcinb                 0.292   scoreModule/score_reg[13]_GND_7_o_add_16_OUT<13>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_xor<13>
    SLICE_X15Y26.B3      net (fanout=1)        0.327   scoreModule/score_reg[13]_GND_7_o_add_16_OUT<13>
    SLICE_X15Y26.CLK     Tas                   0.322   scoreModule/score_reg<13>
                                                       scoreModule/state[1]_GND_7_o_select_21_OUT<1>1
                                                       scoreModule/score_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      7.892ns (2.196ns logic, 5.696ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreModule/combos_3 (FF)
  Destination:          scoreModule/score_reg_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.839ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (0.420 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scoreModule/combos_3 to scoreModule/score_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y45.DQ      Tcko                  0.391   scoreModule/combos<3>
                                                       scoreModule/combos_3
    SLICE_X24Y23.B3      net (fanout=38)       2.275   scoreModule/combos<3>
    SLICE_X24Y23.BMUX    Tilo                  0.251   scoreModule/multiplier_reg<3>
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o22
    SLICE_X24Y33.C6      net (fanout=1)        0.795   scoreModule/GND_7_o_combos[13]_LessThan_6_o21
    SLICE_X24Y33.C       Tilo                  0.205   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_0
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o23
    SLICE_X22Y23.B5      net (fanout=7)        1.086   scoreModule/GND_7_o_combos[13]_LessThan_6_o
    SLICE_X22Y23.B       Tilo                  0.203   scoreModule/multiplier_reg<1>
                                                       scoreModule/Mmux_multiplier_reg[3]_GND_7_o_mux_12_OUT22
    SLICE_X14Y23.B1      net (fanout=2)        1.072   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_1
    SLICE_X14Y23.COUT    Topcyb                0.380   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_lut<1>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.COUT    Tbyp                  0.076   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
    SLICE_X14Y26.BMUX    Tcinb                 0.292   scoreModule/score_reg[13]_GND_7_o_add_16_OUT<13>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_xor<13>
    SLICE_X15Y26.B3      net (fanout=1)        0.327   scoreModule/score_reg[13]_GND_7_o_add_16_OUT<13>
    SLICE_X15Y26.CLK     Tas                   0.322   scoreModule/score_reg<13>
                                                       scoreModule/state[1]_GND_7_o_select_21_OUT<1>1
                                                       scoreModule/score_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      7.839ns (2.196ns logic, 5.643ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreModule/combos_2 (FF)
  Destination:          scoreModule/score_reg_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (0.420 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scoreModule/combos_2 to scoreModule/score_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y45.CQ      Tcko                  0.391   scoreModule/combos<3>
                                                       scoreModule/combos_2
    SLICE_X24Y23.B4      net (fanout=23)       2.202   scoreModule/combos<2>
    SLICE_X24Y23.BMUX    Tilo                  0.251   scoreModule/multiplier_reg<3>
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o22
    SLICE_X24Y33.C6      net (fanout=1)        0.795   scoreModule/GND_7_o_combos[13]_LessThan_6_o21
    SLICE_X24Y33.C       Tilo                  0.205   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_0
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o23
    SLICE_X22Y23.B5      net (fanout=7)        1.086   scoreModule/GND_7_o_combos[13]_LessThan_6_o
    SLICE_X22Y23.B       Tilo                  0.203   scoreModule/multiplier_reg<1>
                                                       scoreModule/Mmux_multiplier_reg[3]_GND_7_o_mux_12_OUT22
    SLICE_X14Y23.B1      net (fanout=2)        1.072   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_1
    SLICE_X14Y23.COUT    Topcyb                0.380   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_lut<1>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.COUT    Tbyp                  0.076   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
    SLICE_X14Y26.BMUX    Tcinb                 0.292   scoreModule/score_reg[13]_GND_7_o_add_16_OUT<13>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_xor<13>
    SLICE_X15Y26.B3      net (fanout=1)        0.327   scoreModule/score_reg[13]_GND_7_o_add_16_OUT<13>
    SLICE_X15Y26.CLK     Tas                   0.322   scoreModule/score_reg<13>
                                                       scoreModule/state[1]_GND_7_o_select_21_OUT<1>1
                                                       scoreModule/score_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (2.196ns logic, 5.570ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point scoreModule/score_reg_9 (SLICE_X15Y25.B3), 116 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreModule/combos_0 (FF)
  Destination:          scoreModule/score_reg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.813ns (Levels of Logic = 7)
  Clock Path Skew:      -0.065ns (0.418 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scoreModule/combos_0 to scoreModule/score_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y45.AQ      Tcko                  0.391   scoreModule/combos<3>
                                                       scoreModule/combos_0
    SLICE_X24Y23.B1      net (fanout=4)        2.328   scoreModule/combos<0>
    SLICE_X24Y23.BMUX    Tilo                  0.251   scoreModule/multiplier_reg<3>
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o22
    SLICE_X24Y33.C6      net (fanout=1)        0.795   scoreModule/GND_7_o_combos[13]_LessThan_6_o21
    SLICE_X24Y33.C       Tilo                  0.205   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_0
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o23
    SLICE_X22Y23.B5      net (fanout=7)        1.086   scoreModule/GND_7_o_combos[13]_LessThan_6_o
    SLICE_X22Y23.B       Tilo                  0.203   scoreModule/multiplier_reg<1>
                                                       scoreModule/Mmux_multiplier_reg[3]_GND_7_o_mux_12_OUT22
    SLICE_X14Y23.B1      net (fanout=2)        1.072   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_1
    SLICE_X14Y23.COUT    Topcyb                0.380   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_lut<1>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.292   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
    SLICE_X15Y25.B3      net (fanout=1)        0.327   scoreModule/score_reg[13]_GND_7_o_add_16_OUT<9>
    SLICE_X15Y25.CLK     Tas                   0.322   scoreModule/score_reg<11>
                                                       scoreModule/state[1]_GND_7_o_select_21_OUT<5>1
                                                       scoreModule/score_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      7.813ns (2.120ns logic, 5.693ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreModule/combos_3 (FF)
  Destination:          scoreModule/score_reg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.760ns (Levels of Logic = 7)
  Clock Path Skew:      -0.065ns (0.418 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scoreModule/combos_3 to scoreModule/score_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y45.DQ      Tcko                  0.391   scoreModule/combos<3>
                                                       scoreModule/combos_3
    SLICE_X24Y23.B3      net (fanout=38)       2.275   scoreModule/combos<3>
    SLICE_X24Y23.BMUX    Tilo                  0.251   scoreModule/multiplier_reg<3>
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o22
    SLICE_X24Y33.C6      net (fanout=1)        0.795   scoreModule/GND_7_o_combos[13]_LessThan_6_o21
    SLICE_X24Y33.C       Tilo                  0.205   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_0
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o23
    SLICE_X22Y23.B5      net (fanout=7)        1.086   scoreModule/GND_7_o_combos[13]_LessThan_6_o
    SLICE_X22Y23.B       Tilo                  0.203   scoreModule/multiplier_reg<1>
                                                       scoreModule/Mmux_multiplier_reg[3]_GND_7_o_mux_12_OUT22
    SLICE_X14Y23.B1      net (fanout=2)        1.072   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_1
    SLICE_X14Y23.COUT    Topcyb                0.380   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_lut<1>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.292   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
    SLICE_X15Y25.B3      net (fanout=1)        0.327   scoreModule/score_reg[13]_GND_7_o_add_16_OUT<9>
    SLICE_X15Y25.CLK     Tas                   0.322   scoreModule/score_reg<11>
                                                       scoreModule/state[1]_GND_7_o_select_21_OUT<5>1
                                                       scoreModule/score_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (2.120ns logic, 5.640ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scoreModule/combos_2 (FF)
  Destination:          scoreModule/score_reg_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.687ns (Levels of Logic = 7)
  Clock Path Skew:      -0.065ns (0.418 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scoreModule/combos_2 to scoreModule/score_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y45.CQ      Tcko                  0.391   scoreModule/combos<3>
                                                       scoreModule/combos_2
    SLICE_X24Y23.B4      net (fanout=23)       2.202   scoreModule/combos<2>
    SLICE_X24Y23.BMUX    Tilo                  0.251   scoreModule/multiplier_reg<3>
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o22
    SLICE_X24Y33.C6      net (fanout=1)        0.795   scoreModule/GND_7_o_combos[13]_LessThan_6_o21
    SLICE_X24Y33.C       Tilo                  0.205   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_0
                                                       scoreModule/GND_7_o_combos[13]_LessThan_6_o23
    SLICE_X22Y23.B5      net (fanout=7)        1.086   scoreModule/GND_7_o_combos[13]_LessThan_6_o
    SLICE_X22Y23.B       Tilo                  0.203   scoreModule/multiplier_reg<1>
                                                       scoreModule/Mmux_multiplier_reg[3]_GND_7_o_mux_12_OUT22
    SLICE_X14Y23.B1      net (fanout=2)        1.072   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_1
    SLICE_X14Y23.COUT    Topcyb                0.380   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_lut<1>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.076   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<7>
    SLICE_X14Y25.BMUX    Tcinb                 0.292   scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
                                                       scoreModule/Maddsub_is_posedge_correctHit_multiplier_reg[3]_MuLt_15_OUT_Madd_cy<11>
    SLICE_X15Y25.B3      net (fanout=1)        0.327   scoreModule/score_reg[13]_GND_7_o_add_16_OUT<9>
    SLICE_X15Y25.CLK     Tas                   0.322   scoreModule/score_reg<11>
                                                       scoreModule/state[1]_GND_7_o_select_21_OUT<5>1
                                                       scoreModule/score_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      7.687ns (2.120ns logic, 5.567ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point scoreModule/multiplier_reg_2 (SLICE_X24Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scoreModule/multiplier_reg_2 (FF)
  Destination:          scoreModule/multiplier_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scoreModule/multiplier_reg_2 to scoreModule/multiplier_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.AQ      Tcko                  0.200   scoreModule/multiplier_reg<3>
                                                       scoreModule/multiplier_reg_2
    SLICE_X24Y23.A6      net (fanout=2)        0.025   scoreModule/multiplier_reg<2>
    SLICE_X24Y23.CLK     Tah         (-Th)    -0.190   scoreModule/multiplier_reg<3>
                                                       scoreModule/Mmux_multiplier_reg[3]_GND_7_o_mux_12_OUT31
                                                       scoreModule/multiplier_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point clkModule/oneHz_dv_5 (SLICE_X9Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkModule/oneHz_dv_5 (FF)
  Destination:          clkModule/oneHz_dv_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkModule/oneHz_dv_5 to clkModule/oneHz_dv_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y19.DQ       Tcko                  0.198   clkModule/oneHz_dv<5>
                                                       clkModule/oneHz_dv_5
    SLICE_X9Y19.D6       net (fanout=2)        0.023   clkModule/oneHz_dv<5>
    SLICE_X9Y19.CLK      Tah         (-Th)    -0.215   clkModule/oneHz_dv<5>
                                                       clkModule/Madd_n0032_xor<5>11
                                                       clkModule/oneHz_dv_5
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point scoreModule/score_reg_0 (SLICE_X15Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scoreModule/score_reg_0 (FF)
  Destination:          scoreModule/score_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scoreModule/score_reg_0 to scoreModule/score_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.AQ      Tcko                  0.198   scoreModule/score_reg<3>
                                                       scoreModule/score_reg_0
    SLICE_X15Y23.A6      net (fanout=4)        0.031   scoreModule/score_reg<0>
    SLICE_X15Y23.CLK     Tah         (-Th)    -0.215   scoreModule/score_reg<3>
                                                       scoreModule/state[1]_GND_7_o_select_21_OUT<14>1
                                                       scoreModule/score_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: collisionModule/posedge_up<1>/CLK
  Logical resource: collisionModule/Mshreg_posedge_down_1/CLK
  Location pin: SLICE_X14Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: collisionModule/posedge_up<1>/CLK
  Logical resource: scoreModule/Mshreg_posedge_correctHit_1/CLK
  Location pin: SLICE_X14Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.507|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12349 paths, 0 nets, and 844 connections

Design statistics:
   Minimum period:   8.507ns{1}   (Maximum frequency: 117.550MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 24 23:51:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 230 MB



