

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
aa62fc22c682dc6836d2d6c64f916c98  /home/gpuser/Documents/gpgpu-sim_UVM_unmanged_managed_withhardware/benchmarks/Unmanaged/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_unmanged_managed_withhardware/benchmarks/Unmanaged/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_unmanged_managed_withhardware/benchmarks/Unmanaged/backprop/backprop "
Parsing file _cuobjdump_complete_output_z2aDH4
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402ef5, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_18005_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_18006_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_25QYKe"
Running: cat _ptx_25QYKe | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_FGVlOo
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_FGVlOo --output-file  /dev/null 2> _ptx_25QYKeinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_25QYKe _ptx2_FGVlOo _ptx_25QYKeinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402da4, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402da4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 25179
gpu_sim_insn = 30888000
gpu_ipc =    1226.7366
gpu_tot_sim_cycle = 398493
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      77.5120
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 4986
gpu_stall_icnt2sh    = 55141
partiton_reqs_in_parallel = 548952
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.8020
partiton_level_parallism_total  =       1.3776
partiton_reqs_in_parallel_util = 548952
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 25179
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.8020
partiton_level_parallism_util_total  =      21.8020
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =     206.1314 GB/Sec
L2_BW_total  =      13.0245 GB/Sec
gpu_total_sim_rate=417405

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 5984
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8230
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 636391
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5984
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8230
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
904, 714, 779, 714, 844, 713, 784, 723, 903, 714, 778, 713, 841, 711, 782, 716, 900, 711, 775, 712, 840, 712, 779, 719, 904, 715, 777, 716, 843, 716, 784, 717, 903, 712, 777, 713, 842, 713, 783, 718, 904, 712, 777, 709, 841, 708, 781, 717, 902, 714, 777, 714, 840, 710, 781, 716, 903, 713, 777, 713, 844, 709, 787, 716, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 45220
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62683	W0_Idle:74131	W0_Scoreboard:173809	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 444 
maxdqlatency = 0 
maxmflatency = 729 
averagemflatency = 222 
max_icnt2mem_latency = 354 
max_icnt2sh_latency = 398492 
mrq_lat_table:9779 	541 	950 	2719 	1930 	768 	407 	631 	419 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39122 	14234 	1234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	30187 	20987 	2711 	291 	288 	278 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6834 	11239 	8386 	1127 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	27000 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16       101       120        69        69        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        95       110        60        60        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16       136       145        52        54        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16       105       104        77        68        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16       112       120        52        68        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        98       120        68        68        16        16        16        16        16        15 
dram[6]:        16        16        16        16        16        16       119       112        60        52        16        16        16        16        15        16 
dram[7]:        16        16        16        16        16        16       120       120        60        44        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16       104       120        60        60        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16       104       120        60        62        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16       114       113        52        60        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:      6846      6834      7940      7946      7509      7460      7279      7278      8731      8720      8945      8944      7962      7874      5824      5803 
dram[1]:      6809      6785      7947      7919      7459      7458      7339      7270      8716      8718      8891      8887      7873      7838      5803      5776 
dram[2]:      6792      6846      7921      7903      7457      7469      7269      7277      8672      8668      8949      8957      7852      7919      5737      5775 
dram[3]:      6819      6837      7903      7912      7514      7515      7227      7233      8696      8704      8926      8996      7920      7920      5690      5713 
dram[4]:      6815      6834      7913      7936      7520      7521      7205      7203      8703      8717      8996      8977      7922      7924      5549      5613 
dram[5]:      6888      6834      7875      7880      7477      7474      7215      7213      8551      8695      8848      8964      7924      7961      5597      5569 
dram[6]:      6817      6795      7882      7878      7530      7599      7207      7240      8697      8736      8732      8969      7970      7918      5405      5964 
dram[7]:      6825      6824      7967      7967      7532      7465      7207      7179      8727      8728      8907      8974      8056      8056      5893      5977 
dram[8]:      6803      6821      7970      7980      7448      7466      7177      7152      8705      8707      8948      8911      8062      8065      5898      5993 
dram[9]:      6790      6841      7982      7980      7465      7513      7151      7150      8726      8726      8904      8923      8073      8070      6032      5964 
dram[10]:      6800      6836      7977      7979      7477      7429      7144      7291      8723      8724      8930      8931      7987      7987      5927      5928 
average row accesses per activate:
dram[0]:  9.285714  9.142858 16.000000 16.000000 16.000000 16.000000 30.166666 32.000000 53.000000 51.000000 16.000000 16.000000 13.750000 13.750000  8.000000 10.666667 
dram[1]:  9.142858  9.142858 16.000000 16.000000 16.000000 16.000000 23.625000 23.875000 38.285713 36.000000 16.000000 16.000000 13.750000 13.750000 10.666667 10.666667 
dram[2]:  9.142858  9.142858 16.000000 16.000000 16.000000 16.000000 22.400000 28.000000 37.571430 33.285713 16.000000 16.000000 13.750000 13.750000 10.666667 10.666667 
dram[3]:  9.142858  9.000000 16.000000 16.000000 16.000000 16.000000 20.100000 25.000000 54.200001 36.428570 16.000000 16.000000 13.750000 13.750000 10.666667 10.666667 
dram[4]:  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000 20.000000 21.100000 36.428570 36.714287 16.000000 16.000000 13.750000 13.750000  9.285714  9.285714 
dram[5]:  9.142858  9.142858 16.000000 16.000000 16.000000 16.000000 24.250000 28.000000 49.400002 57.200001 16.000000 16.000000 13.750000 13.750000  8.125000  6.500000 
dram[6]:  9.142858  9.142858 16.000000 16.000000 16.000000 16.000000 26.875000 25.000000 51.000000 52.599998 16.000000 16.000000 13.750000 13.750000  6.500000  8.125000 
dram[7]: 12.800000 12.800000 16.000000 16.000000 16.000000 16.000000 21.100000 27.000000 52.599998 51.000000 16.000000 16.000000 13.750000 13.750000  9.142858  9.142858 
dram[8]: 12.800000 12.800000 16.000000 16.000000 16.000000 16.000000 20.799999 34.666668 54.200001 50.400002 16.000000 16.000000 14.000000 14.000000  9.142858  7.111111 
dram[9]: 12.800000 12.800000 16.000000 16.000000 16.000000 16.000000 34.666668 36.000000 54.000000 49.599998 16.000000 16.000000 14.000000 14.000000  7.111111  7.111111 
dram[10]: 12.800000 12.800000 16.000000 16.000000 16.000000 16.000000 36.333332 33.666668 49.799999 54.000000 16.000000 16.000000 14.000000 14.000000  7.111111  7.111111 
average row locality = 18144/932 = 19.467812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        64        64        64        64        64        64        64        63        63        48        48        55        55        64        64 
dram[1]:        64        64        64        64        64        64        64        64        63        63        48        48        55        55        64        64 
dram[2]:        64        64        64        64        64        64        64        64        63        63        48        48        55        55        64        64 
dram[3]:        64        63        64        64        64        64        64        64        63        63        48        48        55        55        64        64 
dram[4]:        63        63        64        64        64        64        64        64        63        63        48        48        55        55        65        65 
dram[5]:        64        64        64        64        64        64        64        64        63        63        48        48        55        55        65        65 
dram[6]:        64        64        64        64        64        64        64        64        63        63        48        48        55        55        65        65 
dram[7]:        64        64        64        64        64        64        64        64        63        63        48        48        55        55        64        64 
dram[8]:        64        64        64        64        64        64        64        64        63        62        48        48        56        56        64        64 
dram[9]:        64        64        64        64        64        64        64        64        62        62        48        48        56        56        64        64 
dram[10]:        64        64        64        64        64        64        64        64        62        62        48        48        56        56        64        64 
total reads: 10697
bank skew: 65/48 = 1.35
chip skew: 974/971 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0       117       128       202       192         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0       125       127       205       189         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0       160       160       200       170         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0       137       136       208       192         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0       136       147       192       194         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0       130       160       184       223         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0       151       136       192       200         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0       147       152       200       192         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0       144       144       208       190         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0       144       152       208       186         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0       154       138       187       208         0         0         0         0         0         0 
total reads: 7447
min_bank_accesses = 0!
chip skew: 697/639 = 1.09
average mf latency per bank:
dram[0]:        983       874       775       759       785       823       469       454       385       406       824       819      1230      1175      1475      1488
dram[1]:        868       903       790       842       823       855       453       459       387       412       833       849      1211      1258      1403      1492
dram[2]:        888       878       805       820       832       841       406       410       388       425       841       824      1180      1187      1559      1463
dram[3]:        872       826       762       777       785       828       441       448       373       393       846       800      1219      1169      1578      1491
dram[4]:        830       836       734       802       782       850       436       438       383       396       808       822      1155      1193      1504      1491
dram[5]:        875       842       785       794       824       805       464       409       414       364       871       830      1150      1204      1484      1525
dram[6]:        824       826       783       796       816       852       407       482       389       389       863       839      1181      1154      1497      1501
dram[7]:        814       819       768       805       806       835       429       413       383       405       830       819      1181      1180      1557      1469
dram[8]:        854       860       783       819       801       878       448       446       375       399       842       850      1247      1262      1533      1548
dram[9]:        821       838       778       811       806       833       426       425       381       408       845       845      1231      1240      1507      1506
dram[10]:        829       849       739       807       788       833       411       440       386       375       820       828      1172      1269      1505      1424
maximum mf latency per bank:
dram[0]:        441       331       400       390       436       490       548       618       625       689       669       581       336       334       322       346
dram[1]:        350       396       405       516       505       564       595       672       671       711       684       711       365       353       293       386
dram[2]:        394       367       382       450       511       562       568       643       640       696       682       684       331       349       357       315
dram[3]:        434       412       406       381       441       509       515       588       616       638       661       647       407       360       443       350
dram[4]:        391       410       302       411       434       521       534       621       579       651       594       636       395       376       434       401
dram[5]:        457       455       469       410       543       495       596       658       667       712       703       686       328       338       428       378
dram[6]:        487       403       402       434       513       537       573       617       581       648       630       659       329       323       365       337
dram[7]:        452       355       364       409       475       577       527       607       617       693       638       674       331       333       415       344
dram[8]:        471       493       388       486       520       599       592       679       663       729       644       694       358       343       415       395
dram[9]:        474       475       386       461       502       585       573       659       649       712       654       661       329       357       380       322
dram[10]:        458       452       312       423       446       536       528       616       611       669       593       602       321       344       366       342
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46752 n_nop=42075 n_act=81 n_pre=65 n_req=1612 n_rd=3892 n_write=639 bw_util=0.1938
n_activity=14798 dram_eff=0.6124
bk0: 260a 45999i bk1: 256a 45702i bk2: 256a 46057i bk3: 256a 45663i bk4: 256a 45700i bk5: 256a 45429i bk6: 256a 44541i bk7: 256a 44470i bk8: 252a 44493i bk9: 252a 44309i bk10: 192a 45542i bk11: 192a 45284i bk12: 220a 46126i bk13: 220a 45962i bk14: 256a 45969i bk15: 256a 45701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48471
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46752 n_nop=42062 n_act=86 n_pre=70 n_req=1618 n_rd=3888 n_write=646 bw_util=0.194
n_activity=14642 dram_eff=0.6193
bk0: 256a 45984i bk1: 256a 45745i bk2: 256a 45955i bk3: 256a 45595i bk4: 256a 45671i bk5: 256a 45270i bk6: 256a 44756i bk7: 256a 44512i bk8: 252a 44341i bk9: 252a 43985i bk10: 192a 45487i bk11: 192a 45320i bk12: 220a 46170i bk13: 220a 45944i bk14: 256a 46011i bk15: 256a 45899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64885
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46752 n_nop=42014 n_act=88 n_pre=72 n_req=1662 n_rd=3888 n_write=690 bw_util=0.1958
n_activity=14790 dram_eff=0.6191
bk0: 256a 46036i bk1: 256a 45806i bk2: 256a 45917i bk3: 256a 45613i bk4: 256a 45712i bk5: 256a 45330i bk6: 256a 44605i bk7: 256a 44300i bk8: 252a 44498i bk9: 252a 44359i bk10: 192a 45535i bk11: 192a 45306i bk12: 220a 46166i bk13: 220a 45993i bk14: 256a 46061i bk15: 256a 45884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51842
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46752 n_nop=42039 n_act=86 n_pre=70 n_req=1644 n_rd=3884 n_write=673 bw_util=0.1949
n_activity=14627 dram_eff=0.6231
bk0: 256a 45781i bk1: 252a 45796i bk2: 256a 45950i bk3: 256a 45579i bk4: 256a 45776i bk5: 256a 45341i bk6: 256a 44734i bk7: 256a 44379i bk8: 252a 44507i bk9: 252a 44316i bk10: 192a 45577i bk11: 192a 45302i bk12: 220a 46203i bk13: 220a 45957i bk14: 256a 45979i bk15: 256a 45742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39369
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46752 n_nop=42027 n_act=92 n_pre=76 n_req=1641 n_rd=3888 n_write=669 bw_util=0.1949
n_activity=14709 dram_eff=0.6196
bk0: 252a 45993i bk1: 252a 45790i bk2: 256a 45959i bk3: 256a 45607i bk4: 256a 45784i bk5: 256a 45339i bk6: 256a 44831i bk7: 256a 44285i bk8: 252a 44680i bk9: 252a 44292i bk10: 192a 45497i bk11: 192a 45284i bk12: 220a 46126i bk13: 220a 45870i bk14: 260a 45934i bk15: 260a 45755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46752 n_nop=41999 n_act=88 n_pre=72 n_req=1671 n_rd=3896 n_write=697 bw_util=0.1965
n_activity=14599 dram_eff=0.6292
bk0: 256a 45836i bk1: 256a 45691i bk2: 256a 45825i bk3: 256a 45582i bk4: 256a 45614i bk5: 256a 45281i bk6: 256a 45096i bk7: 256a 44537i bk8: 252a 44789i bk9: 252a 44110i bk10: 192a 45792i bk11: 192a 45537i bk12: 220a 46144i bk13: 220a 45908i bk14: 260a 45899i bk15: 260a 45528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.07354
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46752 n_nop=42017 n_act=88 n_pre=72 n_req=1653 n_rd=3896 n_write=679 bw_util=0.1957
n_activity=14612 dram_eff=0.6262
bk0: 256a 45907i bk1: 256a 45706i bk2: 256a 46004i bk3: 256a 45530i bk4: 256a 45718i bk5: 256a 45453i bk6: 256a 44346i bk7: 256a 44101i bk8: 252a 44820i bk9: 252a 44393i bk10: 192a 46006i bk11: 192a 45767i bk12: 220a 46140i bk13: 220a 45924i bk14: 260a 45787i bk15: 260a 45653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=1.18145
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46752 n_nop=42025 n_act=82 n_pre=66 n_req=1663 n_rd=3888 n_write=691 bw_util=0.1959
n_activity=14664 dram_eff=0.6245
bk0: 256a 46054i bk1: 256a 45795i bk2: 256a 45894i bk3: 256a 45459i bk4: 256a 45703i bk5: 256a 45308i bk6: 256a 44489i bk7: 256a 44637i bk8: 252a 44561i bk9: 252a 44248i bk10: 192a 45634i bk11: 192a 45357i bk12: 220a 46097i bk13: 220a 45888i bk14: 256a 45880i bk15: 256a 45648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46285
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46752 n_nop=42026 n_act=82 n_pre=66 n_req=1659 n_rd=3892 n_write=686 bw_util=0.1958
n_activity=14692 dram_eff=0.6232
bk0: 256a 46049i bk1: 256a 45915i bk2: 256a 45842i bk3: 256a 45542i bk4: 256a 45577i bk5: 256a 45280i bk6: 256a 44456i bk7: 256a 44416i bk8: 252a 44601i bk9: 248a 44195i bk10: 192a 45472i bk11: 192a 45274i bk12: 224a 46074i bk13: 224a 45879i bk14: 256a 46023i bk15: 256a 45595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72872
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46752 n_nop=42030 n_act=80 n_pre=64 n_req=1662 n_rd=3888 n_write=690 bw_util=0.1958
n_activity=14584 dram_eff=0.6278
bk0: 256a 46104i bk1: 256a 45864i bk2: 256a 45888i bk3: 256a 45525i bk4: 256a 45560i bk5: 256a 45235i bk6: 256a 44923i bk7: 256a 44679i bk8: 248a 44359i bk9: 248a 44239i bk10: 192a 45480i bk11: 192a 45313i bk12: 224a 46099i bk13: 224a 45802i bk14: 256a 46038i bk15: 256a 45743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58265
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46752 n_nop=42033 n_act=80 n_pre=64 n_req=1659 n_rd=3888 n_write=687 bw_util=0.1957
n_activity=14606 dram_eff=0.6265
bk0: 256a 46035i bk1: 256a 45821i bk2: 256a 45952i bk3: 256a 45612i bk4: 256a 45676i bk5: 256a 45393i bk6: 256a 44758i bk7: 256a 44597i bk8: 248a 44697i bk9: 248a 44301i bk10: 192a 45439i bk11: 192a 45257i bk12: 224a 46112i bk13: 224a 45890i bk14: 256a 45803i bk15: 256a 45546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45617

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1010, Reservation_fails = 0
L2_cache_bank[1]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1005, Reservation_fails = 0
L2_cache_bank[2]: Access = 2478, Miss = 486, Miss_rate = 0.196, Pending_hits = 989, Reservation_fails = 0
L2_cache_bank[3]: Access = 2478, Miss = 486, Miss_rate = 0.196, Pending_hits = 995, Reservation_fails = 0
L2_cache_bank[4]: Access = 2492, Miss = 486, Miss_rate = 0.195, Pending_hits = 1057, Reservation_fails = 0
L2_cache_bank[5]: Access = 2492, Miss = 486, Miss_rate = 0.195, Pending_hits = 1001, Reservation_fails = 0
L2_cache_bank[6]: Access = 2484, Miss = 486, Miss_rate = 0.196, Pending_hits = 1042, Reservation_fails = 0
L2_cache_bank[7]: Access = 2473, Miss = 485, Miss_rate = 0.196, Pending_hits = 1001, Reservation_fails = 0
L2_cache_bank[8]: Access = 2503, Miss = 486, Miss_rate = 0.194, Pending_hits = 1034, Reservation_fails = 0
L2_cache_bank[9]: Access = 2503, Miss = 486, Miss_rate = 0.194, Pending_hits = 1024, Reservation_fails = 0
L2_cache_bank[10]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 990, Reservation_fails = 0
L2_cache_bank[11]: Access = 2507, Miss = 487, Miss_rate = 0.194, Pending_hits = 1067, Reservation_fails = 0
L2_cache_bank[12]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1020, Reservation_fails = 0
L2_cache_bank[13]: Access = 2507, Miss = 487, Miss_rate = 0.194, Pending_hits = 1024, Reservation_fails = 0
L2_cache_bank[14]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1024, Reservation_fails = 0
L2_cache_bank[15]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1011, Reservation_fails = 0
L2_cache_bank[16]: Access = 2487, Miss = 487, Miss_rate = 0.196, Pending_hits = 1013, Reservation_fails = 0
L2_cache_bank[17]: Access = 2478, Miss = 486, Miss_rate = 0.196, Pending_hits = 1017, Reservation_fails = 0
L2_cache_bank[18]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1035, Reservation_fails = 0
L2_cache_bank[19]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1024, Reservation_fails = 0
L2_cache_bank[20]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1005, Reservation_fails = 0
L2_cache_bank[21]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1016, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 22404
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19553
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6884
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.7989
	minimum = 6
	maximum = 516
Network latency average = 13.9924
	minimum = 6
	maximum = 432
Slowest packet = 7329
Flit latency average = 13.8373
	minimum = 6
	maximum = 432
Slowest flit = 10846
Fragmentation average = 0.0063735
	minimum = 0
	maximum = 245
Injected packet rate average = 0.0434967
	minimum = 0.0385058 (at node 3)
	maximum = 0.0498054 (at node 28)
Accepted packet rate average = 0.0434967
	minimum = 0.0385058 (at node 3)
	maximum = 0.0498054 (at node 28)
Injected flit rate average = 0.091595
	minimum = 0.079494 (at node 3)
	maximum = 0.107634 (at node 39)
Accepted flit rate average= 0.091595
	minimum = 0.0827111 (at node 3)
	maximum = 0.102748 (at node 39)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7989 (1 samples)
	minimum = 6 (1 samples)
	maximum = 516 (1 samples)
Network latency average = 13.9924 (1 samples)
	minimum = 6 (1 samples)
	maximum = 432 (1 samples)
Flit latency average = 13.8373 (1 samples)
	minimum = 6 (1 samples)
	maximum = 432 (1 samples)
Fragmentation average = 0.0063735 (1 samples)
	minimum = 0 (1 samples)
	maximum = 245 (1 samples)
Injected packet rate average = 0.0434967 (1 samples)
	minimum = 0.0385058 (1 samples)
	maximum = 0.0498054 (1 samples)
Accepted packet rate average = 0.0434967 (1 samples)
	minimum = 0.0385058 (1 samples)
	maximum = 0.0498054 (1 samples)
Injected flit rate average = 0.091595 (1 samples)
	minimum = 0.079494 (1 samples)
	maximum = 0.107634 (1 samples)
Accepted flit rate average = 0.091595 (1 samples)
	minimum = 0.0827111 (1 samples)
	maximum = 0.102748 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 14 sec (74 sec)
gpgpu_simulation_rate = 417405 (inst/sec)
gpgpu_simulation_rate = 5385 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402ef5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 101740
gpu_sim_insn = 15552352
gpu_ipc =     152.8637
gpu_tot_sim_cycle = 1017814
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      45.6275
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 96581
gpu_stall_icnt2sh    = 146267
partiton_reqs_in_parallel = 2146685
partiton_reqs_in_parallel_total    = 548952
partiton_level_parallism =      21.0997
partiton_level_parallism_total  =       2.6485
partiton_reqs_in_parallel_util = 2146685
partiton_reqs_in_parallel_util_total    = 548952
gpu_sim_cycle_parition_util = 101740
gpu_tot_sim_cycle_parition_util    = 25179
partiton_level_parallism_util =      21.0997
partiton_level_parallism_util_total  =      21.2390
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =     118.5443 GB/Sec
L2_BW_total  =      16.9489 GB/Sec
gpu_total_sim_rate=146499

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 9525
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 54851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 884861
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9525
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 54851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1224, 1010, 1076, 1010, 1140, 1008, 1081, 1018, 1259, 1073, 1133, 1072, 1196, 1071, 1138, 1075, 1195, 1009, 1070, 1006, 1135, 1008, 1075, 1015, 1200, 1012, 1073, 1012, 1139, 1012, 1079, 1012, 1199, 1011, 1074, 1011, 1140, 1010, 1081, 1014, 1200, 1010, 1074, 1005, 1137, 1005, 1079, 1018, 1200, 1012, 1075, 1015, 1136, 1009, 1078, 1013, 1199, 1011, 1074, 1011, 1142, 1010, 1084, 1017, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 2608655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2603769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4442595	W0_Idle:246422	W0_Scoreboard:833019	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 444 
maxdqlatency = 0 
maxmflatency = 3150 
averagemflatency = 361 
max_icnt2mem_latency = 7578 
max_icnt2sh_latency = 1017813 
mrq_lat_table:18267 	749 	1133 	2909 	2035 	884 	560 	751 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	103496 	29893 	42949 	3941 	1442 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	33029 	41434 	22792 	25426 	10404 	2118 	26706 	16600 	2318 	1144 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50572 	39522 	24511 	3889 	200 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	27000 	36002 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	174 	15 	2 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16       101       120       149       139        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        95       110       152       128        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16       136       145       155       123        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16       105       104       147       131        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16       112       120       147       133        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        98       120       132       171        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16       119       112       148       164        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16       120       120       156       164        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16       104       120       164       145        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16       104       120       164       139        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16       114       113       151       164        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     31332     29615     32157     32177     35500     36191     29083     27916     29011     29068     30149     30148     30640     31225     32970     33555 
dram[1]:     29638     30681     32193     32773     36175     36175     28517     28513     30100     29601     31264     31293     31924     31903     33054     32522 
dram[2]:     30119     29752     32813     32828     36176     36177     28511     28503     29601     30099     29652     29633     30227     30184     33000     33587 
dram[3]:     29282     29281     32267     32239     37220     36715     28466     29037     30104     30046     29642     29634     31232     31249     33587     32438 
dram[4]:     29292     30152     33302     33302     36717     36635     29031     29055     30045     30136     29636     29635     30257     30250     32443     32377 
dram[5]:     30148     29591     33302     33241     36629     36044     29051     28630     30137     30224     29636     30199     31381     31311     32481     32477 
dram[6]:     29647     29634     33245     33226     35960     36100     27913     27909     29650     29650     30771     29630     31176     31170     32981     32979 
dram[7]:     29614     30194     33225     32123     35483     35617     27967     29110     29576     29576     29628     30749     30771     31333     32481     32397 
dram[8]:     30192     31995     32155     33261     36160     36187     29197     28616     30111     30204     30881     30944     31369     30769     31463     31360 
dram[9]:     29722     30099     33225     32122     36455     35592     28251     27971     30249     30689     30957     30796     30976     30729     32758     32929 
dram[10]:     31324     31319     32137     32157     35563     35588     28468     29632     30690     30066     30690     30691     31856     31847     32411     33543 
average row accesses per activate:
dram[0]: 10.454545 10.363636 16.000000 16.000000 16.000000 16.000000 25.444445 26.666666 39.250000 38.000000 16.000000 16.000000 14.875000 14.875000 10.666667 12.800000 
dram[1]: 10.363636 10.363636 16.000000 16.000000 16.000000 16.000000 21.545454 21.727272 31.700001 30.100000 16.000000 16.000000 14.875000 14.875000 12.800000 12.800000 
dram[2]: 10.363636 10.363636 16.000000 16.000000 16.000000 16.000000 20.923077 24.727272 31.200001 28.200001 16.000000 16.000000 14.875000 14.875000 12.800000 12.800000 
dram[3]: 10.363636 10.272727 16.000000 16.000000 16.000000 16.000000 19.153847 22.545454 40.000000 30.400000 16.000000 16.000000 14.875000 14.875000 12.800000 12.800000 
dram[4]: 10.272727 10.272727 16.000000 16.000000 16.000000 16.000000 19.076923 19.923077 30.400000 30.600000 16.000000 16.000000 14.875000 14.875000 11.727273 11.727273 
dram[5]: 10.363636 10.363636 16.000000 16.000000 16.000000 16.000000 22.000000 24.727272 37.000000 41.875000 16.000000 16.000000 14.875000 14.875000 10.750000  9.214286 
dram[6]: 10.363636 10.363636 16.000000 16.000000 16.000000 16.000000 23.909090 22.545454 38.000000 39.000000 16.000000 16.000000 14.875000 14.875000  9.214286 10.750000 
dram[7]: 12.555555 12.555555 16.000000 16.000000 16.000000 16.000000 19.923077 24.000000 39.000000 38.000000 16.000000 16.000000 14.875000 14.875000 10.750000 10.750000 
dram[8]: 12.555555 12.555555 16.000000 16.000000 16.000000 16.000000 19.692308 28.444445 40.000000 37.625000 16.000000 16.000000 15.000000 15.000000  9.923077  9.214286 
dram[9]: 12.555555 12.555555 16.000000 16.000000 16.000000 16.000000 28.444445 29.333334 40.000000 37.125000 16.000000 16.000000 15.000000 15.000000  9.214286  9.846154 
dram[10]: 12.555555 12.555555 16.000000 16.000000 16.000000 16.000000 29.555555 27.777779 37.375000 40.000000 16.000000 16.000000 15.000000 15.000000  9.846154  9.846154 
average row locality = 27714/1554 = 17.833977
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       115       114       112       112       112       112       112       112       112       112       112       112       119       119       128       128 
dram[1]:       114       114       112       112       112       112       112       112       112       112       112       112       119       119       128       128 
dram[2]:       114       114       112       112       112       112       112       112       112       112       112       112       119       119       128       128 
dram[3]:       114       113       112       112       112       112       112       112       112       112       112       112       119       119       128       128 
dram[4]:       113       113       112       112       112       112       112       112       112       112       112       112       119       119       129       129 
dram[5]:       114       114       112       112       112       112       112       112       112       112       112       112       119       119       129       129 
dram[6]:       114       114       112       112       112       112       112       112       112       112       112       112       119       119       129       129 
dram[7]:       113       113       112       112       112       112       112       112       112       112       112       112       119       119       129       129 
dram[8]:       113       113       112       112       112       112       112       112       112       111       112       112       120       120       129       129 
dram[9]:       113       113       112       112       112       112       112       112       112       111       112       112       120       120       129       128 
dram[10]:       113       113       112       112       112       112       112       112       112       112       112       112       120       120       128       128 
total reads: 20267
bank skew: 129/111 = 1.16
chip skew: 1844/1841 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0       117       128       202       192         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0       125       127       205       189         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0       160       160       200       170         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0       137       136       208       192         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0       136       147       192       194         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0       130       160       184       223         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0       151       136       192       200         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0       147       152       200       192         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0       144       144       208       190         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0       144       152       208       186         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0       154       138       187       208         0         0         0         0         0         0 
total reads: 7447
min_bank_accesses = 0!
chip skew: 697/639 = 1.09
average mf latency per bank:
dram[0]:       2294      2170      1898      1916      1997      1959      1094      1043       823       844      1885      1934      2624      2601      3519      3466
dram[1]:       2121      2203      1893      1943      1860      1988      1025      1006       838       847      1907      1869      2669      2515      3441      3441
dram[2]:       2124      2049      1928      1900      1906      1885       887       895       794       843      1833      1784      2525      2558      3505      3365
dram[3]:       2076      2067      1878      1926      1842      1868       988      1036       746       806      1895      1859      2611      2584      3480      3497
dram[4]:       2096      2128      1909      1935      1863      1953       999       997       789       799      1821      1867      2505      2560      3597      3490
dram[5]:       2134      2180      1868      1893      1914      1902      1033       914       844       751      1911      1960      2819      2650      3457      3457
dram[6]:       2128      2087      1943      1971      1935      1946       901      1000       797       770      2006      1981      2533      2570      3682      3644
dram[7]:       2043      2109      1849      1864      1876      1924       954       918       778       818      1933      1900      2502      2629      3481      3368
dram[8]:       2114      2122      1926      1904      1942      2012       975       945       775       816      1876      1835      2730      2654      3488      3492
dram[9]:       3684      2356      3363      2242      3463      2291      1579      1057     52423       966      3520      2275      5043      3091      6612      3955
dram[10]:       2317      2224      2100      2029      2134      2043       971      1024       870       832      2157      2048      2892      2790      3558      3465
maximum mf latency per bank:
dram[0]:       1687      1698      1230      1232      1257      1633      1357      1267      1668      1671      1704      1258      1308      1912      1280      1205
dram[1]:       1287      1281      1217      1265      1670      1641      1270      1224      1860      1667      1263      1674      1293      1271      1187      1695
dram[2]:       1272      1261      1275      1270      1213      1335      1224      1202      1651      1766      1676      1805      1236      1944      1306      1308
dram[3]:       1686      1345      1258      1254      1255      1258      1649      1811      1782      1262      1788      1214      1702      1366      1630      1632
dram[4]:       1319      1319      1345      1349      1260      1567      1362      1714      1312      1308      1295      1369      1248      1181      1632      1634
dram[5]:       1321      1273      1186      1296      1348      1242      1716      1320      1947      1342      1360      1623      1278      1942      1627      1629
dram[6]:       1274      1266      1276      1277      1243      1714      1324      1938      1288      1251      1362      1640      1216      1300      1677      1346
dram[7]:       1363      1338      1270      1220      1320      1267      1713      1389      1253      1909      1640      1234      1302      1306      1282      1202
dram[8]:       1282      1338      1287      1287      1751      1752      1753      1759      1304      1366      1234      1227      1196      1903      1230      1233
dram[9]:       1625      1410      1547      1304      1758      1272      2454      1782      3150      1295      1733      1462      1759      1312      1697      1708
dram[10]:       1358      1258      1228      1299      1290      1121      1349      1757      1756      1324      1380      1295      1315      1300      1676      1292
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235667 n_nop=227398 n_act=137 n_pre=121 n_req=2482 n_rd=7372 n_write=639 bw_util=0.06799
n_activity=26661 dram_eff=0.601
bk0: 460a 233985i bk1: 456a 233487i bk2: 448a 233860i bk3: 448a 233304i bk4: 448a 233920i bk5: 448a 233592i bk6: 448a 233014i bk7: 448a 232783i bk8: 448a 232927i bk9: 448a 232570i bk10: 448a 233710i bk11: 448a 233220i bk12: 476a 234193i bk13: 476a 233872i bk14: 512a 234047i bk15: 512a 233446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335265
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235667 n_nop=227385 n_act=142 n_pre=126 n_req=2488 n_rd=7368 n_write=646 bw_util=0.06801
n_activity=26553 dram_eff=0.6036
bk0: 456a 233801i bk1: 456a 233369i bk2: 448a 233808i bk3: 448a 233268i bk4: 448a 234038i bk5: 448a 233368i bk6: 448a 233179i bk7: 448a 232785i bk8: 448a 232759i bk9: 448a 232265i bk10: 448a 233629i bk11: 448a 233181i bk12: 476a 234204i bk13: 476a 233711i bk14: 512a 233808i bk15: 512a 233558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.369275
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235667 n_nop=227337 n_act=144 n_pre=128 n_req=2532 n_rd=7368 n_write=690 bw_util=0.06838
n_activity=26579 dram_eff=0.6063
bk0: 456a 233948i bk1: 456a 233552i bk2: 448a 233812i bk3: 448a 233379i bk4: 448a 233797i bk5: 448a 233463i bk6: 448a 233040i bk7: 448a 232583i bk8: 448a 232940i bk9: 448a 232574i bk10: 448a 233771i bk11: 448a 233185i bk12: 476a 234163i bk13: 476a 233812i bk14: 512a 233996i bk15: 512a 233623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335775
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235667 n_nop=227362 n_act=142 n_pre=126 n_req=2514 n_rd=7364 n_write=673 bw_util=0.06821
n_activity=26430 dram_eff=0.6082
bk0: 456a 233570i bk1: 452a 233420i bk2: 448a 233854i bk3: 448a 233451i bk4: 448a 233996i bk5: 448a 233391i bk6: 448a 233186i bk7: 448a 232628i bk8: 448a 232964i bk9: 448a 232647i bk10: 448a 233783i bk11: 448a 233213i bk12: 476a 234260i bk13: 476a 233705i bk14: 512a 233825i bk15: 512a 233351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338766
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235667 n_nop=227350 n_act=148 n_pre=132 n_req=2511 n_rd=7368 n_write=669 bw_util=0.06821
n_activity=26631 dram_eff=0.6036
bk0: 452a 233856i bk1: 452a 233595i bk2: 448a 234311i bk3: 448a 233693i bk4: 448a 233936i bk5: 448a 233427i bk6: 448a 233284i bk7: 448a 232608i bk8: 448a 233130i bk9: 448a 232545i bk10: 448a 233599i bk11: 448a 233275i bk12: 476a 234168i bk13: 476a 233689i bk14: 516a 233847i bk15: 516a 233550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235667 n_nop=227322 n_act=144 n_pre=128 n_req=2541 n_rd=7376 n_write=697 bw_util=0.06851
n_activity=26667 dram_eff=0.6055
bk0: 456a 233863i bk1: 456a 233394i bk2: 448a 234007i bk3: 448a 233703i bk4: 448a 233852i bk5: 448a 233512i bk6: 448a 233540i bk7: 448a 232803i bk8: 448a 233177i bk9: 448a 232432i bk10: 448a 233990i bk11: 448a 233546i bk12: 476a 234205i bk13: 476a 233720i bk14: 516a 233761i bk15: 516a 233180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.254372
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235667 n_nop=227340 n_act=144 n_pre=128 n_req=2523 n_rd=7376 n_write=679 bw_util=0.06836
n_activity=26500 dram_eff=0.6079
bk0: 456a 234091i bk1: 456a 233807i bk2: 448a 234326i bk3: 448a 233656i bk4: 448a 234103i bk5: 448a 233635i bk6: 448a 232831i bk7: 448a 232401i bk8: 448a 233280i bk9: 448a 232709i bk10: 448a 234239i bk11: 448a 233774i bk12: 476a 234279i bk13: 476a 233873i bk14: 516a 233841i bk15: 516a 233592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.243742
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235667 n_nop=227344 n_act=140 n_pre=124 n_req=2533 n_rd=7368 n_write=691 bw_util=0.06839
n_activity=26745 dram_eff=0.6027
bk0: 452a 234188i bk1: 452a 233715i bk2: 448a 233970i bk3: 448a 233378i bk4: 448a 234009i bk5: 448a 233488i bk6: 448a 232968i bk7: 448a 232968i bk8: 448a 232910i bk9: 448a 232531i bk10: 448a 233866i bk11: 448a 233291i bk12: 476a 234267i bk13: 476a 233725i bk14: 516a 233906i bk15: 516a 233443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.300763
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235667 n_nop=227343 n_act=141 n_pre=125 n_req=2529 n_rd=7372 n_write=686 bw_util=0.06838
n_activity=26572 dram_eff=0.6065
bk0: 452a 234090i bk1: 452a 233712i bk2: 448a 234027i bk3: 448a 233615i bk4: 448a 233878i bk5: 448a 233378i bk6: 448a 232894i bk7: 448a 232676i bk8: 448a 233021i bk9: 444a 232465i bk10: 448a 233579i bk11: 448a 233121i bk12: 480a 234103i bk13: 480a 233579i bk14: 516a 233905i bk15: 516a 233425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359681
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235667 n_nop=227351 n_act=137 n_pre=121 n_req=2532 n_rd=7368 n_write=690 bw_util=0.06838
n_activity=29681 dram_eff=0.543
bk0: 452a 234040i bk1: 452a 233893i bk2: 448a 234200i bk3: 448a 233628i bk4: 448a 233643i bk5: 448a 233346i bk6: 448a 233420i bk7: 448a 233165i bk8: 448a 232828i bk9: 444a 232697i bk10: 448a 233766i bk11: 448a 233584i bk12: 480a 234285i bk13: 480a 233881i bk14: 516a 234037i bk15: 512a 233729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341388
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235667 n_nop=227356 n_act=136 n_pre=120 n_req=2529 n_rd=7368 n_write=687 bw_util=0.06836
n_activity=26458 dram_eff=0.6089
bk0: 452a 233880i bk1: 452a 233497i bk2: 448a 233768i bk3: 448a 233251i bk4: 448a 233738i bk5: 448a 233618i bk6: 448a 233212i bk7: 448a 232899i bk8: 448a 233156i bk9: 448a 232515i bk10: 448a 233577i bk11: 448a 233167i bk12: 480a 234036i bk13: 480a 233585i bk14: 512a 233605i bk15: 512a 233216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338715

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7484, Miss = 922, Miss_rate = 0.123, Pending_hits = 1033, Reservation_fails = 0
L2_cache_bank[1]: Access = 7459, Miss = 921, Miss_rate = 0.123, Pending_hits = 1029, Reservation_fails = 0
L2_cache_bank[2]: Access = 7455, Miss = 921, Miss_rate = 0.124, Pending_hits = 1012, Reservation_fails = 0
L2_cache_bank[3]: Access = 7455, Miss = 921, Miss_rate = 0.124, Pending_hits = 1023, Reservation_fails = 0
L2_cache_bank[4]: Access = 7467, Miss = 921, Miss_rate = 0.123, Pending_hits = 1082, Reservation_fails = 0
L2_cache_bank[5]: Access = 7464, Miss = 921, Miss_rate = 0.123, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[6]: Access = 7443, Miss = 921, Miss_rate = 0.124, Pending_hits = 1073, Reservation_fails = 0
L2_cache_bank[7]: Access = 7412, Miss = 920, Miss_rate = 0.124, Pending_hits = 1039, Reservation_fails = 0
L2_cache_bank[8]: Access = 7444, Miss = 921, Miss_rate = 0.124, Pending_hits = 1057, Reservation_fails = 0
L2_cache_bank[9]: Access = 7444, Miss = 921, Miss_rate = 0.124, Pending_hits = 1049, Reservation_fails = 0
L2_cache_bank[10]: Access = 7450, Miss = 922, Miss_rate = 0.124, Pending_hits = 1014, Reservation_fails = 0
L2_cache_bank[11]: Access = 7452, Miss = 922, Miss_rate = 0.124, Pending_hits = 1094, Reservation_fails = 0
L2_cache_bank[12]: Access = 7445, Miss = 922, Miss_rate = 0.124, Pending_hits = 1038, Reservation_fails = 0
L2_cache_bank[13]: Access = 7449, Miss = 922, Miss_rate = 0.124, Pending_hits = 1047, Reservation_fails = 0
L2_cache_bank[14]: Access = 7446, Miss = 921, Miss_rate = 0.124, Pending_hits = 1068, Reservation_fails = 0
L2_cache_bank[15]: Access = 7446, Miss = 921, Miss_rate = 0.124, Pending_hits = 1029, Reservation_fails = 0
L2_cache_bank[16]: Access = 7486, Miss = 922, Miss_rate = 0.123, Pending_hits = 1030, Reservation_fails = 0
L2_cache_bank[17]: Access = 7447, Miss = 921, Miss_rate = 0.124, Pending_hits = 1035, Reservation_fails = 0
L2_cache_bank[18]: Access = 25483, Miss = 922, Miss_rate = 0.036, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[19]: Access = 7453, Miss = 920, Miss_rate = 0.123, Pending_hits = 1042, Reservation_fails = 0
L2_cache_bank[20]: Access = 7459, Miss = 921, Miss_rate = 0.123, Pending_hits = 1028, Reservation_fails = 0
L2_cache_bank[21]: Access = 7459, Miss = 921, Miss_rate = 0.123, Pending_hits = 1044, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 20267
L2_total_cache_miss_rate = 0.1114
L2_total_cache_pending_hits = 23058
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6884
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 241.631
	minimum = 6
	maximum = 5376
Network latency average = 137.274
	minimum = 6
	maximum = 2942
Slowest packet = 109811
Flit latency average = 84.5334
	minimum = 6
	maximum = 2942
Slowest flit = 231025
Fragmentation average = 0.111565
	minimum = 0
	maximum = 919
Injected packet rate average = 0.0250137
	minimum = 0.020582 (at node 9)
	maximum = 0.113049 (at node 46)
Accepted packet rate average = 0.0250137
	minimum = 0.020582 (at node 9)
	maximum = 0.113049 (at node 46)
Injected flit rate average = 0.058897
	minimum = 0.0366131 (at node 9)
	maximum = 0.506239 (at node 46)
Accepted flit rate average= 0.058897
	minimum = 0.0463783 (at node 36)
	maximum = 0.135149 (at node 46)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 129.715 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2946 (2 samples)
Network latency average = 75.6334 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1687 (2 samples)
Flit latency average = 49.1854 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1687 (2 samples)
Fragmentation average = 0.0589693 (2 samples)
	minimum = 0 (2 samples)
	maximum = 582 (2 samples)
Injected packet rate average = 0.0342552 (2 samples)
	minimum = 0.0295439 (2 samples)
	maximum = 0.081427 (2 samples)
Accepted packet rate average = 0.0342552 (2 samples)
	minimum = 0.0295439 (2 samples)
	maximum = 0.081427 (2 samples)
Injected flit rate average = 0.075246 (2 samples)
	minimum = 0.0580536 (2 samples)
	maximum = 0.306936 (2 samples)
Accepted flit rate average = 0.075246 (2 samples)
	minimum = 0.0645447 (2 samples)
	maximum = 0.118949 (2 samples)
Injected packet size average = 2.19663 (2 samples)
Accepted packet size average = 2.19663 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 17 sec (317 sec)
gpgpu_simulation_rate = 146499 (inst/sec)
gpgpu_simulation_rate = 3210 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader1: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader2: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader3: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader4: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader5: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader6: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader7: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader8: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader9: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader10: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader11: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader12: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader13: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader14: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader15: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader16: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader17: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader18: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader19: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader20: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader21: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader22: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader23: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader24: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader25: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader26: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader27: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Tlb_tot_access: 0 Tlb_tot_hit: 0, Tlb_tot_miss: 0, Tlb_tot_hit_rate: -nan
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader1: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader2: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader3: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader4: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader5: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader6: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader7: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader8: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader9: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader10: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader11: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader12: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader13: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader14: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader15: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader16: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader17: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader18: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader19: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader20: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader21: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader22: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader23: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader24: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader25: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader26: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader27: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Tlb_tot_valiate: 0 Tlb_invalidate: 0, Tlb_tot_evict: 0, Tlb_tot_evict page: 0
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader1: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader2: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader3: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader4: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader5: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader6: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader7: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader8: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader9: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader10: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader11: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader12: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader13: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader14: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader15: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader16: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader17: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader18: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader19: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader20: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader21: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader22: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader23: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader24: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader25: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader26: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader27: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Page_talbe_tot_access: 0 Page_tot_hit: 0, Page_tot_miss 0, Page_tot_hit_rate: -nan Page_tot_fault: 0 Page_tot_pending: 0
Total_memory_access_page_fault: 0, Average_latency 0.000000
========================================Page threshing statistics==============================
Page_validate: 0 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     9432 	 St: 80000000 Sz: 72004 	 Sm: 0 	 T: memcpy_h2d(6.368670)
F:     9433----T:   151163 	 St: 80011b00 Sz: 1224068 	 Sm: 0 	 T: memcpy_h2d(95.698853)
F:   373314----T:   398493 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(17.001350)
F:   398493----T:   407925 	 St: 8013c900 Sz: 72000 	 Sm: 0 	 T: memcpy_d2h(6.368670)
F:   407926----T:   410461 	 St: 8014e300 Sz: 68 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   410462----T:   552192 	 St: 8014e400 Sz: 1224068 	 Sm: 0 	 T: memcpy_h2d(95.698853)
F:   552193----T:   693923 	 St: 80011b00 Sz: 1224068 	 Sm: 0 	 T: memcpy_h2d(95.698853)
F:   916074----T:  1017814 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(68.696823)
F:  1017814----T:  1027246 	 St: 80000000 Sz: 72004 	 Sm: 0 	 T: memcpy_d2h(6.368670)
F:  1027247----T:  1168977 	 St: 80011b00 Sz: 1224068 	 Sm: 0 	 T: memcpy_d2h(95.698853)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 126919(cycle), 85.698174(us)
Tot_kernel_exec_time_and_fault_time: 126919(cycle), 85.698174(us)
Tot_memcpy_h2d_time: 437157(cycle), 295.176910(us)
Tot_memcpy_d2h_time: 160594(cycle), 108.436195(us)
Tot_memcpy_time: 597751(cycle), 403.613098(us)
Tot_devicesync_time: 0(cycle), 0.000000(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 160594(cycle), 108.436195(us)
GPGPU-Sim: *** exit detected ***
