
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v' to AST representation.
Generating RTLIL representation for module `\ldpc_vn'.
Warning: Replacing memory \disable_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:247
Warning: Replacing memory \llrram_dout_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:246
Warning: Replacing memory \vnram_rdaddr_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:245
Warning: Replacing memory \we_vnmsg_del2 with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:244
Warning: Replacing memory \disable_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:144
Warning: Replacing memory \vnram_rdaddr_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:143
Warning: Replacing memory \we_vnmsg_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:142
Warning: Replacing memory \sh_msg_del with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:141
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: ldpc_vn             
Automatically selected ldpc_vn as design top module.

2.2. Analyzing design hierarchy..
Top module:  \ldpc_vn

2.3. Analyzing design hierarchy..
Top module:  \ldpc_vn
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42 in module ldpc_vn.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:308$35 in module ldpc_vn.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:279$25 in module ldpc_vn.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24 in module ldpc_vn.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:191$18 in module ldpc_vn.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10 in module ldpc_vn.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 27 redundant assignments.
Promoted 20 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:308$35'.
Found async reset \rst in `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:279$25'.
Found async reset \rst in `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
Found async reset \rst in `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:191$18'.
Found async reset \rst in `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
     1/2: $2\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.result[9:0]$65
     2/2: $1\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.result[9:0]$64
Creating decoders for process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:308$35'.
     1/5: $2\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:312$6.$result[4:0]$41
     2/5: $0\vn_msg_int[5:0]
     3/5: $1\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:312$6.$result[5:0]$38 [5]
     4/5: $1\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:312$6.$result[5:0]$38 [4:0]
     5/5: $1\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:312$6.a[9:0]$39
Creating decoders for process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:279$25'.
     1/5: $0\upmsg_we_int[0:0]
     2/5: $0\new_iteration[0:0]
     3/5: $0\new_msg_sum[9:0]
     4/5: $0\new_llr[5:0]
     5/5: $0\vnram_wraddr_int[7:0]
Creating decoders for process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
     1/9: $1\loopvar2[31:0]
     2/9: $0\disable_del2[1][0:0]
     3/9: $0\llrram_dout_del2[1][5:0]
     4/9: $0\vnram_rdaddr_del2[1][7:0]
     5/9: $0\we_vnmsg_del2[1][0:0]
     6/9: $0\disable_del2[0][0:0]
     7/9: $0\llrram_dout_del2[0][5:0]
     8/9: $0\vnram_rdaddr_del2[0][7:0]
     9/9: $0\we_vnmsg_del2[0][0:0]
Creating decoders for process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:191$18'.
     1/4: $0\msg_sum_reg[9:0]
     2/4: $0\msg1[5:0]
     3/4: $0\rst_msg0[0:0]
     4/4: $0\msg0_norst[9:0]
Creating decoders for process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
     1/10: $0\recycle_result[0:0]
     2/10: $1\loopvar1[31:0]
     3/10: $0\disable_del[1][0:0]
     4/10: $0\vnram_rdaddr_del[1][7:0]
     5/10: $0\we_vnmsg_del[1][0:0]
     6/10: $0\sh_msg_del[1][5:0]
     7/10: $0\disable_del[0][0:0]
     8/10: $0\vnram_rdaddr_del[0][7:0]
     9/10: $0\we_vnmsg_del[0][0:0]
    10/10: $0\sh_msg_del[0][5:0]
Creating decoders for process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:129$8'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$5.$result' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.$result' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.a' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.b' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.signa' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.signb' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.maga' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.magb' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.sum' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.diffa' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.diffb' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.add' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.b_big' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.sign' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\AddNewMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:215$7.result' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
No latch inferred for signal `\ldpc_vn.\vnram_rdaddr_int' from process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:129$8'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ldpc_vn.\vn_msg_int' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:308$35'.
  created $adff cell `$procdff$78' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:312$6.$result' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:308$35'.
  created $adff cell `$procdff$79' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\SaturateMsg$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:312$6.a' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:308$35'.
  created $adff cell `$procdff$80' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\vnram_wraddr_int' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:279$25'.
  created $adff cell `$procdff$81' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\new_llr' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:279$25'.
  created $adff cell `$procdff$82' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\new_iteration' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:279$25'.
  created $adff cell `$procdff$83' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\new_msg_sum' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:279$25'.
  created $adff cell `$procdff$84' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\upmsg_we_int' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:279$25'.
  created $adff cell `$procdff$85' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\loopvar2' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
  created $adff cell `$procdff$86' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\we_vnmsg_del2[0]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
  created $adff cell `$procdff$87' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\we_vnmsg_del2[1]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
  created $adff cell `$procdff$88' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\vnram_rdaddr_del2[0]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
  created $adff cell `$procdff$89' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\vnram_rdaddr_del2[1]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
  created $adff cell `$procdff$90' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\llrram_dout_del2[0]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
  created $adff cell `$procdff$91' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\llrram_dout_del2[1]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
  created $adff cell `$procdff$92' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\disable_del2[0]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
  created $adff cell `$procdff$93' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\disable_del2[1]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
  created $adff cell `$procdff$94' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\msg0_norst' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:191$18'.
  created $adff cell `$procdff$95' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\msg1' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:191$18'.
  created $adff cell `$procdff$96' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\rst_msg0' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:191$18'.
  created $adff cell `$procdff$97' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\msg_sum_reg' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:191$18'.
  created $adff cell `$procdff$98' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\loopvar1' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
  created $adff cell `$procdff$99' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\recycle_result' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
  created $adff cell `$procdff$100' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\sh_msg_del[0]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
  created $adff cell `$procdff$101' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\sh_msg_del[1]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
  created $adff cell `$procdff$102' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\we_vnmsg_del[0]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
  created $adff cell `$procdff$103' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\we_vnmsg_del[1]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
  created $adff cell `$procdff$104' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\vnram_rdaddr_del[0]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
  created $adff cell `$procdff$105' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\vnram_rdaddr_del[1]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
  created $adff cell `$procdff$106' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\disable_del[0]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
  created $adff cell `$procdff$107' with positive edge clock and positive level reset.
Creating register for signal `\ldpc_vn.\disable_del[1]' using process `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
  created $adff cell `$procdff$108' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
Removing empty process `ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:0$42'.
Found and cleaned up 1 empty switch in `\ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:308$35'.
Removing empty process `ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:308$35'.
Removing empty process `ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:279$25'.
Removing empty process `ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:239$24'.
Removing empty process `ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:191$18'.
Removing empty process `ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:136$10'.
Removing empty process `ldpc_vn.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn.v:129$8'.
Cleaned up 3 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ldpc_vn.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ldpc_vn.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ldpc_vn'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ldpc_vn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$70.
Removed 1 multiplexer ports.
<suppressed ~10 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ldpc_vn.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ldpc_vn'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$79 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 1 on $procdff$79 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 2 on $procdff$79 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 3 on $procdff$79 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 4 on $procdff$79 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 5 on $procdff$79 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 0 on $procdff$80 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 1 on $procdff$80 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 2 on $procdff$80 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 3 on $procdff$80 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 4 on $procdff$80 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 5 on $procdff$80 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 6 on $procdff$80 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 7 on $procdff$80 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 8 on $procdff$80 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 9 on $procdff$80 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 0 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 1-bit at position 1 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 2 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 3 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 4 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 5 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 6 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 7 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 8 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 9 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 10 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 11 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 12 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 13 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 14 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 15 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 16 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 17 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 18 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 19 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 20 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 21 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 22 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 23 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 24 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 25 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 26 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 27 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 28 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 29 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 30 on $procdff$99 ($adff) from module ldpc_vn.
Setting constant 0-bit at position 31 on $procdff$99 ($adff) from module ldpc_vn.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ldpc_vn..
Removed 0 unused cells and 65 unused wires.
<suppressed ~3 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ldpc_vn.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ldpc_vn..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ldpc_vn.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ldpc_vn'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ldpc_vn..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ldpc_vn.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== ldpc_vn ===

   Number of wires:                107
   Number of wire bits:            625
   Number of public wires:          79
   Number of public wire bits:     462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $add                            9
     $adff                         124
     $and                            5
     $eq                             9
     $logic_or                       1
     $lt                             9
     $mux                          128
     $ne                             1
     $not                            3
     $or                             2
     $reduce_bool                    4
     $sub                           18

Warnings: 8 unique messages, 8 total
End of script. Logfile hash: 9e2721aef5, CPU: user 0.04s system 0.00s, MEM: 12.43 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 36% 2x read_verilog (0 sec), 27% 2x opt_clean (0 sec), ...
