// Seed: 3212301921
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output supply1 id_4,
    output wire id_5,
    output wor id_6,
    input tri id_7,
    input wor id_8#(.id_15(1)),
    input supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    input tri id_12,
    output supply1 id_13
);
  uwire id_16 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1,
    input  tri0 id_2,
    output tri1 id_3,
    input  wire id_4
);
  wor id_6 = 1'b0;
  module_0(
      id_2, id_4, id_2, id_3, id_0, id_3, id_3, id_4, id_2, id_1, id_4, id_1, id_1, id_3
  );
endmodule
