// Seed: 3574874720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  buf primCall (id_1, id_3);
  parameter id_4 = "";
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
  wire id_5;
endmodule
