Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/workdirectory/test/TEST_isim_beh.exe -prj D:/workdirectory/test/TEST_beh.prj work.TEST 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/workdirectory/test/SHIFT8.vhd" into library work
Parsing VHDL file "D:/workdirectory/test/TEST.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104912 KB
Fuse CPU Usage: 1294 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity SHIFT8 [shift8_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/workdirectory/test/TEST_isim_beh.exe
Fuse Memory Usage: 113856 KB
Fuse CPU Usage: 1590 ms
