INFO-FLOW: Workspace C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1 opened at Sun Apr 23 22:08:55 +0200 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.417 sec.
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.111 sec.
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.154 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.629 sec.
Execute     create_clock -period 7 
INFO: [HLS 200-1510] Running: create_clock -period 7 
Execute       ap_set_clock -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] Analyzing design file 'pixel_pack/pixel_pack.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling pixel_pack/pixel_pack.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang pixel_pack/pixel_pack.cpp -foptimization-record-file=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -hls-platform-db-name=C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.cpp.clang.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.cpp.clang.err.log 
Command         ap_eval done; 0.212 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top pixel_pack -name=pixel_pack 
Execute         source C:/Xilinx/VITIS_~1/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/VITIS_~1/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -hls-platform-db-name=C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/clang.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.68 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.65 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.9 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.715 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.126 sec.
Execute           source C:/Xilinx/VITIS_~1/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.202 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.614 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.bc -hls-platform-db-name=C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.736 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.948 seconds; current allocated memory: 1.191 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.g.bc"  
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.g.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2021.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2021.2/win64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2021.2/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2021.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.727 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.731 sec.
Execute         run_link_or_opt -opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pixel_pack -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pixel_pack -reflow-float-conversion -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.089 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.094 sec.
Execute         run_link_or_opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2021.2/win64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2021.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.112 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.114 sec.
Execute         run_link_or_opt -opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pixel_pack 
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pixel_pack -mllvm -hls-db-dir -mllvm C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.495 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>::ap_range_ref(ap_int_base<96, false>*, int, int)' into 'ap_int_base<96, false>::range(int, int)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::range(int, int)' into 'ap_int_base<96, false>::operator()(int, int)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_range_ref<96, false>& ap_range_ref<96, false>::operator=<24, false>(ap_int_base<24, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>::ap_bit_ref(ap_int_base<4, false>*, int)' into 'ap_int_base<4, false>::operator[](int)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1174:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>::operator=(unsigned long long)' into 'ap_bit_ref<4, false>& ap_bit_ref<4, false>::operator=<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:869:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<96, false>(ap_range_ref<96, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<96, false>(ap_range_ref<96, false> const&)' into 'ap_uint<32>::ap_uint<96, false>(ap_range_ref<96, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>::operator bool() const' into 'ap_int_base<1, false>::ap_int_base<4, false>(ap_bit_ref<4, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:409:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<4, false>(ap_bit_ref<4, false> const&)' into 'ap_uint<1>::ap_uint<4, false>(ap_bit_ref<4, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int.h:258:90)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_int_base<24, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>::ap_range_ref(ap_int_base<24, false>*, int, int)' into 'ap_int_base<24, false>::range(int, int)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::range(int, int)' into 'ap_int_base<24, false>::operator()(int, int)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>::get() const' into 'ap_int_base<24, false>::ap_int_base<24, false>(ap_range_ref<24, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base<24, false>(ap_range_ref<24, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_range_ref<24, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:428:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_int_base<24, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_range_ref<24, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:428:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<48, false>::ap_range_ref(ap_int_base<48, false>*, int, int)' into 'ap_int_base<48, false>::range(int, int)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::range(int, int)' into 'ap_int_base<48, false>::operator()(int, int)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_range_ref<48, false>& ap_range_ref<48, false>::operator=<24, false>(ap_int_base<24, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<48, false>::get() const' into 'ap_int_base<9, false>::ap_int_base<48, false>(ap_range_ref<48, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<48, false>(ap_range_ref<48, false> const&)' into 'ap_uint<9>::ap_uint<48, false>(ap_range_ref<48, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int.h:255:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<9, false>::plus operator+<9, false, 9, false>(ap_int_base<9, false> const&, ap_int_base<9, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<9, false>::RType<9, false>::plus operator+<9, false, 9, false>(ap_int_base<9, false> const&, ap_int_base<9, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<9, false>::plus operator+<9, false, 9, false>(ap_int_base<9, false> const&, ap_int_base<9, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<48, false>::get() const' into 'ap_int_base<48, false>::ap_int_base<48, false>(ap_range_ref<48, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<48, false>(ap_int_base<48, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_int_base<48, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::ap_int_base<48, false>(ap_range_ref<48, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_range_ref<48, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:428:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_int_base<48, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_range_ref<48, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:428:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<9, false>::ap_range_ref(ap_int_base<9, false>*, int, int)' into 'ap_int_base<9, false>::range(int, int)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::range(int, int)' into 'ap_int_base<9, false>::operator()(int, int)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<9, false>::get() const' into 'ap_int_base<9, false>::ap_int_base<9, false>(ap_range_ref<9, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_int_base<9, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<9, false>(ap_range_ref<9, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_range_ref<9, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:428:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_int_base<9, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_range_ref<9, false> const&)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int_ref.h:428:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:29:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:123:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:121:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:120:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_range_ref<9, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:119:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:119:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:118:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:118:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_range_ref<9, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:117:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:117:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:116:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:116:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:116:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<9, false>::plus operator+<9, false, 9, false>(ap_int_base<9, false> const&, ap_int_base<9, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:61)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<9, false>::plus operator+<9, false, 9, false>(ap_int_base<9, false> const&, ap_int_base<9, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:60)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:35)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<48, false>& ap_range_ref<48, false>::operator=<24, false>(ap_int_base<24, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:109:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:108:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:107:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:106:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:97:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:95:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:94:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_range_ref<24, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:92:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:92:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:91:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:90:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:89:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:79:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:77:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:76:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_range_ref<24, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:72:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:72:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:72:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:71:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:70:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:69:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:57:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:56:11)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:52:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:52:4)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_int_base<24, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:51:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:50:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:41:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint<4, false>(ap_bit_ref<4, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator[](int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint<4, false>(ap_bit_ref<4, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:39:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator[](int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:39:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<96, false>(ap_range_ref<96, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:33:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>& ap_bit_ref<4, false>::operator=<1, false>(ap_int_base<1, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator[](int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:32:6)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>& ap_bit_ref<4, false>::operator=<1, false>(ap_int_base<1, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:31:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator[](int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:31:6)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>& ap_range_ref<96, false>::operator=<24, false>(ap_int_base<24, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:30:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:30:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (pixel_pack/pixel_pack.cpp:27:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_3' is marked as complete unroll implied by the pipeline pragma (pixel_pack/pixel_pack.cpp:37:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_6' is marked as complete unroll implied by the pipeline pragma (pixel_pack/pixel_pack.cpp:67:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_8' is marked as complete unroll implied by the pipeline pragma (pixel_pack/pixel_pack.cpp:88:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_10' is marked as complete unroll implied by the pipeline pragma (pixel_pack/pixel_pack.cpp:105:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (pixel_pack/pixel_pack.cpp:27:21) in function 'pixel_pack' completely with a factor of 4 (pixel_pack/pixel_pack.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_3' (pixel_pack/pixel_pack.cpp:37:22) in function 'pixel_pack' completely with a factor of 3 (pixel_pack/pixel_pack.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_6' (pixel_pack/pixel_pack.cpp:67:21) in function 'pixel_pack' completely with a factor of 4 (pixel_pack/pixel_pack.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_8' (pixel_pack/pixel_pack.cpp:88:21) in function 'pixel_pack' completely with a factor of 2 (pixel_pack/pixel_pack.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_10' (pixel_pack/pixel_pack.cpp:105:23) in function 'pixel_pack' completely with a factor of 2 (pixel_pack/pixel_pack.cpp:8:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<24>s.i24' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<3>s.i3' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.969 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.191 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pixel_pack -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.191 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.1.bc to C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.169 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.191 GB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.195 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.191 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.75 sec.
Command       elaborate done; 14.704 sec.
Execute       ap_eval exec zip -j C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.108 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pixel_pack' ...
Execute         ap_set_top_model pixel_pack 
Execute         get_model_list pixel_pack -filter all-wo-channel -topdown 
Execute         preproc_iomode -model pixel_pack 
Execute         preproc_iomode -model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         preproc_iomode -model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         preproc_iomode -model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         preproc_iomode -model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         preproc_iomode -model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         get_model_list pixel_pack -filter all-wo-channel 
INFO-FLOW: Model list for configure: pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO-FLOW: Configuring Module : pixel_pack_Pipeline_VITIS_LOOP_101_9 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         apply_spec_resource_limit pixel_pack_Pipeline_VITIS_LOOP_101_9 
INFO-FLOW: Configuring Module : pixel_pack_Pipeline_VITIS_LOOP_84_7 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         apply_spec_resource_limit pixel_pack_Pipeline_VITIS_LOOP_84_7 
INFO-FLOW: Configuring Module : pixel_pack_Pipeline_VITIS_LOOP_62_5 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         apply_spec_resource_limit pixel_pack_Pipeline_VITIS_LOOP_62_5 
INFO-FLOW: Configuring Module : pixel_pack_Pipeline_VITIS_LOOP_47_4 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         apply_spec_resource_limit pixel_pack_Pipeline_VITIS_LOOP_47_4 
INFO-FLOW: Configuring Module : pixel_pack_Pipeline_VITIS_LOOP_21_1 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         apply_spec_resource_limit pixel_pack_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : pixel_pack ...
Execute         set_default_model pixel_pack 
Execute         apply_spec_resource_limit pixel_pack 
INFO-FLOW: Model list for preprocess: pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO-FLOW: Preprocessing Module: pixel_pack_Pipeline_VITIS_LOOP_101_9 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         cdfg_preprocess -model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_101_9 
INFO-FLOW: Preprocessing Module: pixel_pack_Pipeline_VITIS_LOOP_84_7 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         cdfg_preprocess -model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_84_7 
INFO-FLOW: Preprocessing Module: pixel_pack_Pipeline_VITIS_LOOP_62_5 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         cdfg_preprocess -model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_62_5 
INFO-FLOW: Preprocessing Module: pixel_pack_Pipeline_VITIS_LOOP_47_4 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         cdfg_preprocess -model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_47_4 
INFO-FLOW: Preprocessing Module: pixel_pack_Pipeline_VITIS_LOOP_21_1 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         cdfg_preprocess -model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: pixel_pack ...
Execute         set_default_model pixel_pack 
Execute         cdfg_preprocess -model pixel_pack 
Execute         rtl_gen_preprocess pixel_pack 
INFO-FLOW: Model list for synthesis: pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack_Pipeline_VITIS_LOOP_101_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         schedule -model pixel_pack_Pipeline_VITIS_LOOP_101_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, loop 'VITIS_LOOP_101_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack_Pipeline_VITIS_LOOP_101_9.
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         bind -model pixel_pack_Pipeline_VITIS_LOOP_101_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack_Pipeline_VITIS_LOOP_101_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack_Pipeline_VITIS_LOOP_84_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         schedule -model pixel_pack_Pipeline_VITIS_LOOP_84_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, loop 'VITIS_LOOP_84_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack_Pipeline_VITIS_LOOP_84_7.
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         bind -model pixel_pack_Pipeline_VITIS_LOOP_84_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack_Pipeline_VITIS_LOOP_84_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack_Pipeline_VITIS_LOOP_62_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         schedule -model pixel_pack_Pipeline_VITIS_LOOP_62_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'VITIS_LOOP_62_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack_Pipeline_VITIS_LOOP_62_5.
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         bind -model pixel_pack_Pipeline_VITIS_LOOP_62_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack_Pipeline_VITIS_LOOP_62_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         schedule -model pixel_pack_Pipeline_VITIS_LOOP_47_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack_Pipeline_VITIS_LOOP_47_4.
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         bind -model pixel_pack_Pipeline_VITIS_LOOP_47_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack_Pipeline_VITIS_LOOP_47_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         schedule -model pixel_pack_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 7, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack_Pipeline_VITIS_LOOP_21_1.
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         bind -model pixel_pack_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack 
Execute         schedule -model pixel_pack 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack.
Execute         set_default_model pixel_pack 
Execute         bind -model pixel_pack 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.191 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack.
Execute         get_model_list pixel_pack -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         rtl_gen_preprocess pixel_pack 
INFO-FLOW: Model list for RTL generation: pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack_Pipeline_VITIS_LOOP_101_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack_Pipeline_VITIS_LOOP_101_9 -top_prefix pixel_pack_ -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack_Pipeline_VITIS_LOOP_101_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.191 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_101_9 -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_101_9 -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         syn_report -csynth -model pixel_pack_Pipeline_VITIS_LOOP_101_9 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_101_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack_Pipeline_VITIS_LOOP_101_9 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_101_9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack_Pipeline_VITIS_LOOP_101_9 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_101_9 -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.adb 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_101_9 -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack_Pipeline_VITIS_LOOP_101_9 -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack_Pipeline_VITIS_LOOP_84_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack_Pipeline_VITIS_LOOP_84_7 -top_prefix pixel_pack_ -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack_Pipeline_VITIS_LOOP_84_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.191 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_84_7 -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_84_7 -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         syn_report -csynth -model pixel_pack_Pipeline_VITIS_LOOP_84_7 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_84_7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack_Pipeline_VITIS_LOOP_84_7 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_84_7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack_Pipeline_VITIS_LOOP_84_7 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_84_7 -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.adb 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_84_7 -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack_Pipeline_VITIS_LOOP_84_7 -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack_Pipeline_VITIS_LOOP_62_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack_Pipeline_VITIS_LOOP_62_5 -top_prefix pixel_pack_ -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pixel_pack_Pipeline_VITIS_LOOP_62_5' pipeline 'VITIS_LOOP_62_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack_Pipeline_VITIS_LOOP_62_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.191 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_62_5 -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_62_5 -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         syn_report -csynth -model pixel_pack_Pipeline_VITIS_LOOP_62_5 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_62_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack_Pipeline_VITIS_LOOP_62_5 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_62_5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack_Pipeline_VITIS_LOOP_62_5 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_62_5 -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.adb 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_62_5 -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack_Pipeline_VITIS_LOOP_62_5 -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack_Pipeline_VITIS_LOOP_47_4 -top_prefix pixel_pack_ -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.191 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_47_4 -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_47_4 -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         syn_report -csynth -model pixel_pack_Pipeline_VITIS_LOOP_47_4 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_47_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack_Pipeline_VITIS_LOOP_47_4 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_47_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack_Pipeline_VITIS_LOOP_47_4 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_47_4 -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.adb 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_47_4 -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack_Pipeline_VITIS_LOOP_47_4 -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack_Pipeline_VITIS_LOOP_21_1 -top_prefix pixel_pack_ -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pixel_pack_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.191 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         syn_report -csynth -model pixel_pack_Pipeline_VITIS_LOOP_21_1 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack_Pipeline_VITIS_LOOP_21_1 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack_Pipeline_VITIS_LOOP_21_1 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_21_1 -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.adb 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_21_1 -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack_Pipeline_VITIS_LOOP_21_1 -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack -top_prefix  -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/mode' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/alpha' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'pixel_pack' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port mode. It is not an AXI-Stream interface.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port alpha. It is not an AXI-Stream interface.
INFO: [RTGEN 206-100] Bundling port 'mode', 'alpha' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack'.
Command         create_rtl_model done; 0.213 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 1.191 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack -istop -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack 
Execute         gen_rtl pixel_pack -istop -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack 
Execute         syn_report -csynth -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.adb 
Execute         db_write -model pixel_pack -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack 
Execute         export_constraint_db -f -tool general -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute         syn_report -designview -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.design.xml 
Command         syn_report done; 0.183 sec.
Execute         syn_report -csynthDesign -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks pixel_pack 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain pixel_pack 
INFO-FLOW: Model list for RTL component generation: pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO-FLOW: Handling components in module [pixel_pack_Pipeline_VITIS_LOOP_101_9] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.compgen.tcl 
INFO-FLOW: Found component pixel_pack_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pixel_pack_Pipeline_VITIS_LOOP_84_7] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.compgen.tcl 
INFO-FLOW: Found component pixel_pack_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pixel_pack_Pipeline_VITIS_LOOP_62_5] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.compgen.tcl 
INFO-FLOW: Found component pixel_pack_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pixel_pack_Pipeline_VITIS_LOOP_47_4] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.compgen.tcl 
INFO-FLOW: Found component pixel_pack_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pixel_pack_Pipeline_VITIS_LOOP_21_1] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component pixel_pack_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pixel_pack] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
INFO-FLOW: Found component pixel_pack_control_s_axi.
INFO-FLOW: Append model pixel_pack_control_s_axi
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Append model pixel_pack_Pipeline_VITIS_LOOP_101_9
INFO-FLOW: Append model pixel_pack_Pipeline_VITIS_LOOP_84_7
INFO-FLOW: Append model pixel_pack_Pipeline_VITIS_LOOP_62_5
INFO-FLOW: Append model pixel_pack_Pipeline_VITIS_LOOP_47_4
INFO-FLOW: Append model pixel_pack_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model pixel_pack
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pixel_pack_flow_control_loop_pipe_sequential_init pixel_pack_flow_control_loop_pipe_sequential_init pixel_pack_flow_control_loop_pipe_sequential_init pixel_pack_flow_control_loop_pipe_sequential_init pixel_pack_flow_control_loop_pipe_sequential_init pixel_pack_control_s_axi pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO-FLOW: Generating C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pixel_pack_control_s_axi
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_Pipeline_VITIS_LOOP_101_9
INFO-FLOW: To file: write model pixel_pack_Pipeline_VITIS_LOOP_84_7
INFO-FLOW: To file: write model pixel_pack_Pipeline_VITIS_LOOP_62_5
INFO-FLOW: To file: write model pixel_pack_Pipeline_VITIS_LOOP_47_4
INFO-FLOW: To file: write model pixel_pack_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model pixel_pack
INFO-FLOW: Generating C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.102 sec.
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.148 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/vlog' tclDir='C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db' modelList='pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_control_s_axi
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_Pipeline_VITIS_LOOP_101_9
pixel_pack_Pipeline_VITIS_LOOP_84_7
pixel_pack_Pipeline_VITIS_LOOP_62_5
pixel_pack_Pipeline_VITIS_LOOP_47_4
pixel_pack_Pipeline_VITIS_LOOP_21_1
pixel_pack
' expOnly='0'
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.compgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.compgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.compgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.compgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
Execute           source ./control.slave.tcl 
Command         ap_source done; 0.114 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.191 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name pixel_pack_Pipeline_VITIS_LOOP_84_7
INFO-FLOW: No bind nodes found for module_name pixel_pack_Pipeline_VITIS_LOOP_62_5
INFO-FLOW: No bind nodes found for module_name pixel_pack_Pipeline_VITIS_LOOP_47_4
INFO-FLOW: No bind nodes found for module_name pixel_pack_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: No bind nodes found for module_name pixel_pack
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_control_s_axi
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_Pipeline_VITIS_LOOP_101_9
pixel_pack_Pipeline_VITIS_LOOP_84_7
pixel_pack_Pipeline_VITIS_LOOP_62_5
pixel_pack_Pipeline_VITIS_LOOP_47_4
pixel_pack_Pipeline_VITIS_LOOP_21_1
pixel_pack
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/top-io-be.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute         sc_get_clocks pixel_pack 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE pixel_pack LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}' bind_report_dict='TOP pixel_pack DATA {pixel_pack {DEPTH 1 CHILDREN {pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack_Pipeline_VITIS_LOOP_62_5} AREA {DSP 0 BRAM 0 URAM 0}} pixel_pack_Pipeline_VITIS_LOOP_101_9 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_c1_V_fu_151_p2 SOURCE {C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE out_c1_V LOOP VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_c2_V_fu_164_p2 SOURCE {C:/Xilinx/VITIS_~1/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE out_c2_V LOOP VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pixel_pack_Pipeline_VITIS_LOOP_84_7 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} pixel_pack_Pipeline_VITIS_LOOP_47_4 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} pixel_pack_Pipeline_VITIS_LOOP_21_1 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} pixel_pack_Pipeline_VITIS_LOOP_62_5 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.914 seconds; current allocated memory: 1.191 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pixel_pack.
INFO: [VLOG 209-307] Generating Verilog RTL for pixel_pack.
Execute         syn_report -model pixel_pack -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 227.66 MHz
Command       autosyn done; 4.965 sec.
Command     csynth_design done; 19.798 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 19.798 seconds; current allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -description Pixel Packing from 24-bit to 32-bit -display_name Pixel Pack 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -description Pixel Packing from 24-bit to 32-bit -display_name Pixel Pack 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -description=Pixel Packing from 24-bit to 32-bit -display_name=Pixel Pack -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -description {Pixel Packing from 24-bit to 32-bit} -display_name {Pixel Pack}
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.101 sec.
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.145 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=pixel_pack xml_exists=0
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pixel_pack
Execute       get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=13
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=22 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_control_s_axi
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_Pipeline_VITIS_LOOP_101_9
pixel_pack_Pipeline_VITIS_LOOP_84_7
pixel_pack_Pipeline_VITIS_LOOP_62_5
pixel_pack_Pipeline_VITIS_LOOP_47_4
pixel_pack_Pipeline_VITIS_LOOP_21_1
pixel_pack
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute       sc_get_clocks pixel_pack 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       get_config_export -deadlock_detection 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pixel_pack
Execute       get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/driver
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=pixel_pack
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: failed result=1 C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command     export_design done; error code: 2; 13.665 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.665 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 36.209 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1 opened at Sat Apr 29 15:18:29 +0200 2023
Execute       ap_set_clock -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute       set_part xc7z020-clg400-1 
Execute         create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/VITIS_~1/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command         create_platform done; 1.579 sec.
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.149 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.757 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_export -description {Pixel Packing from 24-bit to 32-bit} 
INFO: [HLS 200-1464] Running solution command: config_export -description {Pixel Packing from 24-bit to 32-bit}
Execute       config_export -description Pixel Packing from 24-bit to 32-bit 
Execute       send_msg_by_id INFO @200-1464@%s config_export -display_name {Pixel Pack} 
INFO: [HLS 200-1464] Running solution command: config_export -display_name {Pixel Pack}
Execute       config_export -display_name Pixel Pack 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.816 sec.
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Execute       source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.147 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 7 
INFO: [HLS 200-1510] Running: create_clock -period 7 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'pixel_pack/pixel_pack.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling pixel_pack/pixel_pack.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/clang pixel_pack/pixel_pack.cpp -foptimization-record-file=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/VITIS_~1/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -hls-platform-db-name=C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.cpp.clang.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.cpp.clang.err.log 
Command         ap_eval done; 0.224 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top pixel_pack -name=pixel_pack 
Execute         source C:/Xilinx/VITIS_~1/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/VITIS_~1/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -hls-platform-db-name=C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/clang.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.674 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.64 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.91 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.639 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.1 sec.
Execute           source C:/Xilinx/VITIS_~1/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.186 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.595 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot -I C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.bc -hls-platform-db-name=C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.723 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.838 seconds; current allocated memory: 1.212 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.g.bc"  
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.g.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2022.1/win64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/VITIS_~1/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/VITIS_~1/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.9 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.903 sec.
Execute         run_link_or_opt -opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pixel_pack -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pixel_pack -reflow-float-conversion -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.115 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.12 sec.
Execute         run_link_or_opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2022.1/win64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/VITIS_~1/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.113 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.116 sec.
Execute         run_link_or_opt -opt -out C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pixel_pack 
Execute           ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr C:/Xilinx/VITIS_~1/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pixel_pack -mllvm -hls-db-dir -mllvm C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.642 sec.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>::ap_range_ref(ap_int_base<96, false>*, int, int)' into 'ap_int_base<96, false>::range(int, int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::range(int, int)' into 'ap_int_base<96, false>::operator()(int, int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1131:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi96ELb0EEC2EDq96_j' into 'ap_int_base<96, false>::ap_int_base<24, false>(ap_int_base<24, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_range_ref<96, false>& ap_range_ref<96, false>::operator=<24, false>(ap_int_base<24, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>::ap_bit_ref(ap_int_base<4, false>*, int)' into 'ap_int_base<4, false>::operator[](int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>::operator=(unsigned long long)' into 'ap_bit_ref<4, false>& ap_bit_ref<4, false>::operator=<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:875:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<96, false>(ap_range_ref<96, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<96, false>(ap_range_ref<96, false> const&)' into 'ap_uint<32>::ap_uint<96, false>(ap_range_ref<96, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int.h:266:92)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>::operator bool() const' into 'ap_int_base<1, false>::ap_int_base<4, false>(ap_bit_ref<4, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:409:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base<4, false>(ap_bit_ref<4, false> const&)' into 'ap_uint<1>::ap_uint<4, false>(ap_bit_ref<4, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int.h:269:90)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1131:18)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<24, false>(ap_int_base<24, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_int_base<24, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>::ap_range_ref(ap_int_base<24, false>*, int, int)' into 'ap_int_base<24, false>::range(int, int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::range(int, int)' into 'ap_int_base<24, false>::operator()(int, int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1131:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>::get() const' into 'ap_int_base<24, false>::ap_int_base<24, false>(ap_range_ref<24, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base<24, false>(ap_range_ref<24, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_range_ref<24, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:428:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_int_base<24, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_range_ref<24, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:428:12)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(bool)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:254:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(bool)' into 'ap_uint<1>::ap_uint(bool)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int.h:327:59)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<48, false>::ap_range_ref(ap_int_base<48, false>*, int, int)' into 'ap_int_base<48, false>::range(int, int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::range(int, int)' into 'ap_int_base<48, false>::operator()(int, int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1131:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb0EEC2EDq48_j' into 'ap_int_base<48, false>::ap_int_base<24, false>(ap_int_base<24, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::ap_int_base<24, false>(ap_int_base<24, false> const&)' into 'ap_range_ref<48, false>& ap_range_ref<48, false>::operator=<24, false>(ap_int_base<24, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<48, false>::get() const' into 'ap_int_base<9, false>::ap_int_base<48, false>(ap_range_ref<48, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<48, false>(ap_range_ref<48, false> const&)' into 'ap_uint<9>::ap_uint<48, false>(ap_range_ref<48, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int.h:266:92)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb0EEC2EDq10_j' into 'ap_int_base<10, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb0EEC2EDq10_j' into 'ap_int_base<10, false>::ap_int_base(int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<9, false>::plus operator+<9, false, 9, false>(ap_int_base<9, false> const&, ap_int_base<9, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<9, false>::RType<9, false>::plus operator+<9, false, 9, false>(ap_int_base<9, false> const&, ap_int_base<9, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<9, false>::plus operator+<9, false, 9, false>(ap_int_base<9, false> const&, ap_int_base<9, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<9, false>::plus operator+<9, false, 9, false>(ap_int_base<9, false> const&, ap_int_base<9, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb0EEC2EDq9_j' into 'ap_int_base<9, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int.h:232:90)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<48, false>::get() const' into 'ap_int_base<48, false>::ap_int_base<48, false>(ap_range_ref<48, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<48, false>(ap_int_base<48, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<48, false>(ap_int_base<48, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_int_base<48, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::ap_int_base<48, false>(ap_range_ref<48, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_range_ref<48, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:428:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_int_base<48, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_range_ref<48, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:428:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<9, false>::ap_range_ref(ap_int_base<9, false>*, int, int)' into 'ap_int_base<9, false>::range(int, int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::range(int, int)' into 'ap_int_base<9, false>::operator()(int, int)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:1131:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<9, false>::get() const' into 'ap_int_base<9, false>::ap_int_base<9, false>(ap_range_ref<9, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_int_base<9, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<9, false>(ap_range_ref<9, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_range_ref<9, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:428:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_int_base<9, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_range_ref<9, false> const&)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_ref.h:428:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:29:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:123:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:121:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:120:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_range_ref<9, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:119:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:119:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:118:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:118:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<9, false>(ap_range_ref<9, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:117:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:117:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:117:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:116:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:116:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:116:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<9, false>::plus operator+<9, false, 9, false>(ap_int_base<9, false> const&, ap_int_base<9, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:61)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:114:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<10>(ap_uint<10> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<9, false>::plus operator+<9, false, 9, false>(ap_int_base<9, false> const&, ap_int_base<9, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:60)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<48, false>(ap_range_ref<48, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:112:35)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<48, false>& ap_range_ref<48, false>::operator=<24, false>(ap_int_base<24, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:109:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:108:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:107:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:106:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:97:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:95:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:94:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_range_ref<24, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:92:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:92:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:91:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:90:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:89:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:79:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:77:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:76:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_range_ref<24, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:72:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:72:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:72:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:71:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:70:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:69:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:57:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:56:11)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:52:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:52:4)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<24, false>(ap_int_base<24, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:51:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:50:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 0ul, 0ul> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:41:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint<4, false>(ap_bit_ref<4, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator[](int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:40:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint<4, false>(ap_bit_ref<4, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:39:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator[](int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:39:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<96, false>(ap_range_ref<96, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:33:13)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>& ap_bit_ref<4, false>::operator=<1, false>(ap_int_base<1, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator[](int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:32:6)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<4, false>& ap_bit_ref<4, false>::operator=<1, false>(ap_int_base<1, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:31:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator[](int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:31:6)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<96, false>& ap_range_ref<96, false>::operator=<24, false>(ap_int_base<24, false> const&)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:30:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<96, false>::operator()(int, int)' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (pixel_pack/pixel_pack.cpp:30:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (pixel_pack/pixel_pack.cpp:27:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_3' is marked as complete unroll implied by the pipeline pragma (pixel_pack/pixel_pack.cpp:37:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_6' is marked as complete unroll implied by the pipeline pragma (pixel_pack/pixel_pack.cpp:67:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_8' is marked as complete unroll implied by the pipeline pragma (pixel_pack/pixel_pack.cpp:88:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_10' is marked as complete unroll implied by the pipeline pragma (pixel_pack/pixel_pack.cpp:105:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (pixel_pack/pixel_pack.cpp:27:21) in function 'pixel_pack' completely with a factor of 4 (pixel_pack/pixel_pack.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_3' (pixel_pack/pixel_pack.cpp:37:22) in function 'pixel_pack' completely with a factor of 3 (pixel_pack/pixel_pack.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_6' (pixel_pack/pixel_pack.cpp:67:21) in function 'pixel_pack' completely with a factor of 4 (pixel_pack/pixel_pack.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_8' (pixel_pack/pixel_pack.cpp:88:21) in function 'pixel_pack' completely with a factor of 2 (pixel_pack/pixel_pack.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_10' (pixel_pack/pixel_pack.cpp:105:23) in function 'pixel_pack' completely with a factor of 2 (pixel_pack/pixel_pack.cpp:8:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<24>s.i24' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<3>s.i3' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'pixel_pack(hls::stream<hls::axis<ap_uint<24>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 0ul, 0ul>, 0>&, int, ap_uint<8>)' (C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.64 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.212 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pixel_pack -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.212 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.g.1.bc to C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.153 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.212 GB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.197 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.212 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.738 sec.
Command       elaborate done; 15.266 sec.
Execute       ap_eval exec zip -j C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.12 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pixel_pack' ...
Execute         ap_set_top_model pixel_pack 
Execute         get_model_list pixel_pack -filter all-wo-channel -topdown 
Execute         preproc_iomode -model pixel_pack 
Execute         preproc_iomode -model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         preproc_iomode -model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         preproc_iomode -model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         preproc_iomode -model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         preproc_iomode -model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         get_model_list pixel_pack -filter all-wo-channel 
INFO-FLOW: Model list for configure: pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO-FLOW: Configuring Module : pixel_pack_Pipeline_VITIS_LOOP_101_9 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         apply_spec_resource_limit pixel_pack_Pipeline_VITIS_LOOP_101_9 
INFO-FLOW: Configuring Module : pixel_pack_Pipeline_VITIS_LOOP_84_7 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         apply_spec_resource_limit pixel_pack_Pipeline_VITIS_LOOP_84_7 
INFO-FLOW: Configuring Module : pixel_pack_Pipeline_VITIS_LOOP_62_5 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         apply_spec_resource_limit pixel_pack_Pipeline_VITIS_LOOP_62_5 
INFO-FLOW: Configuring Module : pixel_pack_Pipeline_VITIS_LOOP_47_4 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         apply_spec_resource_limit pixel_pack_Pipeline_VITIS_LOOP_47_4 
INFO-FLOW: Configuring Module : pixel_pack_Pipeline_VITIS_LOOP_21_1 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         apply_spec_resource_limit pixel_pack_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : pixel_pack ...
Execute         set_default_model pixel_pack 
Execute         apply_spec_resource_limit pixel_pack 
INFO-FLOW: Model list for preprocess: pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO-FLOW: Preprocessing Module: pixel_pack_Pipeline_VITIS_LOOP_101_9 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         cdfg_preprocess -model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_101_9 
INFO-FLOW: Preprocessing Module: pixel_pack_Pipeline_VITIS_LOOP_84_7 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         cdfg_preprocess -model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_84_7 
INFO-FLOW: Preprocessing Module: pixel_pack_Pipeline_VITIS_LOOP_62_5 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         cdfg_preprocess -model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_62_5 
INFO-FLOW: Preprocessing Module: pixel_pack_Pipeline_VITIS_LOOP_47_4 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         cdfg_preprocess -model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_47_4 
INFO-FLOW: Preprocessing Module: pixel_pack_Pipeline_VITIS_LOOP_21_1 ...
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         cdfg_preprocess -model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: pixel_pack ...
Execute         set_default_model pixel_pack 
Execute         cdfg_preprocess -model pixel_pack 
Execute         rtl_gen_preprocess pixel_pack 
INFO-FLOW: Model list for synthesis: pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack_Pipeline_VITIS_LOOP_101_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         schedule -model pixel_pack_Pipeline_VITIS_LOOP_101_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, loop 'VITIS_LOOP_101_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack_Pipeline_VITIS_LOOP_101_9.
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         bind -model pixel_pack_Pipeline_VITIS_LOOP_101_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack_Pipeline_VITIS_LOOP_101_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack_Pipeline_VITIS_LOOP_84_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         schedule -model pixel_pack_Pipeline_VITIS_LOOP_84_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 2, loop 'VITIS_LOOP_84_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack_Pipeline_VITIS_LOOP_84_7.
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         bind -model pixel_pack_Pipeline_VITIS_LOOP_84_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack_Pipeline_VITIS_LOOP_84_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack_Pipeline_VITIS_LOOP_62_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         schedule -model pixel_pack_Pipeline_VITIS_LOOP_62_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4, loop 'VITIS_LOOP_62_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack_Pipeline_VITIS_LOOP_62_5.
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         bind -model pixel_pack_Pipeline_VITIS_LOOP_62_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack_Pipeline_VITIS_LOOP_62_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         schedule -model pixel_pack_Pipeline_VITIS_LOOP_47_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack_Pipeline_VITIS_LOOP_47_4.
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         bind -model pixel_pack_Pipeline_VITIS_LOOP_47_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack_Pipeline_VITIS_LOOP_47_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         schedule -model pixel_pack_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 6, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack_Pipeline_VITIS_LOOP_21_1.
Execute         set_default_model pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         bind -model pixel_pack_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_pack 
Execute         schedule -model pixel_pack 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack.
Execute         set_default_model pixel_pack 
Execute         bind -model pixel_pack 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack.
Execute         get_model_list pixel_pack -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         rtl_gen_preprocess pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         rtl_gen_preprocess pixel_pack 
INFO-FLOW: Model list for RTL generation: pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack_Pipeline_VITIS_LOOP_101_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack_Pipeline_VITIS_LOOP_101_9 -top_prefix pixel_pack_ -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack_Pipeline_VITIS_LOOP_101_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.212 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_101_9 -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_101_9 -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9 
Execute         syn_report -csynth -model pixel_pack_Pipeline_VITIS_LOOP_101_9 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_101_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack_Pipeline_VITIS_LOOP_101_9 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_101_9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack_Pipeline_VITIS_LOOP_101_9 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_101_9 -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.adb 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_101_9 -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack_Pipeline_VITIS_LOOP_101_9 -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack_Pipeline_VITIS_LOOP_84_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack_Pipeline_VITIS_LOOP_84_7 -top_prefix pixel_pack_ -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack_Pipeline_VITIS_LOOP_84_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.212 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_84_7 -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_84_7 -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7 
Execute         syn_report -csynth -model pixel_pack_Pipeline_VITIS_LOOP_84_7 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_84_7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack_Pipeline_VITIS_LOOP_84_7 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_84_7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack_Pipeline_VITIS_LOOP_84_7 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_84_7 -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.adb 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_84_7 -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack_Pipeline_VITIS_LOOP_84_7 -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack_Pipeline_VITIS_LOOP_62_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack_Pipeline_VITIS_LOOP_62_5 -top_prefix pixel_pack_ -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack_Pipeline_VITIS_LOOP_62_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.212 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_62_5 -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_62_5 -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 
Execute         syn_report -csynth -model pixel_pack_Pipeline_VITIS_LOOP_62_5 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_62_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack_Pipeline_VITIS_LOOP_62_5 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_62_5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack_Pipeline_VITIS_LOOP_62_5 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_62_5 -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.adb 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_62_5 -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack_Pipeline_VITIS_LOOP_62_5 -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack_Pipeline_VITIS_LOOP_47_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack_Pipeline_VITIS_LOOP_47_4 -top_prefix pixel_pack_ -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack_Pipeline_VITIS_LOOP_47_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.212 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_47_4 -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_47_4 -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4 
Execute         syn_report -csynth -model pixel_pack_Pipeline_VITIS_LOOP_47_4 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_47_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack_Pipeline_VITIS_LOOP_47_4 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_47_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack_Pipeline_VITIS_LOOP_47_4 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_47_4 -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.adb 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_47_4 -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack_Pipeline_VITIS_LOOP_47_4 -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack_Pipeline_VITIS_LOOP_21_1 -top_prefix pixel_pack_ -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pixel_pack_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.212 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         gen_rtl pixel_pack_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1 
Execute         syn_report -csynth -model pixel_pack_Pipeline_VITIS_LOOP_21_1 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack_Pipeline_VITIS_LOOP_21_1 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack_Pipeline_VITIS_LOOP_21_1 -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_21_1 -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.adb 
Execute         db_write -model pixel_pack_Pipeline_VITIS_LOOP_21_1 -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack_Pipeline_VITIS_LOOP_21_1 -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_pack -top_prefix  -sub_prefix pixel_pack_ -mg_file C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/mode' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/alpha' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'pixel_pack' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'alpha' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.212 GB.
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_pack -istop -style xilinx -f -lang vhdl -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/vhdl/pixel_pack 
Execute         gen_rtl pixel_pack -istop -style xilinx -f -lang vlog -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/verilog/pixel_pack 
Execute         syn_report -csynth -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/pixel_pack_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model pixel_pack -f -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.adb 
Execute         db_write -model pixel_pack -bindview -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pixel_pack -p C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack 
Execute         export_constraint_db -f -tool general -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute         syn_report -designview -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.design.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -csynthDesign -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model pixel_pack -o C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks pixel_pack 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain pixel_pack 
INFO-FLOW: Model list for RTL component generation: pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO-FLOW: Handling components in module [pixel_pack_Pipeline_VITIS_LOOP_101_9] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.compgen.tcl 
INFO-FLOW: Found component pixel_pack_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pixel_pack_Pipeline_VITIS_LOOP_84_7] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.compgen.tcl 
INFO-FLOW: Found component pixel_pack_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pixel_pack_Pipeline_VITIS_LOOP_62_5] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.compgen.tcl 
INFO-FLOW: Found component pixel_pack_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pixel_pack_Pipeline_VITIS_LOOP_47_4] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.compgen.tcl 
INFO-FLOW: Found component pixel_pack_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pixel_pack_Pipeline_VITIS_LOOP_21_1] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component pixel_pack_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pixel_pack] ... 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
INFO-FLOW: Found component pixel_pack_control_s_axi.
INFO-FLOW: Append model pixel_pack_control_s_axi
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Found component pixel_pack_regslice_both.
INFO-FLOW: Append model pixel_pack_regslice_both
INFO-FLOW: Append model pixel_pack_Pipeline_VITIS_LOOP_101_9
INFO-FLOW: Append model pixel_pack_Pipeline_VITIS_LOOP_84_7
INFO-FLOW: Append model pixel_pack_Pipeline_VITIS_LOOP_62_5
INFO-FLOW: Append model pixel_pack_Pipeline_VITIS_LOOP_47_4
INFO-FLOW: Append model pixel_pack_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model pixel_pack
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pixel_pack_flow_control_loop_pipe_sequential_init pixel_pack_flow_control_loop_pipe_sequential_init pixel_pack_flow_control_loop_pipe_sequential_init pixel_pack_flow_control_loop_pipe_sequential_init pixel_pack_flow_control_loop_pipe_sequential_init pixel_pack_control_s_axi pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_regslice_both pixel_pack_Pipeline_VITIS_LOOP_101_9 pixel_pack_Pipeline_VITIS_LOOP_84_7 pixel_pack_Pipeline_VITIS_LOOP_62_5 pixel_pack_Pipeline_VITIS_LOOP_47_4 pixel_pack_Pipeline_VITIS_LOOP_21_1 pixel_pack
INFO-FLOW: Generating C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pixel_pack_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pixel_pack_control_s_axi
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_regslice_both
INFO-FLOW: To file: write model pixel_pack_Pipeline_VITIS_LOOP_101_9
INFO-FLOW: To file: write model pixel_pack_Pipeline_VITIS_LOOP_84_7
INFO-FLOW: To file: write model pixel_pack_Pipeline_VITIS_LOOP_62_5
INFO-FLOW: To file: write model pixel_pack_Pipeline_VITIS_LOOP_47_4
INFO-FLOW: To file: write model pixel_pack_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model pixel_pack
INFO-FLOW: Generating C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.102 sec.
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.141 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/vlog' tclDir='C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db' modelList='pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_control_s_axi
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_Pipeline_VITIS_LOOP_101_9
pixel_pack_Pipeline_VITIS_LOOP_84_7
pixel_pack_Pipeline_VITIS_LOOP_62_5
pixel_pack_Pipeline_VITIS_LOOP_47_4
pixel_pack_Pipeline_VITIS_LOOP_21_1
pixel_pack
' expOnly='0'
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.compgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.compgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.compgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.compgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
Execute           source ./control.slave.tcl 
Command         ap_source done; 0.116 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 1.212 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='pixel_pack_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name pixel_pack_Pipeline_VITIS_LOOP_84_7
INFO-FLOW: No bind nodes found for module_name pixel_pack_Pipeline_VITIS_LOOP_62_5
INFO-FLOW: No bind nodes found for module_name pixel_pack_Pipeline_VITIS_LOOP_47_4
INFO-FLOW: No bind nodes found for module_name pixel_pack_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: No bind nodes found for module_name pixel_pack
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_control_s_axi
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_Pipeline_VITIS_LOOP_101_9
pixel_pack_Pipeline_VITIS_LOOP_84_7
pixel_pack_Pipeline_VITIS_LOOP_62_5
pixel_pack_Pipeline_VITIS_LOOP_47_4
pixel_pack_Pipeline_VITIS_LOOP_21_1
pixel_pack
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/top-io-be.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute         sc_get_clocks pixel_pack 
Execute         source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE pixel_pack LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST pixel_pack MODULE2INSTS {pixel_pack pixel_pack pixel_pack_Pipeline_VITIS_LOOP_101_9 grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92 pixel_pack_Pipeline_VITIS_LOOP_84_7 grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_116 pixel_pack_Pipeline_VITIS_LOOP_47_4 grp_pixel_pack_Pipeline_VITIS_LOOP_47_4_fu_140 pixel_pack_Pipeline_VITIS_LOOP_21_1 grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166 pixel_pack_Pipeline_VITIS_LOOP_62_5 grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190} INST2MODULE {pixel_pack pixel_pack grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92 pixel_pack_Pipeline_VITIS_LOOP_101_9 grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_116 pixel_pack_Pipeline_VITIS_LOOP_84_7 grp_pixel_pack_Pipeline_VITIS_LOOP_47_4_fu_140 pixel_pack_Pipeline_VITIS_LOOP_47_4 grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166 pixel_pack_Pipeline_VITIS_LOOP_21_1 grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190 pixel_pack_Pipeline_VITIS_LOOP_62_5} INSTDATA {pixel_pack {DEPTH 1 CHILDREN {grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92 grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_116 grp_pixel_pack_Pipeline_VITIS_LOOP_47_4_fu_140 grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166 grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190}} grp_pixel_pack_Pipeline_VITIS_LOOP_101_9_fu_92 {DEPTH 2 CHILDREN {}} grp_pixel_pack_Pipeline_VITIS_LOOP_84_7_fu_116 {DEPTH 2 CHILDREN {}} grp_pixel_pack_Pipeline_VITIS_LOOP_47_4_fu_140 {DEPTH 2 CHILDREN {}} grp_pixel_pack_Pipeline_VITIS_LOOP_21_1_fu_166 {DEPTH 2 CHILDREN {}} grp_pixel_pack_Pipeline_VITIS_LOOP_62_5_fu_190 {DEPTH 2 CHILDREN {}}} MODULEDATA {pixel_pack_Pipeline_VITIS_LOOP_101_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_c1_V_fu_153_p2 SOURCE {C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE out_c1_V LOOP VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_c2_V_fu_166_p2 SOURCE {C:/Xilinx/VITIS_~1/2022.1/common/technology/autopilot\ap_int_base.h:232} VARIABLE out_c2_V LOOP VITIS_LOOP_101_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pixel_pack_Pipeline_VITIS_LOOP_84_7 {AREA {DSP 0 BRAM 0 URAM 0}} pixel_pack_Pipeline_VITIS_LOOP_62_5 {AREA {DSP 0 BRAM 0 URAM 0}} pixel_pack_Pipeline_VITIS_LOOP_47_4 {AREA {DSP 0 BRAM 0 URAM 0}} pixel_pack_Pipeline_VITIS_LOOP_21_1 {AREA {DSP 0 BRAM 0 URAM 0}} pixel_pack {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.016 seconds; current allocated memory: 1.212 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pixel_pack.
INFO: [VLOG 209-307] Generating Verilog RTL for pixel_pack.
Execute         syn_report -model pixel_pack -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 226.52 MHz
Command       autosyn done; 4.726 sec.
Command     csynth_design done; 20.183 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 20.183 seconds; current allocated memory: 0.000 MB.
Execute     export_design -format ip_catalog -description Pixel Packing from 24-bit to 32-bit -display_name Pixel Pack 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -description Pixel Packing from 24-bit to 32-bit -display_name Pixel Pack 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -description=Pixel Packing from 24-bit to 32-bit -display_name=Pixel Pack -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -description {Pixel Packing from 24-bit to 32-bit} -display_name {Pixel Pack}
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.142 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=pixel_pack xml_exists=1
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pixel_pack
Execute       get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=22 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_flow_control_loop_pipe_sequential_init
pixel_pack_control_s_axi
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_regslice_both
pixel_pack_Pipeline_VITIS_LOOP_101_9
pixel_pack_Pipeline_VITIS_LOOP_84_7
pixel_pack_Pipeline_VITIS_LOOP_62_5
pixel_pack_Pipeline_VITIS_LOOP_47_4
pixel_pack_Pipeline_VITIS_LOOP_21_1
pixel_pack
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_101_9.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_84_7.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_62_5.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_47_4.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute       sc_get_clocks pixel_pack 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       get_config_rtl -deadlock_detection 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pixel_pack
Execute       get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/driver
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.dataonly.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=pixel_pack
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/VITIS_~1/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/VITIS_~1/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.142 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/Sebastian/Documents/Studium/Master/HwP/PYNQ/boards/ip/hls/pixel_pack/solution1/impl/ip/pack.bat
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s pixel_pack/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file pixel_pack/solution1/impl/export.zip
Command     export_design done; 13.536 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.536 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
