Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2_AR000036317 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb  1 23:08:07 2026
| Host         : DESKTOP-U41830S running 64-bit major release  (build 9200)
| Command      : report_methodology -file gaussian_dist_methodology_drc_routed.rpt -pb gaussian_dist_methodology_drc_routed.pb -rpx gaussian_dist_methodology_drc_routed.rpx
| Design       : gaussian_dist
| Device       : xcku5p-ffvb676-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 38
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 38         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on prng_input[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on prng_input[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on prng_input[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on prng_input[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on prng_input[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on prng_input[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on prng_input[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on prng_input[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on prng_input[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on prng_input[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on prng_input[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on prng_input[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on prng_input[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on prng_input[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on prng_input[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on prng_input[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on prng_input[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on prng_input[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on prng_input[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on prng_input[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on prng_input[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on prng_input[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on prng_input[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on prng_input[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on prng_input[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on prng_input[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on prng_input[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on prng_input[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on prng_input[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on prng_input[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on prng_input[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on prng_input[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on rstn relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on sample[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on sample[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on sample[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on sample[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on sample[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>


