
---------- Begin Simulation Statistics ----------
final_tick                                82245656500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 306128                       # Simulator instruction rate (inst/s)
host_mem_usage                                 690700                       # Number of bytes of host memory used
host_op_rate                                   306729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   326.66                       # Real time elapsed on the host
host_tick_rate                              251777138                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082246                       # Number of seconds simulated
sim_ticks                                 82245656500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.644913                       # CPI: cycles per instruction
system.cpu.discardedOps                        189426                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        31804118                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.607935                       # IPC: instructions per cycle
system.cpu.numCycles                        164491313                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132687195                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        295476                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365654                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            457                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              52947                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68661                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46145                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127723                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52947                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       476146                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 476146                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15957184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15957184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180670                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180670    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180670                       # Request fanout histogram
system.membus.reqLayer0.occupancy           603025000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          965414900                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            396785                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       695520                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          101505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286774                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286774                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396012                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047334                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049213                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     83817280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               83888064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115263                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4394304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           798822                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000668                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025846                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 798288     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    534      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             798822                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1310019000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024181994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               502781                       # number of demand (read+write) hits
system.l2.demand_hits::total                   502883                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              502781                       # number of overall hits
system.l2.overall_hits::total                  502883                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180005                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180676                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            180005                       # number of overall misses
system.l2.overall_misses::total                180676                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52649000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14700328500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14752977500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52649000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14700328500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14752977500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682786                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683559                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682786                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683559                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.263633                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264317                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.263633                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264317                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78463.487332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81666.223160                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81654.328743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78463.487332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81666.223160                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81654.328743                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68661                       # number of writebacks
system.l2.writebacks::total                     68661                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180670                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180670                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45939000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12899912000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12945851000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45939000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12899912000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12945851000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.263624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264308                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.263624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264308                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68463.487332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71666.575925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71654.679803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68463.487332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71666.575925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71654.679803                       # average overall mshr miss latency
system.l2.replacements                         115263                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       626859                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           626859                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       626859                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       626859                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            159051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                159051                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127723                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10706551000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10706551000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.445379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83826.335116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83826.335116                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9429321000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9429321000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.445379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73826.335116                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73826.335116                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52649000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52649000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78463.487332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78463.487332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45939000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45939000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68463.487332                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68463.487332                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        343730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            343730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3993777500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3993777500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.132021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76389.149229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76389.149229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3470591000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3470591000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.132006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66389.758206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66389.758206                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63242.262992                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365573                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.552990                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      70.467730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       123.075770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63048.719492                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.962047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        60116                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11105431                       # Number of tag accesses
system.l2.tags.data_accesses                 11105431                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     68661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009764755652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4102                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4102                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              445225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68661                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180670                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68661                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180670                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68661                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   4102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.037055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.225526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.006643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3808     92.83%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           38      0.93%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          255      6.22%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4102                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.724768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.697606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2604     63.48%     63.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      1.07%     64.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1433     34.93%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4102                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11562880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4394304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    140.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82165322000                       # Total gap between requests
system.mem_ctrls.avgGap                     329543.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11518400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4390720                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 522143.075117893924                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 140048733.151032716036                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 53385433.186979301274                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       179999                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        68661                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18328130                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5430583458                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4424102045474                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27314.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30170.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  64433987.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11519936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11562880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4394304                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4394304                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       179999                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         180670                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        68661                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         68661                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       522143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    140067409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        140589552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       522143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       522143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     53429010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        53429010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     53429010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       522143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    140067409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       194018562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               180646                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               68605                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         5637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         5654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         5683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         5723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         5765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         5578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         5590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         5640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         5729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         5772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         5754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         5799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         5688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         5643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2205                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         2153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         2240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         2212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         2277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         2269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         2172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         2191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         2183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         2181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         2100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         2112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         2112                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2289051756                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             601912472                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5448911588                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12671.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30163.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132148                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              52577                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.15                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.64                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        64526                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   247.219167                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   140.468688                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.346132                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        35454     54.95%     54.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9405     14.58%     69.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2281      3.54%     73.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1700      2.63%     75.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9119     14.13%     89.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1016      1.57%     91.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          398      0.62%     92.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          318      0.49%     92.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4835      7.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        64526                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11561344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4390720                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              140.570876                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               53.385433                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    51175601.567997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    90344619.691205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   249532802.937590                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  81743649.456001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7139062170.423538                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 19607406075.130054                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 13308905123.673479                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  40528170042.878815                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.769731                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  40531383486                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3697050000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38017223014                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    49444694.207998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    87288902.467205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   245961544.012789                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  80099387.424001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7139062170.423538                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 20417756111.407391                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 12749475657.004669                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  40769088466.946640                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   495.698985                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38812432090                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3697050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39736174410                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10277892                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277892                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277892                       # number of overall hits
system.cpu.icache.overall_hits::total        10277892                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55672000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55672000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55672000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55672000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278665                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278665                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72020.698577                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72020.698577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72020.698577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72020.698577                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54899000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54899000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71020.698577                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71020.698577                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71020.698577                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71020.698577                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277892                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277892                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55672000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55672000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72020.698577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72020.698577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54899000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54899000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71020.698577                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71020.698577                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.369619                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278665                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.108668                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.369619                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.694081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.694081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558103                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558103                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22784.numOps               100196356                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51335826                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51335826                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51336336                       # number of overall hits
system.cpu.dcache.overall_hits::total        51336336                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       733935                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         733935                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       741844                       # number of overall misses
system.cpu.dcache.overall_misses::total        741844                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22624271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22624271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22624271000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22624271000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069761                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069761                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52078180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52078180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014095                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014095                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014245                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014245                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30825.987315                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30825.987315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30497.343107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30497.343107                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       191585                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3353                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.138384                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       626859                       # number of writebacks
system.cpu.dcache.writebacks::total            626859                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59054                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59054                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59054                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59054                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682786                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682786                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20357848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20357848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21008129499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21008129499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012961                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30165.092809                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30165.092809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30768.248762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30768.248762                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681762                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40731912                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40731912                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7964445000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7964445000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120679                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120679                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20486.422459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20486.422459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          660                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          660                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7550020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7550020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19453.450981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19453.450981                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10603914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10603914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       345168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       345168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14659826000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14659826000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031525                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031525                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42471.567469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42471.567469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58394                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286774                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286774                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12807827500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12807827500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44661.745835                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44661.745835                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    650281499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    650281499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82262.049209                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82262.049209                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.306793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019198                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682786                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.186679                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.306793                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104839298                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104839298                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82245656500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485797                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735488                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103808                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101806                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685813                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474994                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024875                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82245656500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
