arch                  	circuit           	script_params                                             	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                	vpr_compiled       	hostname 	rundir                                                                                                                                                                                                                        	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
timing/k6_N10_40nm.xml	clock_aliases.blif	common_-sdc_file_sdc/samples/clock_aliases/clk.sdc        	0.16                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	4      	1     	-1          	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_aliases/run008/timing/k6_N10_40nm.xml/clock_aliases.blif/common_-sdc_file_sdc/samples/clock_aliases/clk.sdc        	18124      	1                 	4                  	28                 	32                   	2                 	10                  	9                     	4           	4            	16               	clb                      	auto       	0.00     	20                   	0.01      	0.00             	2.18276       	0                   	0                   	2.18276                                                      	1.6717e-05                       	1.1363e-05           	0.00176891                      	0.00120854          	8             	20               	5                                     	215576                	215576               	5503.53                          	343.971                             	0.01                     	0.00399922                               	0.0029634                    	18                         	4                                	19                         	19                                	532                        	233                      	2.20321            	2.20321                                           	0        	0        	0       	0       	6317.10                     	394.819                        	0.00                	0.000614944                         	0.00055416              
timing/k6_N10_40nm.xml	clock_aliases.blif	common_-sdc_file_sdc/samples/clock_aliases/clk_assign.sdc 	0.14                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	4      	1     	-1          	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_aliases/run008/timing/k6_N10_40nm.xml/clock_aliases.blif/common_-sdc_file_sdc/samples/clock_aliases/clk_assign.sdc 	18032      	1                 	4                  	28                 	32                   	2                 	10                  	9                     	4           	4            	16               	clb                      	auto       	0.00     	20                   	0.01      	0.00             	2.18276       	0                   	0                   	2.18276                                                      	1.6645e-05                       	1.1352e-05           	0.00176576                      	0.00121679          	8             	20               	5                                     	215576                	215576               	5503.53                          	343.971                             	0.01                     	0.00397789                               	0.00296083                   	18                         	4                                	19                         	19                                	532                        	233                      	2.20321            	2.20321                                           	0        	0        	0       	0       	6317.10                     	394.819                        	0.00                	0.00062457                          	0.000562172             
timing/k6_N10_40nm.xml	clock_aliases.blif	common_-sdc_file_sdc/samples/clock_aliases/counter_clk.sdc	0.14                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	4      	1     	-1          	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_aliases/run008/timing/k6_N10_40nm.xml/clock_aliases.blif/common_-sdc_file_sdc/samples/clock_aliases/counter_clk.sdc	18288      	1                 	4                  	28                 	32                   	2                 	10                  	9                     	4           	4            	16               	clb                      	auto       	0.00     	20                   	0.01      	0.00             	2.18276       	0                   	0                   	2.18276                                                      	1.6599e-05                       	1.1184e-05           	0.00175924                      	0.00119942          	8             	20               	5                                     	215576                	215576               	5503.53                          	343.971                             	0.01                     	0.00398773                               	0.00294998                   	18                         	4                                	19                         	19                                	532                        	233                      	2.20321            	2.20321                                           	0        	0        	0       	0       	6317.10                     	394.819                        	0.00                	0.000612632                         	0.000551937             
