
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000098                       # Number of seconds simulated
sim_ticks                                    97799000                       # Number of ticks simulated
final_tick                                   97799000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141987                       # Simulator instruction rate (inst/s)
host_op_rate                                   144351                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12236518                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668720                       # Number of bytes of host memory used
host_seconds                                     7.99                       # Real time elapsed on the host
sim_insts                                     1134809                       # Number of instructions simulated
sim_ops                                       1153707                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          61120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             134656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         5888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            92                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 92                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         397877279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         624955265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          34683381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          13088068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          35337785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          13742472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          35992188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          15051279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          33374574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          20286506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          35992188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          16360085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          34028978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          16360085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          33374574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          16360085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1376864794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    397877279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     34683381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     35337785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     35992188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     33374574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     35992188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     34028978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     33374574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        640660947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        60205115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60205115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        60205115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        397877279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        624955265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         34683381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         13088068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         35337785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         13742472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         35992188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         15051279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         33374574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         20286506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         35992188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         16360085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         34028978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         16360085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         33374574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         16360085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1437069909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2105                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         92                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       92                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 131968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  134720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      97790500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2105                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   92                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    374.498599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.345076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.383299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          132     36.97%     36.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           68     19.05%     56.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22      6.16%     62.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      6.44%     68.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      4.48%     73.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      3.92%     77.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      2.52%     79.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.96%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           66     18.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     377.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    155.514852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    564.619267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.750000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.702381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     34085250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                72747750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10310000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16530.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35280.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1349.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1377.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1704                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      55                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      44510.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2237760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1221000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13455000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 252720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              6102720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             56851515                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6347250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               86467965                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            922.866375                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     10027250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      80561500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   279720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   152625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1458600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 181440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              6102720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             32846535                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             27396000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               68417640                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            730.323731                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     46251000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      45179000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  24672                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            22173                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1236                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               21682                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  18089                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            83.428650                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    940                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 136                       # Number of system calls
system.cpu0.numCycles                          195599                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             42016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        241136                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      24672                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             19029                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       118848                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2595                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    28533                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  642                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            162165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.597533                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.832391                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  115665     71.33%     71.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    3834      2.36%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    3921      2.42%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    3205      1.98%     78.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    5535      3.41%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    2038      1.26%     82.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    5724      3.53%     86.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    6845      4.22%     90.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   15398      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              162165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.126136                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.232808                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   24674                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               103366                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    12203                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                20933                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   989                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1082                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  320                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                240791                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1194                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   989                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   31887                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   8858                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10880                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    25653                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                83898                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                237805                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   87                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 44932                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   468                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 35910                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             289642                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1173042                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          374285                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               246538                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   43104                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               153                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           152                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   102471                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               43332                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              23389                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              941                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             462                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    233915                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                306                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   206595                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2689                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          33125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       137290                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            98                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       162165                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.273980                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.943983                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              56124     34.61%     34.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               5487      3.38%     37.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             100554     62.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         162165                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               119700     57.94%     57.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27315     13.22%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               38505     18.64%     89.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              21072     10.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                206595                       # Type of FU issued
system.cpu0.iq.rate                          1.056217                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            577988                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           267349                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       205082                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                206567                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              71                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         6654                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2694                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   989                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   4511                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 1192                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             234230                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                43332                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               23389                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               142                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1158                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            31                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           416                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          548                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 964                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               205935                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                38116                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              660                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            9                       # number of nop insts executed
system.cpu0.iew.exec_refs                       59049                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   17839                       # Number of branches executed
system.cpu0.iew.exec_stores                     20933                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.052843                       # Inst execution rate
system.cpu0.iew.wb_sent                        205313                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       205110                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   160871                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   320874                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.048625                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.501353                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          33137                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            208                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              928                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       157370                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.277855                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.006361                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        79614     50.59%     50.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        27203     17.29%     67.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        32030     20.35%     88.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         5289      3.36%     91.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          561      0.36%     91.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          959      0.61%     92.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         3331      2.12%     94.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          123      0.08%     94.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         8260      5.25%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       157370                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              187165                       # Number of instructions committed
system.cpu0.commit.committedOps                201096                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         57373                       # Number of memory references committed
system.cpu0.commit.loads                        36678                       # Number of loads committed
system.cpu0.commit.membars                        119                       # Number of memory barriers committed
system.cpu0.commit.branches                     17130                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   184529                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 323                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          116490     57.93%     57.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27230     13.54%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          36678     18.24%     89.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         20695     10.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           201096                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 8260                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      382913                       # The number of ROB reads
system.cpu0.rob.rob_writes                     473276                       # The number of ROB writes
system.cpu0.timesIdled                            403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          33434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     187165                       # Number of Instructions Simulated
system.cpu0.committedOps                       201096                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.045062                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.045062                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.956881                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.956881                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  319088                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 159208                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   730252                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   91946                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  60331                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              147                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          533.487220                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              46788                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              791                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            59.150442                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   533.487220                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.520984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.520984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          644                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          615                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           117864                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          117864                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        37485                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          37485                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         9194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9194                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        46679                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46679                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        46682                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46682                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          313                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          313                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        11349                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        11349                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        11662                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11662                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        11662                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11662                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     18411771                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     18411771                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    585459463                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    585459463                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       127250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       127250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        25999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        25999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    603871234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    603871234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    603871234                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    603871234                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        37798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        37798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        20543                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        20543                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        58341                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        58341                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        58344                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        58344                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.008281                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008281                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.552451                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.552451                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.199894                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.199894                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.199883                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.199883                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 58823.549521                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58823.549521                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 51586.876641                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51586.876641                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 42416.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42416.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12999.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12999.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 51781.103927                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51781.103927                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 51781.103927                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51781.103927                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1010                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           92                       # number of writebacks
system.cpu0.dcache.writebacks::total               92                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          129                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        10564                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        10564                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        10693                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10693                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        10693                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10693                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          184                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          184                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          785                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          785                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          969                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          969                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          969                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          969                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     11177498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11177498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     41906007                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     41906007                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       117250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       117250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        18501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        18501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     53083505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     53083505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     53083505                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     53083505                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.004868                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004868                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038213                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038213                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016609                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016609                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.016608                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016608                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 60747.271739                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 60747.271739                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 53383.448408                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53383.448408                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 39083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  9250.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9250.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 54781.738906                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54781.738906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 54781.738906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54781.738906                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              229                       # number of replacements
system.cpu0.icache.tags.tagsinuse          301.196051                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              27749                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              608                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            45.639803                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   301.196051                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.588274                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.588274                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            57674                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           57674                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        27749                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          27749                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        27749                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           27749                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        27749                       # number of overall hits
system.cpu0.icache.overall_hits::total          27749                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          784                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          784                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          784                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           784                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          784                       # number of overall misses
system.cpu0.icache.overall_misses::total          784                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44173500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44173500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44173500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44173500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44173500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44173500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        28533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        28533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        28533                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        28533                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        28533                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        28533                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.027477                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.027477                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.027477                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.027477                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.027477                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.027477                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56343.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56343.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56343.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56343.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56343.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56343.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          191                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          175                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          175                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          175                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          609                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          609                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          609                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          609                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          609                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          609                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     34025000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34025000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     34025000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34025000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     34025000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34025000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.021344                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.021344                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.021344                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.021344                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.021344                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.021344                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55870.279146                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55870.279146                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55870.279146                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55870.279146                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55870.279146                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55870.279146                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  14846                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            14416                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              328                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               12841                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  12127                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.439685                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    149                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           81696                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             21652                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        165463                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      14846                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             12276                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        55754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    711                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    19878                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   74                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             77783                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.150174                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.113028                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   47944     61.64%     61.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    2979      3.83%     65.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1761      2.26%     67.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    2848      3.66%     71.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1979      2.54%     73.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    2155      2.77%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2042      2.63%     79.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7341      9.44%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    8734     11.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               77783                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.181722                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.025350                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    8724                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                48540                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     3587                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                16604                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   328                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 205                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                157587                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   328                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   13712                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   5764                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1550                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    15124                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                41305                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                156403                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 39267                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   310                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands             214791                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               769689                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          252785                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               193624                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   21164                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                49                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            47                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    78595                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               39014                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1427                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              614                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              86                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    154960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 71                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   143351                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1058                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          14665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        67135                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        77783                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.842961                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.521463                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               5427      6.98%      6.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               1361      1.75%      8.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              70995     91.27%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          77783                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                80936     56.46%     56.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               24004     16.74%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               37328     26.04%     99.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1083      0.76%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                143351                       # Type of FU issued
system.cpu1.iq.rate                          1.754688                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            365541                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           169704                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       141361                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                143351                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         3731                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          385                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1391                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   328                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   1792                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    9                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             155034                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               14                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                39014                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1427                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           233                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 309                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               143077                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                37090                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              272                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       38163                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   12484                       # Number of branches executed
system.cpu1.iew.exec_stores                      1073                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.751334                       # Inst execution rate
system.cpu1.iew.wb_sent                        141398                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       141361                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   126633                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   214483                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.730330                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.590410                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          14601                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              301                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        75745                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.853139                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.382922                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        23295     30.75%     30.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        24192     31.94%     62.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        13081     17.27%     79.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         5001      6.60%     86.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          272      0.36%     86.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1676      2.21%     89.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           46      0.06%     89.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          191      0.25%     89.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         7991     10.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        75745                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              139522                       # Number of instructions committed
system.cpu1.commit.committedOps                140366                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         36325                       # Number of memory references committed
system.cpu1.commit.loads                        35283                       # Number of loads committed
system.cpu1.commit.membars                         29                       # Number of memory barriers committed
system.cpu1.commit.branches                     12390                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   128089                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  71                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           80038     57.02%     57.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          24003     17.10%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          35283     25.14%     99.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1042      0.74%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           140366                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 7991                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      222474                       # The number of ROB reads
system.cpu1.rob.rob_writes                     312041                       # The number of ROB writes
system.cpu1.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      113902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     139522                       # Number of Instructions Simulated
system.cpu1.committedOps                       140366                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.585542                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.585542                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.707819                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.707819                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  230745                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 121865                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   535464                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   73101                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  37807                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    24                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           93.778219                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              35993                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              276                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           130.409420                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    93.778219                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.091580                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.091580                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            73730                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           73730                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        35028                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          35028                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          963                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           963                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data        35991                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35991                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        35993                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35993                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          644                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          644                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           71                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            6                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          715                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           715                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          716                       # number of overall misses
system.cpu1.dcache.overall_misses::total          716                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     14536285                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14536285                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2368740                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2368740                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       102500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       102500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     16905025                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     16905025                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     16905025                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     16905025                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        35672                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        35672                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1034                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1034                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        36706                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        36706                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        36709                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        36709                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.018053                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018053                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.068665                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.068665                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.019479                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019479                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.019505                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019505                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 22571.871118                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22571.871118                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33362.535211                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33362.535211                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 17083.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17083.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 23643.391608                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23643.391608                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 23610.370112                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23610.370112                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1550                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              187                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     8.288770                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          389                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          389                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          427                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          427                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          255                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           33                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          289                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      5679347                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      5679347                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       724005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       724005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        63750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        63750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        83500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        83500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      6403352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      6403352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      6467102                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      6467102                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007148                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007148                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.031915                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031915                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.007846                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007846                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.007873                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007873                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 22271.949020                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22271.949020                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 21939.545455                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21939.545455                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        63750                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        63750                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13916.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13916.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22233.861111                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22233.861111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22377.515571                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22377.515571                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           18.965092                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              19796                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           373.509434                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    18.965092                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.037041                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.037041                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            39809                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           39809                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        19796                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          19796                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        19796                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           19796                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        19796                       # number of overall hits
system.cpu1.icache.overall_hits::total          19796                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           82                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           82                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            82                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           82                       # number of overall misses
system.cpu1.icache.overall_misses::total           82                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      6126750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6126750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      6126750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6126750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      6126750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6126750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        19878                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        19878                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        19878                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        19878                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        19878                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        19878                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004125                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004125                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004125                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004125                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004125                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004125                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 74716.463415                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74716.463415                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 74716.463415                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74716.463415                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 74716.463415                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74716.463415                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    68.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           29                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           29                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           29                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4360000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4360000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4360000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4360000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4360000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4360000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.002666                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002666                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.002666                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002666                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.002666                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002666                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 82264.150943                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82264.150943                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 82264.150943                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82264.150943                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 82264.150943                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82264.150943                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  14307                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            13920                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              325                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               12384                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  11852                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.704134                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    146                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           81198                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             21466                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        163202                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      14307                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             11998                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        55200                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    701                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    19819                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   73                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             77038                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.140048                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.102253                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   47460     61.61%     61.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    3044      3.95%     65.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1751      2.27%     67.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    2827      3.67%     71.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    1979      2.57%     74.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    2147      2.79%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2033      2.64%     79.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    7387      9.59%     89.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    8410     10.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               77038                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.176199                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.009926                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    8600                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                48209                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     3519                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                16388                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   322                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 188                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                155415                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   322                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   13515                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   5929                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1528                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    14921                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                40823                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                154307                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 38788                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   368                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands             211124                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               759529                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          249984                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               190445                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   20676                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            44                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    77648                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               38732                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1380                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              557                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              71                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    152933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 62                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   141687                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1032                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          14445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        66400                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            16                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        77038                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.839183                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.526572                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               5482      7.12%      7.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               1425      1.85%      8.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              70131     91.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          77038                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                79373     56.02%     56.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               24004     16.94%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               37277     26.31%     99.27% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1033      0.73%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                141687                       # Type of FU issued
system.cpu2.iq.rate                          1.744957                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            361442                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           167452                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       139489                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                141687                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         3710                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          393                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1604                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   322                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   1892                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                   26                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             152998                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                9                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                38732                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1380                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    10                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    5                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           231                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 307                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               141411                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                37037                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              274                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                       38060                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   12052                       # Number of branches executed
system.cpu2.iew.exec_stores                      1023                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.741558                       # Inst execution rate
system.cpu2.iew.wb_sent                        139524                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       139489                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   125223                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   211501                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.717887                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.592068                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          14381                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              297                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        75024                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.846742                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.389066                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        23411     31.20%     31.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        23733     31.63%     62.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        12979     17.30%     80.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         4882      6.51%     86.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          225      0.30%     86.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1594      2.12%     89.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           44      0.06%     89.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          169      0.23%     89.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         7987     10.65%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        75024                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              137793                       # Number of instructions committed
system.cpu2.commit.committedOps                138550                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         36009                       # Number of memory references committed
system.cpu2.commit.loads                        35022                       # Number of loads committed
system.cpu2.commit.membars                         26                       # Number of memory barriers committed
system.cpu2.commit.branches                     11967                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   126681                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  62                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           78538     56.69%     56.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          24003     17.32%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          35022     25.28%     99.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           987      0.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           138550                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 7987                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      219760                       # The number of ROB reads
system.cpu2.rob.rob_writes                     307945                       # The number of ROB writes
system.cpu2.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      114400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     137793                       # Number of Instructions Simulated
system.cpu2.committedOps                       138550                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.589275                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.589275                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.697000                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.697000                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  228496                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 121078                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   529677                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   70574                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  37486                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           93.738301                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              35669                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           128.768953                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    93.738301                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.091541                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.091541                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.270508                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            73086                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           73086                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        34756                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          34756                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          909                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           909                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data        35665                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           35665                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        35667                       # number of overall hits
system.cpu2.dcache.overall_hits::total          35667                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          650                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          650                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           71                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          721                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           721                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          722                       # number of overall misses
system.cpu2.dcache.overall_misses::total          722                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     15990015                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     15990015                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      2203490                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2203490                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        52000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        52000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     18193505                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     18193505                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     18193505                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     18193505                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        35406                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        35406                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          980                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          980                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        36386                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        36386                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        36389                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        36389                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.018358                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018358                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.072449                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.072449                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.019815                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019815                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.019841                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019841                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 24600.023077                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24600.023077                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 31035.070423                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31035.070423                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        13000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 25233.710125                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25233.710125                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 25198.760388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25198.760388                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1795                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              182                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     9.862637                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          395                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          395                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           38                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          433                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          433                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          433                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          433                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          255                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           33                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          289                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      6318614                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      6318614                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       664755                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       664755                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        51250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        51250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        40000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        40000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      6983369                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      6983369                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      7034619                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      7034619                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.007202                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007202                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.033673                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033673                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.007915                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007915                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.007942                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007942                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 24778.878431                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24778.878431                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 20144.090909                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20144.090909                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data        51250                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        51250                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data        10000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 24247.809028                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24247.809028                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 24341.242215                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24341.242215                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           19.188632                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              19733                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           365.425926                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    19.188632                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.037478                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.037478                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            39692                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           39692                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        19733                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          19733                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        19733                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           19733                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        19733                       # number of overall hits
system.cpu2.icache.overall_hits::total          19733                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           86                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           86                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           86                       # number of overall misses
system.cpu2.icache.overall_misses::total           86                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      6800750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6800750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      6800750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6800750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      6800750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6800750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        19819                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        19819                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        19819                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        19819                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        19819                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        19819                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.004339                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004339                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.004339                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004339                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.004339                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004339                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 79078.488372                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 79078.488372                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 79078.488372                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 79078.488372                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 79078.488372                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 79078.488372                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          159                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           32                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           32                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4680500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4680500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4680500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4680500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4680500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4680500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.002725                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002725                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.002725                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002725                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.002725                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002725                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 86675.925926                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 86675.925926                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 86675.925926                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 86675.925926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 86675.925926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 86675.925926                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  13591                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            13210                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              335                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               11866                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  11438                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.393056                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    131                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           80606                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             21473                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        160744                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      13591                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             11569                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        54463                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    715                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    19782                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   75                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             76315                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.127144                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.098143                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   47205     61.86%     61.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    3052      4.00%     65.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1641      2.15%     68.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    2740      3.59%     71.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    2053      2.69%     74.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    1972      2.58%     76.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    2144      2.81%     79.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    7221      9.46%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    8287     10.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               76315                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.168610                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.994194                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    8485                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                47846                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     3542                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                16113                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   329                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 183                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                153227                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  105                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   329                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   13358                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   6338                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1508                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    14672                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                40110                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                152053                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 38059                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   384                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands             206528                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               748556                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          246961                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               185335                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   21189                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    76949                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               38505                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1401                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              592                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              76                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    150542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 59                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   139239                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1113                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          14851                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        68265                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        76315                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.824530                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.548262                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               5949      7.80%      7.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               1493      1.96%      9.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              68873     90.25%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          76315                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                76982     55.29%     55.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               24004     17.24%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.53% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               37246     26.75%     99.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1007      0.72%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                139239                       # Type of FU issued
system.cpu3.iq.rate                          1.727402                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            355904                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           165460                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       136715                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                139239                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         3854                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          447                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1934                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   329                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   2288                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                   46                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             150604                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               14                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                38505                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1401                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    20                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    9                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           227                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 314                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               138970                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                37019                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              267                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                       38015                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   11379                       # Number of branches executed
system.cpu3.iew.exec_stores                       996                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.724065                       # Inst execution rate
system.cpu3.iew.wb_sent                        136747                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       136715                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   123114                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   207165                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.696090                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.594280                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          14788                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              307                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        74248                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.828332                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.393254                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        23805     32.06%     32.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        23099     31.11%     63.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        12883     17.35%     80.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         4717      6.35%     86.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          256      0.34%     87.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1309      1.76%     88.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           51      0.07%     89.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          165      0.22%     89.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         7963     10.72%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        74248                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              135051                       # Number of instructions committed
system.cpu3.commit.committedOps                135750                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         35605                       # Number of memory references committed
system.cpu3.commit.loads                        34651                       # Number of loads committed
system.cpu3.commit.membars                         24                       # Number of memory barriers committed
system.cpu3.commit.branches                     11287                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   124551                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  56                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           76142     56.09%     56.09% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          24003     17.68%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          34651     25.53%     99.30% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           954      0.70%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           135750                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 7963                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      216641                       # The number of ROB reads
system.cpu3.rob.rob_writes                     303212                       # The number of ROB writes
system.cpu3.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      114992                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     135051                       # Number of Instructions Simulated
system.cpu3.committedOps                       135750                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.596856                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.596856                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.675446                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.675446                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  225115                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 119990                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   521304                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   66589                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  37111                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           93.708571                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              35279                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           126.902878                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    93.708571                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.091512                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.091512                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.271484                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            72330                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           72330                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        34406                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          34406                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          873                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           873                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data        35279                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           35279                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        35279                       # number of overall hits
system.cpu3.dcache.overall_hits::total          35279                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          653                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          653                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           71                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            7                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          724                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           724                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          727                       # number of overall misses
system.cpu3.dcache.overall_misses::total          727                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     19581120                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     19581120                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2506988                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2506988                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        90998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        90998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        38500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        36000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        36000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     22088108                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     22088108                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     22088108                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     22088108                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        35059                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        35059                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          944                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          944                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        36003                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        36003                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        36006                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        36006                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.018626                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018626                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.075212                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075212                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.020109                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.020109                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.020191                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020191                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 29986.401225                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29986.401225                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 35309.690141                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 35309.690141                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 12999.714286                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12999.714286                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         9625                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         9625                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 30508.436464                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30508.436464                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 30382.541953                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30382.541953                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2225                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          131                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              190                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    11.710526                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          131                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          398                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          398                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           38                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          436                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          436                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          436                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          436                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          255                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           33                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            7                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          288                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          289                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      7097668                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      7097668                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       785256                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       785256                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        91750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        91750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        69002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        69002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      7882924                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      7882924                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      7974674                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      7974674                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.007273                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007273                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.034958                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.034958                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.007999                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007999                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.008026                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.008026                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 27833.992157                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27833.992157                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 23795.636364                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23795.636364                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data        91750                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        91750                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  9857.428571                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9857.428571                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         7375                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         7375                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 27371.263889                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27371.263889                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 27594.027682                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27594.027682                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           18.404925                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              19696                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           358.109091                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    18.404925                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.035947                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.035947                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            39619                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           39619                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        19696                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          19696                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        19696                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           19696                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        19696                       # number of overall hits
system.cpu3.icache.overall_hits::total          19696                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           86                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           86                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           86                       # number of overall misses
system.cpu3.icache.overall_misses::total           86                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      6745750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6745750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      6745750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6745750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      6745750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6745750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        19782                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        19782                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        19782                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        19782                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        19782                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        19782                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.004347                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004347                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.004347                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004347                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.004347                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004347                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 78438.953488                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 78438.953488                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 78438.953488                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 78438.953488                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 78438.953488                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 78438.953488                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          122                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           31                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           31                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           31                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      4780750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4780750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      4780750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4780750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      4780750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4780750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.002780                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002780                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.002780                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002780                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.002780                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002780                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 86922.727273                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 86922.727273                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 86922.727273                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 86922.727273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 86922.727273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 86922.727273                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                  13288                       # Number of BP lookups
system.cpu4.branchPred.condPredicted            13030                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              318                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups               11689                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                  11320                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            96.843186                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    115                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           80097                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles             21189                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                        159509                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                      13288                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches             11435                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        54018                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    677                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                    19556                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             75553                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.126719                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.116794                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                   47256     62.55%     62.55% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                    2658      3.52%     66.06% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                    1511      2.00%     68.06% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                    2610      3.45%     71.52% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                    2164      2.86%     74.38% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                    1725      2.28%     76.67% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                    2306      3.05%     79.72% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                    6531      8.64%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    8792     11.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               75553                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.165899                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.991448                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    8354                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                47377                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     3347                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                16164                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   311                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 112                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                151878                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   311                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                   13303                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                   5713                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1659                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                    14404                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                40163                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                150789                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                   10                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                 38133                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                   382                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands             205087                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               742637                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups          245498                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps               184765                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                   20311                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                29                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            29                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                    77688                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads               38342                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               1183                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              571                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                    149429                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 55                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                   138678                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued             1049                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined          14047                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        65773                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        75553                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.835506                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.532058                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               5502      7.28%      7.28% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1               1424      1.88%      9.17% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2              68627     90.83%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          75553                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                76533     55.19%     55.19% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               24004     17.31%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.50% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead               37180     26.81%     99.31% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                961      0.69%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                138678                       # Type of FU issued
system.cpu4.iq.rate                          1.731376                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads            353956                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes           163538                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses       136154                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                138678                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              13                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         3738                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          232                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked         1987                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   311                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                   1927                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                   33                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts             149487                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               26                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                38342                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                1183                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect           224                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 298                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts               138431                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                36961                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              245                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                       37919                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                   11273                       # Number of branches executed
system.cpu4.iew.exec_stores                       958                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.728292                       # Inst execution rate
system.cpu4.iew.wb_sent                        136183                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                       136154                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                   122795                       # num instructions producing a value
system.cpu4.iew.wb_consumers                   206571                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.699864                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.594445                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts          13985                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              291                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        73601                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.840152                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.397186                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0        23330     31.70%     31.70% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1        22954     31.19%     62.89% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2        12847     17.45%     80.34% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         4782      6.50%     86.84% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          231      0.31%     87.15% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         1300      1.77%     88.92% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6           49      0.07%     88.98% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          139      0.19%     89.17% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8         7969     10.83%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        73601                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts              134747                       # Number of instructions committed
system.cpu4.commit.committedOps                135437                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                         35555                       # Number of memory references committed
system.cpu4.commit.loads                        34604                       # Number of loads committed
system.cpu4.commit.membars                         23                       # Number of memory barriers committed
system.cpu4.commit.branches                     11211                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                   124313                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  55                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           75879     56.03%     56.03% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          24003     17.72%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.75% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead          34604     25.55%     99.30% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           951      0.70%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total           135437                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                 7969                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                      214872                       # The number of ROB reads
system.cpu4.rob.rob_writes                     300861                       # The number of ROB writes
system.cpu4.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      115501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                     134747                       # Number of Instructions Simulated
system.cpu4.committedOps                       135437                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.594425                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.594425                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.682298                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.682298                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                  224471                       # number of integer regfile reads
system.cpu4.int_regfile_writes                 119633                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                   519438                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   66121                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                  36973                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    37                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                1                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           92.823631                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              35169                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           126.507194                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    92.823631                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.090648                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.090648                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.270508                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            72096                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           72096                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data        34295                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          34295                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          868                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           868                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data        35163                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           35163                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data        35163                       # number of overall hits
system.cpu4.dcache.overall_hits::total          35163                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          647                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          647                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           71                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            3                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            8                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            5                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          718                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           718                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          721                       # number of overall misses
system.cpu4.dcache.overall_misses::total          721                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     16957414                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     16957414                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      3370480                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3370480                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data       119999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total       119999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        37499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data     20327894                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     20327894                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data     20327894                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     20327894                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data        34942                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        34942                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          939                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          939                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data        35881                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        35881                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data        35884                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        35884                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.018516                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.018516                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.075612                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.075612                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data            1                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.020011                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.020011                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.020093                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.020093                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 26209.295209                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 26209.295209                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 47471.549296                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 47471.549296                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 14999.875000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 14999.875000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  7499.800000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  7499.800000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 28311.830084                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 28311.830084                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 28194.027739                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 28194.027739                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         2218                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              186                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    11.924731                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           61                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data          392                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          392                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           38                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data          430                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          430                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data          430                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          430                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data          255                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           33                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            5                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data          288                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data          289                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      7032658                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      7032658                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data      1224760                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1224760                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data       130500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       130500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        95001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        95001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      8257418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      8257418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      8387918                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      8387918                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.007298                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.007298                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.035144                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.035144                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.008027                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.008027                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.008054                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.008054                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 27579.050980                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 27579.050980                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 37113.939394                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 37113.939394                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data       130500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total       130500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 11875.125000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11875.125000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 28671.590278                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 28671.590278                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 29023.937716                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 29023.937716                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           17.438934                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              19477                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           381.901961                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    17.438934                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.034060                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.034060                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses            39163                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses           39163                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst        19477                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          19477                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst        19477                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           19477                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst        19477                       # number of overall hits
system.cpu4.icache.overall_hits::total          19477                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           79                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           79                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           79                       # number of overall misses
system.cpu4.icache.overall_misses::total           79                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      6448500                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6448500                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      6448500                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6448500                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      6448500                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6448500                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst        19556                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        19556                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst        19556                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        19556                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst        19556                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        19556                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.004040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.004040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.004040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 81626.582278                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 81626.582278                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 81626.582278                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 81626.582278                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 81626.582278                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 81626.582278                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           97                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           28                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           28                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           28                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           51                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           51                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           51                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4552250                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4552250                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4552250                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4552250                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4552250                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4552250                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.002608                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.002608                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 89259.803922                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 89259.803922                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 89259.803922                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 89259.803922                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 89259.803922                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 89259.803922                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                  13240                       # Number of BP lookups
system.cpu5.branchPred.condPredicted            12936                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              330                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups               11562                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                  11305                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            97.777201                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    110                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           79686                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles             22002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                        159763                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                      13240                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches             11415                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                        53095                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    699                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                    19805                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   81                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             75454                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.134890                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.088688                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                   46337     61.41%     61.41% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                    3033      4.02%     65.43% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                    1793      2.38%     67.81% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                    2807      3.72%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                    1968      2.61%     74.14% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                    2196      2.91%     77.05% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                    1938      2.57%     79.61% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                    7490      9.93%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    7892     10.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               75454                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.166152                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       2.004907                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    8371                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                47396                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     3470                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                15896                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   321                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 137                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                151538                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  102                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   321                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                   13086                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                   6177                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1628                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                    14596                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                39646                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                150523                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                   16                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                 37626                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                   364                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.RenamedOperands             204058                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               741401                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups          245119                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps               183254                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                   20802                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                28                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            27                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                    75116                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads               38301                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               1274                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              588                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                    149000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 56                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                   138096                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued             1030                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined          14472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        66548                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            16                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        75454                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.830201                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.538924                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               5639      7.47%      7.47% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1               1534      2.03%      9.51% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2              68281     90.49%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          75454                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                76035     55.06%     55.06% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               24004     17.38%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.44% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead               37101     26.87%     99.31% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                956      0.69%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                138096                       # Type of FU issued
system.cpu5.iq.rate                          1.733002                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads            352676                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes           163536                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses       135549                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                138096                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              14                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         3818                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          344                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked         1988                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   321                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                   1908                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                   25                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts             149059                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                9                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                38301                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                1274                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                    12                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    3                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect           227                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 311                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts               137837                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                36878                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              259                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                       37825                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                   11093                       # Number of branches executed
system.cpu5.iew.exec_stores                       947                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.729752                       # Inst execution rate
system.cpu5.iew.wb_sent                        135581                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                       135549                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                   122200                       # num instructions producing a value
system.cpu5.iew.wb_consumers                   205235                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.701039                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.595415                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts          14474                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              302                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        73437                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.832646                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.399126                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0        23506     32.01%     32.01% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1        22857     31.12%     63.13% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2        12826     17.47%     80.60% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         4553      6.20%     86.80% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          235      0.32%     87.12% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         1327      1.81%     88.93% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6           44      0.06%     88.99% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          135      0.18%     89.17% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8         7954     10.83%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        73437                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts              133926                       # Number of instructions committed
system.cpu5.commit.committedOps                134584                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                         35413                       # Number of memory references committed
system.cpu5.commit.loads                        34483                       # Number of loads committed
system.cpu5.commit.membars                         22                       # Number of memory barriers committed
system.cpu5.commit.branches                     11010                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                   123655                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  52                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           75168     55.85%     55.85% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          24003     17.83%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.69% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead          34483     25.62%     99.31% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           930      0.69%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total           134584                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                 7954                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                      214385                       # The number of ROB reads
system.cpu5.rob.rob_writes                     300134                       # The number of ROB writes
system.cpu5.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      115912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                     133926                       # Number of Instructions Simulated
system.cpu5.committedOps                       134584                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.595000                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.595000                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.680672                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.680672                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                  223718                       # number of integer regfile reads
system.cpu5.int_regfile_writes                 119488                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                   517380                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   65062                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                  36861                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           92.417780                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              35068                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           126.599278                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    92.417780                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.090252                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.090252                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.270508                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            71885                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           71885                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        34216                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          34216                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          850                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           850                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            2                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data        35066                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35066                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data        35068                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35068                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          645                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          645                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           71                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            5                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            4                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          716                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           716                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          717                       # number of overall misses
system.cpu5.dcache.overall_misses::total          717                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     16534811                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     16534811                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      2752486                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2752486                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        68997                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        68997                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        37499                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data        44000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total        44000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data     19287297                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     19287297                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data     19287297                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     19287297                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data        34861                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        34861                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          921                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          921                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data        35782                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        35782                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data        35785                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        35785                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.018502                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.018502                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.077090                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.077090                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.020010                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.020010                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.020036                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.020036                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 25635.365891                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 25635.365891                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 38767.408451                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 38767.408451                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 13799.400000                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 13799.400000                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  9374.750000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  9374.750000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 26937.565642                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 26937.565642                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 26899.995816                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 26899.995816                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         2237                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              187                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    11.962567                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data          391                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          391                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           38                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data          429                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          429                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data          429                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          429                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data          254                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           33                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data          287                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          287                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data          288                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      7190685                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      7190685                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       902257                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       902257                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data       151750                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       151750                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        52503                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        52503                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      8092942                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      8092942                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      8244692                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      8244692                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.007286                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.007286                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.035831                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.035831                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.008021                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.008021                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.008048                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.008048                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 28309.783465                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 28309.783465                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 27341.121212                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 27341.121212                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data       151750                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total       151750                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 10500.600000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10500.600000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 28198.404181                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 28198.404181                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 28627.402778                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 28627.402778                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           17.125804                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              19718                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           358.509091                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    17.125804                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.033449                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.033449                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            39665                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           39665                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst        19718                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          19718                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst        19718                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           19718                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst        19718                       # number of overall hits
system.cpu5.icache.overall_hits::total          19718                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           87                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           87                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           87                       # number of overall misses
system.cpu5.icache.overall_misses::total           87                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      6443500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6443500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      6443500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6443500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      6443500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6443500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst        19805                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        19805                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst        19805                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        19805                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst        19805                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        19805                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.004393                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004393                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.004393                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004393                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.004393                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004393                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 74063.218391                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 74063.218391                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 74063.218391                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 74063.218391                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 74063.218391                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 74063.218391                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           32                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           32                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           32                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4644000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4644000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4644000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4644000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4644000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4644000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.002777                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.002777                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.002777                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.002777                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.002777                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.002777                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 84436.363636                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 84436.363636                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 84436.363636                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 84436.363636                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 84436.363636                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 84436.363636                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                  13029                       # Number of BP lookups
system.cpu6.branchPred.condPredicted            12703                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              325                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups               11410                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                  11209                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            98.238387                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    128                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           79096                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles             21608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                        158362                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                      13029                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches             11337                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                        53002                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    691                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                    19769                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   76                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             74983                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.130043                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.086600                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                   46138     61.53%     61.53% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                    2946      3.93%     65.46% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                    1800      2.40%     67.86% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                    2801      3.74%     71.60% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                    1943      2.59%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                    2181      2.91%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                    1988      2.65%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                    7325      9.77%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    7861     10.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               74983                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.164724                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       2.002149                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    8370                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                47044                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     3407                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                15845                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   317                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 157                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                150454                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  102                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   317                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                   13070                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                   6114                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1667                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                    14486                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                39329                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                149474                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    8                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                 37368                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                   284                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.RenamedOperands             202421                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               736247                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups          243561                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps               182098                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                   20312                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                31                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            30                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                    74682                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads               38193                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores               1221                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              553                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              55                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                    148049                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 60                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                   137301                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued             1000                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined          14158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        65454                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        74983                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.831095                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.538059                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               5591      7.46%      7.46% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1               1483      1.98%      9.43% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2              67909     90.57%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          74983                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                75402     54.92%     54.92% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               24004     17.48%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.40% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead               36962     26.92%     99.32% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                933      0.68%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                137301                       # Type of FU issued
system.cpu6.iq.rate                          1.735878                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads            350583                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes           162275                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses       134819                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                137301                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         3790                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          302                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         1936                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   317                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                   1895                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                   43                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts             148112                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               10                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                38193                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                1221                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                    15                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                   16                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect           225                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 304                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts               137057                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                36740                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              242                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                       37666                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                   10918                       # Number of branches executed
system.cpu6.iew.exec_stores                       926                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.732793                       # Inst execution rate
system.cpu6.iew.wb_sent                        134856                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                       134819                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                   121702                       # num instructions producing a value
system.cpu6.iew.wb_consumers                   204220                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.704498                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.595936                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts          14096                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              297                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        73003                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.834870                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.402216                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0        23352     31.99%     31.99% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1        22713     31.11%     63.10% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2        12771     17.49%     80.59% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         4529      6.20%     86.80% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          245      0.34%     87.13% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         1260      1.73%     88.86% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           43      0.06%     88.92% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7          149      0.20%     89.12% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8         7941     10.88%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        73003                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts              133310                       # Number of instructions committed
system.cpu6.commit.committedOps                133951                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                         35322                       # Number of memory references committed
system.cpu6.commit.loads                        34403                       # Number of loads committed
system.cpu6.commit.membars                         22                       # Number of memory barriers committed
system.cpu6.commit.branches                     10857                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                   123172                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  50                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           74626     55.71%     55.71% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          24003     17.92%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.63% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead          34403     25.68%     99.31% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           919      0.69%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total           133951                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                 7941                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                      212953                       # The number of ROB reads
system.cpu6.rob.rob_writes                     298140                       # The number of ROB writes
system.cpu6.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      116502                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                     133310                       # Number of Instructions Simulated
system.cpu6.committedOps                       133951                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.593324                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.593324                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.685420                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.685420                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                  222698                       # number of integer regfile reads
system.cpu6.int_regfile_writes                 119182                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                   514785                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   64090                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                  36744                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse           91.701809                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              34963                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              276                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           126.677536                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data    91.701809                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.089553                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.089553                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            71691                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           71691                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data        34127                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          34127                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          834                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           834                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data        34961                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           34961                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data        34963                       # number of overall hits
system.cpu6.dcache.overall_hits::total          34963                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          646                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          646                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           74                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            9                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            4                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          720                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           720                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          721                       # number of overall misses
system.cpu6.dcache.overall_misses::total          721                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     16397086                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     16397086                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      3109236                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3109236                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data       129998                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total       129998                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        38500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data     19506322                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     19506322                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data     19506322                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     19506322                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data        34773                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        34773                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          908                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          908                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data        35681                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        35681                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data        35684                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        35684                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.018578                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.018578                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.081498                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.081498                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.020179                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.020179                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.020205                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.020205                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 25382.486068                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 25382.486068                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 42016.702703                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 42016.702703                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 14444.222222                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 14444.222222                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         9625                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         9625                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 27092.113889                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 27092.113889                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 27054.538141                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 27054.538141                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         2185                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              187                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    11.684492                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data          392                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          392                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           41                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           41                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data          433                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          433                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data          433                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          433                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data          254                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           33                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            9                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data          287                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          287                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data          288                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      6897438                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      6897438                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data      1039257                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1039257                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data       100250                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       100250                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data       100002                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total       100002                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      7936695                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      7936695                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      8036945                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      8036945                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.007305                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.007305                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.036344                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.036344                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.008043                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.008043                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.008071                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.008071                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 27155.267717                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 27155.267717                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 31492.636364                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 31492.636364                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data       100250                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total       100250                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 11111.333333                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11111.333333                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         7375                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         7375                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 27653.989547                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 27653.989547                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 27906.059028                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 27906.059028                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           16.970859                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              19686                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           378.576923                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    16.970859                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.033146                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.033146                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            39590                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           39590                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst        19686                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          19686                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst        19686                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           19686                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst        19686                       # number of overall hits
system.cpu6.icache.overall_hits::total          19686                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           83                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           83                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           83                       # number of overall misses
system.cpu6.icache.overall_misses::total           83                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      5915749                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5915749                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      5915749                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5915749                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      5915749                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5915749                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst        19769                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        19769                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst        19769                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        19769                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst        19769                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        19769                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.004198                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.004198                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.004198                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.004198                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.004198                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.004198                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 71274.084337                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 71274.084337                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 71274.084337                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 71274.084337                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 71274.084337                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 71274.084337                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           31                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           31                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           31                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           52                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           52                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           52                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4110749                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4110749                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4110749                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4110749                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4110749                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4110749                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.002630                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.002630                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.002630                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.002630                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.002630                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.002630                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 79052.865385                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 79052.865385                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 79052.865385                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 79052.865385                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 79052.865385                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 79052.865385                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                  12925                       # Number of BP lookups
system.cpu7.branchPred.condPredicted            12609                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              310                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups               12718                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                  11116                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            87.403680                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    133                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           78431                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles             21469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                        157763                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                      12925                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches             11249                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                        52595                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    667                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                    19659                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   66                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             74405                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.138163                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.102512                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                   45944     61.75%     61.75% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                    2844      3.82%     65.57% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                    1685      2.26%     67.84% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                    2685      3.61%     71.44% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                    2015      2.71%     74.15% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                    1936      2.60%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                    2157      2.90%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                    6973      9.37%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    8166     10.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               74405                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.164795                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       2.011488                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    8506                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                46350                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     3328                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                15917                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   304                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 146                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                150085                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   304                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                   13295                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                   5464                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1696                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                    14356                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                39290                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                149041                       # Number of instructions processed by rename
system.cpu7.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents                 37325                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                   225                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.RenamedOperands             201914                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               734183                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups          242994                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps               182067                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                   19839                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                31                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            34                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                    75601                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads               38165                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores               1160                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              556                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              74                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                    147753                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 61                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                   136487                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              963                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined          13841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        64754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            20                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        74405                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.834379                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.534796                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               5499      7.39%      7.39% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1               1325      1.78%      9.17% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2              67581     90.83%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          74405                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                75244     55.13%     55.13% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               24004     17.59%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.72% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead               36283     26.58%     99.30% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                956      0.70%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                136487                       # Type of FU issued
system.cpu7.iq.rate                          1.740218                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads            348340                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes           161667                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses       134664                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                136487                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              13                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         3753                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          218                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked         1294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   304                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                   1715                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                   10                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts             147817                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                4                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                38165                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                1160                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     6                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect           219                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 284                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts               136243                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                36066                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              242                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                       37016                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                   10881                       # Number of branches executed
system.cpu7.iew.exec_stores                       950                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.737107                       # Inst execution rate
system.cpu7.iew.wb_sent                        134699                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                       134664                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                   121775                       # num instructions producing a value
system.cpu7.iew.wb_consumers                   204622                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.716974                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.595122                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts          13780                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              281                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        72484                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.848311                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.404867                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0        22820     31.48%     31.48% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1        22676     31.28%     62.77% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2        12786     17.64%     80.41% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         4617      6.37%     86.78% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4          227      0.31%     87.09% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         1214      1.67%     88.76% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6           45      0.06%     88.83% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7          166      0.23%     89.06% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8         7933     10.94%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        72484                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts              133295                       # Number of instructions committed
system.cpu7.commit.committedOps                133973                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                         35354                       # Number of memory references committed
system.cpu7.commit.loads                        34412                       # Number of loads committed
system.cpu7.commit.membars                         23                       # Number of memory barriers committed
system.cpu7.commit.branches                     10845                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                   123211                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  53                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           74616     55.69%     55.69% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          24003     17.92%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.61% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead          34412     25.69%     99.30% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           942      0.70%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total           133973                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                 7933                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                      212109                       # The number of ROB reads
system.cpu7.rob.rob_writes                     297492                       # The number of ROB writes
system.cpu7.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      117167                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                     133295                       # Number of Instructions Simulated
system.cpu7.committedOps                       133973                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.588402                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.588402                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.699519                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.699519                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                  221657                       # number of integer regfile reads
system.cpu7.int_regfile_writes                 119110                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                   512286                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   63843                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                  36916                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse           92.609131                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              34996                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              281                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           124.540925                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    92.609131                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.090439                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.090439                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.274414                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            71675                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           71675                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data        34131                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          34131                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          861                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           861                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data        34992                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           34992                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data        34992                       # number of overall hits
system.cpu7.dcache.overall_hits::total          34992                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          616                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          616                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           75                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            3                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          691                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           691                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          694                       # number of overall misses
system.cpu7.dcache.overall_misses::total          694                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data     13073354                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     13073354                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      2718994                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2718994                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        25000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        38499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        38499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data     15792348                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     15792348                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data     15792348                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     15792348                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data        34747                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        34747                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          936                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          936                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data        35683                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        35683                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data        35686                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        35686                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.017728                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.017728                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.080128                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.080128                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data            1                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.019365                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.019365                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.019447                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.019447                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 21222.977273                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 21222.977273                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 36253.253333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 36253.253333                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data        12500                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data        12833                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        12833                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 22854.338640                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 22854.338640                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 22755.544669                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 22755.544669                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         1484                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              174                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     8.528736                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data          360                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          360                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           40                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data          400                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          400                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data          400                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          400                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data          256                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           35                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           35                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data          291                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          291                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data          292                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          292                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      5769563                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5769563                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       938503                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       938503                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data        94750                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        94750                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      6708066                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      6708066                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      6802816                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      6802816                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.007368                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.007368                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.037393                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.037393                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.008155                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.008155                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.008182                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.008182                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 22537.355469                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 22537.355469                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 26814.371429                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 26814.371429                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data        94750                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        94750                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  9333.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 23051.773196                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 23051.773196                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 23297.315068                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 23297.315068                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           16.824260                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              19585                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           384.019608                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    16.824260                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.032860                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.032860                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            39369                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           39369                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        19585                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          19585                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        19585                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           19585                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        19585                       # number of overall hits
system.cpu7.icache.overall_hits::total          19585                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           74                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           74                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           74                       # number of overall misses
system.cpu7.icache.overall_misses::total           74                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      5487250                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5487250                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      5487250                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5487250                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      5487250                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5487250                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst        19659                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        19659                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        19659                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        19659                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        19659                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        19659                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.003764                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003764                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.003764                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003764                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.003764                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003764                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 74152.027027                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 74152.027027                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 74152.027027                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 74152.027027                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 74152.027027                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 74152.027027                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          115                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           23                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           23                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           23                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           51                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4167750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4167750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4167750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4167750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4167750                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4167750                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.002594                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.002594                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.002594                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.002594                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.002594                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.002594                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 81720.588235                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 81720.588235                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 81720.588235                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 81720.588235                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 81720.588235                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 81720.588235                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2999                       # Transaction distribution
system.membus.trans_dist::ReadResp               2998                       # Transaction distribution
system.membus.trans_dist::Writeback                92                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               21                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             23                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              44                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               997                       # Transaction distribution
system.membus.trans_dist::ReadExResp              997                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         2034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port          334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port          323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port          326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port          323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        67008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  140544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1924                       # Total snoops (count)
system.membus.snoop_fanout::samples              4137                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   4137    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                4137                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5476496                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3232500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5103989                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy             284000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy            1539898                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer9.occupancy             288000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer10.occupancy           1548381                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer13.occupancy            295250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer14.occupancy           1598324                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer17.occupancy            271250                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer18.occupancy           1611580                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer21.occupancy            291500                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer22.occupancy           1598804                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.6                       # Layer utilization (%)
system.membus.respLayer25.occupancy            281000                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer26.occupancy           1620053                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             1.7                       # Layer utilization (%)
system.membus.respLayer29.occupancy            271750                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer30.occupancy           1514683                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
