--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.230 ns
From           : jumpAddress[1]
To             : COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4
From Clock     : --
To Clock       : aload
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 16.319 ns
From           : lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]
To             : COUT[6]
From Clock     : CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 4.144 ns
From           : data[3]
To             : lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 55.38 MHz ( period = 18.056 ns )
From           : lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2
To             : lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'writeA'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 200.00 MHz ( period = 5.000 ns )
From           : lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg7
To             : lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a7~porta_memory_reg0
From Clock     : writeA
To Clock       : writeA
Failed Paths   : 0

Type           : Clock Setup: 'writeB'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 200.00 MHz ( period = 5.000 ns )
From           : lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg7
To             : lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a7~porta_memory_reg0
From Clock     : writeB
To Clock       : writeB
Failed Paths   : 0

Type           : Clock Hold: 'CLK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]
To             : lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 52

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 52

--------------------------------------------------------------------------------------

