Analysis & Synthesis report for Calculator
Tue Dec 03 16:42:30 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Calculator|CU:CU_inst|state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: CU:CU_inst
 14. Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:kp
 15. Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|clock_div:keypad_clock_divider
 16. Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder
 17. Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:kp|shift_reg:shift_reg
 18. Parameter Settings for User Entity Instance: IU:IU_inst|BCD2BinarySM:b0
 19. Parameter Settings for User Entity Instance: IU:IU_inst|twoSIGN:comb_3
 20. Parameter Settings for User Entity Instance: ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s0
 21. Parameter Settings for User Entity Instance: ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s1
 22. Parameter Settings for User Entity Instance: ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s3
 23. Parameter Settings for User Entity Instance: ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s4
 24. Parameter Settings for User Entity Instance: OU:OU_inst|twoSIGN:t0
 25. Parameter Settings for Inferred Entity Instance: IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "OU:OU_inst|bcd2seven:s2"
 28. Port Connectivity Checks: "OU:OU_inst|binary2bcd:b0|add3:m6"
 29. Port Connectivity Checks: "OU:OU_inst|binary2bcd:b0|add3:m1"
 30. Port Connectivity Checks: "ArithmeticUnit:ArithmeticUnit_inst"
 31. Port Connectivity Checks: "IU:IU_inst|twoSIGN:comb_3|halfADDER:twosFor[7].a0"
 32. Port Connectivity Checks: "IU:IU_inst|twoSIGN:comb_3"
 33. Port Connectivity Checks: "IU:IU_inst|keypad_input:kp|shift_reg:shift_reg"
 34. Port Connectivity Checks: "IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_fsm:keypad_fsm"
 35. Port Connectivity Checks: "IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|clock_div:keypad_clock_divider"
 36. Port Connectivity Checks: "IU:IU_inst|keypad_input:kp|keypad_base:keypad_base"
 37. Port Connectivity Checks: "IU:IU_inst|keypad_input:kp"
 38. Port Connectivity Checks: "IU:IU_inst"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 03 16:42:30 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Calculator                                  ;
; Top-level Entity Name              ; Calculator                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 266                                         ;
;     Total combinational functions  ; 246                                         ;
;     Dedicated logic registers      ; 80                                          ;
; Total registers                    ; 80                                          ;
; Total pins                         ; 44                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Calculator         ; Calculator         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+
; validity.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/validity.v       ;         ;
; twoSIGN.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/twoSIGN.v        ;         ;
; shift_reg.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/shift_reg.v      ;         ;
; RCAS.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/RCAS.v           ;         ;
; OU.v                             ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/OU.v             ;         ;
; NBitRegister.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/NBitRegister.v   ;         ;
; keypad_input.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_input.v   ;         ;
; keypad_fsm.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_fsm.v     ;         ;
; keypad_decoder.v                 ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v ;         ;
; keypad_base.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_base.v    ;         ;
; IU.v                             ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v             ;         ;
; halfADDER.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/halfADDER.v      ;         ;
; FAbehav.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/FAbehav.v        ;         ;
; CU.v                             ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v             ;         ;
; clock_div.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/clock_div.v      ;         ;
; binary2seven.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/binary2seven.v   ;         ;
; binary2bcd.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/binary2bcd.v     ;         ;
; BDC2BinarySM.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v   ;         ;
; bcd2seven.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/bcd2seven.v      ;         ;
; ArithmeticUnit.v                 ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ArithmeticUnit.v ;         ;
; add3.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/add3.v           ;         ;
; Calculator.v                     ; yes             ; User Verilog HDL File  ; C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf       ;         ;
; aglobal201.inc                   ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc    ;         ;
; multcore.inc                     ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc       ;         ;
; bypassff.inc                     ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc       ;         ;
; altshift.inc                     ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc       ;         ;
; multcore.tdf                     ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf       ;         ;
; csa_add.inc                      ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc        ;         ;
; mpar_add.inc                     ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc       ;         ;
; muleabz.inc                      ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc        ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc       ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc     ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc   ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc ;         ;
; dffpipe.inc                      ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc        ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf       ;         ;
; altshift.tdf                     ; yes             ; Megafunction           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf       ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 266       ;
;                                             ;           ;
; Total combinational functions               ; 246       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 129       ;
;     -- 3 input functions                    ; 53        ;
;     -- <=2 input functions                  ; 64        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 204       ;
;     -- arithmetic mode                      ; 42        ;
;                                             ;           ;
; Total registers                             ; 80        ;
;     -- Dedicated logic registers            ; 80        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 44        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 43        ;
; Total fan-out                               ; 1079      ;
; Average fan-out                             ; 2.61      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                              ; Entity Name    ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+----------------+--------------+
; |Calculator                                     ; 246 (4)             ; 80 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 44   ; 0            ; 0          ; |Calculator                                                                                      ; Calculator     ; work         ;
;    |ArithmeticUnit:ArithmeticUnit_inst|         ; 20 (0)              ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst                                                   ; ArithmeticUnit ; work         ;
;       |NBitRegister:s0|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s0                                   ; NBitRegister   ; work         ;
;       |NBitRegister:s1|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s1                                   ; NBitRegister   ; work         ;
;       |RCAS:s2|                                 ; 20 (4)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst|RCAS:s2                                           ; RCAS           ; work         ;
;          |FAbehav:s0|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst|RCAS:s2|FAbehav:s0                                ; FAbehav        ; work         ;
;          |FAbehav:s1|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst|RCAS:s2|FAbehav:s1                                ; FAbehav        ; work         ;
;          |FAbehav:s2|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst|RCAS:s2|FAbehav:s2                                ; FAbehav        ; work         ;
;          |FAbehav:s3|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst|RCAS:s2|FAbehav:s3                                ; FAbehav        ; work         ;
;          |FAbehav:s4|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst|RCAS:s2|FAbehav:s4                                ; FAbehav        ; work         ;
;          |FAbehav:s5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst|RCAS:s2|FAbehav:s5                                ; FAbehav        ; work         ;
;          |FAbehav:s6|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst|RCAS:s2|FAbehav:s6                                ; FAbehav        ; work         ;
;          |FAbehav:s7|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|ArithmeticUnit:ArithmeticUnit_inst|RCAS:s2|FAbehav:s7                                ; FAbehav        ; work         ;
;    |CU:CU_inst|                                 ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|CU:CU_inst                                                                           ; CU             ; work         ;
;    |IU:IU_inst|                                 ; 153 (0)             ; 54 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst                                                                           ; IU             ; work         ;
;       |BCD2BinarySM:b0|                         ; 22 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|BCD2BinarySM:b0                                                           ; BCD2BinarySM   ; work         ;
;          |lpm_mult:Mult0|                       ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0                                            ; lpm_mult       ; work         ;
;             |multcore:mult_core|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0|multcore:mult_core                         ; multcore       ; work         ;
;       |keypad_input:kp|                         ; 119 (0)             ; 54 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|keypad_input:kp                                                           ; keypad_input   ; work         ;
;          |keypad_base:keypad_base|              ; 119 (2)             ; 41 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|keypad_input:kp|keypad_base:keypad_base                                   ; keypad_base    ; work         ;
;             |clock_div:keypad_clock_divider|    ; 50 (50)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|clock_div:keypad_clock_divider    ; clock_div      ; work         ;
;             |keypad_decoder:keypad_key_decoder| ; 50 (50)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder ; keypad_decoder ; work         ;
;             |keypad_fsm:keypad_fsm|             ; 17 (17)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_fsm:keypad_fsm             ; keypad_fsm     ; work         ;
;          |shift_reg:shift_reg|                  ; 0 (0)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|keypad_input:kp|shift_reg:shift_reg                                       ; shift_reg      ; work         ;
;       |twoSIGN:comb_3|                          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|twoSIGN:comb_3                                                            ; twoSIGN        ; work         ;
;          |halfADDER:twosFor[1].a0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|twoSIGN:comb_3|halfADDER:twosFor[1].a0                                    ; halfADDER      ; work         ;
;          |halfADDER:twosFor[2].a0|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|twoSIGN:comb_3|halfADDER:twosFor[2].a0                                    ; halfADDER      ; work         ;
;          |halfADDER:twosFor[3].a0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|twoSIGN:comb_3|halfADDER:twosFor[3].a0                                    ; halfADDER      ; work         ;
;          |halfADDER:twosFor[4].a0|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|twoSIGN:comb_3|halfADDER:twosFor[4].a0                                    ; halfADDER      ; work         ;
;          |halfADDER:twosFor[5].a0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|twoSIGN:comb_3|halfADDER:twosFor[5].a0                                    ; halfADDER      ; work         ;
;          |halfADDER:twosFor[6].a0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|twoSIGN:comb_3|halfADDER:twosFor[6].a0                                    ; halfADDER      ; work         ;
;       |validity:check|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|IU:IU_inst|validity:check                                                            ; validity       ; work         ;
;    |OU:OU_inst|                                 ; 59 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst                                                                           ; OU             ; work         ;
;       |bcd2seven:s0|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|bcd2seven:s0                                                              ; bcd2seven      ; work         ;
;       |bcd2seven:s1|                            ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|bcd2seven:s1                                                              ; bcd2seven      ; work         ;
;       |binary2bcd:b0|                           ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|binary2bcd:b0                                                             ; binary2bcd     ; work         ;
;          |add3:m2|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|binary2bcd:b0|add3:m2                                                     ; add3           ; work         ;
;          |add3:m3|                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|binary2bcd:b0|add3:m3                                                     ; add3           ; work         ;
;          |add3:m4|                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|binary2bcd:b0|add3:m4                                                     ; add3           ; work         ;
;          |add3:m5|                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|binary2bcd:b0|add3:m5                                                     ; add3           ; work         ;
;          |add3:m7|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|binary2bcd:b0|add3:m7                                                     ; add3           ; work         ;
;       |twoSIGN:t0|                              ; 9 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|twoSIGN:t0                                                                ; twoSIGN        ; work         ;
;          |halfADDER:twosFor[1].a0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|twoSIGN:t0|halfADDER:twosFor[1].a0                                        ; halfADDER      ; work         ;
;          |halfADDER:twosFor[2].a0|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|twoSIGN:t0|halfADDER:twosFor[2].a0                                        ; halfADDER      ; work         ;
;          |halfADDER:twosFor[3].a0|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Calculator|OU:OU_inst|twoSIGN:t0|halfADDER:twosFor[3].a0                                        ; halfADDER      ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |Calculator|CU:CU_inst|state                                          ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.S6 ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S2 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S3 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S4 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S5 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S6 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                 ; Latch Enable Signal                                                                          ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+
; CU:CU_inst|AS                                                                              ; CU:CU_inst|WideOr1                                                                           ; yes                    ;
; IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|op[0] ; IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr5 ; yes                    ;
; IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|op[2] ; IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr5 ; yes                    ;
; IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|op[1] ; IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr5 ; yes                    ;
; Number of user-specified and inferred latches = 4                                          ;                                                                                              ;                        ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+------------------------------------------------------------+--------------------+
; Register name                                              ; Reason for Removal ;
+------------------------------------------------------------+--------------------+
; IU:IU_inst|keypad_input:kp|shift_reg:shift_reg|out[12..14] ; Lost fanout        ;
; CU:CU_inst|state~4                                         ; Lost fanout        ;
; CU:CU_inst|state~5                                         ; Lost fanout        ;
; CU:CU_inst|state~6                                         ; Lost fanout        ;
; Total Number of Removed Registers = 6                      ;                    ;
+------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 80    ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 16:1               ; 4 bits    ; 40 LEs        ; 12 LEs               ; 28 LEs                 ; Yes        ; |Calculator|IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_fsm:keypad_fsm|col[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: CU:CU_inst ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; S0             ; 000   ; Unsigned Binary                ;
; S1             ; 001   ; Unsigned Binary                ;
; S2             ; 010   ; Unsigned Binary                ;
; S3             ; 011   ; Unsigned Binary                ;
; S4             ; 100   ; Unsigned Binary                ;
; S5             ; 101   ; Unsigned Binary                ;
; S6             ; 110   ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:kp ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DIGITS         ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|clock_div:keypad_clock_divider ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32     ; Signed Integer                                                                                       ;
; DIV            ; 100000 ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; BASE           ; 10    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IU:IU_inst|keypad_input:kp|shift_reg:shift_reg ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; COUNT          ; 4     ; Signed Integer                                                     ;
; WIDTH          ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IU:IU_inst|BCD2BinarySM:b0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IU:IU_inst|twoSIGN:comb_3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s3 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s4 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OU:OU_inst|twoSIGN:t0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+--------------------------------+
; Parameter Name                                 ; Value    ; Type                           ;
+------------------------------------------------+----------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 4        ; Untyped                        ;
; LPM_WIDTHB                                     ; 7        ; Untyped                        ;
; LPM_WIDTHP                                     ; 11       ; Untyped                        ;
; LPM_WIDTHR                                     ; 11       ; Untyped                        ;
; LPM_WIDTHS                                     ; 1        ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                        ;
; LPM_PIPELINE                                   ; 0        ; Untyped                        ;
; LATENCY                                        ; 0        ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                        ;
; USE_EAB                                        ; OFF      ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                        ;
+------------------------------------------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                    ;
+---------------------------------------+-------------------------------------------+
; Name                                  ; Value                                     ;
+---------------------------------------+-------------------------------------------+
; Number of entity instances            ; 1                                         ;
; Entity Instance                       ; IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                         ;
;     -- LPM_WIDTHB                     ; 7                                         ;
;     -- LPM_WIDTHP                     ; 11                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
+---------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OU:OU_inst|bcd2seven:s2"                                                                                                                                                           ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; w     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; w[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "OU:OU_inst|binary2bcd:b0|add3:m6" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; in[3] ; Input ; Info     ; Stuck at GND                      ;
+-------+-------+----------+-----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "OU:OU_inst|binary2bcd:b0|add3:m1" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; in[3] ; Input ; Info     ; Stuck at GND                      ;
+-------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ArithmeticUnit:ArithmeticUnit_inst"                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; HEX2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|twoSIGN:comb_3|halfADDER:twosFor[7].a0"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a    ; Input  ; Info     ; Stuck at GND                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|twoSIGN:comb_3"                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; B    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "B[7..7]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|keypad_input:kp|shift_reg:shift_reg"                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dir  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_fsm:keypad_fsm"                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; trig  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|clock_div:keypad_clock_divider"                                                           ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|keypad_input:kp|keypad_base:keypad_base"                                                             ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; slow_clock  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sense       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; valid_digit ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; inv_row     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst|keypad_input:kp"                                                                               ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IU:IU_inst"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; trig ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 44                          ;
; cycloneiii_ff         ; 80                          ;
;     CLR               ; 37                          ;
;     CLR SCLR          ; 2                           ;
;     ENA               ; 4                           ;
;     plain             ; 37                          ;
; cycloneiii_lcell_comb ; 255                         ;
;     arith             ; 42                          ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 8                           ;
;     normal            ; 213                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 45                          ;
;         4 data inputs ; 129                         ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 9.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Dec 03 16:42:25 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (12021): Found 1 design units, including 1 entities, in source file validity.v
    Info (12023): Found entity 1: validity File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/validity.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file twosign.v
    Info (12023): Found entity 1: twoSIGN File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/twoSIGN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tenhzclk.v
    Info (12023): Found entity 1: tenHzClk File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/tenHzClk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tenhz.v
    Info (12023): Found entity 1: tenHz File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/tenHz.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_reg.v
    Info (12023): Found entity 1: shift_reg File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/shift_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rcas.v
    Info (12023): Found entity 1: RCAS File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/RCAS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ou.v
    Info (12023): Found entity 1: OU File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/OU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file onofftoggle.v
    Info (12023): Found entity 1: OnOffToggle File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/OnOffToggle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nbitregister.v
    Info (12023): Found entity 1: NBitRegister File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/NBitRegister.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keypad_input.v
    Info (12023): Found entity 1: keypad_input File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_input.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keypad_fsm.v
    Info (12023): Found entity 1: keypad_fsm File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keypad_decoder.v
    Info (12023): Found entity 1: keypad_decoder File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keypad_base.v
    Info (12023): Found entity 1: keypad_base File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_base.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file iu.v
    Info (12023): Found entity 1: IU File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file halfadder.v
    Info (12023): Found entity 1: halfADDER File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/halfADDER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fabehav.v
    Info (12023): Found entity 1: FAbehav File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/FAbehav.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dividexn.v
    Info (12023): Found entity 1: divideXN File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/divideXN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cu.v
    Info (12023): Found entity 1: CU File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_div.v
    Info (12023): Found entity 1: clock_div File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/clock_div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary2seven.v
    Info (12023): Found entity 1: binary2seven File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/binary2seven.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary2bcd.v
    Info (12023): Found entity 1: binary2bcd File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/binary2bcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bdc2binarysm.v
    Info (12023): Found entity 1: BCD2BinarySM File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd2seven.v
    Info (12023): Found entity 1: bcd2seven File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/bcd2seven.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arithmeticunit.v
    Info (12023): Found entity 1: ArithmeticUnit File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ArithmeticUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add3.v
    Info (12023): Found entity 1: add3 File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/add3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file calculator.v
    Info (12023): Found entity 1: Calculator File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ssiu.v
    Info (12023): Found entity 1: ssIU File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ssIU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file onehz.v
    Info (12023): Found entity 1: oneHz File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/oneHz.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at IU.v(29): instance has no name File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v Line: 29
Info (12127): Elaborating entity "Calculator" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at Calculator.v(68): variable "R" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at Calculator.v(68): variable "TS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 68
Info (12128): Elaborating entity "CU" for hierarchy "CU:CU_inst" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at CU.v(44): variable "ClearEntry" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 44
Warning (10230): Verilog HDL assignment warning at CU.v(44): truncated value with size 32 to match size of target (1) File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at CU.v(46): variable "ClearEntry" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 46
Warning (10230): Verilog HDL assignment warning at CU.v(46): truncated value with size 32 to match size of target (1) File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at CU.v(46): variable "invalue" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at CU.v(48): variable "ClearEntry" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 48
Warning (10230): Verilog HDL assignment warning at CU.v(48): truncated value with size 32 to match size of target (1) File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at CU.v(48): variable "AS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at CU.v(50): variable "ClearEntry" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 50
Warning (10230): Verilog HDL assignment warning at CU.v(50): truncated value with size 32 to match size of target (1) File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at CU.v(50): variable "AS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at CU.v(52): variable "ClearEntry" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 52
Warning (10230): Verilog HDL assignment warning at CU.v(52): truncated value with size 32 to match size of target (1) File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at CU.v(52): variable "AS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at CU.v(54): variable "ClearEntry" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 54
Warning (10230): Verilog HDL assignment warning at CU.v(54): truncated value with size 32 to match size of target (1) File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at CU.v(54): variable "AS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at CU.v(56): variable "ClearEntry" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 56
Warning (10230): Verilog HDL assignment warning at CU.v(56): truncated value with size 32 to match size of target (1) File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 56
Warning (10235): Verilog HDL Always Construct warning at CU.v(56): variable "AS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 56
Warning (10240): Verilog HDL Always Construct warning at CU.v(40): inferring latch(es) for variable "AS", which holds its previous value in one or more paths through the always construct File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 40
Info (10041): Inferred latch for "AS" at CU.v(40) File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 40
Info (12128): Elaborating entity "IU" for hierarchy "IU:IU_inst" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 44
Info (12128): Elaborating entity "keypad_input" for hierarchy "IU:IU_inst|keypad_input:kp" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v Line: 23
Info (12128): Elaborating entity "keypad_base" for hierarchy "IU:IU_inst|keypad_input:kp|keypad_base:keypad_base" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_input.v Line: 20
Info (12128): Elaborating entity "clock_div" for hierarchy "IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|clock_div:keypad_clock_divider" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_base.v Line: 18
Info (12128): Elaborating entity "keypad_fsm" for hierarchy "IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_fsm:keypad_fsm" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_base.v Line: 25
Info (12128): Elaborating entity "keypad_decoder" for hierarchy "IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_base.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at keypad_decoder.v(9): inferring latch(es) for variable "op", which holds its previous value in one or more paths through the always construct File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v Line: 9
Info (10041): Inferred latch for "op[0]" at keypad_decoder.v(9) File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v Line: 9
Info (10041): Inferred latch for "op[1]" at keypad_decoder.v(9) File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v Line: 9
Info (10041): Inferred latch for "op[2]" at keypad_decoder.v(9) File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v Line: 9
Info (12128): Elaborating entity "shift_reg" for hierarchy "IU:IU_inst|keypad_input:kp|shift_reg:shift_reg" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_input.v Line: 27
Info (12128): Elaborating entity "validity" for hierarchy "IU:IU_inst|validity:check" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v Line: 25
Info (12128): Elaborating entity "BCD2BinarySM" for hierarchy "IU:IU_inst|BCD2BinarySM:b0" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v Line: 27
Info (12128): Elaborating entity "twoSIGN" for hierarchy "IU:IU_inst|twoSIGN:comb_3" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/IU.v Line: 29
Info (12128): Elaborating entity "halfADDER" for hierarchy "IU:IU_inst|twoSIGN:comb_3|halfADDER:twosFor[0].a0" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/twoSIGN.v Line: 13
Info (12128): Elaborating entity "ArithmeticUnit" for hierarchy "ArithmeticUnit:ArithmeticUnit_inst" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 56
Info (12128): Elaborating entity "NBitRegister" for hierarchy "ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s0" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ArithmeticUnit.v Line: 13
Info (12128): Elaborating entity "RCAS" for hierarchy "ArithmeticUnit:ArithmeticUnit_inst|RCAS:s2" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ArithmeticUnit.v Line: 18
Info (12128): Elaborating entity "FAbehav" for hierarchy "ArithmeticUnit:ArithmeticUnit_inst|RCAS:s2|FAbehav:s0" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/RCAS.v Line: 12
Info (12128): Elaborating entity "NBitRegister" for hierarchy "ArithmeticUnit:ArithmeticUnit_inst|NBitRegister:s3" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ArithmeticUnit.v Line: 21
Info (12128): Elaborating entity "binary2seven" for hierarchy "ArithmeticUnit:ArithmeticUnit_inst|binary2seven:s5" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/ArithmeticUnit.v Line: 27
Info (12128): Elaborating entity "OU" for hierarchy "OU:OU_inst" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 65
Info (12128): Elaborating entity "binary2bcd" for hierarchy "OU:OU_inst|binary2bcd:b0" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/OU.v Line: 15
Info (12128): Elaborating entity "add3" for hierarchy "OU:OU_inst|binary2bcd:b0|add3:m1" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/binary2bcd.v Line: 20
Info (12128): Elaborating entity "bcd2seven" for hierarchy "OU:OU_inst|bcd2seven:s0" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/OU.v Line: 17
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0 File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v Line: 17
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "IU:IU_inst|BCD2BinarySM:b0|Mult0" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v Line: 6
Info (12130): Elaborated megafunction instantiation "IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0" File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v Line: 6
Info (12133): Instantiated megafunction "IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0" with the following parameter: File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/BDC2BinarySM.v Line: 6
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "IU:IU_inst|BCD2BinarySM:b0|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch CU:CU_inst|AS has unsafe behavior File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CU:CU_inst|state.S1 File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/CU.v Line: 8
Warning (13012): Latch IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|op[0] has unsafe behavior File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal row[0] File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 2
Warning (13012): Latch IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|op[2] has unsafe behavior File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal row[0] File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 2
Warning (13012): Latch IU:IU_inst|keypad_input:kp|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|op[1] has unsafe behavior File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/keypad_decoder.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal row[2] File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 2
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "H2[0]" is stuck at VCC File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 6
    Warning (13410): Pin "H2[3]" is stuck at VCC File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 6
    Warning (13410): Pin "H2[4]" is stuck at VCC File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 6
    Warning (13410): Pin "H2[5]" is stuck at VCC File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 6
    Warning (13410): Pin "H2[6]" is stuck at VCC File: C:/Users/Roman/OneDrive/Desktop/Digital Logic/Calculator/Calculator.v Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 347 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 303 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4825 megabytes
    Info: Processing ended: Tue Dec 03 16:42:30 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:11


