<stg><name>ViT_act</name>


<trans_list>

<trans id="247" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="34" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln64 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_72

]]></Node>
<StgValue><ssdm name="spectopmodule_ln64"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout3, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_9, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout4, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_40, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_images

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_images, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reload_on_time_weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reload_on_time_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %images, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_50, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %images, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_52, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp1, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_53, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp1, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp2, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_54, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp2, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp3, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_55, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp3, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_hidden, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_56, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_hidden, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_57, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_softmax_info, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_59, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_softmax_info, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_weights, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_60, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_bias, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_61, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_bias, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pos_embed, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_62, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pos_embed, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_weights, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_63, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_bias, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_64, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_bias, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l1, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_65, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l1, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l1, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_66, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l1, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l2, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_23, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l2, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l2, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_67, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l2, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_weights, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_68, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_bias, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_69, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_bias, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:54 %norm_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm_bias

]]></Node>
<StgValue><ssdm name="norm_bias_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:55 %norm_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm_weights

]]></Node>
<StgValue><ssdm name="norm_weights_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:56 %vit_bias_l2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_bias_l2

]]></Node>
<StgValue><ssdm name="vit_bias_l2_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:57 %vit_weights_l2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_weights_l2

]]></Node>
<StgValue><ssdm name="vit_weights_l2_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:58 %vit_bias_l1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_bias_l1

]]></Node>
<StgValue><ssdm name="vit_bias_l1_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:59 %vit_weights_l1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_weights_l1

]]></Node>
<StgValue><ssdm name="vit_weights_l1_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:60 %attn_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn_bias

]]></Node>
<StgValue><ssdm name="attn_bias_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:61 %attn_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn_weights

]]></Node>
<StgValue><ssdm name="attn_weights_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:62 %pos_embed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pos_embed

]]></Node>
<StgValue><ssdm name="pos_embed_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:63 %patch_embed_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %patch_embed_bias

]]></Node>
<StgValue><ssdm name="patch_embed_bias_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:64 %patch_embed_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %patch_embed_weights

]]></Node>
<StgValue><ssdm name="patch_embed_weights_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:65 %attn_softmax_info_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn_softmax_info

]]></Node>
<StgValue><ssdm name="attn_softmax_info_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:66 %attn_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn

]]></Node>
<StgValue><ssdm name="attn_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:67 %tmp_hidden_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp_hidden

]]></Node>
<StgValue><ssdm name="tmp_hidden_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:68 %tmp3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp3

]]></Node>
<StgValue><ssdm name="tmp3_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:69 %tmp2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:70 %tmp1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:71 %x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:72 %images_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %images

]]></Node>
<StgValue><ssdm name="images_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:73 %reload_on_time_weights_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reload_on_time_weights

]]></Node>
<StgValue><ssdm name="reload_on_time_weights_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:74 %num_images_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_images

]]></Node>
<StgValue><ssdm name="num_images_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:75 %specresourcelimit_ln114 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function, void @empty_24

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln114"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:76 %specresourcelimit_ln115 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function10, void @empty_24

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln115"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:77 %br_ln119 = br i1 %reload_on_time_weights_read, void %_ln124_for_each_image, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reload_on_time_weights_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="128" op_5_bw="2048" op_6_bw="20" op_7_bw="3">
<![CDATA[
if.then:0 %call_ln121 = call void @load_one_time_weights, i256 %weights, i64 %patch_embed_bias_read, i64 %patch_embed_weights_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r, i20 %attn_scale_V, i3 %norm_eps_V

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="114" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reload_on_time_weights_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="128" op_5_bw="2048" op_6_bw="20" op_7_bw="3">
<![CDATA[
if.then:0 %call_ln121 = call void @load_one_time_weights, i256 %weights, i64 %patch_embed_bias_read, i64 %patch_embed_weights_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r, i20 %attn_scale_V, i3 %norm_eps_V

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="reload_on_time_weights_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln122 = br void %_ln124_for_each_image

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="49" op_0_bw="32">
<![CDATA[
_ln124_for_each_image:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
_ln124_for_each_image:1 %image = alloca i32 1

]]></Node>
<StgValue><ssdm name="image"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ln124_for_each_image:2 %store_ln124 = store i32 0, i32 %image

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ln124_for_each_image:3 %store_ln124 = store i49 0, i49 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
_ln124_for_each_image:4 %br_ln124 = br void %_ln131_for_each_layer

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="49" op_0_bw="49" op_1_bw="0">
<![CDATA[
_ln131_for_each_layer:0 %phi_mul_load = load i49 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ln131_for_each_layer:1 %image_1 = load i32 %image

]]></Node>
<StgValue><ssdm name="image_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ln131_for_each_layer:2 %add_ln124_1 = add i49 %phi_mul_load, i49 99072

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ln131_for_each_layer:3 %icmp_ln124 = icmp_eq  i32 %image_1, i32 %num_images_read

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ln131_for_each_layer:4 %add_ln124 = add i32 %image_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ln131_for_each_layer:5 %br_ln124 = br i1 %icmp_ln124, void %_ln131_for_each_layer.split, void %for.end81.loopexit

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="49" op_0_bw="49" op_1_bw="32" op_2_bw="17">
<![CDATA[
_ln131_for_each_layer.split:2 %shl_ln = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i32.i17, i32 %image_1, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="50" op_0_bw="49">
<![CDATA[
_ln131_for_each_layer.split:3 %zext_ln129 = zext i49 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
_ln131_for_each_layer.split:4 %shl_ln129_1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %image_1, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln129_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="50" op_0_bw="47">
<![CDATA[
_ln131_for_each_layer.split:5 %zext_ln129_1 = zext i47 %shl_ln129_1

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ln131_for_each_layer.split:6 %sub_ln129 = sub i50 %zext_ln129, i50 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="sub_ln129"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="50">
<![CDATA[
_ln131_for_each_layer.split:7 %sext_ln129 = sext i50 %sub_ln129

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ln131_for_each_layer.split:8 %add_ln129 = add i64 %sext_ln129, i64 %images_read

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="49">
<![CDATA[
_ln131_for_each_layer.split:9 %zext_ln129_2 = zext i49 %phi_mul_load

]]></Node>
<StgValue><ssdm name="zext_ln129_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ln131_for_each_layer.split:10 %add_ln129_1 = add i64 %zext_ln129_2, i64 %x_read

]]></Node>
<StgValue><ssdm name="add_ln129_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="256" op_6_bw="64" op_7_bw="128" op_8_bw="2048" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ln131_for_each_layer.split:11 %call_ln129 = call void @compute_patch_embed, i256 %inout1, i64 %add_ln129, i256 %inout2, i64 %add_ln129_1, i256 %weights, i64 %pos_embed_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0">
<![CDATA[
for.end81.loopexit:0 %ret_ln182 = ret

]]></Node>
<StgValue><ssdm name="ret_ln182"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ln131_for_each_layer.split:0 %speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln126"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ln131_for_each_layer.split:1 %specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="256" op_6_bw="64" op_7_bw="128" op_8_bw="2048" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ln131_for_each_layer.split:11 %call_ln129 = call void @compute_patch_embed, i256 %inout1, i64 %add_ln129, i256 %inout2, i64 %add_ln129_1, i256 %weights, i64 %pos_embed_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r

]]></Node>
<StgValue><ssdm name="call_ln129"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
_ln131_for_each_layer.split:12 %br_ln131 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc:0 %layer = phi i4 %add_ln131, void %for.inc.split, i4 0, void %_ln131_for_each_layer.split

]]></Node>
<StgValue><ssdm name="layer"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln131 = icmp_eq  i4 %layer, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln131 = add i4 %layer, i4 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln131 = br i1 %icmp_ln131, void %for.inc.split, void %for.inc79

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc.split:1 %shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %layer, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="14">
<![CDATA[
for.inc.split:2 %zext_ln133 = zext i14 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc.split:3 %shl_ln133_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %layer, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln133_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="12">
<![CDATA[
for.inc.split:4 %zext_ln133_4 = zext i12 %shl_ln133_1

]]></Node>
<StgValue><ssdm name="zext_ln133_4"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:5 %sub_ln133 = sub i15 %zext_ln133, i15 %zext_ln133_4

]]></Node>
<StgValue><ssdm name="sub_ln133"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="15">
<![CDATA[
for.inc.split:6 %sext_ln133 = sext i15 %sub_ln133

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %add_ln133 = add i64 %sext_ln133, i64 %norm_weights_read

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %add_ln133_1 = add i64 %sext_ln133, i64 %norm_bias_read

]]></Node>
<StgValue><ssdm name="add_ln133_1"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="128" op_5_bw="128" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:9 %call_ln133 = call void @load_norms, i256 %weights, i64 %add_ln133, i64 %add_ln133_1, i128 %norm1_bias, i128 %norm1_weights

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="22" op_0_bw="22" op_1_bw="4" op_2_bw="18">
<![CDATA[
for.inc.split:11 %shl_ln3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i4.i18, i4 %layer, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="19" op_0_bw="19" op_1_bw="4" op_2_bw="15">
<![CDATA[
for.inc.split:12 %shl_ln137_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i4.i15, i4 %layer, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln137_s"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="22" op_0_bw="19">
<![CDATA[
for.inc.split:13 %zext_ln137 = zext i19 %shl_ln137_s

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc.split:14 %add_ln137_31 = add i22 %shl_ln3, i22 %zext_ln137

]]></Node>
<StgValue><ssdm name="add_ln137_31"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="22">
<![CDATA[
for.inc.split:15 %zext_ln137_61 = zext i22 %add_ln137_31

]]></Node>
<StgValue><ssdm name="zext_ln137_61"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %add_ln137 = add i64 %zext_ln137_61, i64 %attn_weights_read

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="11">
<![CDATA[
for.inc.split:18 %shl_ln4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i4.i11, i4 %layer, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="15">
<![CDATA[
for.inc.split:19 %zext_ln138 = zext i15 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc.split:20 %shl_ln138_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %layer, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln138_2"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="13">
<![CDATA[
for.inc.split:21 %zext_ln138_3 = zext i13 %shl_ln138_2

]]></Node>
<StgValue><ssdm name="zext_ln138_3"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:22 %sub_ln138 = sub i16 %zext_ln138, i16 %zext_ln138_3

]]></Node>
<StgValue><ssdm name="sub_ln138"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="16">
<![CDATA[
for.inc.split:23 %sext_ln138 = sext i16 %sub_ln138

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %add_ln138 = add i64 %sext_ln138, i64 %attn_bias_read

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:46 %tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %layer, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="21" op_0_bw="21" op_1_bw="3" op_2_bw="3" op_3_bw="15">
<![CDATA[
for.inc.split:47 %or_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i3.i3.i15, i3 %tmp_s, i3 %tmp_s, i15 0

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="21">
<![CDATA[
for.inc.split:48 %zext_ln170 = zext i21 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:49 %add_ln170 = add i64 %zext_ln170, i64 %vit_weights_l1_read

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
for.inc.split:51 %shl_ln5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %tmp_s, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="14">
<![CDATA[
for.inc.split:52 %zext_ln171 = zext i14 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
for.inc.split:53 %shl_ln171_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %tmp_s, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln171_1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="12">
<![CDATA[
for.inc.split:54 %zext_ln171_1 = zext i12 %shl_ln171_1

]]></Node>
<StgValue><ssdm name="zext_ln171_1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="12">
<![CDATA[
for.inc.split:55 %zext_ln171_2 = zext i12 %shl_ln171_1

]]></Node>
<StgValue><ssdm name="zext_ln171_2"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:56 %sub_ln171 = sub i15 %zext_ln171, i15 %zext_ln171_2

]]></Node>
<StgValue><ssdm name="sub_ln171"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="15">
<![CDATA[
for.inc.split:57 %sext_ln171 = sext i15 %sub_ln171

]]></Node>
<StgValue><ssdm name="sext_ln171"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:58 %add_ln171 = add i64 %sext_ln171, i64 %vit_bias_l1_read

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:61 %add_ln174 = add i64 %zext_ln170, i64 %vit_weights_l2_read

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc.split:63 %shl_ln6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %tmp_s, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="10">
<![CDATA[
for.inc.split:64 %zext_ln175 = zext i10 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:65 %sub_ln175 = sub i13 %zext_ln171_1, i13 %zext_ln175

]]></Node>
<StgValue><ssdm name="sub_ln175"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:66 %sext_ln175 = sext i13 %sub_ln175

]]></Node>
<StgValue><ssdm name="sext_ln175"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:67 %add_ln175 = add i64 %sext_ln175, i64 %vit_bias_l2_read

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc79:0 %store_ln124 = store i32 %add_ln124, i32 %image

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="49" op_1_bw="49" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc79:1 %store_ln124 = store i49 %add_ln124_1, i49 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
for.inc79:2 %br_ln124 = br void %_ln131_for_each_layer

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="190" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="128" op_5_bw="128" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:9 %call_ln133 = call void @load_norms, i256 %weights, i64 %add_ln133, i64 %add_ln133_1, i128 %norm1_bias, i128 %norm1_weights

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="191" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="128" op_6_bw="128" op_7_bw="3" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.split:10 %call_ln148 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm1_weights, i128 %norm1_bias, i3 %norm_eps_V

]]></Node>
<StgValue><ssdm name="call_ln148"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:17 %call_ln137 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln137, i32 192, i32 192

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="193" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="128" op_6_bw="128" op_7_bw="3" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.split:10 %call_ln148 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm1_weights, i128 %norm1_bias, i3 %norm_eps_V

]]></Node>
<StgValue><ssdm name="call_ln148"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:17 %call_ln137 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln137, i32 192, i32 192

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="195" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.split:25 %call_ln138 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln138

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="196" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.split:25 %call_ln138 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln138

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="197" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc.split:26 %call_ln140 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:27 %add_ln143 = add i64 %add_ln137, i64 73728

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:28 %call_ln143 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln143, i32 192, i32 192

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="200" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc.split:26 %call_ln140 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:28 %call_ln143 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln143, i32 192, i32 192

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="202" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:29 %add_ln144 = add i64 %add_ln138, i64 384

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.split:30 %call_ln144 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln144

]]></Node>
<StgValue><ssdm name="call_ln144"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="204" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.split:30 %call_ln144 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln144

]]></Node>
<StgValue><ssdm name="call_ln144"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="205" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc.split:31 %call_ln146 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln146"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:33 %add_ln152 = add i64 %add_ln137, i64 147456

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:34 %call_ln152 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln152, i32 192, i32 192

]]></Node>
<StgValue><ssdm name="call_ln152"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="208" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc.split:31 %call_ln146 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln146"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:34 %call_ln152 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln152, i32 192, i32 192

]]></Node>
<StgValue><ssdm name="call_ln152"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="210" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="256" op_6_bw="64" op_7_bw="256" op_8_bw="64" op_9_bw="20" op_10_bw="6" op_11_bw="7" op_12_bw="8" op_13_bw="32" op_14_bw="46" op_15_bw="50" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc.split:32 %call_ln149 = call void @compute_q_matmul_k, i256 %inout2, i64 %tmp2_read, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i20 %attn_scale_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:35 %add_ln153 = add i64 %add_ln138, i64 768

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:36 %call_ln153 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln153

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="213" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="256" op_6_bw="64" op_7_bw="256" op_8_bw="64" op_9_bw="20" op_10_bw="6" op_11_bw="7" op_12_bw="8" op_13_bw="32" op_14_bw="46" op_15_bw="50" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
for.inc.split:32 %call_ln149 = call void @compute_q_matmul_k, i256 %inout2, i64 %tmp2_read, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i20 %attn_scale_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:36 %call_ln153 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln153

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="215" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc.split:37 %call_ln154 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:39 %add_ln160 = add i64 %add_ln137, i64 221184

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:40 %call_ln160 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln160, i32 192, i32 192

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="218" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc.split:37 %call_ln154 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:40 %call_ln160 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln160, i32 192, i32 192

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="220" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="256" op_6_bw="64" op_7_bw="64" op_8_bw="6" op_9_bw="7" op_10_bw="8" op_11_bw="32" op_12_bw="46" op_13_bw="50" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc.split:38 %call_ln157 = call void @compute_attn_matmul_v, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i64 %tmp1_read, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:41 %add_ln161 = add i64 %add_ln138, i64 1152

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:42 %call_ln161 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln161

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="223" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="256" op_6_bw="64" op_7_bw="64" op_8_bw="6" op_9_bw="7" op_10_bw="8" op_11_bw="32" op_12_bw="46" op_13_bw="50" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.inc.split:38 %call_ln157 = call void @compute_attn_matmul_v, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i64 %tmp1_read, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:42 %call_ln161 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln161

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="225" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc.split:43 %call_ln162 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:50 %call_ln170 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln170, i32 768, i32 192

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="227" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc.split:43 %call_ln162 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:50 %call_ln170 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln170, i32 768, i32 192

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="229" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:44 %call_ln164 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="9" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:59 %call_ln171 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln171, i9 256

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="231" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:44 %call_ln164 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="9" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:59 %call_ln171 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln171, i9 256

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="233" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="128" op_6_bw="128" op_7_bw="3" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.split:45 %call_ln154 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm2_weights, i128 %norm2_bias, i3 %norm_eps_V

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>

<operation id="234" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:62 %call_ln174 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln174, i32 192, i32 768

]]></Node>
<StgValue><ssdm name="call_ln174"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="235" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="128" op_6_bw="128" op_7_bw="3" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.split:45 %call_ln154 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm2_weights, i128 %norm2_bias, i3 %norm_eps_V

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="256" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:62 %call_ln174 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln174, i32 192, i32 768

]]></Node>
<StgValue><ssdm name="call_ln174"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="237" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc.split:60 %call_ln172 = call void @compute_linear, i256 %inout4, i64 %tmp_hidden_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 768, i32 192, i1 1, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>

<operation id="238" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="9" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:68 %call_ln175 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln175, i9 192

]]></Node>
<StgValue><ssdm name="call_ln175"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="239" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc.split:60 %call_ln172 = call void @compute_linear, i256 %inout4, i64 %tmp_hidden_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 768, i32 192, i1 1, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="256" op_3_bw="64" op_4_bw="9" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:68 %call_ln175 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln175, i9 192

]]></Node>
<StgValue><ssdm name="call_ln175"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="241" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc.split:69 %call_ln176 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout4, i64 %tmp_hidden_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 768, i1 0, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="242" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="4096" op_6_bw="288" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.inc.split:69 %call_ln176 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout4, i64 %tmp_hidden_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 768, i1 0, i20 %GELU_DELTA_TABLE_V

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="243" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:70 %call_ln179 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1

]]></Node>
<StgValue><ssdm name="call_ln179"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="244" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="256" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:70 %call_ln179 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1

]]></Node>
<StgValue><ssdm name="call_ln179"/></StgValue>
</operation>

<operation id="246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:71 %br_ln131 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
