# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0" \
"../../../../project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../project_1.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../project_1.srcs/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" \
"../../../../project_1.srcs/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v" \
"../../../../project_1.srcs/sources_1/new/snake.v" \
"../../../../project_1.srcs/sources_1/new/VGA_new.v" \
"../../../../project_1.srcs/sources_1/new/VGA.v" \
"../../../../project_1.srcs/sim_1/new/test1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
