<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SVE_HPC_SysReg-->
  <register_group name="Virt">
    <gui_name language="en">Virt</gui_name>
    <description language="en">Virt</description>
    <register access="RW" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-cptr_el2.html" name="CPTR_EL2" size="4">
      <gui_name language="en">Architectural Feature Trap Register (EL2)</gui_name>
      <description language="en">Controls...</description>
      <bitField enumerationId="CPTR_EL2_TCPAC" name="TCPAC">
        <gui_name language="en">TCPAC</gui_name>
        <definition>[31]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-esr_el2.html" name="ESR_EL2" size="4">
      <gui_name language="en">Exception Syndrome Register (EL2)</gui_name>
      <description language="en">Holds syndrome information for an exception taken to EL2.</description>
      <bitField enumerationId="ESR_EL2_EC" name="EC">
        <gui_name language="en">EC</gui_name>
        <description language="en">Exception Class. Indicates the reason for the exception that this register holds information about.</description>
        <definition>[31:26]</definition>
      </bitField>
      <bitField enumerationId="ESR_EL2_IL" name="IL">
        <gui_name language="en">IL</gui_name>
        <description language="en">Instruction Length for synchronous exceptions.</description>
        <definition>[25]</definition>
      </bitField>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x1">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_TI" name="TI">
          <gui_name language="en">TI</gui_name>
          <description language="en">Trapped instruction.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x3 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x5 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x8">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField name="Opc2">
          <gui_name language="en">Opc2</gui_name>
          <description language="en">The Opc2 value from the issued instruction.</description>
          <definition>[19:17]</definition>
        </bitField>
        <bitField name="Opc1">
          <gui_name language="en">Opc1</gui_name>
          <description language="en">The Opc1 value from the issued instruction.</description>
          <definition>[16:14]</definition>
        </bitField>
        <bitField name="CRn">
          <gui_name language="en">CRn</gui_name>
          <description language="en">The CRn value from the issued instruction.</description>
          <definition>[13:10]</definition>
        </bitField>
        <bitField name="Rt">
          <gui_name language="en">Rt</gui_name>
          <description language="en">The Rt value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See .</description>
          <definition>[9:5]</definition>
        </bitField>
        <bitField name="CRm">
          <gui_name language="en">CRm</gui_name>
          <description language="en">The CRm value from the issued instruction.</description>
          <definition>[4:1]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_Direction" name="Direction">
          <gui_name language="en">Direction</gui_name>
          <description language="en">Indicates the direction of the trapped instruction.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x4 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0xC">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField name="Opc1">
          <gui_name language="en">Opc1</gui_name>
          <description language="en">The Opc1 value from the issued instruction.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField name="Rt2">
          <gui_name language="en">Rt2</gui_name>
          <description language="en">The Rt2 value from the issued instruction, the second general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See .</description>
          <definition>[14:10]</definition>
        </bitField>
        <bitField name="Rt">
          <gui_name language="en">Rt</gui_name>
          <description language="en">The Rt value from the issued instruction, the first general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See .</description>
          <definition>[9:5]</definition>
        </bitField>
        <bitField name="CRm">
          <gui_name language="en">CRm</gui_name>
          <description language="en">The CRm value from the issued instruction.</description>
          <definition>[4:1]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_Direction" name="Direction">
          <gui_name language="en">Direction</gui_name>
          <description language="en">Indicates the direction of the trapped instruction.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x6">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField name="imm8">
          <gui_name language="en">imm8</gui_name>
          <description language="en">The immediate value from the issued instruction.</description>
          <definition>[19:12]</definition>
        </bitField>
        <bitField name="Rn">
          <gui_name language="en">Rn</gui_name>
          <description language="en">The Rn value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See .</description>
          <definition>[9:5]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_Offset" name="Offset">
          <gui_name language="en">Offset</gui_name>
          <description language="en">Indicates whether the offset is added or subtracted:</description>
          <definition>[4]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_AM" name="AM">
          <gui_name language="en">AM</gui_name>
          <description language="en">Addressing mode.</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_Direction" name="Direction">
          <gui_name language="en">Direction</gui_name>
          <description language="en">Indicates the direction of the trapped instruction.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x7">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x11 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x12 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x15 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x16">
        <bitField name="imm16">
          <gui_name language="en">imm16</gui_name>
          <description language="en">The value of the immediate field from the HVC or SVC instruction.</description>
          <definition>[15:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x13">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_CCKNOWNPASS" name="CCKNOWNPASS">
          <gui_name language="en">CCKNOWNPASS</gui_name>
          <description language="en">Indicates whether the instruction might have failed its condition code check.</description>
          <definition>[19]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x17">
        <bitField name="imm16">
          <gui_name language="en">imm16</gui_name>
          <description language="en">The value of the immediate field from the issued SMC instruction.</description>
          <definition>[15:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x18">
        <bitField name="Op0">
          <gui_name language="en">Op0</gui_name>
          <description language="en">The Op0 value from the issued instruction.</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField name="Op2">
          <gui_name language="en">Op2</gui_name>
          <description language="en">The Op2 value from the issued instruction.</description>
          <definition>[19:17]</definition>
        </bitField>
        <bitField name="Op1">
          <gui_name language="en">Op1</gui_name>
          <description language="en">The Op1 value from the issued instruction.</description>
          <definition>[16:14]</definition>
        </bitField>
        <bitField name="CRn">
          <gui_name language="en">CRn</gui_name>
          <description language="en">The CRn value from the issued instruction.</description>
          <definition>[13:10]</definition>
        </bitField>
        <bitField name="Rt">
          <gui_name language="en">Rt</gui_name>
          <description language="en">The Rt value from the issued instruction, the general-purpose register used for the transfer.</description>
          <definition>[9:5]</definition>
        </bitField>
        <bitField name="CRm">
          <gui_name language="en">CRm</gui_name>
          <description language="en">The CRm value from the issued instruction.</description>
          <definition>[4:1]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_Direction" name="Direction">
          <gui_name language="en">Direction</gui_name>
          <description language="en">Indicates the direction of the trapped instruction.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x20 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x21">
        <bitField enumerationId="ESR_EL2_SET" name="SET">
          <gui_name language="en">SET</gui_name>
          <description language="en">Synchronous Error Type. When the RAS Extension is implemented and IFSC is 010000, describes the state of the PE after taking the Instruction Abort exception.</description>
          <definition>[12:11]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_FnV" name="FnV">
          <gui_name language="en">FnV</gui_name>
          <description language="en">FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.</description>
          <definition>[10]</definition>
        </bitField>
        <bitField name="EA">
          <gui_name language="en">EA</gui_name>
          <description language="en">External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_S1PTW" name="S1PTW">
          <gui_name language="en">S1PTW</gui_name>
          <description language="en">For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:</description>
          <definition>[7]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_IFSC" name="IFSC">
          <gui_name language="en">IFSC</gui_name>
          <description language="en">Instruction Fault Status Code.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x24 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x25">
        <bitField enumerationId="ESR_EL2_ISV" name="ISV">
          <gui_name language="en">ISV</gui_name>
          <description language="en">Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_SAS" name="SAS">
          <gui_name language="en">SAS</gui_name>
          <description language="en">Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_SSE" name="SSE">
          <gui_name language="en">SSE</gui_name>
          <description language="en">Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended.</description>
          <definition>[21]</definition>
        </bitField>
        <bitField name="SRT">
          <gui_name language="en">SRT</gui_name>
          <description language="en">Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction. If the exception was taken from an Exception level that is using AArch32 then this is the AArch64 view of the register. See .</description>
          <definition>[20:16]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_SF" name="SF">
          <gui_name language="en">SF</gui_name>
          <description language="en">Width of the register accessed by the instruction is Sixty-Four.</description>
          <definition>[15]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_AR" name="AR">
          <gui_name language="en">AR</gui_name>
          <description language="en">Acquire/Release.</description>
          <definition>[14]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_SET" name="SET">
          <gui_name language="en">SET</gui_name>
          <description language="en">Synchronous Error Type. When the RAS Extension is implemented and DFSC is 010000, describes the state of the PE after taking the Data Abort exception.</description>
          <definition>[12:11]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_FnV" name="FnV">
          <gui_name language="en">FnV</gui_name>
          <description language="en">FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.</description>
          <definition>[10]</definition>
        </bitField>
        <bitField name="EA">
          <gui_name language="en">EA</gui_name>
          <description language="en">External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_CM" name="CM">
          <gui_name language="en">CM</gui_name>
          <description language="en">Cache maintenance.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_S1PTW" name="S1PTW">
          <gui_name language="en">S1PTW</gui_name>
          <description language="en">For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:</description>
          <definition>[7]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_WnR" name="WnR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Write not Read. Indicates whether a synchronous abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location.</description>
          <definition>[6]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_DFSC" name="DFSC">
          <gui_name language="en">DFSC</gui_name>
          <description language="en">Data Fault Status Code.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x28 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x2C">
        <bitField enumerationId="ESR_EL2_TFV" name="TFV">
          <gui_name language="en">TFV</gui_name>
          <description language="en">Trapped Fault Valid bit. Indicates whether the IDF, IXF, UFF, OFF, DZF, and IOF bits hold valid information about trapped floating-point exceptions.</description>
          <definition>[23]</definition>
        </bitField>
        <bitField name="VECITR">
          <gui_name language="en">VECITR</gui_name>
          <description language="en">For a trapped floating-point exception from an instruction executed in AArch32 state this field is RES1.</description>
          <definition>[10:8]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_IDF" name="IDF">
          <gui_name language="en">IDF</gui_name>
          <description language="en">Input Denormal floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_IXF" name="IXF">
          <gui_name language="en">IXF</gui_name>
          <description language="en">Inexact floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_UFF" name="UFF">
          <gui_name language="en">UFF</gui_name>
          <description language="en">Underflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_OFF" name="OFF">
          <gui_name language="en">OFF</gui_name>
          <description language="en">Overflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_DZF" name="DZF">
          <gui_name language="en">DZF</gui_name>
          <description language="en">Divide by Zero floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_IOF" name="IOF">
          <gui_name language="en">IOF</gui_name>
          <description language="en">Invalid Operation floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x2F">
        <bitField enumerationId="ESR_EL2_IDS" name="IDS">
          <gui_name language="en">IDS</gui_name>
          <description language="en">IMPLEMENTATION DEFINED syndrome.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_IESB" name="IESB">
          <gui_name language="en">IESB</gui_name>
          <description language="en">Implicit error synchronization event.</description>
          <definition>[13]</definition>
        </bitField>
        <bitField name="AET">
          <gui_name language="en">AET</gui_name>
          <definition>[12:10]</definition>
        </bitField>
        <bitField name="EA">
          <gui_name language="en">EA</gui_name>
          <description language="en">External abort type. When the RAS Extension is implemented, this bit can provide an IMPLEMENTATION DEFINED classification of External aborts.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_DFSC" name="DFSC">
          <gui_name language="en">DFSC</gui_name>
          <description language="en">Data Fault Status Code.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x30 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x31 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x3A">
        <bitField name="IFSC">
          <gui_name language="en">IFSC</gui_name>
          <description language="en">Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x32 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x33">
        <bitField enumerationId="ESR_EL2_ISV" name="ISV">
          <gui_name language="en">ISV</gui_name>
          <description language="en">Instruction syndrome valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_EX" name="EX">
          <gui_name language="en">EX</gui_name>
          <description language="en">Exclusive operation. If the ISV bit is set to 1, this bit indicates whether a Load-Exclusive instruction was stepped.</description>
          <definition>[6]</definition>
        </bitField>
        <bitField name="IFSC">
          <gui_name language="en">IFSC</gui_name>
          <description language="en">Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x34 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x35">
        <bitField enumerationId="ESR_EL2_CM" name="CM">
          <gui_name language="en">CM</gui_name>
          <description language="en">Cache maintenance.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_WnR" name="WnR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Write not Read. Indicates whether the abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location.</description>
          <definition>[6]</definition>
        </bitField>
        <bitField name="DFSC">
          <gui_name language="en">DFSC</gui_name>
          <description language="en">Data Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x38 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x3C">
        <bitField name="Comment">
          <gui_name language="en">Comment</gui_name>
          <description language="en">Set to the instruction comment field value, zero extended as necessary. For the AArch32 BKPT instructions, the comment field is described as the immediate field.</description>
          <definition>[15:0]</definition>
        </bitField>
      </conditional>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-hcr_el2.html" name="HCR_EL2" size="8">
      <gui_name language="en">Hypervisor Configuration Register</gui_name>
      <description language="en">Provides configuration controls for virtualization, including defining whether various Non-secure operations are trapped to EL2.</description>
      <bitField enumerationId="HCR_EL2_MIOCNCE" name="MIOCNCE">
        <gui_name language="en">MIOCNCE</gui_name>
        <description language="en">Mismatched Inner/Outer Cacheable Non-Coherency Enable, for the Non-secure EL1&amp;0 translation regime.</description>
        <definition>[38]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TEA" name="TEA">
        <gui_name language="en">TEA</gui_name>
        <description language="en">Route synchronous External abort exceptions to EL2.</description>
        <definition>[37]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TERR" name="TERR">
        <gui_name language="en">TERR</gui_name>
        <description language="en">Trap Error record accesses.</description>
        <definition>[36]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TLOR" name="TLOR">
        <gui_name language="en">TLOR</gui_name>
        <description language="en">Trap LOR registers. Traps accesses to the LORSA_EL1, LOREA_EL1, LORN_EL1, LORC_EL1, and LORID_EL1 registers from Non-secure EL1 to EL2.</description>
        <definition>[35]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_E2H" name="E2H">
        <gui_name language="en">E2H</gui_name>
        <description language="en">EL2 Host. Enables a configuration where a Host Operating System is running in EL2, and the Host Operating System's applications are running in EL0.</description>
        <definition>[34]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_ID" name="ID">
        <gui_name language="en">ID</gui_name>
        <description language="en">Stage 2 Instruction access cacheability disable. For the Non-secure EL1&amp;0 translation regime, when HCR_EL2.VM==1, this control forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable.</description>
        <definition>[33]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_CD" name="CD">
        <gui_name language="en">CD</gui_name>
        <description language="en">Stage 2 Data access cacheability disable. For the Non-secure EL1&amp;0 translation regime, when HCR_EL2.VM==1, this control forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable.</description>
        <definition>[32]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_RW" name="RW">
        <gui_name language="en">RW</gui_name>
        <description language="en">Execution state control for lower Exception levels:</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TRVM" name="TRVM">
        <gui_name language="en">TRVM</gui_name>
        <description language="en">Trap Reads of Virtual Memory controls. Traps Non-secure EL1 reads of the virtual memory control registers to EL2, from both Execution states.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_HCD" name="HCD">
        <gui_name language="en">HCD</gui_name>
        <description language="en">HVC instruction disable. Disables Non-secure state execution of HVC instructions, from both Execution states.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TDZ" name="TDZ">
        <gui_name language="en">TDZ</gui_name>
        <description language="en">Trap DC ZVA instructions. Traps Non-secure EL0 and EL1 execution of DC ZVA instructions to EL2, from AArch64 state only.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TGE" name="TGE">
        <gui_name language="en">TGE</gui_name>
        <description language="en">Trap General Exceptions, from Non-secure EL0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TVM" name="TVM">
        <gui_name language="en">TVM</gui_name>
        <description language="en">Trap Virtual Memory controls. Traps Non-secure EL1 writes to the virtual memory control registers to EL2, from both Execution states.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TTLB" name="TTLB">
        <gui_name language="en">TTLB</gui_name>
        <description language="en">Trap TLB maintenance instructions. Traps Non-secure EL1 execution of TLB maintenance instructions to EL2, from both Execution states.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TPU" name="TPU">
        <gui_name language="en">TPU</gui_name>
        <description language="en">Trap cache maintenance instructions that operate to the Point of Unification. Traps execution of those cache maintenance instructions at Non-secure EL1 or EL0 using AArch64, and at Non-secure EL1 using AArch32, to EL2.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TPCP" name="TPCP">
        <gui_name language="en">TPCP</gui_name>
        <description language="en">Trap data or unified cache maintenance instructions that operate to the Point of Coherency or Persistence. Traps execution of those cache maintenance instructions at Non-secure EL1 or EL0 using AArch64, and at Non-secure EL1 using AArch32, to EL2.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TSW" name="TSW">
        <gui_name language="en">TSW</gui_name>
        <description language="en">Trap data or unified cache maintenance instructions that operate by Set/Way. Traps execution of those cache maintenance instructions at Non-secure EL1 using AArch64, and at Non-secure EL1 using AArch32, to EL2.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TACR" name="TACR">
        <gui_name language="en">TACR</gui_name>
        <description language="en">Trap Auxiliary Control Registers. Traps Non-secure EL1 accesses to the Auxiliary Control Registers to EL2, from both Execution states.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TIDCP" name="TIDCP">
        <gui_name language="en">TIDCP</gui_name>
        <description language="en">Trap IMPLEMENTATION DEFINED functionality. Traps Non-secure EL1 accesses to the encodings reserved for IMPLEMENTATION DEFINED functionality to EL2.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TSC" name="TSC">
        <gui_name language="en">TSC</gui_name>
        <description language="en">Trap SMC instructions. Traps Non-secure EL1 execution of SMC instructions to EL2, from both Execution states.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TID3" name="TID3">
        <gui_name language="en">TID3</gui_name>
        <description language="en">Trap ID group 3.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TID2" name="TID2">
        <gui_name language="en">TID2</gui_name>
        <description language="en">Trap ID group 2.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TID1" name="TID1">
        <gui_name language="en">TID1</gui_name>
        <description language="en">Trap ID group 1.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TID0" name="TID0">
        <gui_name language="en">TID0</gui_name>
        <description language="en">Trap ID group 0.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TWE" name="TWE">
        <gui_name language="en">TWE</gui_name>
        <description language="en">Traps Non-secure EL0 and EL1 execution of WFE instructions to EL2, from both Execution states.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TWI" name="TWI">
        <gui_name language="en">TWI</gui_name>
        <description language="en">Traps Non-secure EL0 and EL1 execution of WFI instructions to EL2, from both Execution states.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField name="DC">
        <gui_name language="en">DC</gui_name>
        <description language="en">This field is permitted to be cached in a TLB.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_BSU" name="BSU">
        <gui_name language="en">BSU</gui_name>
        <description language="en">Barrier Shareability upgrade.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_FB" name="FB">
        <gui_name language="en">FB</gui_name>
        <description language="en">Force broadcast.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_VSE" name="VSE">
        <gui_name language="en">VSE</gui_name>
        <description language="en">Virtual SError interrupt.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_VI" name="VI">
        <gui_name language="en">VI</gui_name>
        <description language="en">Virtual IRQ Interrupt.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_VF" name="VF">
        <gui_name language="en">VF</gui_name>
        <description language="en">Virtual FIQ Interrupt.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_AMO" name="AMO">
        <gui_name language="en">AMO</gui_name>
        <description language="en">Physical SError interrupt routing.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_IMO" name="IMO">
        <gui_name language="en">IMO</gui_name>
        <description language="en">Physical IRQ Routing.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_FMO" name="FMO">
        <gui_name language="en">FMO</gui_name>
        <description language="en">Physical FIQ Routing.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_PTW" name="PTW">
        <gui_name language="en">PTW</gui_name>
        <description language="en">Protected Table Walk. In the Non-secure EL1&amp;0 translation regime, a translation table access made as part of a stage 1 translation table walk is subject to a stage 2 translation. The combining of the memory type attributes from the two stages of translation means the access might be made to a type of Device memory.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_SWIO" name="SWIO">
        <gui_name language="en">SWIO</gui_name>
        <description language="en">Set/Way Invalidation Override.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_VM" name="VM">
        <gui_name language="en">VM</gui_name>
        <description language="en">Virtualization enable. Enables stage 2 address translation for the Non-secure EL1&amp;0 translation regime.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-tcr_el2.html" name="TCR_EL2" size="8">
      <gui_name language="en">Translation Control Register (EL2)</gui_name>
      <description language="en">The control register for stage 1 of the EL2, or EL2&amp;0, translation regime...</description>
      <bitField enumerationId="TCR_EL2_TG0" name="TG0">
        <gui_name language="en">TG0</gui_name>
        <description language="en">Granule size for the TTBR0_EL2.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_SH0" name="SH0">
        <gui_name language="en">SH0</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_ORGN0" name="ORGN0">
        <gui_name language="en">ORGN0</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_IRGN0" name="IRGN0">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField name="T0SZ">
        <gui_name language="en">T0SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by TTBR0_EL2. The region size is 2^(64-T0SZ) bytes.</description>
        <definition>[5:0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="CPTR_EL2_TCPAC">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to CPACR_EL1 and CPACR are trapped to EL2." name="Non_secure_EL1_accesses_to_CPACR_EL1_and_CPACR_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_EC">
    <tcf:enumItem description="Unknown reason." name="Unknown_reason" number="0"/>
    <tcf:enumItem description="Trapped WFI or WFE instruction execution..." name="Trapped_WFI_or_WFE_instruction_execution" number="1"/>
    <tcf:enumItem description="Trapped MCR or MRC access with (coproc==1111) that is not reported using EC 0b000000." name="Trapped_MCR_or_MRC_access_with_coproc_1111_that_is_not_reported_using_EC_0b000000" number="3"/>
    <tcf:enumItem description="Trapped MCRR or MRRC access with (coproc==1111) that is not reported using EC 0b000000." name="Trapped_MCRR_or_MRRC_access_with_coproc_1111_that_is_not_reported_using_EC_0b000000" number="4"/>
    <tcf:enumItem description="Trapped MCR or MRC access with (coproc==1110)." name="Trapped_MCR_or_MRC_access_with_coproc_1110" number="5"/>
    <tcf:enumItem description="Trapped LDC or STC access..." name="Trapped_LDC_or_STC_access" number="6"/>
    <tcf:enumItem description="Access to SVE, Advanced SIMD, or floating-point functionality trapped by CPACR_EL1.FPEN, CPTR_EL2.FPEN, CPTR_EL2.TFP, or CPTR_EL3.TFP control..." name="Access_to_SVE_Advanced_SIMD_or_floating_point_functionality_trapped_by_CPACR_EL1" number="7"/>
    <tcf:enumItem description="Trapped VMRS access, from ID group trap, that is not reported using EC 0b000111." name="Trapped_VMRS_access_from_ID_group_trap_that_is_not_reported_using_EC_0b000111" number="8"/>
    <tcf:enumItem description="Trapped MRRC access with (coproc==1110)." name="Trapped_MRRC_access_with_coproc_1110" number="12"/>
    <tcf:enumItem description="Illegal Execution state." name="Illegal_Execution_state" number="14"/>
    <tcf:enumItem description="SVC instruction execution in AArch32 state..." name="SVC_instruction_execution_in_AArch32_state" number="17"/>
    <tcf:enumItem description="HVC instruction execution in AArch32 state, when HVC is not disabled." name="HVC_instruction_execution_in_AArch32_state_when_HVC_is_not_disabled" number="18"/>
    <tcf:enumItem description="SMC instruction execution in AArch32 state, when SMC is not disabled..." name="SMC_instruction_execution_in_AArch32_state_when_SMC_is_not_disabled" number="19"/>
    <tcf:enumItem description="SVC instruction execution in AArch64 state." name="SVC_instruction_execution_in_AArch64_state" number="21"/>
    <tcf:enumItem description="HVC instruction execution in AArch64 state, when HVC is not disabled." name="HVC_instruction_execution_in_AArch64_state_when_HVC_is_not_disabled" number="22"/>
    <tcf:enumItem description="SMC instruction execution in AArch64 state, when SMC is not disabled..." name="SMC_instruction_execution_in_AArch64_state_when_SMC_is_not_disabled" number="23"/>
    <tcf:enumItem description="Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC 0b000000, 0b000001 or 0b000111..." name="Trapped_MSR_MRS_or_System_instruction_execution_in_AArch64_state_that_is_not_reported_using_EC_0b000000_0b000001_or_0b000111" number="24"/>
    <tcf:enumItem description="Access to SVE functionality trapped as a result of CPACR_EL1.ZEN, CPTR_EL2.ZEN, CPTR_EL2.TZ, or CPTR_EL3.EZ, that is not reported using EC 0b000000..." name="Access_to_SVE_functionality_trapped_as_a_result_of_CPACR_EL1" number="25"/>
    <tcf:enumItem description="Instruction Abort from a lower Exception level,  that might be using AArch32 or AArch64..." name="Instruction_Abort_from_a_lower_Exception_level_that_might_be_using_AArch32_or_AArch64" number="32"/>
    <tcf:enumItem description="Instruction Abort taken without a change in Exception level..." name="Instruction_Abort_taken_without_a_change_in_Exception_level" number="33"/>
    <tcf:enumItem description="PC alignment fault exception." name="PC_alignment_fault_exception" number="34"/>
    <tcf:enumItem description="Data Abort from a lower Exception level,  that might be using AArch32 or AArch64..." name="Data_Abort_from_a_lower_Exception_level_that_might_be_using_AArch32_or_AArch64" number="36"/>
    <tcf:enumItem description="Data Abort taken without a change in Exception level..." name="Data_Abort_taken_without_a_change_in_Exception_level" number="37"/>
    <tcf:enumItem description="SP alignment fault exception." name="SP_alignment_fault_exception" number="38"/>
    <tcf:enumItem description="Trapped floating-point exception taken from AArch32 state..." name="Trapped_floating_point_exception_taken_from_AArch32_state" number="40"/>
    <tcf:enumItem description="Trapped floating-point exception taken from AArch64 state..." name="Trapped_floating_point_exception_taken_from_AArch64_state" number="44"/>
    <tcf:enumItem description="SError interrupt." name="SError_interrupt" number="47"/>
    <tcf:enumItem description="Breakpoint exception from a lower Exception level,  that might be using AArch32 or AArch64." name="Breakpoint_exception_from_a_lower_Exception_level_that_might_be_using_AArch32_or_AArch64" number="48"/>
    <tcf:enumItem description="Breakpoint exception taken without a change in Exception level." name="Breakpoint_exception_taken_without_a_change_in_Exception_level" number="49"/>
    <tcf:enumItem description="Software Step exception from a lower Exception level,  that might be using AArch32 or AArch64." name="Software_Step_exception_from_a_lower_Exception_level_that_might_be_using_AArch32_or_AArch64" number="50"/>
    <tcf:enumItem description="Software Step exception taken without a change in Exception level." name="Software_Step_exception_taken_without_a_change_in_Exception_level" number="51"/>
    <tcf:enumItem description="Watchpoint exception from a lower Exception level,  that might be using AArch32 or AArch64." name="Watchpoint_exception_from_a_lower_Exception_level_that_might_be_using_AArch32_or_AArch64" number="52"/>
    <tcf:enumItem description="Watchpoint exception taken without a change in Exception level." name="Watchpoint_exception_taken_without_a_change_in_Exception_level" number="53"/>
    <tcf:enumItem description="BKPT instruction execution in AArch32 state." name="BKPT_instruction_execution_in_AArch32_state" number="56"/>
    <tcf:enumItem description="Vector Catch exception from AArch32 state..." name="Vector_Catch_exception_from_AArch32_state" number="58"/>
    <tcf:enumItem description="BRK instruction execution in AArch64 state..." name="BRK_instruction_execution_in_AArch64_state" number="60"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IL">
    <tcf:enumItem description="16-bit instruction trapped." name="_16_bit_instruction_trapped" number="0"/>
    <tcf:enumItem description="32-bit instruction trapped. This value is also used when the exception is one of the following..." name="_32_bit_instruction_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_CV">
    <tcf:enumItem description="The COND field is not valid." name="The_COND_field_is_not_valid" number="0"/>
    <tcf:enumItem description="The COND field is valid." name="The_COND_field_is_valid" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_TI">
    <tcf:enumItem description="WFI trapped." name="WFI_trapped" number="0"/>
    <tcf:enumItem description="WFE trapped." name="WFE_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_Direction">
    <tcf:enumItem description="Write to System register space. MCR instruction." name="Write_to_System_register_space" number="0"/>
    <tcf:enumItem description="Read from System register space. MRC or VMRS instruction." name="Read_from_System_register_space" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_Offset">
    <tcf:enumItem description="Subtract offset." name="Subtract_offset" number="0"/>
    <tcf:enumItem description="Add offset." name="Add_offset" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_AM">
    <tcf:enumItem description="Immediate unindexed." name="Immediate_unindexed" number="0"/>
    <tcf:enumItem description="Immediate post-indexed." name="Immediate_post_indexed" number="1"/>
    <tcf:enumItem description="Immediate offset." name="Immediate_offset" number="2"/>
    <tcf:enumItem description="Immediate pre-indexed." name="Immediate_pre_indexed" number="3"/>
    <tcf:enumItem description="Literal unindexed..." name="Literal_unindexed" number="4"/>
    <tcf:enumItem description="Literal offset..." name="Literal_offset" number="6"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_CCKNOWNPASS">
    <tcf:enumItem description="The instruction was unconditional, or was conditional and passed its condition code check." name="The_instruction_was_unconditional_or_was_conditional_and_passed_its_condition_code_check" number="0"/>
    <tcf:enumItem description="The instruction was conditional, and might have failed its condition code check." name="The_instruction_was_conditional_and_might_have_failed_its_condition_code_check" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_SET">
    <tcf:enumItem description="Recoverable error (UER)." name="Recoverable_error_UER" number="0"/>
    <tcf:enumItem description="Restartable error (UEO)." name="Restartable_error_UEO" number="1"/>
    <tcf:enumItem description="Uncontainable error (UC)." name="Uncontainable_error_UC" number="2"/>
    <tcf:enumItem description="Corrected error (CE)." name="Corrected_error_CE" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_FnV">
    <tcf:enumItem description="FAR is valid." name="FAR_is_valid" number="0"/>
    <tcf:enumItem description="FAR is not valid, and holds an UNKNOWN value." name="FAR_is_not_valid_and_holds_an_UNKNOWN_value" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_S1PTW">
    <tcf:enumItem description="Fault not on a stage 2 translation for a stage 1 translation table walk." name="Fault_not_on_a_stage_2_translation_for_a_stage_1_translation_table_walk" number="0"/>
    <tcf:enumItem description="Fault on the stage 2 translation of an access for a stage 1 translation table walk." name="Fault_on_the_stage_2_translation_of_an_access_for_a_stage_1_translation_table_walk" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IFSC">
    <tcf:enumItem description="Address size fault, level 0 of translation or translation table base register" name="Address_size_fault_level_0_of_translation_or_translation_table_base_register" number="0"/>
    <tcf:enumItem description="Address size fault, level 1" name="Address_size_fault_level_1" number="1"/>
    <tcf:enumItem description="Address size fault, level 2" name="Address_size_fault_level_2" number="2"/>
    <tcf:enumItem description="Address size fault, level 3" name="Address_size_fault_level_3" number="3"/>
    <tcf:enumItem description="Translation fault, level 0" name="Translation_fault_level_0" number="4"/>
    <tcf:enumItem description="Translation fault, level 1" name="Translation_fault_level_1" number="5"/>
    <tcf:enumItem description="Translation fault, level 2" name="Translation_fault_level_2" number="6"/>
    <tcf:enumItem description="Translation fault, level 3" name="Translation_fault_level_3" number="7"/>
    <tcf:enumItem description="Access flag fault, level 1" name="Access_flag_fault_level_1" number="9"/>
    <tcf:enumItem description="Access flag fault, level 2" name="Access_flag_fault_level_2" number="10"/>
    <tcf:enumItem description="Access flag fault, level 3" name="Access_flag_fault_level_3" number="11"/>
    <tcf:enumItem description="Permission fault, level 1" name="Permission_fault_level_1" number="13"/>
    <tcf:enumItem description="Permission fault, level 2" name="Permission_fault_level_2" number="14"/>
    <tcf:enumItem description="Permission fault, level 3" name="Permission_fault_level_3" number="15"/>
    <tcf:enumItem description="Synchronous External abort, not on translation table walk" name="Synchronous_External_abort_not_on_translation_table_walk" number="16"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access, not on translation table walk" name="Synchronous_parity_or_ECC_error_on_memory_access_not_on_translation_table_walk" number="24"/>
    <tcf:enumItem description="Synchronous External abort, on translation table walk, level 0" name="Synchronous_External_abort_on_translation_table_walk_level_0" number="20"/>
    <tcf:enumItem description="Synchronous External abort, on translation table walk, level 1" name="Synchronous_External_abort_on_translation_table_walk_level_1" number="21"/>
    <tcf:enumItem description="Synchronous External abort, on translation table walk, level 2" name="Synchronous_External_abort_on_translation_table_walk_level_2" number="22"/>
    <tcf:enumItem description="Synchronous External abort, on translation table walk, level 3" name="Synchronous_External_abort_on_translation_table_walk_level_3" number="23"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 0" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_0" number="28"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 1" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_1" number="29"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 2" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_2" number="30"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 3" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_3" number="31"/>
    <tcf:enumItem description="TLB conflict abort" name="TLB_conflict_abort" number="48"/>
    <tcf:enumItem description="Unsupported atomic hardware update fault, if the implementation includes . Otherwise reserved." name="Unsupported_atomic_hardware_update_fault_if_the_implementation_includes" number="49"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_ISV">
    <tcf:enumItem description="No valid instruction syndrome. ISS[23:14] are RES0." name="No_valid_instruction_syndrome" number="0"/>
    <tcf:enumItem description="ISS[23:14] hold a valid instruction syndrome." name="ISS_23_14_hold_a_valid_instruction_syndrome" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_SAS">
    <tcf:enumItem description="Byte" name="Byte" number="0"/>
    <tcf:enumItem description="Halfword" name="Halfword" number="1"/>
    <tcf:enumItem description="Word" name="Word" number="2"/>
    <tcf:enumItem description="Doubleword" name="Doubleword" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_SSE">
    <tcf:enumItem description="Sign-extension not required." name="Sign_extension_not_required" number="0"/>
    <tcf:enumItem description="Data item must be sign-extended." name="Data_item_must_be_sign_extended" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_SF">
    <tcf:enumItem description="Instruction loads/stores a 32-bit wide register." name="Instruction_loads_stores_a_32_bit_wide_register" number="0"/>
    <tcf:enumItem description="Instruction loads/stores a 64-bit wide register." name="Instruction_loads_stores_a_64_bit_wide_register" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_AR">
    <tcf:enumItem description="Instruction did not have acquire/release semantics." name="Instruction_did_not_have_acquire_release_semantics" number="0"/>
    <tcf:enumItem description="Instruction did have acquire/release semantics." name="Instruction_did_have_acquire_release_semantics" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_CM">
    <tcf:enumItem description="The Data Abort was not generated by the execution of one of the system instructions identified in the description of value 1." name="The_Data_Abort_was_not_generated_by_the_execution_of_one_of_the_system_instructions_identified_in_the_description_of_value_1" number="0"/>
    <tcf:enumItem description="The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1." name="The_Data_Abort_was_generated_by_either_the_execution_of_a_cache_maintenance_instruction_or_by_a_synchronous_fault_on_the_execution_of_an_address_translation_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_WnR">
    <tcf:enumItem description="Abort caused by an instruction reading from a memory location." name="Abort_caused_by_an_instruction_reading_from_a_memory_location" number="0"/>
    <tcf:enumItem description="Abort caused by an instruction writing to a memory location." name="Abort_caused_by_an_instruction_writing_to_a_memory_location" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_DFSC">
    <tcf:enumItem description="Address size fault, level 0 of translation or translation table base register" name="Address_size_fault_level_0_of_translation_or_translation_table_base_register" number="0"/>
    <tcf:enumItem description="Address size fault, level 1" name="Address_size_fault_level_1" number="1"/>
    <tcf:enumItem description="Address size fault, level 2" name="Address_size_fault_level_2" number="2"/>
    <tcf:enumItem description="Address size fault, level 3" name="Address_size_fault_level_3" number="3"/>
    <tcf:enumItem description="Translation fault, level 0" name="Translation_fault_level_0" number="4"/>
    <tcf:enumItem description="Translation fault, level 1" name="Translation_fault_level_1" number="5"/>
    <tcf:enumItem description="Translation fault, level 2" name="Translation_fault_level_2" number="6"/>
    <tcf:enumItem description="Translation fault, level 3" name="Translation_fault_level_3" number="7"/>
    <tcf:enumItem description="Access flag fault, level 1" name="Access_flag_fault_level_1" number="9"/>
    <tcf:enumItem description="Access flag fault, level 2" name="Access_flag_fault_level_2" number="10"/>
    <tcf:enumItem description="Access flag fault, level 3" name="Access_flag_fault_level_3" number="11"/>
    <tcf:enumItem description="Permission fault, level 1" name="Permission_fault_level_1" number="13"/>
    <tcf:enumItem description="Permission fault, level 2" name="Permission_fault_level_2" number="14"/>
    <tcf:enumItem description="Permission fault, level 3" name="Permission_fault_level_3" number="15"/>
    <tcf:enumItem description="Synchronous External abort, not on translation table walk" name="Synchronous_External_abort_not_on_translation_table_walk" number="16"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access, not on translation table walk" name="Synchronous_parity_or_ECC_error_on_memory_access_not_on_translation_table_walk" number="24"/>
    <tcf:enumItem description="Synchronous External abort, on translation table walk, level 0" name="Synchronous_External_abort_on_translation_table_walk_level_0" number="20"/>
    <tcf:enumItem description="Synchronous External abort, on translation table walk, level 1" name="Synchronous_External_abort_on_translation_table_walk_level_1" number="21"/>
    <tcf:enumItem description="Synchronous External abort, on translation table walk, level 2" name="Synchronous_External_abort_on_translation_table_walk_level_2" number="22"/>
    <tcf:enumItem description="Synchronous External abort, on translation table walk, level 3" name="Synchronous_External_abort_on_translation_table_walk_level_3" number="23"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 0" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_0" number="28"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 1" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_1" number="29"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 2" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_2" number="30"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 3" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_3" number="31"/>
    <tcf:enumItem description="Alignment fault" name="Alignment_fault" number="33"/>
    <tcf:enumItem description="TLB conflict abort" name="TLB_conflict_abort" number="48"/>
    <tcf:enumItem description="Unsupported atomic hardware update fault, if the implementation includes . Otherwise reserved." name="Unsupported_atomic_hardware_update_fault_if_the_implementation_includes" number="49"/>
    <tcf:enumItem description="IMPLEMENTATION DEFINED fault (Lockdown)" name="IMPLEMENTATION_DEFINED_fault_Lockdown" number="52"/>
    <tcf:enumItem description="IMPLEMENTATION DEFINED fault (Unsupported Exclusive or Atomic access)" name="IMPLEMENTATION_DEFINED_fault_Unsupported_Exclusive_or_Atomic_access" number="53"/>
    <tcf:enumItem description="Section Domain Fault, used only for faults reported in the PAR_EL1" name="Section_Domain_Fault_used_only_for_faults_reported_in_the_PAR_EL1" number="61"/>
    <tcf:enumItem description="Page Domain Fault, used only for faults reported in the PAR_EL1" name="Page_Domain_Fault_used_only_for_faults_reported_in_the_PAR_EL1" number="62"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_TFV">
    <tcf:enumItem description="The IDF, IXF, UFF, OFF, DZF, and IOF bits do not hold valid information about trapped floating-point exceptions and are UNKNOWN." name="The_IDF_IXF_UFF_OFF_DZF_and_IOF_bits_do_not_hold_valid_information_about_trapped_floating_point_exceptions_and_are_UNKNOWN" number="0"/>
    <tcf:enumItem description="One or more floating-point exceptions occurred during an operation performed while executing the reported instruction. The IDF, IXF, UFF, OFF, DZF, and IOF bits indicate trapped floating-point exceptions that occurred. For more information see ." name="One_or_more_floating_point_exceptions_occurred_during_an_operation_performed_while_executing_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IDF">
    <tcf:enumItem description="Input denormal floating-point exception has not occurred." name="Input_denormal_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Input denormal floating-point exception occurred during execution of the reported instruction." name="Input_denormal_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IXF">
    <tcf:enumItem description="Inexact floating-point exception has not occurred." name="Inexact_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Inexact floating-point exception occurred during execution of the reported instruction." name="Inexact_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_UFF">
    <tcf:enumItem description="Underflow floating-point exception has not occurred." name="Underflow_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Underflow floating-point exception occurred during execution of the reported instruction." name="Underflow_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_OFF">
    <tcf:enumItem description="Overflow floating-point exception has not occurred." name="Overflow_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Overflow floating-point exception occurred during execution of the reported instruction." name="Overflow_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_DZF">
    <tcf:enumItem description="Divide by Zero floating-point exception has not occurred." name="Divide_by_Zero_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Divide by Zero floating-point exception occurred during execution of the reported instruction." name="Divide_by_Zero_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IOF">
    <tcf:enumItem description="Invalid Operation floating-point exception has not occurred." name="Invalid_Operation_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Invalid Operation floating-point exception occurred during execution of the reported instruction." name="Invalid_Operation_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IDS">
    <tcf:enumItem description="Bits[23:0] of the ISS field are defined in this description." name="Bits_23_0_of_the_ISS_field_are_defined_in_this_description" number="0"/>
    <tcf:enumItem description="Bits[23:0] of the ISS field holds IMPLEMENTATION DEFINED syndrome information that can be used to provide additional information about the SError interrupt." name="Bits_23_0_of_the_ISS_field_holds_IMPLEMENTATION_DEFINED_syndrome_information_that_can_be_used_to_provide_additional_information_about_the_SError_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IESB">
    <tcf:enumItem description="The SError interrupt was either not synchronized by the implicit error synchronization event or not taken immediately." name="The_SError_interrupt_was_either_not_synchronized_by_the_implicit_error_synchronization_event_or_not_taken_immediately" number="0"/>
    <tcf:enumItem description="The SError interrupt was synchronized by the implicit error synchronization event and taken immediately." name="The_SError_interrupt_was_synchronized_by_the_implicit_error_synchronization_event_and_taken_immediately" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_EX">
    <tcf:enumItem description="An instruction other than a Load-Exclusive instruction was stepped." name="An_instruction_other_than_a_Load_Exclusive_instruction_was_stepped" number="0"/>
    <tcf:enumItem description="A Load-Exclusive instruction was stepped." name="A_Load_Exclusive_instruction_was_stepped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_MIOCNCE">
    <tcf:enumItem description="For the Non-secure EL1&amp;0 translation regime, for permitted accesses to a memory location that use a common definition of the Shareability and Cacheability of the location, there must be no loss of coherency if the Inner Cacheability attribute for those accesses differs from the Outer Cacheability attribute." name="For_the_Non_secure_EL1_0_translation_regime_for_permitted_accesses_to_a_memory_location_that_use_a_common_definition_of_the_Shareability_and_Cacheability_of_the_location_there_must_be_no_loss_of_coherency_if_the_Inner_Cacheability_attribute_for_those_accesses_differs_from_the_Outer_Cacheability_attribute" number="0"/>
    <tcf:enumItem description="For the Non-secure EL1&amp;0 translation regime, for permitted accesses to a memory location that use a common definition of the Shareability and Cacheability of the location, there might be a loss of coherency if the Inner Cacheability attribute for those accesses differs from the Outer Cacheability attribute." name="For_the_Non_secure_EL1_0_translation_regime_for_permitted_accesses_to_a_memory_location_that_use_a_common_definition_of_the_Shareability_and_Cacheability_of_the_location_there_might_be_a_loss_of_coherency_if_the_Inner_Cacheability_attribute_for_those_accesses_differs_from_the_Outer_Cacheability_attribute" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TEA">
    <tcf:enumItem description="Does not route synchronous External abort exceptions from Non-secure EL0 and EL1 to EL2." name="Does_not_route_synchronous_External_abort_exceptions_from_Non_secure_EL0_and_EL1_to_EL2" number="0"/>
    <tcf:enumItem description="Route synchronous External abort exceptions from Non-secure EL0 and EL1 to EL2, if not routed to EL3." name="Route_synchronous_External_abort_exceptions_from_Non_secure_EL0_and_EL1_to_EL2_if_not_routed_to_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TERR">
    <tcf:enumItem description="Does not trap accesses to error record registers from Non-secure EL1 to EL2." name="Does_not_trap_accesses_to_error_record_registers_from_Non_secure_EL1_to_EL2" number="0"/>
    <tcf:enumItem description="Accesses to the ER* registers from Non-secure EL1 generate a Trap exception to EL2." name="Accesses_to_the_ER_registers_from_Non_secure_EL1_generate_a_Trap_exception_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TLOR">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to the LOR registers are trapped to EL2." name="Non_secure_EL1_accesses_to_the_LOR_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_E2H">
    <tcf:enumItem description="EL2 is running a hypervisor." name="EL2_is_running_a_hypervisor" number="0"/>
    <tcf:enumItem description="EL2 is running a Host Operating System." name="EL2_is_running_a_Host_Operating_System" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_ID">
    <tcf:enumItem description="This control has no effect on stage 2 of the Non-secure EL1&amp;0 translation regime." name="This_control_has_no_effect_on_stage_2_of_the_Non_secure_EL1_0_translation_regime" number="0"/>
    <tcf:enumItem description="For the Non-secure EL1&amp;0 translation regime, forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable." name="For_the_Non_secure_EL1_0_translation_regime_forces_all_stage_2_translations_for_instruction_accesses_to_Normal_memory_to_be_Non_cacheable" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_CD">
    <tcf:enumItem description="This control has no effect on stage 2 of the Non-secure EL1&amp;0 translation regime for data accesses and translation table walks." name="This_control_has_no_effect_on_stage_2_of_the_Non_secure_EL1_0_translation_regime_for_data_accesses_and_translation_table_walks" number="0"/>
    <tcf:enumItem description="For the Non-secure EL1&amp;0 translation regime, forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable." name="For_the_Non_secure_EL1_0_translation_regime_forces_all_stage_2_translations_for_data_accesses_and_translation_table_walks_to_Normal_memory_to_be_Non_cacheable" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_RW">
    <tcf:enumItem description="Lower levels are all AArch32." name="Lower_levels_are_all_AArch32" number="0"/>
    <tcf:enumItem description="The Execution state for EL1 is AArch64. The Execution state for EL0 is determined by the current value of PSTATE.nRW when executing at EL0." name="The_Execution_state_for_EL1_is_AArch64" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TRVM">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 read accesses to the specified Virtual Memory controls are trapped to EL2." name="Non_secure_EL1_read_accesses_to_the_specified_Virtual_Memory_controls_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_HCD">
    <tcf:enumItem description="HVC instruction execution is enabled at EL2 and Non-secure EL1." name="HVC_instruction_execution_is_enabled_at_EL2_and_Non_secure_EL1" number="0"/>
    <tcf:enumItem description="HVC instructions are UNDEFINED at EL2 and Non-secure EL1. Any resulting exception is taken to the Exception level at which the HVC instruction is executed." name="HVC_instructions_are_UNDEFINED_at_EL2_and_Non_secure_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TDZ">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="In AArch64 state, any attempt to execute a DC ZVA instruction at Non-secure EL1, or at Non-secure EL0 when the instruction is not UNDEFINED at EL0, is trapped to EL2..." name="In_AArch64_state_any_attempt_to_execute_a_DC_ZVA_instruction_at_Non_secure_EL1_or_at_Non_secure_EL0_when_the_instruction_is_not_UNDEFINED_at_EL0_is_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TGE">
    <tcf:enumItem description="This control has no effect on execution at EL0." name="This_control_has_no_effect_on_execution_at_EL0" number="0"/>
    <tcf:enumItem description="When the value of SCR_EL3.NS is 0, this control has no effect on execution at EL0..." name="When_the_value_of_SCR_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TVM">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 write accesses to the specified EL1 virtual memory control registers are trapped to EL2." name="Non_secure_EL1_write_accesses_to_the_specified_EL1_virtual_memory_control_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TTLB">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 execution of the specified TLB maintenance instructions are trapped to EL2." name="Non_secure_EL1_execution_of_the_specified_TLB_maintenance_instructions_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TPU">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure execution of the specified instructions is trapped to EL2." name="Non_secure_execution_of_the_specified_instructions_is_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TPCP">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure execution of the specified instructions is trapped to EL2." name="Non_secure_execution_of_the_specified_instructions_is_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TSW">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure execution of the specified instructions is trapped to EL2." name="Non_secure_execution_of_the_specified_instructions_is_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TACR">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to the specified registers are trapped to EL2." name="Non_secure_EL1_accesses_to_the_specified_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TIDCP">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to or execution of the specified encodings reserved for IMPLEMENTATION DEFINED functionality are trapped to EL2." name="Non_secure_EL1_accesses_to_or_execution_of_the_specified_encodings_reserved_for_IMPLEMENTATION_DEFINED_functionality_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TSC">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any attempt to execute an SMC instruction at Non-secure EL1 using AArch64 or Non-secure EL1 using AArch32 is trapped to EL2, regardless of the value of SCR_EL3.SMD." name="Any_attempt_to_execute_an_SMC_instruction_at_Non_secure_EL1_using_AArch64_or_Non_secure_EL1_using_AArch32_is_trapped_to_EL2_regardless_of_the_value_of_SCR_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TID3">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="The specified Non-secure EL1 read accesses to ID group 3 registers are trapped to EL2." name="The_specified_Non_secure_EL1_read_accesses_to_ID_group_3_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TID2">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="The specified Non-secure EL1 and EL0 accesses to ID group 2 registers are trapped to EL2." name="The_specified_Non_secure_EL1_and_EL0_accesses_to_ID_group_2_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TID1">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="The specified Non-secure EL1 read accesses to ID group 1 registers are trapped to EL2." name="The_specified_Non_secure_EL1_read_accesses_to_ID_group_1_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TID0">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="The specified Non-secure EL1 read accesses to ID group 0 registers are trapped to EL2." name="The_specified_Non_secure_EL1_read_accesses_to_ID_group_0_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TWE">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any attempt to execute a WFE instruction at Non-secure EL0 or EL1 is trapped to EL2, if the instruction would otherwise have caused the PE to enter a low-power state and it is not trapped by SCTLR.nTWE or SCTLR_EL1.nTWE." name="Any_attempt_to_execute_a_WFE_instruction_at_Non_secure_EL0_or_EL1_is_trapped_to_EL2_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state_and_it_is_not_trapped_by_SCTLR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TWI">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any attempt to execute a WFI instruction at Non-secure EL0 or EL1 is trapped to EL2, if the instruction would otherwise have caused the PE to enter a low-power state and it is not trapped by SCTLR.nTWI or SCTLR_EL1.nTWI." name="Any_attempt_to_execute_a_WFI_instruction_at_Non_secure_EL0_or_EL1_is_trapped_to_EL2_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state_and_it_is_not_trapped_by_SCTLR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_BSU">
    <tcf:enumItem description="No effect" name="No_effect" number="0"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="1"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Full system" name="Full_system" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_FB">
    <tcf:enumItem description="This field has no effect on the operation of the specified instructions." name="This_field_has_no_effect_on_the_operation_of_the_specified_instructions" number="0"/>
    <tcf:enumItem description="When one of the specified instruction is executed at Non-secure EL1, the instruction is broadcast within the Inner Shareable shareability domain." name="When_one_of_the_specified_instruction_is_executed_at_Non_secure_EL1_the_instruction_is_broadcast_within_the_Inner_Shareable_shareability_domain" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_VSE">
    <tcf:enumItem description="This mechanism is not making a virtual SError interrupt pending." name="This_mechanism_is_not_making_a_virtual_SError_interrupt_pending" number="0"/>
    <tcf:enumItem description="A virtual SError interrupt is pending because of this mechanism." name="A_virtual_SError_interrupt_is_pending_because_of_this_mechanism" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_VI">
    <tcf:enumItem description="This mechanism is not making a virtual IRQ pending." name="This_mechanism_is_not_making_a_virtual_IRQ_pending" number="0"/>
    <tcf:enumItem description="A virtual IRQ is pending because of this mechanism." name="A_virtual_IRQ_is_pending_because_of_this_mechanism" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_VF">
    <tcf:enumItem description="This mechanism is not making a virtual FIQ pending." name="This_mechanism_is_not_making_a_virtual_FIQ_pending" number="0"/>
    <tcf:enumItem description="A virtual FIQ is pending because of this mechanism." name="A_virtual_FIQ_is_pending_because_of_this_mechanism" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_AMO">
    <tcf:enumItem description="When executing at Non-secure Exception levels below EL2, physical SError interrupts are not taken to EL2..." name="When_executing_at_Non_secure_Exception_levels_below_EL2_physical_SError_interrupts_are_not_taken_to_EL2" number="0"/>
    <tcf:enumItem description="When executing at any Exception level in Non-secure state..." name="When_executing_at_any_Exception_level_in_Non_secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_IMO">
    <tcf:enumItem description="When executing at Non-secure Exception levels below EL2, physical IRQ interrupts are not taken to EL2..." name="When_executing_at_Non_secure_Exception_levels_below_EL2_physical_IRQ_interrupts_are_not_taken_to_EL2" number="0"/>
    <tcf:enumItem description="When executing at any Exception level in Non-secure state: " name="When_executing_at_any_Exception_level_in_Non_secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_FMO">
    <tcf:enumItem description="When executing at Non-secure Exception levels below EL2, physical FIQ interrupts are not taken to EL2..." name="When_executing_at_Non_secure_Exception_levels_below_EL2_physical_FIQ_interrupts_are_not_taken_to_EL2" number="0"/>
    <tcf:enumItem description="When executing at any Exception level in Non-secure state..." name="When_executing_at_any_Exception_level_in_Non_secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_PTW">
    <tcf:enumItem description="The translation table walk occurs as if it is to Normal Non-cacheable memory. This means it can be made speculatively." name="The_translation_table_walk_occurs_as_if_it_is_to_Normal_Non_cacheable_memory" number="0"/>
    <tcf:enumItem description="The memory access generates a stage 2 Permission fault." name="The_memory_access_generates_a_stage_2_Permission_fault" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_SWIO">
    <tcf:enumItem description="This control has no effect on the operation of data cache invalidate by set/way instructions." name="This_control_has_no_effect_on_the_operation_of_data_cache_invalidate_by_set_way_instructions" number="0"/>
    <tcf:enumItem description="Data cache invalidate by set/way instructions perform a data cache clean and invalidate by set/way." name="Data_cache_invalidate_by_set_way_instructions_perform_a_data_cache_clean_and_invalidate_by_set_way" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_VM">
    <tcf:enumItem description="Non-secure EL1&amp;0 stage 2 address translation disabled." name="Non_secure_EL1_0_stage_2_address_translation_disabled" number="0"/>
    <tcf:enumItem description="Non-secure EL1&amp;0 stage 2 address translation enabled." name="Non_secure_EL1_0_stage_2_address_translation_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_TG0">
    <tcf:enumItem description="4KB" name="_4KB" number="0"/>
    <tcf:enumItem description="64KB" name="_64KB" number="1"/>
    <tcf:enumItem description="16KB" name="_16KB" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
</register_list>
