--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Microprocessor.twx Microprocessor.ncd -o Microprocessor.twr
Microprocessor.pcf -ucf Microprocessor.ucf

Design file:              Microprocessor.ncd
Physical constraint file: Microprocessor.pcf
Device,package,speed:     xc3s50an,tqg144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock frequency_2
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    3.885(R)|    2.952(R)|clock_OBUF        |   0.000|
instruction<1>|    4.834(R)|    3.008(R)|clock_OBUF        |   0.000|
instruction<2>|    4.525(R)|    3.293(R)|clock_OBUF        |   0.000|
instruction<3>|    4.040(R)|    3.305(R)|clock_OBUF        |   0.000|
instruction<4>|    4.441(R)|    1.063(R)|clock_OBUF        |   0.000|
instruction<5>|    4.386(R)|    0.962(R)|clock_OBUF        |   0.000|
instruction<6>|    4.311(R)|    3.365(R)|clock_OBUF        |   0.000|
instruction<7>|    4.493(R)|    3.253(R)|clock_OBUF        |   0.000|
reset         |   -0.562(R)|    3.263(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Setup/Hold to clock frequency_4
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    4.523(R)|    2.145(R)|clock_OBUF        |   0.000|
instruction<1>|    5.472(R)|    2.201(R)|clock_OBUF        |   0.000|
instruction<2>|    5.163(R)|    2.486(R)|clock_OBUF        |   0.000|
instruction<3>|    4.678(R)|    2.498(R)|clock_OBUF        |   0.000|
instruction<4>|    5.079(R)|    0.256(R)|clock_OBUF        |   0.000|
instruction<5>|    5.024(R)|    0.155(R)|clock_OBUF        |   0.000|
instruction<6>|    4.949(R)|    2.558(R)|clock_OBUF        |   0.000|
instruction<7>|    5.131(R)|    2.446(R)|clock_OBUF        |   0.000|
reset         |    0.076(R)|    2.456(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Clock frequency_2 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|   10.545(R)|clock_OBUF        |   0.000|
instruction_address<1>|   10.721(R)|clock_OBUF        |   0.000|
instruction_address<2>|   10.686(R)|clock_OBUF        |   0.000|
instruction_address<3>|   10.852(R)|clock_OBUF        |   0.000|
instruction_address<4>|   10.635(R)|clock_OBUF        |   0.000|
instruction_address<5>|   10.874(R)|clock_OBUF        |   0.000|
instruction_address<6>|   10.826(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.928(R)|clock_OBUF        |   0.000|
mem_read              |   11.327(R)|clock_OBUF        |   0.000|
mem_write             |   11.378(R)|clock_OBUF        |   0.000|
op<0>                 |    9.369(R)|clock_OBUF        |   0.000|
op<1>                 |    9.371(R)|clock_OBUF        |   0.000|
pc_high<0>            |   12.688(R)|clock_OBUF        |   0.000|
pc_high<1>            |   12.530(R)|clock_OBUF        |   0.000|
pc_high<2>            |   12.503(R)|clock_OBUF        |   0.000|
pc_high<3>            |   12.388(R)|clock_OBUF        |   0.000|
pc_high<4>            |   12.512(R)|clock_OBUF        |   0.000|
pc_high<5>            |   12.282(R)|clock_OBUF        |   0.000|
pc_high<6>            |   12.324(R)|clock_OBUF        |   0.000|
pc_low<0>             |   12.785(R)|clock_OBUF        |   0.000|
pc_low<1>             |   12.696(R)|clock_OBUF        |   0.000|
pc_low<2>             |   13.025(R)|clock_OBUF        |   0.000|
pc_low<3>             |   12.577(R)|clock_OBUF        |   0.000|
pc_low<4>             |   11.718(R)|clock_OBUF        |   0.000|
pc_low<5>             |   12.051(R)|clock_OBUF        |   0.000|
pc_low<6>             |   12.753(R)|clock_OBUF        |   0.000|
reg_num<0>            |   13.348(R)|clock_OBUF        |   0.000|
reg_num<1>            |   11.144(R)|clock_OBUF        |   0.000|
reg_num<2>            |   13.311(R)|clock_OBUF        |   0.000|
reg_num<3>            |   13.137(R)|clock_OBUF        |   0.000|
reg_num<4>            |   12.610(R)|clock_OBUF        |   0.000|
reg_num<5>            |   12.396(R)|clock_OBUF        |   0.000|
reg_num<6>            |   11.678(R)|clock_OBUF        |   0.000|
reg_write             |   10.682(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   15.302(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   15.375(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   14.706(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   16.130(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   15.267(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   15.071(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   15.390(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   16.309(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   15.496(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   15.750(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   15.609(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   15.873(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   15.954(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   15.631(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock frequency_4 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|    9.738(R)|clock_OBUF        |   0.000|
instruction_address<1>|    9.914(R)|clock_OBUF        |   0.000|
instruction_address<2>|    9.879(R)|clock_OBUF        |   0.000|
instruction_address<3>|   10.045(R)|clock_OBUF        |   0.000|
instruction_address<4>|    9.828(R)|clock_OBUF        |   0.000|
instruction_address<5>|   10.067(R)|clock_OBUF        |   0.000|
instruction_address<6>|   10.019(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.121(R)|clock_OBUF        |   0.000|
mem_read              |   10.520(R)|clock_OBUF        |   0.000|
mem_write             |   10.571(R)|clock_OBUF        |   0.000|
op<0>                 |    8.562(R)|clock_OBUF        |   0.000|
op<1>                 |    8.564(R)|clock_OBUF        |   0.000|
pc_high<0>            |   11.881(R)|clock_OBUF        |   0.000|
pc_high<1>            |   11.723(R)|clock_OBUF        |   0.000|
pc_high<2>            |   11.696(R)|clock_OBUF        |   0.000|
pc_high<3>            |   11.581(R)|clock_OBUF        |   0.000|
pc_high<4>            |   11.705(R)|clock_OBUF        |   0.000|
pc_high<5>            |   11.475(R)|clock_OBUF        |   0.000|
pc_high<6>            |   11.517(R)|clock_OBUF        |   0.000|
pc_low<0>             |   11.978(R)|clock_OBUF        |   0.000|
pc_low<1>             |   11.889(R)|clock_OBUF        |   0.000|
pc_low<2>             |   12.218(R)|clock_OBUF        |   0.000|
pc_low<3>             |   11.770(R)|clock_OBUF        |   0.000|
pc_low<4>             |   10.911(R)|clock_OBUF        |   0.000|
pc_low<5>             |   11.244(R)|clock_OBUF        |   0.000|
pc_low<6>             |   11.946(R)|clock_OBUF        |   0.000|
reg_num<0>            |   12.541(R)|clock_OBUF        |   0.000|
reg_num<1>            |   10.337(R)|clock_OBUF        |   0.000|
reg_num<2>            |   12.504(R)|clock_OBUF        |   0.000|
reg_num<3>            |   12.330(R)|clock_OBUF        |   0.000|
reg_num<4>            |   11.803(R)|clock_OBUF        |   0.000|
reg_num<5>            |   11.589(R)|clock_OBUF        |   0.000|
reg_num<6>            |   10.871(R)|clock_OBUF        |   0.000|
reg_write             |    9.875(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   14.495(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   14.568(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   13.899(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   15.323(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   14.460(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   14.264(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   14.583(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   15.502(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   14.689(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   14.943(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   14.802(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   15.066(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   15.147(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   14.824(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock oscillator to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
clock       |    9.386(R)|oscillator_BUFGP  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock frequency_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.397|         |         |         |
frequency_4    |    7.397|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock frequency_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.397|         |         |         |
frequency_4    |    7.397|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock oscillator
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
oscillator     |    4.578|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
frequency_2    |clock          |    8.520|
frequency_4    |clock          |    7.713|
---------------+---------------+---------+


Analysis completed Thu Jun 18 14:24:17 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



