`default_nettype none
`timescale 1ns / 1ps

module tb_top;

  initial begin
    $dumpfile("tb_top.vcd");
    $dumpvars(0, tb_top);
    #1;
  end

  reg clk;
  reg rst_n;
  reg ena;
  reg [7:0] ui_in;
  reg [7:0] uio_in;
  wire [7:0] uo_out;
  wire [7:0] uio_out;
  wire [7:0] uio_oe;

  // Sky130 functional cell models (compiled with -DUSE_POWER_PINS) contain
  // power-aware UDPs that check VPWR===1 and VGND===0.  Without these
  // connections every flip-flop output stays X, which is why the GL test
  // was failing.
`ifdef GL_TEST
  wire VPWR = 1'b1;
  wire VGND = 1'b0;
`endif

  tt_um_isaac dut (
`ifdef GL_TEST
      .VPWR(VPWR),
      .VGND(VGND),
`endif
      .ui_in(ui_in),
      .uo_out(uo_out),
      .uio_in(uio_in),
      .uio_out(uio_out),
      .uio_oe(uio_oe),
      .ena(ena),
      .clk(clk),
      .rst_n(rst_n)
  );

endmodule

`default_nettype wire
