

================================================================
== Vivado HLS Report for 'ddr_to_axis_reader'
================================================================
* Date:           Tue Mar 10 15:22:03 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        DDR_TO_AXIS_READER_AXILITE
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.00|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                        |     ?|     ?|      4621|          -|          -|     ?|    no    |
        | + memcpy.buffer.base_ddr_addr  |   513|   513|         3|          1|          1|   512|    yes   |
        | + Loop 1.2                     |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    847|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      -|     737|   1016|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    227|    -|
|Register         |        -|      -|     421|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      3|    1158|   2090|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |ddr_to_axis_reader_AXILiteS_s_axi_U       |ddr_to_axis_reader_AXILiteS_s_axi       |        0|      0|  171|  250|
    |ddr_to_axis_reader_base_ddr_addr_m_axi_U  |ddr_to_axis_reader_base_ddr_addr_m_axi  |        4|      0|  566|  766|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                        |        4|      0|  737| 1016|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |ddr_to_axis_readebkb  |        2|  0|   0|   512|   64|     1|        32768|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                      |        2|  0|   0|   512|   64|     1|        32768|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |r_V_fu_385_p2                      |     *    |      3|  0|   20|           8|          32|
    |i_1_fu_431_p2                      |     +    |      0|  0|   39|          32|           1|
    |indvar_next_fu_454_p2              |     +    |      0|  0|   17|          10|           1|
    |inner_index_V_1_fu_371_p2          |     +    |      0|  0|   15|           2|           8|
    |j_1_fu_471_p2                      |     +    |      0|  0|   20|          13|           1|
    |offset_1_fu_612_p2                 |     +    |      0|  0|   39|          32|          10|
    |offset_fu_401_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_17_fu_533_p2                   |     -    |      0|  0|   15|           7|           7|
    |tmp_19_fu_545_p2                   |     -    |      0|  0|   15|           7|           7|
    |tmp_23_fu_575_p2                   |     -    |      0|  0|   15|           6|           7|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state15_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state16_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|    2|           1|           1|
    |outStream_V_1_load_A               |    and   |      0|  0|    2|           1|           1|
    |outStream_V_1_load_B               |    and   |      0|  0|    2|           1|           1|
    |tmp_28_fu_601_p2                   |    and   |      0|  0|   64|          64|          64|
    |exitcond_fu_448_p2                 |   icmp   |      0|  0|   13|          10|          11|
    |outStream_V_1_state_cmp_full       |   icmp   |      0|  0|    8|           2|           1|
    |tmp_13_fu_509_p2                   |   icmp   |      0|  0|   11|           6|           6|
    |tmp_4_fu_355_p2                    |   icmp   |      0|  0|   11|           8|           1|
    |tmp_7_fu_425_p2                    |   icmp   |      0|  0|   20|          32|          32|
    |tmp_9_fu_465_p2                    |   icmp   |      0|  0|   13|          13|          14|
    |tmp_26_fu_589_p2                   |   lshr   |      0|  0|  179|          64|          64|
    |tmp_27_fu_595_p2                   |   lshr   |      0|  0|  179|           2|          64|
    |ap_block_pp1_stage0_11001          |    or    |      0|  0|    2|           1|           1|
    |end_pos_fu_503_p2                  |    or    |      0|  0|    6|           6|           3|
    |t_V_fu_365_p3                      |  select  |      0|  0|    8|           1|           8|
    |tmp_20_fu_551_p3                   |  select  |      0|  0|    7|           1|           7|
    |tmp_21_fu_559_p3                   |  select  |      0|  0|   56|           1|          64|
    |tmp_22_fu_567_p3                   |  select  |      0|  0|    7|           1|           7|
    |ap_enable_pp0                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|    2|           2|           1|
    |tmp_18_fu_539_p2                   |    xor   |      0|  0|    7|           7|           6|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |      3|  0|  847|         381|         472|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_indvar_phi_fu_282_p4       |   9|          2|   10|         20|
    |ap_sig_ioackin_base_ddr_addr_ARREADY  |   9|          2|    1|          2|
    |base_ddr_addr_blk_n_AR                |   9|          2|    1|          2|
    |base_ddr_addr_blk_n_R                 |   9|          2|    1|          2|
    |i_op_assign_1_reg_239                 |   9|          2|   29|         58|
    |i_op_assign_reg_230                   |   9|          2|   32|         64|
    |i_reg_267                             |   9|          2|   32|         64|
    |indvar_reg_278                        |   9|          2|   10|         20|
    |j_reg_290                             |   9|          2|   13|         26|
    |offset1_reg_257                       |   9|          2|   32|         64|
    |outStream_V_1_data_out                |   9|          2|    8|         16|
    |outStream_V_1_state                   |  15|          3|    2|          6|
    |outStream_V_TDATA_blk_n               |   9|          2|    1|          2|
    |tmp_3_reg_248                         |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 227|         51|  185|        384|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |BASE_ADDRESS_r                        |  29|   0|   32|          3|
    |FRAME_BUFFER_DIM_r                    |  32|   0|   32|          0|
    |FRAME_BUFFER_NUMBER_r                 |   8|   0|   32|         24|
    |FRAME_OFFSET                          |  32|   0|   32|          0|
    |ap_CS_fsm                             |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_reg_ioackin_base_ddr_addr_ARREADY  |   1|   0|    1|          0|
    |base_ddr_addr_addr_r_reg_689          |  64|   0|   64|          0|
    |exitcond_reg_680                      |   1|   0|    1|          0|
    |exitcond_reg_680_pp0_iter1_reg        |   1|   0|    1|          0|
    |i_1_reg_669                           |  32|   0|   32|          0|
    |i_op_assign_1_reg_239                 |  29|   0|   32|          3|
    |i_op_assign_reg_230                   |  32|   0|   32|          0|
    |i_reg_267                             |  32|   0|   32|          0|
    |indvar_next_reg_684                   |  10|   0|   10|          0|
    |indvar_reg_278                        |  10|   0|   10|          0|
    |indvar_reg_278_pp0_iter1_reg          |  10|   0|   10|          0|
    |j_reg_290                             |  13|   0|   13|          0|
    |offset1_reg_257                       |  32|   0|   32|          0|
    |outStream_V_1_payload_A               |   8|   0|    8|          0|
    |outStream_V_1_payload_B               |   8|   0|    8|          0|
    |outStream_V_1_sel_rd                  |   1|   0|    1|          0|
    |outStream_V_1_sel_wr                  |   1|   0|    1|          0|
    |outStream_V_1_state                   |   2|   0|    2|          0|
    |tmp_12_reg_703                        |   3|   0|    3|          0|
    |tmp_3_reg_248                         |   8|   0|   32|         24|
    |tmp_4_reg_656                         |   1|   0|    1|          0|
    |tmp_9_reg_694                         |   1|   0|    1|          0|
    |tmp_9_reg_694_pp1_iter1_reg           |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 421|   0|  475|         54|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID        |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWREADY        | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWADDR         |  in |    6|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WVALID         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WREADY         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WDATA          |  in |   32|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WSTRB          |  in |    4|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARVALID        |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARREADY        | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARADDR         |  in |    6|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RVALID         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RREADY         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RDATA          | out |   32|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RRESP          | out |    2|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BVALID         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BREADY         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BRESP          | out |    2|    s_axi   |      AXILiteS      |    scalar    |
|ap_clk                        |  in |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|interrupt                     | out |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|outStream_V_TDATA             | out |    8|    axis    |     outStream_V    |    pointer   |
|outStream_V_TVALID            | out |    1|    axis    |     outStream_V    |    pointer   |
|outStream_V_TREADY            |  in |    1|    axis    |     outStream_V    |    pointer   |
|m_axi_base_ddr_addr_AWVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WVALID    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WREADY    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WDATA     | out |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WSTRB     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WLAST     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WID       | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WUSER     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RDATA     |  in |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RLAST     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|frame_index_V                 |  in |    8|   ap_none  |    frame_index_V   |    pointer   |
+------------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 1, D = 3, States = { 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp_7)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	13  / (exitcond)
	11  / (!exitcond)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	14  / true
14 --> 
	17  / (tmp_9)
	15  / (!tmp_9)
15 --> 
	16  / true
16 --> 
	14  / true
17 --> 
	3  / true

* FSM state operations: 

 <State 1> : 1.75ns
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V), !map !70"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !74"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %frame_index_V), !map !80"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %base_address), !map !84"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_dim), !map !90"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_offset), !map !94"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %frame_buffer_number), !map !98"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %update_intr), !map !102"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @ddr_to_axis_reader_s) nounwind"
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%update_intr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %update_intr)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%frame_buffer_number_s = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %frame_buffer_number)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%frame_buffer_offset_s = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%frame_buffer_dim_rea = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_dim)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%base_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %base_address)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.35ns)   --->   "%buffer = alloca [512 x i64], align 16" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:22]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:12]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %base_address, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:13]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %update_intr, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:14]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = zext i8 %frame_buffer_number_s to i32" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:15]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %frame_buffer_number, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:15]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:16]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:17]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:18]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 128, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:19]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %frame_index_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:20]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:23]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_DIM_r, i32 0, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:28]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%FRAME_OFFSET_load = load i32* @FRAME_OFFSET, align 4" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:30]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_OFFSET, i32 0, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:30]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_NUMBER_s = load i32* @FRAME_BUFFER_NUMBER_r, align 4" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:32]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_NUMBER_r, i32 0, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:32]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%BASE_ADDRESS_load = load i32* @BASE_ADDRESS_r, align 4" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:34]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @BASE_ADDRESS_r, i32 0, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:34]
ST_1 : Operation 51 [1/1] (0.75ns)   --->   "br i1 %update_intr_read, label %1, label %._crit_edge" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:36]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_dim_rea, i32* @FRAME_BUFFER_DIM_r, align 4" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:39]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %tmp_1, i32* @FRAME_BUFFER_NUMBER_r, align 4" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:40]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_offset_s, i32* @FRAME_OFFSET, align 4" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:41]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %base_address_read, i32 3, i32 31)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:42]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = zext i29 %tmp_2 to i32" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:42]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %tmp_5, i32* @BASE_ADDRESS_r, align 4" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:42]
ST_1 : Operation 58 [1/1] (0.75ns)   --->   "br label %._crit_edge" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:43]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%t_V_2 = call i8 @_ssdm_op_Read.ap_none.i8P(i8* %frame_index_V)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:45]
ST_1 : Operation 60 [1/1] (0.85ns)   --->   "%tmp_4 = icmp eq i8 %t_V_2, 0" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:50]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 6.75ns
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ %frame_buffer_offset_s, %1 ], [ %FRAME_OFFSET_load, %0 ]" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:30]
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%i_op_assign_1 = phi i32 [ %tmp_5, %1 ], [ %BASE_ADDRESS_load, %0 ]" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:42]
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node inner_index_V_1)   --->   "%tmp_3 = phi i32 [ %tmp_1, %1 ], [ %FRAME_BUFFER_NUMBER_s, %0 ]" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:15]
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node inner_index_V_1)   --->   "%tmp = trunc i32 %tmp_3 to i8" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:51]
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node inner_index_V_1)   --->   "%t_V = select i1 %tmp_4, i8 %tmp, i8 %t_V_2" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:50]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.90ns) (out node of the LUT)   --->   "%inner_index_V_1 = add i8 -1, %t_V" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:51]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i8 %inner_index_V_1 to i35" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:55]
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i32 %i_op_assign to i35" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:55]
ST_2 : Operation 69 [1/1] (3.88ns)   --->   "%r_V = mul i35 %lhs_V_cast, %rhs_V_cast" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:55]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i35.i32.i32(i35 %r_V, i32 3, i32 34)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:55]
ST_2 : Operation 71 [1/1] (1.20ns) (out node of the LUT)   --->   "%offset = add i32 %i_op_assign_1, %tmp_s" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.75ns)   --->   "br label %2" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:56]

 <State 3> : 7.00ns
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%offset1 = phi i32 [ %offset, %._crit_edge ], [ %offset_1, %5 ]"
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %._crit_edge ], [ %i_1, %5 ]"
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_DIM_loa = load i32* @FRAME_BUFFER_DIM_r, align 4" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:56]
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %FRAME_BUFFER_DIM_loa, i32 12, i32 31)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:56]
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_10 = zext i20 %tmp_6 to i32" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:56]
ST_3 : Operation 78 [1/1] (1.11ns)   --->   "%tmp_7 = icmp ult i32 %i, %tmp_10" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:56]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.20ns)   --->   "%i_1 = add nsw i32 %i, 1" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %3, label %6" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:56]
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = sext i32 %offset1 to i64" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%base_ddr_addr_addr = getelementptr inbounds i64* %base_ddr_addr, i64 %tmp_8" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]
ST_3 : Operation 83 [7/7] (7.00ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:69]

 <State 4> : 7.00ns
ST_4 : Operation 85 [6/7] (7.00ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 7.00ns
ST_5 : Operation 86 [5/7] (7.00ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 7.00ns
ST_6 : Operation 87 [4/7] (7.00ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 7.00ns
ST_7 : Operation 88 [3/7] (7.00ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 7.00ns
ST_8 : Operation 89 [2/7] (7.00ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 7.00ns
ST_9 : Operation 90 [1/7] (7.00ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 91 [1/1] (0.75ns)   --->   "br label %burst.rd.header"

 <State 10> : 0.93ns
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%indvar = phi i10 [ 0, %3 ], [ %indvar_next, %burst.rd.body ]"
ST_10 : Operation 93 [1/1] (0.85ns)   --->   "%exitcond = icmp eq i10 %indvar, -512"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_10 : Operation 95 [1/1] (0.93ns)   --->   "%indvar_next = add i10 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end.preheader, label %burst.rd.body"

 <State 11> : 7.00ns
ST_11 : Operation 97 [1/1] (7.00ns)   --->   "%base_ddr_addr_addr_r = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %base_ddr_addr_addr)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 1.35ns
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8)"
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_buffer_OC_s) nounwind"
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%indvar1 = zext i10 %indvar to i64"
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [512 x i64]* %buffer, i64 0, i64 %indvar1" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]
ST_12 : Operation 103 [1/1] (1.35ns)   --->   "store i64 %base_ddr_addr_addr_r, i64* %buffer_addr, align 8" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "br label %burst.rd.header"

 <State 13> : 0.76ns
ST_13 : Operation 106 [1/1] (0.75ns)   --->   "br label %burst.rd.end" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]

 <State 14> : 1.35ns
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%j = phi i13 [ %j_1, %4 ], [ 0, %burst.rd.end.preheader ]"
ST_14 : Operation 108 [1/1] (0.86ns)   --->   "%tmp_9 = icmp eq i13 %j, -4096" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"
ST_14 : Operation 110 [1/1] (0.97ns)   --->   "%j_1 = add i13 %j, 1" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %5, label %4" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i13 %j to i3" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%gepindex_cast = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %j, i32 3, i32 11)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%gepindex2_cast = zext i9 %gepindex_cast to i64" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex2_cast" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_14 : Operation 116 [2/2] (1.35ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

 <State 15> : 3.96ns
ST_15 : Operation 117 [1/2] (1.35ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%start_pos = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_12, i3 0)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%end_pos = or i6 %start_pos, 7" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_15 : Operation 120 [1/1] (0.87ns)   --->   "%tmp_13 = icmp ugt i6 %start_pos, %end_pos" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_14 = zext i6 %start_pos to i7" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_15 = zext i6 %end_pos to i7" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_15 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_16 = call i64 @llvm.part.select.i64(i64 %buffer_load, i32 63, i32 0)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_15 : Operation 124 [1/1] (0.88ns)   --->   "%tmp_17 = sub i7 %tmp_14, %tmp_15" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_18 = xor i7 %tmp_14, 63" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/1] (0.88ns)   --->   "%tmp_19 = sub i7 %tmp_15, %tmp_14" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_20 = select i1 %tmp_13, i7 %tmp_17, i7 %tmp_19" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_21 = select i1 %tmp_13, i64 %tmp_16, i64 %buffer_load" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_22 = select i1 %tmp_13, i7 %tmp_18, i7 %tmp_14" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.89ns) (out node of the LUT)   --->   "%tmp_23 = sub i7 63, %tmp_20" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_24 = zext i7 %tmp_22 to i64" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_15 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_25 = zext i7 %tmp_23 to i64" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_15 : Operation 133 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_26 = lshr i64 %tmp_21, %tmp_24" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_27 = lshr i64 -1, %tmp_25" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.89ns) (out node of the LUT)   --->   "%tmp_28 = and i64 %tmp_26, %tmp_27" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i64 %tmp_28 to i8" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]
ST_15 : Operation 137 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_V, i8 %tmp_29)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:62]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 16> : 0.00ns
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:60]
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:61]
ST_16 : Operation 140 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_V, i8 %tmp_29)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:62]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_11)" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:63]
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59]

 <State 17> : 1.20ns
ST_17 : Operation 143 [1/1] (1.20ns)   --->   "%offset_1 = add i32 %offset1, 512" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "br label %2" [DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:56]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_index_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update_intr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FRAME_OFFSET]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_NUMBER_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ BASE_ADDRESS_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_DIM_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_18           (specbitsmap      ) [ 000000000000000000]
StgValue_19           (specbitsmap      ) [ 000000000000000000]
StgValue_20           (specbitsmap      ) [ 000000000000000000]
StgValue_21           (specbitsmap      ) [ 000000000000000000]
StgValue_22           (specbitsmap      ) [ 000000000000000000]
StgValue_23           (specbitsmap      ) [ 000000000000000000]
StgValue_24           (specbitsmap      ) [ 000000000000000000]
StgValue_25           (specbitsmap      ) [ 000000000000000000]
StgValue_26           (spectopmodule    ) [ 000000000000000000]
update_intr_read      (read             ) [ 010000000000000000]
frame_buffer_number_s (read             ) [ 000000000000000000]
frame_buffer_offset_s (read             ) [ 011000000000000000]
frame_buffer_dim_rea  (read             ) [ 000000000000000000]
base_address_read     (read             ) [ 000000000000000000]
buffer                (alloca           ) [ 001111111111111111]
StgValue_33           (specinterface    ) [ 000000000000000000]
StgValue_34           (specinterface    ) [ 000000000000000000]
StgValue_35           (specinterface    ) [ 000000000000000000]
tmp_1                 (zext             ) [ 011000000000000000]
StgValue_37           (specinterface    ) [ 000000000000000000]
StgValue_38           (specinterface    ) [ 000000000000000000]
StgValue_39           (specinterface    ) [ 000000000000000000]
StgValue_40           (specinterface    ) [ 000000000000000000]
StgValue_41           (specinterface    ) [ 000000000000000000]
StgValue_42           (specinterface    ) [ 000000000000000000]
StgValue_43           (specmemcore      ) [ 000000000000000000]
StgValue_44           (specreset        ) [ 000000000000000000]
FRAME_OFFSET_load     (load             ) [ 011000000000000000]
StgValue_46           (specreset        ) [ 000000000000000000]
FRAME_BUFFER_NUMBER_s (load             ) [ 011000000000000000]
StgValue_48           (specreset        ) [ 000000000000000000]
BASE_ADDRESS_load     (load             ) [ 011000000000000000]
StgValue_50           (specreset        ) [ 000000000000000000]
StgValue_51           (br               ) [ 011000000000000000]
StgValue_52           (store            ) [ 000000000000000000]
StgValue_53           (store            ) [ 000000000000000000]
StgValue_54           (store            ) [ 000000000000000000]
tmp_2                 (partselect       ) [ 000000000000000000]
tmp_5                 (zext             ) [ 011000000000000000]
StgValue_57           (store            ) [ 000000000000000000]
StgValue_58           (br               ) [ 011000000000000000]
t_V_2                 (read             ) [ 001000000000000000]
tmp_4                 (icmp             ) [ 001000000000000000]
i_op_assign           (phi              ) [ 001000000000000000]
i_op_assign_1         (phi              ) [ 001000000000000000]
tmp_3                 (phi              ) [ 001000000000000000]
tmp                   (trunc            ) [ 000000000000000000]
t_V                   (select           ) [ 000000000000000000]
inner_index_V_1       (add              ) [ 000000000000000000]
lhs_V_cast            (zext             ) [ 000000000000000000]
rhs_V_cast            (zext             ) [ 000000000000000000]
r_V                   (mul              ) [ 000000000000000000]
tmp_s                 (partselect       ) [ 000000000000000000]
offset                (add              ) [ 001111111111111111]
StgValue_72           (br               ) [ 001111111111111111]
offset1               (phi              ) [ 000111111111111111]
i                     (phi              ) [ 000100000000000000]
FRAME_BUFFER_DIM_loa  (load             ) [ 000000000000000000]
tmp_6                 (partselect       ) [ 000000000000000000]
tmp_10                (zext             ) [ 000000000000000000]
tmp_7                 (icmp             ) [ 000111111111111111]
i_1                   (add              ) [ 001111111111111111]
StgValue_80           (br               ) [ 000000000000000000]
tmp_8                 (sext             ) [ 000000000000000000]
base_ddr_addr_addr    (getelementptr    ) [ 000011111111100000]
StgValue_84           (ret              ) [ 000000000000000000]
base_ddr_addr_addr_1  (readreq          ) [ 000000000000000000]
StgValue_91           (br               ) [ 000111111111111111]
indvar                (phi              ) [ 000000000011100000]
exitcond              (icmp             ) [ 000111111111111111]
empty                 (speclooptripcount) [ 000000000000000000]
indvar_next           (add              ) [ 000111111111111111]
StgValue_96           (br               ) [ 000000000000000000]
base_ddr_addr_addr_r  (read             ) [ 000000000010100000]
burstread_rbegin      (specregionbegin  ) [ 000000000000000000]
StgValue_99           (specpipeline     ) [ 000000000000000000]
empty_11              (specloopname     ) [ 000000000000000000]
indvar1               (zext             ) [ 000000000000000000]
buffer_addr           (getelementptr    ) [ 000000000000000000]
StgValue_103          (store            ) [ 000000000000000000]
burstread_rend        (specregionend    ) [ 000000000000000000]
StgValue_105          (br               ) [ 000111111111111111]
StgValue_106          (br               ) [ 000111111111111111]
j                     (phi              ) [ 000000000000001000]
tmp_9                 (icmp             ) [ 000111111111111111]
empty_12              (speclooptripcount) [ 000000000000000000]
j_1                   (add              ) [ 000111111111111111]
StgValue_111          (br               ) [ 000000000000000000]
tmp_12                (trunc            ) [ 000000000000001100]
gepindex_cast         (partselect       ) [ 000000000000000000]
gepindex2_cast        (zext             ) [ 000000000000000000]
buffer_addr_1         (getelementptr    ) [ 000000000000001100]
buffer_load           (load             ) [ 000000000000000000]
start_pos             (bitconcatenate   ) [ 000000000000000000]
end_pos               (or               ) [ 000000000000000000]
tmp_13                (icmp             ) [ 000000000000000000]
tmp_14                (zext             ) [ 000000000000000000]
tmp_15                (zext             ) [ 000000000000000000]
tmp_16                (partselect       ) [ 000000000000000000]
tmp_17                (sub              ) [ 000000000000000000]
tmp_18                (xor              ) [ 000000000000000000]
tmp_19                (sub              ) [ 000000000000000000]
tmp_20                (select           ) [ 000000000000000000]
tmp_21                (select           ) [ 000000000000000000]
tmp_22                (select           ) [ 000000000000000000]
tmp_23                (sub              ) [ 000000000000000000]
tmp_24                (zext             ) [ 000000000000000000]
tmp_25                (zext             ) [ 000000000000000000]
tmp_26                (lshr             ) [ 000000000000000000]
tmp_27                (lshr             ) [ 000000000000000000]
tmp_28                (and              ) [ 000000000000000000]
tmp_29                (trunc            ) [ 000000000000001010]
tmp_11                (specregionbegin  ) [ 000000000000000000]
StgValue_139          (specpipeline     ) [ 000000000000000000]
StgValue_140          (write            ) [ 000000000000000000]
empty_13              (specregionend    ) [ 000000000000000000]
StgValue_142          (br               ) [ 000111111111111111]
offset_1              (add              ) [ 001111111111111111]
StgValue_144          (br               ) [ 001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outStream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_index_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_index_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="base_address">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_address"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_buffer_dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_buffer_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_buffer_number">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_number"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="update_intr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_intr"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FRAME_OFFSET">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_OFFSET"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="FRAME_BUFFER_NUMBER_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="BASE_ADDRESS_r">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BASE_ADDRESS_r"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FRAME_BUFFER_DIM_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_DIM_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_to_axis_reader_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_buffer_OC_s"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="buffer_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="update_intr_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="update_intr_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="frame_buffer_number_s_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_number_s/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="frame_buffer_offset_s_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_offset_s/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="frame_buffer_dim_rea_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_dim_rea/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="base_address_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_address_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="t_V_2_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_V_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_readreq_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="base_ddr_addr_addr_1/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="base_ddr_addr_addr_r_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="8"/>
<pin id="200" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_ddr_addr_addr_r/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_137/15 "/>
</bind>
</comp>

<comp id="209" class="1004" name="buffer_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/12 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="219" dir="0" index="3" bw="9" slack="0"/>
<pin id="220" dir="0" index="4" bw="64" slack="1"/>
<pin id="218" dir="1" index="2" bw="64" slack="0"/>
<pin id="221" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_103/12 buffer_load/14 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buffer_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="9" slack="0"/>
<pin id="227" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/14 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_op_assign_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_op_assign_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_op_assign_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_op_assign_1_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="29" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_3_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_3_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="offset1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="10"/>
<pin id="259" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="offset1 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="offset1_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="32" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset1/3 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="indvar_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="1"/>
<pin id="280" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="10" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/10 "/>
</bind>
</comp>

<comp id="290" class="1005" name="j_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="1"/>
<pin id="292" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="j_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="FRAME_OFFSET_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_OFFSET_load/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="FRAME_BUFFER_NUMBER_s_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_NUMBER_s/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="BASE_ADDRESS_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BASE_ADDRESS_load/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="StgValue_52_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="StgValue_53_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="StgValue_54_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="29" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="3" slack="0"/>
<pin id="339" dir="0" index="3" bw="6" slack="0"/>
<pin id="340" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="29" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="StgValue_57_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="29" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="t_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="1"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="inner_index_V_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inner_index_V_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="lhs_V_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="rhs_V_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="r_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_s_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="35" slack="0"/>
<pin id="394" dir="0" index="2" bw="3" slack="0"/>
<pin id="395" dir="0" index="3" bw="7" slack="0"/>
<pin id="396" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="offset_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="FRAME_BUFFER_DIM_loa_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_DIM_loa/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_6_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="20" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="5" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_10_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="20" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="i_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_8_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="base_ddr_addr_addr_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="exitcond_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="0" index="1" bw="10" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="indvar_next_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/10 "/>
</bind>
</comp>

<comp id="460" class="1004" name="indvar1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="2"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/12 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_9_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="13" slack="0"/>
<pin id="467" dir="0" index="1" bw="13" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="471" class="1004" name="j_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="13" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/14 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_12_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="13" slack="0"/>
<pin id="479" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="481" class="1004" name="gepindex_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="0" index="1" bw="13" slack="0"/>
<pin id="484" dir="0" index="2" bw="3" slack="0"/>
<pin id="485" dir="0" index="3" bw="5" slack="0"/>
<pin id="486" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gepindex_cast/14 "/>
</bind>
</comp>

<comp id="491" class="1004" name="gepindex2_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="9" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex2_cast/14 "/>
</bind>
</comp>

<comp id="496" class="1004" name="start_pos_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="3" slack="1"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/15 "/>
</bind>
</comp>

<comp id="503" class="1004" name="end_pos_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="6" slack="0"/>
<pin id="506" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/15 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_13_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="0" index="1" bw="6" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_14_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/15 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_15_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/15 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_16_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="0" index="2" bw="7" slack="0"/>
<pin id="527" dir="0" index="3" bw="1" slack="0"/>
<pin id="528" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/15 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_17_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="0"/>
<pin id="535" dir="0" index="1" bw="6" slack="0"/>
<pin id="536" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/15 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_18_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="0"/>
<pin id="541" dir="0" index="1" bw="7" slack="0"/>
<pin id="542" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_19_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="0" index="1" bw="6" slack="0"/>
<pin id="548" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_20_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="7" slack="0"/>
<pin id="554" dir="0" index="2" bw="7" slack="0"/>
<pin id="555" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/15 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_21_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="0" index="2" bw="64" slack="0"/>
<pin id="563" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_22_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="7" slack="0"/>
<pin id="570" dir="0" index="2" bw="7" slack="0"/>
<pin id="571" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_23_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="0"/>
<pin id="577" dir="0" index="1" bw="7" slack="0"/>
<pin id="578" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/15 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_24_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_25_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="0"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/15 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_26_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="0" index="1" bw="7" slack="0"/>
<pin id="592" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_26/15 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_27_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="7" slack="0"/>
<pin id="598" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_27/15 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_28_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="0"/>
<pin id="604" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_28/15 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_29_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/15 "/>
</bind>
</comp>

<comp id="612" class="1004" name="offset_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="10"/>
<pin id="614" dir="0" index="1" bw="11" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/17 "/>
</bind>
</comp>

<comp id="621" class="1005" name="frame_buffer_offset_s_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_buffer_offset_s "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="FRAME_OFFSET_load_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FRAME_OFFSET_load "/>
</bind>
</comp>

<comp id="636" class="1005" name="FRAME_BUFFER_NUMBER_s_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FRAME_BUFFER_NUMBER_s "/>
</bind>
</comp>

<comp id="641" class="1005" name="BASE_ADDRESS_load_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BASE_ADDRESS_load "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_5_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="651" class="1005" name="t_V_2_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 "/>
</bind>
</comp>

<comp id="656" class="1005" name="tmp_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="661" class="1005" name="offset_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="669" class="1005" name="i_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="base_ddr_addr_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="1"/>
<pin id="676" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="exitcond_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="684" class="1005" name="indvar_next_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="0"/>
<pin id="686" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="689" class="1005" name="base_ddr_addr_addr_r_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="1"/>
<pin id="691" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr_r "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_9_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="698" class="1005" name="j_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="13" slack="0"/>
<pin id="700" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_12_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="3" slack="1"/>
<pin id="705" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="708" class="1005" name="buffer_addr_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="1"/>
<pin id="710" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_29_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="1"/>
<pin id="715" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="718" class="1005" name="offset_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="90" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="102" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="146" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="116" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="222"><net_src comp="209" pin="3"/><net_sink comp="215" pin=3"/></net>

<net id="228"><net_src comp="116" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="266"><net_src comp="260" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="92" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="120" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="160" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="18" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="20" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="172" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="22" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="301" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="166" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="16" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="178" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="348"><net_src comp="335" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="184" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="76" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="251" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="78" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="233" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="377" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="80" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="70" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="82" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="405"><net_src comp="242" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="391" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="22" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="84" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="86" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="72" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="411" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="271" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="271" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="48" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="260" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="2" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="447"><net_src comp="441" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="452"><net_src comp="282" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="94" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="282" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="100" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="278" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="469"><net_src comp="294" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="122" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="294" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="126" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="294" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="128" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="294" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="70" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="130" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="494"><net_src comp="481" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="501"><net_src comp="132" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="134" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="136" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="496" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="496" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="503" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="138" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="215" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="140" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="40" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="537"><net_src comp="515" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="519" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="515" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="142" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="519" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="515" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="509" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="533" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="545" pin="2"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="509" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="523" pin="4"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="215" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="509" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="539" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="515" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="142" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="551" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="567" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="575" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="559" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="581" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="144" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="585" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="589" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="616"><net_src comp="257" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="90" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="624"><net_src comp="166" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="629"><net_src comp="301" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="634"><net_src comp="305" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="639"><net_src comp="309" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="644"><net_src comp="313" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="649"><net_src comp="345" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="654"><net_src comp="184" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="659"><net_src comp="355" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="664"><net_src comp="401" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="672"><net_src comp="431" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="677"><net_src comp="441" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="683"><net_src comp="448" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="454" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="692"><net_src comp="197" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="215" pin=4"/></net>

<net id="697"><net_src comp="465" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="471" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="706"><net_src comp="477" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="711"><net_src comp="223" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="716"><net_src comp="607" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="721"><net_src comp="612" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="260" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V | {16 }
	Port: FRAME_OFFSET | {1 }
	Port: FRAME_BUFFER_NUMBER_r | {1 }
	Port: BASE_ADDRESS_r | {1 }
	Port: FRAME_BUFFER_DIM_r | {1 }
 - Input state : 
	Port: ddr_to_axis_reader : base_ddr_addr | {3 4 5 6 7 8 9 11 }
	Port: ddr_to_axis_reader : frame_index_V | {1 }
	Port: ddr_to_axis_reader : base_address | {1 }
	Port: ddr_to_axis_reader : frame_buffer_dim | {1 }
	Port: ddr_to_axis_reader : frame_buffer_offset | {1 }
	Port: ddr_to_axis_reader : frame_buffer_number | {1 }
	Port: ddr_to_axis_reader : update_intr | {1 }
	Port: ddr_to_axis_reader : FRAME_OFFSET | {1 }
	Port: ddr_to_axis_reader : FRAME_BUFFER_NUMBER_r | {1 }
	Port: ddr_to_axis_reader : BASE_ADDRESS_r | {1 }
	Port: ddr_to_axis_reader : FRAME_BUFFER_DIM_r | {3 }
  - Chain level:
	State 1
		StgValue_43 : 1
		StgValue_53 : 1
		tmp_5 : 1
		StgValue_57 : 2
	State 2
		tmp : 1
		t_V : 2
		inner_index_V_1 : 3
		lhs_V_cast : 4
		rhs_V_cast : 1
		r_V : 5
		tmp_s : 6
		offset : 7
	State 3
		tmp_6 : 1
		tmp_10 : 2
		tmp_7 : 3
		i_1 : 1
		StgValue_80 : 4
		tmp_8 : 1
		base_ddr_addr_addr : 2
		base_ddr_addr_addr_1 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		exitcond : 1
		indvar_next : 1
		StgValue_96 : 2
	State 11
	State 12
		buffer_addr : 1
		StgValue_103 : 2
		burstread_rend : 1
	State 13
	State 14
		tmp_9 : 1
		j_1 : 1
		StgValue_111 : 2
		tmp_12 : 1
		gepindex_cast : 1
		gepindex2_cast : 2
		buffer_addr_1 : 3
		buffer_load : 4
	State 15
		end_pos : 1
		tmp_13 : 1
		tmp_14 : 1
		tmp_15 : 1
		tmp_16 : 1
		tmp_17 : 2
		tmp_18 : 2
		tmp_19 : 2
		tmp_20 : 3
		tmp_21 : 2
		tmp_22 : 2
		tmp_23 : 4
		tmp_24 : 3
		tmp_25 : 5
		tmp_26 : 4
		tmp_27 : 6
		tmp_28 : 7
		tmp_29 : 7
		StgValue_137 : 8
	State 16
		empty_13 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   lshr   |           tmp_26_fu_589           |    0    |    0    |   179   |
|          |           tmp_27_fu_595           |    0    |    0    |    16   |
|----------|-----------------------------------|---------|---------|---------|
|          |       inner_index_V_1_fu_371      |    0    |    0    |    15   |
|          |           offset_fu_401           |    0    |    0    |    39   |
|    add   |             i_1_fu_431            |    0    |    0    |    39   |
|          |         indvar_next_fu_454        |    0    |    0    |    17   |
|          |             j_1_fu_471            |    0    |    0    |    20   |
|          |          offset_1_fu_612          |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |             t_V_fu_365            |    0    |    0    |    8    |
|  select  |           tmp_20_fu_551           |    0    |    0    |    7    |
|          |           tmp_21_fu_559           |    0    |    0    |    56   |
|          |           tmp_22_fu_567           |    0    |    0    |    7    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_4_fu_355           |    0    |    0    |    11   |
|          |            tmp_7_fu_425           |    0    |    0    |    20   |
|   icmp   |          exitcond_fu_448          |    0    |    0    |    13   |
|          |            tmp_9_fu_465           |    0    |    0    |    13   |
|          |           tmp_13_fu_509           |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|    and   |           tmp_28_fu_601           |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_17_fu_533           |    0    |    0    |    15   |
|    sub   |           tmp_19_fu_545           |    0    |    0    |    15   |
|          |           tmp_23_fu_575           |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             r_V_fu_385            |    3    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |           tmp_18_fu_539           |    0    |    0    |    7    |
|----------|-----------------------------------|---------|---------|---------|
|          |    update_intr_read_read_fu_154   |    0    |    0    |    0    |
|          | frame_buffer_number_s_read_fu_160 |    0    |    0    |    0    |
|          | frame_buffer_offset_s_read_fu_166 |    0    |    0    |    0    |
|   read   |  frame_buffer_dim_rea_read_fu_172 |    0    |    0    |    0    |
|          |   base_address_read_read_fu_178   |    0    |    0    |    0    |
|          |         t_V_2_read_fu_184         |    0    |    0    |    0    |
|          |  base_ddr_addr_addr_r_read_fu_197 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_190        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |          grp_write_fu_202         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_1_fu_301           |    0    |    0    |    0    |
|          |            tmp_5_fu_345           |    0    |    0    |    0    |
|          |         lhs_V_cast_fu_377         |    0    |    0    |    0    |
|          |         rhs_V_cast_fu_381         |    0    |    0    |    0    |
|          |           tmp_10_fu_421           |    0    |    0    |    0    |
|   zext   |           indvar1_fu_460          |    0    |    0    |    0    |
|          |       gepindex2_cast_fu_491       |    0    |    0    |    0    |
|          |           tmp_14_fu_515           |    0    |    0    |    0    |
|          |           tmp_15_fu_519           |    0    |    0    |    0    |
|          |           tmp_24_fu_581           |    0    |    0    |    0    |
|          |           tmp_25_fu_585           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_2_fu_335           |    0    |    0    |    0    |
|          |            tmp_s_fu_391           |    0    |    0    |    0    |
|partselect|            tmp_6_fu_411           |    0    |    0    |    0    |
|          |        gepindex_cast_fu_481       |    0    |    0    |    0    |
|          |           tmp_16_fu_523           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_361            |    0    |    0    |    0    |
|   trunc  |           tmp_12_fu_477           |    0    |    0    |    0    |
|          |           tmp_29_fu_607           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |            tmp_8_fu_437           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|          start_pos_fu_496         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|    or    |           end_pos_fu_503          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    3    |    0    |   646   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  BASE_ADDRESS_load_reg_641  |   32   |
|FRAME_BUFFER_NUMBER_s_reg_636|   32   |
|  FRAME_OFFSET_load_reg_631  |   32   |
| base_ddr_addr_addr_r_reg_689|   64   |
|  base_ddr_addr_addr_reg_674 |   64   |
|    buffer_addr_1_reg_708    |    9   |
|       exitcond_reg_680      |    1   |
|frame_buffer_offset_s_reg_621|   32   |
|         i_1_reg_669         |   32   |
|    i_op_assign_1_reg_239    |   32   |
|     i_op_assign_reg_230     |   32   |
|          i_reg_267          |   32   |
|     indvar_next_reg_684     |   10   |
|        indvar_reg_278       |   10   |
|         j_1_reg_698         |   13   |
|          j_reg_290          |   13   |
|       offset1_reg_257       |   32   |
|       offset_1_reg_718      |   32   |
|        offset_reg_661       |   32   |
|        t_V_2_reg_651        |    8   |
|        tmp_12_reg_703       |    3   |
|        tmp_1_reg_626        |   32   |
|        tmp_29_reg_713       |    8   |
|        tmp_3_reg_248        |   32   |
|        tmp_4_reg_656        |    1   |
|        tmp_5_reg_646        |   32   |
|        tmp_9_reg_694        |    1   |
+-----------------------------+--------+
|            Total            |   653  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_190 |  p1  |   2  |  64  |   128  ||    9    |
|  grp_write_fu_202  |  p2  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_215 |  p0  |   2  |   9  |   18   ||    9    |
|   indvar_reg_278   |  p0  |   2  |  10  |   20   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   182  ||   3.02  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   646  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |    -   |   653  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    3   |   653  |   682  |
+-----------+--------+--------+--------+--------+--------+
