module relu (
    input [15:0] data_in,
    output [15:0] data_out
);

    assign data_out = (data_in[15]) ? 16'd0 : data_in;

endmodule
