5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd port2.vcd -o port2.cdd -v port2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" port2.v 1 16 1
1 a 3 30005 1 0 0 0 1 1 2
3 0 foo "main.bar" port2.v 19 23 1
1 a 20 1000d 1 0 0 0 1 1 2
3 1 main.$u0 "main.$u0" port2.v 0 14 1
