
---------- Begin Simulation Statistics ----------
final_tick                               923929375000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79143                       # Simulator instruction rate (inst/s)
host_mem_usage                                 979436                       # Number of bytes of host memory used
host_op_rate                                    86423                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25902.39                       # Real time elapsed on the host
host_tick_rate                               11408965                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    2238551046                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.295520                       # Number of seconds simulated
sim_ticks                                295519519000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   223                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       644910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1289880                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.676058                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      63789967                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     63997281                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      2911612                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    108413175                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       683528                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups       685786                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         2258                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     120346452                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect     45820822                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong     30120913                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect     37516700                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong     38425035                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect        14484                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong         3406                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0      8014185                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2      1693611                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4       996221                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6      1228179                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      3082293                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      1988139                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      2112726                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10      3735566                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11      1039224                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12      1030084                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13      1301308                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14       951301                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15      1367884                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       933782                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       795019                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18      1262380                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       382005                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20       541235                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22       454110                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24       279917                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26       637390                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28       220130                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect       809374                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit       304056                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong       380987                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect     40145561                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong         5544                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2       658609                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4      1704713                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6       820669                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7      1632142                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8      1109759                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9      3063503                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10      6227575                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11       970302                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12       939385                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13      1733204                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14      1495187                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15      1709386                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16      1344432                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17      1421490                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18      1481322                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19      1587192                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20      2233288                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22      1424428                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24       778404                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       445524                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28       466217                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30       799958                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     31460321                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit       256957                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong      1396007                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS       2308662                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        62450                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       262501035                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      277810553                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      2910981                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         86818407                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     62309075                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls        58360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    202936713                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000415624                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1062485579                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    563808932                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.884478                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.722152                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    285447013     50.63%     50.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     80848539     14.34%     64.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     44967516      7.98%     72.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     41098714      7.29%     80.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     17437764      3.09%     83.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      5884349      1.04%     84.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9951269      1.77%     86.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     15864693      2.81%     88.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     62309075     11.05%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    563808932                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2111824                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       655073549                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           203132492                       # Number of loads committed
system.switch_cpus_1.commit.membars             58137                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          121      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    430618853     40.53%     40.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      6175069      0.58%     41.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       216127      0.02%     41.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     94402483      8.89%     50.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp     13366263      1.26%     51.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt     14876998      1.40%     52.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     92459222      8.70%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc    125418982     11.80%     73.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc     10244645      0.96%     74.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          270      0.00%     74.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          291      0.00%     74.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp          262      0.00%     74.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     74.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          440      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    203132492     19.12%     93.26% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     71573061      6.74%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1062485579                       # Class of committed instruction
system.switch_cpus_1.commit.refs            274705553                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       501397773                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1062069956                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.591039                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.591039                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    288046352                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          669                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     62706084                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1298903073                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      104465588                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       133890684                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      2926176                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1805                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     61295883                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         120346452                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       130419246                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           446836742                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1327361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          157                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1236946793                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          480                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           27                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       5853622                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.203618                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    140860468                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     66782157                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.092834                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    590624685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.226731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.210017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      361764325     61.25%     61.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       25596928      4.33%     65.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       10457200      1.77%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13952308      2.36%     69.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       25225794      4.27%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14180408      2.40%     76.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       23777095      4.03%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       13038701      2.21%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      102631926     17.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    590624685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                414353                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      3321045                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      100333819                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              487497                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.041335                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          311237204                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         76917342                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      30964284                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    237939692                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        58775                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       597505                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     78191174                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1265524778                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    234319862                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      4848803                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1206508463                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2213338                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     10583662                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2926176                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     13538288                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       715823                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      5944760                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        13337                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         7792                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads      2939042                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     34807171                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      6618101                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         7792                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      1836907                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1484138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1415744143                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1196518100                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.606897                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       859211344                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.024432                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1198194507                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1049068289                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     524959220                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.691936                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.691936                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          130      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    514220463     42.45%     42.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      6195175      0.51%     42.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       217997      0.02%     42.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    110039080      9.08%     52.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp     15132587      1.25%     53.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt     14889086      1.23%     54.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     96920592      8.00%     62.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc    130272818     10.75%     73.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc     10333097      0.85%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          285      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          308      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp          274      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         3829      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    236056542     19.49%     93.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     77075011      6.36%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1211357274                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          40211784                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.033196                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1529088      3.80%      3.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult       100535      0.25%      4.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd       372625      0.93%      4.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp         2967      0.01%      4.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt        87345      0.22%      5.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     19408814     48.27%     53.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc     14014488     34.85%     88.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     88.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc      1948019      4.84%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            1      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     93.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1606914      4.00%     97.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1140988      2.84%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    675878470                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1939016605                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    661582360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    834232176                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1264978506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1211357274                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        58775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    202967192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       293551                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          415                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    226780520                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    590624685                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.050976                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.005267                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    168464202     28.52%     28.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    120385954     20.38%     48.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     99028878     16.77%     65.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     71329527     12.08%     77.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     51680827      8.75%     86.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     34406787      5.83%     92.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24886846      4.21%     96.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12686648      2.15%     98.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7755016      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    590624685                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.049539                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    575690458                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads   1114827955                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    534935740                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    633779891                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     31555005                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     14969384                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    237939692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     78191174                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2003891020                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    340756496                       # number of misc regfile writes
system.switch_cpus_1.numCycles              591039038                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      93553495                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1489140220                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    141744629                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      125304646                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     14867856                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       218313                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3918141111                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1287740788                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1832231161                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       172054619                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     22992635                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      2926176                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    188338720                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      343090739                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1099448948                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles      8447027                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts       480029                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       312572234                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        59257                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    961530201                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         1766811792                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2557685387                       # The number of ROB writes
system.switch_cpus_1.timesIdled                275986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      888938775                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     512357540                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12517390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25034808                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            453                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              46901                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       635365                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9545                       # Transaction distribution
system.membus.trans_dist::ReadExReq            598047                       # Transaction distribution
system.membus.trans_dist::ReadExResp           598047                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         46901                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            22                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1934828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1934828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     81940032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81940032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            644970                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  644970    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              644970                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3936089000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3394715250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 923929375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 923929375000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11460572                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3666403                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       419077                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9077273                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1056776                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1056776                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        419105                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11041467                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           70                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           70                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1257287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     36294939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37552226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     53643648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    968273984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1021917632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          645363                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40663360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13162781                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005866                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13162328    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    453      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13162781                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15967519000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18147399500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         628667480                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       418644                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     11453756                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11872400                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       418644                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     11453756                       # number of overall hits
system.l2.overall_hits::total                11872400                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          461                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       644487                       # number of demand (read+write) misses
system.l2.demand_misses::total                 644948                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          461                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       644487                       # number of overall misses
system.l2.overall_misses::total                644948                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     44190000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  69783638000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      69827828000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     44190000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  69783638000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     69827828000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       419105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     12098243                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12517348                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       419105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     12098243                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12517348                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001100                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.053271                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051524                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001100                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.053271                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051524                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 95856.832972                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 108277.805448                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108268.927107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 95856.832972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 108277.805448                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108268.927107                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              635365                       # number of writebacks
system.l2.writebacks::total                    635365                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       644487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            644948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       644487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           644948                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     39580000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  63338768000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63378348000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     39580000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  63338768000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63378348000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.053271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051524                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.053271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051524                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85856.832972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 98277.805448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98268.927107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85856.832972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 98277.805448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98268.927107                       # average overall mshr miss latency
system.l2.replacements                         645363                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3031038                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3031038                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3031038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3031038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       419077                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           419077                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       419077                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       419077                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       458729                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                458729                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       598047                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              598047                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  65477212500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   65477212500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1056776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1056776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.565917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.565917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 109485.061375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109485.061375                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       598047                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         598047                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  59496742500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  59496742500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.565917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.565917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 99485.061375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99485.061375                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       418644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             418644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     44190000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44190000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       419105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         419105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95856.832972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95856.832972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          461                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          461                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     39580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001100                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001100                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85856.832972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85856.832972                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     10995027                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10995027                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        46440                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           46440                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   4306425500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4306425500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     11041467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11041467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.004206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 92730.953919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92730.953919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        46440                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        46440                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   3842025500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3842025500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.004206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82730.953919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82730.953919                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data           48                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                48                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              22                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data           70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.314286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.314286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data       421500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       421500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.314286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.314286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19159.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19159.090909                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.788115                       # Cycle average of tags in use
system.l2.tags.total_refs                    29534691                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    678179                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     43.549993                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      59.521754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.104159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1225.796984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1187.465737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    48.708110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 30238.191372                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.037408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.036239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.001486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.922796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30046                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 200923875                       # Number of tag accesses
system.l2.tags.data_accesses                200923875                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        29504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     41247168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41276672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        29504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40663360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40663360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       644487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              644948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       635365                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             635365                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        99838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    139575105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             139674943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        99838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            99838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137599574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137599574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137599574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        99838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    139575105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            277274517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    635365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    644487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007463626500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39582                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39582                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1777339                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             596934                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      644948                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     635365                       # Number of write requests accepted
system.mem_ctrls.readBursts                    644948                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   635365                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             38476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            39121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             38336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            38168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41837                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  24176317250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3224740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             36269092250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37485.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56235.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   580894                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  577639                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                644948                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               635365                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  191476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  162453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  152109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  138890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  40937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  47482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       121759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    672.957958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   469.105683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.211484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18869     15.50%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9709      7.97%     23.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7908      6.49%     29.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5381      4.42%     34.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8877      7.29%     41.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3048      2.50%     44.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5325      4.37%     48.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3660      3.01%     51.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58982     48.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       121759                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.293265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.183030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.921377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           2082      5.26%      5.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         37126     93.80%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           209      0.53%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            64      0.16%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            27      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            23      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            12      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            10      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            10      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39582                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.051336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.048295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.326200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38560     97.42%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              108      0.27%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              844      2.13%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39582                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               41276672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40662016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41276672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40663360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       139.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       137.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    139.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  299244831000                       # Total gap between requests
system.mem_ctrls.avgGap                     233727.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        29504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     41247168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40662016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 99837.736944881806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 139575105.358776658773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 137595026.337329685688                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       644487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       635365                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     20441750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  36248650500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6985398195750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     44342.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     56244.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10994307.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            432362700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            229806225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2295245820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1654703460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23328046560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20749891830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      96005902080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       144695958675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.632493                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 249219764500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9868040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36431728250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            436996560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            232269180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2309682900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1661792220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23328046560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21567344220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      95317521120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       144853652760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        490.166109                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 247427571750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9868040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38223907250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    997806481                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     49914521                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    129988880                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1177709882                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    997806481                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49914521                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    129988880                       # number of overall hits
system.cpu.icache.overall_hits::total      1177709882                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2196549                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        85673                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       430363                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2712585                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2196549                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        85673                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       430363                       # number of overall misses
system.cpu.icache.overall_misses::total       2712585                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1113763500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   5565587000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6679350500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1113763500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   5565587000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6679350500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003030                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50000194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    130419243                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1180422467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003030                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50000194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    130419243                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1180422467                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001713                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.003300                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002298                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001713                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.003300                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002298                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13000.169248                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12932.308307                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  2462.356203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13000.169248                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12932.308307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  2462.356203                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1883                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.060606                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2700821                       # number of writebacks
system.cpu.icache.writebacks::total           2700821                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        11258                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11258                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        11258                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11258                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        85673                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       419105                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       504778                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        85673                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       419105                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       504778                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1028090500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   5072565000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6100655500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1028090500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   5072565000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6100655500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001713                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003214                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000428                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001713                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003214                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000428                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12000.169248                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12103.327328                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12085.818914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12000.169248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12103.327328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12085.818914                       # average overall mshr miss latency
system.cpu.icache.replacements                2700821                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    997806481                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49914521                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    129988880                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1177709882                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2196549                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        85673                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       430363                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2712585                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1113763500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   5565587000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6679350500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50000194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    130419243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1180422467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001713                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.003300                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13000.169248                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12932.308307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  2462.356203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        11258                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11258                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        85673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       419105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       504778                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1028090500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   5072565000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6100655500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001713                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.003214                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12000.169248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12103.327328                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12085.818914                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           481.289061                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1180411209                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2701327                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            436.974572                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   383.744620                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     2.072060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    95.472381                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.749501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.004047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.186469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.940018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2363546261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2363546261                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    355812645                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15681690                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    255664655                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        627158990                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    356549791                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15742529                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    255952984                       # number of overall hits
system.cpu.dcache.overall_hits::total       628245304                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       258783                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        16840                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     44883758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       45159381                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       259717                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        16849                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     44883807                       # number of overall misses
system.cpu.dcache.overall_misses::total      45160373                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    882125500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 930880926405                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 931763051905                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    882125500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 930880926405                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 931763051905                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    356071428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     15698530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    300548413                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    672318371                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    356809508                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     15759378                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    300836791                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    673405677                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.149340                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000728                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.149197                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067063                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52382.749406                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 20739.816982                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20632.768459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52354.768829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 20739.794341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20632.315236                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     33783949                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            875168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.602816                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3246880                       # number of writebacks
system.cpu.dcache.writebacks::total           3246880                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     32785494                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     32785503                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            9                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     32785494                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     32785503                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        16831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     12098264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12115095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        16840                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     12098312                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12115152                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    865249500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 209469032892                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 210334282392                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    865357500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 209469695892                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 210335053392                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001072                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.040254                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018020                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001069                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.040216                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017991                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51408.086269                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 17313.974376                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17361.339915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51387.024941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 17313.960484                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17361.321871                       # average overall mshr miss latency
system.cpu.dcache.replacements               12374358                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    196304618                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9284483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    190929115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       396518216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65465                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         2920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     37992283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      38060668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     37902500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 493212263500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 493250166000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    196370083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      9287403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    228921398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    434578884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.165962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.087581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 12980.308219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 12981.906444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12959.577220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     26950856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26950865                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         2911                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     11041427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11044338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     34946500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 137392385500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 137427332000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.048232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12004.981106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 12443.354061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12443.238517                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    159508020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6397207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     64735540                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      230640767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        13920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6891475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7098705                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    844223000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 437668662905                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 438512885905                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    159701330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6411127                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     71627015                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    237739472                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.096213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029859                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 60648.204023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 63508.706468                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61773.645461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      5834638                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5834638                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        13920                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1056837                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1070757                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    830303000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  72076647392                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  72906950392                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.014755                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004504                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 59648.204023                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 68200.344416                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68089.165321                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       737146                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60839                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       288329                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1086314                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          934                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data           49                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          992                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       738080                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        60848                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       288378                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1087306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001265                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.000148                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.000170                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000912                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data           48                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       108000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data       663000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       771000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.000148                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.000166                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 13812.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13526.315789                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1594677                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data        12206                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data        58406                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1665289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       215000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       215000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1594677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data        12206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data        58409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1665292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.000051                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 71666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data       105500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       105500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.000017                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data       105500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       105500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1594677                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data        12206                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data        58137                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1665020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1594677                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data        12206                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data        58137                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1665020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.876563                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           643950483                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12374870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.036949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   312.638087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    35.821965                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   163.416511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.610621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.069965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.319173                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1365846848                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1365846848                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 923929375000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 560723711000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 363205664000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
