ğŸ VeriSnake â€“ Snake Game on FPGA

- A complete hardware-level implementation of the classic Snake Game using Verilog HDL, designed for the Basys3 FPGA board with real-time VGA output.

ğŸ® Overview
- VeriSnake is a pure hardware recreation of the nostalgic Snake Game, built entirely in Verilog HDL and displayed through a VGA interface at 640Ã—480 resolution.
- All movement, scoring, and collision logic are executed at the RTL (Register Transfer Level) â€” no microcontroller or processor used.
- Control the snake using the Basys3 onboard buttons, collect food to grow longer, avoid obstacles, and watch your score increase in real time.
- The game features restart, pause/resume, and special bonus food for an exciting gameplay experience â€” all on FPGA hardware!


ğŸ§© Key Features
- Real-time Snake Movement using FSM
- VGA Display @ 640Ã—480 Resolution
- Color-coded Elements:
â€ƒâ€¢ Head â€“ Bright Green
â€ƒâ€¢ Body â€“ Dark Green
â€ƒâ€¢ Food â€“ Blue Circle
â€ƒâ€¢ Obstacles â€“ Red Blocks
â€ƒâ€¢ Special Food â€“ Yellow (Gives +5 Points)
- Real-time Score Display in White (Top-Right Corner)
- Game Over Message at Center
- Restart the Game using btnC (Resets Score & Snake Position)
- Pause/Resume using btnL / btnR Long Press
- Modular & Readable Verilog Structure

âš™ï¸ Technical Implementation
ğŸ”¹ Core Modules
- Module	Function
- snake_main.v	Core game logic: snake control, collision, scoring, restart, pause/resume
- vga_sync_snake.v	Generates HSync, VSync, and visible pixel region for VGA output
- clk25_gen.v	Converts 100 MHz Basys3 clock to 25 MHz VGA clock
- clk_pulse_gen.v	Generates slow (~20 Hz) game tick clock for snake speed control


ğŸ Gameplay Logic

- ğŸ¯ Regular Food
- Appears as a blue circle
- Adds +1 point to score
- Randomly relocates after being eaten
- Increases snake length by 1 segment

â­ Special Food
- Appears occasionally as a yellow circle
- Adds +5 points to score
- Visible for limited frames (temporary)
- Encourages riskâ€“reward gameplay

ğŸ’¥ Collision Conditions
- Snake hits itself â†’ Game Over
- Snake hits obstacle â†’ Game Over

ğŸ” Restart & Pause
- Restart (btnC): Resets snake, score, and food positions
- Pause/Resume (btnL or btnR long press): Freezes or resumes game clock

ğŸ§  Concepts Applied
- Finite State Machine (FSM) Design
- VGA Signal Timing and Synchronization
- Multi-clock Domain Design
- Real-time Graphics Rendering in Hardware
- Collision Detection and Scoring Logic
- Modular Verilog Design Principles

ğŸ§° Technologies Used
- Verilog HDL
- Xilinx Vivado 2025.1
- Basys3 FPGA Board (Artix-7)
- VGA Display Protocol (640Ã—480 @ 60 Hz)

ğŸ‘¨â€ğŸ’» Author
Pranav Pissay
ğŸ“ Electrical & Electronics Engineering
ğŸ”— LinkedIn

ğŸ·ï¸ License
This project is licensed under the MIT License
