var searchIndex = new Map(JSON.parse('[\
["bare_metal",{"doc":"Abstractions common to bare metal systems.","t":"FFNNNNNNNNNNNNNNNNNNNNNN","n":["CriticalSection","Mutex","borrow","borrow","borrow","borrow_mut","borrow_mut","clone","fmt","fmt","from","from","get_mut","into","into","into_inner","new","new","try_from","try_from","try_into","try_into","type_id","type_id"],"q":[[0,"bare_metal"],[24,"core::fmt"],[25,"core::fmt"],[26,"core::any"]],"d":["Critical section token.","A “mutex” based on critical sections.","","Borrows the data for the duration of the critical section.","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Gets a mutable reference to the contained value when the …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Unwraps the contained value, consuming the mutex.","Creates a critical section token.","Creates a new mutex.","","","","","",""],"i":[0,0,2,1,1,2,1,2,2,1,2,1,1,2,1,1,2,1,2,1,2,1,2,1],"f":[0,0,[-1,-2,[],[]],[[[1,[-1]],2],-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[2,2],[[2,3],4],[[[1,[-1]],3],4,5],[-1,-1,[]],[-1,-1,[]],[[[1,[-1]]],-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],-1,[]],[[],2],[-1,[[1,[-1]]],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,7,[]],[-1,7,[]]],"c":[],"p":[[5,"Mutex",0],[5,"CriticalSection",0],[5,"Formatter",24],[8,"Result",24],[10,"Debug",24],[6,"Result",25],[5,"TypeId",26]],"b":[]}],\
["bitfield",{"doc":"This crate provides macros to generate bitfield-like …","t":"KKKKMMQQQQMM","n":["Bit","BitMut","BitRange","BitRangeMut","bit","bit_range","bitfield","bitfield_bitrange","bitfield_debug","bitfield_fields","set_bit","set_bit_range"],"q":[[0,"bitfield"]],"d":["A trait to get a single bit.","A trait to set a single bit.","A trait to get ranges of bits.","A trait to set ranges of bits.","Get a single bit.","Get a range of bits.","Combines <code>bitfield_bitrange</code> and <code>bitfield_fields</code>.","Implements <code>BitRange</code> and <code>BitRangeMut</code> for a tuple struct (or …","Generates a <code>fmt::Debug</code> implementation.","Declares the fields of struct.","Set a single bit.","Set a range of bits."],"i":[0,0,0,0,1,4,0,0,0,0,5,7],"f":[0,0,0,0,[[1,2],3],[[4,2,2],-1,[]],0,0,0,0,[[5,2,3],6],[[7,2,2,-1],6,[]]],"c":[],"p":[[10,"Bit",0],[1,"usize"],[1,"bool"],[10,"BitRange",0],[10,"BitMut",0],[1,"tuple"],[10,"BitRangeMut",0]],"b":[]}],\
["bitflags",{"doc":"Generate types for C-style flags with ergonomic APIs.","t":"TEKRTTFKNNQMNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNCNNNNNNCNNNNNNNNNNNNNNFFNNNNNNNNNNNNNNNNNNNFKKNNNNNNHNNNMHNNNM","n":["ALL","BitFlags","Bits","Bits","EMPTY","FLAGS","Flag","Flags","all","all","bitflags","bits","borrow","borrow_mut","complement","complement","contains","contains","difference","difference","empty","empty","from","from_bits","from_bits","from_bits_retain","from_bits_truncate","from_bits_truncate","from_name","from_name","insert","insert","intersection","intersection","intersects","intersects","into","is_all","is_all","is_empty","is_empty","is_named","is_unnamed","iter","iter","iter","iter_names","iter_names","name","new","parser","remove","remove","set","set","symmetric_difference","symmetric_difference","toggle","toggle","try_from","try_into","type_id","union","union","value","Iter","IterNames","borrow","borrow","borrow_mut","borrow_mut","from","from","into","into","into_iter","into_iter","next","next","remaining","try_from","try_from","try_into","try_into","type_id","type_id","ParseError","ParseHex","WriteHex","borrow","borrow_mut","empty_flag","fmt","fmt","from","from_str","into","invalid_hex_flag","invalid_named_flag","parse_hex","to_writer","try_from","try_into","type_id","write_hex"],"q":[[0,"bitflags"],[65,"bitflags::iter"],[86,"bitflags::parser"],[105,"core::option"],[106,"core::result"],[107,"core::any"],[108,"core::fmt"],[109,"core::fmt"]],"d":["A value with all bits set.","","A bits type that can be used as storage for a flags type.","The underlying bits type.","A value with all bits unset.","The set of defined flags.","A defined flags value that may be named or unnamed.","A set of defined flags using a bits type as storage.","Get a flags value with all known bits set.","Get a flags value with all known bits set.","Generate a flags type.","Get the underlying bits value.","","","The bitwise negation (<code>!</code>) of the bits in a flags value, …","The bitwise negation (<code>!</code>) of the bits in a flags value, …","Whether all set bits in a source flags value are also set …","Whether all set bits in a source flags value are also set …","The intersection of a source flags value with the …","The intersection of a source flags value with the …","Get a flags value with all bits unset.","Get a flags value with all bits unset.","Returns the argument unchanged.","Convert from a bits value.","Convert from a bits value.","Convert from a bits value exactly.","Convert from a bits value, unsetting any unknown bits.","Convert from a bits value, unsetting any unknown bits.","Get a flags value with the bits of a flag with the given …","Get a flags value with the bits of a flag with the given …","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise and (<code>&amp;</code>) of the bits in two flags values.","The bitwise and (<code>&amp;</code>) of the bits in two flags values.","Whether any set bits in a source flags value are also set …","Whether any set bits in a source flags value are also set …","Calls <code>U::from(self)</code>.","Whether all known bits in this flags value are set.","Whether all known bits in this flags value are set.","Whether all bits in this flags value are unset.","Whether all bits in this flags value are unset.","Whether the flag is named.","Whether the flag is unnamed.","Yield the bits of a source flags value in a set of …","Yield a set of contained flags values.","Yield a set of contained flags values.","Yield a set of contained named flags values.","Yield a set of contained named flags values.","Get the name of this flag.","Define a flag.","Parsing flags from text.","The intersection of a source flags value with the …","The intersection of a source flags value with the …","Call <code>Flags::insert</code> when <code>value</code> is <code>true</code> or <code>Flags::remove</code> …","Call <code>Flags::insert</code> when <code>value</code> is <code>true</code> or <code>Flags::remove</code> …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","","","","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise or (<code>|</code>) of the bits in two flags values.","Get the flags value of this flag.","An iterator over flags values.","An iterator over flags values.","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","Get a flags value of any remaining bits that haven’t …","","","","","","","An error encountered while parsing flags from text.","Parse a value from a hex string.","Encode a value as a hex string.","","","A hex or named flag wasn’t found between separators.","","","Returns the argument unchanged.","Parse a flags value from text.","Calls <code>U::from(self)</code>.","An invalid hex flag was encountered.","A named flag that doesn’t correspond to any on the flags …","Parse the value from hex.","Write a flags value as text.","","","","Write the value as hex."],"i":[3,0,0,2,3,2,0,0,2,2,0,2,8,8,2,2,2,2,2,2,2,2,8,2,2,2,2,2,2,2,2,2,2,2,2,2,8,2,2,2,2,8,8,0,2,2,2,2,8,8,0,2,2,2,2,2,2,2,2,8,8,8,2,2,8,0,0,9,10,9,10,9,10,9,10,9,10,9,10,10,9,10,9,10,9,10,0,0,0,13,13,13,13,13,13,0,13,13,13,17,0,13,13,13,20],"f":[0,0,0,0,0,0,0,0,[[],[[2,[],[[1,[-1]]]]],3],[[],[[2,[],[[1,[-1]]]]],3],0,[[[2,[],[[1,[-1]]]]],-1,3],[-1,-2,[],[]],[-1,-2,[],[]],[[[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[],[[2,[],[[1,[-1]]]]],3],[[],[[2,[],[[1,[-1]]]]],3],[-1,-1,[]],[-1,[[5,[[2,[],[[1,[-1]]]]]]],3],[-1,[[5,[[2,[],[[1,[-1]]]]]]],3],[-1,[[2,[],[[1,[-1]]]]],3],[-1,[[2,[],[[1,[-1]]]]],3],[-1,[[2,[],[[1,[-1]]]]],3],[6,[[5,[[2,[],[[1,[-1]]]]]]],3],[6,[[5,[[2,[],[[1,[-1]]]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],4,3],[-1,-2,[],[]],[[[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]]],4,3],[[[2,[],[[1,[-1]]]]],4,3],[[[8,[-1]]],4,[]],[[[8,[-1]]],4,[]],0,[[[2,[],[[1,[-1]]]]],[[9,[[2,[],[[1,[-1]]]]]]],3],[[[2,[],[[1,[-1]]]]],[[9,[[2,[],[[1,[-1]]]]]]],3],[[[2,[],[[1,[-1]]]]],[[10,[[2,[],[[1,[-1]]]]]]],3],[[[2,[],[[1,[-1]]]]],[[10,[[2,[],[[1,[-1]]]]]]],3],[[[8,[-1]]],6,[]],[[6,-1],[[8,[-1]]],[]],0,[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]],4],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]],4],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],7,3],[-1,[[11,[-2]]],[],[]],[-1,[[11,[-2]]],[],[]],[-1,12,[]],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[2,[],[[1,[-1]]]],[2,[],[[1,[-1]]]]],[[2,[],[[1,[-1]]]]],3],[[[8,[-1]]],-1,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[9,[-1]]],[[5,[-2]]],2,[]],[[[10,[-1]]],[[5,[-2]]],2,[]],[[[10,[-1]]],-1,[]],[-1,[[11,[-2]]],[],[]],[-1,[[11,[-2]]],[],[]],[-1,[[11,[-2]]],[],[]],[-1,[[11,[-2]]],[],[]],[-1,12,[]],[-1,12,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[],13],[[13,14],15],[[13,14],15],[-1,-1,[]],[6,[[11,[-1,13]]],2],[-1,-2,[],[]],[-1,13,16],[-1,13,16],[6,[[11,[17,13]]]],[[-1,-2],[[11,[7,18]]],2,19],[-1,[[11,[-2]]],[],[]],[-1,[[11,[-2]]],[],[]],[-1,12,[]],[[20,-1],15,19]],"c":[],"p":[[17,"Bits"],[10,"Flags",0],[10,"Bits",0],[1,"bool"],[6,"Option",105],[1,"str"],[1,"tuple"],[5,"Flag",0],[5,"Iter",65],[5,"IterNames",65],[6,"Result",106],[5,"TypeId",107],[5,"ParseError",86],[5,"Formatter",108],[8,"Result",108],[10,"Display",108],[10,"ParseHex",86],[5,"Error",108],[10,"Write",108],[10,"WriteHex",86]],"b":[[92,"impl-Debug-for-ParseError"],[93,"impl-Display-for-ParseError"]]}],\
["cfg_if",{"doc":"A macro for defining <code>#[cfg]</code> if-else statements.","t":"Q","n":["cfg_if"],"q":[[0,"cfg_if"]],"d":["The main macro provided by this crate. See crate …"],"i":[0],"f":[0],"c":[],"p":[],"b":[]}],\
["critical_section",{"doc":"critical-section","t":"FKFIFHMNNNNNNNNNNNNNNNNNNNNNNNNNHMNNQNNNNNNNNNNH","n":["CriticalSection","Impl","Mutex","RawRestoreState","RestoreState","acquire","acquire","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_ref","borrow_ref_mut","clone","clone","fmt","fmt","fmt","from","from","from","get_mut","into","into","into","into_inner","invalid","new","new","release","release","replace","replace_with","set_impl","take","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","with"],"q":[[0,"critical_section"],[48,"core::cell"],[49,"core::cell"],[50,"core::fmt"],[51,"core::default"],[52,"core::result"],[53,"core::any"]],"d":["Critical section token.","Methods required for a critical section implementation.","A mutex based on critical sections.","Raw, transparent “restore state”.","Opaque “restore state”.","Acquire a critical section in the current thread.","Acquire the critical section.","Borrows the data for the duration of the critical section.","","","","","","","Borrow the data and call <code>RefCell::borrow</code>","Borrow the data and call <code>RefCell::borrow_mut</code>","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Gets a mutable reference to the contained value when the …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Unwraps the contained value, consuming the mutex.","Create an invalid, dummy  <code>RestoreState</code>.","Creates a new mutex.","Creates a critical section token.","Release the critical section.","Release the critical section.","Borrow the data and call <code>RefCell::replace</code>","Borrow the data and call <code>RefCell::replace_with</code>","Set the critical section implementation.","Borrow the data and call <code>RefCell::take</code>","","","","","","","","","","Execute closure <code>f</code> in a critical section."],"i":[0,0,0,0,0,0,17,3,3,4,1,3,4,1,3,3,4,1,3,4,1,3,4,1,3,3,4,1,3,1,3,4,0,17,3,3,0,3,3,4,1,3,4,1,3,4,1,0],"f":[0,0,0,0,0,[[],1],[[],2],[[[3,[-1]],4],-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[3,[[5,[-1]]]],4],[[6,[-1]]],[]],[[[3,[[5,[-1]]]],4],[[7,[-1]]],[]],[4,4],[1,1],[[[3,[-1]],8],9,10],[[4,8],9],[[1,8],9],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[3,[-1]]],-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[3,[-1]]],-1,[]],[[],1],[-1,[[3,[-1]]],[]],[[],4],[1,11],[2,11],[[[3,[[5,[-1]]]],4,-1],-1,[]],[[[3,[[5,[-1]]]],4,-2],-1,[],[[13,[-1],[[12,[-1]]]]]],0,[[[3,[[5,[-1]]]],4],-1,14],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,16,[]],[-1,16,[]],[-1,16,[]],[-2,-1,[],[[13,[4],[[12,[-1]]]]]]],"c":[],"p":[[5,"RestoreState",0],[8,"RawRestoreState",0],[5,"Mutex",0],[5,"CriticalSection",0],[5,"RefCell",48],[5,"Ref",48],[5,"RefMut",48],[5,"Formatter",49],[8,"Result",49],[10,"Debug",49],[1,"tuple"],[17,"Output"],[10,"FnOnce",50],[10,"Default",51],[6,"Result",52],[5,"TypeId",53],[10,"Impl",0]],"b":[]}],\
["embedded_dma",{"doc":"Traits to aid the correct use of buffers in DMA …","t":"KKKRRRRKKNNMM","n":["ReadBuffer","ReadTarget","Word","Word","Word","Word","Word","WriteBuffer","WriteTarget","as_read_buffer","as_write_buffer","read_buffer","write_buffer"],"q":[[0,"embedded_dma"]],"d":["Trait for buffers that can be given to DMA for reading.","Trait for <code>Deref</code> targets used by the blanket <code>DmaReadBuffer</code> …","Trait for DMA word types used by the blanket DMA buffer …","","","","","Trait for buffers that can be given to DMA for writing.","Trait for <code>DerefMut</code> targets used by the blanket …","","","Provide a buffer usable for DMA reads.","Provide a buffer usable for DMA writes."],"i":[0,0,0,7,8,2,6,0,0,2,6,7,8],"f":[0,0,0,0,0,0,0,0,0,[[[2,[],[[1,[-1]]]]],[[4,[-1,3]]],5],[[[6,[],[[1,[-1]]]]],[[4,[-1,3]]],5],[[[7,[],[[1,[-1]]]]],[[4,[-1,3]]],[]],[[[8,[],[[1,[-1]]]]],[[4,[-1,3]]],[]]],"c":[],"p":[[17,"Word"],[10,"ReadTarget",0],[1,"usize"],[1,"tuple"],[10,"Word",0],[10,"WriteTarget",0],[10,"ReadBuffer",0],[10,"WriteBuffer",0]],"b":[]}],\
["embedded_hal",{"doc":"A Hardware Abstraction Layer (HAL) for embedded systems","t":"KRRRRGPRRRKKKRRPCCNNCMNMCMMMMMMMNCNNMMMMMMNCCMMMMCCNNNCKRRKMMCCCCCCKRRMMKKMMKRRRRRRRGKPIIKKKPKKKNNNMMNNNMNNNMMMMRKMRKMMCKRRRRGKKPKPKNNNMNNNCMNNNCMCMKKKPPPKGPFPKGTTPPPFPTTNNNNNNNNNNNNNNNMMNNNNNNNNNNNNNNNNMNNNNNMMNMNCMNNMNNNNNNNNNNNNNNNNKRRMMCCCCKKKKMMMMMMMCKFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNRRRRPKKPKGKKNNNNNNNNMMMMMMNMMNMCNNNKEEEEEEEEEEEEEEEEEEEEEEEERRKKMMMNPPRKPPSSSSFGGNNNNNNNNNNNNNNNNNNOOMMNNNNNNNNNKKRKRMMMRKKKMMM","n":["Capture","Capture","Channel","Channel","Count","Direction","Downcounting","Duty","Duty","Error","Pwm","PwmPin","Qei","Time","Time","Upcounting","adc","blocking","borrow","borrow_mut","can","capture","clone","count","digital","direction","disable","disable","disable","enable","enable","enable","eq","fmt","fmt","from","get_duty","get_duty","get_max_duty","get_max_duty","get_period","get_resolution","into","prelude","serial","set_duty","set_duty","set_period","set_resolution","spi","timer","try_from","try_into","type_id","watchdog","Channel","Error","ID","OneShot","channel","read","can","delay","i2c","rng","serial","spi","Can","Error","Frame","receive","transmit","DelayMs","DelayUs","delay_ms","delay_us","AddressMode","Error","Error","Error","Error","Error","Error","Error","Operation","Read","Read","SevenBitAddress","TenBitAddress","Transactional","TransactionalIter","Write","Write","WriteIter","WriteIterRead","WriteRead","borrow","borrow_mut","eq","exec","exec_iter","fmt","from","into","read","try_from","try_into","type_id","write","write","write_iter_read","write_read","Error","Read","read","Error","Write","bflush","bwrite_all","write","Default","Error","Error","Error","Error","Operation","Transactional","Transfer","Transfer","Write","Write","WriteIter","borrow","borrow_mut","eq","exec","fmt","from","into","transfer","transfer","try_from","try_into","type_id","write","write","write_iter","write_iter","Default","Default","Default","Acknowledge","Bit","Crc","Error","ErrorKind","Extended","ExtendedId","Form","Frame","Id","MAX","MAX","Other","Overrun","Standard","StandardId","Stuff","ZERO","ZERO","as_raw","as_raw","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","cmp","data","dlc","eq","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","hash","id","into","into","into","into","is_data_frame","is_extended","is_remote_frame","is_standard","kind","kind","nb","new","new","new","new_remote","new_unchecked","new_unchecked","partial_cmp","standard_id","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Can","Error","Frame","receive","transmit","v1","v1_compat","v2","v2_compat","InputPin","OutputPin","StatefulOutputPin","ToggleableOutputPin","is_high","is_low","is_set_high","is_set_low","set_high","set_low","toggle","toggleable","Default","OldInputPin","OldOutputPin","borrow","borrow","borrow_mut","borrow_mut","from","from","from","from","into","into","is_high","is_high","is_low","is_low","is_set_high","is_set_high","is_set_low","is_set_low","new","new","set_high","set_high","set_low","set_low","try_from","try_from","try_into","try_into","type_id","type_id","Error","Error","Error","Error","High","InputPin","IoPin","Low","OutputPin","PinState","StatefulOutputPin","ToggleableOutputPin","borrow","borrow_mut","clone","eq","fmt","from","from","into","into_input_pin","into_output_pin","is_high","is_low","is_set_high","is_set_low","not","set_high","set_low","set_state","toggle","toggleable","try_from","try_into","type_id","Default","_embedded_hal_Capture","_embedded_hal_Pwm","_embedded_hal_PwmPin","_embedded_hal_Qei","_embedded_hal_adc_OneShot","_embedded_hal_blocking_delay_DelayMs","_embedded_hal_blocking_delay_DelayUs","_embedded_hal_blocking_i2c_Read","_embedded_hal_blocking_i2c_Write","_embedded_hal_blocking_i2c_WriteRead","_embedded_hal_blocking_rng_Read","_embedded_hal_blocking_serial_Write","_embedded_hal_blocking_spi_Transfer","_embedded_hal_blocking_spi_Write","_embedded_hal_digital_InputPin","_embedded_hal_digital_OutputPin","_embedded_hal_digital_ToggleableOutputPin","_embedded_hal_serial_Read","_embedded_hal_serial_Write","_embedded_hal_spi_FullDuplex","_embedded_hal_timer_CountDown","_embedded_hal_watchdog_Watchdog","_embedded_hal_watchdog_WatchdogDisable","_embedded_hal_watchdog_WatchdogEnable","Error","Error","Read","Write","flush","read","write","write_str","CaptureOnFirstTransition","CaptureOnSecondTransition","Error","FullDuplex","IdleHigh","IdleLow","MODE_0","MODE_1","MODE_2","MODE_3","Mode","Phase","Polarity","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","eq","eq","eq","from","from","from","into","into","into","phase","polarity","read","send","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","Cancel","CountDown","Error","Periodic","Time","cancel","start","wait","Time","Watchdog","WatchdogDisable","WatchdogEnable","disable","feed","start"],"q":[[0,"embedded_hal"],[55,"embedded_hal::adc"],[61,"embedded_hal::blocking"],[67,"embedded_hal::blocking::can"],[72,"embedded_hal::blocking::delay"],[76,"embedded_hal::blocking::i2c"],[112,"embedded_hal::blocking::rng"],[115,"embedded_hal::blocking::serial"],[120,"embedded_hal::blocking::serial::write"],[121,"embedded_hal::blocking::spi"],[148,"embedded_hal::blocking::spi::transfer"],[149,"embedded_hal::blocking::spi::write"],[150,"embedded_hal::blocking::spi::write_iter"],[151,"embedded_hal::can"],[235,"embedded_hal::can::nb"],[240,"embedded_hal::digital"],[244,"embedded_hal::digital::v1"],[256,"embedded_hal::digital::v1::toggleable"],[257,"embedded_hal::digital::v1_compat"],[289,"embedded_hal::digital::v2"],[324,"embedded_hal::digital::v2::toggleable"],[325,"embedded_hal::prelude"],[349,"embedded_hal::serial"],[357,"embedded_hal::spi"],[401,"embedded_hal::timer"],[409,"embedded_hal::watchdog"],[416,"nb"],[417,"core::fmt"],[418,"core::fmt"],[419,"core::result"],[420,"core::any"],[421,"core::iter::traits::collect"],[422,"core::cmp"],[423,"core::fmt"],[424,"core::option"],[425,"void"]],"d":["Input capture","The type of the value returned by <code>capture</code>","Enumeration of channels that can be used with this <code>Capture</code> …","Enumeration of channels that can be used with this <code>Pwm</code> …","The type of the value returned by <code>count</code>","Count direction","3, 2, 1","Type for the <code>duty</code> methods","Type for the <code>duty</code> methods","Enumeration of <code>Capture</code> errors","Pulse Width Modulation","A single PWM channel / pin","Quadrature encoder interface","A time unit that can be converted into a human time unit …","A time unit that can be converted into a human time unit …","1, 2, 3","Analog-digital conversion traits","Blocking API","","","Controller Area Network","“Waits” for a transition in the capture <code>channel</code> and …","","Returns the current pulse count of the encoder","Digital I/O","Returns the count direction","Disables a capture <code>channel</code>","Disables a PWM <code>channel</code>","Disables a PWM <code>channel</code>","Enables a capture <code>channel</code>","Enables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","","Implementation of <code>core::fmt::Write</code> for the HAL’s …","","Returns the argument unchanged.","Returns the current duty cycle","Returns the current duty cycle","Returns the maximum duty cycle value","Returns the maximum duty cycle value","Returns the current PWM period","Returns the current resolution","Calls <code>U::from(self)</code>.","The prelude is a collection of all the traits in this crate","Serial interface","Sets a new duty cycle","Sets a new duty cycle","Sets a new PWM period","Sets the resolution of the capture timer","Serial Peripheral Interface","Timers","","","","Traits for interactions with a processors watchdog timer.","A marker trait to identify MCU pins that can be used as …","Error type returned by ADC methods","Channel ID type","ADCs that sample on single channels per request, and do so …","Get the specific ID that identifies this channel, for …","Request that the ADC begin a conversion on the specified …","Blocking CAN API","Delays","Blocking I2C API","Blocking hardware random number generator","Blocking serial API","Blocking SPI API","A blocking CAN interface that is able to transmit and …","Associated error type.","Associated frame type.","Blocks until a frame was received or an error occured.","Puts a frame in the transmit buffer. Blocks until space is …","Millisecond delay","Microsecond delay","Pauses execution for <code>ms</code> milliseconds","Pauses execution for <code>us</code> microseconds","Address mode (7-bit / 10-bit)","Error type","Error type","Error type","Error type","Error type","Error type","Error type","Transactional I2C operation.","Blocking read","Read data into the provided buffer","7-bit address mode type","10-bit address mode type","Transactional I2C interface.","Transactional I2C interface (iterator version).","Blocking write","Write data from the provided buffer","Blocking write (iterator version)","Blocking write (iterator version) + read","Blocking write + read","","","","Execute the provided operations on the I2C bus.","Execute the provided operations on the I2C bus (iterator …","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","","","","Writes bytes to slave with address <code>address</code>","Writes bytes to slave with address <code>address</code>","Writes bytes to slave with address <code>address</code> and then reads …","Writes bytes to slave with address <code>address</code> and then reads …","Error type","Blocking read","Reads enough bytes from hardware random number generator …","The type of error that can occur when writing","Write half of a serial interface (blocking variant)","Block until the serial interface has sent all buffered …","Writes a slice, blocking until everything has been written","Blocking serial write","Marker trait to opt into default blocking write …","Error type","Error type","Error type","Associated error type","Operation for transactional SPI trait","Transactional trait allows multiple actions to be executed …","Blocking transfer","Write data out while reading data into the provided buffer","Blocking write","Write data from the provided buffer, discarding read data","Blocking write (iterator version)","","","","Execute the provided transactions","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Blocking transfer","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","","","","Blocking write","Sends <code>words</code> to the slave, ignoring all the incoming words","Blocking write (iterator version)","Sends <code>words</code> to the slave, ignoring all the incoming words","Default implementation of <code>blocking::spi::Transfer&lt;W&gt;</code> for …","Default implementation of <code>blocking::spi::Write&lt;W&gt;</code> for …","Default implementation of <code>blocking::spi::WriteIter&lt;W&gt;</code> for …","An ACK  error shall be detected by a transmitter whenever …","A bit error is detected at that bit time when the bit …","Calculated CRC sequence does not equal the received one.","CAN error","CAN error kind","Extended 29-bit Identifier (<code>0..=0x1FFF_FFFF</code>).","Extended 29-bit CAN Identifier (<code>0..=1FFF_FFFF</code>).","A form error shall be detected when a fixed-form bit field …","A CAN2.0 Frame","A CAN Identifier (standard or extended).","CAN ID <code>0x7FF</code>, the lowest priority.","CAN ID <code>0x1FFFFFFF</code>, the lowest priority.","A different error occurred. The original error may contain …","The peripheral receive buffer was overrun.","Standard 11-bit Identifier (<code>0..=0x7FF</code>).","Standard 11-bit CAN Identifier (<code>0..=0x7FF</code>).","A stuff error is detected at the bit time of the sixth …","CAN ID <code>0</code>, the highest priority.","CAN ID <code>0</code>, the highest priority.","Returns this CAN Identifier as a raw 16-bit integer.","Returns this CAN Identifier as a raw 32-bit integer.","","","","","","","","","","","","","","Returns the frame data (0..8 bytes in length).","Returns the data length code (DLC) which is in the range …","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the frame identifier.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Returns true if this frame is a data frame.","Returns true if this frame is a extended frame.","Returns true if this frame is a remote frame.","Returns true if this frame is a standard frame.","Convert error to a generic CAN error kind","","Non-blocking CAN API","Creates a new frame.","Tries to create a <code>StandardId</code> from a raw 16-bit integer.","Tries to create a <code>ExtendedId</code> from a raw 32-bit integer.","Creates a new remote frame (RTR bit set).","Creates a new <code>StandardId</code> without checking if it is inside …","Creates a new <code>ExtendedId</code> without checking if it is inside …","","Returns the Base ID part of this extended identifier.","","","","","","","","","","","","","A CAN interface that is able to transmit and receive …","Associated error type.","Associated frame type.","Returns a received frame if available.","Puts a frame in the transmit buffer to be sent on the bus.","Digital I/O","v1 compatibility wrappers","Digital I/O","v2 compatibility shims","Single digital input pin","Single digital push-pull output pin","Push-pull output pin that can read its output state","Output pin that can be toggled","Is the input pin high?","Is the input pin low?","Is the pin in drive high mode?","Is the pin in drive low mode?","Drives the pin high","Drives the pin low","Toggle pin output.","If you can read <strong>and</strong> write the output state, a pin is …","Software-driven <code>toggle()</code> implementation.","Wrapper to allow fallible <code>v2::InputPin</code> traits to be …","Wrapper to allow fallible <code>v2::OutputPin</code> traits to be …","","","","","","Returns the argument unchanged.","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","Create a new OldOutputPin wrapper around a <code>v2::OutputPin</code>","Create an <code>OldInputPin</code> wrapper around a <code>v2::InputPin</code>.","","","","","","","","","","","Error type","Error type","Error type","Error type.","High pin state","Single digital input pin","Single pin that can switch from input to output mode, and …","Low pin state","Single digital push-pull output pin","Digital output pin state","Push-pull output pin that can read its output state","Output pin that can be toggled","","","","","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Tries to convert this pin to input mode.","Tries to convert this pin to output mode with the given …","Is the input pin high?","Is the input pin low?","Is the pin in drive high mode?","Is the pin in drive low mode?","","Drives the pin high","Drives the pin low","Drives the pin high or low depending on the provided value","Toggle pin output.","If you can read <strong>and</strong> write the output state, a pin is …","","","","Software-driven <code>toggle()</code> implementation.","","","","","","","","","","","","","","","","","","","","","","","","","Read error","Write error","Read half of a serial interface","Write half of a serial interface","Ensures that none of the previously written words are …","Reads a single word from the serial interface","Writes a single word to the serial interface","","Data in “captured” on the first clock transition","Data in “captured” on the second clock transition","An enumeration of SPI errors","Full duplex (master mode)","Clock signal high when idle","Clock signal low when idle","Helper for CPOL = 0, CPHA = 0","Helper for CPOL = 0, CPHA = 1","Helper for CPOL = 1, CPHA = 0","Helper for CPOL = 1, CPHA = 1","SPI mode","Clock phase","Clock polarity","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Clock phase","Clock polarity","Reads the word stored in the shift register","Sends a word to the slave","","","","","","","","","","Trait for cancelable countdowns.","A count down timer","Error returned when a countdown can’t be canceled.","Marker trait that indicates that a timer is periodic","The unit of time used by this timer","Tries to cancel this countdown.","Starts a new count down","Non-blockingly “waits” until the count down finishes","Unit of time used by the watchdog","Feeds an existing watchdog to ensure the processor isn’t …","Disables a running watchdog timer so the processor won’t …","Enables A watchdog timer to reset the processor if …","Disables the watchdog","Triggers the watchdog. This must be done once the watchdog …","Starts the watchdog with a given period, typically once …"],"i":[0,5,5,12,9,0,7,12,13,5,0,0,0,5,12,7,0,0,7,7,0,5,7,9,0,9,5,12,13,5,12,13,7,0,7,7,12,13,12,13,12,5,7,0,0,12,13,12,5,0,0,7,7,7,0,0,20,21,0,21,20,0,0,0,0,0,0,0,23,23,23,23,0,0,26,27,0,35,37,38,40,39,29,32,0,0,28,0,0,0,0,0,28,0,0,0,28,28,28,29,32,28,28,28,35,28,28,28,37,38,39,40,41,0,41,42,0,42,42,0,0,47,48,49,45,0,0,0,43,0,43,0,43,43,43,45,43,43,43,0,47,43,43,43,0,48,0,49,0,0,0,55,55,55,0,0,54,0,55,0,0,50,52,55,55,54,0,55,50,52,50,52,50,52,54,55,50,52,54,55,50,52,54,55,55,24,24,50,52,54,55,50,52,54,55,55,50,52,54,54,54,55,55,24,50,52,54,55,24,24,24,24,25,55,0,24,50,52,24,50,52,55,52,50,52,54,55,50,52,54,55,50,52,54,55,0,60,60,60,60,0,0,0,0,0,0,0,0,61,61,62,62,63,63,64,0,0,0,0,65,67,65,67,65,65,67,67,65,67,67,67,67,67,65,65,65,65,65,67,65,65,65,65,65,67,65,67,65,67,66,72,68,71,70,0,0,70,0,0,0,0,70,70,70,70,70,70,70,70,71,71,68,68,69,69,70,66,66,66,72,0,70,70,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,74,73,0,0,73,74,73,73,77,77,79,0,76,76,0,0,0,0,0,0,0,76,77,78,76,77,78,76,77,78,76,77,78,76,77,78,76,77,78,78,78,79,79,76,77,78,76,77,78,76,77,78,0,0,80,0,81,80,81,81,85,0,0,0,83,84,85],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[[[5,[],[[1,[-1]],[2,[-2]],[3,[-3]],[4,[-4]]]],-2],[[6,[-4,-1]]],[],[],[],[]],[7,7],[[[9,[],[[8,[-1]]]]],-1,[]],0,[[[9,[],[[8,[-1]]]]],7,[]],[[[5,[],[[1,[-1]],[2,[-2]],[3,[-3]],[4,[-4]]]],-2],10,[],[],[],[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]],-1],10,[],[],[]],[[[13,[],[[11,[-1]]]]],10,[]],[[[5,[],[[1,[-1]],[2,[-2]],[3,[-3]],[4,[-4]]]],-2],10,[],[],[],[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]],-1],10,[],[],[]],[[[13,[],[[11,[-1]]]]],10,[]],[[7,7],14],0,[[7,15],16],[-1,-1,[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]],-1],-3,[],[],[]],[[[13,[],[[11,[-1]]]]],-1,[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]]],-3,[],[],[]],[[[13,[],[[11,[-1]]]]],-1,[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]]],-2,[],[],[]],[[[5,[],[[1,[-1]],[2,[-2]],[3,[-3]],[4,[-4]]]]],-3,[],[],[],[]],[-1,-2,[],[]],0,0,[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]],-1,-3],10,[],[],[]],[[[13,[],[[11,[-1]]]],-1],10,[]],[[[12,[],[[2,[-1]],[3,[-2]],[11,[-3]]]],-4],10,[],[],[],[[17,[-2]]]],[[[5,[],[[1,[-1]],[2,[-2]],[3,[-3]],[4,[-4]]]],-5],10,[],[],[],[],[[17,[-3]]]],0,0,[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],0,0,0,0,0,[[],-1,[]],[[[20,[],[[1,[-1]]]],-3],[[6,[-4,-1]]],[],[],[[21,[-2]]],[]],0,0,0,0,0,0,0,0,0,[[[23,[],[[22,[-1]],[1,[-2]]]]],[[18,[-1,-2]]],24,25],[[[23,[],[[22,[-1]],[1,[-2]]]],-1],[[18,[10,-2]]],24,25],0,0,[[26,-1],10,[]],[[27,-1],10,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[28,28],14],[[[29,[],[[1,[-1]]]],-2,[30,[28]]],[[18,[10,-1]]],[],31],[[[32,[],[[1,[-1]]]],-2,-3],[[18,[10,-1]]],[],31,[[34,[],[[33,[28]]]]]],[[28,15],16],[-1,-1,[]],[-1,-2,[],[]],[[[35,[],[[1,[-1]]]],-2,[30,[36]]],[[18,[10,-1]]],[],31],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],[[[37,[],[[1,[-1]]]],-2,[30,[36]]],[[18,[10,-1]]],[],31],[[[38,[],[[1,[-1]]]],-2,-3],[[18,[10,-1]]],[],31,[[34,[],[[33,[36]]]]]],[[[39,[],[[1,[-1]]]],-2,-3,[30,[36]]],[[18,[10,-1]]],[],31,[[34,[],[[33,[36]]]]]],[[[40,[],[[1,[-1]]]],-2,[30,[36]],[30,[36]]],[[18,[10,-1]]],[],31],0,0,[[[41,[],[[1,[-1]]]],[30,[36]]],[[18,[10,-1]]],[]],0,0,[[[42,[],[[1,[-1]]]]],[[18,[10,-1]]],[]],[[[42,[],[[1,[-1]]]],[30,[-2]]],[[18,[10,-1]]],[],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[[43,[-1]],[43,[-1]]],14,44],[[[45,[],[[1,[-1]]]],[30,[[43,[-2]]]]],[[18,[10,-1]]],[],[]],[[[43,[-1]],15],16,46],[-1,-1,[]],[-1,-2,[],[]],0,[[[47,[],[[1,[-1]]]],[30,[-2]]],[[18,[[30,[-2]],-1]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],0,[[[48,[],[[1,[-1]]]],[30,[-2]]],[[18,[10,-1]]],[],[]],0,[[[49,[],[[1,[-1]]]],-3],[[18,[10,-1]]],[],[],[[34,[],[[33,[-2]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[50,51],[52,53],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[50,50],[52,52],[54,54],[55,55],[[55,55],56],[24,[[30,[36]]]],[24,57],[[50,50],14],[[52,52],14],[[54,54],14],[[55,55],14],[[50,15],16],[[52,15],16],[[54,15],16],[[55,15],16],[[55,15],16],[-1,-1,[]],[-1,-1,[]],[50,54],[52,54],[-1,-1,[]],[-1,-1,[]],[[55,-1],10,58],[24,54],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[24,14],[24,14],[24,14],[24,14],[25,55],[55,55],0,[[-1,[30,[36]]],[[59,[24]]],[[17,[54]]]],[51,[[59,[50]]]],[53,[[59,[52]]]],[[-1,57],[[59,[24]]],[[17,[54]]]],[51,50],[53,52],[[55,55],[[59,[56]]]],[52,50],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],[-1,19,[]],[-1,19,[]],[-1,19,[]],0,0,0,[[[60,[],[[22,[-1]],[1,[-2]]]]],[[6,[-1,-2]]],24,25],[[[60,[],[[22,[-1]],[1,[-2]]]],-1],[[6,[[59,[-1]],-2]]],24,25],0,0,0,0,0,0,0,0,[61,14],[61,14],[62,14],[62,14],[63,10],[63,10],[64,10],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-2,[[65,[-2]]],46,[[66,[],[[1,[-1]]]]]],[-1,-1,[]],[-2,[[67,[-2]]],46,[[68,[],[[1,[-1]]]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[67,[-2]]],14,46,[[68,[],[[1,[-1]]]]]],[-1,[[18,[14]]],[]],[[[67,[-2]]],14,46,[[68,[],[[1,[-1]]]]]],[-1,[[18,[14]]],[]],[[[65,[-2]]],14,46,[[69,[],[[1,[-1]]]]]],[-1,[[18,[14]]],[]],[-1,[[18,[14]]],[]],[[[65,[-2]]],14,46,[[69,[],[[1,[-1]]]]]],[-2,[[65,[-2]]],46,[[66,[],[[1,[-1]]]]]],[-2,[[67,[-2]]],46,[[68,[],[[1,[-1]]]]]],[[[65,[-2]]],10,46,[[66,[],[[1,[-1]]]]]],[-1,[[18,[10]]],[]],[-1,[[18,[10]]],[]],[[[65,[-2]]],10,46,[[66,[],[[1,[-1]]]]]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],[-1,19,[]],0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[70,70],[[70,70],14],[[70,15],16],[-1,-1,[]],[14,70],[-1,-2,[],[]],[[[71,[],[[1,[-1]]]]],[[18,[-2,-1]]],[],[],[]],[[[71,[],[[1,[-1]]]],70],[[18,[-3,-1]]],[],[],[]],[[[68,[],[[1,[-1]]]]],[[18,[14,-1]]],[]],[[[68,[],[[1,[-1]]]]],[[18,[14,-1]]],[]],[69,[[18,[14,-1]]],[]],[69,[[18,[14,-1]]],[]],[70,-1,[]],[[[66,[],[[1,[-1]]]]],[[18,[10,-1]]],[]],[[[66,[],[[1,[-1]]]]],[[18,[10,-1]]],[]],[[[66,[],[[1,[-1]]]],70],[[18,[10,-1]]],[]],[[[72,[],[[1,[-1]]]]],[[18,[10,-1]]],[]],0,[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[73,[],[[1,[-1]]]]],[[6,[10,-1]]],[]],[[[74,[],[[1,[-1]]]]],[[6,[-2,-1]]],[],[]],[[[73,[],[[1,[-1]]]],-2],[[6,[10,-1]]],[],[]],[[73,75],16],0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[76,76],[77,77],[78,78],[[76,76],14],[[77,77],14],[[78,78],14],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,[[[79,[],[[1,[-1]]]]],[[6,[-2,-1]]],[],[]],[[[79,[],[[1,[-1]]]],-2],[[6,[10,-1]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]],[-1,19,[]],[-1,19,[]],0,0,0,0,0,[[[80,[],[[1,[-1]]]]],[[18,[10,-1]]],[]],[[[81,[],[[3,[-1]]]],-2],10,[],[[17,[-1]]]],[[[81,[],[[3,[-1]]]]],[[6,[10,82]]],[]],0,0,0,0,[83,10],[84,10],[[[85,[],[[3,[-1]]]],-2],10,[],[[17,[-1]]]]],"c":[240,244,245,246,247,248,249,250,251,252,253,254,255,256],"p":[[17,"Error"],[17,"Channel"],[17,"Time"],[17,"Capture"],[10,"Capture",0],[8,"Result",416],[6,"Direction",0],[17,"Count"],[10,"Qei",0],[1,"tuple"],[17,"Duty"],[10,"Pwm",0],[10,"PwmPin",0],[1,"bool"],[5,"Formatter",417],[8,"Result",417],[10,"Into",418],[6,"Result",419],[5,"TypeId",420],[10,"OneShot",55],[10,"Channel",55],[17,"Frame"],[10,"Can",67],[10,"Frame",151],[10,"Error",151],[10,"DelayMs",72],[10,"DelayUs",72],[6,"Operation",76],[10,"Transactional",76],[1,"slice"],[10,"AddressMode",76],[10,"TransactionalIter",76],[17,"Item"],[10,"IntoIterator",421],[10,"Read",76],[1,"u8"],[10,"Write",76],[10,"WriteIter",76],[10,"WriteIterRead",76],[10,"WriteRead",76],[10,"Read",112],[10,"Write",115],[6,"Operation",121],[10,"PartialEq",422],[10,"Transactional",121],[10,"Debug",417],[10,"Transfer",121],[10,"Write",121],[10,"WriteIter",121],[5,"StandardId",151],[1,"u16"],[5,"ExtendedId",151],[1,"u32"],[6,"Id",151],[6,"ErrorKind",151],[6,"Ordering",422],[1,"usize"],[10,"Hasher",423],[6,"Option",424],[10,"Can",235],[10,"InputPin",244],[10,"StatefulOutputPin",244],[10,"OutputPin",244],[10,"ToggleableOutputPin",244],[5,"OldOutputPin",257],[10,"OutputPin",289],[5,"OldInputPin",257],[10,"InputPin",289],[10,"StatefulOutputPin",289],[6,"PinState",289],[10,"IoPin",289],[10,"ToggleableOutputPin",289],[10,"Write",349],[10,"Read",349],[1,"str"],[6,"Polarity",357],[6,"Phase",357],[5,"Mode",357],[10,"FullDuplex",357],[10,"Cancel",401],[10,"CountDown",401],[6,"Void",425],[10,"WatchdogDisable",409],[10,"Watchdog",409],[10,"WatchdogEnable",409]],"b":[[194,"impl-Debug-for-ErrorKind"],[195,"impl-Display-for-ErrorKind"],[198,"impl-From%3CStandardId%3E-for-Id"],[199,"impl-From%3CExtendedId%3E-for-Id"]]}],\
["enumset",{"doc":"A library for defining enums that can be used in compact …","t":"TTFFKYKRNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNQNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN","n":["ALL","EMPTY","EnumSet","EnumSetIter","EnumSetType","EnumSetType","EnumSetTypeWithRepr","Repr","all","as_array","as_array_truncated","as_repr","as_u128","as_u128_truncated","as_u16","as_u16_truncated","as_u32","as_u32_truncated","as_u64","as_u64_truncated","as_u8","as_u8_truncated","as_usize","as_usize_truncated","bit_width","bitand","bitand_assign","bitor","bitor_assign","bitxor","bitxor_assign","borrow","borrow","borrow_mut","borrow_mut","clear","clone","clone","cmp","complement","contains","copy_into_slice","copy_into_slice_truncated","default","difference","empty","enum_set","eq","eq","extend","extend","fmt","fmt","fmt","from","from","from","from_array","from_array_truncated","from_array_unchecked","from_iter","from_iter","from_repr","from_repr_truncated","from_repr_unchecked","from_slice","from_slice_truncated","from_slice_unchecked","from_u128","from_u128_truncated","from_u128_unchecked","from_u16","from_u16_truncated","from_u16_unchecked","from_u32","from_u32_truncated","from_u32_unchecked","from_u64","from_u64_truncated","from_u64_unchecked","from_u8","from_u8_truncated","from_u8_unchecked","from_usize","from_usize_truncated","from_usize_unchecked","hash","insert","insert_all","intersection","into","into","into_iter","into_iter","is_disjoint","is_empty","is_subset","is_superset","iter","len","new","next","next_back","not","only","partial_cmp","remove","remove_all","size_hint","sub","sub_assign","sum","sum","sum","sum","symmetrical_difference","try_as_array","try_as_u128","try_as_u16","try_as_u32","try_as_u64","try_as_u8","try_as_usize","try_copy_into_slice","try_from","try_from","try_from_array","try_from_repr","try_from_slice","try_from_u128","try_from_u16","try_from_u32","try_from_u64","try_from_u8","try_from_usize","try_into","try_into","type_id","type_id","union","variant_count"],"q":[[0,"enumset"],[141,"core::convert"],[142,"core::clone"],[143,"core::cmp"],[144,"core::cmp"],[145,"core::fmt"],[146,"core::fmt"],[147,"core::option"],[148,"core::iter::traits::iterator"],[149,"core::result"],[150,"core::any"]],"d":["An <code>EnumSet</code> containing all valid variants of the enum.","An empty <code>EnumSet</code>.","An efficient set type for enums.","The iterator used by <code>EnumSet</code>s.","The trait used to define enum types that may be used with …","The procedural macro used to derive <code>EnumSetType</code>, and allow …","An <code>EnumSetType</code> for which <code>EnumSet</code>s have a guaranteed …","The guaranteed representation.","Returns an <code>EnumSet</code> containing all valid variants of the …","Returns an <code>[u64; O]</code> representing the elements of this set.","Returns an <code>[u64; O]</code> representing the elements of this set.","Returns a <code>T::Repr</code> representing the elements of this set.","Returns a <code>u128</code> representing the elements of this set.","Returns a truncated <code>u128</code> representing the elements of this …","Returns a <code>u16</code> representing the elements of this set.","Returns a truncated <code>u16</code> representing the elements of this …","Returns a <code>u32</code> representing the elements of this set.","Returns a truncated <code>u32</code> representing the elements of this …","Returns a <code>u64</code> representing the elements of this set.","Returns a truncated <code>u64</code> representing the elements of this …","Returns a <code>u8</code> representing the elements of this set.","Returns a truncated <code>u8</code> representing the elements of this …","Returns a <code>usize</code> representing the elements of this set.","Returns a truncated <code>usize</code> representing the elements of …","Total number of bits used by this type. Note that the …","","","","","","","","","","","Removes all elements from the set.","","","","Returns a set containing all enum variants not in this set.","Checks whether this set contains a value.","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","Returns an empty set.","Returns a set containing element present in <code>self</code> but not …","Creates an empty <code>EnumSet</code>.","Creates a EnumSet literal, which can be used in const …","","","","","","","","Returns the argument unchanged.","","Returns the argument unchanged.","Attempts to constructs a bitset from a <code>[u64; O]</code>.","Constructs a bitset from a <code>[u64; O]</code>, ignoring bits that do …","Constructs a bitset from a <code>[u64; O]</code>, without checking for …","","","Constructs a bitset from a <code>T::Repr</code>.","Constructs a bitset from a <code>T::Repr</code>, ignoring invalid …","Constructs a bitset from a <code>T::Repr</code> without checking for …","Attempts to constructs a bitset from a <code>&amp;[u64]</code>.","Constructs a bitset from a <code>&amp;[u64]</code>, ignoring bits that do …","Constructs a bitset from a <code>&amp;[u64]</code>, without checking for …","Constructs a bitset from a <code>u128</code>.","Constructs a bitset from a <code>u128</code>, ignoring bits that do not …","Constructs a bitset from a <code>u128</code>, without checking for …","Constructs a bitset from a <code>u16</code>.","Constructs a bitset from a <code>u16</code>, ignoring bits that do not …","Constructs a bitset from a <code>u16</code>, without checking for …","Constructs a bitset from a <code>u32</code>.","Constructs a bitset from a <code>u32</code>, ignoring bits that do not …","Constructs a bitset from a <code>u32</code>, without checking for …","Constructs a bitset from a <code>u64</code>.","Constructs a bitset from a <code>u64</code>, ignoring bits that do not …","Constructs a bitset from a <code>u64</code>, without checking for …","Constructs a bitset from a <code>u8</code>.","Constructs a bitset from a <code>u8</code>, ignoring bits that do not …","Constructs a bitset from a <code>u8</code>, without checking for …","Constructs a bitset from a <code>usize</code>.","Constructs a bitset from a <code>usize</code>, ignoring bits that do …","Constructs a bitset from a <code>usize</code>, without checking for …","","Adds a value to this set.","Adds all elements in another set to this one.","Returns a set containing every element present in both …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Returns <code>true</code> if <code>self</code> has no elements in common with <code>other</code>. …","Returns <code>true</code> if the set contains no elements.","Returns <code>true</code> if the set is a subset of another, i.e., <code>other</code>…","Returns <code>true</code> if the set is a superset of another, i.e., …","Iterates the contents of the set in order from the least …","Returns the number of elements in this set.","Creates an empty <code>EnumSet</code>.","","","","Returns an <code>EnumSet</code> containing a single element.","","Removes a value from this set. Returns whether the value …","Removes all values in another set from this one.","","","","","","","","Returns a set containing every element present in either …","Returns an <code>[u64; O]</code> representing the elements of this set.","Tries to return a <code>u128</code> representing the elements of this …","Tries to return a <code>u16</code> representing the elements of this …","Tries to return a <code>u32</code> representing the elements of this …","Tries to return a <code>u64</code> representing the elements of this …","Tries to return a <code>u8</code> representing the elements of this set.","Tries to return a <code>usize</code> representing the elements of this …","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","","","Attempts to constructs a bitset from a <code>[u64; O]</code>.","Attempts to constructs a bitset from a <code>T::Repr</code>.","Attempts to constructs a bitset from a <code>&amp;[u64]</code>.","Attempts to constructs a bitset from a <code>u128</code>.","Attempts to constructs a bitset from a <code>u16</code>.","Attempts to constructs a bitset from a <code>u32</code>.","Attempts to constructs a bitset from a <code>u64</code>.","Attempts to constructs a bitset from a <code>u8</code>.","Attempts to constructs a bitset from a <code>usize</code>.","","","","","Returns a set containing any elements present in either …","The number of valid variants that this type can contain."],"i":[1,1,0,0,0,0,0,5,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1,14,1,1,1,1,1,1,1,1,0,1,1,1,1,1,1,14,1,1,14,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1,1,1,1,1,1,14,14,1,1,1,1,1,14,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1],"f":[0,0,0,0,0,0,0,0,[[],[[1,[-1]]],2],[[[1,[-1]]],[[4,[3]]],2],[[[1,[-1]]],[[4,[3]]],2],[[[1,[-1]]],[],[2,5]],[[[1,[-1]]],6,2],[[[1,[-1]]],6,2],[[[1,[-1]]],7,2],[[[1,[-1]]],7,2],[[[1,[-1]]],8,2],[[[1,[-1]]],8,2],[[[1,[-1]]],3,2],[[[1,[-1]]],3,2],[[[1,[-1]]],9,2],[[[1,[-1]]],9,2],[[[1,[-1]]],10,2],[[[1,[-1]]],10,2],[[],8],[[[1,[-1]],-2],-3,2,[[11,[[1,[-1]]]]],[]],[[[1,[-1]],-2],12,2,[[11,[[1,[-1]]]]]],[[[1,[-1]],-2],-3,2,[[11,[[1,[-1]]]]],[]],[[[1,[-1]],-2],12,2,[[11,[[1,[-1]]]]]],[[[1,[-1]],-2],-3,2,[[11,[[1,[-1]]]]],[]],[[[1,[-1]],-2],12,2,[[11,[[1,[-1]]]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],12,2],[[[1,[-1]]],[[1,[-1]]],[13,2]],[[[14,[-1]]],[[14,[-1]]],[13,2]],[[[1,[-1]],[1,[-1]]],15,2],[[[1,[-1]]],[[1,[-1]]],2],[[[1,[-1]],-1],16,2],[[[1,[-1]],[17,[3]]],12,2],[[[1,[-1]],[17,[3]]],12,2],[[],[[1,[-1]]],2],[[[1,[-1]],[1,[-1]]],[[1,[-1]]],2],[[],[[1,[-1]]],2],0,[[[1,[-1]],[1,[-1]]],16,[18,2]],[[[1,[-1]],-1],16,2],[[[1,[-1]],-2],12,2,[[20,[],[[19,[[1,[-1]]]]]]]],[[[1,[-1]],-2],12,2,[[20,[],[[19,[-1]]]]]],[[[1,[-1]],21],22,[2,23]],[[[1,[-1]],21],22,[2,24]],[[[14,[-1]],21],22,[24,2]],[-1,-1,[]],[-1,[[1,[-1]]],2],[-1,-1,[]],[[[4,[3]]],[[1,[-1]]],2],[[[4,[3]]],[[1,[-1]]],2],[[[4,[3]]],[[1,[-1]]],2],[-2,[[1,[-1]]],2,[[20,[],[[19,[-1]]]]]],[-2,[[1,[-1]]],2,[[20,[],[[19,[[1,[-1]]]]]]]],[[],[[1,[-1]]],[2,5]],[[],[[1,[-1]]],[2,5]],[[],[[1,[-1]]],[2,5]],[[[17,[3]]],[[1,[-1]]],2],[[[17,[3]]],[[1,[-1]]],2],[[[17,[3]]],[[1,[-1]]],2],[6,[[1,[-1]]],2],[6,[[1,[-1]]],2],[6,[[1,[-1]]],2],[7,[[1,[-1]]],2],[7,[[1,[-1]]],2],[7,[[1,[-1]]],2],[8,[[1,[-1]]],2],[8,[[1,[-1]]],2],[8,[[1,[-1]]],2],[3,[[1,[-1]]],2],[3,[[1,[-1]]],2],[3,[[1,[-1]]],2],[9,[[1,[-1]]],2],[9,[[1,[-1]]],2],[9,[[1,[-1]]],2],[10,[[1,[-1]]],2],[10,[[1,[-1]]],2],[10,[[1,[-1]]],2],[[[1,[-1]],-2],12,2,25],[[[1,[-1]],-1],16,2],[[[1,[-1]],[1,[-1]]],12,2],[[[1,[-1]],[1,[-1]]],[[1,[-1]]],2],[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],-2,2,[]],[-1,-2,[],[]],[[[1,[-1]],[1,[-1]]],16,2],[[[1,[-1]]],16,2],[[[1,[-1]],[1,[-1]]],16,2],[[[1,[-1]],[1,[-1]]],16,2],[[[1,[-1]]],[[14,[-1]]],2],[[[1,[-1]]],10,2],[[],[[1,[-1]]],2],[[[14,[-1]]],[[26,[-2]]],2,[]],[[[14,[-1]]],[[26,[-2]]],2,[]],[[[1,[-1]]],-2,2,[]],[-1,[[1,[-1]]],2],[[[1,[-1]],[1,[-1]]],[[26,[15]]],2],[[[1,[-1]],-1],16,2],[[[1,[-1]],[1,[-1]]],12,2],[[[14,[-1]]],[[12,[10,[26,[10]]]]],2],[[[1,[-1]],-2],-3,2,[[11,[[1,[-1]]]]],[]],[[[1,[-1]],-2],12,2,[[11,[[1,[-1]]]]]],[-2,[[1,[-1]]],2,[[27,[],[[19,[[1,[-1]]]]]]]],[-2,[[1,[-1]]],2,[[27,[],[[19,[-1]]]]]],[-2,[[1,[-1]]],2,[[27,[],[[19,[[1,[-1]]]]]]]],[-2,[[1,[-1]]],2,[[27,[],[[19,[-1]]]]]],[[[1,[-1]],[1,[-1]]],[[1,[-1]]],2],[[[1,[-1]]],[[26,[[4,[3]]]]],2],[[[1,[-1]]],[[26,[6]]],2],[[[1,[-1]]],[[26,[7]]],2],[[[1,[-1]]],[[26,[8]]],2],[[[1,[-1]]],[[26,[3]]],2],[[[1,[-1]]],[[26,[9]]],2],[[[1,[-1]]],[[26,[10]]],2],[[[1,[-1]],[17,[3]]],[[26,[12]]],2],[-1,[[28,[-2]]],[],[]],[-1,[[28,[-2]]],[],[]],[[[4,[3]]],[[26,[[1,[-1]]]]],2],[[],[[26,[[1,[-1]]]]],[2,5]],[[[17,[3]]],[[26,[[1,[-1]]]]],2],[6,[[26,[[1,[-1]]]]],2],[7,[[26,[[1,[-1]]]]],2],[8,[[26,[[1,[-1]]]]],2],[3,[[26,[[1,[-1]]]]],2],[9,[[26,[[1,[-1]]]]],2],[10,[[26,[[1,[-1]]]]],2],[-1,[[28,[-2]]],[],[]],[-1,[[28,[-2]]],[],[]],[-1,29,[]],[-1,29,[]],[[[1,[-1]],[1,[-1]]],[[1,[-1]]],2],[[],8]],"c":[],"p":[[5,"EnumSet",0],[10,"EnumSetType",0],[1,"u64"],[1,"array"],[10,"EnumSetTypeWithRepr",0],[1,"u128"],[1,"u16"],[1,"u32"],[1,"u8"],[1,"usize"],[10,"Into",141],[1,"tuple"],[10,"Clone",142],[5,"EnumSetIter",0],[6,"Ordering",143],[1,"bool"],[1,"slice"],[10,"PartialEq",143],[17,"Item"],[10,"IntoIterator",144],[5,"Formatter",145],[8,"Result",145],[10,"Display",145],[10,"Debug",145],[10,"Hasher",146],[6,"Option",147],[10,"Iterator",148],[6,"Result",149],[5,"TypeId",150]],"b":[[47,"impl-PartialEq-for-EnumSet%3CT%3E"],[48,"impl-PartialEq%3CT%3E-for-EnumSet%3CT%3E"],[49,"impl-Extend%3CEnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[50,"impl-Extend%3CT%3E-for-EnumSet%3CT%3E"],[51,"impl-Display-for-EnumSet%3CT%3E"],[52,"impl-Debug-for-EnumSet%3CT%3E"],[60,"impl-FromIterator%3CT%3E-for-EnumSet%3CT%3E"],[61,"impl-FromIterator%3CEnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[111,"impl-Sum%3C%26EnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[112,"impl-Sum%3CT%3E-for-EnumSet%3CT%3E"],[113,"impl-Sum-for-EnumSet%3CT%3E"],[114,"impl-Sum%3C%26T%3E-for-EnumSet%3CT%3E"]]}],\
["esp32",{"doc":"Peripheral access API for ESP32 microcontrollers …","t":"FOFOFOPPPPFOFOPFOFOFOPFOFOPPPPFOPPFOFOFOFOPPFOPFOPFOGFOPFOPFOPPPPPFOSFOPTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTFFOPFOFOPFOPFOFOPPPPFOPFOFOFOFOFOPFOPPFOPPFOPPPPPPPPPPPPPPPPPPPPFOFOFOPFFOPFOPFOPFOPFOPPPPPCCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCCCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCCCECENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCECNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCCCCCCCCCCEEENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCEECEIIIIFIINNCNNCNNCNNCNCNCNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIFIICNCNCNCNNNNNNCNNNNNNCNNNCNCNNNCNCNNNNCNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFCNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIICNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNFIIINNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIFINNNNNNNNIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIIIINNNNNNNNNNNNIIIIIIIIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIFIIIIIINNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIIFIIIIINNNNNNNNNNNNNNNNIIIIIFIINNNNNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIIIIIIINNNNNNNNNNNNNFIINNNNNNNNIFINNNNNNNNIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIFIIINNNNNNNNNNNNNNIIIIIFIIINNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIFIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIFINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIFIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFICNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNCNCNNCNCNCNCNNCNNNNFIIIIIINNNNNNNNNNNNFIINNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIIINNNNNNNNNFIIINNNNNNNNNFIINNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIINNNNNNNNFIIINNNNNNNNNFIINNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNFIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIIINNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIFNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFINNNNNNNFINNNNNNNFINNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFINNNNNNNFINNNNNNNFINNNNNNNIIIIIIFNNCNCNCNCNCNNNCNNNNIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNFIINNNNNNNNIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNNNNIIIIFIINNNNNNNNNNNNFIINNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNFIINNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNFIINNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNFIINNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNFIINNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNFIINNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNFIINNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNFIINNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIINNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIFIIIIIINNNNNNNNNNNNNNNFINNNNNNNIIIFICNNNCNNCNNNCNNNNFIINNNNNNNNNIFINNNNNNNNNFIINNNNNNNNIFINNNNNNNNNFIIIIINNNNCNCNCNCNCNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIKIITITKKFKKRRITTTTTTTTTKTNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIICNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNCNNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNIIFIINNCNNNCNCNNNNNCNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIIFNNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNNNFIIIIIINNNNNNNNNNNNIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIIFIIIIIIIIIIIIINNCNNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNFIIIIIINNNNNNNNNNNNIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNIIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIFIINNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIICNNNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNIIIIFIINNNNNNNNNNNNIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNIIIIIIIIIFIINNNNNNNNNNNNNNNNNIFIIIINNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIFIINNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIFIIIIIINNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIFIIIIINNNNNNNNNNNNNNNNIIIIIFIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFNNCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNNNNNNNNNNCNNCNNCNCNCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNNNNNNNNNNCNNCNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIIFIINNNNNNNNNNIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIIFIINNNNNNNNNNIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIINNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNIFINNNNNNNNIIIIIIIIIFIINNNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIFIINNNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIFIINNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIFIIIINNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIFINNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIFINNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIFINNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIFINNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIFINNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIFINNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIFNNNNCNNNNIIIIIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIINNCNCNNCNCNCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFINNNNNNNNNNNNNNNIIIIIIIIFINNNNNNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIFCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNNCNNCNNCNNCNCNCNCNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNIFINNNNNNNNIIIIFIINNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFNNCNNNNNNFINNNNNNNIIIIIIIIFIIINNCNNCNNCNNCNCNCNCNCNNNNCNNCNNCNNIFINNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIICNCNNNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNGIIPPPPPIIIIPGIIIIIIIIIIPFIIIIIIPPPPGIIIIGIIPIPGIIIPPIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIINNNNNNNNNNNIFINNNNNNNNIIIIFIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNIFIINNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFINNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIFIIINNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNIIIFIIINNNNNNNNNNNNIIIIIFIIIIINNNNNNNNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIIIIIIFNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIFIIIIIIINNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNNNNFIIIIIINNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIINNNNNNNNIIIIIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIINNNNNNNNNNNNNNNNNFIINNNNNNNNIIFIIIIIIIIINNNNNNNNNNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIICNNNCNCNCNCNCNCNNCNCNNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNIIIIIIIIIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIIIINNNNNNNNNNIIFIIIINNNNNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIICNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNFIIIINNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIFIIIIIINNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFINNNNNNNNFIIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNIIIIIIFIIIINNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIFIIINNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIFNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIFINNNNNNNNNNNNIIIFINNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIIFNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNIIIIIIIIIFIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIFIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIIIIIIFINNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIFINNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIFIIINNNNNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNFIIIIIIIIIIIIIIIIINNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNNIIFNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIICNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNIIIIIIIIIIIIIIIIIIIIIIIICNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNCNCNNCNNCNCNCNCNCNCNCNCNNNCNCNNIIFNNNNNNNNIIIFNNNNNNNNNIIIIFNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNIIIIFNNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIFNNNNNNNNNNNNNNNNNIIIIIIFNNNNNNNNNNNNIIIIIIIFNNNNNNNNNNNNNIIIIIIIFNNNNNNNNNNNNNIIIIIIIIIIIFNNNNNNNNNNNNNNNNNIIIIIFNNNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIFNNNNNNNNNNNNNNNNNNNIIIIIIFNNNNNNNNNNNNIIIIIIIFNNNNNNNNNNNNNIIIIIIIFNNNNNNNNNNNNNIIIIIIIIIIIFNNNNNNNNNNNNNNNNNIIIIIFNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIINNNNNNNNNNIFIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIINNNNNNNNNNNIIIIIFNNNNNNNNNNNIIIIFINNNNNNNNNNNIIIIIIFINNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIFNNNNNNNNNIFIIINNNNNNNNNNIIIIIFNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNNFIINNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIINNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIINNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIIINNNNNNNNNNNIIIIFIINNNNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIFINNNNNNNNNNIIFINNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIFINNNNNNNNNNNIIIIFINNNNNNNNNNNIIIIIIIIIFINNNNNNNNNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIICNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNFIINNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIFINNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIFINNNNNNNNIFIINNNNNNNNNIFINNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIINNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIINNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNFIIIIINNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIINNNNNNNNNNNFIIIIINNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIIIIINNNNNNNNNNNNNNNNNIFINNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNPPPPPPPPPPPPPPPPPPIPPIFGIIIIIIIIIIEEEEEEGIIGIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIFIICNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNNCNCNCNCNNNCNNIFINNNNNNNNIIFIIIINNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIFIIIINNNNNNNNNNNNIIFIIIINNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIICNCNCNCNCNNNCNCNCNCNCNCNNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNNNNIFIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIIINNNNNNNNNFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIFIIIIIIINNNNNNNNNNNNNNNNNNNNNNIFINNNNNNNNIIIFINNNNNNNNNNIIIIIIIFIIIINNNNNNNNNNNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIICNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNFIINNNNNNNNIIIIFIINNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNFIIIIINNNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIIIIIIIIIIINNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIFIIIIIINNNNNNNNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNN","n":["AES","AES","APB_CTRL","APB_CTRL","BB","BB","BT_BB","BT_BB_NMI","BT_MAC","CACHE_IA","DPORT","DPORT","EFUSE","EFUSE","EFUSE","EMAC_DMA","EMAC_DMA","EMAC_EXT","EMAC_EXT","EMAC_MAC","EMAC_MAC","ETH_MAC","FLASH_ENCRYPTION","FLASH_ENCRYPTION","FRC_TIMER","FRC_TIMER","FROM_CPU_INTR0","FROM_CPU_INTR1","FROM_CPU_INTR2","FROM_CPU_INTR3","GPIO","GPIO","GPIO","GPIO_NMI","GPIO_SD","GPIO_SD","HINF","HINF","I2C0","I2C0","I2C1","I2C1","I2C_EXT0","I2C_EXT1","I2S0","I2S0","I2S0","I2S1","I2S1","I2S1","IO_MUX","IO_MUX","Interrupt","LEDC","LEDC","LEDC","MCPWM0","MCPWM0","MCPWM0","MCPWM1","MCPWM1","MCPWM1","MCPWM2","MCPWM3","MMU_IA","MPU_IA","NRX","NRX","NVIC_PRIO_BITS","PCNT","PCNT","PCNT","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","Peripherals","RMT","RMT","RMT","RNG","RNG","RSA","RSA","RSA","RTC_CNTL","RTC_CNTL","RTC_CORE","RTC_I2C","RTC_I2C","RTC_IO","RTC_IO","RWBLE","RWBLE_NMI","RWBT","RWBT_NMI","SDHOST","SDHOST","SDIO_HOST","SENS","SENS","SHA","SHA","SLC","SLC","SLCHOST","SLCHOST","SPI0","SPI0","SPI0","SPI1","SPI1","SPI1","SPI1_DMA","SPI2","SPI2","SPI2","SPI2_DMA","SPI3","SPI3","SPI3","SPI3_DMA","TG0_LACT_EDGE","TG0_LACT_LEVEL","TG0_T0_EDGE","TG0_T0_LEVEL","TG0_T1_EDGE","TG0_T1_LEVEL","TG0_WDT_EDGE","TG0_WDT_LEVEL","TG1_LACT_EDGE","TG1_LACT_LEVEL","TG1_T0_EDGE","TG1_T0_LEVEL","TG1_T1_EDGE","TG1_T1_LEVEL","TG1_WDT_EDGE","TG1_WDT_LEVEL","TIMER1","TIMER2","TIMG0","TIMG0","TIMG1","TIMG1","TWAI0","TWAI0","TWAI0","TryFromInterruptError","UART0","UART0","UART0","UART1","UART1","UART1","UART2","UART2","UART2","UHCI0","UHCI0","UHCI0","UHCI1","UHCI1","UHCI1","WDT","WIFI_BB","WIFI_MAC","WIFI_NMI","aes","apb_ctrl","bb","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","dport","efuse","emac_dma","emac_ext","emac_mac","eq","flash_encryption","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","frc_timer","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","generic","gpio","gpio_sd","hinf","i2c0","i2c1","i2s0","i2s1","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","io_mux","ledc","mcpwm0","mcpwm1","nrx","number","pcnt","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","rmt","rng","rsa","rtc_cntl","rtc_i2c","rtc_io","sdhost","sens","sha","slc","slchost","spi0","spi1","spi2","spi3","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","take","timg0","timg1","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","twai0","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uart0","uart1","uart2","uhci0","uhci1","ENDIAN","IDLE","KEY","MODE","RegisterBlock","START","TEXT","borrow","borrow_mut","endian","endian","from","idle","idle","into","key","key","key_iter","mode","mode","start","start","text","text","text_iter","try_from","try_into","type_id","ENDIAN_R","ENDIAN_SPEC","ENDIAN_W","R","W","bits","borrow","borrow_mut","endian","endian","from","into","try_from","try_into","type_id","IDLE_R","IDLE_SPEC","R","borrow","borrow_mut","from","idle","into","try_from","try_into","type_id","KEY_R","KEY_SPEC","KEY_W","R","W","bits","borrow","borrow_mut","from","into","key","key","try_from","try_into","type_id","MODE_R","MODE_SPEC","MODE_W","R","W","bits","borrow","borrow_mut","from","into","mode","mode","try_from","try_into","type_id","START_SPEC","START_W","W","bits","borrow","borrow_mut","from","into","start","try_from","try_into","type_id","R","TEXT_R","TEXT_SPEC","TEXT_W","W","bits","borrow","borrow_mut","from","into","text","text","try_from","try_into","type_id","APB_SARADC_CTRL","APB_SARADC_CTRL2","APB_SARADC_FSM","APB_SARADC_SAR1_PATT_TAB","APB_SARADC_SAR2_PATT_TAB","APLL_TICK_CONF","CK8M_TICK_CONF","DATE","PLL_TICK_CONF","RegisterBlock","SYSCLK_CONF","XTAL_TICK_CONF","apb_saradc_ctrl","apb_saradc_ctrl","apb_saradc_ctrl2","apb_saradc_ctrl2","apb_saradc_fsm","apb_saradc_fsm","apb_saradc_sar1_patt_tab","apb_saradc_sar1_patt_tab","apb_saradc_sar1_patt_tab1","apb_saradc_sar1_patt_tab2","apb_saradc_sar1_patt_tab3","apb_saradc_sar1_patt_tab4","apb_saradc_sar1_patt_tab_iter","apb_saradc_sar2_patt_tab","apb_saradc_sar2_patt_tab","apb_saradc_sar2_patt_tab1","apb_saradc_sar2_patt_tab2","apb_saradc_sar2_patt_tab3","apb_saradc_sar2_patt_tab4","apb_saradc_sar2_patt_tab_iter","apll_tick_conf","apll_tick_conf","borrow","borrow_mut","ck8m_tick_conf","ck8m_tick_conf","date","date","from","into","pll_tick_conf","pll_tick_conf","sysclk_conf","sysclk_conf","try_from","try_into","type_id","xtal_tick_conf","xtal_tick_conf","APB_SARADC_CTRL_SPEC","R","SARADC_DATA_SAR_SEL_R","SARADC_DATA_SAR_SEL_W","SARADC_DATA_TO_I2S_R","SARADC_DATA_TO_I2S_W","SARADC_SAR1_PATT_LEN_R","SARADC_SAR1_PATT_LEN_W","SARADC_SAR1_PATT_P_CLEAR_R","SARADC_SAR1_PATT_P_CLEAR_W","SARADC_SAR2_MUX_R","SARADC_SAR2_MUX_W","SARADC_SAR2_PATT_LEN_R","SARADC_SAR2_PATT_LEN_W","SARADC_SAR2_PATT_P_CLEAR_R","SARADC_SAR2_PATT_P_CLEAR_W","SARADC_SAR_CLK_DIV_R","SARADC_SAR_CLK_DIV_W","SARADC_SAR_CLK_GATED_R","SARADC_SAR_CLK_GATED_W","SARADC_SAR_SEL_R","SARADC_SAR_SEL_W","SARADC_START_FORCE_R","SARADC_START_FORCE_W","SARADC_START_R","SARADC_START_W","SARADC_WORK_MODE_R","SARADC_WORK_MODE_W","W","bits","borrow","borrow_mut","from","into","saradc_data_sar_sel","saradc_data_sar_sel","saradc_data_to_i2s","saradc_data_to_i2s","saradc_sar1_patt_len","saradc_sar1_patt_len","saradc_sar1_patt_p_clear","saradc_sar1_patt_p_clear","saradc_sar2_mux","saradc_sar2_mux","saradc_sar2_patt_len","saradc_sar2_patt_len","saradc_sar2_patt_p_clear","saradc_sar2_patt_p_clear","saradc_sar_clk_div","saradc_sar_clk_div","saradc_sar_clk_gated","saradc_sar_clk_gated","saradc_sar_sel","saradc_sar_sel","saradc_start","saradc_start","saradc_start_force","saradc_start_force","saradc_work_mode","saradc_work_mode","try_from","try_into","type_id","APB_SARADC_CTRL2_SPEC","R","SARADC_MAX_MEAS_NUM_R","SARADC_MAX_MEAS_NUM_W","SARADC_MEAS_NUM_LIMIT_R","SARADC_MEAS_NUM_LIMIT_W","SARADC_SAR1_INV_R","SARADC_SAR1_INV_W","SARADC_SAR2_INV_R","SARADC_SAR2_INV_W","W","bits","borrow","borrow_mut","from","into","saradc_max_meas_num","saradc_max_meas_num","saradc_meas_num_limit","saradc_meas_num_limit","saradc_sar1_inv","saradc_sar1_inv","saradc_sar2_inv","saradc_sar2_inv","try_from","try_into","type_id","APB_SARADC_FSM_SPEC","R","SARADC_RSTB_WAIT_R","SARADC_RSTB_WAIT_W","SARADC_SAMPLE_CYCLE_R","SARADC_SAMPLE_CYCLE_W","SARADC_STANDBY_WAIT_R","SARADC_STANDBY_WAIT_W","SARADC_START_WAIT_R","SARADC_START_WAIT_W","W","bits","borrow","borrow_mut","from","into","saradc_rstb_wait","saradc_rstb_wait","saradc_sample_cycle","saradc_sample_cycle","saradc_standby_wait","saradc_standby_wait","saradc_start_wait","saradc_start_wait","try_from","try_into","type_id","APB_SARADC_SAR1_PATT_TAB_SPEC","R","SARADC_SAR1_PATT_TAB1_R","SARADC_SAR1_PATT_TAB1_W","W","bits","borrow","borrow_mut","from","into","saradc_sar1_patt_tab1","saradc_sar1_patt_tab1","try_from","try_into","type_id","APB_SARADC_SAR2_PATT_TAB_SPEC","R","SARADC_SAR2_PATT_TAB1_R","SARADC_SAR2_PATT_TAB1_W","W","bits","borrow","borrow_mut","from","into","saradc_sar2_patt_tab1","saradc_sar2_patt_tab1","try_from","try_into","type_id","APLL_TICK_CONF_SPEC","APLL_TICK_NUM_R","APLL_TICK_NUM_W","R","W","apll_tick_num","apll_tick_num","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CK8M_TICK_CONF_SPEC","CK8M_TICK_NUM_R","CK8M_TICK_NUM_W","R","W","bits","borrow","borrow_mut","ck8m_tick_num","ck8m_tick_num","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","PLL_TICK_CONF_SPEC","PLL_TICK_NUM_R","PLL_TICK_NUM_W","R","W","bits","borrow","borrow_mut","from","into","pll_tick_num","pll_tick_num","try_from","try_into","type_id","CLK_320M_EN_R","CLK_320M_EN_W","CLK_EN_R","CLK_EN_W","PRE_DIV_CNT_R","PRE_DIV_CNT_W","QUICK_CLK_CHNG_R","QUICK_CLK_CHNG_W","R","RST_TICK_CNT_R","RST_TICK_CNT_W","SYSCLK_CONF_SPEC","W","bits","borrow","borrow_mut","clk_320m_en","clk_320m_en","clk_en","clk_en","from","into","pre_div_cnt","pre_div_cnt","quick_clk_chng","quick_clk_chng","rst_tick_cnt","rst_tick_cnt","try_from","try_into","type_id","R","W","XTAL_TICK_CONF_SPEC","XTAL_TICK_NUM_R","XTAL_TICK_NUM_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xtal_tick_num","xtal_tick_num","BBPD_CTRL","RegisterBlock","bbpd_ctrl","bbpd_ctrl","borrow","borrow_mut","from","into","try_from","try_into","type_id","BBPD_CTRL_SPEC","DC_EST_FORCE_PD_R","DC_EST_FORCE_PD_W","DC_EST_FORCE_PU_R","DC_EST_FORCE_PU_W","FFT_FORCE_PD_R","FFT_FORCE_PD_W","FFT_FORCE_PU_R","FFT_FORCE_PU_W","R","W","bits","borrow","borrow_mut","dc_est_force_pd","dc_est_force_pd","dc_est_force_pu","dc_est_force_pu","fft_force_pd","fft_force_pd","fft_force_pu","fft_force_pu","from","into","try_from","try_into","type_id","ACCESS_CHECK","AHBLITE_MPU_TABLE_APB_CTRL","AHBLITE_MPU_TABLE_BB","AHBLITE_MPU_TABLE_BT","AHBLITE_MPU_TABLE_BTMAC","AHBLITE_MPU_TABLE_BT_BUFFER","AHBLITE_MPU_TABLE_CAN","AHBLITE_MPU_TABLE_EFUSE","AHBLITE_MPU_TABLE_EMAC","AHBLITE_MPU_TABLE_FE","AHBLITE_MPU_TABLE_FE2","AHBLITE_MPU_TABLE_GPIO","AHBLITE_MPU_TABLE_HINF","AHBLITE_MPU_TABLE_I2C","AHBLITE_MPU_TABLE_I2C_EXT0","AHBLITE_MPU_TABLE_I2C_EXT1","AHBLITE_MPU_TABLE_I2S0","AHBLITE_MPU_TABLE_I2S1","AHBLITE_MPU_TABLE_IO_MUX","AHBLITE_MPU_TABLE_LEDC","AHBLITE_MPU_TABLE_MISC","AHBLITE_MPU_TABLE_PCNT","AHBLITE_MPU_TABLE_PWM0","AHBLITE_MPU_TABLE_PWM1","AHBLITE_MPU_TABLE_PWM2","AHBLITE_MPU_TABLE_PWM3","AHBLITE_MPU_TABLE_PWR","AHBLITE_MPU_TABLE_RMT","AHBLITE_MPU_TABLE_RTC","AHBLITE_MPU_TABLE_RWBT","AHBLITE_MPU_TABLE_SDIO_HOST","AHBLITE_MPU_TABLE_SLC","AHBLITE_MPU_TABLE_SLCHOST","AHBLITE_MPU_TABLE_SPI0","AHBLITE_MPU_TABLE_SPI1","AHBLITE_MPU_TABLE_SPI2","AHBLITE_MPU_TABLE_SPI3","AHBLITE_MPU_TABLE_SPI_ENCRYPT","AHBLITE_MPU_TABLE_TIMER","AHBLITE_MPU_TABLE_TIMERGROUP","AHBLITE_MPU_TABLE_TIMERGROUP1","AHBLITE_MPU_TABLE_UART","AHBLITE_MPU_TABLE_UART1","AHBLITE_MPU_TABLE_UART2","AHBLITE_MPU_TABLE_UHCI0","AHBLITE_MPU_TABLE_UHCI1","AHBLITE_MPU_TABLE_WDG","AHBLITE_MPU_TABLE_WIFIMAC","AHB_LITE_MASK","AHB_MPU_TABLE_0","AHB_MPU_TABLE_1","APPCPU_CTRL_A","APPCPU_CTRL_B","APPCPU_CTRL_C","APPCPU_CTRL_D","APP_BB_INT_MAP","APP_BOOT_REMAP_CTRL","APP_BT_BB_INT_MAP","APP_BT_BB_NMI_MAP","APP_BT_MAC_INT_MAP","APP_CACHE_CTRL","APP_CACHE_CTRL1","APP_CACHE_IA_INT_MAP","APP_CACHE_LOCK_0_ADDR","APP_CACHE_LOCK_1_ADDR","APP_CACHE_LOCK_2_ADDR","APP_CACHE_LOCK_3_ADDR","APP_CAN_INT_MAP","APP_CPU_INTR_FROM_CPU_0_MAP","APP_CPU_INTR_FROM_CPU_1_MAP","APP_CPU_INTR_FROM_CPU_2_MAP","APP_CPU_INTR_FROM_CPU_3_MAP","APP_CPU_RECORD_CTRL","APP_CPU_RECORD_PDEBUGDATA","APP_CPU_RECORD_PDEBUGINST","APP_CPU_RECORD_PDEBUGLS0ADDR","APP_CPU_RECORD_PDEBUGLS0DATA","APP_CPU_RECORD_PDEBUGLS0STAT","APP_CPU_RECORD_PDEBUGPC","APP_CPU_RECORD_PDEBUGSTATUS","APP_CPU_RECORD_PID","APP_CPU_RECORD_STATUS","APP_DCACHE_DBUG0","APP_DCACHE_DBUG1","APP_DCACHE_DBUG2","APP_DCACHE_DBUG3","APP_DCACHE_DBUG4","APP_DCACHE_DBUG5","APP_DCACHE_DBUG6","APP_DCACHE_DBUG7","APP_DCACHE_DBUG8","APP_DCACHE_DBUG9","APP_DPORT_APB_MASK0","APP_DPORT_APB_MASK1","APP_EFUSE_INT_MAP","APP_EMAC_INT_MAP","APP_GPIO_INTERRUPT_MAP","APP_GPIO_INTERRUPT_NMI_MAP","APP_I2C_EXT0_INTR_MAP","APP_I2C_EXT1_INTR_MAP","APP_I2S0_INT_MAP","APP_I2S1_INT_MAP","APP_INTRUSION_CTRL","APP_INTRUSION_STATUS","APP_INTR_STATUS_0","APP_INTR_STATUS_1","APP_INTR_STATUS_2","APP_LEDC_INT_MAP","APP_MAC_INTR_MAP","APP_MAC_NMI_MAP","APP_MMU_IA_INT_MAP","APP_MPU_IA_INT_MAP","APP_PCNT_INTR_MAP","APP_PWM0_INTR_MAP","APP_PWM1_INTR_MAP","APP_PWM2_INTR_MAP","APP_PWM3_INTR_MAP","APP_RMT_INTR_MAP","APP_RSA_INTR_MAP","APP_RTC_CORE_INTR_MAP","APP_RWBLE_IRQ_MAP","APP_RWBLE_NMI_MAP","APP_RWBT_IRQ_MAP","APP_RWBT_NMI_MAP","APP_SDIO_HOST_INTERRUPT_MAP","APP_SLC0_INTR_MAP","APP_SLC1_INTR_MAP","APP_SPI1_DMA_INT_MAP","APP_SPI2_DMA_INT_MAP","APP_SPI3_DMA_INT_MAP","APP_SPI_INTR_0_MAP","APP_SPI_INTR_1_MAP","APP_SPI_INTR_2_MAP","APP_SPI_INTR_3_MAP","APP_TG1_LACT_EDGE_INT_MAP","APP_TG1_LACT_LEVEL_INT_MAP","APP_TG1_T0_EDGE_INT_MAP","APP_TG1_T0_LEVEL_INT_MAP","APP_TG1_T1_EDGE_INT_MAP","APP_TG1_T1_LEVEL_INT_MAP","APP_TG1_WDT_EDGE_INT_MAP","APP_TG1_WDT_LEVEL_INT_MAP","APP_TG_LACT_EDGE_INT_MAP","APP_TG_LACT_LEVEL_INT_MAP","APP_TG_T0_EDGE_INT_MAP","APP_TG_T0_LEVEL_INT_MAP","APP_TG_T1_EDGE_INT_MAP","APP_TG_T1_LEVEL_INT_MAP","APP_TG_WDT_EDGE_INT_MAP","APP_TG_WDT_LEVEL_INT_MAP","APP_TIMER_INT1_MAP","APP_TIMER_INT2_MAP","APP_TRACEMEM_ENA","APP_UART1_INTR_MAP","APP_UART2_INTR_MAP","APP_UART_INTR_MAP","APP_UHCI0_INTR_MAP","APP_UHCI1_INTR_MAP","APP_VECBASE_CTRL","APP_VECBASE_SET","APP_WDG_INT_MAP","BT_LPCK_DIV_FRAC","BT_LPCK_DIV_INT","CACHE_IA_INT_EN","CACHE_MUX_MODE","CORE_RST_EN","CPU_INTR_FROM_CPU_0","CPU_INTR_FROM_CPU_1","CPU_INTR_FROM_CPU_2","CPU_INTR_FROM_CPU_3","CPU_PER_CONF","DATE","DMMU_PAGE_MODE","DMMU_TABLE0","DMMU_TABLE1","DMMU_TABLE10","DMMU_TABLE11","DMMU_TABLE12","DMMU_TABLE13","DMMU_TABLE14","DMMU_TABLE15","DMMU_TABLE2","DMMU_TABLE3","DMMU_TABLE4","DMMU_TABLE5","DMMU_TABLE6","DMMU_TABLE7","DMMU_TABLE8","DMMU_TABLE9","FRONT_END_MEM_PD","HOST_INF_SEL","IMMU_PAGE_MODE","IMMU_TABLE0","IMMU_TABLE1","IMMU_TABLE10","IMMU_TABLE11","IMMU_TABLE12","IMMU_TABLE13","IMMU_TABLE14","IMMU_TABLE15","IMMU_TABLE2","IMMU_TABLE3","IMMU_TABLE4","IMMU_TABLE5","IMMU_TABLE6","IMMU_TABLE7","IMMU_TABLE8","IMMU_TABLE9","IRAM_DRAM_AHB_SEL","MEM_ACCESS_DBUG0","MEM_ACCESS_DBUG1","MEM_PD_MASK","MMU_IA_INT_EN","MPU_IA_INT_EN","PERIP_CLK_EN","PERIP_RST_EN","PERI_CLK_EN","PERI_RST_EN","PRO_BB_INT_MAP","PRO_BOOT_REMAP_CTRL","PRO_BT_BB_INT_MAP","PRO_BT_BB_NMI_MAP","PRO_BT_MAC_INT_MAP","PRO_CACHE_CTRL","PRO_CACHE_CTRL1","PRO_CACHE_IA_INT_MAP","PRO_CACHE_LOCK_0_ADDR","PRO_CACHE_LOCK_1_ADDR","PRO_CACHE_LOCK_2_ADDR","PRO_CACHE_LOCK_3_ADDR","PRO_CAN_INT_MAP","PRO_CPU_INTR_FROM_CPU_0_MAP","PRO_CPU_INTR_FROM_CPU_1_MAP","PRO_CPU_INTR_FROM_CPU_2_MAP","PRO_CPU_INTR_FROM_CPU_3_MAP","PRO_CPU_RECORD_CTRL","PRO_CPU_RECORD_PDEBUGDATA","PRO_CPU_RECORD_PDEBUGINST","PRO_CPU_RECORD_PDEBUGLS0ADDR","PRO_CPU_RECORD_PDEBUGLS0DATA","PRO_CPU_RECORD_PDEBUGLS0STAT","PRO_CPU_RECORD_PDEBUGPC","PRO_CPU_RECORD_PDEBUGSTATUS","PRO_CPU_RECORD_PID","PRO_CPU_RECORD_STATUS","PRO_DCACHE_DBUG0","PRO_DCACHE_DBUG1","PRO_DCACHE_DBUG2","PRO_DCACHE_DBUG3","PRO_DCACHE_DBUG4","PRO_DCACHE_DBUG5","PRO_DCACHE_DBUG6","PRO_DCACHE_DBUG7","PRO_DCACHE_DBUG8","PRO_DCACHE_DBUG9","PRO_DPORT_APB_MASK0","PRO_DPORT_APB_MASK1","PRO_EFUSE_INT_MAP","PRO_EMAC_INT_MAP","PRO_GPIO_INTERRUPT_MAP","PRO_GPIO_INTERRUPT_NMI_MAP","PRO_I2C_EXT0_INTR_MAP","PRO_I2C_EXT1_INTR_MAP","PRO_I2S0_INT_MAP","PRO_I2S1_INT_MAP","PRO_INTRUSION_CTRL","PRO_INTRUSION_STATUS","PRO_INTR_STATUS_0","PRO_INTR_STATUS_1","PRO_INTR_STATUS_2","PRO_LEDC_INT_MAP","PRO_MAC_INTR_MAP","PRO_MAC_NMI_MAP","PRO_MMU_IA_INT_MAP","PRO_MPU_IA_INT_MAP","PRO_PCNT_INTR_MAP","PRO_PWM0_INTR_MAP","PRO_PWM1_INTR_MAP","PRO_PWM2_INTR_MAP","PRO_PWM3_INTR_MAP","PRO_RMT_INTR_MAP","PRO_RSA_INTR_MAP","PRO_RTC_CORE_INTR_MAP","PRO_RWBLE_IRQ_MAP","PRO_RWBLE_NMI_MAP","PRO_RWBT_IRQ_MAP","PRO_RWBT_NMI_MAP","PRO_SDIO_HOST_INTERRUPT_MAP","PRO_SLC0_INTR_MAP","PRO_SLC1_INTR_MAP","PRO_SPI1_DMA_INT_MAP","PRO_SPI2_DMA_INT_MAP","PRO_SPI3_DMA_INT_MAP","PRO_SPI_INTR_0_MAP","PRO_SPI_INTR_1_MAP","PRO_SPI_INTR_2_MAP","PRO_SPI_INTR_3_MAP","PRO_TG1_LACT_EDGE_INT_MAP","PRO_TG1_LACT_LEVEL_INT_MAP","PRO_TG1_T0_EDGE_INT_MAP","PRO_TG1_T0_LEVEL_INT_MAP","PRO_TG1_T1_EDGE_INT_MAP","PRO_TG1_T1_LEVEL_INT_MAP","PRO_TG1_WDT_EDGE_INT_MAP","PRO_TG1_WDT_LEVEL_INT_MAP","PRO_TG_LACT_EDGE_INT_MAP","PRO_TG_LACT_LEVEL_INT_MAP","PRO_TG_T0_EDGE_INT_MAP","PRO_TG_T0_LEVEL_INT_MAP","PRO_TG_T1_EDGE_INT_MAP","PRO_TG_T1_LEVEL_INT_MAP","PRO_TG_WDT_EDGE_INT_MAP","PRO_TG_WDT_LEVEL_INT_MAP","PRO_TIMER_INT1_MAP","PRO_TIMER_INT2_MAP","PRO_TRACEMEM_ENA","PRO_UART1_INTR_MAP","PRO_UART2_INTR_MAP","PRO_UART_INTR_MAP","PRO_UHCI0_INTR_MAP","PRO_UHCI1_INTR_MAP","PRO_VECBASE_CTRL","PRO_VECBASE_SET","PRO_WDG_INT_MAP","ROM_FO_CTRL","ROM_MPU_ENA","ROM_MPU_TABLE0","ROM_MPU_TABLE1","ROM_MPU_TABLE2","ROM_MPU_TABLE3","ROM_PD_CTRL","RSA_PD_CTRL","RegisterBlock","SECURE_BOOT_CTRL","SHROM_MPU_TABLE0","SHROM_MPU_TABLE1","SHROM_MPU_TABLE10","SHROM_MPU_TABLE11","SHROM_MPU_TABLE12","SHROM_MPU_TABLE13","SHROM_MPU_TABLE14","SHROM_MPU_TABLE15","SHROM_MPU_TABLE16","SHROM_MPU_TABLE17","SHROM_MPU_TABLE18","SHROM_MPU_TABLE19","SHROM_MPU_TABLE2","SHROM_MPU_TABLE20","SHROM_MPU_TABLE21","SHROM_MPU_TABLE22","SHROM_MPU_TABLE23","SHROM_MPU_TABLE3","SHROM_MPU_TABLE4","SHROM_MPU_TABLE5","SHROM_MPU_TABLE6","SHROM_MPU_TABLE7","SHROM_MPU_TABLE8","SHROM_MPU_TABLE9","SLAVE_SPI_CONFIG","SPI_DMA_CHAN_SEL","SRAM_FO_CTRL_0","SRAM_FO_CTRL_1","SRAM_PD_CTRL_0","SRAM_PD_CTRL_1","TAG_FO_CTRL","TRACEMEM_MUX_MODE","WIFI_BB_CFG","WIFI_BB_CFG_2","WIFI_CLK_EN","access_check","access_check","ahb_lite_mask","ahb_lite_mask","ahb_mpu_table_0","ahb_mpu_table_0","ahb_mpu_table_1","ahb_mpu_table_1","ahblite_mpu_table_apb_ctrl","ahblite_mpu_table_apb_ctrl","ahblite_mpu_table_bb","ahblite_mpu_table_bb","ahblite_mpu_table_bt","ahblite_mpu_table_bt","ahblite_mpu_table_bt_buffer","ahblite_mpu_table_bt_buffer","ahblite_mpu_table_btmac","ahblite_mpu_table_btmac","ahblite_mpu_table_can","ahblite_mpu_table_can","ahblite_mpu_table_efuse","ahblite_mpu_table_efuse","ahblite_mpu_table_emac","ahblite_mpu_table_emac","ahblite_mpu_table_fe","ahblite_mpu_table_fe","ahblite_mpu_table_fe2","ahblite_mpu_table_fe2","ahblite_mpu_table_gpio","ahblite_mpu_table_gpio","ahblite_mpu_table_hinf","ahblite_mpu_table_hinf","ahblite_mpu_table_i2c","ahblite_mpu_table_i2c","ahblite_mpu_table_i2c_ext0","ahblite_mpu_table_i2c_ext0","ahblite_mpu_table_i2c_ext1","ahblite_mpu_table_i2c_ext1","ahblite_mpu_table_i2s0","ahblite_mpu_table_i2s0","ahblite_mpu_table_i2s1","ahblite_mpu_table_i2s1","ahblite_mpu_table_io_mux","ahblite_mpu_table_io_mux","ahblite_mpu_table_ledc","ahblite_mpu_table_ledc","ahblite_mpu_table_misc","ahblite_mpu_table_misc","ahblite_mpu_table_pcnt","ahblite_mpu_table_pcnt","ahblite_mpu_table_pwm0","ahblite_mpu_table_pwm0","ahblite_mpu_table_pwm1","ahblite_mpu_table_pwm1","ahblite_mpu_table_pwm2","ahblite_mpu_table_pwm2","ahblite_mpu_table_pwm3","ahblite_mpu_table_pwm3","ahblite_mpu_table_pwr","ahblite_mpu_table_pwr","ahblite_mpu_table_rmt","ahblite_mpu_table_rmt","ahblite_mpu_table_rtc","ahblite_mpu_table_rtc","ahblite_mpu_table_rwbt","ahblite_mpu_table_rwbt","ahblite_mpu_table_sdio_host","ahblite_mpu_table_sdio_host","ahblite_mpu_table_slc","ahblite_mpu_table_slc","ahblite_mpu_table_slchost","ahblite_mpu_table_slchost","ahblite_mpu_table_spi0","ahblite_mpu_table_spi0","ahblite_mpu_table_spi1","ahblite_mpu_table_spi1","ahblite_mpu_table_spi2","ahblite_mpu_table_spi2","ahblite_mpu_table_spi3","ahblite_mpu_table_spi3","ahblite_mpu_table_spi_encrypt","ahblite_mpu_table_spi_encrypt","ahblite_mpu_table_timer","ahblite_mpu_table_timer","ahblite_mpu_table_timergroup","ahblite_mpu_table_timergroup","ahblite_mpu_table_timergroup1","ahblite_mpu_table_timergroup1","ahblite_mpu_table_uart","ahblite_mpu_table_uart","ahblite_mpu_table_uart1","ahblite_mpu_table_uart1","ahblite_mpu_table_uart2","ahblite_mpu_table_uart2","ahblite_mpu_table_uhci0","ahblite_mpu_table_uhci0","ahblite_mpu_table_uhci1","ahblite_mpu_table_uhci1","ahblite_mpu_table_wdg","ahblite_mpu_table_wdg","ahblite_mpu_table_wifimac","ahblite_mpu_table_wifimac","app_bb_int_map","app_bb_int_map","app_boot_remap_ctrl","app_boot_remap_ctrl","app_bt_bb_int_map","app_bt_bb_int_map","app_bt_bb_nmi_map","app_bt_bb_nmi_map","app_bt_mac_int_map","app_bt_mac_int_map","app_cache_ctrl","app_cache_ctrl","app_cache_ctrl1","app_cache_ctrl1","app_cache_ia_int_map","app_cache_ia_int_map","app_cache_lock_0_addr","app_cache_lock_0_addr","app_cache_lock_1_addr","app_cache_lock_1_addr","app_cache_lock_2_addr","app_cache_lock_2_addr","app_cache_lock_3_addr","app_cache_lock_3_addr","app_can_int_map","app_can_int_map","app_cpu_intr_from_cpu_0_map","app_cpu_intr_from_cpu_0_map","app_cpu_intr_from_cpu_1_map","app_cpu_intr_from_cpu_1_map","app_cpu_intr_from_cpu_2_map","app_cpu_intr_from_cpu_2_map","app_cpu_intr_from_cpu_3_map","app_cpu_intr_from_cpu_3_map","app_cpu_record_ctrl","app_cpu_record_ctrl","app_cpu_record_pdebugdata","app_cpu_record_pdebugdata","app_cpu_record_pdebuginst","app_cpu_record_pdebuginst","app_cpu_record_pdebugls0addr","app_cpu_record_pdebugls0addr","app_cpu_record_pdebugls0data","app_cpu_record_pdebugls0data","app_cpu_record_pdebugls0stat","app_cpu_record_pdebugls0stat","app_cpu_record_pdebugpc","app_cpu_record_pdebugpc","app_cpu_record_pdebugstatus","app_cpu_record_pdebugstatus","app_cpu_record_pid","app_cpu_record_pid","app_cpu_record_status","app_cpu_record_status","app_dcache_dbug0","app_dcache_dbug0","app_dcache_dbug1","app_dcache_dbug1","app_dcache_dbug2","app_dcache_dbug2","app_dcache_dbug3","app_dcache_dbug3","app_dcache_dbug4","app_dcache_dbug4","app_dcache_dbug5","app_dcache_dbug5","app_dcache_dbug6","app_dcache_dbug6","app_dcache_dbug7","app_dcache_dbug7","app_dcache_dbug8","app_dcache_dbug8","app_dcache_dbug9","app_dcache_dbug9","app_dport_apb_mask0","app_dport_apb_mask0","app_dport_apb_mask1","app_dport_apb_mask1","app_efuse_int_map","app_efuse_int_map","app_emac_int_map","app_emac_int_map","app_gpio_interrupt_map","app_gpio_interrupt_map","app_gpio_interrupt_nmi_map","app_gpio_interrupt_nmi_map","app_i2c_ext0_intr_map","app_i2c_ext0_intr_map","app_i2c_ext1_intr_map","app_i2c_ext1_intr_map","app_i2s0_int_map","app_i2s0_int_map","app_i2s1_int_map","app_i2s1_int_map","app_intr_status_0","app_intr_status_0","app_intr_status_1","app_intr_status_1","app_intr_status_2","app_intr_status_2","app_intrusion_ctrl","app_intrusion_ctrl","app_intrusion_status","app_intrusion_status","app_ledc_int_map","app_ledc_int_map","app_mac_intr_map","app_mac_intr_map","app_mac_nmi_map","app_mac_nmi_map","app_mmu_ia_int_map","app_mmu_ia_int_map","app_mpu_ia_int_map","app_mpu_ia_int_map","app_pcnt_intr_map","app_pcnt_intr_map","app_pwm0_intr_map","app_pwm0_intr_map","app_pwm1_intr_map","app_pwm1_intr_map","app_pwm2_intr_map","app_pwm2_intr_map","app_pwm3_intr_map","app_pwm3_intr_map","app_rmt_intr_map","app_rmt_intr_map","app_rsa_intr_map","app_rsa_intr_map","app_rtc_core_intr_map","app_rtc_core_intr_map","app_rwble_irq_map","app_rwble_irq_map","app_rwble_nmi_map","app_rwble_nmi_map","app_rwbt_irq_map","app_rwbt_irq_map","app_rwbt_nmi_map","app_rwbt_nmi_map","app_sdio_host_interrupt_map","app_sdio_host_interrupt_map","app_slc0_intr_map","app_slc0_intr_map","app_slc1_intr_map","app_slc1_intr_map","app_spi1_dma_int_map","app_spi1_dma_int_map","app_spi2_dma_int_map","app_spi2_dma_int_map","app_spi3_dma_int_map","app_spi3_dma_int_map","app_spi_intr_0_map","app_spi_intr_0_map","app_spi_intr_1_map","app_spi_intr_1_map","app_spi_intr_2_map","app_spi_intr_2_map","app_spi_intr_3_map","app_spi_intr_3_map","app_tg1_lact_edge_int_map","app_tg1_lact_edge_int_map","app_tg1_lact_level_int_map","app_tg1_lact_level_int_map","app_tg1_t0_edge_int_map","app_tg1_t0_edge_int_map","app_tg1_t0_level_int_map","app_tg1_t0_level_int_map","app_tg1_t1_edge_int_map","app_tg1_t1_edge_int_map","app_tg1_t1_level_int_map","app_tg1_t1_level_int_map","app_tg1_wdt_edge_int_map","app_tg1_wdt_edge_int_map","app_tg1_wdt_level_int_map","app_tg1_wdt_level_int_map","app_tg_lact_edge_int_map","app_tg_lact_edge_int_map","app_tg_lact_level_int_map","app_tg_lact_level_int_map","app_tg_t0_edge_int_map","app_tg_t0_edge_int_map","app_tg_t0_level_int_map","app_tg_t0_level_int_map","app_tg_t1_edge_int_map","app_tg_t1_edge_int_map","app_tg_t1_level_int_map","app_tg_t1_level_int_map","app_tg_wdt_edge_int_map","app_tg_wdt_edge_int_map","app_tg_wdt_level_int_map","app_tg_wdt_level_int_map","app_timer_int1_map","app_timer_int1_map","app_timer_int2_map","app_timer_int2_map","app_tracemem_ena","app_tracemem_ena","app_uart1_intr_map","app_uart1_intr_map","app_uart2_intr_map","app_uart2_intr_map","app_uart_intr_map","app_uart_intr_map","app_uhci0_intr_map","app_uhci0_intr_map","app_uhci1_intr_map","app_uhci1_intr_map","app_vecbase_ctrl","app_vecbase_ctrl","app_vecbase_set","app_vecbase_set","app_wdg_int_map","app_wdg_int_map","appcpu_ctrl_a","appcpu_ctrl_a","appcpu_ctrl_b","appcpu_ctrl_b","appcpu_ctrl_c","appcpu_ctrl_c","appcpu_ctrl_d","appcpu_ctrl_d","borrow","borrow_mut","bt_lpck_div_frac","bt_lpck_div_frac","bt_lpck_div_int","bt_lpck_div_int","cache_ia_int_en","cache_ia_int_en","cache_mux_mode","cache_mux_mode","core_rst_en","core_rst_en","cpu_intr_from_cpu_0","cpu_intr_from_cpu_0","cpu_intr_from_cpu_1","cpu_intr_from_cpu_1","cpu_intr_from_cpu_2","cpu_intr_from_cpu_2","cpu_intr_from_cpu_3","cpu_intr_from_cpu_3","cpu_per_conf","cpu_per_conf","date","date","dmmu_page_mode","dmmu_page_mode","dmmu_table0","dmmu_table0","dmmu_table1","dmmu_table1","dmmu_table10","dmmu_table10","dmmu_table11","dmmu_table11","dmmu_table12","dmmu_table12","dmmu_table13","dmmu_table13","dmmu_table14","dmmu_table14","dmmu_table15","dmmu_table15","dmmu_table2","dmmu_table2","dmmu_table3","dmmu_table3","dmmu_table4","dmmu_table4","dmmu_table5","dmmu_table5","dmmu_table6","dmmu_table6","dmmu_table7","dmmu_table7","dmmu_table8","dmmu_table8","dmmu_table9","dmmu_table9","from","front_end_mem_pd","front_end_mem_pd","host_inf_sel","host_inf_sel","immu_page_mode","immu_page_mode","immu_table0","immu_table0","immu_table1","immu_table1","immu_table10","immu_table10","immu_table11","immu_table11","immu_table12","immu_table12","immu_table13","immu_table13","immu_table14","immu_table14","immu_table15","immu_table15","immu_table2","immu_table2","immu_table3","immu_table3","immu_table4","immu_table4","immu_table5","immu_table5","immu_table6","immu_table6","immu_table7","immu_table7","immu_table8","immu_table8","immu_table9","immu_table9","into","iram_dram_ahb_sel","iram_dram_ahb_sel","mem_access_dbug0","mem_access_dbug0","mem_access_dbug1","mem_access_dbug1","mem_pd_mask","mem_pd_mask","mmu_ia_int_en","mmu_ia_int_en","mpu_ia_int_en","mpu_ia_int_en","peri_clk_en","peri_clk_en","peri_rst_en","peri_rst_en","perip_clk_en","perip_clk_en","perip_rst_en","perip_rst_en","pro_bb_int_map","pro_bb_int_map","pro_boot_remap_ctrl","pro_boot_remap_ctrl","pro_bt_bb_int_map","pro_bt_bb_int_map","pro_bt_bb_nmi_map","pro_bt_bb_nmi_map","pro_bt_mac_int_map","pro_bt_mac_int_map","pro_cache_ctrl","pro_cache_ctrl","pro_cache_ctrl1","pro_cache_ctrl1","pro_cache_ia_int_map","pro_cache_ia_int_map","pro_cache_lock_0_addr","pro_cache_lock_0_addr","pro_cache_lock_1_addr","pro_cache_lock_1_addr","pro_cache_lock_2_addr","pro_cache_lock_2_addr","pro_cache_lock_3_addr","pro_cache_lock_3_addr","pro_can_int_map","pro_can_int_map","pro_cpu_intr_from_cpu_0_map","pro_cpu_intr_from_cpu_0_map","pro_cpu_intr_from_cpu_1_map","pro_cpu_intr_from_cpu_1_map","pro_cpu_intr_from_cpu_2_map","pro_cpu_intr_from_cpu_2_map","pro_cpu_intr_from_cpu_3_map","pro_cpu_intr_from_cpu_3_map","pro_cpu_record_ctrl","pro_cpu_record_ctrl","pro_cpu_record_pdebugdata","pro_cpu_record_pdebugdata","pro_cpu_record_pdebuginst","pro_cpu_record_pdebuginst","pro_cpu_record_pdebugls0addr","pro_cpu_record_pdebugls0addr","pro_cpu_record_pdebugls0data","pro_cpu_record_pdebugls0data","pro_cpu_record_pdebugls0stat","pro_cpu_record_pdebugls0stat","pro_cpu_record_pdebugpc","pro_cpu_record_pdebugpc","pro_cpu_record_pdebugstatus","pro_cpu_record_pdebugstatus","pro_cpu_record_pid","pro_cpu_record_pid","pro_cpu_record_status","pro_cpu_record_status","pro_dcache_dbug0","pro_dcache_dbug0","pro_dcache_dbug1","pro_dcache_dbug1","pro_dcache_dbug2","pro_dcache_dbug2","pro_dcache_dbug3","pro_dcache_dbug3","pro_dcache_dbug4","pro_dcache_dbug4","pro_dcache_dbug5","pro_dcache_dbug5","pro_dcache_dbug6","pro_dcache_dbug6","pro_dcache_dbug7","pro_dcache_dbug7","pro_dcache_dbug8","pro_dcache_dbug8","pro_dcache_dbug9","pro_dcache_dbug9","pro_dport_apb_mask0","pro_dport_apb_mask0","pro_dport_apb_mask1","pro_dport_apb_mask1","pro_efuse_int_map","pro_efuse_int_map","pro_emac_int_map","pro_emac_int_map","pro_gpio_interrupt_map","pro_gpio_interrupt_map","pro_gpio_interrupt_nmi_map","pro_gpio_interrupt_nmi_map","pro_i2c_ext0_intr_map","pro_i2c_ext0_intr_map","pro_i2c_ext1_intr_map","pro_i2c_ext1_intr_map","pro_i2s0_int_map","pro_i2s0_int_map","pro_i2s1_int_map","pro_i2s1_int_map","pro_intr_status_0","pro_intr_status_0","pro_intr_status_1","pro_intr_status_1","pro_intr_status_2","pro_intr_status_2","pro_intrusion_ctrl","pro_intrusion_ctrl","pro_intrusion_status","pro_intrusion_status","pro_ledc_int_map","pro_ledc_int_map","pro_mac_intr_map","pro_mac_intr_map","pro_mac_nmi_map","pro_mac_nmi_map","pro_mmu_ia_int_map","pro_mmu_ia_int_map","pro_mpu_ia_int_map","pro_mpu_ia_int_map","pro_pcnt_intr_map","pro_pcnt_intr_map","pro_pwm0_intr_map","pro_pwm0_intr_map","pro_pwm1_intr_map","pro_pwm1_intr_map","pro_pwm2_intr_map","pro_pwm2_intr_map","pro_pwm3_intr_map","pro_pwm3_intr_map","pro_rmt_intr_map","pro_rmt_intr_map","pro_rsa_intr_map","pro_rsa_intr_map","pro_rtc_core_intr_map","pro_rtc_core_intr_map","pro_rwble_irq_map","pro_rwble_irq_map","pro_rwble_nmi_map","pro_rwble_nmi_map","pro_rwbt_irq_map","pro_rwbt_irq_map","pro_rwbt_nmi_map","pro_rwbt_nmi_map","pro_sdio_host_interrupt_map","pro_sdio_host_interrupt_map","pro_slc0_intr_map","pro_slc0_intr_map","pro_slc1_intr_map","pro_slc1_intr_map","pro_spi1_dma_int_map","pro_spi1_dma_int_map","pro_spi2_dma_int_map","pro_spi2_dma_int_map","pro_spi3_dma_int_map","pro_spi3_dma_int_map","pro_spi_intr_0_map","pro_spi_intr_0_map","pro_spi_intr_1_map","pro_spi_intr_1_map","pro_spi_intr_2_map","pro_spi_intr_2_map","pro_spi_intr_3_map","pro_spi_intr_3_map","pro_tg1_lact_edge_int_map","pro_tg1_lact_edge_int_map","pro_tg1_lact_level_int_map","pro_tg1_lact_level_int_map","pro_tg1_t0_edge_int_map","pro_tg1_t0_edge_int_map","pro_tg1_t0_level_int_map","pro_tg1_t0_level_int_map","pro_tg1_t1_edge_int_map","pro_tg1_t1_edge_int_map","pro_tg1_t1_level_int_map","pro_tg1_t1_level_int_map","pro_tg1_wdt_edge_int_map","pro_tg1_wdt_edge_int_map","pro_tg1_wdt_level_int_map","pro_tg1_wdt_level_int_map","pro_tg_lact_edge_int_map","pro_tg_lact_edge_int_map","pro_tg_lact_level_int_map","pro_tg_lact_level_int_map","pro_tg_t0_edge_int_map","pro_tg_t0_edge_int_map","pro_tg_t0_level_int_map","pro_tg_t0_level_int_map","pro_tg_t1_edge_int_map","pro_tg_t1_edge_int_map","pro_tg_t1_level_int_map","pro_tg_t1_level_int_map","pro_tg_wdt_edge_int_map","pro_tg_wdt_edge_int_map","pro_tg_wdt_level_int_map","pro_tg_wdt_level_int_map","pro_timer_int1_map","pro_timer_int1_map","pro_timer_int2_map","pro_timer_int2_map","pro_tracemem_ena","pro_tracemem_ena","pro_uart1_intr_map","pro_uart1_intr_map","pro_uart2_intr_map","pro_uart2_intr_map","pro_uart_intr_map","pro_uart_intr_map","pro_uhci0_intr_map","pro_uhci0_intr_map","pro_uhci1_intr_map","pro_uhci1_intr_map","pro_vecbase_ctrl","pro_vecbase_ctrl","pro_vecbase_set","pro_vecbase_set","pro_wdg_int_map","pro_wdg_int_map","rom_fo_ctrl","rom_fo_ctrl","rom_mpu_ena","rom_mpu_ena","rom_mpu_table0","rom_mpu_table0","rom_mpu_table1","rom_mpu_table1","rom_mpu_table2","rom_mpu_table2","rom_mpu_table3","rom_mpu_table3","rom_pd_ctrl","rom_pd_ctrl","rsa_pd_ctrl","rsa_pd_ctrl","secure_boot_ctrl","secure_boot_ctrl","shrom_mpu_table0","shrom_mpu_table0","shrom_mpu_table1","shrom_mpu_table1","shrom_mpu_table10","shrom_mpu_table10","shrom_mpu_table11","shrom_mpu_table11","shrom_mpu_table12","shrom_mpu_table12","shrom_mpu_table13","shrom_mpu_table13","shrom_mpu_table14","shrom_mpu_table14","shrom_mpu_table15","shrom_mpu_table15","shrom_mpu_table16","shrom_mpu_table16","shrom_mpu_table17","shrom_mpu_table17","shrom_mpu_table18","shrom_mpu_table18","shrom_mpu_table19","shrom_mpu_table19","shrom_mpu_table2","shrom_mpu_table2","shrom_mpu_table20","shrom_mpu_table20","shrom_mpu_table21","shrom_mpu_table21","shrom_mpu_table22","shrom_mpu_table22","shrom_mpu_table23","shrom_mpu_table23","shrom_mpu_table3","shrom_mpu_table3","shrom_mpu_table4","shrom_mpu_table4","shrom_mpu_table5","shrom_mpu_table5","shrom_mpu_table6","shrom_mpu_table6","shrom_mpu_table7","shrom_mpu_table7","shrom_mpu_table8","shrom_mpu_table8","shrom_mpu_table9","shrom_mpu_table9","slave_spi_config","slave_spi_config","spi_dma_chan_sel","spi_dma_chan_sel","sram_fo_ctrl_0","sram_fo_ctrl_0","sram_fo_ctrl_1","sram_fo_ctrl_1","sram_pd_ctrl_0","sram_pd_ctrl_0","sram_pd_ctrl_1","sram_pd_ctrl_1","tag_fo_ctrl","tag_fo_ctrl","tracemem_mux_mode","tracemem_mux_mode","try_from","try_into","type_id","wifi_bb_cfg","wifi_bb_cfg","wifi_bb_cfg_2","wifi_bb_cfg_2","wifi_clk_en","wifi_clk_en","ACCESS_CHECK_SPEC","APP_R","PRO_R","R","app","borrow","borrow_mut","from","into","pro","try_from","try_into","type_id","AHB_LITE_MASK_SPEC","AHB_LITE_SDHOST_PID_R","AHB_LITE_SDHOST_PID_W","APPDPORT_R","APPDPORT_W","APP_R","APP_W","PRODPORT_R","PRODPORT_W","PRO_R","PRO_W","R","SDIO_R","SDIO_W","W","ahb_lite_sdhost_pid","ahb_lite_sdhost_pid","app","app","appdport","appdport","bits","borrow","borrow_mut","from","into","pro","pro","prodport","prodport","sdio","sdio","try_from","try_into","type_id","AHB_ACCESS_GRANT_0_R","AHB_ACCESS_GRANT_0_W","AHB_MPU_TABLE_0_SPEC","R","W","ahb_access_grant_0","ahb_access_grant_0","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","AHB_ACCESS_GRANT_1_R","AHB_ACCESS_GRANT_1_W","AHB_MPU_TABLE_1_SPEC","R","W","ahb_access_grant_1","ahb_access_grant_1","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_APB_CTRL_SPEC","APBCTRL_ACCESS_GRANT_CONFIG_R","APBCTRL_ACCESS_GRANT_CONFIG_W","R","W","apbctrl_access_grant_config","apbctrl_access_grant_config","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_BB_SPEC","BB_ACCESS_GRANT_CONFIG_R","BB_ACCESS_GRANT_CONFIG_W","R","W","bb_access_grant_config","bb_access_grant_config","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_BT_SPEC","BT_ACCESS_GRANT_CONFIG_R","BT_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","bt_access_grant_config","bt_access_grant_config","from","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_BT_BUFFER_SPEC","BTBUFFER_ACCESS_GRANT_CONFIG_R","BTBUFFER_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","btbuffer_access_grant_config","btbuffer_access_grant_config","from","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_BTMAC_SPEC","BTMAC_ACCESS_GRANT_CONFIG_R","BTMAC_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","btmac_access_grant_config","btmac_access_grant_config","from","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_CAN_SPEC","CAN_ACCESS_GRANT_CONFIG_R","CAN_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","can_access_grant_config","can_access_grant_config","from","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_EFUSE_SPEC","EFUSE_ACCESS_GRANT_CONFIG_R","EFUSE_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","efuse_access_grant_config","efuse_access_grant_config","from","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_EMAC_SPEC","EMAC_ACCESS_GRANT_CONFIG_R","EMAC_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","emac_access_grant_config","emac_access_grant_config","from","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_FE_SPEC","FE_ACCESS_GRANT_CONFIG_R","FE_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","fe_access_grant_config","fe_access_grant_config","from","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_FE2_SPEC","FE2_ACCESS_GRANT_CONFIG_R","FE2_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","fe2_access_grant_config","fe2_access_grant_config","from","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_GPIO_SPEC","GPIO_ACCESS_GRANT_CONFIG_R","GPIO_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","gpio_access_grant_config","gpio_access_grant_config","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_HINF_SPEC","HINF_ACCESS_GRANT_CONFIG_R","HINF_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","hinf_access_grant_config","hinf_access_grant_config","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_I2C_SPEC","I2C_ACCESS_GRANT_CONFIG_R","I2C_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","i2c_access_grant_config","i2c_access_grant_config","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_I2C_EXT0_SPEC","I2CEXT0_ACCESS_GRANT_CONFIG_R","I2CEXT0_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","i2cext0_access_grant_config","i2cext0_access_grant_config","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_I2C_EXT1_SPEC","I2CEXT1_ACCESS_GRANT_CONFIG_R","I2CEXT1_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","i2cext1_access_grant_config","i2cext1_access_grant_config","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_I2S0_SPEC","I2S0_ACCESS_GRANT_CONFIG_R","I2S0_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","i2s0_access_grant_config","i2s0_access_grant_config","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_I2S1_SPEC","I2S1_ACCESS_GRANT_CONFIG_R","I2S1_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","i2s1_access_grant_config","i2s1_access_grant_config","into","try_from","try_into","type_id","AHBLITE_MPU_TABLE_IO_MUX_SPEC","IOMUX_ACCESS_GRANT_CONFIG_R","IOMUX_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","into","iomux_access_grant_config","iomux_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_LEDC_SPEC","LEDC_ACCESS_GRANT_CONFIG_R","LEDC_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","into","ledc_access_grant_config","ledc_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_MISC_SPEC","MISC_ACCESS_GRANT_CONFIG_R","MISC_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","into","misc_access_grant_config","misc_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_PCNT_SPEC","PCNT_ACCESS_GRANT_CONFIG_R","PCNT_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","into","pcnt_access_grant_config","pcnt_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_PWM0_SPEC","PWM0_ACCESS_GRANT_CONFIG_R","PWM0_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","into","pwm0_access_grant_config","pwm0_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_PWM1_SPEC","PWM1_ACCESS_GRANT_CONFIG_R","PWM1_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","into","pwm1_access_grant_config","pwm1_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_PWM2_SPEC","PWM2_ACCESS_GRANT_CONFIG_R","PWM2_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","into","pwm2_access_grant_config","pwm2_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_PWM3_SPEC","PWM3_ACCESS_GRANT_CONFIG_R","PWM3_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","into","pwm3_access_grant_config","pwm3_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_PWR_SPEC","PWR_ACCESS_GRANT_CONFIG_R","PWR_ACCESS_GRANT_CONFIG_W","R","W","bits","borrow","borrow_mut","from","into","pwr_access_grant_config","pwr_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_RMT_SPEC","R","RMT_ACCESS_GRANT_CONFIG_R","RMT_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","rmt_access_grant_config","rmt_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_RTC_SPEC","R","RTC_ACCESS_GRANT_CONFIG_R","RTC_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","rtc_access_grant_config","rtc_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_RWBT_SPEC","R","RWBT_ACCESS_GRANT_CONFIG_R","RWBT_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","rwbt_access_grant_config","rwbt_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_SDIO_HOST_SPEC","R","SDIOHOST_ACCESS_GRANT_CONFIG_R","SDIOHOST_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","sdiohost_access_grant_config","sdiohost_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_SLC_SPEC","R","SLC_ACCESS_GRANT_CONFIG_R","SLC_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","slc_access_grant_config","slc_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_SLCHOST_SPEC","R","SLCHOST_ACCESS_GRANT_CONFIG_R","SLCHOST_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","slchost_access_grant_config","slchost_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_SPI0_SPEC","R","SPI0_ACCESS_GRANT_CONFIG_R","SPI0_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","spi0_access_grant_config","spi0_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_SPI1_SPEC","R","SPI1_ACCESS_GRANT_CONFIG_R","SPI1_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","spi1_access_grant_config","spi1_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_SPI2_SPEC","R","SPI2_ACCESS_GRANT_CONFIG_R","SPI2_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","spi2_access_grant_config","spi2_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_SPI3_SPEC","R","SPI3_ACCESS_GRANT_CONFIG_R","SPI3_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","spi3_access_grant_config","spi3_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_SPI_ENCRYPT_SPEC","R","SPI_ENCRYPY_ACCESS_GRANT_CONFIG_R","SPI_ENCRYPY_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","spi_encrypy_access_grant_config","spi_encrypy_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_TIMER_SPEC","R","TIMER_ACCESS_GRANT_CONFIG_R","TIMER_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","timer_access_grant_config","timer_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_TIMERGROUP_SPEC","R","TIMERGROUP_ACCESS_GRANT_CONFIG_R","TIMERGROUP_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","timergroup_access_grant_config","timergroup_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_TIMERGROUP1_SPEC","R","TIMERGROUP1_ACCESS_GRANT_CONFIG_R","TIMERGROUP1_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","timergroup1_access_grant_config","timergroup1_access_grant_config","try_from","try_into","type_id","AHBLITE_MPU_TABLE_UART_SPEC","R","UART_ACCESS_GRANT_CONFIG_R","UART_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uart_access_grant_config","uart_access_grant_config","AHBLITE_MPU_TABLE_UART1_SPEC","R","UART1_ACCESS_GRANT_CONFIG_R","UART1_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uart1_access_grant_config","uart1_access_grant_config","AHBLITE_MPU_TABLE_UART2_SPEC","R","UART2_ACCESS_GRANT_CONFIG_R","UART2_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uart2_access_grant_config","uart2_access_grant_config","AHBLITE_MPU_TABLE_UHCI0_SPEC","R","UHCI0_ACCESS_GRANT_CONFIG_R","UHCI0_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uhci0_access_grant_config","uhci0_access_grant_config","AHBLITE_MPU_TABLE_UHCI1_SPEC","R","UHCI1_ACCESS_GRANT_CONFIG_R","UHCI1_ACCESS_GRANT_CONFIG_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uhci1_access_grant_config","uhci1_access_grant_config","AHBLITE_MPU_TABLE_WDG_SPEC","R","W","WDG_ACCESS_GRANT_CONFIG_R","WDG_ACCESS_GRANT_CONFIG_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdg_access_grant_config","wdg_access_grant_config","AHBLITE_MPU_TABLE_WIFIMAC_SPEC","R","W","WIFIMAC_ACCESS_GRANT_CONFIG_R","WIFIMAC_ACCESS_GRANT_CONFIG_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifimac_access_grant_config","wifimac_access_grant_config","APP_BB_INT_MAP_R","APP_BB_INT_MAP_SPEC","APP_BB_INT_MAP_W","R","W","app_bb_int_map","app_bb_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_BOOT_REMAP_CTRL_SPEC","APP_BOOT_REMAP_R","APP_BOOT_REMAP_W","R","W","app_boot_remap","app_boot_remap","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_BT_BB_INT_MAP_R","APP_BT_BB_INT_MAP_SPEC","APP_BT_BB_INT_MAP_W","R","W","app_bt_bb_int_map","app_bt_bb_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_BT_BB_NMI_MAP_R","APP_BT_BB_NMI_MAP_SPEC","APP_BT_BB_NMI_MAP_W","R","W","app_bt_bb_nmi_map","app_bt_bb_nmi_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_BT_MAC_INT_MAP_R","APP_BT_MAC_INT_MAP_SPEC","APP_BT_MAC_INT_MAP_W","R","W","app_bt_mac_int_map","app_bt_mac_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_AHB_SPI_REQ_R","APP_CACHE_CTRL_SPEC","APP_CACHE_ENABLE_R","APP_CACHE_ENABLE_W","APP_CACHE_FLUSH_DONE_R","APP_CACHE_FLUSH_ENA_R","APP_CACHE_FLUSH_ENA_W","APP_CACHE_LOCK_0_EN_R","APP_CACHE_LOCK_0_EN_W","APP_CACHE_LOCK_1_EN_R","APP_CACHE_LOCK_1_EN_W","APP_CACHE_LOCK_2_EN_R","APP_CACHE_LOCK_2_EN_W","APP_CACHE_LOCK_3_EN_R","APP_CACHE_LOCK_3_EN_W","APP_CACHE_MODE_R","APP_CACHE_MODE_W","APP_DRAM_HL_R","APP_DRAM_HL_W","APP_DRAM_SPLIT_R","APP_DRAM_SPLIT_W","APP_SINGLE_IRAM_ENA_R","APP_SINGLE_IRAM_ENA_W","APP_SLAVE_REQ_R","R","W","app_ahb_spi_req","app_cache_enable","app_cache_enable","app_cache_flush_done","app_cache_flush_ena","app_cache_flush_ena","app_cache_lock_0_en","app_cache_lock_0_en","app_cache_lock_1_en","app_cache_lock_1_en","app_cache_lock_2_en","app_cache_lock_2_en","app_cache_lock_3_en","app_cache_lock_3_en","app_cache_mode","app_cache_mode","app_dram_hl","app_dram_hl","app_dram_split","app_dram_split","app_single_iram_ena","app_single_iram_ena","app_slave_req","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CACHE_CTRL1_SPEC","APP_CACHE_MASK_DRAM1_R","APP_CACHE_MASK_DRAM1_W","APP_CACHE_MASK_DROM0_R","APP_CACHE_MASK_DROM0_W","APP_CACHE_MASK_IRAM0_R","APP_CACHE_MASK_IRAM0_W","APP_CACHE_MASK_IRAM1_R","APP_CACHE_MASK_IRAM1_W","APP_CACHE_MASK_IROM0_R","APP_CACHE_MASK_IROM0_W","APP_CACHE_MASK_OPSDRAM_R","APP_CACHE_MASK_OPSDRAM_W","APP_CACHE_MMU_IA_CLR_R","APP_CACHE_MMU_IA_CLR_W","APP_CMMU_FLASH_PAGE_MODE_R","APP_CMMU_FLASH_PAGE_MODE_W","APP_CMMU_FORCE_ON_R","APP_CMMU_FORCE_ON_W","APP_CMMU_PD_R","APP_CMMU_PD_W","APP_CMMU_SRAM_PAGE_MODE_R","APP_CMMU_SRAM_PAGE_MODE_W","R","W","app_cache_mask_dram1","app_cache_mask_dram1","app_cache_mask_drom0","app_cache_mask_drom0","app_cache_mask_iram0","app_cache_mask_iram0","app_cache_mask_iram1","app_cache_mask_iram1","app_cache_mask_irom0","app_cache_mask_irom0","app_cache_mask_opsdram","app_cache_mask_opsdram","app_cache_mmu_ia_clr","app_cache_mmu_ia_clr","app_cmmu_flash_page_mode","app_cmmu_flash_page_mode","app_cmmu_force_on","app_cmmu_force_on","app_cmmu_pd","app_cmmu_pd","app_cmmu_sram_page_mode","app_cmmu_sram_page_mode","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CACHE_IA_INT_MAP_R","APP_CACHE_IA_INT_MAP_SPEC","APP_CACHE_IA_INT_MAP_W","R","W","app_cache_ia_int_map","app_cache_ia_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CACHE_LOCK_0_ADDR_SPEC","MAX_R","MAX_W","MIN_R","MIN_W","PRE_R","PRE_W","R","W","bits","borrow","borrow_mut","from","into","max","max","min","min","pre","pre","try_from","try_into","type_id","APP_CACHE_LOCK_1_ADDR_SPEC","MAX_R","MAX_W","MIN_R","MIN_W","PRE_R","PRE_W","R","W","bits","borrow","borrow_mut","from","into","max","max","min","min","pre","pre","try_from","try_into","type_id","APP_CACHE_LOCK_2_ADDR_SPEC","MAX_R","MAX_W","MIN_R","MIN_W","PRE_R","PRE_W","R","W","bits","borrow","borrow_mut","from","into","max","max","min","min","pre","pre","try_from","try_into","type_id","APP_CACHE_LOCK_3_ADDR_SPEC","MAX_R","MAX_W","MIN_R","MIN_W","PRE_R","PRE_W","R","W","bits","borrow","borrow_mut","from","into","max","max","min","min","pre","pre","try_from","try_into","type_id","APP_CAN_INT_MAP_R","APP_CAN_INT_MAP_SPEC","APP_CAN_INT_MAP_W","R","W","app_can_int_map","app_can_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CPU_INTR_FROM_CPU_0_MAP_R","APP_CPU_INTR_FROM_CPU_0_MAP_SPEC","APP_CPU_INTR_FROM_CPU_0_MAP_W","R","W","app_cpu_intr_from_cpu_0_map","app_cpu_intr_from_cpu_0_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CPU_INTR_FROM_CPU_1_MAP_R","APP_CPU_INTR_FROM_CPU_1_MAP_SPEC","APP_CPU_INTR_FROM_CPU_1_MAP_W","R","W","app_cpu_intr_from_cpu_1_map","app_cpu_intr_from_cpu_1_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CPU_INTR_FROM_CPU_2_MAP_R","APP_CPU_INTR_FROM_CPU_2_MAP_SPEC","APP_CPU_INTR_FROM_CPU_2_MAP_W","R","W","app_cpu_intr_from_cpu_2_map","app_cpu_intr_from_cpu_2_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CPU_INTR_FROM_CPU_3_MAP_R","APP_CPU_INTR_FROM_CPU_3_MAP_SPEC","APP_CPU_INTR_FROM_CPU_3_MAP_W","R","W","app_cpu_intr_from_cpu_3_map","app_cpu_intr_from_cpu_3_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CPU_PDEBUG_ENABLE_R","APP_CPU_PDEBUG_ENABLE_W","APP_CPU_RECORD_CTRL_SPEC","APP_CPU_RECORD_DISABLE_R","APP_CPU_RECORD_DISABLE_W","APP_CPU_RECORD_ENABLE_R","APP_CPU_RECORD_ENABLE_W","R","W","app_cpu_pdebug_enable","app_cpu_pdebug_enable","app_cpu_record_disable","app_cpu_record_disable","app_cpu_record_enable","app_cpu_record_enable","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CPU_RECORD_PDEBUGDATA_SPEC","R","RECORD_APP_PDEBUGDATA_R","borrow","borrow_mut","from","into","record_app_pdebugdata","try_from","try_into","type_id","APP_CPU_RECORD_PDEBUGINST_SPEC","R","RECORD_APP_PDEBUGINST_R","borrow","borrow_mut","from","into","record_app_pdebuginst","try_from","try_into","type_id","APP_CPU_RECORD_PDEBUGLS0ADDR_SPEC","R","RECORD_APP_PDEBUGLS0ADDR_R","borrow","borrow_mut","from","into","record_app_pdebugls0addr","try_from","try_into","type_id","APP_CPU_RECORD_PDEBUGLS0DATA_SPEC","R","RECORD_APP_PDEBUGLS0DATA_R","borrow","borrow_mut","from","into","record_app_pdebugls0data","try_from","try_into","type_id","APP_CPU_RECORD_PDEBUGLS0STAT_SPEC","R","RECORD_APP_PDEBUGLS0STAT_R","borrow","borrow_mut","from","into","record_app_pdebugls0stat","try_from","try_into","type_id","APP_CPU_RECORD_PDEBUGPC_SPEC","R","RECORD_APP_PDEBUGPC_R","borrow","borrow_mut","from","into","record_app_pdebugpc","try_from","try_into","type_id","APP_CPU_RECORD_PDEBUGSTATUS_SPEC","R","RECORD_APP_PDEBUGSTATUS_R","borrow","borrow_mut","from","into","record_app_pdebugstatus","try_from","try_into","type_id","APP_CPU_RECORD_PID_SPEC","R","RECORD_APP_PID_R","borrow","borrow_mut","from","into","record_app_pid","try_from","try_into","type_id","APP_CPU_RECORDING_R","APP_CPU_RECORD_STATUS_SPEC","R","app_cpu_recording","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CACHE_IA_R","APP_CACHE_MMU_IA_R","APP_CACHE_STATE_R","APP_DCACHE_DBUG0_SPEC","APP_RX_END_R","APP_SLAVE_WDATA_R","APP_SLAVE_WDATA_V_R","APP_SLAVE_WDATA_W","APP_SLAVE_WR_R","APP_TX_END_R","APP_WR_BAK_TO_READ_R","R","W","app_cache_ia","app_cache_mmu_ia","app_cache_state","app_rx_end","app_slave_wdata","app_slave_wdata","app_slave_wdata_v","app_slave_wr","app_tx_end","app_wr_bak_to_read","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CTAG_RAM_RDATA_R","APP_DCACHE_DBUG1_SPEC","R","app_ctag_ram_rdata","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CACHE_VADDR_R","APP_DCACHE_DBUG2_SPEC","R","app_cache_vaddr","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_CACHE_IRAM0_PID_ERROR_R","APP_CPU_DISABLED_CACHE_IA_DRAM1_R","APP_CPU_DISABLED_CACHE_IA_DRAM1_W","APP_CPU_DISABLED_CACHE_IA_DROM0_R","APP_CPU_DISABLED_CACHE_IA_DROM0_W","APP_CPU_DISABLED_CACHE_IA_IRAM0_R","APP_CPU_DISABLED_CACHE_IA_IRAM0_W","APP_CPU_DISABLED_CACHE_IA_IRAM1_R","APP_CPU_DISABLED_CACHE_IA_IRAM1_W","APP_CPU_DISABLED_CACHE_IA_IROM0_R","APP_CPU_DISABLED_CACHE_IA_IROM0_W","APP_CPU_DISABLED_CACHE_IA_OPPOSITE_R","APP_CPU_DISABLED_CACHE_IA_OPPOSITE_W","APP_CPU_DISABLED_CACHE_IA_R","APP_DCACHE_DBUG3_SPEC","APP_MMU_RDATA_R","R","W","app_cache_iram0_pid_error","app_cpu_disabled_cache_ia","app_cpu_disabled_cache_ia_dram1","app_cpu_disabled_cache_ia_dram1","app_cpu_disabled_cache_ia_drom0","app_cpu_disabled_cache_ia_drom0","app_cpu_disabled_cache_ia_iram0","app_cpu_disabled_cache_ia_iram0","app_cpu_disabled_cache_ia_iram1","app_cpu_disabled_cache_ia_iram1","app_cpu_disabled_cache_ia_irom0","app_cpu_disabled_cache_ia_irom0","app_cpu_disabled_cache_ia_opposite","app_cpu_disabled_cache_ia_opposite","app_mmu_rdata","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_DCACHE_DBUG4_SPEC","APP_DRAM1ADDR0_IA_R","R","app_dram1addr0_ia","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_DCACHE_DBUG5_SPEC","APP_DROM0ADDR0_IA_R","R","app_drom0addr0_ia","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_DCACHE_DBUG6_SPEC","APP_IRAM0ADDR_IA_R","R","app_iram0addr_ia","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_DCACHE_DBUG7_SPEC","APP_IRAM1ADDR_IA_R","R","app_iram1addr_ia","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_DCACHE_DBUG8_SPEC","APP_IROM0ADDR_IA_R","R","app_irom0addr_ia","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_DCACHE_DBUG9_SPEC","APP_OPSDRAMADDR_IA_R","R","app_opsdramaddr_ia","borrow","borrow_mut","from","into","try_from","try_into","type_id","APPDPORT_APB_MASK0_R","APPDPORT_APB_MASK0_W","APP_DPORT_APB_MASK0_SPEC","R","W","appdport_apb_mask0","appdport_apb_mask0","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APPDPORT_APB_MASK1_R","APPDPORT_APB_MASK1_W","APP_DPORT_APB_MASK1_SPEC","R","W","appdport_apb_mask1","appdport_apb_mask1","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_EFUSE_INT_MAP_R","APP_EFUSE_INT_MAP_SPEC","APP_EFUSE_INT_MAP_W","R","W","app_efuse_int_map","app_efuse_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_EMAC_INT_MAP_R","APP_EMAC_INT_MAP_SPEC","APP_EMAC_INT_MAP_W","R","W","app_emac_int_map","app_emac_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_GPIO_INTERRUPT_APP_MAP_R","APP_GPIO_INTERRUPT_APP_MAP_W","APP_GPIO_INTERRUPT_MAP_SPEC","R","W","app_gpio_interrupt_app_map","app_gpio_interrupt_app_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_GPIO_INTERRUPT_APP_NMI_MAP_R","APP_GPIO_INTERRUPT_APP_NMI_MAP_W","APP_GPIO_INTERRUPT_NMI_MAP_SPEC","R","W","app_gpio_interrupt_app_nmi_map","app_gpio_interrupt_app_nmi_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_I2C_EXT0_INTR_MAP_R","APP_I2C_EXT0_INTR_MAP_SPEC","APP_I2C_EXT0_INTR_MAP_W","R","W","app_i2c_ext0_intr_map","app_i2c_ext0_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_I2C_EXT1_INTR_MAP_R","APP_I2C_EXT1_INTR_MAP_SPEC","APP_I2C_EXT1_INTR_MAP_W","R","W","app_i2c_ext1_intr_map","app_i2c_ext1_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_I2S0_INT_MAP_R","APP_I2S0_INT_MAP_SPEC","APP_I2S0_INT_MAP_W","R","W","app_i2s0_int_map","app_i2s0_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_I2S1_INT_MAP_R","APP_I2S1_INT_MAP_SPEC","APP_I2S1_INT_MAP_W","R","W","app_i2s1_int_map","app_i2s1_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_INTR_STATUS_0_R","APP_INTR_STATUS_0_SPEC","R","app_intr_status_0","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_INTR_STATUS_1_R","APP_INTR_STATUS_1_SPEC","R","app_intr_status_1","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_INTR_STATUS_2_R","APP_INTR_STATUS_2_SPEC","R","app_intr_status_2","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_INTRUSION_CTRL_SPEC","APP_INTRUSION_RECORD_RESET_N_R","APP_INTRUSION_RECORD_RESET_N_W","R","W","app_intrusion_record_reset_n","app_intrusion_record_reset_n","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_INTRUSION_RECORD_R","APP_INTRUSION_STATUS_SPEC","R","app_intrusion_record","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_LEDC_INT_MAP_R","APP_LEDC_INT_MAP_SPEC","APP_LEDC_INT_MAP_W","R","W","app_ledc_int_map","app_ledc_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_MAC_INTR_MAP_R","APP_MAC_INTR_MAP_SPEC","APP_MAC_INTR_MAP_W","R","W","app_mac_intr_map","app_mac_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_MAC_NMI_MAP_R","APP_MAC_NMI_MAP_SPEC","APP_MAC_NMI_MAP_W","R","W","app_mac_nmi_map","app_mac_nmi_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_MMU_IA_INT_MAP_R","APP_MMU_IA_INT_MAP_SPEC","APP_MMU_IA_INT_MAP_W","R","W","app_mmu_ia_int_map","app_mmu_ia_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_MPU_IA_INT_MAP_R","APP_MPU_IA_INT_MAP_SPEC","APP_MPU_IA_INT_MAP_W","R","W","app_mpu_ia_int_map","app_mpu_ia_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_PCNT_INTR_MAP_R","APP_PCNT_INTR_MAP_SPEC","APP_PCNT_INTR_MAP_W","R","W","app_pcnt_intr_map","app_pcnt_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_PWM0_INTR_MAP_R","APP_PWM0_INTR_MAP_SPEC","APP_PWM0_INTR_MAP_W","R","W","app_pwm0_intr_map","app_pwm0_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_PWM1_INTR_MAP_R","APP_PWM1_INTR_MAP_SPEC","APP_PWM1_INTR_MAP_W","R","W","app_pwm1_intr_map","app_pwm1_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_PWM2_INTR_MAP_R","APP_PWM2_INTR_MAP_SPEC","APP_PWM2_INTR_MAP_W","R","W","app_pwm2_intr_map","app_pwm2_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_PWM3_INTR_MAP_R","APP_PWM3_INTR_MAP_SPEC","APP_PWM3_INTR_MAP_W","R","W","app_pwm3_intr_map","app_pwm3_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_RMT_INTR_MAP_R","APP_RMT_INTR_MAP_SPEC","APP_RMT_INTR_MAP_W","R","W","app_rmt_intr_map","app_rmt_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_RSA_INTR_MAP_R","APP_RSA_INTR_MAP_SPEC","APP_RSA_INTR_MAP_W","R","W","app_rsa_intr_map","app_rsa_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_RTC_CORE_INTR_MAP_R","APP_RTC_CORE_INTR_MAP_SPEC","APP_RTC_CORE_INTR_MAP_W","R","W","app_rtc_core_intr_map","app_rtc_core_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_RWBLE_IRQ_MAP_R","APP_RWBLE_IRQ_MAP_SPEC","APP_RWBLE_IRQ_MAP_W","R","W","app_rwble_irq_map","app_rwble_irq_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_RWBLE_NMI_MAP_R","APP_RWBLE_NMI_MAP_SPEC","APP_RWBLE_NMI_MAP_W","R","W","app_rwble_nmi_map","app_rwble_nmi_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_RWBT_IRQ_MAP_R","APP_RWBT_IRQ_MAP_SPEC","APP_RWBT_IRQ_MAP_W","R","W","app_rwbt_irq_map","app_rwbt_irq_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_RWBT_NMI_MAP_R","APP_RWBT_NMI_MAP_SPEC","APP_RWBT_NMI_MAP_W","R","W","app_rwbt_nmi_map","app_rwbt_nmi_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_SDIO_HOST_INTERRUPT_MAP_R","APP_SDIO_HOST_INTERRUPT_MAP_SPEC","APP_SDIO_HOST_INTERRUPT_MAP_W","R","W","app_sdio_host_interrupt_map","app_sdio_host_interrupt_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_SLC0_INTR_MAP_R","APP_SLC0_INTR_MAP_SPEC","APP_SLC0_INTR_MAP_W","R","W","app_slc0_intr_map","app_slc0_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_SLC1_INTR_MAP_R","APP_SLC1_INTR_MAP_SPEC","APP_SLC1_INTR_MAP_W","R","W","app_slc1_intr_map","app_slc1_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_SPI1_DMA_INT_MAP_R","APP_SPI1_DMA_INT_MAP_SPEC","APP_SPI1_DMA_INT_MAP_W","R","W","app_spi1_dma_int_map","app_spi1_dma_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_SPI2_DMA_INT_MAP_R","APP_SPI2_DMA_INT_MAP_SPEC","APP_SPI2_DMA_INT_MAP_W","R","W","app_spi2_dma_int_map","app_spi2_dma_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_SPI3_DMA_INT_MAP_R","APP_SPI3_DMA_INT_MAP_SPEC","APP_SPI3_DMA_INT_MAP_W","R","W","app_spi3_dma_int_map","app_spi3_dma_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_SPI_INTR_0_MAP_R","APP_SPI_INTR_0_MAP_SPEC","APP_SPI_INTR_0_MAP_W","R","W","app_spi_intr_0_map","app_spi_intr_0_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_SPI_INTR_1_MAP_R","APP_SPI_INTR_1_MAP_SPEC","APP_SPI_INTR_1_MAP_W","R","W","app_spi_intr_1_map","app_spi_intr_1_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_SPI_INTR_2_MAP_R","APP_SPI_INTR_2_MAP_SPEC","APP_SPI_INTR_2_MAP_W","R","W","app_spi_intr_2_map","app_spi_intr_2_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_SPI_INTR_3_MAP_R","APP_SPI_INTR_3_MAP_SPEC","APP_SPI_INTR_3_MAP_W","R","W","app_spi_intr_3_map","app_spi_intr_3_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG1_LACT_EDGE_INT_MAP_R","APP_TG1_LACT_EDGE_INT_MAP_SPEC","APP_TG1_LACT_EDGE_INT_MAP_W","R","W","app_tg1_lact_edge_int_map","app_tg1_lact_edge_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG1_LACT_LEVEL_INT_MAP_R","APP_TG1_LACT_LEVEL_INT_MAP_SPEC","APP_TG1_LACT_LEVEL_INT_MAP_W","R","W","app_tg1_lact_level_int_map","app_tg1_lact_level_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG1_T0_EDGE_INT_MAP_R","APP_TG1_T0_EDGE_INT_MAP_SPEC","APP_TG1_T0_EDGE_INT_MAP_W","R","W","app_tg1_t0_edge_int_map","app_tg1_t0_edge_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG1_T0_LEVEL_INT_MAP_R","APP_TG1_T0_LEVEL_INT_MAP_SPEC","APP_TG1_T0_LEVEL_INT_MAP_W","R","W","app_tg1_t0_level_int_map","app_tg1_t0_level_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG1_T1_EDGE_INT_MAP_R","APP_TG1_T1_EDGE_INT_MAP_SPEC","APP_TG1_T1_EDGE_INT_MAP_W","R","W","app_tg1_t1_edge_int_map","app_tg1_t1_edge_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG1_T1_LEVEL_INT_MAP_R","APP_TG1_T1_LEVEL_INT_MAP_SPEC","APP_TG1_T1_LEVEL_INT_MAP_W","R","W","app_tg1_t1_level_int_map","app_tg1_t1_level_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG1_WDT_EDGE_INT_MAP_R","APP_TG1_WDT_EDGE_INT_MAP_SPEC","APP_TG1_WDT_EDGE_INT_MAP_W","R","W","app_tg1_wdt_edge_int_map","app_tg1_wdt_edge_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG1_WDT_LEVEL_INT_MAP_R","APP_TG1_WDT_LEVEL_INT_MAP_SPEC","APP_TG1_WDT_LEVEL_INT_MAP_W","R","W","app_tg1_wdt_level_int_map","app_tg1_wdt_level_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG_LACT_EDGE_INT_MAP_R","APP_TG_LACT_EDGE_INT_MAP_SPEC","APP_TG_LACT_EDGE_INT_MAP_W","R","W","app_tg_lact_edge_int_map","app_tg_lact_edge_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG_LACT_LEVEL_INT_MAP_R","APP_TG_LACT_LEVEL_INT_MAP_SPEC","APP_TG_LACT_LEVEL_INT_MAP_W","R","W","app_tg_lact_level_int_map","app_tg_lact_level_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG_T0_EDGE_INT_MAP_R","APP_TG_T0_EDGE_INT_MAP_SPEC","APP_TG_T0_EDGE_INT_MAP_W","R","W","app_tg_t0_edge_int_map","app_tg_t0_edge_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG_T0_LEVEL_INT_MAP_R","APP_TG_T0_LEVEL_INT_MAP_SPEC","APP_TG_T0_LEVEL_INT_MAP_W","R","W","app_tg_t0_level_int_map","app_tg_t0_level_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG_T1_EDGE_INT_MAP_R","APP_TG_T1_EDGE_INT_MAP_SPEC","APP_TG_T1_EDGE_INT_MAP_W","R","W","app_tg_t1_edge_int_map","app_tg_t1_edge_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG_T1_LEVEL_INT_MAP_R","APP_TG_T1_LEVEL_INT_MAP_SPEC","APP_TG_T1_LEVEL_INT_MAP_W","R","W","app_tg_t1_level_int_map","app_tg_t1_level_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG_WDT_EDGE_INT_MAP_R","APP_TG_WDT_EDGE_INT_MAP_SPEC","APP_TG_WDT_EDGE_INT_MAP_W","R","W","app_tg_wdt_edge_int_map","app_tg_wdt_edge_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TG_WDT_LEVEL_INT_MAP_R","APP_TG_WDT_LEVEL_INT_MAP_SPEC","APP_TG_WDT_LEVEL_INT_MAP_W","R","W","app_tg_wdt_level_int_map","app_tg_wdt_level_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TIMER_INT1_MAP_R","APP_TIMER_INT1_MAP_SPEC","APP_TIMER_INT1_MAP_W","R","W","app_timer_int1_map","app_timer_int1_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TIMER_INT2_MAP_R","APP_TIMER_INT2_MAP_SPEC","APP_TIMER_INT2_MAP_W","R","W","app_timer_int2_map","app_timer_int2_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_TRACEMEM_ENA_R","APP_TRACEMEM_ENA_SPEC","APP_TRACEMEM_ENA_W","R","W","app_tracemem_ena","app_tracemem_ena","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_UART1_INTR_MAP_R","APP_UART1_INTR_MAP_SPEC","APP_UART1_INTR_MAP_W","R","W","app_uart1_intr_map","app_uart1_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_UART2_INTR_MAP_R","APP_UART2_INTR_MAP_SPEC","APP_UART2_INTR_MAP_W","R","W","app_uart2_intr_map","app_uart2_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_UART_INTR_MAP_R","APP_UART_INTR_MAP_SPEC","APP_UART_INTR_MAP_W","R","W","app_uart_intr_map","app_uart_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_UHCI0_INTR_MAP_R","APP_UHCI0_INTR_MAP_SPEC","APP_UHCI0_INTR_MAP_W","R","W","app_uhci0_intr_map","app_uhci0_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_UHCI1_INTR_MAP_R","APP_UHCI1_INTR_MAP_SPEC","APP_UHCI1_INTR_MAP_W","R","W","app_uhci1_intr_map","app_uhci1_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_OUT_VECBASE_SEL_R","APP_OUT_VECBASE_SEL_W","APP_VECBASE_CTRL_SPEC","R","W","app_out_vecbase_sel","app_out_vecbase_sel","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_OUT_VECBASE_R","APP_OUT_VECBASE_W","APP_VECBASE_SET_SPEC","R","W","app_out_vecbase","app_out_vecbase","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APP_WDG_INT_MAP_R","APP_WDG_INT_MAP_SPEC","APP_WDG_INT_MAP_W","R","W","app_wdg_int_map","app_wdg_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APPCPU_CTRL_A_SPEC","APPCPU_RESETTING_R","APPCPU_RESETTING_W","R","W","appcpu_resetting","appcpu_resetting","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APPCPU_CLKGATE_EN_R","APPCPU_CLKGATE_EN_W","APPCPU_CTRL_B_SPEC","R","W","appcpu_clkgate_en","appcpu_clkgate_en","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APPCPU_CTRL_C_SPEC","APPCPU_RUNSTALL_R","APPCPU_RUNSTALL_W","R","W","appcpu_runstall","appcpu_runstall","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APPCPU_BOOT_ADDR_R","APPCPU_BOOT_ADDR_W","APPCPU_CTRL_D_SPEC","R","W","appcpu_boot_addr","appcpu_boot_addr","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BT_LPCK_DIV_A_R","BT_LPCK_DIV_A_W","BT_LPCK_DIV_B_R","BT_LPCK_DIV_B_W","BT_LPCK_DIV_FRAC_SPEC","LPCLK_SEL_8M_R","LPCLK_SEL_8M_W","LPCLK_SEL_RTC_SLOW_R","LPCLK_SEL_RTC_SLOW_W","LPCLK_SEL_XTAL32K_R","LPCLK_SEL_XTAL32K_W","LPCLK_SEL_XTAL_R","LPCLK_SEL_XTAL_W","R","W","bits","borrow","borrow_mut","bt_lpck_div_a","bt_lpck_div_a","bt_lpck_div_b","bt_lpck_div_b","from","into","lpclk_sel_8m","lpclk_sel_8m","lpclk_sel_rtc_slow","lpclk_sel_rtc_slow","lpclk_sel_xtal","lpclk_sel_xtal","lpclk_sel_xtal32k","lpclk_sel_xtal32k","try_from","try_into","type_id","BTEXTWAKEUP_REQ_R","BTEXTWAKEUP_REQ_W","BT_LPCK_DIV_INT_SPEC","BT_LPCK_DIV_NUM_R","BT_LPCK_DIV_NUM_W","R","W","bits","borrow","borrow_mut","bt_lpck_div_num","bt_lpck_div_num","btextwakeup_req","btextwakeup_req","from","into","try_from","try_into","type_id","CACHE_IA_INT_APP_DRAM1_R","CACHE_IA_INT_APP_DRAM1_W","CACHE_IA_INT_APP_DROM0_R","CACHE_IA_INT_APP_DROM0_W","CACHE_IA_INT_APP_IRAM0_R","CACHE_IA_INT_APP_IRAM0_W","CACHE_IA_INT_APP_IRAM1_R","CACHE_IA_INT_APP_IRAM1_W","CACHE_IA_INT_APP_IROM0_R","CACHE_IA_INT_APP_IROM0_W","CACHE_IA_INT_APP_OPPOSITE_R","CACHE_IA_INT_APP_OPPOSITE_W","CACHE_IA_INT_EN_R","CACHE_IA_INT_EN_SPEC","CACHE_IA_INT_EN_W","CACHE_IA_INT_PRO_DRAM1_R","CACHE_IA_INT_PRO_DRAM1_W","CACHE_IA_INT_PRO_DROM0_R","CACHE_IA_INT_PRO_DROM0_W","CACHE_IA_INT_PRO_IRAM0_R","CACHE_IA_INT_PRO_IRAM0_W","CACHE_IA_INT_PRO_IRAM1_R","CACHE_IA_INT_PRO_IRAM1_W","CACHE_IA_INT_PRO_IROM0_R","CACHE_IA_INT_PRO_IROM0_W","CACHE_IA_INT_PRO_OPPOSITE_R","CACHE_IA_INT_PRO_OPPOSITE_W","R","W","bits","borrow","borrow_mut","cache_ia_int_app_dram1","cache_ia_int_app_dram1","cache_ia_int_app_drom0","cache_ia_int_app_drom0","cache_ia_int_app_iram0","cache_ia_int_app_iram0","cache_ia_int_app_iram1","cache_ia_int_app_iram1","cache_ia_int_app_irom0","cache_ia_int_app_irom0","cache_ia_int_app_opposite","cache_ia_int_app_opposite","cache_ia_int_en","cache_ia_int_en","cache_ia_int_pro_dram1","cache_ia_int_pro_dram1","cache_ia_int_pro_drom0","cache_ia_int_pro_drom0","cache_ia_int_pro_iram0","cache_ia_int_pro_iram0","cache_ia_int_pro_iram1","cache_ia_int_pro_iram1","cache_ia_int_pro_irom0","cache_ia_int_pro_irom0","cache_ia_int_pro_opposite","cache_ia_int_pro_opposite","from","into","try_from","try_into","type_id","CACHE_MUX_MODE_R","CACHE_MUX_MODE_SPEC","CACHE_MUX_MODE_W","R","W","bits","borrow","borrow_mut","cache_mux_mode","cache_mux_mode","from","into","try_from","try_into","type_id","CORE_RST_EN_SPEC","CORE_RST_R","CORE_RST_W","R","W","bits","borrow","borrow_mut","core_rst","core_rst","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_0_R","CPU_INTR_FROM_CPU_0_SPEC","CPU_INTR_FROM_CPU_0_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_0","cpu_intr_from_cpu_0","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_1_R","CPU_INTR_FROM_CPU_1_SPEC","CPU_INTR_FROM_CPU_1_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_1","cpu_intr_from_cpu_1","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_2_R","CPU_INTR_FROM_CPU_2_SPEC","CPU_INTR_FROM_CPU_2_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_2","cpu_intr_from_cpu_2","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_3_R","CPU_INTR_FROM_CPU_3_SPEC","CPU_INTR_FROM_CPU_3_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_3","cpu_intr_from_cpu_3","from","into","try_from","try_into","type_id","CPUPERIOD_SEL_R","CPUPERIOD_SEL_W","CPU_PER_CONF_SPEC","FAST_CLK_RTC_SEL_R","FAST_CLK_RTC_SEL_W","LOWSPEED_CLK_SEL_R","LOWSPEED_CLK_SEL_W","R","W","bits","borrow","borrow_mut","cpuperiod_sel","cpuperiod_sel","fast_clk_rtc_sel","fast_clk_rtc_sel","from","into","lowspeed_clk_sel","lowspeed_clk_sel","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DMMU_PAGE_MODE_R","DMMU_PAGE_MODE_SPEC","DMMU_PAGE_MODE_W","INTERNAL_SRAM_DMMU_ENA_R","INTERNAL_SRAM_DMMU_ENA_W","R","W","bits","borrow","borrow_mut","dmmu_page_mode","dmmu_page_mode","from","internal_sram_dmmu_ena","internal_sram_dmmu_ena","into","try_from","try_into","type_id","DMMU_TABLE0_R","DMMU_TABLE0_SPEC","DMMU_TABLE0_W","R","W","bits","borrow","borrow_mut","dmmu_table0","dmmu_table0","from","into","try_from","try_into","type_id","DMMU_TABLE1_R","DMMU_TABLE1_SPEC","DMMU_TABLE1_W","R","W","bits","borrow","borrow_mut","dmmu_table1","dmmu_table1","from","into","try_from","try_into","type_id","DMMU_TABLE10_R","DMMU_TABLE10_SPEC","DMMU_TABLE10_W","R","W","bits","borrow","borrow_mut","dmmu_table10","dmmu_table10","from","into","try_from","try_into","type_id","DMMU_TABLE11_R","DMMU_TABLE11_SPEC","DMMU_TABLE11_W","R","W","bits","borrow","borrow_mut","dmmu_table11","dmmu_table11","from","into","try_from","try_into","type_id","DMMU_TABLE12_R","DMMU_TABLE12_SPEC","DMMU_TABLE12_W","R","W","bits","borrow","borrow_mut","dmmu_table12","dmmu_table12","from","into","try_from","try_into","type_id","DMMU_TABLE13_R","DMMU_TABLE13_SPEC","DMMU_TABLE13_W","R","W","bits","borrow","borrow_mut","dmmu_table13","dmmu_table13","from","into","try_from","try_into","type_id","DMMU_TABLE14_R","DMMU_TABLE14_SPEC","DMMU_TABLE14_W","R","W","bits","borrow","borrow_mut","dmmu_table14","dmmu_table14","from","into","try_from","try_into","type_id","DMMU_TABLE15_R","DMMU_TABLE15_SPEC","DMMU_TABLE15_W","R","W","bits","borrow","borrow_mut","dmmu_table15","dmmu_table15","from","into","try_from","try_into","type_id","DMMU_TABLE2_R","DMMU_TABLE2_SPEC","DMMU_TABLE2_W","R","W","bits","borrow","borrow_mut","dmmu_table2","dmmu_table2","from","into","try_from","try_into","type_id","DMMU_TABLE3_R","DMMU_TABLE3_SPEC","DMMU_TABLE3_W","R","W","bits","borrow","borrow_mut","dmmu_table3","dmmu_table3","from","into","try_from","try_into","type_id","DMMU_TABLE4_R","DMMU_TABLE4_SPEC","DMMU_TABLE4_W","R","W","bits","borrow","borrow_mut","dmmu_table4","dmmu_table4","from","into","try_from","try_into","type_id","DMMU_TABLE5_R","DMMU_TABLE5_SPEC","DMMU_TABLE5_W","R","W","bits","borrow","borrow_mut","dmmu_table5","dmmu_table5","from","into","try_from","try_into","type_id","DMMU_TABLE6_R","DMMU_TABLE6_SPEC","DMMU_TABLE6_W","R","W","bits","borrow","borrow_mut","dmmu_table6","dmmu_table6","from","into","try_from","try_into","type_id","DMMU_TABLE7_R","DMMU_TABLE7_SPEC","DMMU_TABLE7_W","R","W","bits","borrow","borrow_mut","dmmu_table7","dmmu_table7","from","into","try_from","try_into","type_id","DMMU_TABLE8_R","DMMU_TABLE8_SPEC","DMMU_TABLE8_W","R","W","bits","borrow","borrow_mut","dmmu_table8","dmmu_table8","from","into","try_from","try_into","type_id","DMMU_TABLE9_R","DMMU_TABLE9_SPEC","DMMU_TABLE9_W","R","W","bits","borrow","borrow_mut","dmmu_table9","dmmu_table9","from","into","try_from","try_into","type_id","AGC_MEM_FORCE_PD_R","AGC_MEM_FORCE_PD_W","AGC_MEM_FORCE_PU_R","AGC_MEM_FORCE_PU_W","FRONT_END_MEM_PD_SPEC","PBUS_MEM_FORCE_PD_R","PBUS_MEM_FORCE_PD_W","PBUS_MEM_FORCE_PU_R","PBUS_MEM_FORCE_PU_W","R","W","agc_mem_force_pd","agc_mem_force_pd","agc_mem_force_pu","agc_mem_force_pu","bits","borrow","borrow_mut","from","into","pbus_mem_force_pd","pbus_mem_force_pd","pbus_mem_force_pu","pbus_mem_force_pu","try_from","try_into","type_id","HOST_INF_SEL_SPEC","LINK_DEVICE_SEL_R","LINK_DEVICE_SEL_W","PERI_IO_SWAP_R","PERI_IO_SWAP_W","R","W","bits","borrow","borrow_mut","from","into","link_device_sel","link_device_sel","peri_io_swap","peri_io_swap","try_from","try_into","type_id","IMMU_PAGE_MODE_R","IMMU_PAGE_MODE_SPEC","IMMU_PAGE_MODE_W","INTERNAL_SRAM_IMMU_ENA_R","INTERNAL_SRAM_IMMU_ENA_W","R","W","bits","borrow","borrow_mut","from","immu_page_mode","immu_page_mode","internal_sram_immu_ena","internal_sram_immu_ena","into","try_from","try_into","type_id","IMMU_TABLE0_R","IMMU_TABLE0_SPEC","IMMU_TABLE0_W","R","W","bits","borrow","borrow_mut","from","immu_table0","immu_table0","into","try_from","try_into","type_id","IMMU_TABLE1_R","IMMU_TABLE1_SPEC","IMMU_TABLE1_W","R","W","bits","borrow","borrow_mut","from","immu_table1","immu_table1","into","try_from","try_into","type_id","IMMU_TABLE10_R","IMMU_TABLE10_SPEC","IMMU_TABLE10_W","R","W","bits","borrow","borrow_mut","from","immu_table10","immu_table10","into","try_from","try_into","type_id","IMMU_TABLE11_R","IMMU_TABLE11_SPEC","IMMU_TABLE11_W","R","W","bits","borrow","borrow_mut","from","immu_table11","immu_table11","into","try_from","try_into","type_id","IMMU_TABLE12_R","IMMU_TABLE12_SPEC","IMMU_TABLE12_W","R","W","bits","borrow","borrow_mut","from","immu_table12","immu_table12","into","try_from","try_into","type_id","IMMU_TABLE13_R","IMMU_TABLE13_SPEC","IMMU_TABLE13_W","R","W","bits","borrow","borrow_mut","from","immu_table13","immu_table13","into","try_from","try_into","type_id","IMMU_TABLE14_R","IMMU_TABLE14_SPEC","IMMU_TABLE14_W","R","W","bits","borrow","borrow_mut","from","immu_table14","immu_table14","into","try_from","try_into","type_id","IMMU_TABLE15_R","IMMU_TABLE15_SPEC","IMMU_TABLE15_W","R","W","bits","borrow","borrow_mut","from","immu_table15","immu_table15","into","try_from","try_into","type_id","IMMU_TABLE2_R","IMMU_TABLE2_SPEC","IMMU_TABLE2_W","R","W","bits","borrow","borrow_mut","from","immu_table2","immu_table2","into","try_from","try_into","type_id","IMMU_TABLE3_R","IMMU_TABLE3_SPEC","IMMU_TABLE3_W","R","W","bits","borrow","borrow_mut","from","immu_table3","immu_table3","into","try_from","try_into","type_id","IMMU_TABLE4_R","IMMU_TABLE4_SPEC","IMMU_TABLE4_W","R","W","bits","borrow","borrow_mut","from","immu_table4","immu_table4","into","try_from","try_into","type_id","IMMU_TABLE5_R","IMMU_TABLE5_SPEC","IMMU_TABLE5_W","R","W","bits","borrow","borrow_mut","from","immu_table5","immu_table5","into","try_from","try_into","type_id","IMMU_TABLE6_R","IMMU_TABLE6_SPEC","IMMU_TABLE6_W","R","W","bits","borrow","borrow_mut","from","immu_table6","immu_table6","into","try_from","try_into","type_id","IMMU_TABLE7_R","IMMU_TABLE7_SPEC","IMMU_TABLE7_W","R","W","bits","borrow","borrow_mut","from","immu_table7","immu_table7","into","try_from","try_into","type_id","IMMU_TABLE8_R","IMMU_TABLE8_SPEC","IMMU_TABLE8_W","R","W","bits","borrow","borrow_mut","from","immu_table8","immu_table8","into","try_from","try_into","type_id","IMMU_TABLE9_R","IMMU_TABLE9_SPEC","IMMU_TABLE9_W","R","W","bits","borrow","borrow_mut","from","immu_table9","immu_table9","into","try_from","try_into","type_id","IRAM_DRAM_AHB_SEL_SPEC","MAC_DUMP_MODE_R","MAC_DUMP_MODE_W","MASK_AHB_R","MASK_AHB_W","MASK_APP_DRAM_R","MASK_APP_DRAM_W","MASK_APP_IRAM_R","MASK_APP_IRAM_W","MASK_PRO_DRAM_R","MASK_PRO_DRAM_W","MASK_PRO_IRAM_R","MASK_PRO_IRAM_W","R","W","bits","borrow","borrow_mut","from","into","mac_dump_mode","mac_dump_mode","mask_ahb","mask_ahb","mask_app_dram","mask_app_dram","mask_app_iram","mask_app_iram","mask_pro_dram","mask_pro_dram","mask_pro_iram","mask_pro_iram","try_from","try_into","type_id","APP_ROM_IA_R","APP_ROM_MPU_AD_R","INTERNAL_SRAM_IA_R","INTERNAL_SRAM_MMU_AD_R","INTERNAL_SRAM_MMU_MULTI_HIT_R","MEM_ACCESS_DBUG0_SPEC","PRO_ROM_IA_R","PRO_ROM_MPU_AD_R","R","SHARE_ROM_IA_R","SHARE_ROM_MPU_AD_R","app_rom_ia","app_rom_mpu_ad","borrow","borrow_mut","from","internal_sram_ia","internal_sram_mmu_ad","internal_sram_mmu_multi_hit","into","pro_rom_ia","pro_rom_mpu_ad","share_rom_ia","share_rom_mpu_ad","try_from","try_into","type_id","AHBLITE_ACCESS_DENY_R","AHBLITE_IA_R","AHB_ACCESS_DENY_R","ARB_IA_R","INTERNAL_SRAM_MMU_MISS_R","MEM_ACCESS_DBUG1_SPEC","PIDGEN_IA_R","R","ahb_access_deny","ahblite_access_deny","ahblite_ia","arb_ia","borrow","borrow_mut","from","internal_sram_mmu_miss","into","pidgen_ia","try_from","try_into","type_id","LSLP_MEM_PD_MASK_R","LSLP_MEM_PD_MASK_W","MEM_PD_MASK_SPEC","R","W","bits","borrow","borrow_mut","from","into","lslp_mem_pd_mask","lslp_mem_pd_mask","try_from","try_into","type_id","MMU_IA_INT_EN_R","MMU_IA_INT_EN_SPEC","MMU_IA_INT_EN_W","R","W","bits","borrow","borrow_mut","from","into","mmu_ia_int_en","mmu_ia_int_en","try_from","try_into","type_id","MPU_IA_INT_EN_R","MPU_IA_INT_EN_SPEC","MPU_IA_INT_EN_W","R","W","bits","borrow","borrow_mut","from","into","mpu_ia_int_en","mpu_ia_int_en","try_from","try_into","type_id","PERI_CLK_EN_R","PERI_CLK_EN_SPEC","PERI_CLK_EN_W","R","W","bits","borrow","borrow_mut","from","into","peri_clk_en","peri_clk_en","try_from","try_into","type_id","PERI_RST_EN_R","PERI_RST_EN_SPEC","PERI_RST_EN_W","R","W","bits","borrow","borrow_mut","from","into","peri_rst_en","peri_rst_en","try_from","try_into","type_id","EFUSE_CLK_EN_R","EFUSE_CLK_EN_W","I2C0_EXT0_CLK_EN_R","I2C0_EXT0_CLK_EN_W","I2C_EXT1_CLK_EN_R","I2C_EXT1_CLK_EN_W","I2S0_CLK_EN_R","I2S0_CLK_EN_W","I2S1_CLK_EN_R","I2S1_CLK_EN_W","LEDC_CLK_EN_R","LEDC_CLK_EN_W","PCNT_CLK_EN_R","PCNT_CLK_EN_W","PERIP_CLK_EN_SPEC","PWM0_CLK_EN_R","PWM0_CLK_EN_W","PWM1_CLK_EN_R","PWM1_CLK_EN_W","PWM2_CLK_EN_R","PWM2_CLK_EN_W","PWM3_CLK_EN_R","PWM3_CLK_EN_W","R","RMT_CLK_EN_R","RMT_CLK_EN_W","SPI01_CLK_EN_R","SPI01_CLK_EN_W","SPI2_CLK_EN_R","SPI2_CLK_EN_W","SPI3_CLK_EN_R","SPI3_CLK_EN_W","SPI_DMA_CLK_EN_R","SPI_DMA_CLK_EN_W","TIMERGROUP1_CLK_EN_R","TIMERGROUP1_CLK_EN_W","TIMERGROUP_CLK_EN_R","TIMERGROUP_CLK_EN_W","TIMERS_CLK_EN_R","TIMERS_CLK_EN_W","TWAI_CLK_EN_R","TWAI_CLK_EN_W","UART1_CLK_EN_R","UART1_CLK_EN_W","UART2_CLK_EN_R","UART2_CLK_EN_W","UART_CLK_EN_R","UART_CLK_EN_W","UART_MEM_CLK_EN_R","UART_MEM_CLK_EN_W","UHCI0_CLK_EN_R","UHCI0_CLK_EN_W","UHCI1_CLK_EN_R","UHCI1_CLK_EN_W","W","WDG_CLK_EN_R","WDG_CLK_EN_W","bits","borrow","borrow_mut","efuse_clk_en","efuse_clk_en","from","i2c0_ext0_clk_en","i2c0_ext0_clk_en","i2c_ext1_clk_en","i2c_ext1_clk_en","i2s0_clk_en","i2s0_clk_en","i2s1_clk_en","i2s1_clk_en","into","ledc_clk_en","ledc_clk_en","pcnt_clk_en","pcnt_clk_en","pwm0_clk_en","pwm0_clk_en","pwm1_clk_en","pwm1_clk_en","pwm2_clk_en","pwm2_clk_en","pwm3_clk_en","pwm3_clk_en","rmt_clk_en","rmt_clk_en","spi01_clk_en","spi01_clk_en","spi2_clk_en","spi2_clk_en","spi3_clk_en","spi3_clk_en","spi_dma_clk_en","spi_dma_clk_en","timergroup1_clk_en","timergroup1_clk_en","timergroup_clk_en","timergroup_clk_en","timers_clk_en","timers_clk_en","try_from","try_into","twai_clk_en","twai_clk_en","type_id","uart1_clk_en","uart1_clk_en","uart2_clk_en","uart2_clk_en","uart_clk_en","uart_clk_en","uart_mem_clk_en","uart_mem_clk_en","uhci0_clk_en","uhci0_clk_en","uhci1_clk_en","uhci1_clk_en","wdg_clk_en","wdg_clk_en","EFUSE_RST_R","EFUSE_RST_W","I2C0_EXT0_RST_R","I2C0_EXT0_RST_W","I2C_EXT1_RST_R","I2C_EXT1_RST_W","I2S0_RST_R","I2S0_RST_W","I2S1_RST_R","I2S1_RST_W","LEDC_RST_R","LEDC_RST_W","PCNT_RST_R","PCNT_RST_W","PERIP_RST_EN_SPEC","PWM0_RST_R","PWM0_RST_W","PWM1_RST_R","PWM1_RST_W","PWM2_RST_R","PWM2_RST_W","PWM3_RST_R","PWM3_RST_W","R","RMT_RST_R","RMT_RST_W","SPI01_RST_R","SPI01_RST_W","SPI2_RST_R","SPI2_RST_W","SPI3_RST_R","SPI3_RST_W","SPI_DMA_RST_R","SPI_DMA_RST_W","TIMERGROUP1_RST_R","TIMERGROUP1_RST_W","TIMERGROUP_RST_R","TIMERGROUP_RST_W","TIMERS_RST_R","TIMERS_RST_W","TWAI_RST_R","TWAI_RST_W","UART1_RST_R","UART1_RST_W","UART2_RST_R","UART2_RST_W","UART_MEM_RST_R","UART_MEM_RST_W","UART_RST_R","UART_RST_W","UHCI0_RST_R","UHCI0_RST_W","UHCI1_RST_R","UHCI1_RST_W","W","WDG_RST_R","WDG_RST_W","bits","borrow","borrow_mut","efuse_rst","efuse_rst","from","i2c0_ext0_rst","i2c0_ext0_rst","i2c_ext1_rst","i2c_ext1_rst","i2s0_rst","i2s0_rst","i2s1_rst","i2s1_rst","into","ledc_rst","ledc_rst","pcnt_rst","pcnt_rst","pwm0_rst","pwm0_rst","pwm1_rst","pwm1_rst","pwm2_rst","pwm2_rst","pwm3_rst","pwm3_rst","rmt_rst","rmt_rst","spi01_rst","spi01_rst","spi2_rst","spi2_rst","spi3_rst","spi3_rst","spi_dma_rst","spi_dma_rst","timergroup1_rst","timergroup1_rst","timergroup_rst","timergroup_rst","timers_rst","timers_rst","try_from","try_into","twai_rst","twai_rst","type_id","uart1_rst","uart1_rst","uart2_rst","uart2_rst","uart_mem_rst","uart_mem_rst","uart_rst","uart_rst","uhci0_rst","uhci0_rst","uhci1_rst","uhci1_rst","wdg_rst","wdg_rst","PRO_BB_INT_MAP_R","PRO_BB_INT_MAP_SPEC","PRO_BB_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_bb_int_map","pro_bb_int_map","try_from","try_into","type_id","PRO_BOOT_REMAP_CTRL_SPEC","PRO_BOOT_REMAP_R","PRO_BOOT_REMAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_boot_remap","pro_boot_remap","try_from","try_into","type_id","PRO_BT_BB_INT_MAP_R","PRO_BT_BB_INT_MAP_SPEC","PRO_BT_BB_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_bt_bb_int_map","pro_bt_bb_int_map","try_from","try_into","type_id","PRO_BT_BB_NMI_MAP_R","PRO_BT_BB_NMI_MAP_SPEC","PRO_BT_BB_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_bt_bb_nmi_map","pro_bt_bb_nmi_map","try_from","try_into","type_id","PRO_BT_MAC_INT_MAP_R","PRO_BT_MAC_INT_MAP_SPEC","PRO_BT_MAC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_bt_mac_int_map","pro_bt_mac_int_map","try_from","try_into","type_id","AHB_SPI_REQ_R","PRO_AHB_SPI_REQ_R","PRO_CACHE_CTRL_SPEC","PRO_CACHE_ENABLE_R","PRO_CACHE_ENABLE_W","PRO_CACHE_FLUSH_DONE_R","PRO_CACHE_FLUSH_ENA_R","PRO_CACHE_FLUSH_ENA_W","PRO_CACHE_LOCK_0_EN_R","PRO_CACHE_LOCK_0_EN_W","PRO_CACHE_LOCK_1_EN_R","PRO_CACHE_LOCK_1_EN_W","PRO_CACHE_LOCK_2_EN_R","PRO_CACHE_LOCK_2_EN_W","PRO_CACHE_LOCK_3_EN_R","PRO_CACHE_LOCK_3_EN_W","PRO_CACHE_MODE_R","PRO_CACHE_MODE_W","PRO_DRAM_HL_R","PRO_DRAM_HL_W","PRO_DRAM_SPLIT_R","PRO_DRAM_SPLIT_W","PRO_SINGLE_IRAM_ENA_R","PRO_SINGLE_IRAM_ENA_W","PRO_SLAVE_REQ_R","R","SLAVE_REQ_R","W","ahb_spi_req","bits","borrow","borrow_mut","from","into","pro_ahb_spi_req","pro_cache_enable","pro_cache_enable","pro_cache_flush_done","pro_cache_flush_ena","pro_cache_flush_ena","pro_cache_lock_0_en","pro_cache_lock_0_en","pro_cache_lock_1_en","pro_cache_lock_1_en","pro_cache_lock_2_en","pro_cache_lock_2_en","pro_cache_lock_3_en","pro_cache_lock_3_en","pro_cache_mode","pro_cache_mode","pro_dram_hl","pro_dram_hl","pro_dram_split","pro_dram_split","pro_single_iram_ena","pro_single_iram_ena","pro_slave_req","slave_req","try_from","try_into","type_id","PRO_CACHE_CTRL1_SPEC","PRO_CACHE_MASK_DRAM1_R","PRO_CACHE_MASK_DRAM1_W","PRO_CACHE_MASK_DROM0_R","PRO_CACHE_MASK_DROM0_W","PRO_CACHE_MASK_IRAM0_R","PRO_CACHE_MASK_IRAM0_W","PRO_CACHE_MASK_IRAM1_R","PRO_CACHE_MASK_IRAM1_W","PRO_CACHE_MASK_IROM0_R","PRO_CACHE_MASK_IROM0_W","PRO_CACHE_MASK_OPSDRAM_R","PRO_CACHE_MASK_OPSDRAM_W","PRO_CACHE_MMU_IA_CLR_R","PRO_CACHE_MMU_IA_CLR_W","PRO_CMMU_FLASH_PAGE_MODE_R","PRO_CMMU_FLASH_PAGE_MODE_W","PRO_CMMU_FORCE_ON_R","PRO_CMMU_FORCE_ON_W","PRO_CMMU_PD_R","PRO_CMMU_PD_W","PRO_CMMU_SRAM_PAGE_MODE_R","PRO_CMMU_SRAM_PAGE_MODE_W","R","W","bits","borrow","borrow_mut","from","into","pro_cache_mask_dram1","pro_cache_mask_dram1","pro_cache_mask_drom0","pro_cache_mask_drom0","pro_cache_mask_iram0","pro_cache_mask_iram0","pro_cache_mask_iram1","pro_cache_mask_iram1","pro_cache_mask_irom0","pro_cache_mask_irom0","pro_cache_mask_opsdram","pro_cache_mask_opsdram","pro_cache_mmu_ia_clr","pro_cache_mmu_ia_clr","pro_cmmu_flash_page_mode","pro_cmmu_flash_page_mode","pro_cmmu_force_on","pro_cmmu_force_on","pro_cmmu_pd","pro_cmmu_pd","pro_cmmu_sram_page_mode","pro_cmmu_sram_page_mode","try_from","try_into","type_id","PRO_CACHE_IA_INT_MAP_R","PRO_CACHE_IA_INT_MAP_SPEC","PRO_CACHE_IA_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_cache_ia_int_map","pro_cache_ia_int_map","try_from","try_into","type_id","MAX_R","MAX_W","MIN_R","MIN_W","PRE_R","PRE_W","PRO_CACHE_LOCK_0_ADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","max","max","min","min","pre","pre","try_from","try_into","type_id","MAX_R","MAX_W","MIN_R","MIN_W","PRE_R","PRE_W","PRO_CACHE_LOCK_1_ADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","max","max","min","min","pre","pre","try_from","try_into","type_id","MAX_R","MAX_W","MIN_R","MIN_W","PRE_R","PRE_W","PRO_CACHE_LOCK_2_ADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","max","max","min","min","pre","pre","try_from","try_into","type_id","MAX_R","MAX_W","MIN_R","MIN_W","PRE_R","PRE_W","PRO_CACHE_LOCK_3_ADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","max","max","min","min","pre","pre","try_from","try_into","type_id","PRO_CAN_INT_MAP_R","PRO_CAN_INT_MAP_SPEC","PRO_CAN_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_can_int_map","pro_can_int_map","try_from","try_into","type_id","PRO_CPU_INTR_FROM_CPU_0_MAP_R","PRO_CPU_INTR_FROM_CPU_0_MAP_SPEC","PRO_CPU_INTR_FROM_CPU_0_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_cpu_intr_from_cpu_0_map","pro_cpu_intr_from_cpu_0_map","try_from","try_into","type_id","PRO_CPU_INTR_FROM_CPU_1_MAP_R","PRO_CPU_INTR_FROM_CPU_1_MAP_SPEC","PRO_CPU_INTR_FROM_CPU_1_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_cpu_intr_from_cpu_1_map","pro_cpu_intr_from_cpu_1_map","try_from","try_into","type_id","PRO_CPU_INTR_FROM_CPU_2_MAP_R","PRO_CPU_INTR_FROM_CPU_2_MAP_SPEC","PRO_CPU_INTR_FROM_CPU_2_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_cpu_intr_from_cpu_2_map","pro_cpu_intr_from_cpu_2_map","try_from","try_into","type_id","PRO_CPU_INTR_FROM_CPU_3_MAP_R","PRO_CPU_INTR_FROM_CPU_3_MAP_SPEC","PRO_CPU_INTR_FROM_CPU_3_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_cpu_intr_from_cpu_3_map","pro_cpu_intr_from_cpu_3_map","try_from","try_into","type_id","PRO_CPU_PDEBUG_ENABLE_R","PRO_CPU_PDEBUG_ENABLE_W","PRO_CPU_RECORD_CTRL_SPEC","PRO_CPU_RECORD_DISABLE_R","PRO_CPU_RECORD_DISABLE_W","PRO_CPU_RECORD_ENABLE_R","PRO_CPU_RECORD_ENABLE_W","R","W","bits","borrow","borrow_mut","from","into","pro_cpu_pdebug_enable","pro_cpu_pdebug_enable","pro_cpu_record_disable","pro_cpu_record_disable","pro_cpu_record_enable","pro_cpu_record_enable","try_from","try_into","type_id","PRO_CPU_RECORD_PDEBUGDATA_SPEC","R","RECORD_PDEBUGDATA_DEP_HALT_R","RECORD_PDEBUGDATA_DEP_HALT_W","RECORD_PDEBUGDATA_DEP_LSU_R","RECORD_PDEBUGDATA_DEP_LSU_W","RECORD_PDEBUGDATA_DEP_MEMW_R","RECORD_PDEBUGDATA_DEP_MEMW_W","RECORD_PDEBUGDATA_DEP_OTHER_R","RECORD_PDEBUGDATA_DEP_OTHER_W","RECORD_PDEBUGDATA_DEP_R","RECORD_PDEBUGDATA_DEP_STR_R","RECORD_PDEBUGDATA_DEP_STR_W","RECORD_PDEBUGDATA_DEP_W","RECORD_PDEBUGDATA_EXCCAUSE_R","RECORD_PDEBUGDATA_EXCCAUSE_W","RECORD_PDEBUGDATA_EXCVEC_R","RECORD_PDEBUGDATA_EXCVEC_W","RECORD_PDEBUGDATA_INSNTYPE_ER_R","RECORD_PDEBUGDATA_INSNTYPE_ER_W","RECORD_PDEBUGDATA_INSNTYPE_RER_R","RECORD_PDEBUGDATA_INSNTYPE_RER_W","RECORD_PDEBUGDATA_INSNTYPE_RSR_R","RECORD_PDEBUGDATA_INSNTYPE_RSR_W","RECORD_PDEBUGDATA_INSNTYPE_SR_R","RECORD_PDEBUGDATA_INSNTYPE_SR_W","RECORD_PDEBUGDATA_INSNTYPE_WER_R","RECORD_PDEBUGDATA_INSNTYPE_WER_W","RECORD_PDEBUGDATA_INSNTYPE_WSR_R","RECORD_PDEBUGDATA_INSNTYPE_WSR_W","RECORD_PDEBUGDATA_INSNTYPE_XSR_R","RECORD_PDEBUGDATA_INSNTYPE_XSR_W","RECORD_PDEBUGDATA_STALL_BANKCONFL_R","RECORD_PDEBUGDATA_STALL_BANKCONFL_W","RECORD_PDEBUGDATA_STALL_BPIFETCH_R","RECORD_PDEBUGDATA_STALL_BPIFETCH_W","RECORD_PDEBUGDATA_STALL_BPLOAD_R","RECORD_PDEBUGDATA_STALL_BPLOAD_W","RECORD_PDEBUGDATA_STALL_BUFFCONFL_R","RECORD_PDEBUGDATA_STALL_BUFFCONFL_W","RECORD_PDEBUGDATA_STALL_BUFF_R","RECORD_PDEBUGDATA_STALL_BUFF_W","RECORD_PDEBUGDATA_STALL_DCM_R","RECORD_PDEBUGDATA_STALL_DCM_W","RECORD_PDEBUGDATA_STALL_ICM_R","RECORD_PDEBUGDATA_STALL_ICM_W","RECORD_PDEBUGDATA_STALL_IPIF_R","RECORD_PDEBUGDATA_STALL_IPIF_W","RECORD_PDEBUGDATA_STALL_IRAMBUSY_R","RECORD_PDEBUGDATA_STALL_IRAMBUSY_W","RECORD_PDEBUGDATA_STALL_ITERDIV_R","RECORD_PDEBUGDATA_STALL_ITERDIV_W","RECORD_PDEBUGDATA_STALL_ITERMUL_R","RECORD_PDEBUGDATA_STALL_ITERMUL_W","RECORD_PDEBUGDATA_STALL_L32R_R","RECORD_PDEBUGDATA_STALL_L32R_W","RECORD_PDEBUGDATA_STALL_LSPROC_R","RECORD_PDEBUGDATA_STALL_LSPROC_W","RECORD_PDEBUGDATA_STALL_LSU_R","RECORD_PDEBUGDATA_STALL_LSU_W","RECORD_PDEBUGDATA_STALL_RUN_R","RECORD_PDEBUGDATA_STALL_RUN_W","RECORD_PDEBUGDATA_STALL_TIE_R","RECORD_PDEBUGDATA_STALL_TIE_W","RECORD_PRO_PDEBUGDATA_R","W","bits","borrow","borrow_mut","from","into","record_pdebugdata_dep","record_pdebugdata_dep","record_pdebugdata_dep_halt","record_pdebugdata_dep_halt","record_pdebugdata_dep_lsu","record_pdebugdata_dep_lsu","record_pdebugdata_dep_memw","record_pdebugdata_dep_memw","record_pdebugdata_dep_other","record_pdebugdata_dep_other","record_pdebugdata_dep_str","record_pdebugdata_dep_str","record_pdebugdata_exccause","record_pdebugdata_exccause","record_pdebugdata_excvec","record_pdebugdata_excvec","record_pdebugdata_insntype_er","record_pdebugdata_insntype_er","record_pdebugdata_insntype_rer","record_pdebugdata_insntype_rer","record_pdebugdata_insntype_rsr","record_pdebugdata_insntype_rsr","record_pdebugdata_insntype_sr","record_pdebugdata_insntype_sr","record_pdebugdata_insntype_wer","record_pdebugdata_insntype_wer","record_pdebugdata_insntype_wsr","record_pdebugdata_insntype_wsr","record_pdebugdata_insntype_xsr","record_pdebugdata_insntype_xsr","record_pdebugdata_stall_bankconfl","record_pdebugdata_stall_bankconfl","record_pdebugdata_stall_bpifetch","record_pdebugdata_stall_bpifetch","record_pdebugdata_stall_bpload","record_pdebugdata_stall_bpload","record_pdebugdata_stall_buff","record_pdebugdata_stall_buff","record_pdebugdata_stall_buffconfl","record_pdebugdata_stall_buffconfl","record_pdebugdata_stall_dcm","record_pdebugdata_stall_dcm","record_pdebugdata_stall_icm","record_pdebugdata_stall_icm","record_pdebugdata_stall_ipif","record_pdebugdata_stall_ipif","record_pdebugdata_stall_irambusy","record_pdebugdata_stall_irambusy","record_pdebugdata_stall_iterdiv","record_pdebugdata_stall_iterdiv","record_pdebugdata_stall_itermul","record_pdebugdata_stall_itermul","record_pdebugdata_stall_l32r","record_pdebugdata_stall_l32r","record_pdebugdata_stall_lsproc","record_pdebugdata_stall_lsproc","record_pdebugdata_stall_lsu","record_pdebugdata_stall_lsu","record_pdebugdata_stall_run","record_pdebugdata_stall_run","record_pdebugdata_stall_tie","record_pdebugdata_stall_tie","record_pro_pdebugdata","try_from","try_into","type_id","PRO_CPU_RECORD_PDEBUGINST_SPEC","R","RECORD_PDEBUGINST_CINTL_R","RECORD_PDEBUGINST_CINTL_W","RECORD_PDEBUGINST_ISRC_R","RECORD_PDEBUGINST_ISRC_W","RECORD_PDEBUGINST_LOOP_R","RECORD_PDEBUGINST_LOOP_REP_R","RECORD_PDEBUGINST_LOOP_REP_W","RECORD_PDEBUGINST_LOOP_W","RECORD_PDEBUGINST_SZ_R","RECORD_PDEBUGINST_SZ_W","RECORD_PRO_PDEBUGINST_R","W","bits","borrow","borrow_mut","from","into","record_pdebuginst_cintl","record_pdebuginst_cintl","record_pdebuginst_isrc","record_pdebuginst_isrc","record_pdebuginst_loop","record_pdebuginst_loop","record_pdebuginst_loop_rep","record_pdebuginst_loop_rep","record_pdebuginst_sz","record_pdebuginst_sz","record_pro_pdebuginst","try_from","try_into","type_id","PRO_CPU_RECORD_PDEBUGLS0ADDR_SPEC","R","RECORD_PRO_PDEBUGLS0ADDR_R","borrow","borrow_mut","from","into","record_pro_pdebugls0addr","try_from","try_into","type_id","PRO_CPU_RECORD_PDEBUGLS0DATA_SPEC","R","RECORD_PRO_PDEBUGLS0DATA_R","borrow","borrow_mut","from","into","record_pro_pdebugls0data","try_from","try_into","type_id","PRO_CPU_RECORD_PDEBUGLS0STAT_SPEC","R","RECORD_PDEBUGLS0STAT_COH_R","RECORD_PDEBUGLS0STAT_COH_W","RECORD_PDEBUGLS0STAT_DCH_R","RECORD_PDEBUGLS0STAT_DCH_W","RECORD_PDEBUGLS0STAT_DCM_R","RECORD_PDEBUGLS0STAT_DCM_W","RECORD_PDEBUGLS0STAT_DTLBM_R","RECORD_PDEBUGLS0STAT_DTLBM_W","RECORD_PDEBUGLS0STAT_STCOH_R","RECORD_PDEBUGLS0STAT_STCOH_W","RECORD_PDEBUGLS0STAT_SZ_R","RECORD_PDEBUGLS0STAT_SZ_W","RECORD_PDEBUGLS0STAT_TGT_R","RECORD_PDEBUGLS0STAT_TGT_W","RECORD_PDEBUGLS0STAT_TYPE_R","RECORD_PDEBUGLS0STAT_TYPE_W","RECORD_PDEBUGLS0STAT_UC_R","RECORD_PDEBUGLS0STAT_UC_W","RECORD_PDEBUGLS0STAT_WB_R","RECORD_PDEBUGLS0STAT_WB_W","RECORD_PRO_PDEBUGLS0STAT_R","W","bits","borrow","borrow_mut","from","into","record_pdebugls0stat_coh","record_pdebugls0stat_coh","record_pdebugls0stat_dch","record_pdebugls0stat_dch","record_pdebugls0stat_dcm","record_pdebugls0stat_dcm","record_pdebugls0stat_dtlbm","record_pdebugls0stat_dtlbm","record_pdebugls0stat_stcoh","record_pdebugls0stat_stcoh","record_pdebugls0stat_sz","record_pdebugls0stat_sz","record_pdebugls0stat_tgt","record_pdebugls0stat_tgt","record_pdebugls0stat_type","record_pdebugls0stat_type","record_pdebugls0stat_uc","record_pdebugls0stat_uc","record_pdebugls0stat_wb","record_pdebugls0stat_wb","record_pro_pdebugls0stat","try_from","try_into","type_id","PRO_CPU_RECORD_PDEBUGPC_SPEC","R","RECORD_PRO_PDEBUGPC_R","borrow","borrow_mut","from","into","record_pro_pdebugpc","try_from","try_into","type_id","PRO_CPU_RECORD_PDEBUGSTATUS_SPEC","R","RECORD_PDEBUGSTATUS_BBCAUSE_R","RECORD_PDEBUGSTATUS_BBCAUSE_W","RECORD_PDEBUGSTATUS_INSNTYPE_R","RECORD_PDEBUGSTATUS_INSNTYPE_W","RECORD_PRO_PDEBUGSTATUS_R","W","bits","borrow","borrow_mut","from","into","record_pdebugstatus_bbcause","record_pdebugstatus_bbcause","record_pdebugstatus_insntype","record_pdebugstatus_insntype","record_pro_pdebugstatus","try_from","try_into","type_id","PRO_CPU_RECORD_PID_SPEC","R","RECORD_PRO_PID_R","borrow","borrow_mut","from","into","record_pro_pid","try_from","try_into","type_id","PRO_CPU_RECORDING_R","PRO_CPU_RECORD_STATUS_SPEC","R","borrow","borrow_mut","from","into","pro_cpu_recording","try_from","try_into","type_id","PRO_CACHE_IA_R","PRO_CACHE_MMU_IA_R","PRO_CACHE_STATE_R","PRO_DCACHE_DBUG0_SPEC","PRO_RX_END_R","PRO_SLAVE_WDATA_R","PRO_SLAVE_WDATA_V_R","PRO_SLAVE_WDATA_W","PRO_SLAVE_WR_R","PRO_TX_END_R","PRO_WR_BAK_TO_READ_R","R","W","bits","borrow","borrow_mut","from","into","pro_cache_ia","pro_cache_mmu_ia","pro_cache_state","pro_rx_end","pro_slave_wdata","pro_slave_wdata","pro_slave_wdata_v","pro_slave_wr","pro_tx_end","pro_wr_bak_to_read","try_from","try_into","type_id","PRO_CTAG_RAM_RDATA_R","PRO_DCACHE_DBUG1_SPEC","R","borrow","borrow_mut","from","into","pro_ctag_ram_rdata","try_from","try_into","type_id","PRO_CACHE_VADDR_R","PRO_DCACHE_DBUG2_SPEC","R","borrow","borrow_mut","from","into","pro_cache_vaddr","try_from","try_into","type_id","PRO_CACHE_IRAM0_PID_ERROR_R","PRO_CPU_DISABLED_CACHE_IA_DRAM1_R","PRO_CPU_DISABLED_CACHE_IA_DRAM1_W","PRO_CPU_DISABLED_CACHE_IA_DROM0_R","PRO_CPU_DISABLED_CACHE_IA_DROM0_W","PRO_CPU_DISABLED_CACHE_IA_IRAM0_R","PRO_CPU_DISABLED_CACHE_IA_IRAM0_W","PRO_CPU_DISABLED_CACHE_IA_IRAM1_R","PRO_CPU_DISABLED_CACHE_IA_IRAM1_W","PRO_CPU_DISABLED_CACHE_IA_IROM0_R","PRO_CPU_DISABLED_CACHE_IA_IROM0_W","PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_R","PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_W","PRO_CPU_DISABLED_CACHE_IA_R","PRO_DCACHE_DBUG3_SPEC","PRO_MMU_RDATA_R","R","W","bits","borrow","borrow_mut","from","into","pro_cache_iram0_pid_error","pro_cpu_disabled_cache_ia","pro_cpu_disabled_cache_ia_dram1","pro_cpu_disabled_cache_ia_dram1","pro_cpu_disabled_cache_ia_drom0","pro_cpu_disabled_cache_ia_drom0","pro_cpu_disabled_cache_ia_iram0","pro_cpu_disabled_cache_ia_iram0","pro_cpu_disabled_cache_ia_iram1","pro_cpu_disabled_cache_ia_iram1","pro_cpu_disabled_cache_ia_irom0","pro_cpu_disabled_cache_ia_irom0","pro_cpu_disabled_cache_ia_opposite","pro_cpu_disabled_cache_ia_opposite","pro_mmu_rdata","try_from","try_into","type_id","PRO_DCACHE_DBUG4_SPEC","PRO_DRAM1ADDR0_IA_R","R","borrow","borrow_mut","from","into","pro_dram1addr0_ia","try_from","try_into","type_id","PRO_DCACHE_DBUG5_SPEC","PRO_DROM0ADDR0_IA_R","R","borrow","borrow_mut","from","into","pro_drom0addr0_ia","try_from","try_into","type_id","PRO_DCACHE_DBUG6_SPEC","PRO_IRAM0ADDR_IA_R","R","borrow","borrow_mut","from","into","pro_iram0addr_ia","try_from","try_into","type_id","PRO_DCACHE_DBUG7_SPEC","PRO_IRAM1ADDR_IA_R","R","borrow","borrow_mut","from","into","pro_iram1addr_ia","try_from","try_into","type_id","PRO_DCACHE_DBUG8_SPEC","PRO_IROM0ADDR_IA_R","R","borrow","borrow_mut","from","into","pro_irom0addr_ia","try_from","try_into","type_id","PRO_DCACHE_DBUG9_SPEC","PRO_OPSDRAMADDR_IA_R","R","borrow","borrow_mut","from","into","pro_opsdramaddr_ia","try_from","try_into","type_id","PRODPORT_APB_MASK0_R","PRODPORT_APB_MASK0_W","PRO_DPORT_APB_MASK0_SPEC","R","W","bits","borrow","borrow_mut","from","into","prodport_apb_mask0","prodport_apb_mask0","try_from","try_into","type_id","PRODPORT_APB_MASK1_R","PRODPORT_APB_MASK1_W","PRO_DPORT_APB_MASK1_SPEC","R","W","bits","borrow","borrow_mut","from","into","prodport_apb_mask1","prodport_apb_mask1","try_from","try_into","type_id","PRO_EFUSE_INT_MAP_R","PRO_EFUSE_INT_MAP_SPEC","PRO_EFUSE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_efuse_int_map","pro_efuse_int_map","try_from","try_into","type_id","PRO_EMAC_INT_MAP_R","PRO_EMAC_INT_MAP_SPEC","PRO_EMAC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_emac_int_map","pro_emac_int_map","try_from","try_into","type_id","PRO_GPIO_INTERRUPT_MAP_SPEC","PRO_GPIO_INTERRUPT_PRO_MAP_R","PRO_GPIO_INTERRUPT_PRO_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_gpio_interrupt_pro_map","pro_gpio_interrupt_pro_map","try_from","try_into","type_id","PRO_GPIO_INTERRUPT_NMI_MAP_SPEC","PRO_GPIO_INTERRUPT_PRO_NMI_MAP_R","PRO_GPIO_INTERRUPT_PRO_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_gpio_interrupt_pro_nmi_map","pro_gpio_interrupt_pro_nmi_map","try_from","try_into","type_id","PRO_I2C_EXT0_INTR_MAP_R","PRO_I2C_EXT0_INTR_MAP_SPEC","PRO_I2C_EXT0_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_i2c_ext0_intr_map","pro_i2c_ext0_intr_map","try_from","try_into","type_id","PRO_I2C_EXT1_INTR_MAP_R","PRO_I2C_EXT1_INTR_MAP_SPEC","PRO_I2C_EXT1_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_i2c_ext1_intr_map","pro_i2c_ext1_intr_map","try_from","try_into","type_id","PRO_I2S0_INT_MAP_R","PRO_I2S0_INT_MAP_SPEC","PRO_I2S0_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_i2s0_int_map","pro_i2s0_int_map","try_from","try_into","type_id","PRO_I2S1_INT_MAP_R","PRO_I2S1_INT_MAP_SPEC","PRO_I2S1_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_i2s1_int_map","pro_i2s1_int_map","try_from","try_into","type_id","PRO_INTR_STATUS_0_R","PRO_INTR_STATUS_0_SPEC","R","borrow","borrow_mut","from","into","pro_intr_status_0","try_from","try_into","type_id","PRO_INTR_STATUS_1_R","PRO_INTR_STATUS_1_SPEC","R","borrow","borrow_mut","from","into","pro_intr_status_1","try_from","try_into","type_id","PRO_INTR_STATUS_2_R","PRO_INTR_STATUS_2_SPEC","R","borrow","borrow_mut","from","into","pro_intr_status_2","try_from","try_into","type_id","PRO_INTRUSION_CTRL_SPEC","PRO_INTRUSION_RECORD_RESET_N_R","PRO_INTRUSION_RECORD_RESET_N_W","R","W","bits","borrow","borrow_mut","from","into","pro_intrusion_record_reset_n","pro_intrusion_record_reset_n","try_from","try_into","type_id","PRO_INTRUSION_RECORD_R","PRO_INTRUSION_STATUS_SPEC","R","borrow","borrow_mut","from","into","pro_intrusion_record","try_from","try_into","type_id","PRO_LEDC_INT_MAP_R","PRO_LEDC_INT_MAP_SPEC","PRO_LEDC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_ledc_int_map","pro_ledc_int_map","try_from","try_into","type_id","PRO_MAC_INTR_MAP_R","PRO_MAC_INTR_MAP_SPEC","PRO_MAC_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_mac_intr_map","pro_mac_intr_map","try_from","try_into","type_id","PRO_MAC_NMI_MAP_R","PRO_MAC_NMI_MAP_SPEC","PRO_MAC_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_mac_nmi_map","pro_mac_nmi_map","try_from","try_into","type_id","PRO_MMU_IA_INT_MAP_R","PRO_MMU_IA_INT_MAP_SPEC","PRO_MMU_IA_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_mmu_ia_int_map","pro_mmu_ia_int_map","try_from","try_into","type_id","PRO_MPU_IA_INT_MAP_R","PRO_MPU_IA_INT_MAP_SPEC","PRO_MPU_IA_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_mpu_ia_int_map","pro_mpu_ia_int_map","try_from","try_into","type_id","PRO_PCNT_INTR_MAP_R","PRO_PCNT_INTR_MAP_SPEC","PRO_PCNT_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pcnt_intr_map","pro_pcnt_intr_map","try_from","try_into","type_id","PRO_PWM0_INTR_MAP_R","PRO_PWM0_INTR_MAP_SPEC","PRO_PWM0_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pwm0_intr_map","pro_pwm0_intr_map","try_from","try_into","type_id","PRO_PWM1_INTR_MAP_R","PRO_PWM1_INTR_MAP_SPEC","PRO_PWM1_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pwm1_intr_map","pro_pwm1_intr_map","try_from","try_into","type_id","PRO_PWM2_INTR_MAP_R","PRO_PWM2_INTR_MAP_SPEC","PRO_PWM2_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pwm2_intr_map","pro_pwm2_intr_map","try_from","try_into","type_id","PRO_PWM3_INTR_MAP_R","PRO_PWM3_INTR_MAP_SPEC","PRO_PWM3_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_pwm3_intr_map","pro_pwm3_intr_map","try_from","try_into","type_id","PRO_RMT_INTR_MAP_R","PRO_RMT_INTR_MAP_SPEC","PRO_RMT_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rmt_intr_map","pro_rmt_intr_map","try_from","try_into","type_id","PRO_RSA_INTR_MAP_R","PRO_RSA_INTR_MAP_SPEC","PRO_RSA_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rsa_intr_map","pro_rsa_intr_map","try_from","try_into","type_id","PRO_RTC_CORE_INTR_MAP_R","PRO_RTC_CORE_INTR_MAP_SPEC","PRO_RTC_CORE_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rtc_core_intr_map","pro_rtc_core_intr_map","try_from","try_into","type_id","PRO_RWBLE_IRQ_MAP_R","PRO_RWBLE_IRQ_MAP_SPEC","PRO_RWBLE_IRQ_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rwble_irq_map","pro_rwble_irq_map","try_from","try_into","type_id","PRO_RWBLE_NMI_MAP_R","PRO_RWBLE_NMI_MAP_SPEC","PRO_RWBLE_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rwble_nmi_map","pro_rwble_nmi_map","try_from","try_into","type_id","PRO_RWBT_IRQ_MAP_R","PRO_RWBT_IRQ_MAP_SPEC","PRO_RWBT_IRQ_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rwbt_irq_map","pro_rwbt_irq_map","try_from","try_into","type_id","PRO_RWBT_NMI_MAP_R","PRO_RWBT_NMI_MAP_SPEC","PRO_RWBT_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_rwbt_nmi_map","pro_rwbt_nmi_map","try_from","try_into","type_id","PRO_SDIO_HOST_INTERRUPT_MAP_R","PRO_SDIO_HOST_INTERRUPT_MAP_SPEC","PRO_SDIO_HOST_INTERRUPT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_sdio_host_interrupt_map","pro_sdio_host_interrupt_map","try_from","try_into","type_id","PRO_SLC0_INTR_MAP_R","PRO_SLC0_INTR_MAP_SPEC","PRO_SLC0_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_slc0_intr_map","pro_slc0_intr_map","try_from","try_into","type_id","PRO_SLC1_INTR_MAP_R","PRO_SLC1_INTR_MAP_SPEC","PRO_SLC1_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_slc1_intr_map","pro_slc1_intr_map","try_from","try_into","type_id","PRO_SPI1_DMA_INT_MAP_R","PRO_SPI1_DMA_INT_MAP_SPEC","PRO_SPI1_DMA_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi1_dma_int_map","pro_spi1_dma_int_map","try_from","try_into","type_id","PRO_SPI2_DMA_INT_MAP_R","PRO_SPI2_DMA_INT_MAP_SPEC","PRO_SPI2_DMA_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi2_dma_int_map","pro_spi2_dma_int_map","try_from","try_into","type_id","PRO_SPI3_DMA_INT_MAP_R","PRO_SPI3_DMA_INT_MAP_SPEC","PRO_SPI3_DMA_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi3_dma_int_map","pro_spi3_dma_int_map","try_from","try_into","type_id","PRO_SPI_INTR_0_MAP_R","PRO_SPI_INTR_0_MAP_SPEC","PRO_SPI_INTR_0_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi_intr_0_map","pro_spi_intr_0_map","try_from","try_into","type_id","PRO_SPI_INTR_1_MAP_R","PRO_SPI_INTR_1_MAP_SPEC","PRO_SPI_INTR_1_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi_intr_1_map","pro_spi_intr_1_map","try_from","try_into","type_id","PRO_SPI_INTR_2_MAP_R","PRO_SPI_INTR_2_MAP_SPEC","PRO_SPI_INTR_2_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi_intr_2_map","pro_spi_intr_2_map","try_from","try_into","type_id","PRO_SPI_INTR_3_MAP_R","PRO_SPI_INTR_3_MAP_SPEC","PRO_SPI_INTR_3_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_spi_intr_3_map","pro_spi_intr_3_map","try_from","try_into","type_id","PRO_TG1_LACT_EDGE_INT_MAP_R","PRO_TG1_LACT_EDGE_INT_MAP_SPEC","PRO_TG1_LACT_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_lact_edge_int_map","pro_tg1_lact_edge_int_map","try_from","try_into","type_id","PRO_TG1_LACT_LEVEL_INT_MAP_R","PRO_TG1_LACT_LEVEL_INT_MAP_SPEC","PRO_TG1_LACT_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_lact_level_int_map","pro_tg1_lact_level_int_map","try_from","try_into","type_id","PRO_TG1_T0_EDGE_INT_MAP_R","PRO_TG1_T0_EDGE_INT_MAP_SPEC","PRO_TG1_T0_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_t0_edge_int_map","pro_tg1_t0_edge_int_map","try_from","try_into","type_id","PRO_TG1_T0_LEVEL_INT_MAP_R","PRO_TG1_T0_LEVEL_INT_MAP_SPEC","PRO_TG1_T0_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_t0_level_int_map","pro_tg1_t0_level_int_map","try_from","try_into","type_id","PRO_TG1_T1_EDGE_INT_MAP_R","PRO_TG1_T1_EDGE_INT_MAP_SPEC","PRO_TG1_T1_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_t1_edge_int_map","pro_tg1_t1_edge_int_map","try_from","try_into","type_id","PRO_TG1_T1_LEVEL_INT_MAP_R","PRO_TG1_T1_LEVEL_INT_MAP_SPEC","PRO_TG1_T1_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_t1_level_int_map","pro_tg1_t1_level_int_map","try_from","try_into","type_id","PRO_TG1_WDT_EDGE_INT_MAP_R","PRO_TG1_WDT_EDGE_INT_MAP_SPEC","PRO_TG1_WDT_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_wdt_edge_int_map","pro_tg1_wdt_edge_int_map","try_from","try_into","type_id","PRO_TG1_WDT_LEVEL_INT_MAP_R","PRO_TG1_WDT_LEVEL_INT_MAP_SPEC","PRO_TG1_WDT_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg1_wdt_level_int_map","pro_tg1_wdt_level_int_map","try_from","try_into","type_id","PRO_TG_LACT_EDGE_INT_MAP_R","PRO_TG_LACT_EDGE_INT_MAP_SPEC","PRO_TG_LACT_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_lact_edge_int_map","pro_tg_lact_edge_int_map","try_from","try_into","type_id","PRO_TG_LACT_LEVEL_INT_MAP_R","PRO_TG_LACT_LEVEL_INT_MAP_SPEC","PRO_TG_LACT_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_lact_level_int_map","pro_tg_lact_level_int_map","try_from","try_into","type_id","PRO_TG_T0_EDGE_INT_MAP_R","PRO_TG_T0_EDGE_INT_MAP_SPEC","PRO_TG_T0_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_t0_edge_int_map","pro_tg_t0_edge_int_map","try_from","try_into","type_id","PRO_TG_T0_LEVEL_INT_MAP_R","PRO_TG_T0_LEVEL_INT_MAP_SPEC","PRO_TG_T0_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_t0_level_int_map","pro_tg_t0_level_int_map","try_from","try_into","type_id","PRO_TG_T1_EDGE_INT_MAP_R","PRO_TG_T1_EDGE_INT_MAP_SPEC","PRO_TG_T1_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_t1_edge_int_map","pro_tg_t1_edge_int_map","try_from","try_into","type_id","PRO_TG_T1_LEVEL_INT_MAP_R","PRO_TG_T1_LEVEL_INT_MAP_SPEC","PRO_TG_T1_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_t1_level_int_map","pro_tg_t1_level_int_map","try_from","try_into","type_id","PRO_TG_WDT_EDGE_INT_MAP_R","PRO_TG_WDT_EDGE_INT_MAP_SPEC","PRO_TG_WDT_EDGE_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_wdt_edge_int_map","pro_tg_wdt_edge_int_map","try_from","try_into","type_id","PRO_TG_WDT_LEVEL_INT_MAP_R","PRO_TG_WDT_LEVEL_INT_MAP_SPEC","PRO_TG_WDT_LEVEL_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_tg_wdt_level_int_map","pro_tg_wdt_level_int_map","try_from","try_into","type_id","PRO_TIMER_INT1_MAP_R","PRO_TIMER_INT1_MAP_SPEC","PRO_TIMER_INT1_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_timer_int1_map","pro_timer_int1_map","try_from","try_into","type_id","PRO_TIMER_INT2_MAP_R","PRO_TIMER_INT2_MAP_SPEC","PRO_TIMER_INT2_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_timer_int2_map","pro_timer_int2_map","try_from","try_into","type_id","PRO_TRACEMEM_ENA_R","PRO_TRACEMEM_ENA_SPEC","PRO_TRACEMEM_ENA_W","R","W","bits","borrow","borrow_mut","from","into","pro_tracemem_ena","pro_tracemem_ena","try_from","try_into","type_id","PRO_UART1_INTR_MAP_R","PRO_UART1_INTR_MAP_SPEC","PRO_UART1_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_uart1_intr_map","pro_uart1_intr_map","try_from","try_into","type_id","PRO_UART2_INTR_MAP_R","PRO_UART2_INTR_MAP_SPEC","PRO_UART2_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_uart2_intr_map","pro_uart2_intr_map","try_from","try_into","type_id","PRO_UART_INTR_MAP_R","PRO_UART_INTR_MAP_SPEC","PRO_UART_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_uart_intr_map","pro_uart_intr_map","try_from","try_into","type_id","PRO_UHCI0_INTR_MAP_R","PRO_UHCI0_INTR_MAP_SPEC","PRO_UHCI0_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_uhci0_intr_map","pro_uhci0_intr_map","try_from","try_into","type_id","PRO_UHCI1_INTR_MAP_R","PRO_UHCI1_INTR_MAP_SPEC","PRO_UHCI1_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_uhci1_intr_map","pro_uhci1_intr_map","try_from","try_into","type_id","PRO_OUT_VECBASE_SEL_R","PRO_OUT_VECBASE_SEL_W","PRO_VECBASE_CTRL_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_out_vecbase_sel","pro_out_vecbase_sel","try_from","try_into","type_id","PRO_OUT_VECBASE_R","PRO_OUT_VECBASE_W","PRO_VECBASE_SET_SPEC","R","W","bits","borrow","borrow_mut","from","into","pro_out_vecbase","pro_out_vecbase","try_from","try_into","type_id","PRO_WDG_INT_MAP_R","PRO_WDG_INT_MAP_SPEC","PRO_WDG_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pro_wdg_int_map","pro_wdg_int_map","try_from","try_into","type_id","APP_ROM_FO_R","APP_ROM_FO_W","PRO_ROM_FO_R","PRO_ROM_FO_W","R","ROM_FO_CTRL_SPEC","SHARE_ROM_FO_R","SHARE_ROM_FO_W","W","app_rom_fo","app_rom_fo","bits","borrow","borrow_mut","from","into","pro_rom_fo","pro_rom_fo","share_rom_fo","share_rom_fo","try_from","try_into","type_id","APP_ROM_MPU_ENA_R","APP_ROM_MPU_ENA_W","PRO_ROM_MPU_ENA_R","PRO_ROM_MPU_ENA_W","R","ROM_MPU_ENA_SPEC","SHARE_ROM_MPU_ENA_R","SHARE_ROM_MPU_ENA_W","W","app_rom_mpu_ena","app_rom_mpu_ena","bits","borrow","borrow_mut","from","into","pro_rom_mpu_ena","pro_rom_mpu_ena","share_rom_mpu_ena","share_rom_mpu_ena","try_from","try_into","type_id","R","ROM_MPU_TABLE0_R","ROM_MPU_TABLE0_SPEC","ROM_MPU_TABLE0_W","W","bits","borrow","borrow_mut","from","into","rom_mpu_table0","rom_mpu_table0","try_from","try_into","type_id","R","ROM_MPU_TABLE1_R","ROM_MPU_TABLE1_SPEC","ROM_MPU_TABLE1_W","W","bits","borrow","borrow_mut","from","into","rom_mpu_table1","rom_mpu_table1","try_from","try_into","type_id","R","ROM_MPU_TABLE2_R","ROM_MPU_TABLE2_SPEC","ROM_MPU_TABLE2_W","W","bits","borrow","borrow_mut","from","into","rom_mpu_table2","rom_mpu_table2","try_from","try_into","type_id","R","ROM_MPU_TABLE3_R","ROM_MPU_TABLE3_SPEC","ROM_MPU_TABLE3_W","W","bits","borrow","borrow_mut","from","into","rom_mpu_table3","rom_mpu_table3","try_from","try_into","type_id","APP_ROM_PD_R","APP_ROM_PD_W","PRO_ROM_PD_R","PRO_ROM_PD_W","R","ROM_PD_CTRL_SPEC","SHARE_ROM_PD_R","SHARE_ROM_PD_W","W","app_rom_pd","app_rom_pd","bits","borrow","borrow_mut","from","into","pro_rom_pd","pro_rom_pd","share_rom_pd","share_rom_pd","try_from","try_into","type_id","R","RSA_PD_CTRL_SPEC","RSA_PD_R","RSA_PD_W","W","bits","borrow","borrow_mut","from","into","rsa_pd","rsa_pd","try_from","try_into","type_id","R","SECURE_BOOT_CTRL_SPEC","SW_BOOTLOADER_SEL_R","SW_BOOTLOADER_SEL_W","W","bits","borrow","borrow_mut","from","into","sw_bootloader_sel","sw_bootloader_sel","try_from","try_into","type_id","R","SHROM_MPU_TABLE0_R","SHROM_MPU_TABLE0_SPEC","SHROM_MPU_TABLE0_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table0","shrom_mpu_table0","try_from","try_into","type_id","R","SHROM_MPU_TABLE1_R","SHROM_MPU_TABLE1_SPEC","SHROM_MPU_TABLE1_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table1","shrom_mpu_table1","try_from","try_into","type_id","R","SHROM_MPU_TABLE10_R","SHROM_MPU_TABLE10_SPEC","SHROM_MPU_TABLE10_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table10","shrom_mpu_table10","try_from","try_into","type_id","R","SHROM_MPU_TABLE11_R","SHROM_MPU_TABLE11_SPEC","SHROM_MPU_TABLE11_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table11","shrom_mpu_table11","try_from","try_into","type_id","R","SHROM_MPU_TABLE12_R","SHROM_MPU_TABLE12_SPEC","SHROM_MPU_TABLE12_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table12","shrom_mpu_table12","try_from","try_into","type_id","R","SHROM_MPU_TABLE13_R","SHROM_MPU_TABLE13_SPEC","SHROM_MPU_TABLE13_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table13","shrom_mpu_table13","try_from","try_into","type_id","R","SHROM_MPU_TABLE14_R","SHROM_MPU_TABLE14_SPEC","SHROM_MPU_TABLE14_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table14","shrom_mpu_table14","try_from","try_into","type_id","R","SHROM_MPU_TABLE15_R","SHROM_MPU_TABLE15_SPEC","SHROM_MPU_TABLE15_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table15","shrom_mpu_table15","try_from","try_into","type_id","R","SHROM_MPU_TABLE16_R","SHROM_MPU_TABLE16_SPEC","SHROM_MPU_TABLE16_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table16","shrom_mpu_table16","try_from","try_into","type_id","R","SHROM_MPU_TABLE17_R","SHROM_MPU_TABLE17_SPEC","SHROM_MPU_TABLE17_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table17","shrom_mpu_table17","try_from","try_into","type_id","R","SHROM_MPU_TABLE18_R","SHROM_MPU_TABLE18_SPEC","SHROM_MPU_TABLE18_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table18","shrom_mpu_table18","try_from","try_into","type_id","R","SHROM_MPU_TABLE19_R","SHROM_MPU_TABLE19_SPEC","SHROM_MPU_TABLE19_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table19","shrom_mpu_table19","try_from","try_into","type_id","R","SHROM_MPU_TABLE2_R","SHROM_MPU_TABLE2_SPEC","SHROM_MPU_TABLE2_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table2","shrom_mpu_table2","try_from","try_into","type_id","R","SHROM_MPU_TABLE20_R","SHROM_MPU_TABLE20_SPEC","SHROM_MPU_TABLE20_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table20","shrom_mpu_table20","try_from","try_into","type_id","R","SHROM_MPU_TABLE21_R","SHROM_MPU_TABLE21_SPEC","SHROM_MPU_TABLE21_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table21","shrom_mpu_table21","try_from","try_into","type_id","R","SHROM_MPU_TABLE22_R","SHROM_MPU_TABLE22_SPEC","SHROM_MPU_TABLE22_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table22","shrom_mpu_table22","try_from","try_into","type_id","R","SHROM_MPU_TABLE23_R","SHROM_MPU_TABLE23_SPEC","SHROM_MPU_TABLE23_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table23","shrom_mpu_table23","try_from","try_into","type_id","R","SHROM_MPU_TABLE3_R","SHROM_MPU_TABLE3_SPEC","SHROM_MPU_TABLE3_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table3","shrom_mpu_table3","try_from","try_into","type_id","R","SHROM_MPU_TABLE4_R","SHROM_MPU_TABLE4_SPEC","SHROM_MPU_TABLE4_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table4","shrom_mpu_table4","try_from","try_into","type_id","R","SHROM_MPU_TABLE5_R","SHROM_MPU_TABLE5_SPEC","SHROM_MPU_TABLE5_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table5","shrom_mpu_table5","try_from","try_into","type_id","R","SHROM_MPU_TABLE6_R","SHROM_MPU_TABLE6_SPEC","SHROM_MPU_TABLE6_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table6","shrom_mpu_table6","try_from","try_into","type_id","R","SHROM_MPU_TABLE7_R","SHROM_MPU_TABLE7_SPEC","SHROM_MPU_TABLE7_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table7","shrom_mpu_table7","try_from","try_into","type_id","R","SHROM_MPU_TABLE8_R","SHROM_MPU_TABLE8_SPEC","SHROM_MPU_TABLE8_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table8","shrom_mpu_table8","try_from","try_into","type_id","R","SHROM_MPU_TABLE9_R","SHROM_MPU_TABLE9_SPEC","SHROM_MPU_TABLE9_W","W","bits","borrow","borrow_mut","from","into","shrom_mpu_table9","shrom_mpu_table9","try_from","try_into","type_id","R","SLAVE_SPI_CONFIG_SPEC","SLAVE_SPI_MASK_APP_R","SLAVE_SPI_MASK_APP_W","SLAVE_SPI_MASK_PRO_R","SLAVE_SPI_MASK_PRO_W","SPI_DECRYPT_ENABLE_R","SPI_DECRYPT_ENABLE_W","SPI_ENCRYPT_ENABLE_R","SPI_ENCRYPT_ENABLE_W","W","bits","borrow","borrow_mut","from","into","slave_spi_mask_app","slave_spi_mask_app","slave_spi_mask_pro","slave_spi_mask_pro","spi_decrypt_enable","spi_decrypt_enable","spi_encrypt_enable","spi_encrypt_enable","try_from","try_into","type_id","R","SPI1_DMA_CHAN_SEL_R","SPI1_DMA_CHAN_SEL_W","SPI2_DMA_CHAN_SEL_R","SPI2_DMA_CHAN_SEL_W","SPI3_DMA_CHAN_SEL_R","SPI3_DMA_CHAN_SEL_W","SPI_DMA_CHAN_SEL_SPEC","W","bits","borrow","borrow_mut","from","into","spi1_dma_chan_sel","spi1_dma_chan_sel","spi2_dma_chan_sel","spi2_dma_chan_sel","spi3_dma_chan_sel","spi3_dma_chan_sel","try_from","try_into","type_id","R","SRAM_FO_0_R","SRAM_FO_0_W","SRAM_FO_CTRL_0_SPEC","W","bits","borrow","borrow_mut","from","into","sram_fo_0","sram_fo_0","try_from","try_into","type_id","R","SRAM_FO_1_R","SRAM_FO_1_W","SRAM_FO_CTRL_1_SPEC","W","bits","borrow","borrow_mut","from","into","sram_fo_1","sram_fo_1","try_from","try_into","type_id","R","SRAM_PD_0_R","SRAM_PD_0_W","SRAM_PD_CTRL_0_SPEC","W","bits","borrow","borrow_mut","from","into","sram_pd_0","sram_pd_0","try_from","try_into","type_id","R","SRAM_PD_1_R","SRAM_PD_1_W","SRAM_PD_CTRL_1_SPEC","W","bits","borrow","borrow_mut","from","into","sram_pd_1","sram_pd_1","try_from","try_into","type_id","APP_CACHE_TAG_FORCE_ON_R","APP_CACHE_TAG_FORCE_ON_W","APP_CACHE_TAG_PD_R","APP_CACHE_TAG_PD_W","PRO_CACHE_TAG_FORCE_ON_R","PRO_CACHE_TAG_FORCE_ON_W","PRO_CACHE_TAG_PD_R","PRO_CACHE_TAG_PD_W","R","TAG_FO_CTRL_SPEC","W","app_cache_tag_force_on","app_cache_tag_force_on","app_cache_tag_pd","app_cache_tag_pd","bits","borrow","borrow_mut","from","into","pro_cache_tag_force_on","pro_cache_tag_force_on","pro_cache_tag_pd","pro_cache_tag_pd","try_from","try_into","type_id","R","TRACEMEM_MUX_MODE_R","TRACEMEM_MUX_MODE_SPEC","TRACEMEM_MUX_MODE_W","W","bits","borrow","borrow_mut","from","into","tracemem_mux_mode","tracemem_mux_mode","try_from","try_into","type_id","R","W","WIFI_BB_CFG_R","WIFI_BB_CFG_SPEC","WIFI_BB_CFG_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_cfg","wifi_bb_cfg","R","W","WIFI_BB_CFG_2_R","WIFI_BB_CFG_2_SPEC","WIFI_BB_CFG_2_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_cfg_2","wifi_bb_cfg_2","R","W","WIFI_CLK_BT_EN_R","WIFI_CLK_BT_EN_W","WIFI_CLK_EN_R","WIFI_CLK_EN_SPEC","WIFI_CLK_EN_W","WIFI_CLK_WIFI_BT_COMMON_R","WIFI_CLK_WIFI_BT_COMMON_W","WIFI_CLK_WIFI_EN_R","WIFI_CLK_WIFI_EN_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_clk_bt_en","wifi_clk_bt_en","wifi_clk_en","wifi_clk_en","wifi_clk_wifi_bt_common","wifi_clk_wifi_bt_common","wifi_clk_wifi_en","wifi_clk_wifi_en","BLK0_RDATA0","BLK0_RDATA1","BLK0_RDATA2","BLK0_RDATA3","BLK0_RDATA4","BLK0_RDATA5","BLK0_RDATA6","BLK0_WDATA0","BLK0_WDATA1","BLK0_WDATA2","BLK0_WDATA3","BLK0_WDATA4","BLK0_WDATA5","BLK0_WDATA6","BLK1_RDATA0","BLK1_RDATA1","BLK1_RDATA2","BLK1_RDATA3","BLK1_RDATA4","BLK1_RDATA5","BLK1_RDATA6","BLK1_RDATA7","BLK1_WDATA0","BLK1_WDATA1","BLK1_WDATA2","BLK1_WDATA3","BLK1_WDATA4","BLK1_WDATA5","BLK1_WDATA6","BLK1_WDATA7","BLK2_RDATA0","BLK2_RDATA1","BLK2_RDATA2","BLK2_RDATA3","BLK2_RDATA4","BLK2_RDATA5","BLK2_RDATA6","BLK2_RDATA7","BLK2_WDATA0","BLK2_WDATA1","BLK2_WDATA2","BLK2_WDATA3","BLK2_WDATA4","BLK2_WDATA5","BLK2_WDATA6","BLK2_WDATA7","BLK3_RDATA0","BLK3_RDATA1","BLK3_RDATA2","BLK3_RDATA3","BLK3_RDATA4","BLK3_RDATA5","BLK3_RDATA6","BLK3_RDATA7","BLK3_WDATA0","BLK3_WDATA1","BLK3_WDATA2","BLK3_WDATA3","BLK3_WDATA4","BLK3_WDATA5","BLK3_WDATA6","BLK3_WDATA7","CLK","CMD","CONF","DAC_CONF","DATE","DEC_STATUS","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","STATUS","blk0_rdata0","blk0_rdata0","blk0_rdata1","blk0_rdata1","blk0_rdata2","blk0_rdata2","blk0_rdata3","blk0_rdata3","blk0_rdata4","blk0_rdata4","blk0_rdata5","blk0_rdata5","blk0_rdata6","blk0_rdata6","blk0_wdata0","blk0_wdata0","blk0_wdata1","blk0_wdata1","blk0_wdata2","blk0_wdata2","blk0_wdata3","blk0_wdata3","blk0_wdata4","blk0_wdata4","blk0_wdata5","blk0_wdata5","blk0_wdata6","blk0_wdata6","blk1_rdata0","blk1_rdata0","blk1_rdata1","blk1_rdata1","blk1_rdata2","blk1_rdata2","blk1_rdata3","blk1_rdata3","blk1_rdata4","blk1_rdata4","blk1_rdata5","blk1_rdata5","blk1_rdata6","blk1_rdata6","blk1_rdata7","blk1_rdata7","blk1_wdata0","blk1_wdata0","blk1_wdata1","blk1_wdata1","blk1_wdata2","blk1_wdata2","blk1_wdata3","blk1_wdata3","blk1_wdata4","blk1_wdata4","blk1_wdata5","blk1_wdata5","blk1_wdata6","blk1_wdata6","blk1_wdata7","blk1_wdata7","blk2_rdata0","blk2_rdata0","blk2_rdata1","blk2_rdata1","blk2_rdata2","blk2_rdata2","blk2_rdata3","blk2_rdata3","blk2_rdata4","blk2_rdata4","blk2_rdata5","blk2_rdata5","blk2_rdata6","blk2_rdata6","blk2_rdata7","blk2_rdata7","blk2_wdata0","blk2_wdata0","blk2_wdata1","blk2_wdata1","blk2_wdata2","blk2_wdata2","blk2_wdata3","blk2_wdata3","blk2_wdata4","blk2_wdata4","blk2_wdata5","blk2_wdata5","blk2_wdata6","blk2_wdata6","blk2_wdata7","blk2_wdata7","blk3_rdata0","blk3_rdata0","blk3_rdata1","blk3_rdata1","blk3_rdata2","blk3_rdata2","blk3_rdata3","blk3_rdata3","blk3_rdata4","blk3_rdata4","blk3_rdata5","blk3_rdata5","blk3_rdata6","blk3_rdata6","blk3_rdata7","blk3_rdata7","blk3_wdata0","blk3_wdata0","blk3_wdata1","blk3_wdata1","blk3_wdata2","blk3_wdata2","blk3_wdata3","blk3_wdata3","blk3_wdata4","blk3_wdata4","blk3_wdata5","blk3_wdata5","blk3_wdata6","blk3_wdata6","blk3_wdata7","blk3_wdata7","borrow","borrow_mut","clk","clk","cmd","cmd","conf","conf","dac_conf","dac_conf","date","date","dec_status","dec_status","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","status","status","try_from","try_into","type_id","BLK0_RDATA0_SPEC","R","RD_EFUSE_RD_DIS_R","RD_EFUSE_WR_DIS_R","RD_FLASH_CRYPT_CNT_R","RD_UART_DOWNLOAD_DIS_R","RESERVED_0_28_R","borrow","borrow_mut","from","into","rd_efuse_rd_dis","rd_efuse_wr_dis","rd_flash_crypt_cnt","rd_uart_download_dis","reserved_0_28","try_from","try_into","type_id","BLK0_RDATA1_SPEC","R","RD_MAC_R","borrow","borrow_mut","from","into","rd_mac","try_from","try_into","type_id","BLK0_RDATA2_SPEC","R","RD_MAC_1_R","RD_MAC_CRC_R","RD_RESERVE_0_88_R","RD_RESERVE_0_88_W","W","bits","borrow","borrow_mut","from","into","rd_mac_1","rd_mac_crc","rd_reserve_0_88","rd_reserve_0_88","try_from","try_into","type_id","BLK0_RDATA3_SPEC","R","RD_BLK3_PART_RESERVE_R","RD_BLK3_PART_RESERVE_W","RD_CHIP_CPU_FREQ_LOW_R","RD_CHIP_CPU_FREQ_LOW_W","RD_CHIP_CPU_FREQ_RATED_R","RD_CHIP_CPU_FREQ_RATED_W","RD_CHIP_PACKAGE_4BIT_R","RD_CHIP_PACKAGE_R","RD_CHIP_PACKAGE_W","RD_CHIP_VER_REV1_R","RD_CHIP_VER_REV1_W","RD_DISABLE_APP_CPU_R","RD_DISABLE_BT_R","RD_DIS_CACHE_R","RD_RESERVE_0_112_R","RD_RESERVE_0_112_W","RD_SPI_PAD_CONFIG_HD_R","W","bits","borrow","borrow_mut","from","into","rd_blk3_part_reserve","rd_blk3_part_reserve","rd_chip_cpu_freq_low","rd_chip_cpu_freq_low","rd_chip_cpu_freq_rated","rd_chip_cpu_freq_rated","rd_chip_package","rd_chip_package","rd_chip_package_4bit","rd_chip_ver_rev1","rd_chip_ver_rev1","rd_dis_cache","rd_disable_app_cpu","rd_disable_bt","rd_reserve_0_112","rd_reserve_0_112","rd_spi_pad_config_hd","try_from","try_into","type_id","BLK0_RDATA4_SPEC","R","RD_ADC_VREF_R","RD_ADC_VREF_W","RD_CLK8M_FREQ_R","RD_RESERVE_0_141_R","RD_RESERVE_0_141_W","RD_RESERVE_0_145_R","RD_RESERVE_0_145_W","RD_XPD_SDIO_FORCE_R","RD_XPD_SDIO_R","RD_XPD_SDIO_TIEH_R","W","bits","borrow","borrow_mut","from","into","rd_adc_vref","rd_adc_vref","rd_clk8m_freq","rd_reserve_0_141","rd_reserve_0_141","rd_reserve_0_145","rd_reserve_0_145","rd_xpd_sdio","rd_xpd_sdio_force","rd_xpd_sdio_tieh","try_from","try_into","type_id","BLK0_RDATA5_SPEC","R","RD_CHIP_VER_REV2_R","RD_FLASH_CRYPT_CONFIG_R","RD_RESERVE_0_181_R","RD_RESERVE_0_181_W","RD_RESERVE_0_186_R","RD_RESERVE_0_186_W","RD_SPI_PAD_CONFIG_CLK_R","RD_SPI_PAD_CONFIG_CS0_R","RD_SPI_PAD_CONFIG_D_R","RD_SPI_PAD_CONFIG_Q_R","RD_VOL_LEVEL_HP_INV_R","RD_WAFER_VERSION_MINOR_R","W","bits","borrow","borrow_mut","from","into","rd_chip_ver_rev2","rd_flash_crypt_config","rd_reserve_0_181","rd_reserve_0_181","rd_reserve_0_186","rd_reserve_0_186","rd_spi_pad_config_clk","rd_spi_pad_config_cs0","rd_spi_pad_config_d","rd_spi_pad_config_q","rd_vol_level_hp_inv","rd_wafer_version_minor","try_from","try_into","type_id","BLK0_RDATA6_SPEC","R","RD_ABS_DONE_0_R","RD_ABS_DONE_1_R","RD_CODING_SCHEME_R","RD_CONSOLE_DEBUG_DISABLE_R","RD_DISABLE_DL_CACHE_R","RD_DISABLE_DL_DECRYPT_R","RD_DISABLE_DL_ENCRYPT_R","RD_DISABLE_SDIO_HOST_R","RD_JTAG_DISABLE_R","RD_KEY_STATUS_R","RD_RESERVE_0_203_R","RD_RESERVE_0_203_W","W","bits","borrow","borrow_mut","from","into","rd_abs_done_0","rd_abs_done_1","rd_coding_scheme","rd_console_debug_disable","rd_disable_dl_cache","rd_disable_dl_decrypt","rd_disable_dl_encrypt","rd_disable_sdio_host","rd_jtag_disable","rd_key_status","rd_reserve_0_203","rd_reserve_0_203","try_from","try_into","type_id","BLK0_WDATA0_SPEC","FLASH_CRYPT_CNT_R","FLASH_CRYPT_CNT_W","R","RD_DIS_R","RD_DIS_W","W","WR_DIS_R","WR_DIS_W","bits","borrow","borrow_mut","flash_crypt_cnt","flash_crypt_cnt","from","into","rd_dis","rd_dis","try_from","try_into","type_id","wr_dis","wr_dis","BLK0_WDATA1_SPEC","R","W","WIFI_MAC_CRC_LOW_R","WIFI_MAC_CRC_LOW_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_mac_crc_low","wifi_mac_crc_low","BLK0_WDATA2_SPEC","R","W","WIFI_MAC_CRC_HIGH_R","WIFI_MAC_CRC_HIGH_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_mac_crc_high","wifi_mac_crc_high","BLK0_WDATA3_SPEC","BLK3_PART_RESERVE_R","BLK3_PART_RESERVE_W","CHIP_CPU_FREQ_LOW_R","CHIP_CPU_FREQ_LOW_W","CHIP_CPU_FREQ_RATED_R","CHIP_CPU_FREQ_RATED_W","CHIP_PACKAGE_4BIT_R","CHIP_PACKAGE_R","CHIP_PACKAGE_W","CHIP_VER_REV1_R","CHIP_VER_REV1_W","DISABLE_APP_CPU_R","DISABLE_BT_R","DIS_CACHE_R","R","RESERVE_0_112_R","RESERVE_0_112_W","SPI_PAD_CONFIG_HD_R","W","bits","blk3_part_reserve","blk3_part_reserve","borrow","borrow_mut","chip_cpu_freq_low","chip_cpu_freq_low","chip_cpu_freq_rated","chip_cpu_freq_rated","chip_package","chip_package","chip_package_4bit","chip_ver_rev1","chip_ver_rev1","dis_cache","disable_app_cpu","disable_bt","from","into","reserve_0_112","reserve_0_112","spi_pad_config_hd","try_from","try_into","type_id","ADC_VREF_R","ADC_VREF_W","BLK0_WDATA4_SPEC","CLK8M_FREQ_R","R","RESERVE_0_141_R","RESERVE_0_141_W","RESERVE_0_145_R","RESERVE_0_145_W","W","XPD_SDIO_FORCE_R","XPD_SDIO_R","XPD_SDIO_TIEH_R","adc_vref","adc_vref","bits","borrow","borrow_mut","clk8m_freq","from","into","reserve_0_141","reserve_0_141","reserve_0_145","reserve_0_145","try_from","try_into","type_id","xpd_sdio","xpd_sdio_force","xpd_sdio_tieh","BLK0_WDATA5_SPEC","CHIP_VER_REV2_R","FLASH_CRYPT_CONFIG_R","R","RESERVE_0_181_R","RESERVE_0_181_W","RESERVE_0_186_R","RESERVE_0_186_W","SPI_PAD_CONFIG_CLK_R","SPI_PAD_CONFIG_CS0_R","SPI_PAD_CONFIG_D_R","SPI_PAD_CONFIG_Q_R","VOL_LEVEL_HP_INV_R","W","WAFER_VERSION_MINOR_R","bits","borrow","borrow_mut","chip_ver_rev2","flash_crypt_config","from","into","reserve_0_181","reserve_0_181","reserve_0_186","reserve_0_186","spi_pad_config_clk","spi_pad_config_cs0","spi_pad_config_d","spi_pad_config_q","try_from","try_into","type_id","vol_level_hp_inv","wafer_version_minor","ABS_DONE_0_R","ABS_DONE_0_W","ABS_DONE_1_R","ABS_DONE_1_W","BLK0_WDATA6_SPEC","CODING_SCHEME_R","CODING_SCHEME_W","CONSOLE_DEBUG_DISABLE_R","CONSOLE_DEBUG_DISABLE_W","DISABLE_DL_CACHE_R","DISABLE_DL_CACHE_W","DISABLE_DL_DECRYPT_R","DISABLE_DL_DECRYPT_W","DISABLE_DL_ENCRYPT_R","DISABLE_DL_ENCRYPT_W","DISABLE_JTAG_R","DISABLE_JTAG_W","DISABLE_SDIO_HOST_R","DISABLE_SDIO_HOST_W","KEY_STATUS_R","KEY_STATUS_W","R","W","abs_done_0","abs_done_0","abs_done_1","abs_done_1","bits","borrow","borrow_mut","coding_scheme","coding_scheme","console_debug_disable","console_debug_disable","disable_dl_cache","disable_dl_cache","disable_dl_decrypt","disable_dl_decrypt","disable_dl_encrypt","disable_dl_encrypt","disable_jtag","disable_jtag","disable_sdio_host","disable_sdio_host","from","into","key_status","key_status","try_from","try_into","type_id","BLK1_RDATA0_SPEC","R","RD_BLOCK1_R","borrow","borrow_mut","from","into","rd_block1","try_from","try_into","type_id","BLK1_RDATA1_SPEC","R","RD_BLOCK1_1_R","borrow","borrow_mut","from","into","rd_block1_1","try_from","try_into","type_id","BLK1_RDATA2_SPEC","R","RD_BLOCK1_2_R","borrow","borrow_mut","from","into","rd_block1_2","try_from","try_into","type_id","BLK1_RDATA3_SPEC","R","RD_BLOCK1_3_R","borrow","borrow_mut","from","into","rd_block1_3","try_from","try_into","type_id","BLK1_RDATA4_SPEC","R","RD_BLOCK1_4_R","borrow","borrow_mut","from","into","rd_block1_4","try_from","try_into","type_id","BLK1_RDATA5_SPEC","R","RD_BLOCK1_5_R","borrow","borrow_mut","from","into","rd_block1_5","try_from","try_into","type_id","BLK1_RDATA6_SPEC","R","RD_BLOCK1_6_R","borrow","borrow_mut","from","into","rd_block1_6","try_from","try_into","type_id","BLK1_RDATA7_SPEC","R","RD_BLOCK1_7_R","borrow","borrow_mut","from","into","rd_block1_7","try_from","try_into","type_id","BLK1_DIN0_R","BLK1_DIN0_W","BLK1_WDATA0_SPEC","R","W","bits","blk1_din0","blk1_din0","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK1_DIN1_R","BLK1_DIN1_W","BLK1_WDATA1_SPEC","R","W","bits","blk1_din1","blk1_din1","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK1_DIN2_R","BLK1_DIN2_W","BLK1_WDATA2_SPEC","R","W","bits","blk1_din2","blk1_din2","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK1_DIN3_R","BLK1_DIN3_W","BLK1_WDATA3_SPEC","R","W","bits","blk1_din3","blk1_din3","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK1_DIN4_R","BLK1_DIN4_W","BLK1_WDATA4_SPEC","R","W","bits","blk1_din4","blk1_din4","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK1_DIN5_R","BLK1_DIN5_W","BLK1_WDATA5_SPEC","R","W","bits","blk1_din5","blk1_din5","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK1_DIN6_R","BLK1_DIN6_W","BLK1_WDATA6_SPEC","R","W","bits","blk1_din6","blk1_din6","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK1_DIN7_R","BLK1_DIN7_W","BLK1_WDATA7_SPEC","R","W","bits","blk1_din7","blk1_din7","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_RDATA0_SPEC","R","RD_BLOCK2_R","borrow","borrow_mut","from","into","rd_block2","try_from","try_into","type_id","BLK2_RDATA1_SPEC","R","RD_BLOCK2_1_R","borrow","borrow_mut","from","into","rd_block2_1","try_from","try_into","type_id","BLK2_RDATA2_SPEC","R","RD_BLOCK2_2_R","borrow","borrow_mut","from","into","rd_block2_2","try_from","try_into","type_id","BLK2_RDATA3_SPEC","R","RD_BLOCK2_3_R","borrow","borrow_mut","from","into","rd_block2_3","try_from","try_into","type_id","BLK2_RDATA4_SPEC","R","RD_BLOCK2_4_R","borrow","borrow_mut","from","into","rd_block2_4","try_from","try_into","type_id","BLK2_RDATA5_SPEC","R","RD_BLOCK2_5_R","borrow","borrow_mut","from","into","rd_block2_5","try_from","try_into","type_id","BLK2_RDATA6_SPEC","R","RD_BLOCK2_6_R","borrow","borrow_mut","from","into","rd_block2_6","try_from","try_into","type_id","BLK2_RDATA7_SPEC","R","RD_BLOCK2_7_R","borrow","borrow_mut","from","into","rd_block2_7","try_from","try_into","type_id","BLK2_DIN0_R","BLK2_DIN0_W","BLK2_WDATA0_SPEC","R","W","bits","blk2_din0","blk2_din0","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_DIN1_R","BLK2_DIN1_W","BLK2_WDATA1_SPEC","R","W","bits","blk2_din1","blk2_din1","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_DIN2_R","BLK2_DIN2_W","BLK2_WDATA2_SPEC","R","W","bits","blk2_din2","blk2_din2","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_DIN3_R","BLK2_DIN3_W","BLK2_WDATA3_SPEC","R","W","bits","blk2_din3","blk2_din3","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_DIN4_R","BLK2_DIN4_W","BLK2_WDATA4_SPEC","R","W","bits","blk2_din4","blk2_din4","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_DIN5_R","BLK2_DIN5_W","BLK2_WDATA5_SPEC","R","W","bits","blk2_din5","blk2_din5","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_DIN6_R","BLK2_DIN6_W","BLK2_WDATA6_SPEC","R","W","bits","blk2_din6","blk2_din6","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_DIN7_R","BLK2_DIN7_W","BLK2_WDATA7_SPEC","R","W","bits","blk2_din7","blk2_din7","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_RDATA0_SPEC","R","RD_CUSTOM_MAC_CRC_R","RD_CUSTOM_MAC_R","borrow","borrow_mut","from","into","rd_custom_mac","rd_custom_mac_crc","try_from","try_into","type_id","BLK3_RDATA1_SPEC","R","RD_CUSTOM_MAC_1_R","RESERVED_3_56_R","borrow","borrow_mut","from","into","rd_custom_mac_1","reserved_3_56","try_from","try_into","type_id","BLK3_RDATA2_SPEC","R","RD_BLK3_RESERVED_2_R","borrow","borrow_mut","from","into","rd_blk3_reserved_2","try_from","try_into","type_id","BLK3_RDATA3_SPEC","R","RD_ADC1_TP_HIGH_R","RD_ADC1_TP_HIGH_W","RD_ADC1_TP_LOW_R","RD_ADC1_TP_LOW_W","RD_ADC2_TP_HIGH_R","RD_ADC2_TP_HIGH_W","RD_ADC2_TP_LOW_R","RD_ADC2_TP_LOW_W","W","bits","borrow","borrow_mut","from","into","rd_adc1_tp_high","rd_adc1_tp_high","rd_adc1_tp_low","rd_adc1_tp_low","rd_adc2_tp_high","rd_adc2_tp_high","rd_adc2_tp_low","rd_adc2_tp_low","try_from","try_into","type_id","BLK3_RDATA4_SPEC","R","RD_SECURE_VERSION_R","borrow","borrow_mut","from","into","rd_secure_version","try_from","try_into","type_id","BLK3_RDATA5_SPEC","R","RD_MAC_VERSION_R","RESERVED_3_160_R","borrow","borrow_mut","from","into","rd_mac_version","reserved_3_160","try_from","try_into","type_id","BLK3_RDATA6_SPEC","R","RD_BLK3_RESERVED_6_R","borrow","borrow_mut","from","into","rd_blk3_reserved_6","try_from","try_into","type_id","BLK3_RDATA7_SPEC","R","RD_BLK3_RESERVED_7_R","borrow","borrow_mut","from","into","rd_blk3_reserved_7","try_from","try_into","type_id","BLK3_DIN0_R","BLK3_DIN0_W","BLK3_WDATA0_SPEC","R","W","bits","blk3_din0","blk3_din0","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DIN1_R","BLK3_DIN1_W","BLK3_WDATA1_SPEC","R","W","bits","blk3_din1","blk3_din1","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DIN2_R","BLK3_DIN2_W","BLK3_WDATA2_SPEC","R","W","bits","blk3_din2","blk3_din2","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADC1_TP_HIGH_R","ADC1_TP_HIGH_W","ADC1_TP_LOW_R","ADC1_TP_LOW_W","ADC2_TP_HIGH_R","ADC2_TP_HIGH_W","ADC2_TP_LOW_R","ADC2_TP_LOW_W","BLK3_WDATA3_SPEC","R","W","adc1_tp_high","adc1_tp_high","adc1_tp_low","adc1_tp_low","adc2_tp_high","adc2_tp_high","adc2_tp_low","adc2_tp_low","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_WDATA4_SPEC","R","SECURE_VERSION_R","borrow","borrow_mut","from","into","secure_version","try_from","try_into","type_id","BLK3_DIN5_R","BLK3_DIN5_W","BLK3_WDATA5_SPEC","R","W","bits","blk3_din5","blk3_din5","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DIN6_R","BLK3_DIN6_W","BLK3_WDATA6_SPEC","R","W","bits","blk3_din6","blk3_din6","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DIN7_R","BLK3_DIN7_W","BLK3_WDATA7_SPEC","R","W","bits","blk3_din7","blk3_din7","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLK_SPEC","EN_R","EN_W","R","SEL0_R","SEL0_W","SEL1_R","SEL1_W","W","bits","borrow","borrow_mut","en","en","from","into","sel0","sel0","sel1","sel1","try_from","try_into","type_id","CMD_SPEC","PGM_CMD_R","PGM_CMD_W","R","READ_CMD_R","READ_CMD_W","W","bits","borrow","borrow_mut","from","into","pgm_cmd","pgm_cmd","read_cmd","read_cmd","try_from","try_into","type_id","CONF_SPEC","FORCE_NO_WR_RD_DIS_R","FORCE_NO_WR_RD_DIS_W","OP_CODE_R","OP_CODE_W","R","W","bits","borrow","borrow_mut","force_no_wr_rd_dis","force_no_wr_rd_dis","from","into","op_code","op_code","try_from","try_into","type_id","DAC_CLK_DIV_R","DAC_CLK_DIV_W","DAC_CLK_PAD_SEL_R","DAC_CLK_PAD_SEL_W","DAC_CONF_SPEC","R","W","bits","borrow","borrow_mut","dac_clk_div","dac_clk_div","dac_clk_pad_sel","dac_clk_pad_sel","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DEC_STATUS_SPEC","DEC_WARNINGS_R","R","borrow","borrow_mut","dec_warnings","from","into","try_from","try_into","type_id","INT_CLR_SPEC","PGM_DONE_INT_CLR_W","READ_DONE_INT_CLR_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_clr","read_done_int_clr","try_from","try_into","type_id","INT_ENA_SPEC","PGM_DONE_INT_ENA_R","PGM_DONE_INT_ENA_W","R","READ_DONE_INT_ENA_R","READ_DONE_INT_ENA_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_ena","pgm_done_int_ena","read_done_int_ena","read_done_int_ena","try_from","try_into","type_id","INT_RAW_SPEC","PGM_DONE_INT_RAW_R","R","READ_DONE_INT_RAW_R","borrow","borrow_mut","from","into","pgm_done_int_raw","read_done_int_raw","try_from","try_into","type_id","INT_ST_SPEC","PGM_DONE_INT_ST_R","R","READ_DONE_INT_ST_R","borrow","borrow_mut","from","into","pgm_done_int_st","read_done_int_st","try_from","try_into","type_id","DEBUG_R","R","STATUS_SPEC","borrow","borrow_mut","debug","from","into","try_from","try_into","type_id","DMABUSMODE","DMAIN_EN","DMAMISSEDFR","DMAOPERATION_MODE","DMARINTWDTIMER","DMARXBASEADDR","DMARXCURRADDR_BUF","DMARXCURRDESC","DMARXPOLLDEMAND","DMASTATUS","DMATXBASEADDR","DMATXCURRADDR_BUF","DMATXCURRDESC","DMATXPOLLDEMAND","RegisterBlock","borrow","borrow_mut","dmabusmode","dmabusmode","dmain_en","dmain_en","dmamissedfr","dmamissedfr","dmaoperation_mode","dmaoperation_mode","dmarintwdtimer","dmarintwdtimer","dmarxbaseaddr","dmarxbaseaddr","dmarxcurraddr_buf","dmarxcurraddr_buf","dmarxcurrdesc","dmarxcurrdesc","dmarxpolldemand","dmarxpolldemand","dmastatus","dmastatus","dmatxbaseaddr","dmatxbaseaddr","dmatxcurraddr_buf","dmatxcurraddr_buf","dmatxcurrdesc","dmatxcurrdesc","dmatxpolldemand","dmatxpolldemand","from","into","try_from","try_into","type_id","ALT_DESC_SIZE_R","ALT_DESC_SIZE_W","DESC_SKIP_LEN_R","DESC_SKIP_LEN_W","DMAADDRALIBEA_R","DMAADDRALIBEA_W","DMABUSMODE_SPEC","DMAMIXEDBURST_R","DMAMIXEDBURST_W","DMA_ARB_SCH_R","DMA_ARB_SCH_W","FIXED_BURST_R","FIXED_BURST_W","PBLX8_MODE_R","PBLX8_MODE_W","PRI_RATIO_R","PRI_RATIO_W","PROG_BURST_LEN_R","PROG_BURST_LEN_W","R","RX_DMA_PBL_R","RX_DMA_PBL_W","SW_RST_R","SW_RST_W","USE_SEP_PBL_R","USE_SEP_PBL_W","W","alt_desc_size","alt_desc_size","bits","borrow","borrow_mut","desc_skip_len","desc_skip_len","dma_arb_sch","dma_arb_sch","dmaaddralibea","dmaaddralibea","dmamixedburst","dmamixedburst","fixed_burst","fixed_burst","from","into","pblx8_mode","pblx8_mode","pri_ratio","pri_ratio","prog_burst_len","prog_burst_len","rx_dma_pbl","rx_dma_pbl","sw_rst","sw_rst","try_from","try_into","type_id","use_sep_pbl","use_sep_pbl","DMAIN_AISE_R","DMAIN_AISE_W","DMAIN_EN_SPEC","DMAIN_ERIE_R","DMAIN_ERIE_W","DMAIN_ETIE_R","DMAIN_ETIE_W","DMAIN_FBEE_R","DMAIN_FBEE_W","DMAIN_NISE_R","DMAIN_NISE_W","DMAIN_OIE_R","DMAIN_OIE_W","DMAIN_RBUE_R","DMAIN_RBUE_W","DMAIN_RIE_R","DMAIN_RIE_W","DMAIN_RSE_R","DMAIN_RSE_W","DMAIN_RWTE_R","DMAIN_RWTE_W","DMAIN_TBUE_R","DMAIN_TBUE_W","DMAIN_TIE_R","DMAIN_TIE_W","DMAIN_TJTE_R","DMAIN_TJTE_W","DMAIN_TSE_R","DMAIN_TSE_W","DMAIN_UIE_R","DMAIN_UIE_W","R","W","bits","borrow","borrow_mut","dmain_aise","dmain_aise","dmain_erie","dmain_erie","dmain_etie","dmain_etie","dmain_fbee","dmain_fbee","dmain_nise","dmain_nise","dmain_oie","dmain_oie","dmain_rbue","dmain_rbue","dmain_rie","dmain_rie","dmain_rse","dmain_rse","dmain_rwte","dmain_rwte","dmain_tbue","dmain_tbue","dmain_tie","dmain_tie","dmain_tjte","dmain_tjte","dmain_tse","dmain_tse","dmain_uie","dmain_uie","from","into","try_from","try_into","type_id","DMAMISSEDFR_SPEC","MISSED_FC_R","MISSED_FC_W","OVERFLOW_BFOC_R","OVERFLOW_BFOC_W","OVERFLOW_BMFC_R","OVERFLOW_BMFC_W","OVERFLOW_FC_R","OVERFLOW_FC_W","R","W","bits","borrow","borrow_mut","from","into","missed_fc","missed_fc","overflow_bfoc","overflow_bfoc","overflow_bmfc","overflow_bmfc","overflow_fc","overflow_fc","try_from","try_into","type_id","DIS_DROP_TCPIP_ERR_FRAM_R","DIS_DROP_TCPIP_ERR_FRAM_W","DIS_FLUSH_RECV_FRAMES_R","DIS_FLUSH_RECV_FRAMES_W","DMAOPERATION_MODE_SPEC","DROP_GFRM_R","DROP_GFRM_W","FLUSH_TX_FIFO_R","FLUSH_TX_FIFO_W","FWD_ERR_FRAME_R","FWD_ERR_FRAME_W","FWD_UNDER_GF_R","FWD_UNDER_GF_W","OPT_SECOND_FRAME_R","OPT_SECOND_FRAME_W","R","RX_STORE_FORWARD_R","RX_STORE_FORWARD_W","RX_THRESH_CTRL_R","RX_THRESH_CTRL_W","START_STOP_RX_R","START_STOP_RX_W","START_STOP_TRANSMISSION_COMMAND_R","START_STOP_TRANSMISSION_COMMAND_W","TX_STR_FWD_R","TX_STR_FWD_W","TX_THRESH_CTRL_R","TX_THRESH_CTRL_W","W","bits","borrow","borrow_mut","dis_drop_tcpip_err_fram","dis_drop_tcpip_err_fram","dis_flush_recv_frames","dis_flush_recv_frames","drop_gfrm","drop_gfrm","flush_tx_fifo","flush_tx_fifo","from","fwd_err_frame","fwd_err_frame","fwd_under_gf","fwd_under_gf","into","opt_second_frame","opt_second_frame","rx_store_forward","rx_store_forward","rx_thresh_ctrl","rx_thresh_ctrl","start_stop_rx","start_stop_rx","start_stop_transmission_command","start_stop_transmission_command","try_from","try_into","tx_str_fwd","tx_str_fwd","tx_thresh_ctrl","tx_thresh_ctrl","type_id","DMARINTWDTIMER_SPEC","R","RIWTC_R","RIWTC_W","W","bits","borrow","borrow_mut","from","into","riwtc","riwtc","try_from","try_into","type_id","DMARXBASEADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","DMARXCURRADDR_BUF_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","DMARXCURRDESC_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","DMARXPOLLDEMAND_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","ABN_INT_SUMM_R","ABN_INT_SUMM_W","DMASTATUS_SPEC","EARLY_RECV_INT_R","EARLY_RECV_INT_W","EARLY_TRANS_INT_R","EARLY_TRANS_INT_W","ERROR_BITS_R","ERROR_BITS_W","FATAL_BUS_ERR_INT_R","FATAL_BUS_ERR_INT_W","NORM_INT_SUMM_R","NORM_INT_SUMM_W","PMT_INT_R","PMT_INT_W","R","RECV_BUF_UNAVAIL_R","RECV_BUF_UNAVAIL_W","RECV_INT_R","RECV_INT_W","RECV_OVFLOW_R","RECV_OVFLOW_W","RECV_PROC_STATE_R","RECV_PROC_STATE_W","RECV_PROC_STOP_R","RECV_PROC_STOP_W","RECV_WDT_TO_R","RECV_WDT_TO_W","TRANS_BUF_UNAVAIL_R","TRANS_BUF_UNAVAIL_W","TRANS_INT_R","TRANS_INT_W","TRANS_JABBER_TO_R","TRANS_JABBER_TO_W","TRANS_PROC_STATE_R","TRANS_PROC_STATE_W","TRANS_PROC_STOP_R","TRANS_PROC_STOP_W","TRANS_UNDFLOW_R","TRANS_UNDFLOW_W","TS_TRI_INT_R","TS_TRI_INT_W","W","abn_int_summ","abn_int_summ","bits","borrow","borrow_mut","early_recv_int","early_recv_int","early_trans_int","early_trans_int","error_bits","error_bits","fatal_bus_err_int","fatal_bus_err_int","from","into","norm_int_summ","norm_int_summ","pmt_int","pmt_int","recv_buf_unavail","recv_buf_unavail","recv_int","recv_int","recv_ovflow","recv_ovflow","recv_proc_state","recv_proc_state","recv_proc_stop","recv_proc_stop","recv_wdt_to","recv_wdt_to","trans_buf_unavail","trans_buf_unavail","trans_int","trans_int","trans_jabber_to","trans_jabber_to","trans_proc_state","trans_proc_state","trans_proc_stop","trans_proc_stop","trans_undflow","trans_undflow","try_from","try_into","ts_tri_int","ts_tri_int","type_id","DMATXBASEADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","DMATXCURRADDR_BUF_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","DMATXCURRDESC_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","DMATXPOLLDEMAND_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","EX_CLKOUT_CONF","EX_CLK_CTRL","EX_DATE","EX_OSCCLK_CONF","EX_PHYINF_CONF","PD_SEL","RegisterBlock","borrow","borrow_mut","ex_clk_ctrl","ex_clk_ctrl","ex_clkout_conf","ex_clkout_conf","ex_date","ex_date","ex_oscclk_conf","ex_oscclk_conf","ex_phyinf_conf","ex_phyinf_conf","from","into","pd_sel","pd_sel","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","EXT_EN_R","EXT_EN_W","EX_CLK_CTRL_SPEC","INT_EN_R","INT_EN_W","MII_CLK_RX_EN_R","MII_CLK_RX_EN_W","MII_CLK_TX_EN_R","MII_CLK_TX_EN_W","R","RX_125_CLK_EN_R","RX_125_CLK_EN_W","W","bits","borrow","borrow_mut","clk_en","clk_en","ext_en","ext_en","from","int_en","int_en","into","mii_clk_rx_en","mii_clk_rx_en","mii_clk_tx_en","mii_clk_tx_en","rx_125_clk_en","rx_125_clk_en","try_from","try_into","type_id","DIV_NUM_R","DIV_NUM_W","DLY_NUM_R","DLY_NUM_W","EX_CLKOUT_CONF_SPEC","H_DIV_NUM_R","H_DIV_NUM_W","R","W","bits","borrow","borrow_mut","div_num","div_num","dly_num","dly_num","from","h_div_num","h_div_num","into","try_from","try_into","type_id","EX_DATE_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLK_SEL_R","CLK_SEL_W","DIV_NUM_100M_R","DIV_NUM_100M_W","DIV_NUM_10M_R","DIV_NUM_10M_W","EX_OSCCLK_CONF_SPEC","H_DIV_NUM_100M_R","H_DIV_NUM_100M_W","H_DIV_NUM_10M_R","H_DIV_NUM_10M_W","R","W","bits","borrow","borrow_mut","clk_sel","clk_sel","div_num_100m","div_num_100m","div_num_10m","div_num_10m","from","h_div_num_100m","h_div_num_100m","h_div_num_10m","h_div_num_10m","into","try_from","try_into","type_id","CORE_PHY_ADDR_R","CORE_PHY_ADDR_W","EXT_REVMII_RX_CLK_SEL_R","EXT_REVMII_RX_CLK_SEL_W","EX_PHYINF_CONF_SPEC","INT_REVMII_RX_CLK_SEL_R","INT_REVMII_RX_CLK_SEL_W","PHY_INTF_SEL_R","PHY_INTF_SEL_W","PMT_CTRL_EN_R","PMT_CTRL_EN_W","R","REVMII_PHY_ADDR_R","REVMII_PHY_ADDR_W","SBD_CLK_GATING_EN_R","SBD_CLK_GATING_EN_W","SBD_FLOWCTRL_R","SBD_FLOWCTRL_W","SCR_SMI_DLY_RX_SYNC_R","SCR_SMI_DLY_RX_SYNC_W","SS_MODE_R","SS_MODE_W","TX_ERR_OUT_EN_R","TX_ERR_OUT_EN_W","W","bits","borrow","borrow_mut","core_phy_addr","core_phy_addr","ext_revmii_rx_clk_sel","ext_revmii_rx_clk_sel","from","int_revmii_rx_clk_sel","int_revmii_rx_clk_sel","into","phy_intf_sel","phy_intf_sel","pmt_ctrl_en","pmt_ctrl_en","revmii_phy_addr","revmii_phy_addr","sbd_clk_gating_en","sbd_clk_gating_en","sbd_flowctrl","sbd_flowctrl","scr_smi_dly_rx_sync","scr_smi_dly_rx_sync","ss_mode","ss_mode","try_from","try_into","tx_err_out_en","tx_err_out_en","type_id","PD_SEL_SPEC","R","RAM_PD_EN_R","RAM_PD_EN_W","W","bits","borrow","borrow_mut","from","into","ram_pd_en","ram_pd_en","try_from","try_into","type_id","EMACADDR0HIGH","EMACADDR0LOW","EMACADDR1HIGH","EMACADDR1LOW","EMACADDR2HIGH","EMACADDR2LOW","EMACADDR3HIGH","EMACADDR3LOW","EMACADDR4HIGH","EMACADDR4LOW","EMACADDR5HIGH","EMACADDR5LOW","EMACADDR6HIGH","EMACADDR6LOW","EMACADDR7HIGH","EMACADDR7LOW","EMACCONFIG","EMACCSTATUS","EMACDEBUG","EMACFC","EMACFF","EMACGMIIADDR","EMACINTMASK","EMACINTS","EMACLPITIMERSCONTROL","EMACLPI_CRS","EMACMIIDATA","EMACWDOGTO","PMT_CSR","PMT_RWUFFR","RegisterBlock","borrow","borrow_mut","emacaddr0high","emacaddr0high","emacaddr0low","emacaddr0low","emacaddr1high","emacaddr1high","emacaddr1low","emacaddr1low","emacaddr2high","emacaddr2high","emacaddr2low","emacaddr2low","emacaddr3high","emacaddr3high","emacaddr3low","emacaddr3low","emacaddr4high","emacaddr4high","emacaddr4low","emacaddr4low","emacaddr5high","emacaddr5high","emacaddr5low","emacaddr5low","emacaddr6high","emacaddr6high","emacaddr6low","emacaddr6low","emacaddr7high","emacaddr7high","emacaddr7low","emacaddr7low","emacconfig","emacconfig","emaccstatus","emaccstatus","emacdebug","emacdebug","emacfc","emacfc","emacff","emacff","emacgmiiaddr","emacgmiiaddr","emacintmask","emacintmask","emacints","emacints","emaclpi_crs","emaclpi_crs","emaclpitimerscontrol","emaclpitimerscontrol","emacmiidata","emacmiidata","emacwdogto","emacwdogto","from","into","pmt_csr","pmt_csr","pmt_rwuffr","pmt_rwuffr","try_from","try_into","type_id","ADDRESS0_HI_R","ADDRESS0_HI_W","ADDRESS_ENABLE0_R","ADDRESS_ENABLE0_W","EMACADDR0HIGH_SPEC","R","W","address0_hi","address0_hi","address_enable0","address_enable0","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","EMACADDR0LOW_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADDRESS_ENABLE1_R","ADDRESS_ENABLE1_W","EMACADDR1HIGH_SPEC","MAC_ADDRESS1_HI_R","MAC_ADDRESS1_HI_W","MASK_BYTE_CONTROL_R","MASK_BYTE_CONTROL_W","R","SOURCE_ADDRESS_R","SOURCE_ADDRESS_W","W","address_enable1","address_enable1","bits","borrow","borrow_mut","from","into","mac_address1_hi","mac_address1_hi","mask_byte_control","mask_byte_control","source_address","source_address","try_from","try_into","type_id","EMACADDR1LOW_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADDRESS_ENABLE2_R","ADDRESS_ENABLE2_W","EMACADDR2HIGH_SPEC","MAC_ADDRESS2_HI_R","MAC_ADDRESS2_HI_W","MASK_BYTE_CONTROL2_R","MASK_BYTE_CONTROL2_W","R","SOURCE_ADDRESS2_R","SOURCE_ADDRESS2_W","W","address_enable2","address_enable2","bits","borrow","borrow_mut","from","into","mac_address2_hi","mac_address2_hi","mask_byte_control2","mask_byte_control2","source_address2","source_address2","try_from","try_into","type_id","EMACADDR2LOW_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADDRESS_ENABLE3_R","ADDRESS_ENABLE3_W","EMACADDR3HIGH_SPEC","MAC_ADDRESS3_HI_R","MAC_ADDRESS3_HI_W","MASK_BYTE_CONTROL3_R","MASK_BYTE_CONTROL3_W","R","SOURCE_ADDRESS3_R","SOURCE_ADDRESS3_W","W","address_enable3","address_enable3","bits","borrow","borrow_mut","from","into","mac_address3_hi","mac_address3_hi","mask_byte_control3","mask_byte_control3","source_address3","source_address3","try_from","try_into","type_id","EMACADDR3LOW_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADDRESS_ENABLE4_R","ADDRESS_ENABLE4_W","EMACADDR4HIGH_SPEC","MAC_ADDRESS4_HI_R","MAC_ADDRESS4_HI_W","MASK_BYTE_CONTROL4_R","MASK_BYTE_CONTROL4_W","R","SOURCE_ADDRESS4_R","SOURCE_ADDRESS4_W","W","address_enable4","address_enable4","bits","borrow","borrow_mut","from","into","mac_address4_hi","mac_address4_hi","mask_byte_control4","mask_byte_control4","source_address4","source_address4","try_from","try_into","type_id","EMACADDR4LOW_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADDRESS_ENABLE5_R","ADDRESS_ENABLE5_W","EMACADDR5HIGH_SPEC","MAC_ADDRESS5_HI_R","MAC_ADDRESS5_HI_W","MASK_BYTE_CONTROL5_R","MASK_BYTE_CONTROL5_W","R","SOURCE_ADDRESS5_R","SOURCE_ADDRESS5_W","W","address_enable5","address_enable5","bits","borrow","borrow_mut","from","into","mac_address5_hi","mac_address5_hi","mask_byte_control5","mask_byte_control5","source_address5","source_address5","try_from","try_into","type_id","EMACADDR5LOW_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADDRESS_ENABLE6_R","ADDRESS_ENABLE6_W","EMACADDR6HIGH_SPEC","MAC_ADDRESS6_HI_R","MAC_ADDRESS6_HI_W","MASK_BYTE_CONTROL6_R","MASK_BYTE_CONTROL6_W","R","SOURCE_ADDRESS6_R","SOURCE_ADDRESS6_W","W","address_enable6","address_enable6","bits","borrow","borrow_mut","from","into","mac_address6_hi","mac_address6_hi","mask_byte_control6","mask_byte_control6","source_address6","source_address6","try_from","try_into","type_id","EMACADDR6LOW_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADDRESS_ENABLE7_R","ADDRESS_ENABLE7_W","EMACADDR7HIGH_SPEC","MAC_ADDRESS7_HI_R","MAC_ADDRESS7_HI_W","MASK_BYTE_CONTROL7_R","MASK_BYTE_CONTROL7_W","R","SOURCE_ADDRESS7_R","SOURCE_ADDRESS7_W","W","address_enable7","address_enable7","bits","borrow","borrow_mut","from","into","mac_address7_hi","mac_address7_hi","mask_byte_control7","mask_byte_control7","source_address7","source_address7","try_from","try_into","type_id","EMACADDR7LOW_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ASS2KP_R","ASS2KP_W","BACKOFFLIMIT_R","BACKOFFLIMIT_W","DEFERRALCHECK_R","DEFERRALCHECK_W","DISABLECRS_R","DISABLECRS_W","DUPLEX_R","DUPLEX_W","EMACCONFIG_SPEC","FESPEED_R","FESPEED_W","INTERFRAMEGAP_R","INTERFRAMEGAP_W","JABBER_R","JABBER_W","JUMBOFRAME_R","JUMBOFRAME_W","LOOPBACK_R","LOOPBACK_W","MII_R","MII_W","PADCRCSTRIP_R","PADCRCSTRIP_W","PLTF_R","PLTF_W","R","RETRY_R","RETRY_W","RXIPCOFFLOAD_R","RXIPCOFFLOAD_W","RXOWN_R","RXOWN_W","RX_R","RX_W","SAIRC_R","SAIRC_W","TX_R","TX_W","W","WATCHDOG_R","WATCHDOG_W","ass2kp","ass2kp","backofflimit","backofflimit","bits","borrow","borrow_mut","deferralcheck","deferralcheck","disablecrs","disablecrs","duplex","duplex","fespeed","fespeed","from","interframegap","interframegap","into","jabber","jabber","jumboframe","jumboframe","loopback","loopback","mii","mii","padcrcstrip","padcrcstrip","pltf","pltf","retry","retry","rx","rx","rxipcoffload","rxipcoffload","rxown","rxown","sairc","sairc","try_from","try_into","tx","tx","type_id","watchdog","watchdog","EMACCSTATUS_SPEC","JABBER_TIMEOUT_R","LINK_MODE_R","LINK_SPEED_R","R","borrow","borrow_mut","from","into","jabber_timeout","link_mode","link_speed","try_from","try_into","type_id","EMACDEBUG_SPEC","MACRFFCS_R","MACRPES_R","MACTFCS_R","MACTPES_R","MACTP_R","MTLRFFLS_R","MTLRFRCS_R","MTLRFWCAS_R","MTLTFNES_R","MTLTFRCS_R","MTLTFWCS_R","MTLTSFFS_R","R","borrow","borrow_mut","from","into","macrffcs","macrpes","mactfcs","mactp","mactpes","mtlrffls","mtlrfrcs","mtlrfwcas","mtltfnes","mtltfrcs","mtltfwcs","mtltsffs","try_from","try_into","type_id","DZPQ_R","DZPQ_W","EMACFC_SPEC","FCBBA_R","FCBBA_W","PAUSE_TIME_R","PAUSE_TIME_W","PLT_R","PLT_W","R","RFCE_R","RFCE_W","TFCE_R","TFCE_W","UPFD_R","UPFD_W","W","bits","borrow","borrow_mut","dzpq","dzpq","fcbba","fcbba","from","into","pause_time","pause_time","plt","plt","rfce","rfce","tfce","tfce","try_from","try_into","type_id","upfd","upfd","DAIF_R","DAIF_W","DBF_R","DBF_W","EMACFF_SPEC","PAM_R","PAM_W","PCF_R","PCF_W","PMODE_R","PMODE_W","R","RECEIVE_ALL_R","RECEIVE_ALL_W","SAFE_R","SAFE_W","SAIF_R","SAIF_W","W","bits","borrow","borrow_mut","daif","daif","dbf","dbf","from","into","pam","pam","pcf","pcf","pmode","pmode","receive_all","receive_all","safe","safe","saif","saif","try_from","try_into","type_id","EMACGMIIADDR_SPEC","MIIBUSY_R","MIIBUSY_W","MIICSRCLK_R","MIICSRCLK_W","MIIDEV_R","MIIDEV_W","MIIREG_R","MIIREG_W","MIIWRITE_R","MIIWRITE_W","R","W","bits","borrow","borrow_mut","from","into","miibusy","miibusy","miicsrclk","miicsrclk","miidev","miidev","miireg","miireg","miiwrite","miiwrite","try_from","try_into","type_id","EMACINTMASK_SPEC","LPIINTMASK_R","LPIINTMASK_W","PMTINTMASK_R","PMTINTMASK_W","R","W","bits","borrow","borrow_mut","from","into","lpiintmask","lpiintmask","pmtintmask","pmtintmask","try_from","try_into","type_id","EMACINTS_SPEC","LPIIS_R","PMTINTS_R","R","borrow","borrow_mut","from","into","lpiis","pmtints","try_from","try_into","type_id","EMACLPI_CRS_SPEC","LPIEN_R","LPITXA_R","PLS_R","R","RLPIEN_R","RLPIEX_R","RLPIST_R","TLPIEN_R","TLPIEX_R","TLPIST_R","borrow","borrow_mut","from","into","lpien","lpitxa","pls","rlpien","rlpiex","rlpist","tlpien","tlpiex","tlpist","try_from","try_into","type_id","EMACLPITIMERSCONTROL_SPEC","LPI_LS_TIMER_R","LPI_TW_TIMER_R","R","borrow","borrow_mut","from","into","lpi_ls_timer","lpi_tw_timer","try_from","try_into","type_id","EMACMIIDATA_SPEC","MII_DATA_R","MII_DATA_W","R","W","bits","borrow","borrow_mut","from","into","mii_data","mii_data","try_from","try_into","type_id","EMACWDOGTO_SPEC","PWDOGEN_R","PWDOGEN_W","R","W","WDOGTO_R","WDOGTO_W","bits","borrow","borrow_mut","from","into","pwdogen","pwdogen","try_from","try_into","type_id","wdogto","wdogto","GLBLUCAST_R","MGKPKTEN_R","MGKPRCVD_R","PMT_CSR_SPEC","PWRDWN_R","R","RWKFILTRST_R","RWKPKTEN_R","RWKPRCVD_R","RWKPTR_R","borrow","borrow_mut","from","glblucast","into","mgkpkten","mgkprcvd","pwrdwn","rwkfiltrst","rwkpkten","rwkprcvd","rwkptr","try_from","try_into","type_id","PMT_RWUFFR_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADDRESS","BUFFER_","DONE","RegisterBlock","START","address","address","borrow","borrow_mut","buffer_","buffer_","buffer__iter","done","done","from","into","start","start","try_from","try_into","type_id","ADDRESS_SPEC","ADDRESS_W","W","address","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BUFFER_W","BUFFER__SPEC","W","bits","borrow","borrow_mut","buffer","from","into","try_from","try_into","type_id","DONE_SPEC","FLASH_DONE_R","R","borrow","borrow_mut","flash_done","from","into","try_from","try_into","type_id","FLASH_START_W","START_SPEC","W","bits","borrow","borrow_mut","flash_start","from","into","try_from","try_into","type_id","RegisterBlock","TIMER_ALARM","TIMER_COUNT","TIMER_CTRL","TIMER_INT","TIMER_LOAD","borrow","borrow_mut","from","into","timer_alarm","timer_alarm","timer_count","timer_count","timer_ctrl","timer_ctrl","timer_int","timer_int","timer_load","timer_load","try_from","try_into","type_id","R","TIMER_ALARM_R","TIMER_ALARM_SPEC","TIMER_ALARM_W","W","bits","borrow","borrow_mut","from","into","timer_alarm","timer_alarm","try_from","try_into","type_id","R","TIMER_COUNT_R","TIMER_COUNT_SPEC","TIMER_COUNT_W","W","bits","borrow","borrow_mut","from","into","timer_count","timer_count","try_from","try_into","type_id","R","TIMER_CTRL_SPEC","TIMER_PRESCALER_R","TIMER_PRESCALER_W","W","bits","borrow","borrow_mut","from","into","timer_prescaler","timer_prescaler","try_from","try_into","type_id","CLR_R","CLR_W","R","TIMER_INT_SPEC","W","bits","borrow","borrow_mut","clr","clr","from","into","try_from","try_into","type_id","R","TIMER_LOAD_SPEC","VALUE_R","VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","value","value","BitReader","BitWriter","BitWriter0C","BitWriter0S","BitWriter0T","BitWriter1C","BitWriter1S","BitWriter1T","FieldReader","FieldSpec","FieldWriter","FieldWriterSafe","ONE_TO_MODIFY_FIELDS_BITMAP","R","RESET_VALUE","RawReg","Readable","Reg","RegisterSpec","Resettable","Ux","Ux","W","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","Writable","ZERO_TO_MODIFY_FIELDS_BITMAP","as_ptr","bit","bit","bit","bit","bit","bit","bit","bit","bit_is_clear","bit_is_set","bits","bits","bits","bits","borrow","borrow_mut","clear_bit","clear_bit","clear_bit_by_one","eq","eq","eq","from","into","mask","modify","offset","offset","offset","offset","offset","offset","offset","offset","offset","one","read","reset","reset_value","set_bit","set_bit","set_bit_by_zero","toggle_bit","toggle_bit","try_from","try_into","type_id","variant","variant","variant","variant","variant","variant","variant","variant","variant","width","width","width","width","width","width","width","width","width","write","write_with_zero","ACPU_INT","ACPU_INT1","ACPU_NMI_INT","ACPU_NMI_INT1","BT_SELECT","CALI_CONF","CALI_DATA","CPUSDIO_INT","CPUSDIO_INT1","ENABLE","ENABLE1","ENABLE1_W1TC","ENABLE1_W1TS","ENABLE_W1TC","ENABLE_W1TS","FUNC_IN_SEL_CFG","FUNC_OUT_SEL_CFG","IN","IN1","OUT","OUT1","OUT1_W1TC","OUT1_W1TS","OUT_W1TC","OUT_W1TS","PCPU_INT","PCPU_INT1","PCPU_NMI_INT","PCPU_NMI_INT1","PIN","RegisterBlock","SDIO_SELECT","STATUS","STATUS1","STATUS1_W1TC","STATUS1_W1TS","STATUS_W1TC","STATUS_W1TS","STRAP","acpu_int","acpu_int","acpu_int1","acpu_int1","acpu_nmi_int","acpu_nmi_int","acpu_nmi_int1","acpu_nmi_int1","borrow","borrow_mut","bt_select","bt_select","cali_conf","cali_conf","cali_data","cali_data","cpusdio_int","cpusdio_int","cpusdio_int1","cpusdio_int1","enable","enable","enable1","enable1","enable1_w1tc","enable1_w1tc","enable1_w1ts","enable1_w1ts","enable_w1tc","enable_w1tc","enable_w1ts","enable_w1ts","from","func0_in_sel_cfg","func0_out_sel_cfg","func100_in_sel_cfg","func101_in_sel_cfg","func102_in_sel_cfg","func103_in_sel_cfg","func104_in_sel_cfg","func105_in_sel_cfg","func106_in_sel_cfg","func107_in_sel_cfg","func108_in_sel_cfg","func109_in_sel_cfg","func10_in_sel_cfg","func10_out_sel_cfg","func110_in_sel_cfg","func111_in_sel_cfg","func112_in_sel_cfg","func113_in_sel_cfg","func114_in_sel_cfg","func115_in_sel_cfg","func116_in_sel_cfg","func117_in_sel_cfg","func118_in_sel_cfg","func119_in_sel_cfg","func11_in_sel_cfg","func11_out_sel_cfg","func120_in_sel_cfg","func121_in_sel_cfg","func122_in_sel_cfg","func123_in_sel_cfg","func124_in_sel_cfg","func125_in_sel_cfg","func126_in_sel_cfg","func127_in_sel_cfg","func128_in_sel_cfg","func129_in_sel_cfg","func12_in_sel_cfg","func12_out_sel_cfg","func130_in_sel_cfg","func131_in_sel_cfg","func132_in_sel_cfg","func133_in_sel_cfg","func134_in_sel_cfg","func135_in_sel_cfg","func136_in_sel_cfg","func137_in_sel_cfg","func138_in_sel_cfg","func139_in_sel_cfg","func13_in_sel_cfg","func13_out_sel_cfg","func140_in_sel_cfg","func141_in_sel_cfg","func142_in_sel_cfg","func143_in_sel_cfg","func144_in_sel_cfg","func145_in_sel_cfg","func146_in_sel_cfg","func147_in_sel_cfg","func148_in_sel_cfg","func149_in_sel_cfg","func14_in_sel_cfg","func14_out_sel_cfg","func150_in_sel_cfg","func151_in_sel_cfg","func152_in_sel_cfg","func153_in_sel_cfg","func154_in_sel_cfg","func155_in_sel_cfg","func156_in_sel_cfg","func157_in_sel_cfg","func158_in_sel_cfg","func159_in_sel_cfg","func15_in_sel_cfg","func15_out_sel_cfg","func160_in_sel_cfg","func161_in_sel_cfg","func162_in_sel_cfg","func163_in_sel_cfg","func164_in_sel_cfg","func165_in_sel_cfg","func166_in_sel_cfg","func167_in_sel_cfg","func168_in_sel_cfg","func169_in_sel_cfg","func16_in_sel_cfg","func16_out_sel_cfg","func170_in_sel_cfg","func171_in_sel_cfg","func172_in_sel_cfg","func173_in_sel_cfg","func174_in_sel_cfg","func175_in_sel_cfg","func176_in_sel_cfg","func177_in_sel_cfg","func178_in_sel_cfg","func179_in_sel_cfg","func17_in_sel_cfg","func17_out_sel_cfg","func180_in_sel_cfg","func181_in_sel_cfg","func182_in_sel_cfg","func183_in_sel_cfg","func184_in_sel_cfg","func185_in_sel_cfg","func186_in_sel_cfg","func187_in_sel_cfg","func188_in_sel_cfg","func189_in_sel_cfg","func18_in_sel_cfg","func18_out_sel_cfg","func190_in_sel_cfg","func191_in_sel_cfg","func192_in_sel_cfg","func193_in_sel_cfg","func194_in_sel_cfg","func195_in_sel_cfg","func196_in_sel_cfg","func197_in_sel_cfg","func198_in_sel_cfg","func199_in_sel_cfg","func19_in_sel_cfg","func19_out_sel_cfg","func1_in_sel_cfg","func1_out_sel_cfg","func200_in_sel_cfg","func201_in_sel_cfg","func202_in_sel_cfg","func203_in_sel_cfg","func204_in_sel_cfg","func205_in_sel_cfg","func206_in_sel_cfg","func207_in_sel_cfg","func208_in_sel_cfg","func209_in_sel_cfg","func20_in_sel_cfg","func20_out_sel_cfg","func210_in_sel_cfg","func211_in_sel_cfg","func212_in_sel_cfg","func213_in_sel_cfg","func214_in_sel_cfg","func215_in_sel_cfg","func216_in_sel_cfg","func217_in_sel_cfg","func218_in_sel_cfg","func219_in_sel_cfg","func21_in_sel_cfg","func21_out_sel_cfg","func220_in_sel_cfg","func221_in_sel_cfg","func222_in_sel_cfg","func223_in_sel_cfg","func224_in_sel_cfg","func225_in_sel_cfg","func226_in_sel_cfg","func227_in_sel_cfg","func228_in_sel_cfg","func229_in_sel_cfg","func22_in_sel_cfg","func22_out_sel_cfg","func230_in_sel_cfg","func231_in_sel_cfg","func232_in_sel_cfg","func233_in_sel_cfg","func234_in_sel_cfg","func235_in_sel_cfg","func236_in_sel_cfg","func237_in_sel_cfg","func238_in_sel_cfg","func239_in_sel_cfg","func23_in_sel_cfg","func23_out_sel_cfg","func240_in_sel_cfg","func241_in_sel_cfg","func242_in_sel_cfg","func243_in_sel_cfg","func244_in_sel_cfg","func245_in_sel_cfg","func246_in_sel_cfg","func247_in_sel_cfg","func248_in_sel_cfg","func249_in_sel_cfg","func24_in_sel_cfg","func24_out_sel_cfg","func250_in_sel_cfg","func251_in_sel_cfg","func252_in_sel_cfg","func253_in_sel_cfg","func254_in_sel_cfg","func255_in_sel_cfg","func25_in_sel_cfg","func25_out_sel_cfg","func26_in_sel_cfg","func26_out_sel_cfg","func27_in_sel_cfg","func27_out_sel_cfg","func28_in_sel_cfg","func28_out_sel_cfg","func29_in_sel_cfg","func29_out_sel_cfg","func2_in_sel_cfg","func2_out_sel_cfg","func30_in_sel_cfg","func30_out_sel_cfg","func31_in_sel_cfg","func31_out_sel_cfg","func32_in_sel_cfg","func32_out_sel_cfg","func33_in_sel_cfg","func33_out_sel_cfg","func34_in_sel_cfg","func34_out_sel_cfg","func35_in_sel_cfg","func35_out_sel_cfg","func36_in_sel_cfg","func36_out_sel_cfg","func37_in_sel_cfg","func37_out_sel_cfg","func38_in_sel_cfg","func38_out_sel_cfg","func39_in_sel_cfg","func39_out_sel_cfg","func3_in_sel_cfg","func3_out_sel_cfg","func40_in_sel_cfg","func41_in_sel_cfg","func42_in_sel_cfg","func43_in_sel_cfg","func44_in_sel_cfg","func45_in_sel_cfg","func46_in_sel_cfg","func47_in_sel_cfg","func48_in_sel_cfg","func49_in_sel_cfg","func4_in_sel_cfg","func4_out_sel_cfg","func50_in_sel_cfg","func51_in_sel_cfg","func52_in_sel_cfg","func53_in_sel_cfg","func54_in_sel_cfg","func55_in_sel_cfg","func56_in_sel_cfg","func57_in_sel_cfg","func58_in_sel_cfg","func59_in_sel_cfg","func5_in_sel_cfg","func5_out_sel_cfg","func60_in_sel_cfg","func61_in_sel_cfg","func62_in_sel_cfg","func63_in_sel_cfg","func64_in_sel_cfg","func65_in_sel_cfg","func66_in_sel_cfg","func67_in_sel_cfg","func68_in_sel_cfg","func69_in_sel_cfg","func6_in_sel_cfg","func6_out_sel_cfg","func70_in_sel_cfg","func71_in_sel_cfg","func72_in_sel_cfg","func73_in_sel_cfg","func74_in_sel_cfg","func75_in_sel_cfg","func76_in_sel_cfg","func77_in_sel_cfg","func78_in_sel_cfg","func79_in_sel_cfg","func7_in_sel_cfg","func7_out_sel_cfg","func80_in_sel_cfg","func81_in_sel_cfg","func82_in_sel_cfg","func83_in_sel_cfg","func84_in_sel_cfg","func85_in_sel_cfg","func86_in_sel_cfg","func87_in_sel_cfg","func88_in_sel_cfg","func89_in_sel_cfg","func8_in_sel_cfg","func8_out_sel_cfg","func90_in_sel_cfg","func91_in_sel_cfg","func92_in_sel_cfg","func93_in_sel_cfg","func94_in_sel_cfg","func95_in_sel_cfg","func96_in_sel_cfg","func97_in_sel_cfg","func98_in_sel_cfg","func99_in_sel_cfg","func9_in_sel_cfg","func9_out_sel_cfg","func_in_sel_cfg","func_in_sel_cfg","func_in_sel_cfg_iter","func_out_sel_cfg","func_out_sel_cfg","func_out_sel_cfg_iter","in1","in1","in_","in_","into","out","out","out1","out1","out1_w1tc","out1_w1tc","out1_w1ts","out1_w1ts","out_w1tc","out_w1tc","out_w1ts","out_w1ts","pcpu_int","pcpu_int","pcpu_int1","pcpu_int1","pcpu_nmi_int","pcpu_nmi_int","pcpu_nmi_int1","pcpu_nmi_int1","pin","pin","pin_iter","sdio_select","sdio_select","status","status","status1","status1","status1_w1tc","status1_w1tc","status1_w1ts","status1_w1ts","status_w1tc","status_w1tc","status_w1ts","status_w1ts","strap","strap","try_from","try_into","type_id","ACPU_INT_SPEC","APPCPU_INT_R","R","appcpu_int","borrow","borrow_mut","from","into","try_from","try_into","type_id","ACPU_INT1_SPEC","APPCPU_INT_H_R","R","appcpu_int_h","borrow","borrow_mut","from","into","try_from","try_into","type_id","ACPU_NMI_INT_SPEC","APPCPU_NMI_INT_R","R","appcpu_nmi_int","borrow","borrow_mut","from","into","try_from","try_into","type_id","ACPU_NMI_INT1_SPEC","APPCPU_NMI_INT_H_R","R","appcpu_nmi_int_h","borrow","borrow_mut","from","into","try_from","try_into","type_id","BT_SELECT_SPEC","BT_SEL_R","BT_SEL_W","R","W","bits","borrow","borrow_mut","bt_sel","bt_sel","from","into","try_from","try_into","type_id","CALI_CONF_SPEC","CALI_RTC_MAX_R","CALI_RTC_MAX_W","CALI_START_R","CALI_START_W","R","W","bits","borrow","borrow_mut","cali_rtc_max","cali_rtc_max","cali_start","cali_start","from","into","try_from","try_into","type_id","CALI_DATA_SPEC","CALI_RDY_REAL_R","CALI_RDY_SYNC2_R","CALI_VALUE_SYNC2_R","R","borrow","borrow_mut","cali_rdy_real","cali_rdy_sync2","cali_value_sync2","from","into","try_from","try_into","type_id","CPUSDIO_INT_SPEC","R","SDIO_INT_R","borrow","borrow_mut","from","into","sdio_int","try_from","try_into","type_id","CPUSDIO_INT1_SPEC","PIN_CONFIG_R","PIN_CONFIG_W","PIN_INT_ENA_R","PIN_INT_ENA_W","PIN_INT_TYPE_R","PIN_INT_TYPE_W","PIN_PAD_DRIVER_R","PIN_PAD_DRIVER_W","PIN_WAKEUP_ENABLE_R","PIN_WAKEUP_ENABLE_W","R","SDIO_INT_H_R","W","bits","borrow","borrow_mut","from","into","pin_config","pin_config","pin_int_ena","pin_int_ena","pin_int_type","pin_int_type","pin_pad_driver","pin_pad_driver","pin_wakeup_enable","pin_wakeup_enable","sdio_int_h","try_from","try_into","type_id","DATA_R","DATA_W","ENABLE_SPEC","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","DATA_R","DATA_W","ENABLE1_SPEC","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","ENABLE1_DATA_W1TC_R","ENABLE1_DATA_W1TC_W","ENABLE1_W1TC_SPEC","R","W","bits","borrow","borrow_mut","enable1_data_w1tc","enable1_data_w1tc","from","into","try_from","try_into","type_id","ENABLE1_DATA_W1TS_R","ENABLE1_DATA_W1TS_W","ENABLE1_W1TS_SPEC","R","W","bits","borrow","borrow_mut","enable1_data_w1ts","enable1_data_w1ts","from","into","try_from","try_into","type_id","ENABLE_DATA_W1TC_R","ENABLE_DATA_W1TC_W","ENABLE_W1TC_SPEC","R","W","bits","borrow","borrow_mut","enable_data_w1tc","enable_data_w1tc","from","into","try_from","try_into","type_id","ENABLE_DATA_W1TS_R","ENABLE_DATA_W1TS_W","ENABLE_W1TS_SPEC","R","W","bits","borrow","borrow_mut","enable_data_w1ts","enable_data_w1ts","from","into","try_from","try_into","type_id","FUNC_IN_SEL_CFG_SPEC","IN_INV_SEL_R","IN_INV_SEL_W","IN_SEL_R","IN_SEL_W","R","SEL_R","SEL_W","W","bits","borrow","borrow_mut","from","in_inv_sel","in_inv_sel","in_sel","in_sel","into","sel","sel","try_from","try_into","type_id","FUNC_OUT_SEL_CFG_SPEC","INV_SEL_R","INV_SEL_W","OEN_INV_SEL_R","OEN_INV_SEL_W","OEN_SEL_R","OEN_SEL_W","OUT_SEL_R","OUT_SEL_W","R","W","bits","borrow","borrow_mut","from","into","inv_sel","inv_sel","oen_inv_sel","oen_inv_sel","oen_sel","oen_sel","out_sel","out_sel","try_from","try_into","type_id","DATA_NEXT_R","DATA_NEXT_W","IN1_SPEC","R","W","bits","borrow","borrow_mut","data_next","data_next","from","into","try_from","try_into","type_id","DATA_NEXT_R","DATA_NEXT_W","IN_SPEC","R","W","bits","borrow","borrow_mut","data_next","data_next","from","into","try_from","try_into","type_id","DATA_R","DATA_W","OUT_SPEC","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","DATA_R","DATA_W","OUT1_SPEC","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","OUT1_DATA_W1TC_R","OUT1_DATA_W1TC_W","OUT1_W1TC_SPEC","R","W","bits","borrow","borrow_mut","from","into","out1_data_w1tc","out1_data_w1tc","try_from","try_into","type_id","OUT1_DATA_W1TS_R","OUT1_DATA_W1TS_W","OUT1_W1TS_SPEC","R","W","bits","borrow","borrow_mut","from","into","out1_data_w1ts","out1_data_w1ts","try_from","try_into","type_id","OUT_DATA_W1TC_R","OUT_DATA_W1TC_W","OUT_W1TC_SPEC","R","W","bits","borrow","borrow_mut","from","into","out_data_w1tc","out_data_w1tc","try_from","try_into","type_id","OUT_DATA_W1TS_R","OUT_DATA_W1TS_W","OUT_W1TS_SPEC","R","W","bits","borrow","borrow_mut","from","into","out_data_w1ts","out_data_w1ts","try_from","try_into","type_id","PCPU_INT_SPEC","PROCPU_INT_R","R","borrow","borrow_mut","from","into","procpu_int","try_from","try_into","type_id","PCPU_INT1_SPEC","PROCPU_INT_H_R","R","borrow","borrow_mut","from","into","procpu_int_h","try_from","try_into","type_id","PCPU_NMI_INT_SPEC","PROCPU_NMI_INT_R","R","borrow","borrow_mut","from","into","procpu_nmi_int","try_from","try_into","type_id","PCPU_NMI_INT1_SPEC","PROCPU_NMI_INT_H_R","R","borrow","borrow_mut","from","into","procpu_nmi_int_h","try_from","try_into","type_id","CONFIG_R","CONFIG_W","INT_ENA_R","INT_ENA_W","INT_TYPE_R","INT_TYPE_W","PAD_DRIVER_R","PAD_DRIVER_W","PIN_SPEC","R","W","WAKEUP_ENABLE_R","WAKEUP_ENABLE_W","bits","borrow","borrow_mut","config","config","from","int_ena","int_ena","int_type","int_type","into","pad_driver","pad_driver","try_from","try_into","type_id","wakeup_enable","wakeup_enable","R","SDIO_SELECT_SPEC","SDIO_SEL_R","SDIO_SEL_W","W","bits","borrow","borrow_mut","from","into","sdio_sel","sdio_sel","try_from","try_into","type_id","INT_R","INT_W","R","STATUS_SPEC","W","bits","borrow","borrow_mut","from","int","int","into","try_from","try_into","type_id","INT_R","INT_W","R","STATUS1_SPEC","W","bits","borrow","borrow_mut","from","int","int","into","try_from","try_into","type_id","R","STATUS1_INT_W1TC_R","STATUS1_INT_W1TC_W","STATUS1_W1TC_SPEC","W","bits","borrow","borrow_mut","from","into","status1_int_w1tc","status1_int_w1tc","try_from","try_into","type_id","R","STATUS1_INT_W1TS_R","STATUS1_INT_W1TS_W","STATUS1_W1TS_SPEC","W","bits","borrow","borrow_mut","from","into","status1_int_w1ts","status1_int_w1ts","try_from","try_into","type_id","R","STATUS_INT_W1TC_R","STATUS_INT_W1TC_W","STATUS_W1TC_SPEC","W","bits","borrow","borrow_mut","from","into","status_int_w1tc","status_int_w1tc","try_from","try_into","type_id","R","STATUS_INT_W1TS_R","STATUS_INT_W1TS_W","STATUS_W1TS_SPEC","W","bits","borrow","borrow_mut","from","into","status_int_w1ts","status_int_w1ts","try_from","try_into","type_id","R","STRAPPING_R","STRAP_SPEC","borrow","borrow_mut","from","into","strapping","try_from","try_into","type_id","CG","MISC","RegisterBlock","SIGMADELTA","VERSION","borrow","borrow_mut","cg","cg","from","into","misc","misc","sigmadelta","sigmadelta","sigmadelta_iter","try_from","try_into","type_id","version","version","CG_SPEC","R","SD_CLK_EN_R","SD_CLK_EN_W","W","bits","borrow","borrow_mut","from","into","sd_clk_en","sd_clk_en","try_from","try_into","type_id","MISC_SPEC","R","SPI_SWAP_R","SPI_SWAP_W","W","bits","borrow","borrow_mut","from","into","spi_swap","spi_swap","try_from","try_into","type_id","R","SD0_IN_R","SD0_IN_W","SD0_PRESCALE_R","SD0_PRESCALE_W","SIGMADELTA_SPEC","W","bits","borrow","borrow_mut","from","into","sd0_in","sd0_in","sd0_prescale","sd0_prescale","try_from","try_into","type_id","R","SD_DATE_R","SD_DATE_W","VERSION_SPEC","W","bits","borrow","borrow_mut","from","into","sd_date","sd_date","try_from","try_into","type_id","CFG_DATA0","CFG_DATA1","CFG_DATA16","CFG_DATA7","CIS_CONF0","CIS_CONF1","CIS_CONF2","CIS_CONF3","CIS_CONF4","CIS_CONF5","CIS_CONF6","CIS_CONF7","DATE","RegisterBlock","borrow","borrow_mut","cfg_data0","cfg_data0","cfg_data1","cfg_data1","cfg_data16","cfg_data16","cfg_data7","cfg_data7","cis_conf0","cis_conf0","cis_conf1","cis_conf1","cis_conf2","cis_conf2","cis_conf3","cis_conf3","cis_conf4","cis_conf4","cis_conf5","cis_conf5","cis_conf6","cis_conf6","cis_conf7","cis_conf7","date","date","from","into","try_from","try_into","type_id","CFG_DATA0_SPEC","DEVICE_ID_FN1_R","DEVICE_ID_FN1_W","R","USER_ID_FN1_R","USER_ID_FN1_W","W","bits","borrow","borrow_mut","device_id_fn1","device_id_fn1","from","into","try_from","try_into","type_id","user_id_fn1","user_id_fn1","CD_DISABLE_R","CFG_DATA1_SPEC","EMP_R","FUNC1_EPS_R","FUNC2_EPS_R","HIGHSPEED_ENABLE_R","HIGHSPEED_ENABLE_W","HIGHSPEED_MODE_R","IOENABLE1_R","IOENABLE2_R","R","SDIO20_CONF0_R","SDIO20_CONF0_W","SDIO20_CONF1_R","SDIO20_CONF1_W","SDIO_CD_ENABLE_R","SDIO_CD_ENABLE_W","SDIO_ENABLE_R","SDIO_ENABLE_W","SDIO_INT_MASK_R","SDIO_INT_MASK_W","SDIO_IOREADY1_R","SDIO_IOREADY1_W","SDIO_IOREADY2_R","SDIO_IOREADY2_W","SDIO_VER_R","SDIO_VER_W","W","bits","borrow","borrow_mut","cd_disable","emp","from","func1_eps","func2_eps","highspeed_enable","highspeed_enable","highspeed_mode","into","ioenable1","ioenable2","sdio20_conf0","sdio20_conf0","sdio20_conf1","sdio20_conf1","sdio_cd_enable","sdio_cd_enable","sdio_enable","sdio_enable","sdio_int_mask","sdio_int_mask","sdio_ioready1","sdio_ioready1","sdio_ioready2","sdio_ioready2","sdio_ver","sdio_ver","try_from","try_into","type_id","CFG_DATA16_SPEC","DEVICE_ID_FN2_R","DEVICE_ID_FN2_W","R","USER_ID_FN2_R","USER_ID_FN2_W","W","bits","borrow","borrow_mut","device_id_fn2","device_id_fn2","from","into","try_from","try_into","type_id","user_id_fn2","user_id_fn2","CFG_DATA7_SPEC","CHIP_STATE_R","CHIP_STATE_W","PIN_STATE_R","PIN_STATE_W","R","SDIO_IOREADY0_R","SDIO_IOREADY0_W","SDIO_RST_R","SDIO_RST_W","W","bits","borrow","borrow_mut","chip_state","chip_state","from","into","pin_state","pin_state","sdio_ioready0","sdio_ioready0","sdio_rst","sdio_rst","try_from","try_into","type_id","CIS_CONF0_SPEC","CIS_CONF_W0_R","CIS_CONF_W0_W","R","W","bits","borrow","borrow_mut","cis_conf_w0","cis_conf_w0","from","into","try_from","try_into","type_id","CIS_CONF1_SPEC","CIS_CONF_W1_R","CIS_CONF_W1_W","R","W","bits","borrow","borrow_mut","cis_conf_w1","cis_conf_w1","from","into","try_from","try_into","type_id","CIS_CONF2_SPEC","CIS_CONF_W2_R","CIS_CONF_W2_W","R","W","bits","borrow","borrow_mut","cis_conf_w2","cis_conf_w2","from","into","try_from","try_into","type_id","CIS_CONF3_SPEC","CIS_CONF_W3_R","CIS_CONF_W3_W","R","W","bits","borrow","borrow_mut","cis_conf_w3","cis_conf_w3","from","into","try_from","try_into","type_id","CIS_CONF4_SPEC","CIS_CONF_W4_R","CIS_CONF_W4_W","R","W","bits","borrow","borrow_mut","cis_conf_w4","cis_conf_w4","from","into","try_from","try_into","type_id","CIS_CONF5_SPEC","CIS_CONF_W5_R","CIS_CONF_W5_W","R","W","bits","borrow","borrow_mut","cis_conf_w5","cis_conf_w5","from","into","try_from","try_into","type_id","CIS_CONF6_SPEC","CIS_CONF_W6_R","CIS_CONF_W6_W","R","W","bits","borrow","borrow_mut","cis_conf_w6","cis_conf_w6","from","into","try_from","try_into","type_id","CIS_CONF7_SPEC","CIS_CONF_W7_R","CIS_CONF_W7_W","R","W","bits","borrow","borrow_mut","cis_conf_w7","cis_conf_w7","from","into","try_from","try_into","type_id","DATE_SPEC","R","SDIO_DATE_R","SDIO_DATE_W","W","bits","borrow","borrow_mut","from","into","sdio_date","sdio_date","try_from","try_into","type_id","COMD","CTR","DATA","DATE","FIFO_CONF","FIFO_START_ADDR","INT_CLR","INT_ENA","INT_RAW","INT_STATUS","RXFIFO_ST","RegisterBlock","SCL_FILTER_CFG","SCL_HIGH_PERIOD","SCL_LOW_PERIOD","SCL_RSTART_SETUP","SCL_START_HOLD","SCL_STOP_HOLD","SCL_STOP_SETUP","SDA_FILTER_CFG","SDA_HOLD","SDA_SAMPLE","SLAVE_ADDR","SR","TO","borrow","borrow_mut","comd","comd","comd_iter","ctr","ctr","data","data","date","date","fifo_conf","fifo_conf","fifo_start_addr","fifo_start_addr","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_status","int_status","into","rxfifo_st","rxfifo_st","scl_filter_cfg","scl_filter_cfg","scl_high_period","scl_high_period","scl_low_period","scl_low_period","scl_rstart_setup","scl_rstart_setup","scl_start_hold","scl_start_hold","scl_stop_hold","scl_stop_hold","scl_stop_setup","scl_stop_setup","sda_filter_cfg","sda_filter_cfg","sda_hold","sda_hold","sda_sample","sda_sample","slave_addr","slave_addr","sr","sr","to","to","try_from","try_into","type_id","COMD_SPEC","COMMAND_DONE_R","COMMAND_DONE_W","COMMAND_R","COMMAND_W","R","W","bits","borrow","borrow_mut","command","command","command_done","command_done","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CTR_SPEC","MS_MODE_R","MS_MODE_W","R","RX_LSB_FIRST_R","RX_LSB_FIRST_W","SAMPLE_SCL_LEVEL_R","SAMPLE_SCL_LEVEL_W","SCL_FORCE_OUT_R","SCL_FORCE_OUT_W","SDA_FORCE_OUT_R","SDA_FORCE_OUT_W","TRANS_START_R","TRANS_START_W","TX_LSB_FIRST_R","TX_LSB_FIRST_W","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","ms_mode","ms_mode","rx_lsb_first","rx_lsb_first","sample_scl_level","sample_scl_level","scl_force_out","scl_force_out","sda_force_out","sda_force_out","trans_start","trans_start","try_from","try_into","tx_lsb_first","tx_lsb_first","type_id","DATA_SPEC","FIFO_RDATA_R","R","borrow","borrow_mut","fifo_rdata","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FIFO_ADDR_CFG_EN_R","FIFO_ADDR_CFG_EN_W","FIFO_CONF_SPEC","NONFIFO_EN_R","NONFIFO_EN_W","NONFIFO_RX_THRES_R","NONFIFO_RX_THRES_W","NONFIFO_TX_THRES_R","NONFIFO_TX_THRES_W","R","RXFIFO_FULL_THRHD_R","RXFIFO_FULL_THRHD_W","RX_FIFO_RST_R","RX_FIFO_RST_W","TXFIFO_EMPTY_THRHD_R","TXFIFO_EMPTY_THRHD_W","TX_FIFO_RST_R","TX_FIFO_RST_W","W","bits","borrow","borrow_mut","fifo_addr_cfg_en","fifo_addr_cfg_en","from","into","nonfifo_en","nonfifo_en","nonfifo_rx_thres","nonfifo_rx_thres","nonfifo_tx_thres","nonfifo_tx_thres","rx_fifo_rst","rx_fifo_rst","rxfifo_full_thrhd","rxfifo_full_thrhd","try_from","try_into","tx_fifo_rst","tx_fifo_rst","txfifo_empty_thrhd","txfifo_empty_thrhd","type_id","FIFO_START_ADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ACK_ERR_INT_CLR_W","ARBITRATION_LOST_INT_CLR_W","END_DETECT_INT_CLR_W","INT_CLR_SPEC","MASTER_TRAN_COMP_INT_CLR_W","RXFIFO_FULL_INT_CLR_W","RXFIFO_OVF_INT_CLR_W","RX_REC_FULL_INT_CLR_W","SLAVE_TRAN_COMP_INT_CLR_W","TIME_OUT_INT_CLR_W","TRANS_COMPLETE_INT_CLR_W","TRANS_START_INT_CLR_W","TXFIFO_EMPTY_INT_CLR_W","TX_SEND_EMPTY_INT_CLR_W","W","ack_err_int_clr","arbitration_lost_int_clr","bits","borrow","borrow_mut","end_detect_int_clr","from","into","master_tran_comp_int_clr","rx_rec_full_int_clr","rxfifo_full_int_clr","rxfifo_ovf_int_clr","slave_tran_comp_int_clr","time_out_int_clr","trans_complete_int_clr","trans_start_int_clr","try_from","try_into","tx_send_empty_int_clr","txfifo_empty_int_clr","type_id","ACK_ERR_INT_ENA_R","ACK_ERR_INT_ENA_W","ARBITRATION_LOST_INT_ENA_R","ARBITRATION_LOST_INT_ENA_W","END_DETECT_INT_ENA_R","END_DETECT_INT_ENA_W","INT_ENA_SPEC","MASTER_TRAN_COMP_INT_ENA_R","MASTER_TRAN_COMP_INT_ENA_W","R","RXFIFO_FULL_INT_ENA_R","RXFIFO_FULL_INT_ENA_W","RXFIFO_OVF_INT_ENA_R","RXFIFO_OVF_INT_ENA_W","RX_REC_FULL_INT_ENA_R","RX_REC_FULL_INT_ENA_W","SLAVE_TRAN_COMP_INT_ENA_R","SLAVE_TRAN_COMP_INT_ENA_W","TIME_OUT_INT_ENA_R","TIME_OUT_INT_ENA_W","TRANS_COMPLETE_INT_ENA_R","TRANS_COMPLETE_INT_ENA_W","TRANS_START_INT_ENA_R","TRANS_START_INT_ENA_W","TXFIFO_EMPTY_INT_ENA_R","TXFIFO_EMPTY_INT_ENA_W","TX_SEND_EMPTY_INT_ENA_R","TX_SEND_EMPTY_INT_ENA_W","W","ack_err_int_ena","ack_err_int_ena","arbitration_lost_int_ena","arbitration_lost_int_ena","bits","borrow","borrow_mut","end_detect_int_ena","end_detect_int_ena","from","into","master_tran_comp_int_ena","master_tran_comp_int_ena","rx_rec_full_int_ena","rx_rec_full_int_ena","rxfifo_full_int_ena","rxfifo_full_int_ena","rxfifo_ovf_int_ena","rxfifo_ovf_int_ena","slave_tran_comp_int_ena","slave_tran_comp_int_ena","time_out_int_ena","time_out_int_ena","trans_complete_int_ena","trans_complete_int_ena","trans_start_int_ena","trans_start_int_ena","try_from","try_into","tx_send_empty_int_ena","tx_send_empty_int_ena","txfifo_empty_int_ena","txfifo_empty_int_ena","type_id","ACK_ERR_INT_RAW_R","ARBITRATION_LOST_INT_RAW_R","END_DETECT_INT_RAW_R","INT_RAW_SPEC","MASTER_TRAN_COMP_INT_RAW_R","R","RXFIFO_FULL_INT_RAW_R","RXFIFO_OVF_INT_RAW_R","RX_REC_FULL_INT_RAW_R","SLAVE_TRAN_COMP_INT_RAW_R","TIME_OUT_INT_RAW_R","TRANS_COMPLETE_INT_RAW_R","TRANS_START_INT_RAW_R","TXFIFO_EMPTY_INT_RAW_R","TX_SEND_EMPTY_INT_RAW_R","ack_err_int_raw","arbitration_lost_int_raw","borrow","borrow_mut","end_detect_int_raw","from","into","master_tran_comp_int_raw","rx_rec_full_int_raw","rxfifo_full_int_raw","rxfifo_ovf_int_raw","slave_tran_comp_int_raw","time_out_int_raw","trans_complete_int_raw","trans_start_int_raw","try_from","try_into","tx_send_empty_int_raw","txfifo_empty_int_raw","type_id","ACK_ERR_INT_ST_R","ARBITRATION_LOST_INT_ST_R","END_DETECT_INT_ST_R","INT_STATUS_SPEC","MASTER_TRAN_COMP_INT_ST_R","R","RXFIFO_FULL_INT_ST_R","RXFIFO_OVF_INT_ST_R","RX_REC_FULL_INT_ST_R","SLAVE_TRAN_COMP_INT_ST_R","TIME_OUT_INT_ST_R","TRANS_COMPLETE_INT_ST_R","TRANS_START_INT_ST_R","TXFIFO_EMPTY_INT_ST_R","TX_SEND_EMPTY_INT_ST_R","ack_err_int_st","arbitration_lost_int_st","borrow","borrow_mut","end_detect_int_st","from","into","master_tran_comp_int_st","rx_rec_full_int_st","rxfifo_full_int_st","rxfifo_ovf_int_st","slave_tran_comp_int_st","time_out_int_st","trans_complete_int_st","trans_start_int_st","try_from","try_into","tx_send_empty_int_st","txfifo_empty_int_st","type_id","R","RXFIFO_END_ADDR_R","RXFIFO_START_ADDR_R","RXFIFO_ST_SPEC","TXFIFO_END_ADDR_R","TXFIFO_START_ADDR_R","borrow","borrow_mut","from","into","rxfifo_end_addr","rxfifo_start_addr","try_from","try_into","txfifo_end_addr","txfifo_start_addr","type_id","R","SCL_FILTER_CFG_SPEC","SCL_FILTER_EN_R","SCL_FILTER_EN_W","SCL_FILTER_THRES_R","SCL_FILTER_THRES_W","W","bits","borrow","borrow_mut","from","into","scl_filter_en","scl_filter_en","scl_filter_thres","scl_filter_thres","try_from","try_into","type_id","R","SCL_HIGH_PERIOD_R","SCL_HIGH_PERIOD_SPEC","SCL_HIGH_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_high_period","scl_high_period","try_from","try_into","type_id","R","SCL_LOW_PERIOD_R","SCL_LOW_PERIOD_SPEC","SCL_LOW_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_low_period","scl_low_period","try_from","try_into","type_id","R","SCL_RSTART_SETUP_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_START_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STOP_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STOP_SETUP_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SDA_FILTER_CFG_SPEC","SDA_FILTER_EN_R","SDA_FILTER_EN_W","SDA_FILTER_THRES_R","SDA_FILTER_THRES_W","W","bits","borrow","borrow_mut","from","into","sda_filter_en","sda_filter_en","sda_filter_thres","sda_filter_thres","try_from","try_into","type_id","R","SDA_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SDA_SAMPLE_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","ADDR_10BIT_EN_R","ADDR_10BIT_EN_W","R","SLAVE_ADDR_R","SLAVE_ADDR_SPEC","SLAVE_ADDR_W","W","addr_10bit_en","addr_10bit_en","bits","borrow","borrow_mut","from","into","slave_addr","slave_addr","try_from","try_into","type_id","ACK_REC_R","ARB_LOST_R","BUS_BUSY_R","BYTE_TRANS_R","R","RXFIFO_CNT_R","SCL_MAIN_STATE_LAST_R","SCL_STATE_LAST_R","SLAVE_ADDRESSED_R","SLAVE_RW_R","SR_SPEC","TIME_OUT_R","TXFIFO_CNT_R","ack_rec","arb_lost","borrow","borrow_mut","bus_busy","byte_trans","from","into","rxfifo_cnt","scl_main_state_last","scl_state_last","slave_addressed","slave_rw","time_out","try_from","try_into","txfifo_cnt","type_id","R","TIME_OUT_R","TIME_OUT_W","TO_SPEC","W","bits","borrow","borrow_mut","from","into","time_out","time_out","try_from","try_into","type_id","AHB_TEST","CLKM_CONF","CONF","CONF1","CONF2","CONF_CHAN","CONF_SIGLE_DATA","CVSD_CONF0","CVSD_CONF1","CVSD_CONF2","DATE","ESCO_CONF0","FIFO_CONF","INFIFO_POP","INLINK_DSCR","INLINK_DSCR_BF0","INLINK_DSCR_BF1","INT_CLR","INT_ENA","INT_RAW","INT_ST","IN_EOF_DES_ADDR","IN_LINK","LC_CONF","LC_HUNG_CONF","LC_STATE0","LC_STATE1","OUTFIFO_PUSH","OUTLINK_DSCR","OUTLINK_DSCR_BF0","OUTLINK_DSCR_BF1","OUT_EOF_BFR_DES_ADDR","OUT_EOF_DES_ADDR","OUT_LINK","PDM_CONF","PDM_FREQ_CONF","PD_CONF","PLC_CONF0","PLC_CONF1","PLC_CONF2","RXEOF_NUM","RegisterBlock","SAMPLE_RATE_CONF","SCO_CONF0","STATE","TIMING","ahb_test","ahb_test","borrow","borrow_mut","clkm_conf","clkm_conf","conf","conf","conf1","conf1","conf2","conf2","conf_chan","conf_chan","conf_sigle_data","conf_sigle_data","cvsd_conf0","cvsd_conf0","cvsd_conf1","cvsd_conf1","cvsd_conf2","cvsd_conf2","date","date","esco_conf0","esco_conf0","fifo_conf","fifo_conf","from","in_eof_des_addr","in_eof_des_addr","in_link","in_link","infifo_pop","infifo_pop","inlink_dscr","inlink_dscr","inlink_dscr_bf0","inlink_dscr_bf0","inlink_dscr_bf1","inlink_dscr_bf1","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","lc_conf","lc_conf","lc_hung_conf","lc_hung_conf","lc_state0","lc_state0","lc_state1","lc_state1","out_eof_bfr_des_addr","out_eof_bfr_des_addr","out_eof_des_addr","out_eof_des_addr","out_link","out_link","outfifo_push","outfifo_push","outlink_dscr","outlink_dscr","outlink_dscr_bf0","outlink_dscr_bf0","outlink_dscr_bf1","outlink_dscr_bf1","pd_conf","pd_conf","pdm_conf","pdm_conf","pdm_freq_conf","pdm_freq_conf","plc_conf0","plc_conf0","plc_conf1","plc_conf1","plc_conf2","plc_conf2","rxeof_num","rxeof_num","sample_rate_conf","sample_rate_conf","sco_conf0","sco_conf0","state","state","timing","timing","try_from","try_into","type_id","AHB_TESTADDR_R","AHB_TESTADDR_W","AHB_TESTMODE_R","AHB_TESTMODE_W","AHB_TEST_SPEC","R","W","ahb_testaddr","ahb_testaddr","ahb_testmode","ahb_testmode","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLKA_ENA_R","CLKA_ENA_W","CLKM_CONF_SPEC","CLKM_DIV_A_R","CLKM_DIV_A_W","CLKM_DIV_B_R","CLKM_DIV_B_W","CLKM_DIV_NUM_R","CLKM_DIV_NUM_W","CLK_EN_R","CLK_EN_W","R","W","bits","borrow","borrow_mut","clk_en","clk_en","clka_ena","clka_ena","clkm_div_a","clkm_div_a","clkm_div_b","clkm_div_b","clkm_div_num","clkm_div_num","from","into","try_from","try_into","type_id","CONF_SPEC","R","RX_FIFO_RESET_R","RX_FIFO_RESET_W","RX_MONO_R","RX_MONO_W","RX_MSB_RIGHT_R","RX_MSB_RIGHT_W","RX_MSB_SHIFT_R","RX_MSB_SHIFT_W","RX_RESET_R","RX_RESET_W","RX_RIGHT_FIRST_R","RX_RIGHT_FIRST_W","RX_SHORT_SYNC_R","RX_SHORT_SYNC_W","RX_SLAVE_MOD_R","RX_SLAVE_MOD_W","RX_START_R","RX_START_W","SIG_LOOPBACK_R","SIG_LOOPBACK_W","TX_FIFO_RESET_R","TX_FIFO_RESET_W","TX_MONO_R","TX_MONO_W","TX_MSB_RIGHT_R","TX_MSB_RIGHT_W","TX_MSB_SHIFT_R","TX_MSB_SHIFT_W","TX_RESET_R","TX_RESET_W","TX_RIGHT_FIRST_R","TX_RIGHT_FIRST_W","TX_SHORT_SYNC_R","TX_SHORT_SYNC_W","TX_SLAVE_MOD_R","TX_SLAVE_MOD_W","TX_START_R","TX_START_W","W","bits","borrow","borrow_mut","from","into","rx_fifo_reset","rx_fifo_reset","rx_mono","rx_mono","rx_msb_right","rx_msb_right","rx_msb_shift","rx_msb_shift","rx_reset","rx_reset","rx_right_first","rx_right_first","rx_short_sync","rx_short_sync","rx_slave_mod","rx_slave_mod","rx_start","rx_start","sig_loopback","sig_loopback","try_from","try_into","tx_fifo_reset","tx_fifo_reset","tx_mono","tx_mono","tx_msb_right","tx_msb_right","tx_msb_shift","tx_msb_shift","tx_reset","tx_reset","tx_right_first","tx_right_first","tx_short_sync","tx_short_sync","tx_slave_mod","tx_slave_mod","tx_start","tx_start","type_id","CONF1_SPEC","R","RX_PCM_BYPASS_R","RX_PCM_BYPASS_W","RX_PCM_CONF_R","RX_PCM_CONF_W","TX_PCM_BYPASS_R","TX_PCM_BYPASS_W","TX_PCM_CONF_R","TX_PCM_CONF_W","TX_STOP_EN_R","TX_STOP_EN_W","TX_ZEROS_RM_EN_R","TX_ZEROS_RM_EN_W","W","bits","borrow","borrow_mut","from","into","rx_pcm_bypass","rx_pcm_bypass","rx_pcm_conf","rx_pcm_conf","try_from","try_into","tx_pcm_bypass","tx_pcm_bypass","tx_pcm_conf","tx_pcm_conf","tx_stop_en","tx_stop_en","tx_zeros_rm_en","tx_zeros_rm_en","type_id","CAMERA_EN_R","CAMERA_EN_W","CONF2_SPEC","DATA_ENABLE_R","DATA_ENABLE_TEST_EN_R","DATA_ENABLE_TEST_EN_W","DATA_ENABLE_W","EXT_ADC_START_EN_R","EXT_ADC_START_EN_W","INTER_VALID_EN_R","INTER_VALID_EN_W","LCD_EN_R","LCD_EN_W","LCD_TX_SDX2_EN_R","LCD_TX_SDX2_EN_W","LCD_TX_WRX2_EN_R","LCD_TX_WRX2_EN_W","R","W","bits","borrow","borrow_mut","camera_en","camera_en","data_enable","data_enable","data_enable_test_en","data_enable_test_en","ext_adc_start_en","ext_adc_start_en","from","inter_valid_en","inter_valid_en","into","lcd_en","lcd_en","lcd_tx_sdx2_en","lcd_tx_sdx2_en","lcd_tx_wrx2_en","lcd_tx_wrx2_en","try_from","try_into","type_id","CONF_CHAN_SPEC","R","RX_CHAN_MOD_R","RX_CHAN_MOD_W","TX_CHAN_MOD_R","TX_CHAN_MOD_W","W","bits","borrow","borrow_mut","from","into","rx_chan_mod","rx_chan_mod","try_from","try_into","tx_chan_mod","tx_chan_mod","type_id","CONF_SIGLE_DATA_SPEC","R","SIGLE_DATA_R","SIGLE_DATA_W","W","bits","borrow","borrow_mut","from","into","sigle_data","sigle_data","try_from","try_into","type_id","CVSD_CONF0_SPEC","CVSD_Y_MAX_R","CVSD_Y_MAX_W","CVSD_Y_MIN_R","CVSD_Y_MIN_W","R","W","bits","borrow","borrow_mut","cvsd_y_max","cvsd_y_max","cvsd_y_min","cvsd_y_min","from","into","try_from","try_into","type_id","CVSD_CONF1_SPEC","CVSD_SIGMA_MAX_R","CVSD_SIGMA_MAX_W","CVSD_SIGMA_MIN_R","CVSD_SIGMA_MIN_W","R","W","bits","borrow","borrow_mut","cvsd_sigma_max","cvsd_sigma_max","cvsd_sigma_min","cvsd_sigma_min","from","into","try_from","try_into","type_id","CVSD_BETA_R","CVSD_BETA_W","CVSD_CONF2_SPEC","CVSD_H_R","CVSD_H_W","CVSD_J_R","CVSD_J_W","CVSD_K_R","CVSD_K_W","R","W","bits","borrow","borrow_mut","cvsd_beta","cvsd_beta","cvsd_h","cvsd_h","cvsd_j","cvsd_j","cvsd_k","cvsd_k","from","into","try_from","try_into","type_id","DATE_SPEC","I2SDATE_R","I2SDATE_W","R","W","bits","borrow","borrow_mut","from","i2sdate","i2sdate","into","try_from","try_into","type_id","CVSD_DEC_RESET_R","CVSD_DEC_RESET_W","CVSD_DEC_START_R","CVSD_DEC_START_W","ESCO_CHAN_MOD_R","ESCO_CHAN_MOD_W","ESCO_CONF0_SPEC","ESCO_CVSD_DEC_PACK_ERR_R","ESCO_CVSD_DEC_PACK_ERR_W","ESCO_CVSD_INF_EN_R","ESCO_CVSD_INF_EN_W","ESCO_CVSD_PACK_LEN_8K_R","ESCO_CVSD_PACK_LEN_8K_W","ESCO_EN_R","ESCO_EN_W","PLC2DMA_EN_R","PLC2DMA_EN_W","PLC_EN_R","PLC_EN_W","R","W","bits","borrow","borrow_mut","cvsd_dec_reset","cvsd_dec_reset","cvsd_dec_start","cvsd_dec_start","esco_chan_mod","esco_chan_mod","esco_cvsd_dec_pack_err","esco_cvsd_dec_pack_err","esco_cvsd_inf_en","esco_cvsd_inf_en","esco_cvsd_pack_len_8k","esco_cvsd_pack_len_8k","esco_en","esco_en","from","into","plc2dma_en","plc2dma_en","plc_en","plc_en","try_from","try_into","type_id","DSCR_EN_R","DSCR_EN_W","FIFO_CONF_SPEC","R","RX_DATA_NUM_R","RX_DATA_NUM_W","RX_FIFO_MOD_FORCE_EN_R","RX_FIFO_MOD_FORCE_EN_W","RX_FIFO_MOD_R","RX_FIFO_MOD_W","TX_DATA_NUM_R","TX_DATA_NUM_W","TX_FIFO_MOD_FORCE_EN_R","TX_FIFO_MOD_FORCE_EN_W","TX_FIFO_MOD_R","TX_FIFO_MOD_W","W","bits","borrow","borrow_mut","dscr_en","dscr_en","from","into","rx_data_num","rx_data_num","rx_fifo_mod","rx_fifo_mod","rx_fifo_mod_force_en","rx_fifo_mod_force_en","try_from","try_into","tx_data_num","tx_data_num","tx_fifo_mod","tx_fifo_mod","tx_fifo_mod_force_en","tx_fifo_mod_force_en","type_id","IN_EOF_DES_ADDR_SPEC","IN_SUC_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_suc_eof_des_addr","into","try_from","try_into","type_id","INLINK_ADDR_R","INLINK_ADDR_W","INLINK_PARK_R","INLINK_RESTART_R","INLINK_RESTART_W","INLINK_START_R","INLINK_START_W","INLINK_STOP_R","INLINK_STOP_W","IN_LINK_SPEC","R","W","bits","borrow","borrow_mut","from","inlink_addr","inlink_addr","inlink_park","inlink_restart","inlink_restart","inlink_start","inlink_start","inlink_stop","inlink_stop","into","try_from","try_into","type_id","INFIFO_POP_R","INFIFO_POP_SPEC","INFIFO_POP_W","INFIFO_RDATA_R","R","W","bits","borrow","borrow_mut","from","infifo_pop","infifo_pop","infifo_rdata","into","try_from","try_into","type_id","INLINK_DSCR_R","INLINK_DSCR_SPEC","R","borrow","borrow_mut","from","inlink_dscr","into","try_from","try_into","type_id","INLINK_DSCR_BF0_R","INLINK_DSCR_BF0_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf0","into","try_from","try_into","type_id","INLINK_DSCR_BF1_R","INLINK_DSCR_BF1_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf1","into","try_from","try_into","type_id","INT_CLR_SPEC","IN_DONE_INT_CLR_W","IN_DSCR_EMPTY_INT_CLR_W","IN_DSCR_ERR_INT_CLR_W","IN_ERR_EOF_INT_CLR_W","IN_SUC_EOF_INT_CLR_W","OUT_DONE_INT_CLR_W","OUT_DSCR_ERR_INT_CLR_W","OUT_EOF_INT_CLR_W","OUT_TOTAL_EOF_INT_CLR_W","PUT_DATA_INT_CLR_W","RX_HUNG_INT_CLR_W","RX_REMPTY_INT_CLR_W","RX_WFULL_INT_CLR_W","TAKE_DATA_INT_CLR_W","TX_HUNG_INT_CLR_W","TX_REMPTY_INT_CLR_W","TX_WFULL_INT_CLR_W","W","bits","borrow","borrow_mut","from","in_done_int_clr","in_dscr_empty_int_clr","in_dscr_err_int_clr","in_err_eof_int_clr","in_suc_eof_int_clr","into","out_done_int_clr","out_dscr_err_int_clr","out_eof_int_clr","out_total_eof_int_clr","put_data_int_clr","rx_hung_int_clr","rx_rempty_int_clr","rx_wfull_int_clr","take_data_int_clr","try_from","try_into","tx_hung_int_clr","tx_rempty_int_clr","tx_wfull_int_clr","type_id","INT_ENA_SPEC","IN_DONE_INT_ENA_R","IN_DONE_INT_ENA_W","IN_DSCR_EMPTY_INT_ENA_R","IN_DSCR_EMPTY_INT_ENA_W","IN_DSCR_ERR_INT_ENA_R","IN_DSCR_ERR_INT_ENA_W","IN_ERR_EOF_INT_ENA_R","IN_ERR_EOF_INT_ENA_W","IN_SUC_EOF_INT_ENA_R","IN_SUC_EOF_INT_ENA_W","OUT_DONE_INT_ENA_R","OUT_DONE_INT_ENA_W","OUT_DSCR_ERR_INT_ENA_R","OUT_DSCR_ERR_INT_ENA_W","OUT_EOF_INT_ENA_R","OUT_EOF_INT_ENA_W","OUT_TOTAL_EOF_INT_ENA_R","OUT_TOTAL_EOF_INT_ENA_W","R","RX_HUNG_INT_ENA_R","RX_HUNG_INT_ENA_W","RX_REMPTY_INT_ENA_R","RX_REMPTY_INT_ENA_W","RX_TAKE_DATA_INT_ENA_R","RX_TAKE_DATA_INT_ENA_W","RX_WFULL_INT_ENA_R","RX_WFULL_INT_ENA_W","TX_HUNG_INT_ENA_R","TX_HUNG_INT_ENA_W","TX_PUT_DATA_INT_ENA_R","TX_PUT_DATA_INT_ENA_W","TX_REMPTY_INT_ENA_R","TX_REMPTY_INT_ENA_W","TX_WFULL_INT_ENA_R","TX_WFULL_INT_ENA_W","W","bits","borrow","borrow_mut","from","in_done_int_ena","in_done_int_ena","in_dscr_empty_int_ena","in_dscr_empty_int_ena","in_dscr_err_int_ena","in_dscr_err_int_ena","in_err_eof_int_ena","in_err_eof_int_ena","in_suc_eof_int_ena","in_suc_eof_int_ena","into","out_done_int_ena","out_done_int_ena","out_dscr_err_int_ena","out_dscr_err_int_ena","out_eof_int_ena","out_eof_int_ena","out_total_eof_int_ena","out_total_eof_int_ena","rx_hung_int_ena","rx_hung_int_ena","rx_rempty_int_ena","rx_rempty_int_ena","rx_take_data_int_ena","rx_take_data_int_ena","rx_wfull_int_ena","rx_wfull_int_ena","try_from","try_into","tx_hung_int_ena","tx_hung_int_ena","tx_put_data_int_ena","tx_put_data_int_ena","tx_rempty_int_ena","tx_rempty_int_ena","tx_wfull_int_ena","tx_wfull_int_ena","type_id","INT_RAW_SPEC","IN_DONE_INT_RAW_R","IN_DSCR_EMPTY_INT_RAW_R","IN_DSCR_ERR_INT_RAW_R","IN_ERR_EOF_INT_RAW_R","IN_SUC_EOF_INT_RAW_R","OUT_DONE_INT_RAW_R","OUT_DSCR_ERR_INT_RAW_R","OUT_EOF_INT_RAW_R","OUT_TOTAL_EOF_INT_RAW_R","R","RX_HUNG_INT_RAW_R","RX_REMPTY_INT_RAW_R","RX_TAKE_DATA_INT_RAW_R","RX_WFULL_INT_RAW_R","TX_HUNG_INT_RAW_R","TX_PUT_DATA_INT_RAW_R","TX_REMPTY_INT_RAW_R","TX_WFULL_INT_RAW_R","borrow","borrow_mut","from","in_done_int_raw","in_dscr_empty_int_raw","in_dscr_err_int_raw","in_err_eof_int_raw","in_suc_eof_int_raw","into","out_done_int_raw","out_dscr_err_int_raw","out_eof_int_raw","out_total_eof_int_raw","rx_hung_int_raw","rx_rempty_int_raw","rx_take_data_int_raw","rx_wfull_int_raw","try_from","try_into","tx_hung_int_raw","tx_put_data_int_raw","tx_rempty_int_raw","tx_wfull_int_raw","type_id","INT_ST_SPEC","IN_DONE_INT_ST_R","IN_DSCR_EMPTY_INT_ST_R","IN_DSCR_ERR_INT_ST_R","IN_ERR_EOF_INT_ST_R","IN_SUC_EOF_INT_ST_R","OUT_DONE_INT_ST_R","OUT_DSCR_ERR_INT_ST_R","OUT_EOF_INT_ST_R","OUT_TOTAL_EOF_INT_ST_R","R","RX_HUNG_INT_ST_R","RX_REMPTY_INT_ST_R","RX_TAKE_DATA_INT_ST_R","RX_WFULL_INT_ST_R","TX_HUNG_INT_ST_R","TX_PUT_DATA_INT_ST_R","TX_REMPTY_INT_ST_R","TX_WFULL_INT_ST_R","borrow","borrow_mut","from","in_done_int_st","in_dscr_empty_int_st","in_dscr_err_int_st","in_err_eof_int_st","in_suc_eof_int_st","into","out_done_int_st","out_dscr_err_int_st","out_eof_int_st","out_total_eof_int_st","rx_hung_int_st","rx_rempty_int_st","rx_take_data_int_st","rx_wfull_int_st","try_from","try_into","tx_hung_int_st","tx_put_data_int_st","tx_rempty_int_st","tx_wfull_int_st","type_id","AHBM_FIFO_RST_R","AHBM_FIFO_RST_W","AHBM_RST_R","AHBM_RST_W","CHECK_OWNER_R","CHECK_OWNER_W","INDSCR_BURST_EN_R","INDSCR_BURST_EN_W","IN_LOOP_TEST_R","IN_LOOP_TEST_W","IN_RST_R","IN_RST_W","LC_CONF_SPEC","MEM_TRANS_EN_R","MEM_TRANS_EN_W","OUTDSCR_BURST_EN_R","OUTDSCR_BURST_EN_W","OUT_AUTO_WRBACK_R","OUT_AUTO_WRBACK_W","OUT_DATA_BURST_EN_R","OUT_DATA_BURST_EN_W","OUT_EOF_MODE_R","OUT_EOF_MODE_W","OUT_LOOP_TEST_R","OUT_LOOP_TEST_W","OUT_NO_RESTART_CLR_R","OUT_NO_RESTART_CLR_W","OUT_RST_R","OUT_RST_W","R","W","ahbm_fifo_rst","ahbm_fifo_rst","ahbm_rst","ahbm_rst","bits","borrow","borrow_mut","check_owner","check_owner","from","in_loop_test","in_loop_test","in_rst","in_rst","indscr_burst_en","indscr_burst_en","into","mem_trans_en","mem_trans_en","out_auto_wrback","out_auto_wrback","out_data_burst_en","out_data_burst_en","out_eof_mode","out_eof_mode","out_loop_test","out_loop_test","out_no_restart_clr","out_no_restart_clr","out_rst","out_rst","outdscr_burst_en","outdscr_burst_en","try_from","try_into","type_id","LC_FIFO_TIMEOUT_ENA_R","LC_FIFO_TIMEOUT_ENA_W","LC_FIFO_TIMEOUT_R","LC_FIFO_TIMEOUT_SHIFT_R","LC_FIFO_TIMEOUT_SHIFT_W","LC_FIFO_TIMEOUT_W","LC_HUNG_CONF_SPEC","R","W","bits","borrow","borrow_mut","from","into","lc_fifo_timeout","lc_fifo_timeout","lc_fifo_timeout_ena","lc_fifo_timeout_ena","lc_fifo_timeout_shift","lc_fifo_timeout_shift","try_from","try_into","type_id","LC_STATE0_R","LC_STATE0_SPEC","R","borrow","borrow_mut","from","into","lc_state0","try_from","try_into","type_id","LC_STATE1_R","LC_STATE1_SPEC","R","borrow","borrow_mut","from","into","lc_state1","try_from","try_into","type_id","OUT_EOF_BFR_DES_ADDR_R","OUT_EOF_BFR_DES_ADDR_SPEC","R","borrow","borrow_mut","from","into","out_eof_bfr_des_addr","try_from","try_into","type_id","OUT_EOF_DES_ADDR_R","OUT_EOF_DES_ADDR_SPEC","R","borrow","borrow_mut","from","into","out_eof_des_addr","try_from","try_into","type_id","OUTLINK_ADDR_R","OUTLINK_ADDR_W","OUTLINK_PARK_R","OUTLINK_RESTART_R","OUTLINK_RESTART_W","OUTLINK_START_R","OUTLINK_START_W","OUTLINK_STOP_R","OUTLINK_STOP_W","OUT_LINK_SPEC","R","W","bits","borrow","borrow_mut","from","into","outlink_addr","outlink_addr","outlink_park","outlink_restart","outlink_restart","outlink_start","outlink_start","outlink_stop","outlink_stop","try_from","try_into","type_id","OUTFIFO_PUSH_R","OUTFIFO_PUSH_SPEC","OUTFIFO_PUSH_W","OUTFIFO_WDATA_R","OUTFIFO_WDATA_W","R","W","bits","borrow","borrow_mut","from","into","outfifo_push","outfifo_push","outfifo_wdata","outfifo_wdata","try_from","try_into","type_id","OUTLINK_DSCR_R","OUTLINK_DSCR_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr","try_from","try_into","type_id","OUTLINK_DSCR_BF0_R","OUTLINK_DSCR_BF0_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf0","try_from","try_into","type_id","OUTLINK_DSCR_BF1_R","OUTLINK_DSCR_BF1_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf1","try_from","try_into","type_id","FIFO_FORCE_PD_R","FIFO_FORCE_PD_W","FIFO_FORCE_PU_R","FIFO_FORCE_PU_W","PD_CONF_SPEC","PLC_MEM_FORCE_PD_R","PLC_MEM_FORCE_PD_W","PLC_MEM_FORCE_PU_R","PLC_MEM_FORCE_PU_W","R","W","bits","borrow","borrow_mut","fifo_force_pd","fifo_force_pd","fifo_force_pu","fifo_force_pu","from","into","plc_mem_force_pd","plc_mem_force_pd","plc_mem_force_pu","plc_mem_force_pu","try_from","try_into","type_id","PCM2PDM_CONV_EN_R","PCM2PDM_CONV_EN_W","PDM2PCM_CONV_EN_R","PDM2PCM_CONV_EN_W","PDM_CONF_SPEC","R","RX_PDM_EN_R","RX_PDM_EN_W","RX_PDM_SINC_DSR_16_EN_R","RX_PDM_SINC_DSR_16_EN_W","TX_PDM_EN_R","TX_PDM_EN_W","TX_PDM_HP_BYPASS_R","TX_PDM_HP_BYPASS_W","TX_PDM_HP_IN_SHIFT_R","TX_PDM_HP_IN_SHIFT_W","TX_PDM_LP_IN_SHIFT_R","TX_PDM_LP_IN_SHIFT_W","TX_PDM_PRESCALE_R","TX_PDM_PRESCALE_W","TX_PDM_SIGMADELTA_IN_SHIFT_R","TX_PDM_SIGMADELTA_IN_SHIFT_W","TX_PDM_SINC_IN_SHIFT_R","TX_PDM_SINC_IN_SHIFT_W","TX_PDM_SINC_OSR2_R","TX_PDM_SINC_OSR2_W","W","bits","borrow","borrow_mut","from","into","pcm2pdm_conv_en","pcm2pdm_conv_en","pdm2pcm_conv_en","pdm2pcm_conv_en","rx_pdm_en","rx_pdm_en","rx_pdm_sinc_dsr_16_en","rx_pdm_sinc_dsr_16_en","try_from","try_into","tx_pdm_en","tx_pdm_en","tx_pdm_hp_bypass","tx_pdm_hp_bypass","tx_pdm_hp_in_shift","tx_pdm_hp_in_shift","tx_pdm_lp_in_shift","tx_pdm_lp_in_shift","tx_pdm_prescale","tx_pdm_prescale","tx_pdm_sigmadelta_in_shift","tx_pdm_sigmadelta_in_shift","tx_pdm_sinc_in_shift","tx_pdm_sinc_in_shift","tx_pdm_sinc_osr2","tx_pdm_sinc_osr2","type_id","PDM_FREQ_CONF_SPEC","R","TX_PDM_FP_R","TX_PDM_FP_W","TX_PDM_FS_R","TX_PDM_FS_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_pdm_fp","tx_pdm_fp","tx_pdm_fs","tx_pdm_fs","type_id","GOOD_PACK_MAX_R","GOOD_PACK_MAX_W","MAX_SLIDE_SAMPLE_R","MAX_SLIDE_SAMPLE_W","N_ERR_SEG_R","N_ERR_SEG_W","N_MIN_ERR_R","N_MIN_ERR_W","PACK_LEN_8K_R","PACK_LEN_8K_W","PLC_CONF0_SPEC","R","SHIFT_RATE_R","SHIFT_RATE_W","W","bits","borrow","borrow_mut","from","good_pack_max","good_pack_max","into","max_slide_sample","max_slide_sample","n_err_seg","n_err_seg","n_min_err","n_min_err","pack_len_8k","pack_len_8k","shift_rate","shift_rate","try_from","try_into","type_id","BAD_CEF_ATTEN_PARA_R","BAD_CEF_ATTEN_PARA_SHIFT_R","BAD_CEF_ATTEN_PARA_SHIFT_W","BAD_CEF_ATTEN_PARA_W","BAD_OLA_WIN2_PARA_R","BAD_OLA_WIN2_PARA_SHIFT_R","BAD_OLA_WIN2_PARA_SHIFT_W","BAD_OLA_WIN2_PARA_W","PLC_CONF1_SPEC","R","SLIDE_WIN_LEN_R","SLIDE_WIN_LEN_W","W","bad_cef_atten_para","bad_cef_atten_para","bad_cef_atten_para_shift","bad_cef_atten_para_shift","bad_ola_win2_para","bad_ola_win2_para","bad_ola_win2_para_shift","bad_ola_win2_para_shift","bits","borrow","borrow_mut","from","into","slide_win_len","slide_win_len","try_from","try_into","type_id","CVSD_SEG_MOD_R","CVSD_SEG_MOD_W","MIN_PERIOD_R","MIN_PERIOD_W","PLC_CONF2_SPEC","R","W","bits","borrow","borrow_mut","cvsd_seg_mod","cvsd_seg_mod","from","into","min_period","min_period","try_from","try_into","type_id","R","RXEOF_NUM_SPEC","RX_EOF_NUM_R","RX_EOF_NUM_W","W","bits","borrow","borrow_mut","from","into","rx_eof_num","rx_eof_num","try_from","try_into","type_id","R","RX_BCK_DIV_NUM_R","RX_BCK_DIV_NUM_W","RX_BITS_MOD_R","RX_BITS_MOD_W","SAMPLE_RATE_CONF_SPEC","TX_BCK_DIV_NUM_R","TX_BCK_DIV_NUM_W","TX_BITS_MOD_R","TX_BITS_MOD_W","W","bits","borrow","borrow_mut","from","into","rx_bck_div_num","rx_bck_div_num","rx_bits_mod","rx_bits_mod","try_from","try_into","tx_bck_div_num","tx_bck_div_num","tx_bits_mod","tx_bits_mod","type_id","CVSD_ENC_RESET_R","CVSD_ENC_RESET_W","CVSD_ENC_START_R","CVSD_ENC_START_W","R","SCO_CONF0_SPEC","SCO_NO_I2S_EN_R","SCO_NO_I2S_EN_W","SCO_WITH_I2S_EN_R","SCO_WITH_I2S_EN_W","W","bits","borrow","borrow_mut","cvsd_enc_reset","cvsd_enc_reset","cvsd_enc_start","cvsd_enc_start","from","into","sco_no_i2s_en","sco_no_i2s_en","sco_with_i2s_en","sco_with_i2s_en","try_from","try_into","type_id","R","RX_FIFO_RESET_BACK_R","STATE_SPEC","TX_FIFO_RESET_BACK_R","TX_IDLE_R","borrow","borrow_mut","from","into","rx_fifo_reset_back","try_from","try_into","tx_fifo_reset_back","tx_idle","type_id","DATA_ENABLE_DELAY_R","DATA_ENABLE_DELAY_W","R","RX_BCK_IN_DELAY_R","RX_BCK_IN_DELAY_W","RX_BCK_OUT_DELAY_R","RX_BCK_OUT_DELAY_W","RX_DSYNC_SW_R","RX_DSYNC_SW_W","RX_SD_IN_DELAY_R","RX_SD_IN_DELAY_W","RX_WS_IN_DELAY_R","RX_WS_IN_DELAY_W","RX_WS_OUT_DELAY_R","RX_WS_OUT_DELAY_W","TIMING_SPEC","TX_BCK_IN_DELAY_R","TX_BCK_IN_DELAY_W","TX_BCK_IN_INV_R","TX_BCK_IN_INV_W","TX_BCK_OUT_DELAY_R","TX_BCK_OUT_DELAY_W","TX_DSYNC_SW_R","TX_DSYNC_SW_W","TX_SD_OUT_DELAY_R","TX_SD_OUT_DELAY_W","TX_WS_IN_DELAY_R","TX_WS_IN_DELAY_W","TX_WS_OUT_DELAY_R","TX_WS_OUT_DELAY_W","W","bits","borrow","borrow_mut","data_enable_delay","data_enable_delay","from","into","rx_bck_in_delay","rx_bck_in_delay","rx_bck_out_delay","rx_bck_out_delay","rx_dsync_sw","rx_dsync_sw","rx_sd_in_delay","rx_sd_in_delay","rx_ws_in_delay","rx_ws_in_delay","rx_ws_out_delay","rx_ws_out_delay","try_from","try_into","tx_bck_in_delay","tx_bck_in_delay","tx_bck_in_inv","tx_bck_in_inv","tx_bck_out_delay","tx_bck_out_delay","tx_dsync_sw","tx_dsync_sw","tx_sd_out_delay","tx_sd_out_delay","tx_ws_in_delay","tx_ws_in_delay","tx_ws_out_delay","tx_ws_out_delay","type_id","GPIO0","GPIO1","GPIO10","GPIO11","GPIO12","GPIO13","GPIO14","GPIO15","GPIO16","GPIO17","GPIO18","GPIO19","GPIO2","GPIO20","GPIO21","GPIO22","GPIO23","GPIO24","GPIO25","GPIO26","GPIO27","GPIO3","GPIO32","GPIO33","GPIO34","GPIO35","GPIO36","GPIO37","GPIO38","GPIO39","GPIO4","GPIO5","GPIO6","GPIO7","GPIO8","GPIO9","PIN_CTRL","RegisterBlock","borrow","borrow_mut","from","gpio0","gpio0","gpio1","gpio1","gpio10","gpio10","gpio11","gpio11","gpio12","gpio12","gpio13","gpio13","gpio14","gpio14","gpio15","gpio15","gpio16","gpio16","gpio17","gpio17","gpio18","gpio18","gpio19","gpio19","gpio2","gpio2","gpio20","gpio20","gpio21","gpio21","gpio22","gpio22","gpio23","gpio23","gpio24","gpio24","gpio25","gpio25","gpio26","gpio26","gpio27","gpio27","gpio3","gpio3","gpio32","gpio32","gpio33","gpio33","gpio34","gpio34","gpio35","gpio35","gpio36","gpio36","gpio37","gpio37","gpio38","gpio38","gpio39","gpio39","gpio4","gpio4","gpio5","gpio5","gpio6","gpio6","gpio7","gpio7","gpio8","gpio8","gpio9","gpio9","into","pin_ctrl","pin_ctrl","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO0_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO1_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO10_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO11_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO12_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO13_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO14_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO15_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO16_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO17_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO18_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO19_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO2_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO20_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO21_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO22_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO23_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO24_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO25_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO26_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO27_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO3_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO32_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO33_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO34_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO35_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO36_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO37_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO38_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO39_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO4_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO5_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO6_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO7_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO8_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO9_SPEC","MCU_DRV_R","MCU_DRV_W","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_drv","mcu_drv","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","CLK1_R","CLK1_W","CLK2_R","CLK2_W","CLK3_R","CLK3_W","PIN_CTRL_SPEC","R","W","bits","borrow","borrow_mut","clk1","clk1","clk2","clk2","clk3","clk3","from","into","try_from","try_into","type_id","CONF","DATE","HSCH_CONF0","HSCH_CONF1","HSCH_DUTY","HSCH_DUTY_R","HSCH_HPOINT","HSTIMER_CONF","HSTIMER_VALUE","INT_CLR","INT_ENA","INT_RAW","INT_ST","LSCH_CONF0","LSCH_CONF1","LSCH_DUTY","LSCH_DUTY_R","LSCH_HPOINT","LSTIMER_CONF","LSTIMER_VALUE","RegisterBlock","borrow","borrow_mut","conf","conf","date","date","from","hsch0_conf0","hsch0_conf1","hsch0_duty","hsch0_duty_r","hsch0_hpoint","hsch1_conf0","hsch1_conf1","hsch1_duty","hsch1_duty_r","hsch1_hpoint","hsch2_conf0","hsch2_conf1","hsch2_duty","hsch2_duty_r","hsch2_hpoint","hsch3_conf0","hsch3_conf1","hsch3_duty","hsch3_duty_r","hsch3_hpoint","hsch4_conf0","hsch4_conf1","hsch4_duty","hsch4_duty_r","hsch4_hpoint","hsch5_conf0","hsch5_conf1","hsch5_duty","hsch5_duty_r","hsch5_hpoint","hsch6_conf0","hsch6_conf1","hsch6_duty","hsch6_duty_r","hsch6_hpoint","hsch7_conf0","hsch7_conf1","hsch7_duty","hsch7_duty_r","hsch7_hpoint","hsch_conf0","hsch_conf0","hsch_conf0_iter","hsch_conf1","hsch_conf1","hsch_conf1_iter","hsch_duty","hsch_duty","hsch_duty_iter","hsch_duty_r","hsch_duty_r","hsch_duty_r_iter","hsch_hpoint","hsch_hpoint","hsch_hpoint_iter","hstimer0_conf","hstimer0_value","hstimer1_conf","hstimer1_value","hstimer2_conf","hstimer2_value","hstimer3_conf","hstimer3_value","hstimer_conf","hstimer_conf","hstimer_conf_iter","hstimer_value","hstimer_value","hstimer_value_iter","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","lsch0_conf0","lsch0_conf1","lsch0_duty","lsch0_duty_r","lsch0_hpoint","lsch1_conf0","lsch1_conf1","lsch1_duty","lsch1_duty_r","lsch1_hpoint","lsch2_conf0","lsch2_conf1","lsch2_duty","lsch2_duty_r","lsch2_hpoint","lsch3_conf0","lsch3_conf1","lsch3_duty","lsch3_duty_r","lsch3_hpoint","lsch4_conf0","lsch4_conf1","lsch4_duty","lsch4_duty_r","lsch4_hpoint","lsch5_conf0","lsch5_conf1","lsch5_duty","lsch5_duty_r","lsch5_hpoint","lsch6_conf0","lsch6_conf1","lsch6_duty","lsch6_duty_r","lsch6_hpoint","lsch7_conf0","lsch7_conf1","lsch7_duty","lsch7_duty_r","lsch7_hpoint","lsch_conf0","lsch_conf0","lsch_conf0_iter","lsch_conf1","lsch_conf1","lsch_conf1_iter","lsch_duty","lsch_duty","lsch_duty_iter","lsch_duty_r","lsch_duty_r","lsch_duty_r_iter","lsch_hpoint","lsch_hpoint","lsch_hpoint_iter","lstimer0_conf","lstimer0_value","lstimer1_conf","lstimer1_value","lstimer2_conf","lstimer2_value","lstimer3_conf","lstimer3_value","lstimer_conf","lstimer_conf","lstimer_conf_iter","lstimer_value","lstimer_value","lstimer_value_iter","try_from","try_into","type_id","APB_CLK_SEL_R","APB_CLK_SEL_W","CONF_SPEC","R","W","apb_clk_sel","apb_clk_sel","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","HSCH_CONF0_SPEC","IDLE_LV_R","IDLE_LV_W","R","SIG_OUT_EN_R","SIG_OUT_EN_W","TIMER_SEL_R","TIMER_SEL_W","W","bits","borrow","borrow_mut","from","idle_lv","idle_lv","into","sig_out_en","sig_out_en","timer_sel","timer_sel","try_from","try_into","type_id","DUTY_CYCLE_R","DUTY_CYCLE_W","DUTY_INC_R","DUTY_INC_W","DUTY_NUM_R","DUTY_NUM_W","DUTY_SCALE_R","DUTY_SCALE_W","DUTY_START_R","DUTY_START_W","HSCH_CONF1_SPEC","R","W","bits","borrow","borrow_mut","duty_cycle","duty_cycle","duty_inc","duty_inc","duty_num","duty_num","duty_scale","duty_scale","duty_start","duty_start","from","into","try_from","try_into","type_id","DUTY_R","DUTY_W","HSCH_DUTY_SPEC","R","W","bits","borrow","borrow_mut","duty","duty","from","into","try_from","try_into","type_id","DUTY_R_R","HSCH_DUTY_R_SPEC","R","borrow","borrow_mut","duty_r","from","into","try_from","try_into","type_id","HPOINT_R","HPOINT_W","HSCH_HPOINT_SPEC","R","W","bits","borrow","borrow_mut","from","hpoint","hpoint","into","try_from","try_into","type_id","DIV_NUM_R","DIV_NUM_W","DUTY_RES_R","DUTY_RES_W","HSTIMER_CONF_SPEC","PAUSE_R","PAUSE_W","R","RST_R","RST_W","TICK_SEL_R","TICK_SEL_W","W","bits","borrow","borrow_mut","div_num","div_num","duty_res","duty_res","from","into","pause","pause","rst","rst","tick_sel","tick_sel","try_from","try_into","type_id","CNT_R","HSTIMER_VALUE_SPEC","R","borrow","borrow_mut","cnt","from","into","try_from","try_into","type_id","DUTY_CHNG_END_HSCH0_INT_CLR_W","DUTY_CHNG_END_HSCH1_INT_CLR_W","DUTY_CHNG_END_HSCH2_INT_CLR_W","DUTY_CHNG_END_HSCH3_INT_CLR_W","DUTY_CHNG_END_HSCH4_INT_CLR_W","DUTY_CHNG_END_HSCH5_INT_CLR_W","DUTY_CHNG_END_HSCH6_INT_CLR_W","DUTY_CHNG_END_HSCH7_INT_CLR_W","DUTY_CHNG_END_LSCH0_INT_CLR_W","DUTY_CHNG_END_LSCH1_INT_CLR_W","DUTY_CHNG_END_LSCH2_INT_CLR_W","DUTY_CHNG_END_LSCH3_INT_CLR_W","DUTY_CHNG_END_LSCH4_INT_CLR_W","DUTY_CHNG_END_LSCH5_INT_CLR_W","DUTY_CHNG_END_LSCH6_INT_CLR_W","DUTY_CHNG_END_LSCH7_INT_CLR_W","HSTIMER0_OVF_INT_CLR_W","HSTIMER1_OVF_INT_CLR_W","HSTIMER2_OVF_INT_CLR_W","HSTIMER3_OVF_INT_CLR_W","INT_CLR_SPEC","LSTIMER0_OVF_INT_CLR_W","LSTIMER1_OVF_INT_CLR_W","LSTIMER2_OVF_INT_CLR_W","LSTIMER3_OVF_INT_CLR_W","W","bits","borrow","borrow_mut","duty_chng_end_hsch0_int_clr","duty_chng_end_hsch1_int_clr","duty_chng_end_hsch2_int_clr","duty_chng_end_hsch3_int_clr","duty_chng_end_hsch4_int_clr","duty_chng_end_hsch5_int_clr","duty_chng_end_hsch6_int_clr","duty_chng_end_hsch7_int_clr","duty_chng_end_lsch0_int_clr","duty_chng_end_lsch1_int_clr","duty_chng_end_lsch2_int_clr","duty_chng_end_lsch3_int_clr","duty_chng_end_lsch4_int_clr","duty_chng_end_lsch5_int_clr","duty_chng_end_lsch6_int_clr","duty_chng_end_lsch7_int_clr","from","hstimer0_ovf_int_clr","hstimer1_ovf_int_clr","hstimer2_ovf_int_clr","hstimer3_ovf_int_clr","into","lstimer0_ovf_int_clr","lstimer1_ovf_int_clr","lstimer2_ovf_int_clr","lstimer3_ovf_int_clr","try_from","try_into","type_id","DUTY_CHNG_END_HSCH0_INT_ENA_R","DUTY_CHNG_END_HSCH0_INT_ENA_W","DUTY_CHNG_END_HSCH1_INT_ENA_R","DUTY_CHNG_END_HSCH1_INT_ENA_W","DUTY_CHNG_END_HSCH2_INT_ENA_R","DUTY_CHNG_END_HSCH2_INT_ENA_W","DUTY_CHNG_END_HSCH3_INT_ENA_R","DUTY_CHNG_END_HSCH3_INT_ENA_W","DUTY_CHNG_END_HSCH4_INT_ENA_R","DUTY_CHNG_END_HSCH4_INT_ENA_W","DUTY_CHNG_END_HSCH5_INT_ENA_R","DUTY_CHNG_END_HSCH5_INT_ENA_W","DUTY_CHNG_END_HSCH6_INT_ENA_R","DUTY_CHNG_END_HSCH6_INT_ENA_W","DUTY_CHNG_END_HSCH7_INT_ENA_R","DUTY_CHNG_END_HSCH7_INT_ENA_W","DUTY_CHNG_END_LSCH0_INT_ENA_R","DUTY_CHNG_END_LSCH0_INT_ENA_W","DUTY_CHNG_END_LSCH1_INT_ENA_R","DUTY_CHNG_END_LSCH1_INT_ENA_W","DUTY_CHNG_END_LSCH2_INT_ENA_R","DUTY_CHNG_END_LSCH2_INT_ENA_W","DUTY_CHNG_END_LSCH3_INT_ENA_R","DUTY_CHNG_END_LSCH3_INT_ENA_W","DUTY_CHNG_END_LSCH4_INT_ENA_R","DUTY_CHNG_END_LSCH4_INT_ENA_W","DUTY_CHNG_END_LSCH5_INT_ENA_R","DUTY_CHNG_END_LSCH5_INT_ENA_W","DUTY_CHNG_END_LSCH6_INT_ENA_R","DUTY_CHNG_END_LSCH6_INT_ENA_W","DUTY_CHNG_END_LSCH7_INT_ENA_R","DUTY_CHNG_END_LSCH7_INT_ENA_W","HSTIMER0_OVF_INT_ENA_R","HSTIMER0_OVF_INT_ENA_W","HSTIMER1_OVF_INT_ENA_R","HSTIMER1_OVF_INT_ENA_W","HSTIMER2_OVF_INT_ENA_R","HSTIMER2_OVF_INT_ENA_W","HSTIMER3_OVF_INT_ENA_R","HSTIMER3_OVF_INT_ENA_W","INT_ENA_SPEC","LSTIMER0_OVF_INT_ENA_R","LSTIMER0_OVF_INT_ENA_W","LSTIMER1_OVF_INT_ENA_R","LSTIMER1_OVF_INT_ENA_W","LSTIMER2_OVF_INT_ENA_R","LSTIMER2_OVF_INT_ENA_W","LSTIMER3_OVF_INT_ENA_R","LSTIMER3_OVF_INT_ENA_W","R","W","bits","borrow","borrow_mut","duty_chng_end_hsch0_int_ena","duty_chng_end_hsch0_int_ena","duty_chng_end_hsch1_int_ena","duty_chng_end_hsch1_int_ena","duty_chng_end_hsch2_int_ena","duty_chng_end_hsch2_int_ena","duty_chng_end_hsch3_int_ena","duty_chng_end_hsch3_int_ena","duty_chng_end_hsch4_int_ena","duty_chng_end_hsch4_int_ena","duty_chng_end_hsch5_int_ena","duty_chng_end_hsch5_int_ena","duty_chng_end_hsch6_int_ena","duty_chng_end_hsch6_int_ena","duty_chng_end_hsch7_int_ena","duty_chng_end_hsch7_int_ena","duty_chng_end_lsch0_int_ena","duty_chng_end_lsch0_int_ena","duty_chng_end_lsch1_int_ena","duty_chng_end_lsch1_int_ena","duty_chng_end_lsch2_int_ena","duty_chng_end_lsch2_int_ena","duty_chng_end_lsch3_int_ena","duty_chng_end_lsch3_int_ena","duty_chng_end_lsch4_int_ena","duty_chng_end_lsch4_int_ena","duty_chng_end_lsch5_int_ena","duty_chng_end_lsch5_int_ena","duty_chng_end_lsch6_int_ena","duty_chng_end_lsch6_int_ena","duty_chng_end_lsch7_int_ena","duty_chng_end_lsch7_int_ena","from","hstimer0_ovf_int_ena","hstimer0_ovf_int_ena","hstimer1_ovf_int_ena","hstimer1_ovf_int_ena","hstimer2_ovf_int_ena","hstimer2_ovf_int_ena","hstimer3_ovf_int_ena","hstimer3_ovf_int_ena","into","lstimer0_ovf_int_ena","lstimer0_ovf_int_ena","lstimer1_ovf_int_ena","lstimer1_ovf_int_ena","lstimer2_ovf_int_ena","lstimer2_ovf_int_ena","lstimer3_ovf_int_ena","lstimer3_ovf_int_ena","try_from","try_into","type_id","DUTY_CHNG_END_HSCH0_INT_RAW_R","DUTY_CHNG_END_HSCH1_INT_RAW_R","DUTY_CHNG_END_HSCH2_INT_RAW_R","DUTY_CHNG_END_HSCH3_INT_RAW_R","DUTY_CHNG_END_HSCH4_INT_RAW_R","DUTY_CHNG_END_HSCH5_INT_RAW_R","DUTY_CHNG_END_HSCH6_INT_RAW_R","DUTY_CHNG_END_HSCH7_INT_RAW_R","DUTY_CHNG_END_LSCH0_INT_RAW_R","DUTY_CHNG_END_LSCH1_INT_RAW_R","DUTY_CHNG_END_LSCH2_INT_RAW_R","DUTY_CHNG_END_LSCH3_INT_RAW_R","DUTY_CHNG_END_LSCH4_INT_RAW_R","DUTY_CHNG_END_LSCH5_INT_RAW_R","DUTY_CHNG_END_LSCH6_INT_RAW_R","DUTY_CHNG_END_LSCH7_INT_RAW_R","HSTIMER0_OVF_INT_RAW_R","HSTIMER1_OVF_INT_RAW_R","HSTIMER2_OVF_INT_RAW_R","HSTIMER3_OVF_INT_RAW_R","INT_RAW_SPEC","LSTIMER0_OVF_INT_RAW_R","LSTIMER1_OVF_INT_RAW_R","LSTIMER2_OVF_INT_RAW_R","LSTIMER3_OVF_INT_RAW_R","R","borrow","borrow_mut","duty_chng_end_hsch0_int_raw","duty_chng_end_hsch1_int_raw","duty_chng_end_hsch2_int_raw","duty_chng_end_hsch3_int_raw","duty_chng_end_hsch4_int_raw","duty_chng_end_hsch5_int_raw","duty_chng_end_hsch6_int_raw","duty_chng_end_hsch7_int_raw","duty_chng_end_lsch0_int_raw","duty_chng_end_lsch1_int_raw","duty_chng_end_lsch2_int_raw","duty_chng_end_lsch3_int_raw","duty_chng_end_lsch4_int_raw","duty_chng_end_lsch5_int_raw","duty_chng_end_lsch6_int_raw","duty_chng_end_lsch7_int_raw","from","hstimer0_ovf_int_raw","hstimer1_ovf_int_raw","hstimer2_ovf_int_raw","hstimer3_ovf_int_raw","into","lstimer0_ovf_int_raw","lstimer1_ovf_int_raw","lstimer2_ovf_int_raw","lstimer3_ovf_int_raw","try_from","try_into","type_id","DUTY_CHNG_END_HSCH0_INT_ST_R","DUTY_CHNG_END_HSCH1_INT_ST_R","DUTY_CHNG_END_HSCH2_INT_ST_R","DUTY_CHNG_END_HSCH3_INT_ST_R","DUTY_CHNG_END_HSCH4_INT_ST_R","DUTY_CHNG_END_HSCH5_INT_ST_R","DUTY_CHNG_END_HSCH6_INT_ST_R","DUTY_CHNG_END_HSCH7_INT_ST_R","DUTY_CHNG_END_LSCH0_INT_ST_R","DUTY_CHNG_END_LSCH1_INT_ST_R","DUTY_CHNG_END_LSCH2_INT_ST_R","DUTY_CHNG_END_LSCH3_INT_ST_R","DUTY_CHNG_END_LSCH4_INT_ST_R","DUTY_CHNG_END_LSCH5_INT_ST_R","DUTY_CHNG_END_LSCH6_INT_ST_R","DUTY_CHNG_END_LSCH7_INT_ST_R","HSTIMER0_OVF_INT_ST_R","HSTIMER1_OVF_INT_ST_R","HSTIMER2_OVF_INT_ST_R","HSTIMER3_OVF_INT_ST_R","INT_ST_SPEC","LSTIMER0_OVF_INT_ST_R","LSTIMER1_OVF_INT_ST_R","LSTIMER2_OVF_INT_ST_R","LSTIMER3_OVF_INT_ST_R","R","borrow","borrow_mut","duty_chng_end_hsch0_int_st","duty_chng_end_hsch1_int_st","duty_chng_end_hsch2_int_st","duty_chng_end_hsch3_int_st","duty_chng_end_hsch4_int_st","duty_chng_end_hsch5_int_st","duty_chng_end_hsch6_int_st","duty_chng_end_hsch7_int_st","duty_chng_end_lsch0_int_st","duty_chng_end_lsch1_int_st","duty_chng_end_lsch2_int_st","duty_chng_end_lsch3_int_st","duty_chng_end_lsch4_int_st","duty_chng_end_lsch5_int_st","duty_chng_end_lsch6_int_st","duty_chng_end_lsch7_int_st","from","hstimer0_ovf_int_st","hstimer1_ovf_int_st","hstimer2_ovf_int_st","hstimer3_ovf_int_st","into","lstimer0_ovf_int_st","lstimer1_ovf_int_st","lstimer2_ovf_int_st","lstimer3_ovf_int_st","try_from","try_into","type_id","IDLE_LV_R","IDLE_LV_W","LSCH_CONF0_SPEC","PARA_UP_R","PARA_UP_W","R","SIG_OUT_EN_R","SIG_OUT_EN_W","TIMER_SEL_R","TIMER_SEL_W","W","bits","borrow","borrow_mut","from","idle_lv","idle_lv","into","para_up","para_up","sig_out_en","sig_out_en","timer_sel","timer_sel","try_from","try_into","type_id","DUTY_CYCLE_R","DUTY_CYCLE_W","DUTY_INC_R","DUTY_INC_W","DUTY_NUM_R","DUTY_NUM_W","DUTY_SCALE_R","DUTY_SCALE_W","DUTY_START_R","DUTY_START_W","LSCH_CONF1_SPEC","R","W","bits","borrow","borrow_mut","duty_cycle","duty_cycle","duty_inc","duty_inc","duty_num","duty_num","duty_scale","duty_scale","duty_start","duty_start","from","into","try_from","try_into","type_id","DUTY_R","DUTY_W","LSCH_DUTY_SPEC","R","W","bits","borrow","borrow_mut","duty","duty","from","into","try_from","try_into","type_id","DUTY_R_R","LSCH_DUTY_R_SPEC","R","borrow","borrow_mut","duty_r","from","into","try_from","try_into","type_id","HPOINT_R","HPOINT_W","LSCH_HPOINT_SPEC","R","W","bits","borrow","borrow_mut","from","hpoint","hpoint","into","try_from","try_into","type_id","DIV_NUM_R","DIV_NUM_W","DUTY_RES_R","DUTY_RES_W","LSTIMER_CONF_SPEC","PARA_UP_R","PARA_UP_W","PAUSE_R","PAUSE_W","R","RST_R","RST_W","TICK_SEL_R","TICK_SEL_W","W","bits","borrow","borrow_mut","div_num","div_num","duty_res","duty_res","from","into","para_up","para_up","pause","pause","rst","rst","tick_sel","tick_sel","try_from","try_into","type_id","CNT_R","LSTIMER_VALUE_SPEC","R","borrow","borrow_mut","cnt","from","into","try_from","try_into","type_id","CAP_CH0","CAP_CH0_CFG","CAP_CH1","CAP_CH1_CFG","CAP_CH2","CAP_CH2_CFG","CAP_STATUS","CAP_TIMER_CFG","CAP_TIMER_PHASE","CARRIER0_CFG","CARRIER1_CFG","CARRIER2_CFG","CLK","CLK_CFG","DT0_CFG","DT0_FED_CFG","DT0_RED_CFG","DT1_CFG","DT1_FED_CFG","DT1_RED_CFG","DT2_CFG","DT2_FED_CFG","DT2_RED_CFG","FAULT_DETECT","FH0_CFG0","FH0_CFG1","FH0_STATUS","FH1_CFG0","FH1_CFG1","FH1_STATUS","FH2_CFG0","FH2_CFG1","FH2_STATUS","GEN0_A","GEN0_B","GEN0_CFG0","GEN0_FORCE","GEN0_STMP_CFG","GEN0_TSTMP_A","GEN0_TSTMP_B","GEN1_A","GEN1_B","GEN1_CFG0","GEN1_FORCE","GEN1_STMP_CFG","GEN1_TSTMP_A","GEN1_TSTMP_B","GEN2_A","GEN2_B","GEN2_CFG0","GEN2_FORCE","GEN2_STMP_CFG","GEN2_TSTMP_A","GEN2_TSTMP_B","INT_CLR","INT_ENA","INT_RAW","INT_ST","OPERATOR_TIMERSEL","RegisterBlock","TIMER0_CFG0","TIMER0_CFG1","TIMER0_STATUS","TIMER0_SYNC","TIMER1_CFG0","TIMER1_CFG1","TIMER1_STATUS","TIMER1_SYNC","TIMER2_CFG0","TIMER2_CFG1","TIMER2_STATUS","TIMER2_SYNC","TIMER_SYNCI_CFG","UPDATE_CFG","VERSION","borrow","borrow_mut","cap_ch0","cap_ch0","cap_ch0_cfg","cap_ch0_cfg","cap_ch1","cap_ch1","cap_ch1_cfg","cap_ch1_cfg","cap_ch2","cap_ch2","cap_ch2_cfg","cap_ch2_cfg","cap_status","cap_status","cap_timer_cfg","cap_timer_cfg","cap_timer_phase","cap_timer_phase","carrier0_cfg","carrier0_cfg","carrier1_cfg","carrier1_cfg","carrier2_cfg","carrier2_cfg","clk","clk","clk_cfg","clk_cfg","dt0_cfg","dt0_cfg","dt0_fed_cfg","dt0_fed_cfg","dt0_red_cfg","dt0_red_cfg","dt1_cfg","dt1_cfg","dt1_fed_cfg","dt1_fed_cfg","dt1_red_cfg","dt1_red_cfg","dt2_cfg","dt2_cfg","dt2_fed_cfg","dt2_fed_cfg","dt2_red_cfg","dt2_red_cfg","fault_detect","fault_detect","fh0_cfg0","fh0_cfg0","fh0_cfg1","fh0_cfg1","fh0_status","fh0_status","fh1_cfg0","fh1_cfg0","fh1_cfg1","fh1_cfg1","fh1_status","fh1_status","fh2_cfg0","fh2_cfg0","fh2_cfg1","fh2_cfg1","fh2_status","fh2_status","from","gen0_a","gen0_a","gen0_b","gen0_b","gen0_cfg0","gen0_cfg0","gen0_force","gen0_force","gen0_stmp_cfg","gen0_stmp_cfg","gen0_tstmp_a","gen0_tstmp_a","gen0_tstmp_b","gen0_tstmp_b","gen1_a","gen1_a","gen1_b","gen1_b","gen1_cfg0","gen1_cfg0","gen1_force","gen1_force","gen1_stmp_cfg","gen1_stmp_cfg","gen1_tstmp_a","gen1_tstmp_a","gen1_tstmp_b","gen1_tstmp_b","gen2_a","gen2_a","gen2_b","gen2_b","gen2_cfg0","gen2_cfg0","gen2_force","gen2_force","gen2_stmp_cfg","gen2_stmp_cfg","gen2_tstmp_a","gen2_tstmp_a","gen2_tstmp_b","gen2_tstmp_b","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","operator_timersel","operator_timersel","timer0_cfg0","timer0_cfg0","timer0_cfg1","timer0_cfg1","timer0_status","timer0_status","timer0_sync","timer0_sync","timer1_cfg0","timer1_cfg0","timer1_cfg1","timer1_cfg1","timer1_status","timer1_status","timer1_sync","timer1_sync","timer2_cfg0","timer2_cfg0","timer2_cfg1","timer2_cfg1","timer2_status","timer2_status","timer2_sync","timer2_sync","timer_synci_cfg","timer_synci_cfg","try_from","try_into","type_id","update_cfg","update_cfg","version","version","CAP0_VALUE_R","CAP_CH0_SPEC","R","borrow","borrow_mut","cap0_value","from","into","try_from","try_into","type_id","CAP0_EN_R","CAP0_EN_W","CAP0_IN_INVERT_R","CAP0_IN_INVERT_W","CAP0_MODE_R","CAP0_MODE_W","CAP0_PRESCALE_R","CAP0_PRESCALE_W","CAP0_SW_W","CAP_CH0_CFG_SPEC","R","W","bits","borrow","borrow_mut","cap0_en","cap0_en","cap0_in_invert","cap0_in_invert","cap0_mode","cap0_mode","cap0_prescale","cap0_prescale","cap0_sw","from","into","try_from","try_into","type_id","CAP1_VALUE_R","CAP_CH1_SPEC","R","borrow","borrow_mut","cap1_value","from","into","try_from","try_into","type_id","CAP1_EN_R","CAP1_EN_W","CAP1_IN_INVERT_R","CAP1_IN_INVERT_W","CAP1_MODE_R","CAP1_MODE_W","CAP1_PRESCALE_R","CAP1_PRESCALE_W","CAP1_SW_W","CAP_CH1_CFG_SPEC","R","W","bits","borrow","borrow_mut","cap1_en","cap1_en","cap1_in_invert","cap1_in_invert","cap1_mode","cap1_mode","cap1_prescale","cap1_prescale","cap1_sw","from","into","try_from","try_into","type_id","CAP2_VALUE_R","CAP_CH2_SPEC","R","borrow","borrow_mut","cap2_value","from","into","try_from","try_into","type_id","CAP2_EN_R","CAP2_EN_W","CAP2_IN_INVERT_R","CAP2_IN_INVERT_W","CAP2_MODE_R","CAP2_MODE_W","CAP2_PRESCALE_R","CAP2_PRESCALE_W","CAP2_SW_W","CAP_CH2_CFG_SPEC","R","W","bits","borrow","borrow_mut","cap2_en","cap2_en","cap2_in_invert","cap2_in_invert","cap2_mode","cap2_mode","cap2_prescale","cap2_prescale","cap2_sw","from","into","try_from","try_into","type_id","CAP0_EDGE_R","CAP1_EDGE_R","CAP2_EDGE_R","CAP_STATUS_SPEC","R","borrow","borrow_mut","cap0_edge","cap1_edge","cap2_edge","from","into","try_from","try_into","type_id","CAP_SYNCI_EN_R","CAP_SYNCI_EN_W","CAP_SYNCI_SEL_R","CAP_SYNCI_SEL_W","CAP_SYNC_SW_W","CAP_TIMER_CFG_SPEC","CAP_TIMER_EN_R","CAP_TIMER_EN_W","R","W","bits","borrow","borrow_mut","cap_sync_sw","cap_synci_en","cap_synci_en","cap_synci_sel","cap_synci_sel","cap_timer_en","cap_timer_en","from","into","try_from","try_into","type_id","CAP_TIMER_PHASE_R","CAP_TIMER_PHASE_SPEC","CAP_TIMER_PHASE_W","R","W","bits","borrow","borrow_mut","cap_timer_phase","cap_timer_phase","from","into","try_from","try_into","type_id","CARRIER0_CFG_SPEC","CARRIER0_DUTY_R","CARRIER0_DUTY_W","CARRIER0_EN_R","CARRIER0_EN_W","CARRIER0_IN_INVERT_R","CARRIER0_IN_INVERT_W","CARRIER0_OSHTWTH_R","CARRIER0_OSHTWTH_W","CARRIER0_OUT_INVERT_R","CARRIER0_OUT_INVERT_W","CARRIER0_PRESCALE_R","CARRIER0_PRESCALE_W","R","W","bits","borrow","borrow_mut","carrier0_duty","carrier0_duty","carrier0_en","carrier0_en","carrier0_in_invert","carrier0_in_invert","carrier0_oshtwth","carrier0_oshtwth","carrier0_out_invert","carrier0_out_invert","carrier0_prescale","carrier0_prescale","from","into","try_from","try_into","type_id","CARRIER1_CFG_SPEC","CARRIER1_DUTY_R","CARRIER1_DUTY_W","CARRIER1_EN_R","CARRIER1_EN_W","CARRIER1_IN_INVERT_R","CARRIER1_IN_INVERT_W","CARRIER1_OSHTWTH_R","CARRIER1_OSHTWTH_W","CARRIER1_OUT_INVERT_R","CARRIER1_OUT_INVERT_W","CARRIER1_PRESCALE_R","CARRIER1_PRESCALE_W","R","W","bits","borrow","borrow_mut","carrier1_duty","carrier1_duty","carrier1_en","carrier1_en","carrier1_in_invert","carrier1_in_invert","carrier1_oshtwth","carrier1_oshtwth","carrier1_out_invert","carrier1_out_invert","carrier1_prescale","carrier1_prescale","from","into","try_from","try_into","type_id","CARRIER2_CFG_SPEC","CARRIER2_DUTY_R","CARRIER2_DUTY_W","CARRIER2_EN_R","CARRIER2_EN_W","CARRIER2_IN_INVERT_R","CARRIER2_IN_INVERT_W","CARRIER2_OSHTWTH_R","CARRIER2_OSHTWTH_W","CARRIER2_OUT_INVERT_R","CARRIER2_OUT_INVERT_W","CARRIER2_PRESCALE_R","CARRIER2_PRESCALE_W","R","W","bits","borrow","borrow_mut","carrier2_duty","carrier2_duty","carrier2_en","carrier2_en","carrier2_in_invert","carrier2_in_invert","carrier2_oshtwth","carrier2_oshtwth","carrier2_out_invert","carrier2_out_invert","carrier2_prescale","carrier2_prescale","from","into","try_from","try_into","type_id","CLK_SPEC","EN_R","EN_W","R","W","bits","borrow","borrow_mut","en","en","from","into","try_from","try_into","type_id","CLK_CFG_SPEC","CLK_PRESCALE_R","CLK_PRESCALE_W","R","W","bits","borrow","borrow_mut","clk_prescale","clk_prescale","from","into","try_from","try_into","type_id","DT0_A_OUTBYPASS_R","DT0_A_OUTBYPASS_W","DT0_A_OUTSWAP_R","DT0_A_OUTSWAP_W","DT0_B_OUTBYPASS_R","DT0_B_OUTBYPASS_W","DT0_B_OUTSWAP_R","DT0_B_OUTSWAP_W","DT0_CFG_SPEC","DT0_CLK_SEL_R","DT0_CLK_SEL_W","DT0_DEB_MODE_R","DT0_DEB_MODE_W","DT0_FED_INSEL_R","DT0_FED_INSEL_W","DT0_FED_OUTINVERT_R","DT0_FED_OUTINVERT_W","DT0_FED_UPMETHOD_R","DT0_FED_UPMETHOD_W","DT0_RED_INSEL_R","DT0_RED_INSEL_W","DT0_RED_OUTINVERT_R","DT0_RED_OUTINVERT_W","DT0_RED_UPMETHOD_R","DT0_RED_UPMETHOD_W","R","W","bits","borrow","borrow_mut","dt0_a_outbypass","dt0_a_outbypass","dt0_a_outswap","dt0_a_outswap","dt0_b_outbypass","dt0_b_outbypass","dt0_b_outswap","dt0_b_outswap","dt0_clk_sel","dt0_clk_sel","dt0_deb_mode","dt0_deb_mode","dt0_fed_insel","dt0_fed_insel","dt0_fed_outinvert","dt0_fed_outinvert","dt0_fed_upmethod","dt0_fed_upmethod","dt0_red_insel","dt0_red_insel","dt0_red_outinvert","dt0_red_outinvert","dt0_red_upmethod","dt0_red_upmethod","from","into","try_from","try_into","type_id","DT0_FED_CFG_SPEC","DT0_FED_R","DT0_FED_W","R","W","bits","borrow","borrow_mut","dt0_fed","dt0_fed","from","into","try_from","try_into","type_id","DT0_RED_CFG_SPEC","DT0_RED_R","DT0_RED_W","R","W","bits","borrow","borrow_mut","dt0_red","dt0_red","from","into","try_from","try_into","type_id","DT1_A_OUTBYPASS_R","DT1_A_OUTBYPASS_W","DT1_A_OUTSWAP_R","DT1_A_OUTSWAP_W","DT1_B_OUTBYPASS_R","DT1_B_OUTBYPASS_W","DT1_B_OUTSWAP_R","DT1_B_OUTSWAP_W","DT1_CFG_SPEC","DT1_CLK_SEL_R","DT1_CLK_SEL_W","DT1_DEB_MODE_R","DT1_DEB_MODE_W","DT1_FED_INSEL_R","DT1_FED_INSEL_W","DT1_FED_OUTINVERT_R","DT1_FED_OUTINVERT_W","DT1_FED_UPMETHOD_R","DT1_FED_UPMETHOD_W","DT1_RED_INSEL_R","DT1_RED_INSEL_W","DT1_RED_OUTINVERT_R","DT1_RED_OUTINVERT_W","DT1_RED_UPMETHOD_R","DT1_RED_UPMETHOD_W","R","W","bits","borrow","borrow_mut","dt1_a_outbypass","dt1_a_outbypass","dt1_a_outswap","dt1_a_outswap","dt1_b_outbypass","dt1_b_outbypass","dt1_b_outswap","dt1_b_outswap","dt1_clk_sel","dt1_clk_sel","dt1_deb_mode","dt1_deb_mode","dt1_fed_insel","dt1_fed_insel","dt1_fed_outinvert","dt1_fed_outinvert","dt1_fed_upmethod","dt1_fed_upmethod","dt1_red_insel","dt1_red_insel","dt1_red_outinvert","dt1_red_outinvert","dt1_red_upmethod","dt1_red_upmethod","from","into","try_from","try_into","type_id","DT1_FED_CFG_SPEC","DT1_FED_R","DT1_FED_W","R","W","bits","borrow","borrow_mut","dt1_fed","dt1_fed","from","into","try_from","try_into","type_id","DT1_RED_CFG_SPEC","DT1_RED_R","DT1_RED_W","R","W","bits","borrow","borrow_mut","dt1_red","dt1_red","from","into","try_from","try_into","type_id","DT2_A_OUTBYPASS_R","DT2_A_OUTBYPASS_W","DT2_A_OUTSWAP_R","DT2_A_OUTSWAP_W","DT2_B_OUTBYPASS_R","DT2_B_OUTBYPASS_W","DT2_B_OUTSWAP_R","DT2_B_OUTSWAP_W","DT2_CFG_SPEC","DT2_CLK_SEL_R","DT2_CLK_SEL_W","DT2_DEB_MODE_R","DT2_DEB_MODE_W","DT2_FED_INSEL_R","DT2_FED_INSEL_W","DT2_FED_OUTINVERT_R","DT2_FED_OUTINVERT_W","DT2_FED_UPMETHOD_R","DT2_FED_UPMETHOD_W","DT2_RED_INSEL_R","DT2_RED_INSEL_W","DT2_RED_OUTINVERT_R","DT2_RED_OUTINVERT_W","DT2_RED_UPMETHOD_R","DT2_RED_UPMETHOD_W","R","W","bits","borrow","borrow_mut","dt2_a_outbypass","dt2_a_outbypass","dt2_a_outswap","dt2_a_outswap","dt2_b_outbypass","dt2_b_outbypass","dt2_b_outswap","dt2_b_outswap","dt2_clk_sel","dt2_clk_sel","dt2_deb_mode","dt2_deb_mode","dt2_fed_insel","dt2_fed_insel","dt2_fed_outinvert","dt2_fed_outinvert","dt2_fed_upmethod","dt2_fed_upmethod","dt2_red_insel","dt2_red_insel","dt2_red_outinvert","dt2_red_outinvert","dt2_red_upmethod","dt2_red_upmethod","from","into","try_from","try_into","type_id","DT2_FED_CFG_SPEC","DT2_FED_R","DT2_FED_W","R","W","bits","borrow","borrow_mut","dt2_fed","dt2_fed","from","into","try_from","try_into","type_id","DT2_RED_CFG_SPEC","DT2_RED_R","DT2_RED_W","R","W","bits","borrow","borrow_mut","dt2_red","dt2_red","from","into","try_from","try_into","type_id","EVENT_F0_R","EVENT_F1_R","EVENT_F2_R","F0_EN_R","F0_EN_W","F0_POLE_R","F0_POLE_W","F1_EN_R","F1_EN_W","F1_POLE_R","F1_POLE_W","F2_EN_R","F2_EN_W","F2_POLE_R","F2_POLE_W","FAULT_DETECT_SPEC","R","W","bits","borrow","borrow_mut","event_f0","event_f1","event_f2","f0_en","f0_en","f0_pole","f0_pole","f1_en","f1_en","f1_pole","f1_pole","f2_en","f2_en","f2_pole","f2_pole","from","into","try_from","try_into","type_id","FH0_A_CBC_D_R","FH0_A_CBC_D_W","FH0_A_CBC_U_R","FH0_A_CBC_U_W","FH0_A_OST_D_R","FH0_A_OST_D_W","FH0_A_OST_U_R","FH0_A_OST_U_W","FH0_B_CBC_D_R","FH0_B_CBC_D_W","FH0_B_CBC_U_R","FH0_B_CBC_U_W","FH0_B_OST_D_R","FH0_B_OST_D_W","FH0_B_OST_U_R","FH0_B_OST_U_W","FH0_CFG0_SPEC","FH0_F0_CBC_R","FH0_F0_CBC_W","FH0_F0_OST_R","FH0_F0_OST_W","FH0_F1_CBC_R","FH0_F1_CBC_W","FH0_F1_OST_R","FH0_F1_OST_W","FH0_F2_CBC_R","FH0_F2_CBC_W","FH0_F2_OST_R","FH0_F2_OST_W","FH0_SW_CBC_R","FH0_SW_CBC_W","FH0_SW_OST_R","FH0_SW_OST_W","R","W","bits","borrow","borrow_mut","fh0_a_cbc_d","fh0_a_cbc_d","fh0_a_cbc_u","fh0_a_cbc_u","fh0_a_ost_d","fh0_a_ost_d","fh0_a_ost_u","fh0_a_ost_u","fh0_b_cbc_d","fh0_b_cbc_d","fh0_b_cbc_u","fh0_b_cbc_u","fh0_b_ost_d","fh0_b_ost_d","fh0_b_ost_u","fh0_b_ost_u","fh0_f0_cbc","fh0_f0_cbc","fh0_f0_ost","fh0_f0_ost","fh0_f1_cbc","fh0_f1_cbc","fh0_f1_ost","fh0_f1_ost","fh0_f2_cbc","fh0_f2_cbc","fh0_f2_ost","fh0_f2_ost","fh0_sw_cbc","fh0_sw_cbc","fh0_sw_ost","fh0_sw_ost","from","into","try_from","try_into","type_id","FH0_CBCPULSE_R","FH0_CBCPULSE_W","FH0_CFG1_SPEC","FH0_CLR_OST_R","FH0_CLR_OST_W","FH0_FORCE_CBC_R","FH0_FORCE_CBC_W","FH0_FORCE_OST_R","FH0_FORCE_OST_W","R","W","bits","borrow","borrow_mut","fh0_cbcpulse","fh0_cbcpulse","fh0_clr_ost","fh0_clr_ost","fh0_force_cbc","fh0_force_cbc","fh0_force_ost","fh0_force_ost","from","into","try_from","try_into","type_id","FH0_CBC_ON_R","FH0_OST_ON_R","FH0_STATUS_SPEC","R","borrow","borrow_mut","fh0_cbc_on","fh0_ost_on","from","into","try_from","try_into","type_id","FH1_A_CBC_D_R","FH1_A_CBC_D_W","FH1_A_CBC_U_R","FH1_A_CBC_U_W","FH1_A_OST_D_R","FH1_A_OST_D_W","FH1_A_OST_U_R","FH1_A_OST_U_W","FH1_B_CBC_D_R","FH1_B_CBC_D_W","FH1_B_CBC_U_R","FH1_B_CBC_U_W","FH1_B_OST_D_R","FH1_B_OST_D_W","FH1_B_OST_U_R","FH1_B_OST_U_W","FH1_CFG0_SPEC","FH1_F0_CBC_R","FH1_F0_CBC_W","FH1_F0_OST_R","FH1_F0_OST_W","FH1_F1_CBC_R","FH1_F1_CBC_W","FH1_F1_OST_R","FH1_F1_OST_W","FH1_F2_CBC_R","FH1_F2_CBC_W","FH1_F2_OST_R","FH1_F2_OST_W","FH1_SW_CBC_R","FH1_SW_CBC_W","FH1_SW_OST_R","FH1_SW_OST_W","R","W","bits","borrow","borrow_mut","fh1_a_cbc_d","fh1_a_cbc_d","fh1_a_cbc_u","fh1_a_cbc_u","fh1_a_ost_d","fh1_a_ost_d","fh1_a_ost_u","fh1_a_ost_u","fh1_b_cbc_d","fh1_b_cbc_d","fh1_b_cbc_u","fh1_b_cbc_u","fh1_b_ost_d","fh1_b_ost_d","fh1_b_ost_u","fh1_b_ost_u","fh1_f0_cbc","fh1_f0_cbc","fh1_f0_ost","fh1_f0_ost","fh1_f1_cbc","fh1_f1_cbc","fh1_f1_ost","fh1_f1_ost","fh1_f2_cbc","fh1_f2_cbc","fh1_f2_ost","fh1_f2_ost","fh1_sw_cbc","fh1_sw_cbc","fh1_sw_ost","fh1_sw_ost","from","into","try_from","try_into","type_id","FH1_CBCPULSE_R","FH1_CBCPULSE_W","FH1_CFG1_SPEC","FH1_CLR_OST_R","FH1_CLR_OST_W","FH1_FORCE_CBC_R","FH1_FORCE_CBC_W","FH1_FORCE_OST_R","FH1_FORCE_OST_W","R","W","bits","borrow","borrow_mut","fh1_cbcpulse","fh1_cbcpulse","fh1_clr_ost","fh1_clr_ost","fh1_force_cbc","fh1_force_cbc","fh1_force_ost","fh1_force_ost","from","into","try_from","try_into","type_id","FH1_CBC_ON_R","FH1_OST_ON_R","FH1_STATUS_SPEC","R","borrow","borrow_mut","fh1_cbc_on","fh1_ost_on","from","into","try_from","try_into","type_id","FH2_A_CBC_D_R","FH2_A_CBC_D_W","FH2_A_CBC_U_R","FH2_A_CBC_U_W","FH2_A_OST_D_R","FH2_A_OST_D_W","FH2_A_OST_U_R","FH2_A_OST_U_W","FH2_B_CBC_D_R","FH2_B_CBC_D_W","FH2_B_CBC_U_R","FH2_B_CBC_U_W","FH2_B_OST_D_R","FH2_B_OST_D_W","FH2_B_OST_U_R","FH2_B_OST_U_W","FH2_CFG0_SPEC","FH2_F0_CBC_R","FH2_F0_CBC_W","FH2_F0_OST_R","FH2_F0_OST_W","FH2_F1_CBC_R","FH2_F1_CBC_W","FH2_F1_OST_R","FH2_F1_OST_W","FH2_F2_CBC_R","FH2_F2_CBC_W","FH2_F2_OST_R","FH2_F2_OST_W","FH2_SW_CBC_R","FH2_SW_CBC_W","FH2_SW_OST_R","FH2_SW_OST_W","R","W","bits","borrow","borrow_mut","fh2_a_cbc_d","fh2_a_cbc_d","fh2_a_cbc_u","fh2_a_cbc_u","fh2_a_ost_d","fh2_a_ost_d","fh2_a_ost_u","fh2_a_ost_u","fh2_b_cbc_d","fh2_b_cbc_d","fh2_b_cbc_u","fh2_b_cbc_u","fh2_b_ost_d","fh2_b_ost_d","fh2_b_ost_u","fh2_b_ost_u","fh2_f0_cbc","fh2_f0_cbc","fh2_f0_ost","fh2_f0_ost","fh2_f1_cbc","fh2_f1_cbc","fh2_f1_ost","fh2_f1_ost","fh2_f2_cbc","fh2_f2_cbc","fh2_f2_ost","fh2_f2_ost","fh2_sw_cbc","fh2_sw_cbc","fh2_sw_ost","fh2_sw_ost","from","into","try_from","try_into","type_id","FH2_CBCPULSE_R","FH2_CBCPULSE_W","FH2_CFG1_SPEC","FH2_CLR_OST_R","FH2_CLR_OST_W","FH2_FORCE_CBC_R","FH2_FORCE_CBC_W","FH2_FORCE_OST_R","FH2_FORCE_OST_W","R","W","bits","borrow","borrow_mut","fh2_cbcpulse","fh2_cbcpulse","fh2_clr_ost","fh2_clr_ost","fh2_force_cbc","fh2_force_cbc","fh2_force_ost","fh2_force_ost","from","into","try_from","try_into","type_id","FH2_CBC_ON_R","FH2_OST_ON_R","FH2_STATUS_SPEC","R","borrow","borrow_mut","fh2_cbc_on","fh2_ost_on","from","into","try_from","try_into","type_id","DT0_R","DT0_W","DT1_R","DT1_W","DTEA_R","DTEA_W","DTEB_R","DTEB_W","DTEP_R","DTEP_W","DTEZ_R","DTEZ_W","GEN0_A_SPEC","R","UT0_R","UT0_W","UT1_R","UT1_W","UTEA_R","UTEA_W","UTEB_R","UTEB_W","UTEP_R","UTEP_W","UTEZ_R","UTEZ_W","W","bits","borrow","borrow_mut","dt0","dt0","dt1","dt1","dtea","dtea","dteb","dteb","dtep","dtep","dtez","dtez","from","into","try_from","try_into","type_id","ut0","ut0","ut1","ut1","utea","utea","uteb","uteb","utep","utep","utez","utez","DT0_R","DT0_W","DT1_R","DT1_W","DTEA_R","DTEA_W","DTEB_R","DTEB_W","DTEP_R","DTEP_W","DTEZ_R","DTEZ_W","GEN0_B_SPEC","R","UT0_R","UT0_W","UT1_R","UT1_W","UTEA_R","UTEA_W","UTEB_R","UTEB_W","UTEP_R","UTEP_W","UTEZ_R","UTEZ_W","W","bits","borrow","borrow_mut","dt0","dt0","dt1","dt1","dtea","dtea","dteb","dteb","dtep","dtep","dtez","dtez","from","into","try_from","try_into","type_id","ut0","ut0","ut1","ut1","utea","utea","uteb","uteb","utep","utep","utez","utez","GEN0_CFG0_SPEC","GEN0_CFG_UPMETHOD_R","GEN0_CFG_UPMETHOD_W","GEN0_T0_SEL_R","GEN0_T0_SEL_W","GEN0_T1_SEL_R","GEN0_T1_SEL_W","R","W","bits","borrow","borrow_mut","from","gen0_cfg_upmethod","gen0_cfg_upmethod","gen0_t0_sel","gen0_t0_sel","gen0_t1_sel","gen0_t1_sel","into","try_from","try_into","type_id","GEN0_A_CNTUFORCE_MODE_R","GEN0_A_CNTUFORCE_MODE_W","GEN0_A_NCIFORCE_MODE_R","GEN0_A_NCIFORCE_MODE_W","GEN0_A_NCIFORCE_R","GEN0_A_NCIFORCE_W","GEN0_B_CNTUFORCE_MODE_R","GEN0_B_CNTUFORCE_MODE_W","GEN0_B_NCIFORCE_MODE_R","GEN0_B_NCIFORCE_MODE_W","GEN0_B_NCIFORCE_R","GEN0_B_NCIFORCE_W","GEN0_CNTUFORCE_UPMETHOD_R","GEN0_CNTUFORCE_UPMETHOD_W","GEN0_FORCE_SPEC","R","W","bits","borrow","borrow_mut","from","gen0_a_cntuforce_mode","gen0_a_cntuforce_mode","gen0_a_nciforce","gen0_a_nciforce","gen0_a_nciforce_mode","gen0_a_nciforce_mode","gen0_b_cntuforce_mode","gen0_b_cntuforce_mode","gen0_b_nciforce","gen0_b_nciforce","gen0_b_nciforce_mode","gen0_b_nciforce_mode","gen0_cntuforce_upmethod","gen0_cntuforce_upmethod","into","try_from","try_into","type_id","GEN0_A_SHDW_FULL_R","GEN0_A_SHDW_FULL_W","GEN0_A_UPMETHOD_R","GEN0_A_UPMETHOD_W","GEN0_B_SHDW_FULL_R","GEN0_B_SHDW_FULL_W","GEN0_B_UPMETHOD_R","GEN0_B_UPMETHOD_W","GEN0_STMP_CFG_SPEC","R","W","bits","borrow","borrow_mut","from","gen0_a_shdw_full","gen0_a_shdw_full","gen0_a_upmethod","gen0_a_upmethod","gen0_b_shdw_full","gen0_b_shdw_full","gen0_b_upmethod","gen0_b_upmethod","into","try_from","try_into","type_id","GEN0_A_R","GEN0_A_W","GEN0_TSTMP_A_SPEC","R","W","bits","borrow","borrow_mut","from","gen0_a","gen0_a","into","try_from","try_into","type_id","GEN0_B_R","GEN0_B_W","GEN0_TSTMP_B_SPEC","R","W","bits","borrow","borrow_mut","from","gen0_b","gen0_b","into","try_from","try_into","type_id","DT0_R","DT0_W","DT1_R","DT1_W","DTEA_R","DTEA_W","DTEB_R","DTEB_W","DTEP_R","DTEP_W","DTEZ_R","DTEZ_W","GEN1_A_SPEC","R","UT0_R","UT0_W","UT1_R","UT1_W","UTEA_R","UTEA_W","UTEB_R","UTEB_W","UTEP_R","UTEP_W","UTEZ_R","UTEZ_W","W","bits","borrow","borrow_mut","dt0","dt0","dt1","dt1","dtea","dtea","dteb","dteb","dtep","dtep","dtez","dtez","from","into","try_from","try_into","type_id","ut0","ut0","ut1","ut1","utea","utea","uteb","uteb","utep","utep","utez","utez","DT0_R","DT0_W","DT1_R","DT1_W","DTEA_R","DTEA_W","DTEB_R","DTEB_W","DTEP_R","DTEP_W","DTEZ_R","DTEZ_W","GEN1_B_SPEC","R","UT0_R","UT0_W","UT1_R","UT1_W","UTEA_R","UTEA_W","UTEB_R","UTEB_W","UTEP_R","UTEP_W","UTEZ_R","UTEZ_W","W","bits","borrow","borrow_mut","dt0","dt0","dt1","dt1","dtea","dtea","dteb","dteb","dtep","dtep","dtez","dtez","from","into","try_from","try_into","type_id","ut0","ut0","ut1","ut1","utea","utea","uteb","uteb","utep","utep","utez","utez","GEN1_CFG0_SPEC","GEN1_CFG_UPMETHOD_R","GEN1_CFG_UPMETHOD_W","GEN1_T0_SEL_R","GEN1_T0_SEL_W","GEN1_T1_SEL_R","GEN1_T1_SEL_W","R","W","bits","borrow","borrow_mut","from","gen1_cfg_upmethod","gen1_cfg_upmethod","gen1_t0_sel","gen1_t0_sel","gen1_t1_sel","gen1_t1_sel","into","try_from","try_into","type_id","GEN1_A_CNTUFORCE_MODE_R","GEN1_A_CNTUFORCE_MODE_W","GEN1_A_NCIFORCE_MODE_R","GEN1_A_NCIFORCE_MODE_W","GEN1_A_NCIFORCE_R","GEN1_A_NCIFORCE_W","GEN1_B_CNTUFORCE_MODE_R","GEN1_B_CNTUFORCE_MODE_W","GEN1_B_NCIFORCE_MODE_R","GEN1_B_NCIFORCE_MODE_W","GEN1_B_NCIFORCE_R","GEN1_B_NCIFORCE_W","GEN1_CNTUFORCE_UPMETHOD_R","GEN1_CNTUFORCE_UPMETHOD_W","GEN1_FORCE_SPEC","R","W","bits","borrow","borrow_mut","from","gen1_a_cntuforce_mode","gen1_a_cntuforce_mode","gen1_a_nciforce","gen1_a_nciforce","gen1_a_nciforce_mode","gen1_a_nciforce_mode","gen1_b_cntuforce_mode","gen1_b_cntuforce_mode","gen1_b_nciforce","gen1_b_nciforce","gen1_b_nciforce_mode","gen1_b_nciforce_mode","gen1_cntuforce_upmethod","gen1_cntuforce_upmethod","into","try_from","try_into","type_id","GEN1_A_SHDW_FULL_R","GEN1_A_SHDW_FULL_W","GEN1_A_UPMETHOD_R","GEN1_A_UPMETHOD_W","GEN1_B_SHDW_FULL_R","GEN1_B_SHDW_FULL_W","GEN1_B_UPMETHOD_R","GEN1_B_UPMETHOD_W","GEN1_STMP_CFG_SPEC","R","W","bits","borrow","borrow_mut","from","gen1_a_shdw_full","gen1_a_shdw_full","gen1_a_upmethod","gen1_a_upmethod","gen1_b_shdw_full","gen1_b_shdw_full","gen1_b_upmethod","gen1_b_upmethod","into","try_from","try_into","type_id","GEN1_A_R","GEN1_A_W","GEN1_TSTMP_A_SPEC","R","W","bits","borrow","borrow_mut","from","gen1_a","gen1_a","into","try_from","try_into","type_id","GEN1_B_R","GEN1_B_W","GEN1_TSTMP_B_SPEC","R","W","bits","borrow","borrow_mut","from","gen1_b","gen1_b","into","try_from","try_into","type_id","DT0_R","DT0_W","DT1_R","DT1_W","DTEA_R","DTEA_W","DTEB_R","DTEB_W","DTEP_R","DTEP_W","DTEZ_R","DTEZ_W","GEN2_A_SPEC","R","UT0_R","UT0_W","UT1_R","UT1_W","UTEA_R","UTEA_W","UTEB_R","UTEB_W","UTEP_R","UTEP_W","UTEZ_R","UTEZ_W","W","bits","borrow","borrow_mut","dt0","dt0","dt1","dt1","dtea","dtea","dteb","dteb","dtep","dtep","dtez","dtez","from","into","try_from","try_into","type_id","ut0","ut0","ut1","ut1","utea","utea","uteb","uteb","utep","utep","utez","utez","DT0_R","DT0_W","DT1_R","DT1_W","DTEA_R","DTEA_W","DTEB_R","DTEB_W","DTEP_R","DTEP_W","DTEZ_R","DTEZ_W","GEN2_B_SPEC","R","UT0_R","UT0_W","UT1_R","UT1_W","UTEA_R","UTEA_W","UTEB_R","UTEB_W","UTEP_R","UTEP_W","UTEZ_R","UTEZ_W","W","bits","borrow","borrow_mut","dt0","dt0","dt1","dt1","dtea","dtea","dteb","dteb","dtep","dtep","dtez","dtez","from","into","try_from","try_into","type_id","ut0","ut0","ut1","ut1","utea","utea","uteb","uteb","utep","utep","utez","utez","GEN2_CFG0_SPEC","GEN2_CFG_UPMETHOD_R","GEN2_CFG_UPMETHOD_W","GEN2_T0_SEL_R","GEN2_T0_SEL_W","GEN2_T1_SEL_R","GEN2_T1_SEL_W","R","W","bits","borrow","borrow_mut","from","gen2_cfg_upmethod","gen2_cfg_upmethod","gen2_t0_sel","gen2_t0_sel","gen2_t1_sel","gen2_t1_sel","into","try_from","try_into","type_id","GEN2_A_CNTUFORCE_MODE_R","GEN2_A_CNTUFORCE_MODE_W","GEN2_A_NCIFORCE_MODE_R","GEN2_A_NCIFORCE_MODE_W","GEN2_A_NCIFORCE_R","GEN2_A_NCIFORCE_W","GEN2_B_CNTUFORCE_MODE_R","GEN2_B_CNTUFORCE_MODE_W","GEN2_B_NCIFORCE_MODE_R","GEN2_B_NCIFORCE_MODE_W","GEN2_B_NCIFORCE_R","GEN2_B_NCIFORCE_W","GEN2_CNTUFORCE_UPMETHOD_R","GEN2_CNTUFORCE_UPMETHOD_W","GEN2_FORCE_SPEC","R","W","bits","borrow","borrow_mut","from","gen2_a_cntuforce_mode","gen2_a_cntuforce_mode","gen2_a_nciforce","gen2_a_nciforce","gen2_a_nciforce_mode","gen2_a_nciforce_mode","gen2_b_cntuforce_mode","gen2_b_cntuforce_mode","gen2_b_nciforce","gen2_b_nciforce","gen2_b_nciforce_mode","gen2_b_nciforce_mode","gen2_cntuforce_upmethod","gen2_cntuforce_upmethod","into","try_from","try_into","type_id","GEN2_A_SHDW_FULL_R","GEN2_A_SHDW_FULL_W","GEN2_A_UPMETHOD_R","GEN2_A_UPMETHOD_W","GEN2_B_SHDW_FULL_R","GEN2_B_SHDW_FULL_W","GEN2_B_UPMETHOD_R","GEN2_B_UPMETHOD_W","GEN2_STMP_CFG_SPEC","R","W","bits","borrow","borrow_mut","from","gen2_a_shdw_full","gen2_a_shdw_full","gen2_a_upmethod","gen2_a_upmethod","gen2_b_shdw_full","gen2_b_shdw_full","gen2_b_upmethod","gen2_b_upmethod","into","try_from","try_into","type_id","GEN2_A_R","GEN2_A_W","GEN2_TSTMP_A_SPEC","R","W","bits","borrow","borrow_mut","from","gen2_a","gen2_a","into","try_from","try_into","type_id","GEN2_B_R","GEN2_B_W","GEN2_TSTMP_B_SPEC","R","W","bits","borrow","borrow_mut","from","gen2_b","gen2_b","into","try_from","try_into","type_id","CAP0_INT_CLR_W","CAP1_INT_CLR_W","CAP2_INT_CLR_W","FAULT0_CLR_INT_CLR_W","FAULT0_INT_CLR_W","FAULT1_CLR_INT_CLR_W","FAULT1_INT_CLR_W","FAULT2_CLR_INT_CLR_W","FAULT2_INT_CLR_W","FH0_CBC_INT_CLR_W","FH0_OST_INT_CLR_W","FH1_CBC_INT_CLR_W","FH1_OST_INT_CLR_W","FH2_CBC_INT_CLR_W","FH2_OST_INT_CLR_W","INT_CLR_SPEC","OP0_TEA_INT_CLR_W","OP0_TEB_INT_CLR_W","OP1_TEA_INT_CLR_W","OP1_TEB_INT_CLR_W","OP2_TEA_INT_CLR_W","OP2_TEB_INT_CLR_W","TIMER0_STOP_INT_CLR_W","TIMER0_TEP_INT_CLR_W","TIMER0_TEZ_INT_CLR_W","TIMER1_STOP_INT_CLR_W","TIMER1_TEP_INT_CLR_W","TIMER1_TEZ_INT_CLR_W","TIMER2_STOP_INT_CLR_W","TIMER2_TEP_INT_CLR_W","TIMER2_TEZ_INT_CLR_W","W","bits","borrow","borrow_mut","cap0_int_clr","cap1_int_clr","cap2_int_clr","fault0_clr_int_clr","fault0_int_clr","fault1_clr_int_clr","fault1_int_clr","fault2_clr_int_clr","fault2_int_clr","fh0_cbc_int_clr","fh0_ost_int_clr","fh1_cbc_int_clr","fh1_ost_int_clr","fh2_cbc_int_clr","fh2_ost_int_clr","from","into","op0_tea_int_clr","op0_teb_int_clr","op1_tea_int_clr","op1_teb_int_clr","op2_tea_int_clr","op2_teb_int_clr","timer0_stop_int_clr","timer0_tep_int_clr","timer0_tez_int_clr","timer1_stop_int_clr","timer1_tep_int_clr","timer1_tez_int_clr","timer2_stop_int_clr","timer2_tep_int_clr","timer2_tez_int_clr","try_from","try_into","type_id","CAP0_INT_ENA_R","CAP0_INT_ENA_W","CAP1_INT_ENA_R","CAP1_INT_ENA_W","CAP2_INT_ENA_R","CAP2_INT_ENA_W","FAULT0_CLR_INT_ENA_R","FAULT0_CLR_INT_ENA_W","FAULT0_INT_ENA_R","FAULT0_INT_ENA_W","FAULT1_CLR_INT_ENA_R","FAULT1_CLR_INT_ENA_W","FAULT1_INT_ENA_R","FAULT1_INT_ENA_W","FAULT2_CLR_INT_ENA_R","FAULT2_CLR_INT_ENA_W","FAULT2_INT_ENA_R","FAULT2_INT_ENA_W","FH0_CBC_INT_ENA_R","FH0_CBC_INT_ENA_W","FH0_OST_INT_ENA_R","FH0_OST_INT_ENA_W","FH1_CBC_INT_ENA_R","FH1_CBC_INT_ENA_W","FH1_OST_INT_ENA_R","FH1_OST_INT_ENA_W","FH2_CBC_INT_ENA_R","FH2_CBC_INT_ENA_W","FH2_OST_INT_ENA_R","FH2_OST_INT_ENA_W","INT_ENA_SPEC","OP0_TEA_INT_ENA_R","OP0_TEA_INT_ENA_W","OP0_TEB_INT_ENA_R","OP0_TEB_INT_ENA_W","OP1_TEA_INT_ENA_R","OP1_TEA_INT_ENA_W","OP1_TEB_INT_ENA_R","OP1_TEB_INT_ENA_W","OP2_TEA_INT_ENA_R","OP2_TEA_INT_ENA_W","OP2_TEB_INT_ENA_R","OP2_TEB_INT_ENA_W","R","TIMER0_STOP_INT_ENA_R","TIMER0_STOP_INT_ENA_W","TIMER0_TEP_INT_ENA_R","TIMER0_TEP_INT_ENA_W","TIMER0_TEZ_INT_ENA_R","TIMER0_TEZ_INT_ENA_W","TIMER1_STOP_INT_ENA_R","TIMER1_STOP_INT_ENA_W","TIMER1_TEP_INT_ENA_R","TIMER1_TEP_INT_ENA_W","TIMER1_TEZ_INT_ENA_R","TIMER1_TEZ_INT_ENA_W","TIMER2_STOP_INT_ENA_R","TIMER2_STOP_INT_ENA_W","TIMER2_TEP_INT_ENA_R","TIMER2_TEP_INT_ENA_W","TIMER2_TEZ_INT_ENA_R","TIMER2_TEZ_INT_ENA_W","W","bits","borrow","borrow_mut","cap0_int_ena","cap0_int_ena","cap1_int_ena","cap1_int_ena","cap2_int_ena","cap2_int_ena","fault0_clr_int_ena","fault0_clr_int_ena","fault0_int_ena","fault0_int_ena","fault1_clr_int_ena","fault1_clr_int_ena","fault1_int_ena","fault1_int_ena","fault2_clr_int_ena","fault2_clr_int_ena","fault2_int_ena","fault2_int_ena","fh0_cbc_int_ena","fh0_cbc_int_ena","fh0_ost_int_ena","fh0_ost_int_ena","fh1_cbc_int_ena","fh1_cbc_int_ena","fh1_ost_int_ena","fh1_ost_int_ena","fh2_cbc_int_ena","fh2_cbc_int_ena","fh2_ost_int_ena","fh2_ost_int_ena","from","into","op0_tea_int_ena","op0_tea_int_ena","op0_teb_int_ena","op0_teb_int_ena","op1_tea_int_ena","op1_tea_int_ena","op1_teb_int_ena","op1_teb_int_ena","op2_tea_int_ena","op2_tea_int_ena","op2_teb_int_ena","op2_teb_int_ena","timer0_stop_int_ena","timer0_stop_int_ena","timer0_tep_int_ena","timer0_tep_int_ena","timer0_tez_int_ena","timer0_tez_int_ena","timer1_stop_int_ena","timer1_stop_int_ena","timer1_tep_int_ena","timer1_tep_int_ena","timer1_tez_int_ena","timer1_tez_int_ena","timer2_stop_int_ena","timer2_stop_int_ena","timer2_tep_int_ena","timer2_tep_int_ena","timer2_tez_int_ena","timer2_tez_int_ena","try_from","try_into","type_id","CAP0_INT_RAW_R","CAP1_INT_RAW_R","CAP2_INT_RAW_R","FAULT0_CLR_INT_RAW_R","FAULT0_INT_RAW_R","FAULT1_CLR_INT_RAW_R","FAULT1_INT_RAW_R","FAULT2_CLR_INT_RAW_R","FAULT2_INT_RAW_R","FH0_CBC_INT_RAW_R","FH0_OST_INT_RAW_R","FH1_CBC_INT_RAW_R","FH1_OST_INT_RAW_R","FH2_CBC_INT_RAW_R","FH2_OST_INT_RAW_R","INT_RAW_SPEC","OP0_TEA_INT_RAW_R","OP0_TEB_INT_RAW_R","OP1_TEA_INT_RAW_R","OP1_TEB_INT_RAW_R","OP2_TEA_INT_RAW_R","OP2_TEB_INT_RAW_R","R","TIMER0_STOP_INT_RAW_R","TIMER0_TEP_INT_RAW_R","TIMER0_TEZ_INT_RAW_R","TIMER1_STOP_INT_RAW_R","TIMER1_TEP_INT_RAW_R","TIMER1_TEZ_INT_RAW_R","TIMER2_STOP_INT_RAW_R","TIMER2_TEP_INT_RAW_R","TIMER2_TEZ_INT_RAW_R","borrow","borrow_mut","cap0_int_raw","cap1_int_raw","cap2_int_raw","fault0_clr_int_raw","fault0_int_raw","fault1_clr_int_raw","fault1_int_raw","fault2_clr_int_raw","fault2_int_raw","fh0_cbc_int_raw","fh0_ost_int_raw","fh1_cbc_int_raw","fh1_ost_int_raw","fh2_cbc_int_raw","fh2_ost_int_raw","from","into","op0_tea_int_raw","op0_teb_int_raw","op1_tea_int_raw","op1_teb_int_raw","op2_tea_int_raw","op2_teb_int_raw","timer0_stop_int_raw","timer0_tep_int_raw","timer0_tez_int_raw","timer1_stop_int_raw","timer1_tep_int_raw","timer1_tez_int_raw","timer2_stop_int_raw","timer2_tep_int_raw","timer2_tez_int_raw","try_from","try_into","type_id","CAP0_INT_ST_R","CAP1_INT_ST_R","CAP2_INT_ST_R","FAULT0_CLR_INT_ST_R","FAULT0_INT_ST_R","FAULT1_CLR_INT_ST_R","FAULT1_INT_ST_R","FAULT2_CLR_INT_ST_R","FAULT2_INT_ST_R","FH0_CBC_INT_ST_R","FH0_OST_INT_ST_R","FH1_CBC_INT_ST_R","FH1_OST_INT_ST_R","FH2_CBC_INT_ST_R","FH2_OST_INT_ST_R","INT_ST_SPEC","OP0_TEA_INT_ST_R","OP0_TEB_INT_ST_R","OP1_TEA_INT_ST_R","OP1_TEB_INT_ST_R","OP2_TEA_INT_ST_R","OP2_TEB_INT_ST_R","R","TIMER0_STOP_INT_ST_R","TIMER0_TEP_INT_ST_R","TIMER0_TEZ_INT_ST_R","TIMER1_STOP_INT_ST_R","TIMER1_TEP_INT_ST_R","TIMER1_TEZ_INT_ST_R","TIMER2_STOP_INT_ST_R","TIMER2_TEP_INT_ST_R","TIMER2_TEZ_INT_ST_R","borrow","borrow_mut","cap0_int_st","cap1_int_st","cap2_int_st","fault0_clr_int_st","fault0_int_st","fault1_clr_int_st","fault1_int_st","fault2_clr_int_st","fault2_int_st","fh0_cbc_int_st","fh0_ost_int_st","fh1_cbc_int_st","fh1_ost_int_st","fh2_cbc_int_st","fh2_ost_int_st","from","into","op0_tea_int_st","op0_teb_int_st","op1_tea_int_st","op1_teb_int_st","op2_tea_int_st","op2_teb_int_st","timer0_stop_int_st","timer0_tep_int_st","timer0_tez_int_st","timer1_stop_int_st","timer1_tep_int_st","timer1_tez_int_st","timer2_stop_int_st","timer2_tep_int_st","timer2_tez_int_st","try_from","try_into","type_id","OPERATOR0_TIMERSEL_R","OPERATOR0_TIMERSEL_W","OPERATOR1_TIMERSEL_R","OPERATOR1_TIMERSEL_W","OPERATOR2_TIMERSEL_R","OPERATOR2_TIMERSEL_W","OPERATOR_TIMERSEL_SPEC","R","W","bits","borrow","borrow_mut","from","into","operator0_timersel","operator0_timersel","operator1_timersel","operator1_timersel","operator2_timersel","operator2_timersel","try_from","try_into","type_id","R","TIMER0_CFG0_SPEC","TIMER0_PERIOD_R","TIMER0_PERIOD_UPMETHOD_R","TIMER0_PERIOD_UPMETHOD_W","TIMER0_PERIOD_W","TIMER0_PRESCALE_R","TIMER0_PRESCALE_W","W","bits","borrow","borrow_mut","from","into","timer0_period","timer0_period","timer0_period_upmethod","timer0_period_upmethod","timer0_prescale","timer0_prescale","try_from","try_into","type_id","R","TIMER0_CFG1_SPEC","TIMER0_MOD_R","TIMER0_MOD_W","TIMER0_START_R","TIMER0_START_W","W","bits","borrow","borrow_mut","from","into","timer0_mod","timer0_mod","timer0_start","timer0_start","try_from","try_into","type_id","R","TIMER0_DIRECTION_R","TIMER0_STATUS_SPEC","TIMER0_VALUE_R","borrow","borrow_mut","from","into","timer0_direction","timer0_value","try_from","try_into","type_id","R","SW_R","SW_W","TIMER0_PHASE_DIRECTION_R","TIMER0_PHASE_DIRECTION_W","TIMER0_PHASE_R","TIMER0_PHASE_W","TIMER0_SYNCI_EN_R","TIMER0_SYNCI_EN_W","TIMER0_SYNCO_SEL_R","TIMER0_SYNCO_SEL_W","TIMER0_SYNC_SPEC","W","bits","borrow","borrow_mut","from","into","sw","sw","timer0_phase","timer0_phase","timer0_phase_direction","timer0_phase_direction","timer0_synci_en","timer0_synci_en","timer0_synco_sel","timer0_synco_sel","try_from","try_into","type_id","R","TIMER1_CFG0_SPEC","TIMER1_PERIOD_R","TIMER1_PERIOD_UPMETHOD_R","TIMER1_PERIOD_UPMETHOD_W","TIMER1_PERIOD_W","TIMER1_PRESCALE_R","TIMER1_PRESCALE_W","W","bits","borrow","borrow_mut","from","into","timer1_period","timer1_period","timer1_period_upmethod","timer1_period_upmethod","timer1_prescale","timer1_prescale","try_from","try_into","type_id","R","TIMER1_CFG1_SPEC","TIMER1_MOD_R","TIMER1_MOD_W","TIMER1_START_R","TIMER1_START_W","W","bits","borrow","borrow_mut","from","into","timer1_mod","timer1_mod","timer1_start","timer1_start","try_from","try_into","type_id","R","TIMER1_DIRECTION_R","TIMER1_STATUS_SPEC","TIMER1_VALUE_R","borrow","borrow_mut","from","into","timer1_direction","timer1_value","try_from","try_into","type_id","R","SW_R","SW_W","TIMER1_PHASE_DIRECTION_R","TIMER1_PHASE_DIRECTION_W","TIMER1_PHASE_R","TIMER1_PHASE_W","TIMER1_SYNCI_EN_R","TIMER1_SYNCI_EN_W","TIMER1_SYNCO_SEL_R","TIMER1_SYNCO_SEL_W","TIMER1_SYNC_SPEC","W","bits","borrow","borrow_mut","from","into","sw","sw","timer1_phase","timer1_phase","timer1_phase_direction","timer1_phase_direction","timer1_synci_en","timer1_synci_en","timer1_synco_sel","timer1_synco_sel","try_from","try_into","type_id","R","TIMER2_CFG0_SPEC","TIMER2_PERIOD_R","TIMER2_PERIOD_UPMETHOD_R","TIMER2_PERIOD_UPMETHOD_W","TIMER2_PERIOD_W","TIMER2_PRESCALE_R","TIMER2_PRESCALE_W","W","bits","borrow","borrow_mut","from","into","timer2_period","timer2_period","timer2_period_upmethod","timer2_period_upmethod","timer2_prescale","timer2_prescale","try_from","try_into","type_id","R","TIMER2_CFG1_SPEC","TIMER2_MOD_R","TIMER2_MOD_W","TIMER2_START_R","TIMER2_START_W","W","bits","borrow","borrow_mut","from","into","timer2_mod","timer2_mod","timer2_start","timer2_start","try_from","try_into","type_id","R","TIMER2_DIRECTION_R","TIMER2_STATUS_SPEC","TIMER2_VALUE_R","borrow","borrow_mut","from","into","timer2_direction","timer2_value","try_from","try_into","type_id","R","SW_R","SW_W","TIMER2_PHASE_DIRECTION_R","TIMER2_PHASE_DIRECTION_W","TIMER2_PHASE_R","TIMER2_PHASE_W","TIMER2_SYNCI_EN_R","TIMER2_SYNCI_EN_W","TIMER2_SYNCO_SEL_R","TIMER2_SYNCO_SEL_W","TIMER2_SYNC_SPEC","W","bits","borrow","borrow_mut","from","into","sw","sw","timer2_phase","timer2_phase","timer2_phase_direction","timer2_phase_direction","timer2_synci_en","timer2_synci_en","timer2_synco_sel","timer2_synco_sel","try_from","try_into","type_id","EXTERNAL_SYNCI0_INVERT_R","EXTERNAL_SYNCI0_INVERT_W","EXTERNAL_SYNCI1_INVERT_R","EXTERNAL_SYNCI1_INVERT_W","EXTERNAL_SYNCI2_INVERT_R","EXTERNAL_SYNCI2_INVERT_W","R","TIMER0_SYNCISEL_R","TIMER0_SYNCISEL_W","TIMER1_SYNCISEL_R","TIMER1_SYNCISEL_W","TIMER2_SYNCISEL_R","TIMER2_SYNCISEL_W","TIMER_SYNCI_CFG_SPEC","W","bits","borrow","borrow_mut","external_synci0_invert","external_synci0_invert","external_synci1_invert","external_synci1_invert","external_synci2_invert","external_synci2_invert","from","into","timer0_syncisel","timer0_syncisel","timer1_syncisel","timer1_syncisel","timer2_syncisel","timer2_syncisel","try_from","try_into","type_id","GLOBAL_FORCE_UP_R","GLOBAL_FORCE_UP_W","GLOBAL_UP_EN_R","GLOBAL_UP_EN_W","OP0_FORCE_UP_R","OP0_FORCE_UP_W","OP0_UP_EN_R","OP0_UP_EN_W","OP1_FORCE_UP_R","OP1_FORCE_UP_W","OP1_UP_EN_R","OP1_UP_EN_W","OP2_FORCE_UP_R","OP2_FORCE_UP_W","OP2_UP_EN_R","OP2_UP_EN_W","R","UPDATE_CFG_SPEC","W","bits","borrow","borrow_mut","from","global_force_up","global_force_up","global_up_en","global_up_en","into","op0_force_up","op0_force_up","op0_up_en","op0_up_en","op1_force_up","op1_force_up","op1_up_en","op1_up_en","op2_force_up","op2_force_up","op2_up_en","op2_up_en","try_from","try_into","type_id","DATE_R","DATE_W","R","VERSION_SPEC","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","NRXPD_CTRL","RegisterBlock","borrow","borrow_mut","from","into","nrxpd_ctrl","nrxpd_ctrl","try_from","try_into","type_id","CHAN_EST_FORCE_PD_R","CHAN_EST_FORCE_PD_W","CHAN_EST_FORCE_PU_R","CHAN_EST_FORCE_PU_W","DEMAP_FORCE_PD_R","DEMAP_FORCE_PD_W","DEMAP_FORCE_PU_R","DEMAP_FORCE_PU_W","NRXPD_CTRL_SPEC","R","RX_ROT_FORCE_PD_R","RX_ROT_FORCE_PD_W","RX_ROT_FORCE_PU_R","RX_ROT_FORCE_PU_W","VIT_FORCE_PD_R","VIT_FORCE_PD_W","VIT_FORCE_PU_R","VIT_FORCE_PU_W","W","bits","borrow","borrow_mut","chan_est_force_pd","chan_est_force_pd","chan_est_force_pu","chan_est_force_pu","demap_force_pd","demap_force_pd","demap_force_pu","demap_force_pu","from","into","rx_rot_force_pd","rx_rot_force_pd","rx_rot_force_pu","rx_rot_force_pu","try_from","try_into","type_id","vit_force_pd","vit_force_pd","vit_force_pu","vit_force_pu","CTRL","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","U_CNT","U_CONF0","U_CONF1","U_CONF2","U_STATUS","borrow","borrow_mut","ctrl","ctrl","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","try_from","try_into","type_id","u0_cnt","u0_conf0","u0_conf1","u0_conf2","u0_status","u1_cnt","u1_conf0","u1_conf1","u1_conf2","u1_status","u2_cnt","u2_conf0","u2_conf1","u2_conf2","u2_status","u3_cnt","u3_conf0","u3_conf1","u3_conf2","u3_status","u4_cnt","u4_conf0","u4_conf1","u4_conf2","u4_status","u5_cnt","u5_conf0","u5_conf1","u5_conf2","u5_status","u6_cnt","u6_conf0","u6_conf1","u6_conf2","u6_status","u7_cnt","u7_conf0","u7_conf1","u7_conf2","u7_status","u_cnt","u_cnt","u_cnt_iter","u_conf0","u_conf0","u_conf0_iter","u_conf1","u_conf1","u_conf1_iter","u_conf2","u_conf2","u_conf2_iter","u_status","u_status","u_status_iter","CLK_EN_R","CLK_EN_W","CNT_PAUSE_U0_R","CNT_PAUSE_U0_W","CNT_PAUSE_U1_R","CNT_PAUSE_U1_W","CNT_PAUSE_U2_R","CNT_PAUSE_U2_W","CNT_PAUSE_U3_R","CNT_PAUSE_U3_W","CNT_PAUSE_U4_R","CNT_PAUSE_U4_W","CNT_PAUSE_U5_R","CNT_PAUSE_U5_W","CNT_PAUSE_U6_R","CNT_PAUSE_U6_W","CNT_PAUSE_U7_R","CNT_PAUSE_U7_W","CNT_RST_U0_R","CNT_RST_U0_W","CNT_RST_U1_R","CNT_RST_U1_W","CNT_RST_U2_R","CNT_RST_U2_W","CNT_RST_U3_R","CNT_RST_U3_W","CNT_RST_U4_R","CNT_RST_U4_W","CNT_RST_U5_R","CNT_RST_U5_W","CNT_RST_U6_R","CNT_RST_U6_W","CNT_RST_U7_R","CNT_RST_U7_W","CTRL_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","cnt_pause_u0","cnt_pause_u0","cnt_pause_u1","cnt_pause_u1","cnt_pause_u2","cnt_pause_u2","cnt_pause_u3","cnt_pause_u3","cnt_pause_u4","cnt_pause_u4","cnt_pause_u5","cnt_pause_u5","cnt_pause_u6","cnt_pause_u6","cnt_pause_u7","cnt_pause_u7","cnt_rst_u0","cnt_rst_u0","cnt_rst_u1","cnt_rst_u1","cnt_rst_u2","cnt_rst_u2","cnt_rst_u3","cnt_rst_u3","cnt_rst_u4","cnt_rst_u4","cnt_rst_u5","cnt_rst_u5","cnt_rst_u6","cnt_rst_u6","cnt_rst_u7","cnt_rst_u7","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","CNT_THR_EVENT_U0_W","CNT_THR_EVENT_U1_W","CNT_THR_EVENT_U2_W","CNT_THR_EVENT_U3_W","CNT_THR_EVENT_U4_W","CNT_THR_EVENT_U5_W","CNT_THR_EVENT_U6_W","CNT_THR_EVENT_U7_W","INT_CLR_SPEC","W","bits","borrow","borrow_mut","cnt_thr_event_u0","cnt_thr_event_u1","cnt_thr_event_u2","cnt_thr_event_u3","cnt_thr_event_u4","cnt_thr_event_u5","cnt_thr_event_u6","cnt_thr_event_u7","from","into","try_from","try_into","type_id","CNT_THR_EVENT_U0_R","CNT_THR_EVENT_U0_W","CNT_THR_EVENT_U1_R","CNT_THR_EVENT_U1_W","CNT_THR_EVENT_U2_R","CNT_THR_EVENT_U2_W","CNT_THR_EVENT_U3_R","CNT_THR_EVENT_U3_W","CNT_THR_EVENT_U4_R","CNT_THR_EVENT_U4_W","CNT_THR_EVENT_U5_R","CNT_THR_EVENT_U5_W","CNT_THR_EVENT_U6_R","CNT_THR_EVENT_U6_W","CNT_THR_EVENT_U7_R","CNT_THR_EVENT_U7_W","INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","cnt_thr_event_u0","cnt_thr_event_u0","cnt_thr_event_u1","cnt_thr_event_u1","cnt_thr_event_u2","cnt_thr_event_u2","cnt_thr_event_u3","cnt_thr_event_u3","cnt_thr_event_u4","cnt_thr_event_u4","cnt_thr_event_u5","cnt_thr_event_u5","cnt_thr_event_u6","cnt_thr_event_u6","cnt_thr_event_u7","cnt_thr_event_u7","from","into","try_from","try_into","type_id","CNT_THR_EVENT_U0_R","CNT_THR_EVENT_U1_R","CNT_THR_EVENT_U2_R","CNT_THR_EVENT_U3_R","CNT_THR_EVENT_U4_R","CNT_THR_EVENT_U5_R","CNT_THR_EVENT_U6_R","CNT_THR_EVENT_U7_R","INT_RAW_SPEC","R","borrow","borrow_mut","cnt_thr_event_u0","cnt_thr_event_u1","cnt_thr_event_u2","cnt_thr_event_u3","cnt_thr_event_u4","cnt_thr_event_u5","cnt_thr_event_u6","cnt_thr_event_u7","from","into","try_from","try_into","type_id","CNT_THR_EVENT_U0_R","CNT_THR_EVENT_U1_R","CNT_THR_EVENT_U2_R","CNT_THR_EVENT_U3_R","CNT_THR_EVENT_U4_R","CNT_THR_EVENT_U5_R","CNT_THR_EVENT_U6_R","CNT_THR_EVENT_U7_R","INT_ST_SPEC","R","borrow","borrow_mut","cnt_thr_event_u0","cnt_thr_event_u1","cnt_thr_event_u2","cnt_thr_event_u3","cnt_thr_event_u4","cnt_thr_event_u5","cnt_thr_event_u6","cnt_thr_event_u7","from","into","try_from","try_into","type_id","CNT_R","R","U_CNT_SPEC","borrow","borrow_mut","cnt","from","into","try_from","try_into","type_id","CH0_HCTRL_MODE_R","CH0_HCTRL_MODE_W","CH0_LCTRL_MODE_R","CH0_LCTRL_MODE_W","CH0_NEG_MODE_R","CH0_NEG_MODE_W","CH0_POS_MODE_R","CH0_POS_MODE_W","CH1_HCTRL_MODE_R","CH1_HCTRL_MODE_W","CH1_LCTRL_MODE_R","CH1_LCTRL_MODE_W","CH1_NEG_MODE_R","CH1_NEG_MODE_W","CH1_POS_MODE_R","CH1_POS_MODE_W","FILTER_EN_R","FILTER_EN_W","FILTER_THRES_R","FILTER_THRES_W","R","THR_H_LIM_EN_R","THR_H_LIM_EN_W","THR_L_LIM_EN_R","THR_L_LIM_EN_W","THR_THRES0_EN_R","THR_THRES0_EN_W","THR_THRES1_EN_R","THR_THRES1_EN_W","THR_ZERO_EN_R","THR_ZERO_EN_W","U_CONF0_SPEC","W","bits","borrow","borrow_mut","ch0_hctrl_mode","ch0_hctrl_mode","ch0_lctrl_mode","ch0_lctrl_mode","ch0_neg_mode","ch0_neg_mode","ch0_pos_mode","ch0_pos_mode","ch1_hctrl_mode","ch1_hctrl_mode","ch1_lctrl_mode","ch1_lctrl_mode","ch1_neg_mode","ch1_neg_mode","ch1_pos_mode","ch1_pos_mode","filter_en","filter_en","filter_thres","filter_thres","from","into","thr_h_lim_en","thr_h_lim_en","thr_l_lim_en","thr_l_lim_en","thr_thres0_en","thr_thres0_en","thr_thres1_en","thr_thres1_en","thr_zero_en","thr_zero_en","try_from","try_into","type_id","CNT_THRES0_R","CNT_THRES0_W","CNT_THRES1_R","CNT_THRES1_W","R","U_CONF1_SPEC","W","bits","borrow","borrow_mut","cnt_thres0","cnt_thres0","cnt_thres1","cnt_thres1","from","into","try_from","try_into","type_id","CNT_H_LIM_R","CNT_H_LIM_W","CNT_L_LIM_R","CNT_L_LIM_W","R","U_CONF2_SPEC","W","bits","borrow","borrow_mut","cnt_h_lim","cnt_h_lim","cnt_l_lim","cnt_l_lim","from","into","try_from","try_into","type_id","CORE_STATUS_U0_R","H_LIM_R","H_LIM_W","L_LIM_R","L_LIM_W","R","THRES0_R","THRES0_W","THRES1_R","THRES1_W","U_STATUS_SPEC","W","ZERO_MODE_R","ZERO_MODE_W","ZERO_R","ZERO_W","bits","borrow","borrow_mut","core_status_u0","from","h_lim","h_lim","into","l_lim","l_lim","thres0","thres0","thres1","thres1","try_from","try_into","type_id","zero","zero","zero_mode","zero_mode","APB_CONF","CHADDR","CHCARRIER_DUTY","CHCONF0","CHCONF1","CHDATA","CHSTATUS","CH_TX_LIM","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","apb_conf","apb_conf","borrow","borrow_mut","ch0_tx_lim","ch0addr","ch0carrier_duty","ch0conf0","ch0conf1","ch0data","ch0status","ch1_tx_lim","ch1addr","ch1carrier_duty","ch1conf0","ch1conf1","ch1data","ch1status","ch2_tx_lim","ch2addr","ch2carrier_duty","ch2conf0","ch2conf1","ch2data","ch2status","ch3_tx_lim","ch3addr","ch3carrier_duty","ch3conf0","ch3conf1","ch3data","ch3status","ch4_tx_lim","ch4addr","ch4carrier_duty","ch4conf0","ch4conf1","ch4data","ch4status","ch5_tx_lim","ch5addr","ch5carrier_duty","ch5conf0","ch5conf1","ch5data","ch5status","ch6_tx_lim","ch6addr","ch6carrier_duty","ch6conf0","ch6conf1","ch6data","ch6status","ch7_tx_lim","ch7addr","ch7carrier_duty","ch7conf0","ch7conf1","ch7data","ch7status","ch_tx_lim","ch_tx_lim","ch_tx_lim_iter","chaddr","chaddr","chaddr_iter","chcarrier_duty","chcarrier_duty","chcarrier_duty_iter","chconf0","chconf0","chconf0_iter","chconf1","chconf1","chconf1_iter","chdata","chdata","chdata_iter","chstatus","chstatus","chstatus_iter","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","try_from","try_into","type_id","APB_CONF_SPEC","APB_FIFO_MASK_R","APB_FIFO_MASK_W","MEM_TX_WRAP_EN_R","MEM_TX_WRAP_EN_W","R","W","apb_fifo_mask","apb_fifo_mask","bits","borrow","borrow_mut","from","into","mem_tx_wrap_en","mem_tx_wrap_en","try_from","try_into","type_id","CH_TX_LIM_SPEC","R","TX_LIM_R","TX_LIM_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_lim","tx_lim","type_id","APB_MEM_ADDR_R","CHADDR_SPEC","R","apb_mem_addr","borrow","borrow_mut","from","into","try_from","try_into","type_id","CARRIER_HIGH_R","CARRIER_HIGH_W","CARRIER_LOW_R","CARRIER_LOW_W","CHCARRIER_DUTY_SPEC","R","W","bits","borrow","borrow_mut","carrier_high","carrier_high","carrier_low","carrier_low","from","into","try_from","try_into","type_id","CARRIER_EN_R","CARRIER_EN_W","CARRIER_OUT_LV_R","CARRIER_OUT_LV_W","CHCONF0_SPEC","CLK_EN_R","CLK_EN_W","DIV_CNT_R","DIV_CNT_W","IDLE_THRES_R","IDLE_THRES_W","MEM_PD_R","MEM_PD_W","MEM_SIZE_R","MEM_SIZE_W","R","W","bits","borrow","borrow_mut","carrier_en","carrier_en","carrier_out_lv","carrier_out_lv","clk_en","clk_en","div_cnt","div_cnt","from","idle_thres","idle_thres","into","mem_pd","mem_pd","mem_size","mem_size","try_from","try_into","type_id","APB_MEM_RST_R","APB_MEM_RST_W","CHCONF1_SPEC","IDLE_OUT_EN_R","IDLE_OUT_EN_W","IDLE_OUT_LV_R","IDLE_OUT_LV_W","MEM_OWNER_R","MEM_OWNER_W","MEM_RD_RST_R","MEM_RD_RST_W","MEM_WR_RST_R","MEM_WR_RST_W","R","REF_ALWAYS_ON_R","REF_ALWAYS_ON_W","REF_CNT_RST_R","REF_CNT_RST_W","RX_EN_R","RX_EN_W","RX_FILTER_EN_R","RX_FILTER_EN_W","RX_FILTER_THRES_R","RX_FILTER_THRES_W","TX_CONTI_MODE_R","TX_CONTI_MODE_W","TX_START_R","TX_START_W","W","apb_mem_rst","apb_mem_rst","bits","borrow","borrow_mut","from","idle_out_en","idle_out_en","idle_out_lv","idle_out_lv","into","mem_owner","mem_owner","mem_rd_rst","mem_rd_rst","mem_wr_rst","mem_wr_rst","ref_always_on","ref_always_on","ref_cnt_rst","ref_cnt_rst","rx_en","rx_en","rx_filter_en","rx_filter_en","rx_filter_thres","rx_filter_thres","try_from","try_into","tx_conti_mode","tx_conti_mode","tx_start","tx_start","type_id","CHDATA_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_MEM_RD_ERR_R","APB_MEM_WR_ERR_R","CHSTATUS_SPEC","MEM_EMPTY_R","MEM_FULL_R","MEM_OWNER_ERR_R","MEM_RADDR_EX_R","MEM_WADDR_EX_R","R","STATE_R","STATUS_R","apb_mem_rd_err","apb_mem_wr_err","borrow","borrow_mut","from","into","mem_empty","mem_full","mem_owner_err","mem_raddr_ex","mem_waddr_ex","state","status","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","CH_ERR_W","CH_RX_END_W","CH_TX_END_W","CH_TX_THR_EVENT_W","INT_CLR_SPEC","W","bits","borrow","borrow_mut","ch0_err","ch0_rx_end","ch0_tx_end","ch0_tx_thr_event","ch1_err","ch1_rx_end","ch1_tx_end","ch1_tx_thr_event","ch2_err","ch2_rx_end","ch2_tx_end","ch2_tx_thr_event","ch3_err","ch3_rx_end","ch3_tx_end","ch3_tx_thr_event","ch4_err","ch4_rx_end","ch4_tx_end","ch4_tx_thr_event","ch5_err","ch5_rx_end","ch5_tx_end","ch5_tx_thr_event","ch6_err","ch6_rx_end","ch6_tx_end","ch6_tx_thr_event","ch7_err","ch7_rx_end","ch7_tx_end","ch7_tx_thr_event","ch_err","ch_rx_end","ch_tx_end","ch_tx_thr_event","from","into","try_from","try_into","type_id","CH_ERR_R","CH_ERR_W","CH_RX_END_R","CH_RX_END_W","CH_TX_END_R","CH_TX_END_W","CH_TX_THR_EVENT_R","CH_TX_THR_EVENT_W","INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","ch0_err","ch0_err","ch0_rx_end","ch0_rx_end","ch0_tx_end","ch0_tx_end","ch0_tx_thr_event","ch0_tx_thr_event","ch1_err","ch1_err","ch1_rx_end","ch1_rx_end","ch1_tx_end","ch1_tx_end","ch1_tx_thr_event","ch1_tx_thr_event","ch2_err","ch2_err","ch2_rx_end","ch2_rx_end","ch2_tx_end","ch2_tx_end","ch2_tx_thr_event","ch2_tx_thr_event","ch3_err","ch3_err","ch3_rx_end","ch3_rx_end","ch3_tx_end","ch3_tx_end","ch3_tx_thr_event","ch3_tx_thr_event","ch4_err","ch4_err","ch4_rx_end","ch4_rx_end","ch4_tx_end","ch4_tx_end","ch4_tx_thr_event","ch4_tx_thr_event","ch5_err","ch5_err","ch5_rx_end","ch5_rx_end","ch5_tx_end","ch5_tx_end","ch5_tx_thr_event","ch5_tx_thr_event","ch6_err","ch6_err","ch6_rx_end","ch6_rx_end","ch6_tx_end","ch6_tx_end","ch6_tx_thr_event","ch6_tx_thr_event","ch7_err","ch7_err","ch7_rx_end","ch7_rx_end","ch7_tx_end","ch7_tx_end","ch7_tx_thr_event","ch7_tx_thr_event","ch_err","ch_err","ch_err_iter","ch_rx_end","ch_rx_end","ch_rx_end_iter","ch_tx_end","ch_tx_end","ch_tx_end_iter","ch_tx_thr_event","ch_tx_thr_event","ch_tx_thr_event_iter","from","into","try_from","try_into","type_id","CH_ERR_R","CH_RX_END_R","CH_TX_END_R","CH_TX_THR_EVENT_R","INT_RAW_SPEC","R","borrow","borrow_mut","ch0_err","ch0_rx_end","ch0_tx_end","ch0_tx_thr_event","ch1_err","ch1_rx_end","ch1_tx_end","ch1_tx_thr_event","ch2_err","ch2_rx_end","ch2_tx_end","ch2_tx_thr_event","ch3_err","ch3_rx_end","ch3_tx_end","ch3_tx_thr_event","ch4_err","ch4_rx_end","ch4_tx_end","ch4_tx_thr_event","ch5_err","ch5_rx_end","ch5_tx_end","ch5_tx_thr_event","ch6_err","ch6_rx_end","ch6_tx_end","ch6_tx_thr_event","ch7_err","ch7_rx_end","ch7_tx_end","ch7_tx_thr_event","ch_err","ch_err_iter","ch_rx_end","ch_rx_end_iter","ch_tx_end","ch_tx_end_iter","ch_tx_thr_event","ch_tx_thr_event_iter","from","into","try_from","try_into","type_id","CH_ERR_R","CH_RX_END_R","CH_TX_END_R","CH_TX_THR_EVENT_R","INT_ST_SPEC","R","borrow","borrow_mut","ch0_err","ch0_rx_end","ch0_tx_end","ch0_tx_thr_event","ch1_err","ch1_rx_end","ch1_tx_end","ch1_tx_thr_event","ch2_err","ch2_rx_end","ch2_tx_end","ch2_tx_thr_event","ch3_err","ch3_rx_end","ch3_tx_end","ch3_tx_thr_event","ch4_err","ch4_rx_end","ch4_tx_end","ch4_tx_thr_event","ch5_err","ch5_rx_end","ch5_tx_end","ch5_tx_thr_event","ch6_err","ch6_rx_end","ch6_tx_end","ch6_tx_thr_event","ch7_err","ch7_rx_end","ch7_tx_end","ch7_tx_thr_event","ch_err","ch_err_iter","ch_rx_end","ch_rx_end_iter","ch_tx_end","ch_tx_end_iter","ch_tx_thr_event","ch_tx_thr_event_iter","from","into","try_from","try_into","type_id","DATA","RegisterBlock","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","DATA_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLEAN","INTERRUPT","MODEXP_MODE","MODEXP_START","MULT_MODE","MULT_START","M_MEM","M_PRIME","RegisterBlock","X_MEM","Y_MEM","Z_MEM","borrow","borrow_mut","clean","clean","from","interrupt","interrupt","into","m_mem","m_mem","m_mem_iter","m_prime","m_prime","modexp_mode","modexp_mode","modexp_start","modexp_start","mult_mode","mult_mode","mult_start","mult_start","try_from","try_into","type_id","x_mem","x_mem","x_mem_iter","y_mem","y_mem","y_mem_iter","z_mem","z_mem","z_mem_iter","CLEAN_R","CLEAN_SPEC","R","borrow","borrow_mut","clean","from","into","try_from","try_into","type_id","INTERRUPT_R","INTERRUPT_SPEC","INTERRUPT_W","R","W","bits","borrow","borrow_mut","from","interrupt","interrupt","into","try_from","try_into","type_id","M_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","M_PRIME_R","M_PRIME_SPEC","M_PRIME_W","R","W","bits","borrow","borrow_mut","from","into","m_prime","m_prime","try_from","try_into","type_id","MODEXP_MODE_R","MODEXP_MODE_SPEC","MODEXP_MODE_W","R","W","bits","borrow","borrow_mut","from","into","modexp_mode","modexp_mode","try_from","try_into","type_id","MODEXP_START_SPEC","MODEXP_START_W","W","bits","borrow","borrow_mut","from","into","modexp_start","try_from","try_into","type_id","MULT_MODE_R","MULT_MODE_SPEC","MULT_MODE_W","R","W","bits","borrow","borrow_mut","from","into","mult_mode","mult_mode","try_from","try_into","type_id","MULT_START_SPEC","MULT_START_W","W","bits","borrow","borrow_mut","from","into","mult_start","try_from","try_into","type_id","R","W","X_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","W","Y_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","W","Z_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ANA_CONF","BIAS_CONF","BROWN_OUT","CLK_CONF","CPU_PERIOD_CONF","DATE","DIAG1","DIG_ISO","DIG_PWC","EXT_WAKEUP1","EXT_WAKEUP1_STATUS","EXT_WAKEUP_CONF","EXT_XTL_CONF","HOLD_FORCE","INT_CLR","INT_ENA","INT_RAW","INT_ST","LOW_POWER_ST","OPTIONS0","PWC","REG","RESET_STATE","RegisterBlock","SDIO_ACT_CONF","SDIO_CONF","SLP_REJECT_CONF","SLP_TIMER0","SLP_TIMER1","STATE0","STORE0","STORE1","STORE2","STORE3","STORE4","STORE5","STORE6","STORE7","SW_CPU_STALL","TEST_MUX","TIME0","TIME1","TIMER1","TIMER2","TIMER3","TIMER4","TIMER5","TIME_UPDATE","WAKEUP_STATE","WDTCONFIG0","WDTCONFIG1","WDTCONFIG2","WDTCONFIG3","WDTCONFIG4","WDTFEED","WDTWPROTECT","ana_conf","ana_conf","bias_conf","bias_conf","borrow","borrow_mut","brown_out","brown_out","clk_conf","clk_conf","cpu_period_conf","cpu_period_conf","date","date","diag1","diag1","dig_iso","dig_iso","dig_pwc","dig_pwc","ext_wakeup1","ext_wakeup1","ext_wakeup1_status","ext_wakeup1_status","ext_wakeup_conf","ext_wakeup_conf","ext_xtl_conf","ext_xtl_conf","from","hold_force","hold_force","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","low_power_st","low_power_st","options0","options0","pwc","pwc","reg","reg","reset_state","reset_state","sdio_act_conf","sdio_act_conf","sdio_conf","sdio_conf","slp_reject_conf","slp_reject_conf","slp_timer0","slp_timer0","slp_timer1","slp_timer1","state0","state0","store0","store0","store1","store1","store2","store2","store3","store3","store4","store4","store5","store5","store6","store6","store7","store7","sw_cpu_stall","sw_cpu_stall","test_mux","test_mux","time0","time0","time1","time1","time_update","time_update","timer1","timer1","timer2","timer2","timer3","timer3","timer4","timer4","timer5","timer5","try_from","try_into","type_id","wakeup_state","wakeup_state","wdtconfig0","wdtconfig0","wdtconfig1","wdtconfig1","wdtconfig2","wdtconfig2","wdtconfig3","wdtconfig3","wdtconfig4","wdtconfig4","wdtfeed","wdtfeed","wdtwprotect","wdtwprotect","ANA_CONF_SPEC","BBPLL_CAL_SLP_START_R","BBPLL_CAL_SLP_START_W","CKGEN_I2C_PU_R","CKGEN_I2C_PU_W","PLLA_FORCE_PD_R","PLLA_FORCE_PD_W","PLLA_FORCE_PU_R","PLLA_FORCE_PU_W","PLL_I2C_PU_R","PLL_I2C_PU_W","PVTMON_PU_R","PVTMON_PU_W","R","RFRX_PBUS_PU_R","RFRX_PBUS_PU_W","TXRF_I2C_PU_R","TXRF_I2C_PU_W","W","bbpll_cal_slp_start","bbpll_cal_slp_start","bits","borrow","borrow_mut","ckgen_i2c_pu","ckgen_i2c_pu","from","into","pll_i2c_pu","pll_i2c_pu","plla_force_pd","plla_force_pd","plla_force_pu","plla_force_pu","pvtmon_pu","pvtmon_pu","rfrx_pbus_pu","rfrx_pbus_pu","try_from","try_into","txrf_i2c_pu","txrf_i2c_pu","type_id","BIAS_CONF_SPEC","DBG_ATTEN_R","DBG_ATTEN_W","DEC_HEARTBEAT_PERIOD_R","DEC_HEARTBEAT_PERIOD_W","DEC_HEARTBEAT_WIDTH_R","DEC_HEARTBEAT_WIDTH_W","ENB_SCK_XTAL_R","ENB_SCK_XTAL_W","INC_HEARTBEAT_PERIOD_R","INC_HEARTBEAT_PERIOD_W","INC_HEARTBEAT_REFRESH_R","INC_HEARTBEAT_REFRESH_W","R","RST_BIAS_I2C_R","RST_BIAS_I2C_W","W","bits","borrow","borrow_mut","dbg_atten","dbg_atten","dec_heartbeat_period","dec_heartbeat_period","dec_heartbeat_width","dec_heartbeat_width","enb_sck_xtal","enb_sck_xtal","from","inc_heartbeat_period","inc_heartbeat_period","inc_heartbeat_refresh","inc_heartbeat_refresh","into","rst_bias_i2c","rst_bias_i2c","try_from","try_into","type_id","BROWN_OUT_SPEC","CLOSE_FLASH_ENA_R","CLOSE_FLASH_ENA_W","DBROWN_OUT_THRES_R","DBROWN_OUT_THRES_W","DET_R","ENA_R","ENA_W","PD_RF_ENA_R","PD_RF_ENA_W","R","RST_ENA_R","RST_ENA_W","RST_WAIT_R","RST_WAIT_W","RTC_MEM_CRC_ADDR_R","RTC_MEM_CRC_ADDR_W","RTC_MEM_CRC_FINISH_R","RTC_MEM_CRC_FINISH_W","RTC_MEM_CRC_LEN_R","RTC_MEM_CRC_LEN_W","RTC_MEM_CRC_START_R","RTC_MEM_CRC_START_W","RTC_MEM_PID_CONF_R","RTC_MEM_PID_CONF_W","W","bits","borrow","borrow_mut","close_flash_ena","close_flash_ena","dbrown_out_thres","dbrown_out_thres","det","ena","ena","from","into","pd_rf_ena","pd_rf_ena","rst_ena","rst_ena","rst_wait","rst_wait","rtc_mem_crc_addr","rtc_mem_crc_addr","rtc_mem_crc_finish","rtc_mem_crc_finish","rtc_mem_crc_len","rtc_mem_crc_len","rtc_mem_crc_start","rtc_mem_crc_start","rtc_mem_pid_conf","rtc_mem_pid_conf","try_from","try_into","type_id","ANA_CLK_RTC_SEL_A","ANA_CLK_RTC_SEL_R","ANA_CLK_RTC_SEL_W","APLL","CK8M","CK8M","CK8M","CK8M_D256_OUT","CK8M_DFREQ_FORCE_R","CK8M_DFREQ_FORCE_W","CK8M_DFREQ_R","CK8M_DFREQ_W","CK8M_DIV_256","CK8M_DIV_A","CK8M_DIV_R","CK8M_DIV_SEL_R","CK8M_DIV_SEL_W","CK8M_DIV_W","CK8M_FORCE_NOGATING_R","CK8M_FORCE_NOGATING_W","CK8M_FORCE_PD_R","CK8M_FORCE_PD_W","CK8M_FORCE_PU_R","CK8M_FORCE_PU_W","CK_XTAL_32K","CLK_CONF_SPEC","DIG_CLK8M_D256_EN_R","DIG_CLK8M_D256_EN_W","DIG_CLK8M_EN_R","DIG_CLK8M_EN_W","DIG_XTAL32K_EN_R","DIG_XTAL32K_EN_W","DIV1024","DIV128","DIV256","DIV512","ENB_CK8M_DIV_A","ENB_CK8M_DIV_R","ENB_CK8M_DIV_W","ENB_CK8M_R","ENB_CK8M_W","FAST_CLK_RTC_SEL_A","FAST_CLK_RTC_SEL_R","FAST_CLK_RTC_SEL_W","PLL","R","SLOW_CK","SOC_CLK_SEL_A","SOC_CLK_SEL_R","SOC_CLK_SEL_W","W","XTAL","XTAL_DIV_4","XTAL_FORCE_NOGATING_R","XTAL_FORCE_NOGATING_W","ana_clk_rtc_sel","ana_clk_rtc_sel","apll","bits","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","ck8m","ck8m","ck8m","ck8m_d256_out","ck8m_dfreq","ck8m_dfreq","ck8m_dfreq_force","ck8m_dfreq_force","ck8m_div","ck8m_div","ck8m_div_256","ck8m_div_sel","ck8m_div_sel","ck8m_force_nogating","ck8m_force_nogating","ck8m_force_pd","ck8m_force_pd","ck8m_force_pu","ck8m_force_pu","ck_xtal_32k","clone","clone","clone","clone","clone","dig_clk8m_d256_en","dig_clk8m_d256_en","dig_clk8m_en","dig_clk8m_en","dig_xtal32k_en","dig_xtal32k_en","div1024","div128","div256","div512","enb_ck8m","enb_ck8m","enb_ck8m_div","enb_ck8m_div","eq","eq","eq","eq","eq","fast_clk_rtc_sel","fast_clk_rtc_sel","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","into","into","into","into","into","into","is_apll","is_ck8m","is_ck8m","is_ck8m","is_ck8m_d256_out","is_ck8m_div_256","is_ck_xtal_32k","is_div1024","is_div128","is_div256","is_div512","is_pll","is_slow_ck","is_xtal","is_xtal_div_4","pll","slow_ck","soc_clk_sel","soc_clk_sel","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","variant","variant","variant","variant","variant","xtal","xtal_div_4","xtal_force_nogating","xtal_force_nogating","CPUPERIOD_SEL_R","CPUPERIOD_SEL_W","CPUSEL_CONF_R","CPUSEL_CONF_W","CPU_PERIOD_CONF_SPEC","R","W","bits","borrow","borrow_mut","cpuperiod_sel","cpuperiod_sel","cpusel_conf","cpusel_conf","from","into","try_from","try_into","type_id","CNTL_DATE_R","CNTL_DATE_W","DATE_SPEC","R","W","bits","borrow","borrow_mut","cntl_date","cntl_date","from","into","try_from","try_into","type_id","DIAG1_SPEC","LOW_POWER_DIAG1_R","R","borrow","borrow_mut","from","into","low_power_diag1","try_from","try_into","type_id","CLR_DG_PAD_AUTOHOLD_W","DG_PAD_AUTOHOLD_EN_R","DG_PAD_AUTOHOLD_EN_W","DG_PAD_AUTOHOLD_R","DG_PAD_FORCE_HOLD_R","DG_PAD_FORCE_HOLD_W","DG_PAD_FORCE_ISO_R","DG_PAD_FORCE_ISO_W","DG_PAD_FORCE_NOISO_R","DG_PAD_FORCE_NOISO_W","DG_PAD_FORCE_UNHOLD_R","DG_PAD_FORCE_UNHOLD_W","DG_WRAP_FORCE_ISO_R","DG_WRAP_FORCE_ISO_W","DG_WRAP_FORCE_NOISO_R","DG_WRAP_FORCE_NOISO_W","DIG_ISO_SPEC","FORCE_OFF_R","FORCE_OFF_W","FORCE_ON_R","FORCE_ON_W","INTER_RAM0_FORCE_ISO_R","INTER_RAM0_FORCE_ISO_W","INTER_RAM0_FORCE_NOISO_R","INTER_RAM0_FORCE_NOISO_W","INTER_RAM1_FORCE_ISO_R","INTER_RAM1_FORCE_ISO_W","INTER_RAM1_FORCE_NOISO_R","INTER_RAM1_FORCE_NOISO_W","INTER_RAM2_FORCE_ISO_R","INTER_RAM2_FORCE_ISO_W","INTER_RAM2_FORCE_NOISO_R","INTER_RAM2_FORCE_NOISO_W","INTER_RAM3_FORCE_ISO_R","INTER_RAM3_FORCE_ISO_W","INTER_RAM3_FORCE_NOISO_R","INTER_RAM3_FORCE_NOISO_W","INTER_RAM4_FORCE_ISO_R","INTER_RAM4_FORCE_ISO_W","INTER_RAM4_FORCE_NOISO_R","INTER_RAM4_FORCE_NOISO_W","R","ROM0_FORCE_ISO_R","ROM0_FORCE_ISO_W","ROM0_FORCE_NOISO_R","ROM0_FORCE_NOISO_W","W","WIFI_FORCE_ISO_R","WIFI_FORCE_ISO_W","WIFI_FORCE_NOISO_R","WIFI_FORCE_NOISO_W","bits","borrow","borrow_mut","clr_dg_pad_autohold","dg_pad_autohold","dg_pad_autohold_en","dg_pad_autohold_en","dg_pad_force_hold","dg_pad_force_hold","dg_pad_force_iso","dg_pad_force_iso","dg_pad_force_noiso","dg_pad_force_noiso","dg_pad_force_unhold","dg_pad_force_unhold","dg_wrap_force_iso","dg_wrap_force_iso","dg_wrap_force_noiso","dg_wrap_force_noiso","force_off","force_off","force_on","force_on","from","inter_ram0_force_iso","inter_ram0_force_iso","inter_ram0_force_noiso","inter_ram0_force_noiso","inter_ram1_force_iso","inter_ram1_force_iso","inter_ram1_force_noiso","inter_ram1_force_noiso","inter_ram2_force_iso","inter_ram2_force_iso","inter_ram2_force_noiso","inter_ram2_force_noiso","inter_ram3_force_iso","inter_ram3_force_iso","inter_ram3_force_noiso","inter_ram3_force_noiso","inter_ram4_force_iso","inter_ram4_force_iso","inter_ram4_force_noiso","inter_ram4_force_noiso","into","rom0_force_iso","rom0_force_iso","rom0_force_noiso","rom0_force_noiso","try_from","try_into","type_id","wifi_force_iso","wifi_force_iso","wifi_force_noiso","wifi_force_noiso","DG_WRAP_FORCE_PD_R","DG_WRAP_FORCE_PD_W","DG_WRAP_FORCE_PU_R","DG_WRAP_FORCE_PU_W","DG_WRAP_PD_EN_R","DG_WRAP_PD_EN_W","DIG_PWC_SPEC","INTER_RAM0_FORCE_PD_R","INTER_RAM0_FORCE_PD_W","INTER_RAM0_FORCE_PU_R","INTER_RAM0_FORCE_PU_W","INTER_RAM0_PD_EN_R","INTER_RAM0_PD_EN_W","INTER_RAM1_FORCE_PD_R","INTER_RAM1_FORCE_PD_W","INTER_RAM1_FORCE_PU_R","INTER_RAM1_FORCE_PU_W","INTER_RAM1_PD_EN_R","INTER_RAM1_PD_EN_W","INTER_RAM2_FORCE_PD_R","INTER_RAM2_FORCE_PD_W","INTER_RAM2_FORCE_PU_R","INTER_RAM2_FORCE_PU_W","INTER_RAM2_PD_EN_R","INTER_RAM2_PD_EN_W","INTER_RAM3_FORCE_PD_R","INTER_RAM3_FORCE_PD_W","INTER_RAM3_FORCE_PU_R","INTER_RAM3_FORCE_PU_W","INTER_RAM3_PD_EN_R","INTER_RAM3_PD_EN_W","INTER_RAM4_FORCE_PD_R","INTER_RAM4_FORCE_PD_W","INTER_RAM4_FORCE_PU_R","INTER_RAM4_FORCE_PU_W","INTER_RAM4_PD_EN_R","INTER_RAM4_PD_EN_W","LSLP_MEM_FORCE_PD_R","LSLP_MEM_FORCE_PD_W","LSLP_MEM_FORCE_PU_R","LSLP_MEM_FORCE_PU_W","R","ROM0_FORCE_PD_R","ROM0_FORCE_PD_W","ROM0_FORCE_PU_R","ROM0_FORCE_PU_W","ROM0_PD_EN_R","ROM0_PD_EN_W","W","WIFI_FORCE_PD_R","WIFI_FORCE_PD_W","WIFI_FORCE_PU_R","WIFI_FORCE_PU_W","WIFI_PD_EN_R","WIFI_PD_EN_W","bits","borrow","borrow_mut","dg_wrap_force_pd","dg_wrap_force_pd","dg_wrap_force_pu","dg_wrap_force_pu","dg_wrap_pd_en","dg_wrap_pd_en","from","inter_ram0_force_pd","inter_ram0_force_pd","inter_ram0_force_pu","inter_ram0_force_pu","inter_ram0_pd_en","inter_ram0_pd_en","inter_ram1_force_pd","inter_ram1_force_pd","inter_ram1_force_pu","inter_ram1_force_pu","inter_ram1_pd_en","inter_ram1_pd_en","inter_ram2_force_pd","inter_ram2_force_pd","inter_ram2_force_pu","inter_ram2_force_pu","inter_ram2_pd_en","inter_ram2_pd_en","inter_ram3_force_pd","inter_ram3_force_pd","inter_ram3_force_pu","inter_ram3_force_pu","inter_ram3_pd_en","inter_ram3_pd_en","inter_ram4_force_pd","inter_ram4_force_pd","inter_ram4_force_pu","inter_ram4_force_pu","inter_ram4_pd_en","inter_ram4_pd_en","into","lslp_mem_force_pd","lslp_mem_force_pd","lslp_mem_force_pu","lslp_mem_force_pu","rom0_force_pd","rom0_force_pd","rom0_force_pu","rom0_force_pu","rom0_pd_en","rom0_pd_en","try_from","try_into","type_id","wifi_force_pd","wifi_force_pd","wifi_force_pu","wifi_force_pu","wifi_pd_en","wifi_pd_en","EXT_WAKEUP1_SPEC","R","SEL_R","SEL_W","STATUS_CLR_W","W","bits","borrow","borrow_mut","from","into","sel","sel","status_clr","try_from","try_into","type_id","EXT_WAKEUP1_STATUS_R","EXT_WAKEUP1_STATUS_SPEC","R","borrow","borrow_mut","ext_wakeup1_status","from","into","try_from","try_into","type_id","EXT_WAKEUP0_LV_R","EXT_WAKEUP0_LV_W","EXT_WAKEUP1_LV_R","EXT_WAKEUP1_LV_W","EXT_WAKEUP_CONF_SPEC","R","W","bits","borrow","borrow_mut","ext_wakeup0_lv","ext_wakeup0_lv","ext_wakeup1_lv","ext_wakeup1_lv","from","into","try_from","try_into","type_id","EXT_XTL_CONF_SPEC","R","W","XTL_EXT_CTR_EN_R","XTL_EXT_CTR_EN_W","XTL_EXT_CTR_LV_R","XTL_EXT_CTR_LV_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xtl_ext_ctr_en","xtl_ext_ctr_en","xtl_ext_ctr_lv","xtl_ext_ctr_lv","ADC1_HOLD_FORCE_R","ADC1_HOLD_FORCE_W","ADC2_HOLD_FORCE_R","ADC2_HOLD_FORCE_W","HOLD_FORCE_SPEC","PDAC1_HOLD_FORCE_R","PDAC1_HOLD_FORCE_W","PDAC2_HOLD_FORCE_R","PDAC2_HOLD_FORCE_W","R","SENSE1_HOLD_FORCE_R","SENSE1_HOLD_FORCE_W","SENSE2_HOLD_FORCE_R","SENSE2_HOLD_FORCE_W","SENSE3_HOLD_FORCE_R","SENSE3_HOLD_FORCE_W","SENSE4_HOLD_FORCE_R","SENSE4_HOLD_FORCE_W","TOUCH_PAD0_HOLD_FORCE_R","TOUCH_PAD0_HOLD_FORCE_W","TOUCH_PAD1_HOLD_FORCE_R","TOUCH_PAD1_HOLD_FORCE_W","TOUCH_PAD2_HOLD_FORCE_R","TOUCH_PAD2_HOLD_FORCE_W","TOUCH_PAD3_HOLD_FORCE_R","TOUCH_PAD3_HOLD_FORCE_W","TOUCH_PAD4_HOLD_FORCE_R","TOUCH_PAD4_HOLD_FORCE_W","TOUCH_PAD5_HOLD_FORCE_R","TOUCH_PAD5_HOLD_FORCE_W","TOUCH_PAD6_HOLD_FORCE_R","TOUCH_PAD6_HOLD_FORCE_W","TOUCH_PAD7_HOLD_FORCE_R","TOUCH_PAD7_HOLD_FORCE_W","W","X32N_HOLD_FORCE_R","X32N_HOLD_FORCE_W","X32P_HOLD_FORCE_R","X32P_HOLD_FORCE_W","adc1_hold_force","adc1_hold_force","adc2_hold_force","adc2_hold_force","bits","borrow","borrow_mut","from","into","pdac1_hold_force","pdac1_hold_force","pdac2_hold_force","pdac2_hold_force","sense1_hold_force","sense1_hold_force","sense2_hold_force","sense2_hold_force","sense3_hold_force","sense3_hold_force","sense4_hold_force","sense4_hold_force","touch_pad0_hold_force","touch_pad0_hold_force","touch_pad1_hold_force","touch_pad1_hold_force","touch_pad2_hold_force","touch_pad2_hold_force","touch_pad3_hold_force","touch_pad3_hold_force","touch_pad4_hold_force","touch_pad4_hold_force","touch_pad5_hold_force","touch_pad5_hold_force","touch_pad6_hold_force","touch_pad6_hold_force","touch_pad7_hold_force","touch_pad7_hold_force","try_from","try_into","type_id","x32n_hold_force","x32n_hold_force","x32p_hold_force","x32p_hold_force","BROWN_OUT_INT_CLR_W","INT_CLR_SPEC","MAIN_TIMER_INT_CLR_W","SAR_INT_CLR_W","SDIO_IDLE_INT_CLR_W","SLP_REJECT_INT_CLR_W","SLP_WAKEUP_INT_CLR_W","TIME_VALID_INT_CLR_W","TOUCH_INT_CLR_W","W","WDT_INT_CLR_W","bits","borrow","borrow_mut","brown_out_int_clr","from","into","main_timer_int_clr","sar_int_clr","sdio_idle_int_clr","slp_reject_int_clr","slp_wakeup_int_clr","time_valid_int_clr","touch_int_clr","try_from","try_into","type_id","wdt_int_clr","BROWN_OUT_INT_ENA_R","BROWN_OUT_INT_ENA_W","INT_ENA_SPEC","MAIN_TIMER_INT_ENA_R","MAIN_TIMER_INT_ENA_W","R","SDIO_IDLE_INT_ENA_R","SDIO_IDLE_INT_ENA_W","SLP_REJECT_INT_ENA_R","SLP_REJECT_INT_ENA_W","SLP_WAKEUP_INT_ENA_R","SLP_WAKEUP_INT_ENA_W","TIME_VALID_INT_ENA_R","TIME_VALID_INT_ENA_W","TOUCH_INT_ENA_R","TOUCH_INT_ENA_W","ULP_CP_INT_ENA_R","ULP_CP_INT_ENA_W","W","WDT_INT_ENA_R","WDT_INT_ENA_W","bits","borrow","borrow_mut","brown_out_int_ena","brown_out_int_ena","from","into","main_timer_int_ena","main_timer_int_ena","sdio_idle_int_ena","sdio_idle_int_ena","slp_reject_int_ena","slp_reject_int_ena","slp_wakeup_int_ena","slp_wakeup_int_ena","time_valid_int_ena","time_valid_int_ena","touch_int_ena","touch_int_ena","try_from","try_into","type_id","ulp_cp_int_ena","ulp_cp_int_ena","wdt_int_ena","wdt_int_ena","BROWN_OUT_INT_RAW_R","INT_RAW_SPEC","MAIN_TIMER_INT_RAW_R","R","SDIO_IDLE_INT_RAW_R","SLP_REJECT_INT_RAW_R","SLP_WAKEUP_INT_RAW_R","TIME_VALID_INT_RAW_R","TOUCH_INT_RAW_R","ULP_CP_INT_RAW_R","WDT_INT_RAW_R","borrow","borrow_mut","brown_out_int_raw","from","into","main_timer_int_raw","sdio_idle_int_raw","slp_reject_int_raw","slp_wakeup_int_raw","time_valid_int_raw","touch_int_raw","try_from","try_into","type_id","ulp_cp_int_raw","wdt_int_raw","BROWN_OUT_INT_ST_R","INT_ST_SPEC","MAIN_TIMER_INT_ST_R","R","SAR_INT_ST_R","SDIO_IDLE_INT_ST_R","SLP_REJECT_INT_ST_R","SLP_WAKEUP_INT_ST_R","TIME_VALID_INT_ST_R","TOUCH_INT_ST_R","WDT_INT_ST_R","borrow","borrow_mut","brown_out_int_st","from","into","main_timer_int_st","sar_int_st","sdio_idle_int_st","slp_reject_int_st","slp_wakeup_int_st","time_valid_int_st","touch_int_st","try_from","try_into","type_id","wdt_int_st","LOW_POWER_DIAG0_R","LOW_POWER_ST_SPEC","R","RDY_FOR_WAKEUP_R","borrow","borrow_mut","from","into","low_power_diag0","rdy_for_wakeup","try_from","try_into","type_id","ANALOG_FORCE_ISO_R","ANALOG_FORCE_ISO_W","ANALOG_FORCE_NOISO_R","ANALOG_FORCE_NOISO_W","BBPLL_FORCE_PD_R","BBPLL_FORCE_PD_W","BBPLL_FORCE_PU_R","BBPLL_FORCE_PU_W","BBPLL_I2C_FORCE_PD_R","BBPLL_I2C_FORCE_PD_W","BBPLL_I2C_FORCE_PU_R","BBPLL_I2C_FORCE_PU_W","BB_I2C_FORCE_PD_R","BB_I2C_FORCE_PD_W","BB_I2C_FORCE_PU_R","BB_I2C_FORCE_PU_W","BIAS_CORE_FOLW_8M_R","BIAS_CORE_FOLW_8M_W","BIAS_CORE_FORCE_PD_R","BIAS_CORE_FORCE_PD_W","BIAS_CORE_FORCE_PU_R","BIAS_CORE_FORCE_PU_W","BIAS_FORCE_NOSLEEP_R","BIAS_FORCE_NOSLEEP_W","BIAS_FORCE_SLEEP_R","BIAS_FORCE_SLEEP_W","BIAS_I2C_FOLW_8M_R","BIAS_I2C_FOLW_8M_W","BIAS_I2C_FORCE_PD_R","BIAS_I2C_FORCE_PD_W","BIAS_I2C_FORCE_PU_R","BIAS_I2C_FORCE_PU_W","BIAS_SLEEP_FOLW_8M_R","BIAS_SLEEP_FOLW_8M_W","DG_WRAP_FORCE_NORST_R","DG_WRAP_FORCE_NORST_W","DG_WRAP_FORCE_RST_R","DG_WRAP_FORCE_RST_W","OPTIONS0_SPEC","PLL_FORCE_ISO_R","PLL_FORCE_ISO_W","PLL_FORCE_NOISO_R","PLL_FORCE_NOISO_W","R","SW_APPCPU_RST_W","SW_PROCPU_RST_W","SW_STALL_APPCPU_C0_R","SW_STALL_APPCPU_C0_W","SW_STALL_PROCPU_C0_R","SW_STALL_PROCPU_C0_W","SW_SYS_RST_W","W","XTL_FORCE_ISO_R","XTL_FORCE_ISO_W","XTL_FORCE_NOISO_R","XTL_FORCE_NOISO_W","XTL_FORCE_PD_R","XTL_FORCE_PD_W","XTL_FORCE_PU_R","XTL_FORCE_PU_W","analog_force_iso","analog_force_iso","analog_force_noiso","analog_force_noiso","bb_i2c_force_pd","bb_i2c_force_pd","bb_i2c_force_pu","bb_i2c_force_pu","bbpll_force_pd","bbpll_force_pd","bbpll_force_pu","bbpll_force_pu","bbpll_i2c_force_pd","bbpll_i2c_force_pd","bbpll_i2c_force_pu","bbpll_i2c_force_pu","bias_core_folw_8m","bias_core_folw_8m","bias_core_force_pd","bias_core_force_pd","bias_core_force_pu","bias_core_force_pu","bias_force_nosleep","bias_force_nosleep","bias_force_sleep","bias_force_sleep","bias_i2c_folw_8m","bias_i2c_folw_8m","bias_i2c_force_pd","bias_i2c_force_pd","bias_i2c_force_pu","bias_i2c_force_pu","bias_sleep_folw_8m","bias_sleep_folw_8m","bits","borrow","borrow_mut","dg_wrap_force_norst","dg_wrap_force_norst","dg_wrap_force_rst","dg_wrap_force_rst","from","into","pll_force_iso","pll_force_iso","pll_force_noiso","pll_force_noiso","sw_appcpu_rst","sw_procpu_rst","sw_stall_appcpu_c0","sw_stall_appcpu_c0","sw_stall_procpu_c0","sw_stall_procpu_c0","sw_sys_rst","try_from","try_into","type_id","xtl_force_iso","xtl_force_iso","xtl_force_noiso","xtl_force_noiso","xtl_force_pd","xtl_force_pd","xtl_force_pu","xtl_force_pu","FASTMEM_FOLW_CPU_R","FASTMEM_FOLW_CPU_W","FASTMEM_FORCE_ISO_R","FASTMEM_FORCE_ISO_W","FASTMEM_FORCE_LPD_R","FASTMEM_FORCE_LPD_W","FASTMEM_FORCE_LPU_R","FASTMEM_FORCE_LPU_W","FASTMEM_FORCE_NOISO_R","FASTMEM_FORCE_NOISO_W","FASTMEM_FORCE_PD_R","FASTMEM_FORCE_PD_W","FASTMEM_FORCE_PU_R","FASTMEM_FORCE_PU_W","FASTMEM_PD_EN_R","FASTMEM_PD_EN_W","FORCE_ISO_R","FORCE_ISO_W","FORCE_NOISO_R","FORCE_NOISO_W","FORCE_PD_R","FORCE_PD_W","FORCE_PU_R","FORCE_PU_W","PD_EN_R","PD_EN_W","PWC_SPEC","R","SLOWMEM_FOLW_CPU_R","SLOWMEM_FOLW_CPU_W","SLOWMEM_FORCE_ISO_R","SLOWMEM_FORCE_ISO_W","SLOWMEM_FORCE_LPD_R","SLOWMEM_FORCE_LPD_W","SLOWMEM_FORCE_LPU_R","SLOWMEM_FORCE_LPU_W","SLOWMEM_FORCE_NOISO_R","SLOWMEM_FORCE_NOISO_W","SLOWMEM_FORCE_PD_R","SLOWMEM_FORCE_PD_W","SLOWMEM_FORCE_PU_R","SLOWMEM_FORCE_PU_W","SLOWMEM_PD_EN_R","SLOWMEM_PD_EN_W","W","bits","borrow","borrow_mut","fastmem_folw_cpu","fastmem_folw_cpu","fastmem_force_iso","fastmem_force_iso","fastmem_force_lpd","fastmem_force_lpd","fastmem_force_lpu","fastmem_force_lpu","fastmem_force_noiso","fastmem_force_noiso","fastmem_force_pd","fastmem_force_pd","fastmem_force_pu","fastmem_force_pu","fastmem_pd_en","fastmem_pd_en","force_iso","force_iso","force_noiso","force_noiso","force_pd","force_pd","force_pu","force_pu","from","into","pd_en","pd_en","slowmem_folw_cpu","slowmem_folw_cpu","slowmem_force_iso","slowmem_force_iso","slowmem_force_lpd","slowmem_force_lpd","slowmem_force_lpu","slowmem_force_lpu","slowmem_force_noiso","slowmem_force_noiso","slowmem_force_pd","slowmem_force_pd","slowmem_force_pu","slowmem_force_pu","slowmem_pd_en","slowmem_pd_en","try_from","try_into","type_id","DBIAS_SLP_R","DBIAS_SLP_W","DBIAS_WAK_R","DBIAS_WAK_W","DBOOST_FORCE_PD_R","DBOOST_FORCE_PD_W","DBOOST_FORCE_PU_R","DBOOST_FORCE_PU_W","DIG_DBIAS_SLP_R","DIG_DBIAS_SLP_W","DIG_DBIAS_WAK_R","DIG_DBIAS_WAK_W","FORCE_PD_R","FORCE_PD_W","FORCE_PU_R","FORCE_PU_W","R","REG_SPEC","SCK_DCAP_FORCE_R","SCK_DCAP_FORCE_W","SCK_DCAP_R","SCK_DCAP_W","W","bits","borrow","borrow_mut","dbias_slp","dbias_slp","dbias_wak","dbias_wak","dboost_force_pd","dboost_force_pd","dboost_force_pu","dboost_force_pu","dig_dbias_slp","dig_dbias_slp","dig_dbias_wak","dig_dbias_wak","force_pd","force_pd","force_pu","force_pu","from","into","sck_dcap","sck_dcap","sck_dcap_force","sck_dcap_force","try_from","try_into","type_id","APPCPU_STAT_VECTOR_SEL_R","APPCPU_STAT_VECTOR_SEL_W","PROCPU_STAT_VECTOR_SEL_R","PROCPU_STAT_VECTOR_SEL_W","R","RESET_CAUSE_APPCPU_R","RESET_CAUSE_PROCPU_R","RESET_STATE_SPEC","W","appcpu_stat_vector_sel","appcpu_stat_vector_sel","bits","borrow","borrow_mut","from","into","procpu_stat_vector_sel","procpu_stat_vector_sel","reset_cause_appcpu","reset_cause_procpu","try_from","try_into","type_id","R","SDIO_ACT_CONF_SPEC","SDIO_ACT_DNUM_R","SDIO_ACT_DNUM_W","W","bits","borrow","borrow_mut","from","into","sdio_act_dnum","sdio_act_dnum","try_from","try_into","type_id","DREFH_SDIO_R","DREFH_SDIO_W","DREFL_SDIO_R","DREFL_SDIO_W","DREFM_SDIO_R","DREFM_SDIO_W","R","REG1P8_READY_R","SDIO_CONF_SPEC","SDIO_FORCE_R","SDIO_FORCE_W","SDIO_PD_EN_R","SDIO_PD_EN_W","SDIO_TIEH_R","SDIO_TIEH_W","W","XPD_SDIO_R","XPD_SDIO_W","bits","borrow","borrow_mut","drefh_sdio","drefh_sdio","drefl_sdio","drefl_sdio","drefm_sdio","drefm_sdio","from","into","reg1p8_ready","sdio_force","sdio_force","sdio_pd_en","sdio_pd_en","sdio_tieh","sdio_tieh","try_from","try_into","type_id","xpd_sdio","xpd_sdio","DEEP_SLP_REJECT_EN_R","DEEP_SLP_REJECT_EN_W","GPIO_REJECT_EN_R","GPIO_REJECT_EN_W","LIGHT_SLP_REJECT_EN_R","LIGHT_SLP_REJECT_EN_W","R","REJECT_CAUSE_R","SDIO_REJECT_EN_R","SDIO_REJECT_EN_W","SLP_REJECT_CONF_SPEC","W","bits","borrow","borrow_mut","deep_slp_reject_en","deep_slp_reject_en","from","gpio_reject_en","gpio_reject_en","into","light_slp_reject_en","light_slp_reject_en","reject_cause","sdio_reject_en","sdio_reject_en","try_from","try_into","type_id","R","SLP_TIMER0_SPEC","SLP_VAL_LO_R","SLP_VAL_LO_W","W","bits","borrow","borrow_mut","from","into","slp_val_lo","slp_val_lo","try_from","try_into","type_id","MAIN_TIMER_ALARM_EN_R","MAIN_TIMER_ALARM_EN_W","R","SLP_TIMER1_SPEC","SLP_VAL_HI_R","SLP_VAL_HI_W","W","bits","borrow","borrow_mut","from","into","main_timer_alarm_en","main_timer_alarm_en","slp_val_hi","slp_val_hi","try_from","try_into","type_id","APB2RTC_BRIDGE_SEL_R","APB2RTC_BRIDGE_SEL_W","R","SDIO_ACTIVE_IND_R","SLEEP_EN_R","SLEEP_EN_W","SLP_REJECT_R","SLP_REJECT_W","SLP_WAKEUP_R","SLP_WAKEUP_W","STATE0_SPEC","TOUCH_SLP_TIMER_EN_R","TOUCH_SLP_TIMER_EN_W","TOUCH_WAKEUP_FORCE_EN_R","TOUCH_WAKEUP_FORCE_EN_W","ULP_CP_SLP_TIMER_EN_R","ULP_CP_SLP_TIMER_EN_W","ULP_CP_WAKEUP_FORCE_EN_R","ULP_CP_WAKEUP_FORCE_EN_W","W","apb2rtc_bridge_sel","apb2rtc_bridge_sel","bits","borrow","borrow_mut","from","into","sdio_active_ind","sleep_en","sleep_en","slp_reject","slp_reject","slp_wakeup","slp_wakeup","touch_slp_timer_en","touch_slp_timer_en","touch_wakeup_force_en","touch_wakeup_force_en","try_from","try_into","type_id","ulp_cp_slp_timer_en","ulp_cp_slp_timer_en","ulp_cp_wakeup_force_en","ulp_cp_wakeup_force_en","R","SCRATCH0_R","SCRATCH0_W","STORE0_SPEC","W","bits","borrow","borrow_mut","from","into","scratch0","scratch0","try_from","try_into","type_id","R","SCRATCH1_R","SCRATCH1_W","STORE1_SPEC","W","bits","borrow","borrow_mut","from","into","scratch1","scratch1","try_from","try_into","type_id","R","SCRATCH2_R","SCRATCH2_W","STORE2_SPEC","W","bits","borrow","borrow_mut","from","into","scratch2","scratch2","try_from","try_into","type_id","R","SCRATCH3_R","SCRATCH3_W","STORE3_SPEC","W","bits","borrow","borrow_mut","from","into","scratch3","scratch3","try_from","try_into","type_id","R","SCRATCH4_R","SCRATCH4_W","STORE4_SPEC","W","bits","borrow","borrow_mut","from","into","scratch4","scratch4","try_from","try_into","type_id","R","SCRATCH5_R","SCRATCH5_W","STORE5_SPEC","W","bits","borrow","borrow_mut","from","into","scratch5","scratch5","try_from","try_into","type_id","R","SCRATCH6_R","SCRATCH6_W","STORE6_SPEC","W","bits","borrow","borrow_mut","from","into","scratch6","scratch6","try_from","try_into","type_id","R","SCRATCH7_R","SCRATCH7_W","STORE7_SPEC","W","bits","borrow","borrow_mut","from","into","scratch7","scratch7","try_from","try_into","type_id","R","SW_CPU_STALL_SPEC","SW_STALL_APPCPU_C1_R","SW_STALL_APPCPU_C1_W","SW_STALL_PROCPU_C1_R","SW_STALL_PROCPU_C1_W","W","bits","borrow","borrow_mut","from","into","sw_stall_appcpu_c1","sw_stall_appcpu_c1","sw_stall_procpu_c1","sw_stall_procpu_c1","try_from","try_into","type_id","DTEST_RTC_R","DTEST_RTC_W","ENT_RTC_R","ENT_RTC_W","R","TEST_MUX_SPEC","W","bits","borrow","borrow_mut","dtest_rtc","dtest_rtc","ent_rtc","ent_rtc","from","into","try_from","try_into","type_id","R","TIME0_SPEC","TIME_LO_R","borrow","borrow_mut","from","into","time_lo","try_from","try_into","type_id","R","TIME1_SPEC","TIME_HI_R","borrow","borrow_mut","from","into","time_hi","try_from","try_into","type_id","R","TIME_UPDATE_SPEC","TIME_UPDATE_W","TIME_VALID_R","W","bits","borrow","borrow_mut","from","into","time_update","time_valid","try_from","try_into","type_id","CK8M_WAIT_R","CK8M_WAIT_W","CPU_STALL_EN_R","CPU_STALL_EN_W","CPU_STALL_WAIT_R","CPU_STALL_WAIT_W","PLL_BUF_WAIT_R","PLL_BUF_WAIT_W","R","TIMER1_SPEC","W","XTL_BUF_WAIT_R","XTL_BUF_WAIT_W","bits","borrow","borrow_mut","ck8m_wait","ck8m_wait","cpu_stall_en","cpu_stall_en","cpu_stall_wait","cpu_stall_wait","from","into","pll_buf_wait","pll_buf_wait","try_from","try_into","type_id","xtl_buf_wait","xtl_buf_wait","MIN_TIME_CK8M_OFF_R","MIN_TIME_CK8M_OFF_W","R","TIMER2_SPEC","ULPCP_TOUCH_START_WAIT_R","ULPCP_TOUCH_START_WAIT_W","W","bits","borrow","borrow_mut","from","into","min_time_ck8m_off","min_time_ck8m_off","try_from","try_into","type_id","ulpcp_touch_start_wait","ulpcp_touch_start_wait","R","ROM_RAM_POWERUP_TIMER_R","ROM_RAM_POWERUP_TIMER_W","ROM_RAM_WAIT_TIMER_R","ROM_RAM_WAIT_TIMER_W","TIMER3_SPEC","W","WIFI_POWERUP_TIMER_R","WIFI_POWERUP_TIMER_W","WIFI_WAIT_TIMER_R","WIFI_WAIT_TIMER_W","bits","borrow","borrow_mut","from","into","rom_ram_powerup_timer","rom_ram_powerup_timer","rom_ram_wait_timer","rom_ram_wait_timer","try_from","try_into","type_id","wifi_powerup_timer","wifi_powerup_timer","wifi_wait_timer","wifi_wait_timer","DG_WRAP_POWERUP_TIMER_R","DG_WRAP_POWERUP_TIMER_W","DG_WRAP_WAIT_TIMER_R","DG_WRAP_WAIT_TIMER_W","POWERUP_TIMER_R","POWERUP_TIMER_W","R","TIMER4_SPEC","W","WAIT_TIMER_R","WAIT_TIMER_W","bits","borrow","borrow_mut","dg_wrap_powerup_timer","dg_wrap_powerup_timer","dg_wrap_wait_timer","dg_wrap_wait_timer","from","into","powerup_timer","powerup_timer","try_from","try_into","type_id","wait_timer","wait_timer","MIN_SLP_VAL_R","MIN_SLP_VAL_W","R","RTCMEM_POWERUP_TIMER_R","RTCMEM_POWERUP_TIMER_W","RTCMEM_WAIT_TIMER_R","RTCMEM_WAIT_TIMER_W","TIMER5_SPEC","ULP_CP_SUBTIMER_PREDIV_R","ULP_CP_SUBTIMER_PREDIV_W","W","bits","borrow","borrow_mut","from","into","min_slp_val","min_slp_val","rtcmem_powerup_timer","rtcmem_powerup_timer","rtcmem_wait_timer","rtcmem_wait_timer","try_from","try_into","type_id","ulp_cp_subtimer_prediv","ulp_cp_subtimer_prediv","GPIO_WAKEUP_FILTER_R","GPIO_WAKEUP_FILTER_W","R","W","WAKEUP_CAUSE_R","WAKEUP_ENA_R","WAKEUP_ENA_W","WAKEUP_STATE_SPEC","bits","borrow","borrow_mut","from","gpio_wakeup_filter","gpio_wakeup_filter","into","try_from","try_into","type_id","wakeup_cause","wakeup_ena","wakeup_ena","R","W","WDTCONFIG0_SPEC","WDT_APPCPU_RESET_EN_R","WDT_APPCPU_RESET_EN_W","WDT_CPU_RESET_LENGTH_R","WDT_CPU_RESET_LENGTH_W","WDT_EDGE_INT_EN_R","WDT_EDGE_INT_EN_W","WDT_EN_R","WDT_EN_W","WDT_FLASHBOOT_MOD_EN_R","WDT_FLASHBOOT_MOD_EN_W","WDT_LEVEL_INT_EN_R","WDT_LEVEL_INT_EN_W","WDT_PAUSE_IN_SLP_R","WDT_PAUSE_IN_SLP_W","WDT_PROCPU_RESET_EN_R","WDT_PROCPU_RESET_EN_W","WDT_STG0_R","WDT_STG0_W","WDT_STG1_R","WDT_STG1_W","WDT_STG2_R","WDT_STG2_W","WDT_STG3_R","WDT_STG3_W","WDT_SYS_RESET_LENGTH_R","WDT_SYS_RESET_LENGTH_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_appcpu_reset_en","wdt_appcpu_reset_en","wdt_cpu_reset_length","wdt_cpu_reset_length","wdt_edge_int_en","wdt_edge_int_en","wdt_en","wdt_en","wdt_flashboot_mod_en","wdt_flashboot_mod_en","wdt_level_int_en","wdt_level_int_en","wdt_pause_in_slp","wdt_pause_in_slp","wdt_procpu_reset_en","wdt_procpu_reset_en","wdt_stg0","wdt_stg0","wdt_stg1","wdt_stg1","wdt_stg2","wdt_stg2","wdt_stg3","wdt_stg3","wdt_sys_reset_length","wdt_sys_reset_length","R","W","WDTCONFIG1_SPEC","WDT_STG0_HOLD_R","WDT_STG0_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg0_hold","wdt_stg0_hold","R","W","WDTCONFIG2_SPEC","WDT_STG1_HOLD_R","WDT_STG1_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg1_hold","wdt_stg1_hold","R","W","WDTCONFIG3_SPEC","WDT_STG2_HOLD_R","WDT_STG2_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg2_hold","wdt_stg2_hold","R","W","WDTCONFIG4_SPEC","WDT_STG3_HOLD_R","WDT_STG3_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg3_hold","wdt_stg3_hold","W","WDTFEED_SPEC","WDT_FEED_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_feed","R","W","WDTWPROTECT_SPEC","WDT_WKEY_R","WDT_WKEY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_wkey","wdt_wkey","CMD","CTRL","DATA","DEBUG_STATUS","INT_CLR","INT_EN","INT_RAW","INT_ST","RegisterBlock","SCL_HIGH_PERIOD","SCL_LOW_PERIOD","SCL_START_PERIOD","SCL_STOP_PERIOD","SDA_DUTY","SLAVE_ADDR","TIMEOUT","borrow","borrow_mut","cmd","cmd","ctrl","ctrl","data","data","debug_status","debug_status","from","int_clr","int_clr","int_en","int_en","int_raw","int_raw","int_st","int_st","into","scl_high_period","scl_high_period","scl_low_period","scl_low_period","scl_start_period","scl_start_period","scl_stop_period","scl_stop_period","sda_duty","sda_duty","slave_addr","slave_addr","timeout","timeout","try_from","try_into","type_id","CMD_SPEC","DONE_R","DONE_W","R","VAL_R","VAL_W","W","bits","borrow","borrow_mut","done","done","from","into","try_from","try_into","type_id","val","val","CTRL_SPEC","MS_MODE_R","MS_MODE_W","R","RX_LSB_FIRST_R","RX_LSB_FIRST_W","SCL_FORCE_OUT_R","SCL_FORCE_OUT_W","SDA_FORCE_OUT_R","SDA_FORCE_OUT_W","TRANS_START_R","TRANS_START_W","TX_LSB_FIRST_R","TX_LSB_FIRST_W","W","bits","borrow","borrow_mut","from","into","ms_mode","ms_mode","rx_lsb_first","rx_lsb_first","scl_force_out","scl_force_out","sda_force_out","sda_force_out","trans_start","trans_start","try_from","try_into","tx_lsb_first","tx_lsb_first","type_id","DATA_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ACK_VAL_R","ACK_VAL_W","ARB_LOST_R","ARB_LOST_W","BUS_BUSY_R","BUS_BUSY_W","BYTE_TRANS_R","BYTE_TRANS_W","DEBUG_STATUS_SPEC","MAIN_STATE_R","MAIN_STATE_W","R","SCL_STATE_R","SCL_STATE_W","SLAVE_ADDR_MATCH_R","SLAVE_ADDR_MATCH_W","SLAVE_RW_R","SLAVE_RW_W","TIMED_OUT_R","TIMED_OUT_W","W","ack_val","ack_val","arb_lost","arb_lost","bits","borrow","borrow_mut","bus_busy","bus_busy","byte_trans","byte_trans","from","into","main_state","main_state","scl_state","scl_state","slave_addr_match","slave_addr_match","slave_rw","slave_rw","timed_out","timed_out","try_from","try_into","type_id","ARBITRATION_LOST_INT_CLR_R","ARBITRATION_LOST_INT_CLR_W","INT_CLR_SPEC","MASTER_TRANS_COMPLETE_INT_CLR_R","MASTER_TRANS_COMPLETE_INT_CLR_W","R","SLAVE_TRANS_COMPLETE_INT_CLR_R","SLAVE_TRANS_COMPLETE_INT_CLR_W","TIME_OUT_INT_CLR_W","TRANS_COMPLETE_INT_CLR_R","TRANS_COMPLETE_INT_CLR_W","W","arbitration_lost_int_clr","arbitration_lost_int_clr","bits","borrow","borrow_mut","from","into","master_trans_complete_int_clr","master_trans_complete_int_clr","slave_trans_complete_int_clr","slave_trans_complete_int_clr","time_out_int_clr","trans_complete_int_clr","trans_complete_int_clr","try_from","try_into","type_id","INT_EN_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ARBITRATION_LOST_INT_RAW_R","ARBITRATION_LOST_INT_RAW_W","INT_RAW_SPEC","MASTER_TRANS_COMPLETE_INT_RAW_R","MASTER_TRANS_COMPLETE_INT_RAW_W","R","SLAVE_TRANS_COMPLETE_INT_RAW_R","SLAVE_TRANS_COMPLETE_INT_RAW_W","TIME_OUT_INT_RAW_R","TRANS_COMPLETE_INT_RAW_R","TRANS_COMPLETE_INT_RAW_W","W","arbitration_lost_int_raw","arbitration_lost_int_raw","bits","borrow","borrow_mut","from","into","master_trans_complete_int_raw","master_trans_complete_int_raw","slave_trans_complete_int_raw","slave_trans_complete_int_raw","time_out_int_raw","trans_complete_int_raw","trans_complete_int_raw","try_from","try_into","type_id","INT_ST_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","SCL_HIGH_PERIOD_R","SCL_HIGH_PERIOD_SPEC","SCL_HIGH_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_high_period","scl_high_period","try_from","try_into","type_id","R","SCL_LOW_PERIOD_R","SCL_LOW_PERIOD_SPEC","SCL_LOW_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_low_period","scl_low_period","try_from","try_into","type_id","R","SCL_START_PERIOD_R","SCL_START_PERIOD_SPEC","SCL_START_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_start_period","scl_start_period","try_from","try_into","type_id","R","SCL_STOP_PERIOD_R","SCL_STOP_PERIOD_SPEC","SCL_STOP_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_stop_period","scl_stop_period","try_from","try_into","type_id","R","SDA_DUTY_R","SDA_DUTY_SPEC","SDA_DUTY_W","W","bits","borrow","borrow_mut","from","into","sda_duty","sda_duty","try_from","try_into","type_id","R","SLAVE_ADDR_R","SLAVE_ADDR_SPEC","SLAVE_ADDR_W","W","_10BIT_R","_10BIT_W","_10bit","_10bit","bits","borrow","borrow_mut","from","into","slave_addr","slave_addr","try_from","try_into","type_id","R","TIMEOUT_R","TIMEOUT_SPEC","TIMEOUT_W","W","bits","borrow","borrow_mut","from","into","timeout","timeout","try_from","try_into","type_id","ADC_PAD","DATE","DIG_PAD_HOLD","ENABLE","ENABLE_W1TC","ENABLE_W1TS","EXT_WAKEUP0","HALL_SENS","IN","OUT","OUT_W1TC","OUT_W1TS","PAD_DAC1","PAD_DAC2","PIN","RTC_DEBUG_SEL","RegisterBlock","SAR_I2C_IO","SENSOR_PADS","STATUS","STATUS_W1TC","STATUS_W1TS","TOUCH_CFG","TOUCH_PAD0","TOUCH_PAD1","TOUCH_PAD2","TOUCH_PAD3","TOUCH_PAD4","TOUCH_PAD5","TOUCH_PAD6","TOUCH_PAD7","TOUCH_PAD8","TOUCH_PAD9","XTAL_32K_PAD","XTL_EXT_CTR","adc_pad","adc_pad","borrow","borrow_mut","date","date","dig_pad_hold","dig_pad_hold","enable","enable","enable_w1tc","enable_w1tc","enable_w1ts","enable_w1ts","ext_wakeup0","ext_wakeup0","from","hall_sens","hall_sens","in_","in_","into","out","out","out_w1tc","out_w1tc","out_w1ts","out_w1ts","pad_dac1","pad_dac1","pad_dac2","pad_dac2","pin","pin","pin_iter","rtc_debug_sel","rtc_debug_sel","sar_i2c_io","sar_i2c_io","sensor_pads","sensor_pads","status","status","status_w1tc","status_w1tc","status_w1ts","status_w1ts","touch_cfg","touch_cfg","touch_pad0","touch_pad0","touch_pad1","touch_pad1","touch_pad2","touch_pad2","touch_pad3","touch_pad3","touch_pad4","touch_pad4","touch_pad5","touch_pad5","touch_pad6","touch_pad6","touch_pad7","touch_pad7","touch_pad8","touch_pad8","touch_pad9","touch_pad9","try_from","try_into","type_id","xtal_32k_pad","xtal_32k_pad","xtl_ext_ctr","xtl_ext_ctr","ADC1_FUN_IE_R","ADC1_FUN_IE_W","ADC1_FUN_SEL_R","ADC1_FUN_SEL_W","ADC1_HOLD_R","ADC1_HOLD_W","ADC1_MUX_SEL_R","ADC1_MUX_SEL_W","ADC1_SLP_IE_R","ADC1_SLP_IE_W","ADC1_SLP_SEL_R","ADC1_SLP_SEL_W","ADC2_FUN_IE_R","ADC2_FUN_IE_W","ADC2_FUN_SEL_R","ADC2_FUN_SEL_W","ADC2_HOLD_R","ADC2_HOLD_W","ADC2_MUX_SEL_R","ADC2_MUX_SEL_W","ADC2_SLP_IE_R","ADC2_SLP_IE_W","ADC2_SLP_SEL_R","ADC2_SLP_SEL_W","ADC_PAD_SPEC","R","W","adc1_fun_ie","adc1_fun_ie","adc1_fun_sel","adc1_fun_sel","adc1_hold","adc1_hold","adc1_mux_sel","adc1_mux_sel","adc1_slp_ie","adc1_slp_ie","adc1_slp_sel","adc1_slp_sel","adc2_fun_ie","adc2_fun_ie","adc2_fun_sel","adc2_fun_sel","adc2_hold","adc2_hold","adc2_mux_sel","adc2_mux_sel","adc2_slp_ie","adc2_slp_ie","adc2_slp_sel","adc2_slp_sel","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","DATE_SPEC","IO_DATE_R","IO_DATE_W","R","W","bits","borrow","borrow_mut","from","into","io_date","io_date","try_from","try_into","type_id","DIG_PAD_HOLD_R","DIG_PAD_HOLD_SPEC","DIG_PAD_HOLD_W","R","W","bits","borrow","borrow_mut","dig_pad_hold","dig_pad_hold","from","into","try_from","try_into","type_id","ENABLE_R","ENABLE_SPEC","ENABLE_W","R","W","bits","borrow","borrow_mut","enable","enable","from","into","try_from","try_into","type_id","ENABLE_W1TC_SPEC","ENABLE_W1TC_W","W","bits","borrow","borrow_mut","enable_w1tc","from","into","try_from","try_into","type_id","ENABLE_W1TS_SPEC","ENABLE_W1TS_W","W","bits","borrow","borrow_mut","enable_w1ts","from","into","try_from","try_into","type_id","EXT_WAKEUP0_SPEC","R","SEL_R","SEL_W","W","bits","borrow","borrow_mut","from","into","sel","sel","try_from","try_into","type_id","HALL_PHASE_R","HALL_PHASE_W","HALL_SENS_SPEC","R","W","XPD_HALL_R","XPD_HALL_W","bits","borrow","borrow_mut","from","hall_phase","hall_phase","into","try_from","try_into","type_id","xpd_hall","xpd_hall","IN_SPEC","NEXT_R","R","borrow","borrow_mut","from","into","next","try_from","try_into","type_id","DATA_R","DATA_W","OUT_SPEC","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","OUT_DATA_W1TC_W","OUT_W1TC_SPEC","W","bits","borrow","borrow_mut","from","into","out_data_w1tc","try_from","try_into","type_id","OUT_DATA_W1TS_W","OUT_W1TS_SPEC","W","bits","borrow","borrow_mut","from","into","out_data_w1ts","try_from","try_into","type_id","PAD_DAC1_SPEC","PDAC1_DAC_R","PDAC1_DAC_W","PDAC1_DAC_XPD_FORCE_R","PDAC1_DAC_XPD_FORCE_W","PDAC1_DRV_R","PDAC1_DRV_W","PDAC1_FUN_IE_R","PDAC1_FUN_IE_W","PDAC1_FUN_SEL_R","PDAC1_FUN_SEL_W","PDAC1_HOLD_R","PDAC1_HOLD_W","PDAC1_MUX_SEL_R","PDAC1_MUX_SEL_W","PDAC1_RDE_R","PDAC1_RDE_W","PDAC1_RUE_R","PDAC1_RUE_W","PDAC1_SLP_IE_R","PDAC1_SLP_IE_W","PDAC1_SLP_OE_R","PDAC1_SLP_OE_W","PDAC1_SLP_SEL_R","PDAC1_SLP_SEL_W","PDAC1_XPD_DAC_R","PDAC1_XPD_DAC_W","R","W","bits","borrow","borrow_mut","from","into","pdac1_dac","pdac1_dac","pdac1_dac_xpd_force","pdac1_dac_xpd_force","pdac1_drv","pdac1_drv","pdac1_fun_ie","pdac1_fun_ie","pdac1_fun_sel","pdac1_fun_sel","pdac1_hold","pdac1_hold","pdac1_mux_sel","pdac1_mux_sel","pdac1_rde","pdac1_rde","pdac1_rue","pdac1_rue","pdac1_slp_ie","pdac1_slp_ie","pdac1_slp_oe","pdac1_slp_oe","pdac1_slp_sel","pdac1_slp_sel","pdac1_xpd_dac","pdac1_xpd_dac","try_from","try_into","type_id","PAD_DAC2_SPEC","PDAC2_DAC_R","PDAC2_DAC_W","PDAC2_DAC_XPD_FORCE_R","PDAC2_DAC_XPD_FORCE_W","PDAC2_DRV_R","PDAC2_DRV_W","PDAC2_FUN_IE_R","PDAC2_FUN_IE_W","PDAC2_FUN_SEL_R","PDAC2_FUN_SEL_W","PDAC2_HOLD_R","PDAC2_HOLD_W","PDAC2_MUX_SEL_R","PDAC2_MUX_SEL_W","PDAC2_RDE_R","PDAC2_RDE_W","PDAC2_RUE_R","PDAC2_RUE_W","PDAC2_SLP_IE_R","PDAC2_SLP_IE_W","PDAC2_SLP_OE_R","PDAC2_SLP_OE_W","PDAC2_SLP_SEL_R","PDAC2_SLP_SEL_W","PDAC2_XPD_DAC_R","PDAC2_XPD_DAC_W","R","W","bits","borrow","borrow_mut","from","into","pdac2_dac","pdac2_dac","pdac2_dac_xpd_force","pdac2_dac_xpd_force","pdac2_drv","pdac2_drv","pdac2_fun_ie","pdac2_fun_ie","pdac2_fun_sel","pdac2_fun_sel","pdac2_hold","pdac2_hold","pdac2_mux_sel","pdac2_mux_sel","pdac2_rde","pdac2_rde","pdac2_rue","pdac2_rue","pdac2_slp_ie","pdac2_slp_ie","pdac2_slp_oe","pdac2_slp_oe","pdac2_slp_sel","pdac2_slp_sel","pdac2_xpd_dac","pdac2_xpd_dac","try_from","try_into","type_id","INT_TYPE_R","INT_TYPE_W","PAD_DRIVER_R","PAD_DRIVER_W","PIN_SPEC","R","W","WAKEUP_ENABLE_R","WAKEUP_ENABLE_W","bits","borrow","borrow_mut","from","int_type","int_type","into","pad_driver","pad_driver","try_from","try_into","type_id","wakeup_enable","wakeup_enable","DEBUG_12M_NO_GATING_R","DEBUG_12M_NO_GATING_W","DEBUG_SEL0_R","DEBUG_SEL0_W","DEBUG_SEL1_R","DEBUG_SEL1_W","DEBUG_SEL2_R","DEBUG_SEL2_W","DEBUG_SEL3_R","DEBUG_SEL3_W","DEBUG_SEL4_R","DEBUG_SEL4_W","R","RTC_DEBUG_SEL_SPEC","W","bits","borrow","borrow_mut","debug_12m_no_gating","debug_12m_no_gating","debug_sel0","debug_sel0","debug_sel1","debug_sel1","debug_sel2","debug_sel2","debug_sel3","debug_sel3","debug_sel4","debug_sel4","from","into","try_from","try_into","type_id","R","SAR_DEBUG_BIT_SEL_R","SAR_DEBUG_BIT_SEL_W","SAR_I2C_IO_SPEC","SAR_I2C_SCL_SEL_R","SAR_I2C_SCL_SEL_W","SAR_I2C_SDA_SEL_R","SAR_I2C_SDA_SEL_W","W","bits","borrow","borrow_mut","from","into","sar_debug_bit_sel","sar_debug_bit_sel","sar_i2c_scl_sel","sar_i2c_scl_sel","sar_i2c_sda_sel","sar_i2c_sda_sel","try_from","try_into","type_id","R","SENSE1_FUN_IE_R","SENSE1_FUN_IE_W","SENSE1_FUN_SEL_R","SENSE1_FUN_SEL_W","SENSE1_HOLD_R","SENSE1_HOLD_W","SENSE1_MUX_SEL_R","SENSE1_MUX_SEL_W","SENSE1_SLP_IE_R","SENSE1_SLP_IE_W","SENSE1_SLP_SEL_R","SENSE1_SLP_SEL_W","SENSE2_FUN_IE_R","SENSE2_FUN_IE_W","SENSE2_FUN_SEL_R","SENSE2_FUN_SEL_W","SENSE2_HOLD_R","SENSE2_HOLD_W","SENSE2_MUX_SEL_R","SENSE2_MUX_SEL_W","SENSE2_SLP_IE_R","SENSE2_SLP_IE_W","SENSE2_SLP_SEL_R","SENSE2_SLP_SEL_W","SENSE3_FUN_IE_R","SENSE3_FUN_IE_W","SENSE3_FUN_SEL_R","SENSE3_FUN_SEL_W","SENSE3_HOLD_R","SENSE3_HOLD_W","SENSE3_MUX_SEL_R","SENSE3_MUX_SEL_W","SENSE3_SLP_IE_R","SENSE3_SLP_IE_W","SENSE3_SLP_SEL_R","SENSE3_SLP_SEL_W","SENSE4_FUN_IE_R","SENSE4_FUN_IE_W","SENSE4_FUN_SEL_R","SENSE4_FUN_SEL_W","SENSE4_HOLD_R","SENSE4_HOLD_W","SENSE4_MUX_SEL_R","SENSE4_MUX_SEL_W","SENSE4_SLP_IE_R","SENSE4_SLP_IE_W","SENSE4_SLP_SEL_R","SENSE4_SLP_SEL_W","SENSOR_PADS_SPEC","W","bits","borrow","borrow_mut","from","into","sense1_fun_ie","sense1_fun_ie","sense1_fun_sel","sense1_fun_sel","sense1_hold","sense1_hold","sense1_mux_sel","sense1_mux_sel","sense1_slp_ie","sense1_slp_ie","sense1_slp_sel","sense1_slp_sel","sense2_fun_ie","sense2_fun_ie","sense2_fun_sel","sense2_fun_sel","sense2_hold","sense2_hold","sense2_mux_sel","sense2_mux_sel","sense2_slp_ie","sense2_slp_ie","sense2_slp_sel","sense2_slp_sel","sense3_fun_ie","sense3_fun_ie","sense3_fun_sel","sense3_fun_sel","sense3_hold","sense3_hold","sense3_mux_sel","sense3_mux_sel","sense3_slp_ie","sense3_slp_ie","sense3_slp_sel","sense3_slp_sel","sense4_fun_ie","sense4_fun_ie","sense4_fun_sel","sense4_fun_sel","sense4_hold","sense4_hold","sense4_mux_sel","sense4_mux_sel","sense4_slp_ie","sense4_slp_ie","sense4_slp_sel","sense4_slp_sel","try_from","try_into","type_id","INT_R","INT_W","R","STATUS_SPEC","W","bits","borrow","borrow_mut","from","int","int","into","try_from","try_into","type_id","STATUS_INT_W1TC_W","STATUS_W1TC_SPEC","W","bits","borrow","borrow_mut","from","into","status_int_w1tc","try_from","try_into","type_id","STATUS_INT_W1TS_W","STATUS_W1TS_SPEC","W","bits","borrow","borrow_mut","from","into","status_int_w1ts","try_from","try_into","type_id","R","TOUCH_CFG_SPEC","TOUCH_DCUR_R","TOUCH_DCUR_W","TOUCH_DRANGE_R","TOUCH_DRANGE_W","TOUCH_DREFH_R","TOUCH_DREFH_W","TOUCH_DREFL_R","TOUCH_DREFL_W","TOUCH_XPD_BIAS_R","TOUCH_XPD_BIAS_W","W","bits","borrow","borrow_mut","from","into","touch_dcur","touch_dcur","touch_drange","touch_drange","touch_drefh","touch_drefh","touch_drefl","touch_drefl","touch_xpd_bias","touch_xpd_bias","try_from","try_into","type_id","DAC_R","DAC_W","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","HOLD_R","HOLD_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","START_R","START_W","TIE_OPT_R","TIE_OPT_W","TOUCH_PAD0_SPEC","TO_GPIO_R","TO_GPIO_W","W","XPD_R","XPD_W","bits","borrow","borrow_mut","dac","dac","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","hold","hold","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","start","start","tie_opt","tie_opt","to_gpio","to_gpio","try_from","try_into","type_id","xpd","xpd","DAC_R","DAC_W","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","HOLD_R","HOLD_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","START_R","START_W","TIE_OPT_R","TIE_OPT_W","TOUCH_PAD1_SPEC","TO_GPIO_R","TO_GPIO_W","W","XPD_R","XPD_W","bits","borrow","borrow_mut","dac","dac","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","hold","hold","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","start","start","tie_opt","tie_opt","to_gpio","to_gpio","try_from","try_into","type_id","xpd","xpd","DAC_R","DAC_W","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","HOLD_R","HOLD_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","START_R","START_W","TIE_OPT_R","TIE_OPT_W","TOUCH_PAD2_SPEC","TO_GPIO_R","TO_GPIO_W","W","XPD_R","XPD_W","bits","borrow","borrow_mut","dac","dac","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","hold","hold","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","start","start","tie_opt","tie_opt","to_gpio","to_gpio","try_from","try_into","type_id","xpd","xpd","DAC_R","DAC_W","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","HOLD_R","HOLD_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","START_R","START_W","TIE_OPT_R","TIE_OPT_W","TOUCH_PAD3_SPEC","TO_GPIO_R","TO_GPIO_W","W","XPD_R","XPD_W","bits","borrow","borrow_mut","dac","dac","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","hold","hold","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","start","start","tie_opt","tie_opt","to_gpio","to_gpio","try_from","try_into","type_id","xpd","xpd","DAC_R","DAC_W","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","HOLD_R","HOLD_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","START_R","START_W","TIE_OPT_R","TIE_OPT_W","TOUCH_PAD4_SPEC","TO_GPIO_R","TO_GPIO_W","W","XPD_R","XPD_W","bits","borrow","borrow_mut","dac","dac","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","hold","hold","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","start","start","tie_opt","tie_opt","to_gpio","to_gpio","try_from","try_into","type_id","xpd","xpd","DAC_R","DAC_W","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","HOLD_R","HOLD_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","START_R","START_W","TIE_OPT_R","TIE_OPT_W","TOUCH_PAD5_SPEC","TO_GPIO_R","TO_GPIO_W","W","XPD_R","XPD_W","bits","borrow","borrow_mut","dac","dac","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","hold","hold","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","start","start","tie_opt","tie_opt","to_gpio","to_gpio","try_from","try_into","type_id","xpd","xpd","DAC_R","DAC_W","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","HOLD_R","HOLD_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","START_R","START_W","TIE_OPT_R","TIE_OPT_W","TOUCH_PAD6_SPEC","TO_GPIO_R","TO_GPIO_W","W","XPD_R","XPD_W","bits","borrow","borrow_mut","dac","dac","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","hold","hold","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","start","start","tie_opt","tie_opt","to_gpio","to_gpio","try_from","try_into","type_id","xpd","xpd","DAC_R","DAC_W","DRV_R","DRV_W","FUN_IE_R","FUN_IE_W","FUN_SEL_R","FUN_SEL_W","HOLD_R","HOLD_W","MUX_SEL_R","MUX_SEL_W","R","RDE_R","RDE_W","RUE_R","RUE_W","SLP_IE_R","SLP_IE_W","SLP_OE_R","SLP_OE_W","SLP_SEL_R","SLP_SEL_W","START_R","START_W","TIE_OPT_R","TIE_OPT_W","TOUCH_PAD7_SPEC","TO_GPIO_R","TO_GPIO_W","W","XPD_R","XPD_W","bits","borrow","borrow_mut","dac","dac","drv","drv","from","fun_ie","fun_ie","fun_sel","fun_sel","hold","hold","into","mux_sel","mux_sel","rde","rde","rue","rue","slp_ie","slp_ie","slp_oe","slp_oe","slp_sel","slp_sel","start","start","tie_opt","tie_opt","to_gpio","to_gpio","try_from","try_into","type_id","xpd","xpd","DAC_R","DAC_W","R","START_R","START_W","TIE_OPT_R","TIE_OPT_W","TOUCH_PAD8_SPEC","TO_GPIO_R","TO_GPIO_W","W","XPD_R","XPD_W","bits","borrow","borrow_mut","dac","dac","from","into","start","start","tie_opt","tie_opt","to_gpio","to_gpio","try_from","try_into","type_id","xpd","xpd","DAC_R","DAC_W","R","START_R","START_W","TIE_OPT_R","TIE_OPT_W","TOUCH_PAD9_SPEC","TO_GPIO_R","TO_GPIO_W","W","XPD_R","XPD_W","bits","borrow","borrow_mut","dac","dac","from","into","start","start","tie_opt","tie_opt","to_gpio","to_gpio","try_from","try_into","type_id","xpd","xpd","DAC_XTAL_32K_R","DAC_XTAL_32K_W","DBIAS_XTAL_32K_R","DBIAS_XTAL_32K_W","DRES_XTAL_32K_R","DRES_XTAL_32K_W","R","W","X32N_DRV_R","X32N_DRV_W","X32N_FUN_IE_R","X32N_FUN_IE_W","X32N_FUN_SEL_R","X32N_FUN_SEL_W","X32N_HOLD_R","X32N_HOLD_W","X32N_MUX_SEL_R","X32N_MUX_SEL_W","X32N_RDE_R","X32N_RDE_W","X32N_RUE_R","X32N_RUE_W","X32N_SLP_IE_R","X32N_SLP_IE_W","X32N_SLP_OE_R","X32N_SLP_OE_W","X32N_SLP_SEL_R","X32N_SLP_SEL_W","X32P_DRV_R","X32P_DRV_W","X32P_FUN_IE_R","X32P_FUN_IE_W","X32P_FUN_SEL_R","X32P_FUN_SEL_W","X32P_HOLD_R","X32P_HOLD_W","X32P_MUX_SEL_R","X32P_MUX_SEL_W","X32P_RDE_R","X32P_RDE_W","X32P_RUE_R","X32P_RUE_W","X32P_SLP_IE_R","X32P_SLP_IE_W","X32P_SLP_OE_R","X32P_SLP_OE_W","X32P_SLP_SEL_R","X32P_SLP_SEL_W","XPD_XTAL_32K_R","XPD_XTAL_32K_W","XTAL_32K_PAD_SPEC","bits","borrow","borrow_mut","dac_xtal_32k","dac_xtal_32k","dbias_xtal_32k","dbias_xtal_32k","dres_xtal_32k","dres_xtal_32k","from","into","try_from","try_into","type_id","x32n_drv","x32n_drv","x32n_fun_ie","x32n_fun_ie","x32n_fun_sel","x32n_fun_sel","x32n_hold","x32n_hold","x32n_mux_sel","x32n_mux_sel","x32n_rde","x32n_rde","x32n_rue","x32n_rue","x32n_slp_ie","x32n_slp_ie","x32n_slp_oe","x32n_slp_oe","x32n_slp_sel","x32n_slp_sel","x32p_drv","x32p_drv","x32p_fun_ie","x32p_fun_ie","x32p_fun_sel","x32p_fun_sel","x32p_hold","x32p_hold","x32p_mux_sel","x32p_mux_sel","x32p_rde","x32p_rde","x32p_rue","x32p_rue","x32p_slp_ie","x32p_slp_ie","x32p_slp_oe","x32p_slp_oe","x32p_slp_sel","x32p_slp_sel","xpd_xtal_32k","xpd_xtal_32k","R","SEL_R","SEL_W","W","XTL_EXT_CTR_SPEC","bits","borrow","borrow_mut","from","into","sel","sel","try_from","try_into","type_id","BLKSIZ","BMOD","BUFADDR","BUFFIFO","BYTCNT","CARDTHRCTL","CDETECT","CLKDIV","CLKENA","CLKSRC","CLK_EDGE_SEL","CMD","CMDARG","CTRL","CTYPE","DBADDR","DEBNCE","DSCADDR","EMMCDDR","ENSHIFT","FIFOTH","HCON","IDINTEN","IDSTS","INTMASK","MINTSTS","PLDMND","RESP0","RESP1","RESP2","RESP3","RINTSTS","RST_N","RegisterBlock","STATUS","TBBCNT","TCBCNT","TMOUT","UHS","USRID","VERID","WRTPRT","blksiz","blksiz","bmod","bmod","borrow","borrow_mut","bufaddr","bufaddr","buffifo","buffifo","bytcnt","bytcnt","cardthrctl","cardthrctl","cdetect","cdetect","clk_edge_sel","clk_edge_sel","clkdiv","clkdiv","clkena","clkena","clksrc","clksrc","cmd","cmd","cmdarg","cmdarg","ctrl","ctrl","ctype","ctype","dbaddr","dbaddr","debnce","debnce","dscaddr","dscaddr","emmcddr","emmcddr","enshift","enshift","fifoth","fifoth","from","hcon","hcon","idinten","idinten","idsts","idsts","intmask","intmask","into","mintsts","mintsts","pldmnd","pldmnd","resp0","resp0","resp1","resp1","resp2","resp2","resp3","resp3","rintsts","rintsts","rst_n","rst_n","status","status","tbbcnt","tbbcnt","tcbcnt","tcbcnt","tmout","tmout","try_from","try_into","type_id","uhs","uhs","usrid","usrid","verid","verid","wrtprt","wrtprt","BLKSIZ_SPEC","BLOCK_SIZE_R","BLOCK_SIZE_W","R","W","bits","block_size","block_size","borrow","borrow_mut","from","into","try_from","try_into","type_id","BMOD_SPEC","DE_R","DE_W","FB_R","FB_W","PBL_R","PBL_W","R","SWR_R","SWR_W","W","bits","borrow","borrow_mut","de","de","fb","fb","from","into","pbl","pbl","swr","swr","try_from","try_into","type_id","BUFADDR_R","BUFADDR_SPEC","R","borrow","borrow_mut","bufaddr","from","into","try_from","try_into","type_id","BUFFIFO_R","BUFFIFO_SPEC","BUFFIFO_W","R","W","bits","borrow","borrow_mut","buffifo","buffifo","from","into","try_from","try_into","type_id","BYTCNT_SPEC","BYTE_COUNT_R","BYTE_COUNT_W","R","W","bits","borrow","borrow_mut","byte_count","byte_count","from","into","try_from","try_into","type_id","CARDCLRINTEN_R","CARDCLRINTEN_W","CARDRDTHREN_R","CARDRDTHREN_W","CARDTHRCTL_SPEC","CARDTHRESHOLD_R","CARDTHRESHOLD_W","CARDWRTHREN_R","CARDWRTHREN_W","R","W","bits","borrow","borrow_mut","cardclrinten","cardclrinten","cardrdthren","cardrdthren","cardthreshold","cardthreshold","cardwrthren","cardwrthren","from","into","try_from","try_into","type_id","CARD_DETECT_N_R","CDETECT_SPEC","R","borrow","borrow_mut","card_detect_n","from","into","try_from","try_into","type_id","CCLKIN_EDGE_DRV_SEL_R","CCLKIN_EDGE_DRV_SEL_W","CCLKIN_EDGE_SAM_SEL_R","CCLKIN_EDGE_SAM_SEL_W","CCLKIN_EDGE_SLF_SEL_R","CCLKIN_EDGE_SLF_SEL_W","CCLK_EN_R","CCLK_EN_W","CCLLKIN_EDGE_H_R","CCLLKIN_EDGE_H_W","CCLLKIN_EDGE_L_R","CCLLKIN_EDGE_L_W","CCLLKIN_EDGE_N_R","CCLLKIN_EDGE_N_W","CLK_EDGE_SEL_SPEC","ESDIO_MODE_R","ESDIO_MODE_W","ESD_MODE_R","ESD_MODE_W","R","W","bits","borrow","borrow_mut","cclk_en","cclk_en","cclkin_edge_drv_sel","cclkin_edge_drv_sel","cclkin_edge_sam_sel","cclkin_edge_sam_sel","cclkin_edge_slf_sel","cclkin_edge_slf_sel","ccllkin_edge_h","ccllkin_edge_h","ccllkin_edge_l","ccllkin_edge_l","ccllkin_edge_n","ccllkin_edge_n","esd_mode","esd_mode","esdio_mode","esdio_mode","from","into","try_from","try_into","type_id","CLKDIV_SPEC","CLK_DIVIDER0_R","CLK_DIVIDER0_W","CLK_DIVIDER1_R","CLK_DIVIDER1_W","CLK_DIVIDER2_R","CLK_DIVIDER2_W","CLK_DIVIDER3_R","CLK_DIVIDER3_W","R","W","bits","borrow","borrow_mut","clk_divider0","clk_divider0","clk_divider1","clk_divider1","clk_divider2","clk_divider2","clk_divider3","clk_divider3","from","into","try_from","try_into","type_id","CCLK_ENABLE_R","CCLK_ENABLE_W","CLKENA_SPEC","LP_ENABLE_R","LP_ENABLE_W","R","W","bits","borrow","borrow_mut","cclk_enable","cclk_enable","from","into","lp_enable","lp_enable","try_from","try_into","type_id","CLKSRC_R","CLKSRC_SPEC","CLKSRC_W","R","W","bits","borrow","borrow_mut","clksrc","clksrc","from","into","try_from","try_into","type_id","CARD_NUMBER_R","CARD_NUMBER_W","CCS_EXPECTED_R","CCS_EXPECTED_W","CHECK_RESPONSE_CRC_R","CHECK_RESPONSE_CRC_W","CMD_SPEC","DATA_EXPECTED_R","DATA_EXPECTED_W","INDEX_R","INDEX_W","R","READ_CEATA_DEVICE_R","READ_CEATA_DEVICE_W","READ_WRITE_R","READ_WRITE_W","RESPONSE_EXPECT_R","RESPONSE_EXPECT_W","RESPONSE_LENGTH_R","RESPONSE_LENGTH_W","SEND_AUTO_STOP_R","SEND_AUTO_STOP_W","SEND_INITIALIZATION_R","SEND_INITIALIZATION_W","START_CMD_R","START_CMD_W","STOP_ABORT_CMD_R","STOP_ABORT_CMD_W","TRANSFER_MODE_R","TRANSFER_MODE_W","UPDATE_CLOCK_REGISTERS_ONLY_R","UPDATE_CLOCK_REGISTERS_ONLY_W","USE_HOLE_R","USE_HOLE_W","W","WAIT_PRVDATA_COMPLETE_R","WAIT_PRVDATA_COMPLETE_W","bits","borrow","borrow_mut","card_number","card_number","ccs_expected","ccs_expected","check_response_crc","check_response_crc","data_expected","data_expected","from","index","index","into","read_ceata_device","read_ceata_device","read_write","read_write","response_expect","response_expect","response_length","response_length","send_auto_stop","send_auto_stop","send_initialization","send_initialization","start_cmd","start_cmd","stop_abort_cmd","stop_abort_cmd","transfer_mode","transfer_mode","try_from","try_into","type_id","update_clock_registers_only","update_clock_registers_only","use_hole","use_hole","wait_prvdata_complete","wait_prvdata_complete","CMDARG_R","CMDARG_SPEC","CMDARG_W","R","W","bits","borrow","borrow_mut","cmdarg","cmdarg","from","into","try_from","try_into","type_id","ABORT_READ_DATA_R","ABORT_READ_DATA_W","CEATA_DEVICE_INTERRUPT_STATUS_R","CEATA_DEVICE_INTERRUPT_STATUS_W","CONTROLLER_RESET_R","CONTROLLER_RESET_W","CTRL_SPEC","DMA_RESET_R","DMA_RESET_W","FIFO_RESET_R","FIFO_RESET_W","INT_ENABLE_R","INT_ENABLE_W","R","READ_WAIT_R","READ_WAIT_W","SEND_AUTO_STOP_CCSD_R","SEND_AUTO_STOP_CCSD_W","SEND_CCSD_R","SEND_CCSD_W","SEND_IRQ_RESPONSE_R","SEND_IRQ_RESPONSE_W","W","abort_read_data","abort_read_data","bits","borrow","borrow_mut","ceata_device_interrupt_status","ceata_device_interrupt_status","controller_reset","controller_reset","dma_reset","dma_reset","fifo_reset","fifo_reset","from","int_enable","int_enable","into","read_wait","read_wait","send_auto_stop_ccsd","send_auto_stop_ccsd","send_ccsd","send_ccsd","send_irq_response","send_irq_response","try_from","try_into","type_id","CARD_WIDTH4_R","CARD_WIDTH4_W","CARD_WIDTH8_R","CARD_WIDTH8_W","CTYPE_SPEC","R","W","bits","borrow","borrow_mut","card_width4","card_width4","card_width8","card_width8","from","into","try_from","try_into","type_id","DBADDR_R","DBADDR_SPEC","DBADDR_W","R","W","bits","borrow","borrow_mut","dbaddr","dbaddr","from","into","try_from","try_into","type_id","DEBNCE_SPEC","DEBOUNCE_COUNT_R","DEBOUNCE_COUNT_W","R","W","bits","borrow","borrow_mut","debounce_count","debounce_count","from","into","try_from","try_into","type_id","DSCADDR_R","DSCADDR_SPEC","R","borrow","borrow_mut","dscaddr","from","into","try_from","try_into","type_id","EMMCDDR_SPEC","HALFSTARTBIT_R","HALFSTARTBIT_W","HS400_MODE_R","HS400_MODE_W","R","W","bits","borrow","borrow_mut","from","halfstartbit","halfstartbit","hs400_mode","hs400_mode","into","try_from","try_into","type_id","ENABLE_SHIFT_R","ENABLE_SHIFT_W","ENSHIFT_SPEC","R","W","bits","borrow","borrow_mut","enable_shift","enable_shift","from","into","try_from","try_into","type_id","DMA_MULTIPLE_TRANSACTION_SIZE_R","DMA_MULTIPLE_TRANSACTION_SIZE_W","FIFOTH_SPEC","R","RX_WMARK_R","RX_WMARK_W","TX_WMARK_R","TX_WMARK_W","W","bits","borrow","borrow_mut","dma_multiple_transaction_size","dma_multiple_transaction_size","from","into","rx_wmark","rx_wmark","try_from","try_into","tx_wmark","tx_wmark","type_id","ADDR_WIDTH_R","BUS_TYPE_R","CARD_NUM_R","CARD_TYPE_R","DATA_WIDTH_R","DMA_WIDTH_R","HCON_SPEC","HOLD_R","NUM_CLK_DIV_R","R","RAM_INDISE_R","addr_width","borrow","borrow_mut","bus_type","card_num","card_type","data_width","dma_width","from","hold","into","num_clk_div","ram_indise","try_from","try_into","type_id","AI_R","AI_W","CES_R","CES_W","DU_R","DU_W","FBE_R","FBE_W","IDINTEN_SPEC","NI_R","NI_W","R","RI_R","RI_W","TI_R","TI_W","W","ai","ai","bits","borrow","borrow_mut","ces","ces","du","du","fbe","fbe","from","into","ni","ni","ri","ri","ti","ti","try_from","try_into","type_id","AIS_R","AIS_W","CES_R","CES_W","DU_R","DU_W","FBE_CODE_R","FBE_CODE_W","FBE_R","FBE_W","FSM_R","FSM_W","IDSTS_SPEC","NIS_R","NIS_W","R","RI_R","RI_W","TI_R","TI_W","W","ais","ais","bits","borrow","borrow_mut","ces","ces","du","du","fbe","fbe","fbe_code","fbe_code","from","fsm","fsm","into","nis","nis","ri","ri","ti","ti","try_from","try_into","type_id","INTMASK_SPEC","INT_MASK_R","INT_MASK_W","R","SDIO_INT_MASK_R","SDIO_INT_MASK_W","W","bits","borrow","borrow_mut","from","int_mask","int_mask","into","sdio_int_mask","sdio_int_mask","try_from","try_into","type_id","INT_STATUS_MSK_R","MINTSTS_SPEC","R","SDIO_INTERRUPT_MSK_R","borrow","borrow_mut","from","int_status_msk","into","sdio_interrupt_msk","try_from","try_into","type_id","PD_W","PLDMND_SPEC","W","bits","borrow","borrow_mut","from","into","pd","try_from","try_into","type_id","R","RESP0_SPEC","RESPONSE0_R","borrow","borrow_mut","from","into","response0","try_from","try_into","type_id","R","RESP1_SPEC","RESPONSE1_R","borrow","borrow_mut","from","into","response1","try_from","try_into","type_id","R","RESP2_SPEC","RESPONSE2_R","borrow","borrow_mut","from","into","response2","try_from","try_into","type_id","R","RESP3_SPEC","RESPONSE3_R","borrow","borrow_mut","from","into","response3","try_from","try_into","type_id","INT_STATUS_RAW_R","INT_STATUS_RAW_W","R","RINTSTS_SPEC","SDIO_INTERRUPT_RAW_R","SDIO_INTERRUPT_RAW_W","W","bits","borrow","borrow_mut","from","int_status_raw","int_status_raw","into","sdio_interrupt_raw","sdio_interrupt_raw","try_from","try_into","type_id","CARD_RESET_R","CARD_RESET_W","R","RST_N_SPEC","W","bits","borrow","borrow_mut","card_reset","card_reset","from","into","try_from","try_into","type_id","COMMAND_FSM_STATES_R","DATA_3_STATUS_R","DATA_BUSY_R","DATA_STATE_MC_BUSY_R","FIFO_COUNT_R","FIFO_EMPTY_R","FIFO_FULL_R","FIFO_RX_WATERMARK_R","FIFO_TX_WATERMARK_R","R","RESPONSE_INDEX_R","STATUS_SPEC","borrow","borrow_mut","command_fsm_states","data_3_status","data_busy","data_state_mc_busy","fifo_count","fifo_empty","fifo_full","fifo_rx_watermark","fifo_tx_watermark","from","into","response_index","try_from","try_into","type_id","R","TBBCNT_R","TBBCNT_SPEC","borrow","borrow_mut","from","into","tbbcnt","try_from","try_into","type_id","R","TCBCNT_R","TCBCNT_SPEC","borrow","borrow_mut","from","into","tcbcnt","try_from","try_into","type_id","DATA_TIMEOUT_R","DATA_TIMEOUT_W","R","RESPONSE_TIMEOUT_R","RESPONSE_TIMEOUT_W","TMOUT_SPEC","W","bits","borrow","borrow_mut","data_timeout","data_timeout","from","into","response_timeout","response_timeout","try_from","try_into","type_id","DDR_R","DDR_W","R","UHS_SPEC","W","bits","borrow","borrow_mut","ddr","ddr","from","into","try_from","try_into","type_id","R","USRID_R","USRID_SPEC","USRID_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usrid","usrid","R","VERID_SPEC","VERSIONID_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","versionid","R","WRITE_PROTECT_R","WRTPRT_SPEC","borrow","borrow_mut","from","into","try_from","try_into","type_id","write_protect","RegisterBlock","SARDATE","SAR_ATTEN1","SAR_ATTEN2","SAR_DAC_CTRL1","SAR_DAC_CTRL2","SAR_I2C_CTRL","SAR_MEAS_CTRL","SAR_MEAS_CTRL2","SAR_MEAS_START1","SAR_MEAS_START2","SAR_MEAS_WAIT1","SAR_MEAS_WAIT2","SAR_MEM_WR_CTRL","SAR_NOUSE","SAR_READ_CTRL","SAR_READ_CTRL2","SAR_READ_STATUS1","SAR_READ_STATUS2","SAR_SLAVE_ADDR1","SAR_SLAVE_ADDR2","SAR_SLAVE_ADDR3","SAR_SLAVE_ADDR4","SAR_START_FORCE","SAR_TOUCH_CTRL1","SAR_TOUCH_CTRL2","SAR_TOUCH_ENABLE","SAR_TOUCH_OUT1","SAR_TOUCH_OUT2","SAR_TOUCH_OUT3","SAR_TOUCH_OUT4","SAR_TOUCH_OUT5","SAR_TOUCH_THRES1","SAR_TOUCH_THRES2","SAR_TOUCH_THRES3","SAR_TOUCH_THRES4","SAR_TOUCH_THRES5","SAR_TSENS_CTRL","ULP_CP_SLEEP_CYC0","ULP_CP_SLEEP_CYC1","ULP_CP_SLEEP_CYC2","ULP_CP_SLEEP_CYC3","ULP_CP_SLEEP_CYC4","borrow","borrow_mut","from","into","sar_atten1","sar_atten1","sar_atten2","sar_atten2","sar_dac_ctrl1","sar_dac_ctrl1","sar_dac_ctrl2","sar_dac_ctrl2","sar_i2c_ctrl","sar_i2c_ctrl","sar_meas_ctrl","sar_meas_ctrl","sar_meas_ctrl2","sar_meas_ctrl2","sar_meas_start1","sar_meas_start1","sar_meas_start2","sar_meas_start2","sar_meas_wait1","sar_meas_wait1","sar_meas_wait2","sar_meas_wait2","sar_mem_wr_ctrl","sar_mem_wr_ctrl","sar_nouse","sar_nouse","sar_read_ctrl","sar_read_ctrl","sar_read_ctrl2","sar_read_ctrl2","sar_read_status1","sar_read_status1","sar_read_status2","sar_read_status2","sar_slave_addr1","sar_slave_addr1","sar_slave_addr2","sar_slave_addr2","sar_slave_addr3","sar_slave_addr3","sar_slave_addr4","sar_slave_addr4","sar_start_force","sar_start_force","sar_touch_ctrl1","sar_touch_ctrl1","sar_touch_ctrl2","sar_touch_ctrl2","sar_touch_enable","sar_touch_enable","sar_touch_out1","sar_touch_out1","sar_touch_out2","sar_touch_out2","sar_touch_out3","sar_touch_out3","sar_touch_out4","sar_touch_out4","sar_touch_out5","sar_touch_out5","sar_touch_thres1","sar_touch_thres1","sar_touch_thres2","sar_touch_thres2","sar_touch_thres3","sar_touch_thres3","sar_touch_thres4","sar_touch_thres4","sar_touch_thres5","sar_touch_thres5","sar_tsens_ctrl","sar_tsens_ctrl","sardate","sardate","try_from","try_into","type_id","ulp_cp_sleep_cyc0","ulp_cp_sleep_cyc0","ulp_cp_sleep_cyc1","ulp_cp_sleep_cyc1","ulp_cp_sleep_cyc2","ulp_cp_sleep_cyc2","ulp_cp_sleep_cyc3","ulp_cp_sleep_cyc3","ulp_cp_sleep_cyc4","ulp_cp_sleep_cyc4","R","SAR1_ATTEN_R","SAR1_ATTEN_W","SAR_ATTEN1_SPEC","W","bits","borrow","borrow_mut","from","into","sar1_atten","sar1_atten","try_from","try_into","type_id","R","SAR2_ATTEN_R","SAR2_ATTEN_W","SAR_ATTEN2_SPEC","W","bits","borrow","borrow_mut","from","into","sar2_atten","sar2_atten","try_from","try_into","type_id","DAC_CLK_FORCE_HIGH_R","DAC_CLK_FORCE_HIGH_W","DAC_CLK_FORCE_LOW_R","DAC_CLK_FORCE_LOW_W","DAC_CLK_INV_R","DAC_CLK_INV_W","DAC_DIG_FORCE_R","DAC_DIG_FORCE_W","DEBUG_BIT_SEL_R","DEBUG_BIT_SEL_W","R","SAR_DAC_CTRL1_SPEC","SW_FSTEP_R","SW_FSTEP_W","SW_TONE_EN_R","SW_TONE_EN_W","W","bits","borrow","borrow_mut","dac_clk_force_high","dac_clk_force_high","dac_clk_force_low","dac_clk_force_low","dac_clk_inv","dac_clk_inv","dac_dig_force","dac_dig_force","debug_bit_sel","debug_bit_sel","from","into","sw_fstep","sw_fstep","sw_tone_en","sw_tone_en","try_from","try_into","type_id","DAC_CW_EN1_R","DAC_CW_EN1_W","DAC_CW_EN2_R","DAC_CW_EN2_W","DAC_DC1_R","DAC_DC1_W","DAC_DC2_R","DAC_DC2_W","DAC_INV1_R","DAC_INV1_W","DAC_INV2_R","DAC_INV2_W","DAC_SCALE1_R","DAC_SCALE1_W","DAC_SCALE2_R","DAC_SCALE2_W","R","SAR_DAC_CTRL2_SPEC","W","bits","borrow","borrow_mut","dac_cw_en1","dac_cw_en1","dac_cw_en2","dac_cw_en2","dac_dc1","dac_dc1","dac_dc2","dac_dc2","dac_inv1","dac_inv1","dac_inv2","dac_inv2","dac_scale1","dac_scale1","dac_scale2","dac_scale2","from","into","try_from","try_into","type_id","R","SAR_I2C_CTRL_R","SAR_I2C_CTRL_SPEC","SAR_I2C_CTRL_W","SAR_I2C_START_FORCE_R","SAR_I2C_START_FORCE_W","SAR_I2C_START_R","SAR_I2C_START_W","W","bits","borrow","borrow_mut","from","into","sar_i2c_ctrl","sar_i2c_ctrl","sar_i2c_start","sar_i2c_start","sar_i2c_start_force","sar_i2c_start_force","try_from","try_into","type_id","AMP_RST_FB_FSM_R","AMP_RST_FB_FSM_W","AMP_SHORT_REF_FSM_R","AMP_SHORT_REF_FSM_W","AMP_SHORT_REF_GND_FSM_R","AMP_SHORT_REF_GND_FSM_W","R","SAR2_XPD_WAIT_R","SAR2_XPD_WAIT_W","SAR_MEAS_CTRL_SPEC","SAR_RSTB_FSM_R","SAR_RSTB_FSM_W","W","XPD_SAR_AMP_FSM_R","XPD_SAR_AMP_FSM_W","XPD_SAR_FSM_R","XPD_SAR_FSM_W","amp_rst_fb_fsm","amp_rst_fb_fsm","amp_short_ref_fsm","amp_short_ref_fsm","amp_short_ref_gnd_fsm","amp_short_ref_gnd_fsm","bits","borrow","borrow_mut","from","into","sar2_xpd_wait","sar2_xpd_wait","sar_rstb_fsm","sar_rstb_fsm","try_from","try_into","type_id","xpd_sar_amp_fsm","xpd_sar_amp_fsm","xpd_sar_fsm","xpd_sar_fsm","AMP_RST_FB_FORCE_R","AMP_RST_FB_FORCE_W","AMP_RST_FB_FSM_IDLE_R","AMP_RST_FB_FSM_IDLE_W","AMP_SHORT_REF_FORCE_R","AMP_SHORT_REF_FORCE_W","AMP_SHORT_REF_FSM_IDLE_R","AMP_SHORT_REF_FSM_IDLE_W","AMP_SHORT_REF_GND_FORCE_R","AMP_SHORT_REF_GND_FORCE_W","AMP_SHORT_REF_GND_FSM_IDLE_R","AMP_SHORT_REF_GND_FSM_IDLE_W","R","SAR1_DAC_XPD_FSM_IDLE_R","SAR1_DAC_XPD_FSM_IDLE_W","SAR1_DAC_XPD_FSM_R","SAR1_DAC_XPD_FSM_W","SAR2_RSTB_FORCE_R","SAR2_RSTB_FORCE_W","SAR_MEAS_CTRL2_SPEC","SAR_RSTB_FSM_IDLE_R","SAR_RSTB_FSM_IDLE_W","W","XPD_SAR_AMP_FSM_IDLE_R","XPD_SAR_AMP_FSM_IDLE_W","XPD_SAR_FSM_IDLE_R","XPD_SAR_FSM_IDLE_W","amp_rst_fb_force","amp_rst_fb_force","amp_rst_fb_fsm_idle","amp_rst_fb_fsm_idle","amp_short_ref_force","amp_short_ref_force","amp_short_ref_fsm_idle","amp_short_ref_fsm_idle","amp_short_ref_gnd_force","amp_short_ref_gnd_force","amp_short_ref_gnd_fsm_idle","amp_short_ref_gnd_fsm_idle","bits","borrow","borrow_mut","from","into","sar1_dac_xpd_fsm","sar1_dac_xpd_fsm","sar1_dac_xpd_fsm_idle","sar1_dac_xpd_fsm_idle","sar2_rstb_force","sar2_rstb_force","sar_rstb_fsm_idle","sar_rstb_fsm_idle","try_from","try_into","type_id","xpd_sar_amp_fsm_idle","xpd_sar_amp_fsm_idle","xpd_sar_fsm_idle","xpd_sar_fsm_idle","MEAS1_DATA_SAR_R","MEAS1_DONE_SAR_R","MEAS1_START_FORCE_R","MEAS1_START_FORCE_W","MEAS1_START_SAR_R","MEAS1_START_SAR_W","R","SAR1_EN_PAD_FORCE_R","SAR1_EN_PAD_FORCE_W","SAR1_EN_PAD_R","SAR1_EN_PAD_W","SAR_MEAS_START1_SPEC","W","bits","borrow","borrow_mut","from","into","meas1_data_sar","meas1_done_sar","meas1_start_force","meas1_start_force","meas1_start_sar","meas1_start_sar","sar1_en_pad","sar1_en_pad","sar1_en_pad_force","sar1_en_pad_force","try_from","try_into","type_id","MEAS2_DATA_SAR_R","MEAS2_DONE_SAR_R","MEAS2_START_FORCE_R","MEAS2_START_FORCE_W","MEAS2_START_SAR_R","MEAS2_START_SAR_W","R","SAR2_EN_PAD_FORCE_R","SAR2_EN_PAD_FORCE_W","SAR2_EN_PAD_R","SAR2_EN_PAD_W","SAR_MEAS_START2_SPEC","W","bits","borrow","borrow_mut","from","into","meas2_data_sar","meas2_done_sar","meas2_start_force","meas2_start_force","meas2_start_sar","meas2_start_sar","sar2_en_pad","sar2_en_pad","sar2_en_pad_force","sar2_en_pad_force","try_from","try_into","type_id","R","SAR_AMP_WAIT1_R","SAR_AMP_WAIT1_W","SAR_AMP_WAIT2_R","SAR_AMP_WAIT2_W","SAR_MEAS_WAIT1_SPEC","W","bits","borrow","borrow_mut","from","into","sar_amp_wait1","sar_amp_wait1","sar_amp_wait2","sar_amp_wait2","try_from","try_into","type_id","FORCE_XPD_AMP_R","FORCE_XPD_AMP_W","FORCE_XPD_SAR_R","FORCE_XPD_SAR_SW_R","FORCE_XPD_SAR_SW_W","FORCE_XPD_SAR_W","R","SAR2_RSTB_WAIT_R","SAR2_RSTB_WAIT_W","SAR_AMP_WAIT3_R","SAR_AMP_WAIT3_W","SAR_MEAS_WAIT2_SPEC","W","bits","borrow","borrow_mut","force_xpd_amp","force_xpd_amp","force_xpd_sar","force_xpd_sar","force_xpd_sar_sw","force_xpd_sar_sw","from","into","sar2_rstb_wait","sar2_rstb_wait","sar_amp_wait3","sar_amp_wait3","try_from","try_into","type_id","MEM_WR_ADDR_INIT_R","MEM_WR_ADDR_INIT_W","MEM_WR_ADDR_SIZE_R","MEM_WR_ADDR_SIZE_W","R","RTC_MEM_WR_OFFST_CLR_W","SAR_MEM_WR_CTRL_SPEC","W","bits","borrow","borrow_mut","from","into","mem_wr_addr_init","mem_wr_addr_init","mem_wr_addr_size","mem_wr_addr_size","rtc_mem_wr_offst_clr","try_from","try_into","type_id","R","SAR_NOUSE_R","SAR_NOUSE_SPEC","SAR_NOUSE_W","W","bits","borrow","borrow_mut","from","into","sar_nouse","sar_nouse","try_from","try_into","type_id","R","SAR1_CLK_DIV_R","SAR1_CLK_DIV_W","SAR1_CLK_GATED_R","SAR1_CLK_GATED_W","SAR1_DATA_INV_R","SAR1_DATA_INV_W","SAR1_DIG_FORCE_R","SAR1_DIG_FORCE_W","SAR1_SAMPLE_BIT_R","SAR1_SAMPLE_BIT_W","SAR1_SAMPLE_CYCLE_R","SAR1_SAMPLE_CYCLE_W","SAR1_SAMPLE_NUM_R","SAR1_SAMPLE_NUM_W","SAR_READ_CTRL_SPEC","W","bits","borrow","borrow_mut","from","into","sar1_clk_div","sar1_clk_div","sar1_clk_gated","sar1_clk_gated","sar1_data_inv","sar1_data_inv","sar1_dig_force","sar1_dig_force","sar1_sample_bit","sar1_sample_bit","sar1_sample_cycle","sar1_sample_cycle","sar1_sample_num","sar1_sample_num","try_from","try_into","type_id","R","SAR2_CLK_DIV_R","SAR2_CLK_DIV_W","SAR2_CLK_GATED_R","SAR2_CLK_GATED_W","SAR2_DATA_INV_R","SAR2_DATA_INV_W","SAR2_DIG_FORCE_R","SAR2_DIG_FORCE_W","SAR2_PWDET_FORCE_R","SAR2_PWDET_FORCE_W","SAR2_SAMPLE_BIT_R","SAR2_SAMPLE_BIT_W","SAR2_SAMPLE_CYCLE_R","SAR2_SAMPLE_CYCLE_W","SAR2_SAMPLE_NUM_R","SAR2_SAMPLE_NUM_W","SAR_READ_CTRL2_SPEC","W","bits","borrow","borrow_mut","from","into","sar2_clk_div","sar2_clk_div","sar2_clk_gated","sar2_clk_gated","sar2_data_inv","sar2_data_inv","sar2_dig_force","sar2_dig_force","sar2_pwdet_force","sar2_pwdet_force","sar2_sample_bit","sar2_sample_bit","sar2_sample_cycle","sar2_sample_cycle","sar2_sample_num","sar2_sample_num","try_from","try_into","type_id","R","SAR1_READER_STATUS_R","SAR_READ_STATUS1_SPEC","borrow","borrow_mut","from","into","sar1_reader_status","try_from","try_into","type_id","R","SAR2_READER_STATUS_R","SAR_READ_STATUS2_SPEC","borrow","borrow_mut","from","into","sar2_reader_status","try_from","try_into","type_id","I2C_SLAVE_ADDR0_R","I2C_SLAVE_ADDR0_W","I2C_SLAVE_ADDR1_R","I2C_SLAVE_ADDR1_W","MEAS_STATUS_R","R","SAR_SLAVE_ADDR1_SPEC","W","bits","borrow","borrow_mut","from","i2c_slave_addr0","i2c_slave_addr0","i2c_slave_addr1","i2c_slave_addr1","into","meas_status","try_from","try_into","type_id","I2C_SLAVE_ADDR2_R","I2C_SLAVE_ADDR2_W","I2C_SLAVE_ADDR3_R","I2C_SLAVE_ADDR3_W","R","SAR_SLAVE_ADDR2_SPEC","W","bits","borrow","borrow_mut","from","i2c_slave_addr2","i2c_slave_addr2","i2c_slave_addr3","i2c_slave_addr3","into","try_from","try_into","type_id","I2C_SLAVE_ADDR4_R","I2C_SLAVE_ADDR4_W","I2C_SLAVE_ADDR5_R","I2C_SLAVE_ADDR5_W","R","SAR_SLAVE_ADDR3_SPEC","TSENS_OUT_R","TSENS_RDY_OUT_R","W","bits","borrow","borrow_mut","from","i2c_slave_addr4","i2c_slave_addr4","i2c_slave_addr5","i2c_slave_addr5","into","try_from","try_into","tsens_out","tsens_rdy_out","type_id","I2C_DONE_R","I2C_RDATA_R","I2C_SLAVE_ADDR6_R","I2C_SLAVE_ADDR6_W","I2C_SLAVE_ADDR7_R","I2C_SLAVE_ADDR7_W","R","SAR_SLAVE_ADDR4_SPEC","W","bits","borrow","borrow_mut","from","i2c_done","i2c_rdata","i2c_slave_addr6","i2c_slave_addr6","i2c_slave_addr7","i2c_slave_addr7","into","try_from","try_into","type_id","PC_INIT_R","PC_INIT_W","R","SAR1_BIT_WIDTH_R","SAR1_BIT_WIDTH_W","SAR1_STOP_R","SAR1_STOP_W","SAR2_BIT_WIDTH_R","SAR2_BIT_WIDTH_W","SAR2_EN_TEST_R","SAR2_EN_TEST_W","SAR2_PWDET_CCT_R","SAR2_PWDET_CCT_W","SAR2_PWDET_EN_R","SAR2_PWDET_EN_W","SAR2_STOP_R","SAR2_STOP_W","SARCLK_EN_R","SARCLK_EN_W","SAR_START_FORCE_SPEC","ULP_CP_FORCE_START_TOP_R","ULP_CP_FORCE_START_TOP_W","ULP_CP_START_TOP_R","ULP_CP_START_TOP_W","W","bits","borrow","borrow_mut","from","into","pc_init","pc_init","sar1_bit_width","sar1_bit_width","sar1_stop","sar1_stop","sar2_bit_width","sar2_bit_width","sar2_en_test","sar2_en_test","sar2_pwdet_cct","sar2_pwdet_cct","sar2_pwdet_en","sar2_pwdet_en","sar2_stop","sar2_stop","sarclk_en","sarclk_en","try_from","try_into","type_id","ulp_cp_force_start_top","ulp_cp_force_start_top","ulp_cp_start_top","ulp_cp_start_top","HALL_PHASE_FORCE_R","HALL_PHASE_FORCE_W","R","SAR_TOUCH_CTRL1_SPEC","TOUCH_MEAS_DELAY_R","TOUCH_MEAS_DELAY_W","TOUCH_OUT_1EN_R","TOUCH_OUT_1EN_W","TOUCH_OUT_SEL_R","TOUCH_OUT_SEL_W","TOUCH_XPD_WAIT_R","TOUCH_XPD_WAIT_W","W","XPD_HALL_FORCE_R","XPD_HALL_FORCE_W","bits","borrow","borrow_mut","from","hall_phase_force","hall_phase_force","into","touch_meas_delay","touch_meas_delay","touch_out_1en","touch_out_1en","touch_out_sel","touch_out_sel","touch_xpd_wait","touch_xpd_wait","try_from","try_into","type_id","xpd_hall_force","xpd_hall_force","R","SAR_TOUCH_CTRL2_SPEC","TOUCH_MEAS_DONE_R","TOUCH_MEAS_EN_CLR_W","TOUCH_MEAS_EN_R","TOUCH_SLEEP_CYCLES_R","TOUCH_SLEEP_CYCLES_W","TOUCH_START_EN_R","TOUCH_START_EN_W","TOUCH_START_FORCE_R","TOUCH_START_FORCE_W","TOUCH_START_FSM_EN_R","TOUCH_START_FSM_EN_W","W","bits","borrow","borrow_mut","from","into","touch_meas_done","touch_meas_en","touch_meas_en_clr","touch_sleep_cycles","touch_sleep_cycles","touch_start_en","touch_start_en","touch_start_force","touch_start_force","touch_start_fsm_en","touch_start_fsm_en","try_from","try_into","type_id","R","SAR_TOUCH_ENABLE_SPEC","TOUCH_PAD_OUTEN1_R","TOUCH_PAD_OUTEN1_W","TOUCH_PAD_OUTEN2_R","TOUCH_PAD_OUTEN2_W","TOUCH_PAD_WORKEN_R","TOUCH_PAD_WORKEN_W","W","bits","borrow","borrow_mut","from","into","touch_pad_outen1","touch_pad_outen1","touch_pad_outen2","touch_pad_outen2","touch_pad_worken","touch_pad_worken","try_from","try_into","type_id","R","SAR_TOUCH_OUT1_SPEC","TOUCH_MEAS_OUT0_R","TOUCH_MEAS_OUT1_R","borrow","borrow_mut","from","into","touch_meas_out0","touch_meas_out1","try_from","try_into","type_id","R","SAR_TOUCH_OUT2_SPEC","TOUCH_MEAS_OUT2_R","TOUCH_MEAS_OUT3_R","borrow","borrow_mut","from","into","touch_meas_out2","touch_meas_out3","try_from","try_into","type_id","R","SAR_TOUCH_OUT3_SPEC","TOUCH_MEAS_OUT4_R","TOUCH_MEAS_OUT5_R","borrow","borrow_mut","from","into","touch_meas_out4","touch_meas_out5","try_from","try_into","type_id","R","SAR_TOUCH_OUT4_SPEC","TOUCH_MEAS_OUT6_R","TOUCH_MEAS_OUT7_R","borrow","borrow_mut","from","into","touch_meas_out6","touch_meas_out7","try_from","try_into","type_id","R","SAR_TOUCH_OUT5_SPEC","TOUCH_MEAS_OUT8_R","TOUCH_MEAS_OUT9_R","borrow","borrow_mut","from","into","touch_meas_out8","touch_meas_out9","try_from","try_into","type_id","R","SAR_TOUCH_THRES1_SPEC","TOUCH_OUT_TH0_R","TOUCH_OUT_TH0_W","TOUCH_OUT_TH1_R","TOUCH_OUT_TH1_W","W","bits","borrow","borrow_mut","from","into","touch_out_th0","touch_out_th0","touch_out_th1","touch_out_th1","try_from","try_into","type_id","R","SAR_TOUCH_THRES2_SPEC","TOUCH_OUT_TH2_R","TOUCH_OUT_TH2_W","TOUCH_OUT_TH3_R","TOUCH_OUT_TH3_W","W","bits","borrow","borrow_mut","from","into","touch_out_th2","touch_out_th2","touch_out_th3","touch_out_th3","try_from","try_into","type_id","R","SAR_TOUCH_THRES3_SPEC","TOUCH_OUT_TH4_R","TOUCH_OUT_TH4_W","TOUCH_OUT_TH5_R","TOUCH_OUT_TH5_W","W","bits","borrow","borrow_mut","from","into","touch_out_th4","touch_out_th4","touch_out_th5","touch_out_th5","try_from","try_into","type_id","R","SAR_TOUCH_THRES4_SPEC","TOUCH_OUT_TH6_R","TOUCH_OUT_TH6_W","TOUCH_OUT_TH7_R","TOUCH_OUT_TH7_W","W","bits","borrow","borrow_mut","from","into","touch_out_th6","touch_out_th6","touch_out_th7","touch_out_th7","try_from","try_into","type_id","R","SAR_TOUCH_THRES5_SPEC","TOUCH_OUT_TH8_R","TOUCH_OUT_TH8_W","TOUCH_OUT_TH9_R","TOUCH_OUT_TH9_W","W","bits","borrow","borrow_mut","from","into","touch_out_th8","touch_out_th8","touch_out_th9","touch_out_th9","try_from","try_into","type_id","R","SAR_TSENS_CTRL_SPEC","TSENS_CLK_DIV_R","TSENS_CLK_DIV_W","TSENS_CLK_GATED_R","TSENS_CLK_GATED_W","TSENS_CLK_INV_R","TSENS_CLK_INV_W","TSENS_DUMP_OUT_R","TSENS_DUMP_OUT_W","TSENS_IN_INV_R","TSENS_IN_INV_W","TSENS_POWER_UP_FORCE_R","TSENS_POWER_UP_FORCE_W","TSENS_POWER_UP_R","TSENS_POWER_UP_W","TSENS_XPD_FORCE_R","TSENS_XPD_FORCE_W","TSENS_XPD_WAIT_R","TSENS_XPD_WAIT_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tsens_clk_div","tsens_clk_div","tsens_clk_gated","tsens_clk_gated","tsens_clk_inv","tsens_clk_inv","tsens_dump_out","tsens_dump_out","tsens_in_inv","tsens_in_inv","tsens_power_up","tsens_power_up","tsens_power_up_force","tsens_power_up_force","tsens_xpd_force","tsens_xpd_force","tsens_xpd_wait","tsens_xpd_wait","type_id","R","SARDATE_SPEC","SAR_DATE_R","SAR_DATE_W","W","bits","borrow","borrow_mut","from","into","sar_date","sar_date","try_from","try_into","type_id","R","SLEEP_CYCLES_S0_R","SLEEP_CYCLES_S0_W","ULP_CP_SLEEP_CYC0_SPEC","W","bits","borrow","borrow_mut","from","into","sleep_cycles_s0","sleep_cycles_s0","try_from","try_into","type_id","R","SLEEP_CYCLES_S1_R","SLEEP_CYCLES_S1_W","ULP_CP_SLEEP_CYC1_SPEC","W","bits","borrow","borrow_mut","from","into","sleep_cycles_s1","sleep_cycles_s1","try_from","try_into","type_id","R","SLEEP_CYCLES_S2_R","SLEEP_CYCLES_S2_W","ULP_CP_SLEEP_CYC2_SPEC","W","bits","borrow","borrow_mut","from","into","sleep_cycles_s2","sleep_cycles_s2","try_from","try_into","type_id","R","SLEEP_CYCLES_S3_R","SLEEP_CYCLES_S3_W","ULP_CP_SLEEP_CYC3_SPEC","W","bits","borrow","borrow_mut","from","into","sleep_cycles_s3","sleep_cycles_s3","try_from","try_into","type_id","R","SLEEP_CYCLES_S4_R","SLEEP_CYCLES_S4_W","ULP_CP_SLEEP_CYC4_SPEC","W","bits","borrow","borrow_mut","from","into","sleep_cycles_s4","sleep_cycles_s4","try_from","try_into","type_id","RegisterBlock","SHA1_BUSY","SHA1_CONTINUE","SHA1_LOAD","SHA1_START","SHA256_BUSY","SHA256_CONTINUE","SHA256_LOAD","SHA256_START","SHA384_BUSY","SHA384_CONTINUE","SHA384_LOAD","SHA384_START","SHA512_BUSY","SHA512_CONTINUE","SHA512_LOAD","SHA512_START","TEXT","borrow","borrow_mut","from","into","sha1_busy","sha1_busy","sha1_continue","sha1_continue","sha1_load","sha1_load","sha1_start","sha1_start","sha256_busy","sha256_busy","sha256_continue","sha256_continue","sha256_load","sha256_load","sha256_start","sha256_start","sha384_busy","sha384_busy","sha384_continue","sha384_continue","sha384_load","sha384_load","sha384_start","sha384_start","sha512_busy","sha512_busy","sha512_continue","sha512_continue","sha512_load","sha512_load","sha512_start","sha512_start","text","text","text_iter","try_from","try_into","type_id","R","SHA1_BUSY_R","SHA1_BUSY_SPEC","borrow","borrow_mut","from","into","sha1_busy","try_from","try_into","type_id","SHA1_CONTINUE_SPEC","SHA1_CONTINUE_W","W","bits","borrow","borrow_mut","from","into","sha1_continue","try_from","try_into","type_id","SHA1_LOAD_SPEC","SHA1_LOAD_W","W","bits","borrow","borrow_mut","from","into","sha1_load","try_from","try_into","type_id","SHA1_START_SPEC","SHA1_START_W","W","bits","borrow","borrow_mut","from","into","sha1_start","try_from","try_into","type_id","R","SHA256_BUSY_R","SHA256_BUSY_SPEC","borrow","borrow_mut","from","into","sha256_busy","try_from","try_into","type_id","SHA256_CONTINUE_SPEC","SHA256_CONTINUE_W","W","bits","borrow","borrow_mut","from","into","sha256_continue","try_from","try_into","type_id","SHA256_LOAD_SPEC","SHA256_LOAD_W","W","bits","borrow","borrow_mut","from","into","sha256_load","try_from","try_into","type_id","SHA256_START_SPEC","SHA256_START_W","W","bits","borrow","borrow_mut","from","into","sha256_start","try_from","try_into","type_id","R","SHA384_BUSY_R","SHA384_BUSY_SPEC","borrow","borrow_mut","from","into","sha384_busy","try_from","try_into","type_id","SHA384_CONTINUE_SPEC","SHA384_CONTINUE_W","W","bits","borrow","borrow_mut","from","into","sha384_continue","try_from","try_into","type_id","SHA384_LOAD_SPEC","SHA384_LOAD_W","W","bits","borrow","borrow_mut","from","into","sha384_load","try_from","try_into","type_id","SHA384_START_SPEC","SHA384_START_W","W","bits","borrow","borrow_mut","from","into","sha384_start","try_from","try_into","type_id","R","SHA512_BUSY_R","SHA512_BUSY_SPEC","borrow","borrow_mut","from","into","sha512_busy","try_from","try_into","type_id","SHA512_CONTINUE_SPEC","SHA512_CONTINUE_W","W","bits","borrow","borrow_mut","from","into","sha512_continue","try_from","try_into","type_id","SHA512_LOAD_SPEC","SHA512_LOAD_W","W","bits","borrow","borrow_mut","from","into","sha512_load","try_from","try_into","type_id","SHA512_START_SPEC","SHA512_START_W","W","bits","borrow","borrow_mut","from","into","sha512_start","try_from","try_into","type_id","R","TEXT_R","TEXT_SPEC","TEXT_W","W","bits","borrow","borrow_mut","from","into","text","text","try_from","try_into","type_id","AHB_TEST","BRIDGE_CONF","CMD_INFOR0","CMD_INFOR1","CONF0","CONF1","DATE","ID","INTVEC_TOHOST","RX_DSCR_CONF","RX_STATUS","RegisterBlock","SDIO_CRC_ST0","SDIO_CRC_ST1","SDIO_ST","SEQ_POSITION","TOKEN_LAT","TX_DSCR_CONF","TX_STATUS","_0INT_CLR","_0INT_ENA","_0INT_ENA1","_0INT_RAW","_0INT_ST","_0INT_ST1","_0RXFIFO_PUSH","_0RX_LINK","_0TOKEN0","_0TOKEN1","_0TXFIFO_POP","_0TX_LINK","_0_DONE_DSCR_ADDR","_0_DSCR_CNT","_0_DSCR_REC_CONF","_0_EOF_START_DES","_0_LENGTH","_0_LEN_CONF","_0_LEN_LIM_CONF","_0_PUSH_DSCR_ADDR","_0_RXLINK_DSCR","_0_RXLINK_DSCR_BF0","_0_RXLINK_DSCR_BF1","_0_RXPKTU_E_DSCR","_0_RXPKTU_H_DSCR","_0_RXPKT_E_DSCR","_0_RXPKT_H_DSCR","_0_STATE0","_0_STATE1","_0_SUB_START_DES","_0_TO_EOF_BFR_DES_ADDR","_0_TO_EOF_DES_ADDR","_0_TXLINK_DSCR","_0_TXLINK_DSCR_BF0","_0_TXLINK_DSCR_BF1","_0_TXPKTU_E_DSCR","_0_TXPKTU_H_DSCR","_0_TXPKT_E_DSCR","_0_TXPKT_H_DSCR","_0_TX_EOF_DES_ADDR","_0_TX_ERREOF_DES_ADDR","_0_done_dscr_addr","_0_done_dscr_addr","_0_dscr_cnt","_0_dscr_cnt","_0_dscr_rec_conf","_0_dscr_rec_conf","_0_eof_start_des","_0_eof_start_des","_0_len_conf","_0_len_conf","_0_len_lim_conf","_0_len_lim_conf","_0_length","_0_length","_0_push_dscr_addr","_0_push_dscr_addr","_0_rxlink_dscr","_0_rxlink_dscr","_0_rxlink_dscr_bf0","_0_rxlink_dscr_bf0","_0_rxlink_dscr_bf1","_0_rxlink_dscr_bf1","_0_rxpkt_e_dscr","_0_rxpkt_e_dscr","_0_rxpkt_h_dscr","_0_rxpkt_h_dscr","_0_rxpktu_e_dscr","_0_rxpktu_e_dscr","_0_rxpktu_h_dscr","_0_rxpktu_h_dscr","_0_state0","_0_state0","_0_state1","_0_state1","_0_sub_start_des","_0_sub_start_des","_0_to_eof_bfr_des_addr","_0_to_eof_bfr_des_addr","_0_to_eof_des_addr","_0_to_eof_des_addr","_0_tx_eof_des_addr","_0_tx_eof_des_addr","_0_tx_erreof_des_addr","_0_tx_erreof_des_addr","_0_txlink_dscr","_0_txlink_dscr","_0_txlink_dscr_bf0","_0_txlink_dscr_bf0","_0_txlink_dscr_bf1","_0_txlink_dscr_bf1","_0_txpkt_e_dscr","_0_txpkt_e_dscr","_0_txpkt_h_dscr","_0_txpkt_h_dscr","_0_txpktu_e_dscr","_0_txpktu_e_dscr","_0_txpktu_h_dscr","_0_txpktu_h_dscr","_0int_clr","_0int_clr","_0int_ena","_0int_ena","_0int_ena1","_0int_ena1","_0int_raw","_0int_raw","_0int_st","_0int_st","_0int_st1","_0int_st1","_0rx_link","_0rx_link","_0rxfifo_push","_0rxfifo_push","_0token0","_0token0","_0token1","_0token1","_0tx_link","_0tx_link","_0txfifo_pop","_0txfifo_pop","_1INT_CLR","_1INT_ENA","_1INT_ENA1","_1INT_RAW","_1INT_ST","_1INT_ST1","_1RXFIFO_PUSH","_1RX_LINK","_1TOKEN0","_1TOKEN1","_1TXFIFO_POP","_1TX_LINK","_1_RXLINK_DSCR","_1_RXLINK_DSCR_BF0","_1_RXLINK_DSCR_BF1","_1_STATE0","_1_STATE1","_1_TO_EOF_BFR_DES_ADDR","_1_TO_EOF_DES_ADDR","_1_TXLINK_DSCR","_1_TXLINK_DSCR_BF0","_1_TXLINK_DSCR_BF1","_1_TX_EOF_DES_ADDR","_1_TX_ERREOF_DES_ADDR","_1_rxlink_dscr","_1_rxlink_dscr","_1_rxlink_dscr_bf0","_1_rxlink_dscr_bf0","_1_rxlink_dscr_bf1","_1_rxlink_dscr_bf1","_1_state0","_1_state0","_1_state1","_1_state1","_1_to_eof_bfr_des_addr","_1_to_eof_bfr_des_addr","_1_to_eof_des_addr","_1_to_eof_des_addr","_1_tx_eof_des_addr","_1_tx_eof_des_addr","_1_tx_erreof_des_addr","_1_tx_erreof_des_addr","_1_txlink_dscr","_1_txlink_dscr","_1_txlink_dscr_bf0","_1_txlink_dscr_bf0","_1_txlink_dscr_bf1","_1_txlink_dscr_bf1","_1int_clr","_1int_clr","_1int_ena","_1int_ena","_1int_ena1","_1int_ena1","_1int_raw","_1int_raw","_1int_st","_1int_st","_1int_st1","_1int_st1","_1rx_link","_1rx_link","_1rxfifo_push","_1rxfifo_push","_1token0","_1token0","_1token1","_1token1","_1tx_link","_1tx_link","_1txfifo_pop","_1txfifo_pop","ahb_test","ahb_test","borrow","borrow_mut","bridge_conf","bridge_conf","cmd_infor0","cmd_infor0","cmd_infor1","cmd_infor1","conf0","conf0","conf1","conf1","date","date","from","id","id","into","intvec_tohost","intvec_tohost","rx_dscr_conf","rx_dscr_conf","rx_status","rx_status","sdio_crc_st0","sdio_crc_st0","sdio_crc_st1","sdio_crc_st1","sdio_st","sdio_st","seq_position","seq_position","token_lat","token_lat","try_from","try_into","tx_dscr_conf","tx_dscr_conf","tx_status","tx_status","type_id","R","SLC0_RX_DONE_DSCR_ADDR_R","_0_DONE_DSCR_ADDR_SPEC","borrow","borrow_mut","from","into","slc0_rx_done_dscr_addr","try_from","try_into","type_id","R","SLC0_RX_DSCR_CNT_LAT_R","SLC0_RX_GET_EOF_OCC_R","_0_DSCR_CNT_SPEC","borrow","borrow_mut","from","into","slc0_rx_dscr_cnt_lat","slc0_rx_get_eof_occ","try_from","try_into","type_id","R","SLC0_RX_DSCR_REC_LIM_R","SLC0_RX_DSCR_REC_LIM_W","W","_0_DSCR_REC_CONF_SPEC","bits","borrow","borrow_mut","from","into","slc0_rx_dscr_rec_lim","slc0_rx_dscr_rec_lim","try_from","try_into","type_id","R","SLC0_EOF_START_DES_ADDR_R","_0_EOF_START_DES_SPEC","borrow","borrow_mut","from","into","slc0_eof_start_des_addr","try_from","try_into","type_id","R","SLC0_LEN_INC_MORE_W","SLC0_LEN_INC_W","SLC0_LEN_WDATA_W","SLC0_LEN_WR_W","SLC0_RX_GET_USED_DSCR_W","SLC0_RX_NEW_PKT_IND_R","SLC0_RX_PACKET_LOAD_EN_R","SLC0_RX_PACKET_LOAD_EN_W","SLC0_TX_GET_USED_DSCR_W","SLC0_TX_NEW_PKT_IND_R","SLC0_TX_PACKET_LOAD_EN_R","SLC0_TX_PACKET_LOAD_EN_W","W","_0_LEN_CONF_SPEC","bits","borrow","borrow_mut","from","into","slc0_len_inc","slc0_len_inc_more","slc0_len_wdata","slc0_len_wr","slc0_rx_get_used_dscr","slc0_rx_new_pkt_ind","slc0_rx_packet_load_en","slc0_rx_packet_load_en","slc0_tx_get_used_dscr","slc0_tx_new_pkt_ind","slc0_tx_packet_load_en","slc0_tx_packet_load_en","try_from","try_into","type_id","R","SLC0_LEN_LIM_R","SLC0_LEN_LIM_W","W","_0_LEN_LIM_CONF_SPEC","bits","borrow","borrow_mut","from","into","slc0_len_lim","slc0_len_lim","try_from","try_into","type_id","R","SLC0_LEN_R","_0_LENGTH_SPEC","borrow","borrow_mut","from","into","slc0_len","try_from","try_into","type_id","R","SLC0_RX_PUSH_DSCR_ADDR_R","_0_PUSH_DSCR_ADDR_SPEC","borrow","borrow_mut","from","into","slc0_rx_push_dscr_addr","try_from","try_into","type_id","R","SLC0_RXLINK_DSCR_R","_0_RXLINK_DSCR_SPEC","borrow","borrow_mut","from","into","slc0_rxlink_dscr","try_from","try_into","type_id","R","SLC0_RXLINK_DSCR_BF0_R","_0_RXLINK_DSCR_BF0_SPEC","borrow","borrow_mut","from","into","slc0_rxlink_dscr_bf0","try_from","try_into","type_id","R","SLC0_RXLINK_DSCR_BF1_R","_0_RXLINK_DSCR_BF1_SPEC","borrow","borrow_mut","from","into","slc0_rxlink_dscr_bf1","try_from","try_into","type_id","R","SLC0_RX_PKT_E_DSCR_ADDR_R","SLC0_RX_PKT_E_DSCR_ADDR_W","W","_0_RXPKT_E_DSCR_SPEC","bits","borrow","borrow_mut","from","into","slc0_rx_pkt_e_dscr_addr","slc0_rx_pkt_e_dscr_addr","try_from","try_into","type_id","R","SLC0_RX_PKT_H_DSCR_ADDR_R","SLC0_RX_PKT_H_DSCR_ADDR_W","W","_0_RXPKT_H_DSCR_SPEC","bits","borrow","borrow_mut","from","into","slc0_rx_pkt_h_dscr_addr","slc0_rx_pkt_h_dscr_addr","try_from","try_into","type_id","R","SLC0_RX_PKT_END_DSCR_ADDR_R","_0_RXPKTU_E_DSCR_SPEC","borrow","borrow_mut","from","into","slc0_rx_pkt_end_dscr_addr","try_from","try_into","type_id","R","SLC0_RX_PKT_START_DSCR_ADDR_R","_0_RXPKTU_H_DSCR_SPEC","borrow","borrow_mut","from","into","slc0_rx_pkt_start_dscr_addr","try_from","try_into","type_id","R","SLC0_STATE0_R","_0_STATE0_SPEC","borrow","borrow_mut","from","into","slc0_state0","try_from","try_into","type_id","R","SLC0_STATE1_R","_0_STATE1_SPEC","borrow","borrow_mut","from","into","slc0_state1","try_from","try_into","type_id","R","SLC0_SUB_PAC_START_DSCR_ADDR_R","_0_SUB_START_DES_SPEC","borrow","borrow_mut","from","into","slc0_sub_pac_start_dscr_addr","try_from","try_into","type_id","R","SLC0_TO_EOF_BFR_DES_ADDR_R","_0_TO_EOF_BFR_DES_ADDR_SPEC","borrow","borrow_mut","from","into","slc0_to_eof_bfr_des_addr","try_from","try_into","type_id","R","SLC0_TO_EOF_DES_ADDR_R","_0_TO_EOF_DES_ADDR_SPEC","borrow","borrow_mut","from","into","slc0_to_eof_des_addr","try_from","try_into","type_id","R","SLC0_TX_SUC_EOF_DES_ADDR_R","_0_TX_EOF_DES_ADDR_SPEC","borrow","borrow_mut","from","into","slc0_tx_suc_eof_des_addr","try_from","try_into","type_id","R","SLC0_TX_ERR_EOF_DES_ADDR_R","_0_TX_ERREOF_DES_ADDR_SPEC","borrow","borrow_mut","from","into","slc0_tx_err_eof_des_addr","try_from","try_into","type_id","R","SLC0_TXLINK_DSCR_R","_0_TXLINK_DSCR_SPEC","borrow","borrow_mut","from","into","slc0_txlink_dscr","try_from","try_into","type_id","R","SLC0_TXLINK_DSCR_BF0_R","_0_TXLINK_DSCR_BF0_SPEC","borrow","borrow_mut","from","into","slc0_txlink_dscr_bf0","try_from","try_into","type_id","R","SLC0_TXLINK_DSCR_BF1_R","_0_TXLINK_DSCR_BF1_SPEC","borrow","borrow_mut","from","into","slc0_txlink_dscr_bf1","try_from","try_into","type_id","R","SLC0_TX_PKT_E_DSCR_ADDR_R","SLC0_TX_PKT_E_DSCR_ADDR_W","W","_0_TXPKT_E_DSCR_SPEC","bits","borrow","borrow_mut","from","into","slc0_tx_pkt_e_dscr_addr","slc0_tx_pkt_e_dscr_addr","try_from","try_into","type_id","R","SLC0_TX_PKT_H_DSCR_ADDR_R","SLC0_TX_PKT_H_DSCR_ADDR_W","W","_0_TXPKT_H_DSCR_SPEC","bits","borrow","borrow_mut","from","into","slc0_tx_pkt_h_dscr_addr","slc0_tx_pkt_h_dscr_addr","try_from","try_into","type_id","R","SLC0_TX_PKT_END_DSCR_ADDR_R","_0_TXPKTU_E_DSCR_SPEC","borrow","borrow_mut","from","into","slc0_tx_pkt_end_dscr_addr","try_from","try_into","type_id","R","SLC0_TX_PKT_START_DSCR_ADDR_R","_0_TXPKTU_H_DSCR_SPEC","borrow","borrow_mut","from","into","slc0_tx_pkt_start_dscr_addr","try_from","try_into","type_id","CMD_DTC_INT_CLR_W","FRHOST_BIT0_INT_CLR_W","FRHOST_BIT1_INT_CLR_W","FRHOST_BIT2_INT_CLR_W","FRHOST_BIT3_INT_CLR_W","FRHOST_BIT4_INT_CLR_W","FRHOST_BIT5_INT_CLR_W","FRHOST_BIT6_INT_CLR_W","FRHOST_BIT7_INT_CLR_W","SLC0_HOST_RD_ACK_INT_CLR_W","SLC0_RX_DONE_INT_CLR_W","SLC0_RX_DSCR_ERR_INT_CLR_W","SLC0_RX_EOF_INT_CLR_W","SLC0_RX_QUICK_EOF_INT_CLR_W","SLC0_RX_START_INT_CLR_W","SLC0_RX_UDF_INT_CLR_W","SLC0_TOHOST_INT_CLR_W","SLC0_TOKEN0_1TO0_INT_CLR_W","SLC0_TOKEN1_1TO0_INT_CLR_W","SLC0_TX_DONE_INT_CLR_W","SLC0_TX_DSCR_EMPTY_INT_CLR_W","SLC0_TX_DSCR_ERR_INT_CLR_W","SLC0_TX_ERR_EOF_INT_CLR_W","SLC0_TX_OVF_INT_CLR_W","SLC0_TX_START_INT_CLR_W","SLC0_TX_SUC_EOF_INT_CLR_W","SLC0_WR_RETRY_DONE_INT_CLR_W","W","_0INT_CLR_SPEC","bits","borrow","borrow_mut","cmd_dtc_int_clr","frhost_bit0_int_clr","frhost_bit1_int_clr","frhost_bit2_int_clr","frhost_bit3_int_clr","frhost_bit4_int_clr","frhost_bit5_int_clr","frhost_bit6_int_clr","frhost_bit7_int_clr","from","into","slc0_host_rd_ack_int_clr","slc0_rx_done_int_clr","slc0_rx_dscr_err_int_clr","slc0_rx_eof_int_clr","slc0_rx_quick_eof_int_clr","slc0_rx_start_int_clr","slc0_rx_udf_int_clr","slc0_tohost_int_clr","slc0_token0_1to0_int_clr","slc0_token1_1to0_int_clr","slc0_tx_done_int_clr","slc0_tx_dscr_empty_int_clr","slc0_tx_dscr_err_int_clr","slc0_tx_err_eof_int_clr","slc0_tx_ovf_int_clr","slc0_tx_start_int_clr","slc0_tx_suc_eof_int_clr","slc0_wr_retry_done_int_clr","try_from","try_into","type_id","CMD_DTC_INT_ENA_R","CMD_DTC_INT_ENA_W","FRHOST_BIT0_INT_ENA_R","FRHOST_BIT0_INT_ENA_W","FRHOST_BIT1_INT_ENA_R","FRHOST_BIT1_INT_ENA_W","FRHOST_BIT2_INT_ENA_R","FRHOST_BIT2_INT_ENA_W","FRHOST_BIT3_INT_ENA_R","FRHOST_BIT3_INT_ENA_W","FRHOST_BIT4_INT_ENA_R","FRHOST_BIT4_INT_ENA_W","FRHOST_BIT5_INT_ENA_R","FRHOST_BIT5_INT_ENA_W","FRHOST_BIT6_INT_ENA_R","FRHOST_BIT6_INT_ENA_W","FRHOST_BIT7_INT_ENA_R","FRHOST_BIT7_INT_ENA_W","R","SLC0_HOST_RD_ACK_INT_ENA_R","SLC0_HOST_RD_ACK_INT_ENA_W","SLC0_RX_DONE_INT_ENA_R","SLC0_RX_DONE_INT_ENA_W","SLC0_RX_DSCR_ERR_INT_ENA_R","SLC0_RX_DSCR_ERR_INT_ENA_W","SLC0_RX_EOF_INT_ENA_R","SLC0_RX_EOF_INT_ENA_W","SLC0_RX_QUICK_EOF_INT_ENA_R","SLC0_RX_QUICK_EOF_INT_ENA_W","SLC0_RX_START_INT_ENA_R","SLC0_RX_START_INT_ENA_W","SLC0_RX_UDF_INT_ENA_R","SLC0_RX_UDF_INT_ENA_W","SLC0_TOHOST_INT_ENA_R","SLC0_TOHOST_INT_ENA_W","SLC0_TOKEN0_1TO0_INT_ENA_R","SLC0_TOKEN0_1TO0_INT_ENA_W","SLC0_TOKEN1_1TO0_INT_ENA_R","SLC0_TOKEN1_1TO0_INT_ENA_W","SLC0_TX_DONE_INT_ENA_R","SLC0_TX_DONE_INT_ENA_W","SLC0_TX_DSCR_EMPTY_INT_ENA_R","SLC0_TX_DSCR_EMPTY_INT_ENA_W","SLC0_TX_DSCR_ERR_INT_ENA_R","SLC0_TX_DSCR_ERR_INT_ENA_W","SLC0_TX_ERR_EOF_INT_ENA_R","SLC0_TX_ERR_EOF_INT_ENA_W","SLC0_TX_OVF_INT_ENA_R","SLC0_TX_OVF_INT_ENA_W","SLC0_TX_START_INT_ENA_R","SLC0_TX_START_INT_ENA_W","SLC0_TX_SUC_EOF_INT_ENA_R","SLC0_TX_SUC_EOF_INT_ENA_W","SLC0_WR_RETRY_DONE_INT_ENA_R","SLC0_WR_RETRY_DONE_INT_ENA_W","W","_0INT_ENA_SPEC","bits","borrow","borrow_mut","cmd_dtc_int_ena","cmd_dtc_int_ena","frhost_bit0_int_ena","frhost_bit0_int_ena","frhost_bit1_int_ena","frhost_bit1_int_ena","frhost_bit2_int_ena","frhost_bit2_int_ena","frhost_bit3_int_ena","frhost_bit3_int_ena","frhost_bit4_int_ena","frhost_bit4_int_ena","frhost_bit5_int_ena","frhost_bit5_int_ena","frhost_bit6_int_ena","frhost_bit6_int_ena","frhost_bit7_int_ena","frhost_bit7_int_ena","from","into","slc0_host_rd_ack_int_ena","slc0_host_rd_ack_int_ena","slc0_rx_done_int_ena","slc0_rx_done_int_ena","slc0_rx_dscr_err_int_ena","slc0_rx_dscr_err_int_ena","slc0_rx_eof_int_ena","slc0_rx_eof_int_ena","slc0_rx_quick_eof_int_ena","slc0_rx_quick_eof_int_ena","slc0_rx_start_int_ena","slc0_rx_start_int_ena","slc0_rx_udf_int_ena","slc0_rx_udf_int_ena","slc0_tohost_int_ena","slc0_tohost_int_ena","slc0_token0_1to0_int_ena","slc0_token0_1to0_int_ena","slc0_token1_1to0_int_ena","slc0_token1_1to0_int_ena","slc0_tx_done_int_ena","slc0_tx_done_int_ena","slc0_tx_dscr_empty_int_ena","slc0_tx_dscr_empty_int_ena","slc0_tx_dscr_err_int_ena","slc0_tx_dscr_err_int_ena","slc0_tx_err_eof_int_ena","slc0_tx_err_eof_int_ena","slc0_tx_ovf_int_ena","slc0_tx_ovf_int_ena","slc0_tx_start_int_ena","slc0_tx_start_int_ena","slc0_tx_suc_eof_int_ena","slc0_tx_suc_eof_int_ena","slc0_wr_retry_done_int_ena","slc0_wr_retry_done_int_ena","try_from","try_into","type_id","CMD_DTC_INT_ENA1_R","CMD_DTC_INT_ENA1_W","FRHOST_BIT0_INT_ENA1_R","FRHOST_BIT0_INT_ENA1_W","FRHOST_BIT1_INT_ENA1_R","FRHOST_BIT1_INT_ENA1_W","FRHOST_BIT2_INT_ENA1_R","FRHOST_BIT2_INT_ENA1_W","FRHOST_BIT3_INT_ENA1_R","FRHOST_BIT3_INT_ENA1_W","FRHOST_BIT4_INT_ENA1_R","FRHOST_BIT4_INT_ENA1_W","FRHOST_BIT5_INT_ENA1_R","FRHOST_BIT5_INT_ENA1_W","FRHOST_BIT6_INT_ENA1_R","FRHOST_BIT6_INT_ENA1_W","FRHOST_BIT7_INT_ENA1_R","FRHOST_BIT7_INT_ENA1_W","R","SLC0_HOST_RD_ACK_INT_ENA1_R","SLC0_HOST_RD_ACK_INT_ENA1_W","SLC0_RX_DONE_INT_ENA1_R","SLC0_RX_DONE_INT_ENA1_W","SLC0_RX_DSCR_ERR_INT_ENA1_R","SLC0_RX_DSCR_ERR_INT_ENA1_W","SLC0_RX_EOF_INT_ENA1_R","SLC0_RX_EOF_INT_ENA1_W","SLC0_RX_QUICK_EOF_INT_ENA1_R","SLC0_RX_QUICK_EOF_INT_ENA1_W","SLC0_RX_START_INT_ENA1_R","SLC0_RX_START_INT_ENA1_W","SLC0_RX_UDF_INT_ENA1_R","SLC0_RX_UDF_INT_ENA1_W","SLC0_TOHOST_INT_ENA1_R","SLC0_TOHOST_INT_ENA1_W","SLC0_TOKEN0_1TO0_INT_ENA1_R","SLC0_TOKEN0_1TO0_INT_ENA1_W","SLC0_TOKEN1_1TO0_INT_ENA1_R","SLC0_TOKEN1_1TO0_INT_ENA1_W","SLC0_TX_DONE_INT_ENA1_R","SLC0_TX_DONE_INT_ENA1_W","SLC0_TX_DSCR_EMPTY_INT_ENA1_R","SLC0_TX_DSCR_EMPTY_INT_ENA1_W","SLC0_TX_DSCR_ERR_INT_ENA1_R","SLC0_TX_DSCR_ERR_INT_ENA1_W","SLC0_TX_ERR_EOF_INT_ENA1_R","SLC0_TX_ERR_EOF_INT_ENA1_W","SLC0_TX_OVF_INT_ENA1_R","SLC0_TX_OVF_INT_ENA1_W","SLC0_TX_START_INT_ENA1_R","SLC0_TX_START_INT_ENA1_W","SLC0_TX_SUC_EOF_INT_ENA1_R","SLC0_TX_SUC_EOF_INT_ENA1_W","SLC0_WR_RETRY_DONE_INT_ENA1_R","SLC0_WR_RETRY_DONE_INT_ENA1_W","W","_0INT_ENA1_SPEC","bits","borrow","borrow_mut","cmd_dtc_int_ena1","cmd_dtc_int_ena1","frhost_bit0_int_ena1","frhost_bit0_int_ena1","frhost_bit1_int_ena1","frhost_bit1_int_ena1","frhost_bit2_int_ena1","frhost_bit2_int_ena1","frhost_bit3_int_ena1","frhost_bit3_int_ena1","frhost_bit4_int_ena1","frhost_bit4_int_ena1","frhost_bit5_int_ena1","frhost_bit5_int_ena1","frhost_bit6_int_ena1","frhost_bit6_int_ena1","frhost_bit7_int_ena1","frhost_bit7_int_ena1","from","into","slc0_host_rd_ack_int_ena1","slc0_host_rd_ack_int_ena1","slc0_rx_done_int_ena1","slc0_rx_done_int_ena1","slc0_rx_dscr_err_int_ena1","slc0_rx_dscr_err_int_ena1","slc0_rx_eof_int_ena1","slc0_rx_eof_int_ena1","slc0_rx_quick_eof_int_ena1","slc0_rx_quick_eof_int_ena1","slc0_rx_start_int_ena1","slc0_rx_start_int_ena1","slc0_rx_udf_int_ena1","slc0_rx_udf_int_ena1","slc0_tohost_int_ena1","slc0_tohost_int_ena1","slc0_token0_1to0_int_ena1","slc0_token0_1to0_int_ena1","slc0_token1_1to0_int_ena1","slc0_token1_1to0_int_ena1","slc0_tx_done_int_ena1","slc0_tx_done_int_ena1","slc0_tx_dscr_empty_int_ena1","slc0_tx_dscr_empty_int_ena1","slc0_tx_dscr_err_int_ena1","slc0_tx_dscr_err_int_ena1","slc0_tx_err_eof_int_ena1","slc0_tx_err_eof_int_ena1","slc0_tx_ovf_int_ena1","slc0_tx_ovf_int_ena1","slc0_tx_start_int_ena1","slc0_tx_start_int_ena1","slc0_tx_suc_eof_int_ena1","slc0_tx_suc_eof_int_ena1","slc0_wr_retry_done_int_ena1","slc0_wr_retry_done_int_ena1","try_from","try_into","type_id","CMD_DTC_INT_RAW_R","FRHOST_BIT0_INT_RAW_R","FRHOST_BIT1_INT_RAW_R","FRHOST_BIT2_INT_RAW_R","FRHOST_BIT3_INT_RAW_R","FRHOST_BIT4_INT_RAW_R","FRHOST_BIT5_INT_RAW_R","FRHOST_BIT6_INT_RAW_R","FRHOST_BIT7_INT_RAW_R","R","SLC0_HOST_RD_ACK_INT_RAW_R","SLC0_RX_DONE_INT_RAW_R","SLC0_RX_DSCR_ERR_INT_RAW_R","SLC0_RX_EOF_INT_RAW_R","SLC0_RX_QUICK_EOF_INT_RAW_R","SLC0_RX_START_INT_RAW_R","SLC0_RX_UDF_INT_RAW_R","SLC0_TOHOST_INT_RAW_R","SLC0_TOKEN0_1TO0_INT_RAW_R","SLC0_TOKEN1_1TO0_INT_RAW_R","SLC0_TX_DONE_INT_RAW_R","SLC0_TX_DSCR_EMPTY_INT_RAW_R","SLC0_TX_DSCR_ERR_INT_RAW_R","SLC0_TX_ERR_EOF_INT_RAW_R","SLC0_TX_OVF_INT_RAW_R","SLC0_TX_START_INT_RAW_R","SLC0_TX_SUC_EOF_INT_RAW_R","SLC0_WR_RETRY_DONE_INT_RAW_R","_0INT_RAW_SPEC","borrow","borrow_mut","cmd_dtc_int_raw","frhost_bit0_int_raw","frhost_bit1_int_raw","frhost_bit2_int_raw","frhost_bit3_int_raw","frhost_bit4_int_raw","frhost_bit5_int_raw","frhost_bit6_int_raw","frhost_bit7_int_raw","from","into","slc0_host_rd_ack_int_raw","slc0_rx_done_int_raw","slc0_rx_dscr_err_int_raw","slc0_rx_eof_int_raw","slc0_rx_quick_eof_int_raw","slc0_rx_start_int_raw","slc0_rx_udf_int_raw","slc0_tohost_int_raw","slc0_token0_1to0_int_raw","slc0_token1_1to0_int_raw","slc0_tx_done_int_raw","slc0_tx_dscr_empty_int_raw","slc0_tx_dscr_err_int_raw","slc0_tx_err_eof_int_raw","slc0_tx_ovf_int_raw","slc0_tx_start_int_raw","slc0_tx_suc_eof_int_raw","slc0_wr_retry_done_int_raw","try_from","try_into","type_id","CMD_DTC_INT_ST_R","FRHOST_BIT0_INT_ST_R","FRHOST_BIT1_INT_ST_R","FRHOST_BIT2_INT_ST_R","FRHOST_BIT3_INT_ST_R","FRHOST_BIT4_INT_ST_R","FRHOST_BIT5_INT_ST_R","FRHOST_BIT6_INT_ST_R","FRHOST_BIT7_INT_ST_R","R","SLC0_HOST_RD_ACK_INT_ST_R","SLC0_RX_DONE_INT_ST_R","SLC0_RX_DSCR_ERR_INT_ST_R","SLC0_RX_EOF_INT_ST_R","SLC0_RX_QUICK_EOF_INT_ST_R","SLC0_RX_START_INT_ST_R","SLC0_RX_UDF_INT_ST_R","SLC0_TOHOST_INT_ST_R","SLC0_TOKEN0_1TO0_INT_ST_R","SLC0_TOKEN1_1TO0_INT_ST_R","SLC0_TX_DONE_INT_ST_R","SLC0_TX_DSCR_EMPTY_INT_ST_R","SLC0_TX_DSCR_ERR_INT_ST_R","SLC0_TX_ERR_EOF_INT_ST_R","SLC0_TX_OVF_INT_ST_R","SLC0_TX_START_INT_ST_R","SLC0_TX_SUC_EOF_INT_ST_R","SLC0_WR_RETRY_DONE_INT_ST_R","_0INT_ST_SPEC","borrow","borrow_mut","cmd_dtc_int_st","frhost_bit0_int_st","frhost_bit1_int_st","frhost_bit2_int_st","frhost_bit3_int_st","frhost_bit4_int_st","frhost_bit5_int_st","frhost_bit6_int_st","frhost_bit7_int_st","from","into","slc0_host_rd_ack_int_st","slc0_rx_done_int_st","slc0_rx_dscr_err_int_st","slc0_rx_eof_int_st","slc0_rx_quick_eof_int_st","slc0_rx_start_int_st","slc0_rx_udf_int_st","slc0_tohost_int_st","slc0_token0_1to0_int_st","slc0_token1_1to0_int_st","slc0_tx_done_int_st","slc0_tx_dscr_empty_int_st","slc0_tx_dscr_err_int_st","slc0_tx_err_eof_int_st","slc0_tx_ovf_int_st","slc0_tx_start_int_st","slc0_tx_suc_eof_int_st","slc0_wr_retry_done_int_st","try_from","try_into","type_id","CMD_DTC_INT_ST1_R","FRHOST_BIT0_INT_ST1_R","FRHOST_BIT1_INT_ST1_R","FRHOST_BIT2_INT_ST1_R","FRHOST_BIT3_INT_ST1_R","FRHOST_BIT4_INT_ST1_R","FRHOST_BIT5_INT_ST1_R","FRHOST_BIT6_INT_ST1_R","FRHOST_BIT7_INT_ST1_R","R","SLC0_HOST_RD_ACK_INT_ST1_R","SLC0_RX_DONE_INT_ST1_R","SLC0_RX_DSCR_ERR_INT_ST1_R","SLC0_RX_EOF_INT_ST1_R","SLC0_RX_QUICK_EOF_INT_ST1_R","SLC0_RX_START_INT_ST1_R","SLC0_RX_UDF_INT_ST1_R","SLC0_TOHOST_INT_ST1_R","SLC0_TOKEN0_1TO0_INT_ST1_R","SLC0_TOKEN1_1TO0_INT_ST1_R","SLC0_TX_DONE_INT_ST1_R","SLC0_TX_DSCR_EMPTY_INT_ST1_R","SLC0_TX_DSCR_ERR_INT_ST1_R","SLC0_TX_ERR_EOF_INT_ST1_R","SLC0_TX_OVF_INT_ST1_R","SLC0_TX_START_INT_ST1_R","SLC0_TX_SUC_EOF_INT_ST1_R","SLC0_WR_RETRY_DONE_INT_ST1_R","_0INT_ST1_SPEC","borrow","borrow_mut","cmd_dtc_int_st1","frhost_bit0_int_st1","frhost_bit1_int_st1","frhost_bit2_int_st1","frhost_bit3_int_st1","frhost_bit4_int_st1","frhost_bit5_int_st1","frhost_bit6_int_st1","frhost_bit7_int_st1","from","into","slc0_host_rd_ack_int_st1","slc0_rx_done_int_st1","slc0_rx_dscr_err_int_st1","slc0_rx_eof_int_st1","slc0_rx_quick_eof_int_st1","slc0_rx_start_int_st1","slc0_rx_udf_int_st1","slc0_tohost_int_st1","slc0_token0_1to0_int_st1","slc0_token1_1to0_int_st1","slc0_tx_done_int_st1","slc0_tx_dscr_empty_int_st1","slc0_tx_dscr_err_int_st1","slc0_tx_err_eof_int_st1","slc0_tx_ovf_int_st1","slc0_tx_start_int_st1","slc0_tx_suc_eof_int_st1","slc0_wr_retry_done_int_st1","try_from","try_into","type_id","R","SLC0_RXLINK_ADDR_R","SLC0_RXLINK_ADDR_W","SLC0_RXLINK_PARK_R","SLC0_RXLINK_RESTART_R","SLC0_RXLINK_RESTART_W","SLC0_RXLINK_START_R","SLC0_RXLINK_START_W","SLC0_RXLINK_STOP_R","SLC0_RXLINK_STOP_W","W","_0RX_LINK_SPEC","bits","borrow","borrow_mut","from","into","slc0_rxlink_addr","slc0_rxlink_addr","slc0_rxlink_park","slc0_rxlink_restart","slc0_rxlink_restart","slc0_rxlink_start","slc0_rxlink_start","slc0_rxlink_stop","slc0_rxlink_stop","try_from","try_into","type_id","R","SLC0_RXFIFO_PUSH_R","SLC0_RXFIFO_PUSH_W","SLC0_RXFIFO_WDATA_R","SLC0_RXFIFO_WDATA_W","W","_0RXFIFO_PUSH_SPEC","bits","borrow","borrow_mut","from","into","slc0_rxfifo_push","slc0_rxfifo_push","slc0_rxfifo_wdata","slc0_rxfifo_wdata","try_from","try_into","type_id","R","SLC0_TOKEN0_INC_MORE_W","SLC0_TOKEN0_INC_W","SLC0_TOKEN0_R","SLC0_TOKEN0_WDATA_W","SLC0_TOKEN0_WR_W","W","_0TOKEN0_SPEC","bits","borrow","borrow_mut","from","into","slc0_token0","slc0_token0_inc","slc0_token0_inc_more","slc0_token0_wdata","slc0_token0_wr","try_from","try_into","type_id","R","SLC0_TOKEN1_INC_MORE_W","SLC0_TOKEN1_INC_W","SLC0_TOKEN1_R","SLC0_TOKEN1_WDATA_W","SLC0_TOKEN1_WR_W","W","_0TOKEN1_SPEC","bits","borrow","borrow_mut","from","into","slc0_token1","slc0_token1_inc","slc0_token1_inc_more","slc0_token1_wdata","slc0_token1_wr","try_from","try_into","type_id","R","SLC0_TXLINK_ADDR_R","SLC0_TXLINK_ADDR_W","SLC0_TXLINK_PARK_R","SLC0_TXLINK_RESTART_R","SLC0_TXLINK_RESTART_W","SLC0_TXLINK_START_R","SLC0_TXLINK_START_W","SLC0_TXLINK_STOP_R","SLC0_TXLINK_STOP_W","W","_0TX_LINK_SPEC","bits","borrow","borrow_mut","from","into","slc0_txlink_addr","slc0_txlink_addr","slc0_txlink_park","slc0_txlink_restart","slc0_txlink_restart","slc0_txlink_start","slc0_txlink_start","slc0_txlink_stop","slc0_txlink_stop","try_from","try_into","type_id","R","SLC0_TXFIFO_POP_R","SLC0_TXFIFO_POP_W","SLC0_TXFIFO_RDATA_R","W","_0TXFIFO_POP_SPEC","bits","borrow","borrow_mut","from","into","slc0_txfifo_pop","slc0_txfifo_pop","slc0_txfifo_rdata","try_from","try_into","type_id","R","SLC1_RXLINK_DSCR_R","_1_RXLINK_DSCR_SPEC","borrow","borrow_mut","from","into","slc1_rxlink_dscr","try_from","try_into","type_id","R","SLC1_RXLINK_DSCR_BF0_R","_1_RXLINK_DSCR_BF0_SPEC","borrow","borrow_mut","from","into","slc1_rxlink_dscr_bf0","try_from","try_into","type_id","R","SLC1_RXLINK_DSCR_BF1_R","_1_RXLINK_DSCR_BF1_SPEC","borrow","borrow_mut","from","into","slc1_rxlink_dscr_bf1","try_from","try_into","type_id","R","SLC1_STATE0_R","_1_STATE0_SPEC","borrow","borrow_mut","from","into","slc1_state0","try_from","try_into","type_id","R","SLC1_STATE1_R","_1_STATE1_SPEC","borrow","borrow_mut","from","into","slc1_state1","try_from","try_into","type_id","R","SLC1_TO_EOF_BFR_DES_ADDR_R","_1_TO_EOF_BFR_DES_ADDR_SPEC","borrow","borrow_mut","from","into","slc1_to_eof_bfr_des_addr","try_from","try_into","type_id","R","SLC1_TO_EOF_DES_ADDR_R","_1_TO_EOF_DES_ADDR_SPEC","borrow","borrow_mut","from","into","slc1_to_eof_des_addr","try_from","try_into","type_id","R","SLC1_TX_SUC_EOF_DES_ADDR_R","_1_TX_EOF_DES_ADDR_SPEC","borrow","borrow_mut","from","into","slc1_tx_suc_eof_des_addr","try_from","try_into","type_id","R","SLC1_TX_ERR_EOF_DES_ADDR_R","_1_TX_ERREOF_DES_ADDR_SPEC","borrow","borrow_mut","from","into","slc1_tx_err_eof_des_addr","try_from","try_into","type_id","R","SLC1_TXLINK_DSCR_R","_1_TXLINK_DSCR_SPEC","borrow","borrow_mut","from","into","slc1_txlink_dscr","try_from","try_into","type_id","R","SLC1_TXLINK_DSCR_BF0_R","_1_TXLINK_DSCR_BF0_SPEC","borrow","borrow_mut","from","into","slc1_txlink_dscr_bf0","try_from","try_into","type_id","R","SLC1_TXLINK_DSCR_BF1_R","_1_TXLINK_DSCR_BF1_SPEC","borrow","borrow_mut","from","into","slc1_txlink_dscr_bf1","try_from","try_into","type_id","FRHOST_BIT10_INT_CLR_W","FRHOST_BIT11_INT_CLR_W","FRHOST_BIT12_INT_CLR_W","FRHOST_BIT13_INT_CLR_W","FRHOST_BIT14_INT_CLR_W","FRHOST_BIT15_INT_CLR_W","FRHOST_BIT8_INT_CLR_W","FRHOST_BIT9_INT_CLR_W","SLC1_HOST_RD_ACK_INT_CLR_W","SLC1_RX_DONE_INT_CLR_W","SLC1_RX_DSCR_ERR_INT_CLR_W","SLC1_RX_EOF_INT_CLR_W","SLC1_RX_START_INT_CLR_W","SLC1_RX_UDF_INT_CLR_W","SLC1_TOHOST_INT_CLR_W","SLC1_TOKEN0_1TO0_INT_CLR_W","SLC1_TOKEN1_1TO0_INT_CLR_W","SLC1_TX_DONE_INT_CLR_W","SLC1_TX_DSCR_EMPTY_INT_CLR_W","SLC1_TX_DSCR_ERR_INT_CLR_W","SLC1_TX_ERR_EOF_INT_CLR_W","SLC1_TX_OVF_INT_CLR_W","SLC1_TX_START_INT_CLR_W","SLC1_TX_SUC_EOF_INT_CLR_W","SLC1_WR_RETRY_DONE_INT_CLR_W","W","_1INT_CLR_SPEC","bits","borrow","borrow_mut","frhost_bit10_int_clr","frhost_bit11_int_clr","frhost_bit12_int_clr","frhost_bit13_int_clr","frhost_bit14_int_clr","frhost_bit15_int_clr","frhost_bit8_int_clr","frhost_bit9_int_clr","from","into","slc1_host_rd_ack_int_clr","slc1_rx_done_int_clr","slc1_rx_dscr_err_int_clr","slc1_rx_eof_int_clr","slc1_rx_start_int_clr","slc1_rx_udf_int_clr","slc1_tohost_int_clr","slc1_token0_1to0_int_clr","slc1_token1_1to0_int_clr","slc1_tx_done_int_clr","slc1_tx_dscr_empty_int_clr","slc1_tx_dscr_err_int_clr","slc1_tx_err_eof_int_clr","slc1_tx_ovf_int_clr","slc1_tx_start_int_clr","slc1_tx_suc_eof_int_clr","slc1_wr_retry_done_int_clr","try_from","try_into","type_id","FRHOST_BIT10_INT_ENA_R","FRHOST_BIT10_INT_ENA_W","FRHOST_BIT11_INT_ENA_R","FRHOST_BIT11_INT_ENA_W","FRHOST_BIT12_INT_ENA_R","FRHOST_BIT12_INT_ENA_W","FRHOST_BIT13_INT_ENA_R","FRHOST_BIT13_INT_ENA_W","FRHOST_BIT14_INT_ENA_R","FRHOST_BIT14_INT_ENA_W","FRHOST_BIT15_INT_ENA_R","FRHOST_BIT15_INT_ENA_W","FRHOST_BIT8_INT_ENA_R","FRHOST_BIT8_INT_ENA_W","FRHOST_BIT9_INT_ENA_R","FRHOST_BIT9_INT_ENA_W","R","SLC1_HOST_RD_ACK_INT_ENA_R","SLC1_HOST_RD_ACK_INT_ENA_W","SLC1_RX_DONE_INT_ENA_R","SLC1_RX_DONE_INT_ENA_W","SLC1_RX_DSCR_ERR_INT_ENA_R","SLC1_RX_DSCR_ERR_INT_ENA_W","SLC1_RX_EOF_INT_ENA_R","SLC1_RX_EOF_INT_ENA_W","SLC1_RX_START_INT_ENA_R","SLC1_RX_START_INT_ENA_W","SLC1_RX_UDF_INT_ENA_R","SLC1_RX_UDF_INT_ENA_W","SLC1_TOHOST_INT_ENA_R","SLC1_TOHOST_INT_ENA_W","SLC1_TOKEN0_1TO0_INT_ENA_R","SLC1_TOKEN0_1TO0_INT_ENA_W","SLC1_TOKEN1_1TO0_INT_ENA_R","SLC1_TOKEN1_1TO0_INT_ENA_W","SLC1_TX_DONE_INT_ENA_R","SLC1_TX_DONE_INT_ENA_W","SLC1_TX_DSCR_EMPTY_INT_ENA_R","SLC1_TX_DSCR_EMPTY_INT_ENA_W","SLC1_TX_DSCR_ERR_INT_ENA_R","SLC1_TX_DSCR_ERR_INT_ENA_W","SLC1_TX_ERR_EOF_INT_ENA_R","SLC1_TX_ERR_EOF_INT_ENA_W","SLC1_TX_OVF_INT_ENA_R","SLC1_TX_OVF_INT_ENA_W","SLC1_TX_START_INT_ENA_R","SLC1_TX_START_INT_ENA_W","SLC1_TX_SUC_EOF_INT_ENA_R","SLC1_TX_SUC_EOF_INT_ENA_W","SLC1_WR_RETRY_DONE_INT_ENA_R","SLC1_WR_RETRY_DONE_INT_ENA_W","W","_1INT_ENA_SPEC","bits","borrow","borrow_mut","frhost_bit10_int_ena","frhost_bit10_int_ena","frhost_bit11_int_ena","frhost_bit11_int_ena","frhost_bit12_int_ena","frhost_bit12_int_ena","frhost_bit13_int_ena","frhost_bit13_int_ena","frhost_bit14_int_ena","frhost_bit14_int_ena","frhost_bit15_int_ena","frhost_bit15_int_ena","frhost_bit8_int_ena","frhost_bit8_int_ena","frhost_bit9_int_ena","frhost_bit9_int_ena","from","into","slc1_host_rd_ack_int_ena","slc1_host_rd_ack_int_ena","slc1_rx_done_int_ena","slc1_rx_done_int_ena","slc1_rx_dscr_err_int_ena","slc1_rx_dscr_err_int_ena","slc1_rx_eof_int_ena","slc1_rx_eof_int_ena","slc1_rx_start_int_ena","slc1_rx_start_int_ena","slc1_rx_udf_int_ena","slc1_rx_udf_int_ena","slc1_tohost_int_ena","slc1_tohost_int_ena","slc1_token0_1to0_int_ena","slc1_token0_1to0_int_ena","slc1_token1_1to0_int_ena","slc1_token1_1to0_int_ena","slc1_tx_done_int_ena","slc1_tx_done_int_ena","slc1_tx_dscr_empty_int_ena","slc1_tx_dscr_empty_int_ena","slc1_tx_dscr_err_int_ena","slc1_tx_dscr_err_int_ena","slc1_tx_err_eof_int_ena","slc1_tx_err_eof_int_ena","slc1_tx_ovf_int_ena","slc1_tx_ovf_int_ena","slc1_tx_start_int_ena","slc1_tx_start_int_ena","slc1_tx_suc_eof_int_ena","slc1_tx_suc_eof_int_ena","slc1_wr_retry_done_int_ena","slc1_wr_retry_done_int_ena","try_from","try_into","type_id","FRHOST_BIT10_INT_ENA1_R","FRHOST_BIT10_INT_ENA1_W","FRHOST_BIT11_INT_ENA1_R","FRHOST_BIT11_INT_ENA1_W","FRHOST_BIT12_INT_ENA1_R","FRHOST_BIT12_INT_ENA1_W","FRHOST_BIT13_INT_ENA1_R","FRHOST_BIT13_INT_ENA1_W","FRHOST_BIT14_INT_ENA1_R","FRHOST_BIT14_INT_ENA1_W","FRHOST_BIT15_INT_ENA1_R","FRHOST_BIT15_INT_ENA1_W","FRHOST_BIT8_INT_ENA1_R","FRHOST_BIT8_INT_ENA1_W","FRHOST_BIT9_INT_ENA1_R","FRHOST_BIT9_INT_ENA1_W","R","SLC1_HOST_RD_ACK_INT_ENA1_R","SLC1_HOST_RD_ACK_INT_ENA1_W","SLC1_RX_DONE_INT_ENA1_R","SLC1_RX_DONE_INT_ENA1_W","SLC1_RX_DSCR_ERR_INT_ENA1_R","SLC1_RX_DSCR_ERR_INT_ENA1_W","SLC1_RX_EOF_INT_ENA1_R","SLC1_RX_EOF_INT_ENA1_W","SLC1_RX_START_INT_ENA1_R","SLC1_RX_START_INT_ENA1_W","SLC1_RX_UDF_INT_ENA1_R","SLC1_RX_UDF_INT_ENA1_W","SLC1_TOHOST_INT_ENA1_R","SLC1_TOHOST_INT_ENA1_W","SLC1_TOKEN0_1TO0_INT_ENA1_R","SLC1_TOKEN0_1TO0_INT_ENA1_W","SLC1_TOKEN1_1TO0_INT_ENA1_R","SLC1_TOKEN1_1TO0_INT_ENA1_W","SLC1_TX_DONE_INT_ENA1_R","SLC1_TX_DONE_INT_ENA1_W","SLC1_TX_DSCR_EMPTY_INT_ENA1_R","SLC1_TX_DSCR_EMPTY_INT_ENA1_W","SLC1_TX_DSCR_ERR_INT_ENA1_R","SLC1_TX_DSCR_ERR_INT_ENA1_W","SLC1_TX_ERR_EOF_INT_ENA1_R","SLC1_TX_ERR_EOF_INT_ENA1_W","SLC1_TX_OVF_INT_ENA1_R","SLC1_TX_OVF_INT_ENA1_W","SLC1_TX_START_INT_ENA1_R","SLC1_TX_START_INT_ENA1_W","SLC1_TX_SUC_EOF_INT_ENA1_R","SLC1_TX_SUC_EOF_INT_ENA1_W","SLC1_WR_RETRY_DONE_INT_ENA1_R","SLC1_WR_RETRY_DONE_INT_ENA1_W","W","_1INT_ENA1_SPEC","bits","borrow","borrow_mut","frhost_bit10_int_ena1","frhost_bit10_int_ena1","frhost_bit11_int_ena1","frhost_bit11_int_ena1","frhost_bit12_int_ena1","frhost_bit12_int_ena1","frhost_bit13_int_ena1","frhost_bit13_int_ena1","frhost_bit14_int_ena1","frhost_bit14_int_ena1","frhost_bit15_int_ena1","frhost_bit15_int_ena1","frhost_bit8_int_ena1","frhost_bit8_int_ena1","frhost_bit9_int_ena1","frhost_bit9_int_ena1","from","into","slc1_host_rd_ack_int_ena1","slc1_host_rd_ack_int_ena1","slc1_rx_done_int_ena1","slc1_rx_done_int_ena1","slc1_rx_dscr_err_int_ena1","slc1_rx_dscr_err_int_ena1","slc1_rx_eof_int_ena1","slc1_rx_eof_int_ena1","slc1_rx_start_int_ena1","slc1_rx_start_int_ena1","slc1_rx_udf_int_ena1","slc1_rx_udf_int_ena1","slc1_tohost_int_ena1","slc1_tohost_int_ena1","slc1_token0_1to0_int_ena1","slc1_token0_1to0_int_ena1","slc1_token1_1to0_int_ena1","slc1_token1_1to0_int_ena1","slc1_tx_done_int_ena1","slc1_tx_done_int_ena1","slc1_tx_dscr_empty_int_ena1","slc1_tx_dscr_empty_int_ena1","slc1_tx_dscr_err_int_ena1","slc1_tx_dscr_err_int_ena1","slc1_tx_err_eof_int_ena1","slc1_tx_err_eof_int_ena1","slc1_tx_ovf_int_ena1","slc1_tx_ovf_int_ena1","slc1_tx_start_int_ena1","slc1_tx_start_int_ena1","slc1_tx_suc_eof_int_ena1","slc1_tx_suc_eof_int_ena1","slc1_wr_retry_done_int_ena1","slc1_wr_retry_done_int_ena1","try_from","try_into","type_id","FRHOST_BIT10_INT_RAW_R","FRHOST_BIT11_INT_RAW_R","FRHOST_BIT12_INT_RAW_R","FRHOST_BIT13_INT_RAW_R","FRHOST_BIT14_INT_RAW_R","FRHOST_BIT15_INT_RAW_R","FRHOST_BIT8_INT_RAW_R","FRHOST_BIT9_INT_RAW_R","R","SLC1_HOST_RD_ACK_INT_RAW_R","SLC1_RX_DONE_INT_RAW_R","SLC1_RX_DSCR_ERR_INT_RAW_R","SLC1_RX_EOF_INT_RAW_R","SLC1_RX_START_INT_RAW_R","SLC1_RX_UDF_INT_RAW_R","SLC1_TOHOST_INT_RAW_R","SLC1_TOKEN0_1TO0_INT_RAW_R","SLC1_TOKEN1_1TO0_INT_RAW_R","SLC1_TX_DONE_INT_RAW_R","SLC1_TX_DSCR_EMPTY_INT_RAW_R","SLC1_TX_DSCR_ERR_INT_RAW_R","SLC1_TX_ERR_EOF_INT_RAW_R","SLC1_TX_OVF_INT_RAW_R","SLC1_TX_START_INT_RAW_R","SLC1_TX_SUC_EOF_INT_RAW_R","SLC1_WR_RETRY_DONE_INT_RAW_R","_1INT_RAW_SPEC","borrow","borrow_mut","frhost_bit10_int_raw","frhost_bit11_int_raw","frhost_bit12_int_raw","frhost_bit13_int_raw","frhost_bit14_int_raw","frhost_bit15_int_raw","frhost_bit8_int_raw","frhost_bit9_int_raw","from","into","slc1_host_rd_ack_int_raw","slc1_rx_done_int_raw","slc1_rx_dscr_err_int_raw","slc1_rx_eof_int_raw","slc1_rx_start_int_raw","slc1_rx_udf_int_raw","slc1_tohost_int_raw","slc1_token0_1to0_int_raw","slc1_token1_1to0_int_raw","slc1_tx_done_int_raw","slc1_tx_dscr_empty_int_raw","slc1_tx_dscr_err_int_raw","slc1_tx_err_eof_int_raw","slc1_tx_ovf_int_raw","slc1_tx_start_int_raw","slc1_tx_suc_eof_int_raw","slc1_wr_retry_done_int_raw","try_from","try_into","type_id","FRHOST_BIT10_INT_ST_R","FRHOST_BIT11_INT_ST_R","FRHOST_BIT12_INT_ST_R","FRHOST_BIT13_INT_ST_R","FRHOST_BIT14_INT_ST_R","FRHOST_BIT15_INT_ST_R","FRHOST_BIT8_INT_ST_R","FRHOST_BIT9_INT_ST_R","R","SLC1_HOST_RD_ACK_INT_ST_R","SLC1_RX_DONE_INT_ST_R","SLC1_RX_DSCR_ERR_INT_ST_R","SLC1_RX_EOF_INT_ST_R","SLC1_RX_START_INT_ST_R","SLC1_RX_UDF_INT_ST_R","SLC1_TOHOST_INT_ST_R","SLC1_TOKEN0_1TO0_INT_ST_R","SLC1_TOKEN1_1TO0_INT_ST_R","SLC1_TX_DONE_INT_ST_R","SLC1_TX_DSCR_EMPTY_INT_ST_R","SLC1_TX_DSCR_ERR_INT_ST_R","SLC1_TX_ERR_EOF_INT_ST_R","SLC1_TX_OVF_INT_ST_R","SLC1_TX_START_INT_ST_R","SLC1_TX_SUC_EOF_INT_ST_R","SLC1_WR_RETRY_DONE_INT_ST_R","_1INT_ST_SPEC","borrow","borrow_mut","frhost_bit10_int_st","frhost_bit11_int_st","frhost_bit12_int_st","frhost_bit13_int_st","frhost_bit14_int_st","frhost_bit15_int_st","frhost_bit8_int_st","frhost_bit9_int_st","from","into","slc1_host_rd_ack_int_st","slc1_rx_done_int_st","slc1_rx_dscr_err_int_st","slc1_rx_eof_int_st","slc1_rx_start_int_st","slc1_rx_udf_int_st","slc1_tohost_int_st","slc1_token0_1to0_int_st","slc1_token1_1to0_int_st","slc1_tx_done_int_st","slc1_tx_dscr_empty_int_st","slc1_tx_dscr_err_int_st","slc1_tx_err_eof_int_st","slc1_tx_ovf_int_st","slc1_tx_start_int_st","slc1_tx_suc_eof_int_st","slc1_wr_retry_done_int_st","try_from","try_into","type_id","FRHOST_BIT10_INT_ST1_R","FRHOST_BIT11_INT_ST1_R","FRHOST_BIT12_INT_ST1_R","FRHOST_BIT13_INT_ST1_R","FRHOST_BIT14_INT_ST1_R","FRHOST_BIT15_INT_ST1_R","FRHOST_BIT8_INT_ST1_R","FRHOST_BIT9_INT_ST1_R","R","SLC1_HOST_RD_ACK_INT_ST1_R","SLC1_RX_DONE_INT_ST1_R","SLC1_RX_DSCR_ERR_INT_ST1_R","SLC1_RX_EOF_INT_ST1_R","SLC1_RX_START_INT_ST1_R","SLC1_RX_UDF_INT_ST1_R","SLC1_TOHOST_INT_ST1_R","SLC1_TOKEN0_1TO0_INT_ST1_R","SLC1_TOKEN1_1TO0_INT_ST1_R","SLC1_TX_DONE_INT_ST1_R","SLC1_TX_DSCR_EMPTY_INT_ST1_R","SLC1_TX_DSCR_ERR_INT_ST1_R","SLC1_TX_ERR_EOF_INT_ST1_R","SLC1_TX_OVF_INT_ST1_R","SLC1_TX_START_INT_ST1_R","SLC1_TX_SUC_EOF_INT_ST1_R","SLC1_WR_RETRY_DONE_INT_ST1_R","_1INT_ST1_SPEC","borrow","borrow_mut","frhost_bit10_int_st1","frhost_bit11_int_st1","frhost_bit12_int_st1","frhost_bit13_int_st1","frhost_bit14_int_st1","frhost_bit15_int_st1","frhost_bit8_int_st1","frhost_bit9_int_st1","from","into","slc1_host_rd_ack_int_st1","slc1_rx_done_int_st1","slc1_rx_dscr_err_int_st1","slc1_rx_eof_int_st1","slc1_rx_start_int_st1","slc1_rx_udf_int_st1","slc1_tohost_int_st1","slc1_token0_1to0_int_st1","slc1_token1_1to0_int_st1","slc1_tx_done_int_st1","slc1_tx_dscr_empty_int_st1","slc1_tx_dscr_err_int_st1","slc1_tx_err_eof_int_st1","slc1_tx_ovf_int_st1","slc1_tx_start_int_st1","slc1_tx_suc_eof_int_st1","slc1_wr_retry_done_int_st1","try_from","try_into","type_id","R","SLC1_BT_PACKET_R","SLC1_BT_PACKET_W","SLC1_RXLINK_ADDR_R","SLC1_RXLINK_ADDR_W","SLC1_RXLINK_PARK_R","SLC1_RXLINK_RESTART_R","SLC1_RXLINK_RESTART_W","SLC1_RXLINK_START_R","SLC1_RXLINK_START_W","SLC1_RXLINK_STOP_R","SLC1_RXLINK_STOP_W","W","_1RX_LINK_SPEC","bits","borrow","borrow_mut","from","into","slc1_bt_packet","slc1_bt_packet","slc1_rxlink_addr","slc1_rxlink_addr","slc1_rxlink_park","slc1_rxlink_restart","slc1_rxlink_restart","slc1_rxlink_start","slc1_rxlink_start","slc1_rxlink_stop","slc1_rxlink_stop","try_from","try_into","type_id","R","SLC1_RXFIFO_PUSH_R","SLC1_RXFIFO_PUSH_W","SLC1_RXFIFO_WDATA_R","SLC1_RXFIFO_WDATA_W","W","_1RXFIFO_PUSH_SPEC","bits","borrow","borrow_mut","from","into","slc1_rxfifo_push","slc1_rxfifo_push","slc1_rxfifo_wdata","slc1_rxfifo_wdata","try_from","try_into","type_id","R","SLC1_TOKEN0_INC_MORE_W","SLC1_TOKEN0_INC_W","SLC1_TOKEN0_R","SLC1_TOKEN0_WDATA_W","SLC1_TOKEN0_WR_W","W","_1TOKEN0_SPEC","bits","borrow","borrow_mut","from","into","slc1_token0","slc1_token0_inc","slc1_token0_inc_more","slc1_token0_wdata","slc1_token0_wr","try_from","try_into","type_id","R","SLC1_TOKEN1_INC_MORE_W","SLC1_TOKEN1_INC_W","SLC1_TOKEN1_R","SLC1_TOKEN1_WDATA_W","SLC1_TOKEN1_WR_W","W","_1TOKEN1_SPEC","bits","borrow","borrow_mut","from","into","slc1_token1","slc1_token1_inc","slc1_token1_inc_more","slc1_token1_wdata","slc1_token1_wr","try_from","try_into","type_id","R","SLC1_TXLINK_ADDR_R","SLC1_TXLINK_ADDR_W","SLC1_TXLINK_PARK_R","SLC1_TXLINK_RESTART_R","SLC1_TXLINK_RESTART_W","SLC1_TXLINK_START_R","SLC1_TXLINK_START_W","SLC1_TXLINK_STOP_R","SLC1_TXLINK_STOP_W","W","_1TX_LINK_SPEC","bits","borrow","borrow_mut","from","into","slc1_txlink_addr","slc1_txlink_addr","slc1_txlink_park","slc1_txlink_restart","slc1_txlink_restart","slc1_txlink_start","slc1_txlink_start","slc1_txlink_stop","slc1_txlink_stop","try_from","try_into","type_id","R","SLC1_TXFIFO_POP_R","SLC1_TXFIFO_POP_W","SLC1_TXFIFO_RDATA_R","W","_1TXFIFO_POP_SPEC","bits","borrow","borrow_mut","from","into","slc1_txfifo_pop","slc1_txfifo_pop","slc1_txfifo_rdata","try_from","try_into","type_id","AHB_TESTADDR_R","AHB_TESTADDR_W","AHB_TESTMODE_R","AHB_TESTMODE_W","AHB_TEST_SPEC","R","W","ahb_testaddr","ahb_testaddr","ahb_testmode","ahb_testmode","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BRIDGE_CONF_SPEC","FIFO_MAP_ENA_R","FIFO_MAP_ENA_W","HDA_MAP_128K_R","HDA_MAP_128K_W","R","SLC0_TX_DUMMY_MODE_R","SLC0_TX_DUMMY_MODE_W","SLC1_TX_DUMMY_MODE_R","SLC1_TX_DUMMY_MODE_W","TXEOF_ENA_R","TXEOF_ENA_W","TX_PUSH_IDLE_NUM_R","TX_PUSH_IDLE_NUM_W","W","bits","borrow","borrow_mut","fifo_map_ena","fifo_map_ena","from","hda_map_128k","hda_map_128k","into","slc0_tx_dummy_mode","slc0_tx_dummy_mode","slc1_tx_dummy_mode","slc1_tx_dummy_mode","try_from","try_into","tx_push_idle_num","tx_push_idle_num","txeof_ena","txeof_ena","type_id","CMD_CONTENT0_R","CMD_INFOR0_SPEC","R","borrow","borrow_mut","cmd_content0","from","into","try_from","try_into","type_id","CMD_CONTENT1_R","CMD_INFOR1_SPEC","R","borrow","borrow_mut","cmd_content1","from","into","try_from","try_into","type_id","AHBM_FIFO_RST_R","AHBM_FIFO_RST_W","AHBM_RST_R","AHBM_RST_W","CONF0_SPEC","R","SLC0_RXDATA_BURST_EN_R","SLC0_RXDATA_BURST_EN_W","SLC0_RXDSCR_BURST_EN_R","SLC0_RXDSCR_BURST_EN_W","SLC0_RXLINK_AUTO_RET_R","SLC0_RXLINK_AUTO_RET_W","SLC0_RX_AUTO_WRBACK_R","SLC0_RX_AUTO_WRBACK_W","SLC0_RX_LOOP_TEST_R","SLC0_RX_LOOP_TEST_W","SLC0_RX_NO_RESTART_CLR_R","SLC0_RX_NO_RESTART_CLR_W","SLC0_RX_RST_R","SLC0_RX_RST_W","SLC0_TOKEN_AUTO_CLR_R","SLC0_TOKEN_AUTO_CLR_W","SLC0_TOKEN_SEL_R","SLC0_TOKEN_SEL_W","SLC0_TXDATA_BURST_EN_R","SLC0_TXDATA_BURST_EN_W","SLC0_TXDSCR_BURST_EN_R","SLC0_TXDSCR_BURST_EN_W","SLC0_TXLINK_AUTO_RET_R","SLC0_TXLINK_AUTO_RET_W","SLC0_TX_LOOP_TEST_R","SLC0_TX_LOOP_TEST_W","SLC0_TX_RST_R","SLC0_TX_RST_W","SLC0_WR_RETRY_MASK_EN_R","SLC0_WR_RETRY_MASK_EN_W","SLC1_RXDATA_BURST_EN_R","SLC1_RXDATA_BURST_EN_W","SLC1_RXDSCR_BURST_EN_R","SLC1_RXDSCR_BURST_EN_W","SLC1_RXLINK_AUTO_RET_R","SLC1_RXLINK_AUTO_RET_W","SLC1_RX_AUTO_WRBACK_R","SLC1_RX_AUTO_WRBACK_W","SLC1_RX_LOOP_TEST_R","SLC1_RX_LOOP_TEST_W","SLC1_RX_NO_RESTART_CLR_R","SLC1_RX_NO_RESTART_CLR_W","SLC1_RX_RST_R","SLC1_RX_RST_W","SLC1_TOKEN_AUTO_CLR_R","SLC1_TOKEN_AUTO_CLR_W","SLC1_TOKEN_SEL_R","SLC1_TOKEN_SEL_W","SLC1_TXDATA_BURST_EN_R","SLC1_TXDATA_BURST_EN_W","SLC1_TXDSCR_BURST_EN_R","SLC1_TXDSCR_BURST_EN_W","SLC1_TXLINK_AUTO_RET_R","SLC1_TXLINK_AUTO_RET_W","SLC1_TX_LOOP_TEST_R","SLC1_TX_LOOP_TEST_W","SLC1_TX_RST_R","SLC1_TX_RST_W","SLC1_WR_RETRY_MASK_EN_R","SLC1_WR_RETRY_MASK_EN_W","W","ahbm_fifo_rst","ahbm_fifo_rst","ahbm_rst","ahbm_rst","bits","borrow","borrow_mut","from","into","slc0_rx_auto_wrback","slc0_rx_auto_wrback","slc0_rx_loop_test","slc0_rx_loop_test","slc0_rx_no_restart_clr","slc0_rx_no_restart_clr","slc0_rx_rst","slc0_rx_rst","slc0_rxdata_burst_en","slc0_rxdata_burst_en","slc0_rxdscr_burst_en","slc0_rxdscr_burst_en","slc0_rxlink_auto_ret","slc0_rxlink_auto_ret","slc0_token_auto_clr","slc0_token_auto_clr","slc0_token_sel","slc0_token_sel","slc0_tx_loop_test","slc0_tx_loop_test","slc0_tx_rst","slc0_tx_rst","slc0_txdata_burst_en","slc0_txdata_burst_en","slc0_txdscr_burst_en","slc0_txdscr_burst_en","slc0_txlink_auto_ret","slc0_txlink_auto_ret","slc0_wr_retry_mask_en","slc0_wr_retry_mask_en","slc1_rx_auto_wrback","slc1_rx_auto_wrback","slc1_rx_loop_test","slc1_rx_loop_test","slc1_rx_no_restart_clr","slc1_rx_no_restart_clr","slc1_rx_rst","slc1_rx_rst","slc1_rxdata_burst_en","slc1_rxdata_burst_en","slc1_rxdscr_burst_en","slc1_rxdscr_burst_en","slc1_rxlink_auto_ret","slc1_rxlink_auto_ret","slc1_token_auto_clr","slc1_token_auto_clr","slc1_token_sel","slc1_token_sel","slc1_tx_loop_test","slc1_tx_loop_test","slc1_tx_rst","slc1_tx_rst","slc1_txdata_burst_en","slc1_txdata_burst_en","slc1_txdscr_burst_en","slc1_txdscr_burst_en","slc1_txlink_auto_ret","slc1_txlink_auto_ret","slc1_wr_retry_mask_en","slc1_wr_retry_mask_en","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CMD_HOLD_EN_R","CMD_HOLD_EN_W","CONF1_SPEC","HOST_INT_LEVEL_SEL_R","HOST_INT_LEVEL_SEL_W","R","SLC0_CHECK_OWNER_R","SLC0_CHECK_OWNER_W","SLC0_LEN_AUTO_CLR_R","SLC0_LEN_AUTO_CLR_W","SLC0_RX_CHECK_SUM_EN_R","SLC0_RX_CHECK_SUM_EN_W","SLC0_RX_STITCH_EN_R","SLC0_RX_STITCH_EN_W","SLC0_TX_CHECK_SUM_EN_R","SLC0_TX_CHECK_SUM_EN_W","SLC0_TX_STITCH_EN_R","SLC0_TX_STITCH_EN_W","SLC1_CHECK_OWNER_R","SLC1_CHECK_OWNER_W","SLC1_RX_CHECK_SUM_EN_R","SLC1_RX_CHECK_SUM_EN_W","SLC1_RX_STITCH_EN_R","SLC1_RX_STITCH_EN_W","SLC1_TX_CHECK_SUM_EN_R","SLC1_TX_CHECK_SUM_EN_W","SLC1_TX_STITCH_EN_R","SLC1_TX_STITCH_EN_W","W","bits","borrow","borrow_mut","clk_en","clk_en","cmd_hold_en","cmd_hold_en","from","host_int_level_sel","host_int_level_sel","into","slc0_check_owner","slc0_check_owner","slc0_len_auto_clr","slc0_len_auto_clr","slc0_rx_check_sum_en","slc0_rx_check_sum_en","slc0_rx_stitch_en","slc0_rx_stitch_en","slc0_tx_check_sum_en","slc0_tx_check_sum_en","slc0_tx_stitch_en","slc0_tx_stitch_en","slc1_check_owner","slc1_check_owner","slc1_rx_check_sum_en","slc1_rx_check_sum_en","slc1_rx_stitch_en","slc1_rx_stitch_en","slc1_tx_check_sum_en","slc1_tx_check_sum_en","slc1_tx_stitch_en","slc1_tx_stitch_en","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","ID_R","ID_SPEC","ID_W","R","W","bits","borrow","borrow_mut","from","id","id","into","try_from","try_into","type_id","INTVEC_TOHOST_SPEC","SLC0_TOHOST_INTVEC_W","SLC1_TOHOST_INTVEC_W","W","bits","borrow","borrow_mut","from","into","slc0_tohost_intvec","slc1_tohost_intvec","try_from","try_into","type_id","R","RX_DSCR_CONF_SPEC","SLC0_INFOR_NO_REPLACE_R","SLC0_INFOR_NO_REPLACE_W","SLC0_RD_RETRY_THRESHOLD_R","SLC0_RD_RETRY_THRESHOLD_W","SLC0_RX_EOF_MODE_R","SLC0_RX_EOF_MODE_W","SLC0_RX_FILL_EN_R","SLC0_RX_FILL_EN_W","SLC0_RX_FILL_MODE_R","SLC0_RX_FILL_MODE_W","SLC0_TOKEN_NO_REPLACE_R","SLC0_TOKEN_NO_REPLACE_W","SLC1_INFOR_NO_REPLACE_R","SLC1_INFOR_NO_REPLACE_W","SLC1_RD_RETRY_THRESHOLD_R","SLC1_RD_RETRY_THRESHOLD_W","SLC1_RX_EOF_MODE_R","SLC1_RX_EOF_MODE_W","SLC1_RX_FILL_EN_R","SLC1_RX_FILL_EN_W","SLC1_RX_FILL_MODE_R","SLC1_RX_FILL_MODE_W","SLC1_TOKEN_NO_REPLACE_R","SLC1_TOKEN_NO_REPLACE_W","W","bits","borrow","borrow_mut","from","into","slc0_infor_no_replace","slc0_infor_no_replace","slc0_rd_retry_threshold","slc0_rd_retry_threshold","slc0_rx_eof_mode","slc0_rx_eof_mode","slc0_rx_fill_en","slc0_rx_fill_en","slc0_rx_fill_mode","slc0_rx_fill_mode","slc0_token_no_replace","slc0_token_no_replace","slc1_infor_no_replace","slc1_infor_no_replace","slc1_rd_retry_threshold","slc1_rd_retry_threshold","slc1_rx_eof_mode","slc1_rx_eof_mode","slc1_rx_fill_en","slc1_rx_fill_en","slc1_rx_fill_mode","slc1_rx_fill_mode","slc1_token_no_replace","slc1_token_no_replace","try_from","try_into","type_id","R","RX_STATUS_SPEC","SLC0_RX_EMPTY_R","SLC0_RX_FULL_R","SLC1_RX_EMPTY_R","SLC1_RX_FULL_R","borrow","borrow_mut","from","into","slc0_rx_empty","slc0_rx_full","slc1_rx_empty","slc1_rx_full","try_from","try_into","type_id","DAT0_CRC_ERR_CNT_R","DAT1_CRC_ERR_CNT_R","DAT2_CRC_ERR_CNT_R","DAT3_CRC_ERR_CNT_R","R","SDIO_CRC_ST0_SPEC","borrow","borrow_mut","dat0_crc_err_cnt","dat1_crc_err_cnt","dat2_crc_err_cnt","dat3_crc_err_cnt","from","into","try_from","try_into","type_id","CMD_CRC_ERR_CNT_R","ERR_CNT_CLR_R","ERR_CNT_CLR_W","R","SDIO_CRC_ST1_SPEC","W","bits","borrow","borrow_mut","cmd_crc_err_cnt","err_cnt_clr","err_cnt_clr","from","into","try_from","try_into","type_id","BUS_ST_R","CMD_ST_R","FUNC1_ACC_STATE_R","FUNC2_ACC_STATE_R","FUNC_ST_R","R","SDIO_ST_SPEC","SDIO_WAKEUP_R","borrow","borrow_mut","bus_st","cmd_st","from","func1_acc_state","func2_acc_state","func_st","into","sdio_wakeup","try_from","try_into","type_id","R","SEQ_POSITION_SPEC","SLC0_SEQ_POSITION_R","SLC0_SEQ_POSITION_W","SLC1_SEQ_POSITION_R","SLC1_SEQ_POSITION_W","W","bits","borrow","borrow_mut","from","into","slc0_seq_position","slc0_seq_position","slc1_seq_position","slc1_seq_position","try_from","try_into","type_id","R","SLC0_TOKEN_R","SLC1_TOKEN_R","TOKEN_LAT_SPEC","borrow","borrow_mut","from","into","slc0_token","slc1_token","try_from","try_into","type_id","R","TX_DSCR_CONF_SPEC","W","WR_RETRY_THRESHOLD_R","WR_RETRY_THRESHOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wr_retry_threshold","wr_retry_threshold","R","SLC0_TX_EMPTY_R","SLC0_TX_FULL_R","SLC1_TX_EMPTY_R","SLC1_TX_FULL_R","TX_STATUS_SPEC","borrow","borrow_mut","from","into","slc0_tx_empty","slc0_tx_full","slc1_tx_empty","slc1_tx_full","try_from","try_into","type_id","HOST_SLC0HOST_FUNC1_INT_ENA","HOST_SLC0HOST_FUNC2_INT_ENA","HOST_SLC0HOST_INT_CLR","HOST_SLC0HOST_INT_ENA","HOST_SLC0HOST_INT_ENA1","HOST_SLC0HOST_INT_RAW","HOST_SLC0HOST_INT_ST","HOST_SLC0HOST_LEN_WD","HOST_SLC0HOST_RX_INFOR","HOST_SLC0HOST_TOKEN_RDATA","HOST_SLC0HOST_TOKEN_WDATA","HOST_SLC0_HOST_PF","HOST_SLC1HOST_FUNC1_INT_ENA","HOST_SLC1HOST_FUNC2_INT_ENA","HOST_SLC1HOST_INT_CLR","HOST_SLC1HOST_INT_ENA","HOST_SLC1HOST_INT_ENA1","HOST_SLC1HOST_INT_RAW","HOST_SLC1HOST_INT_ST","HOST_SLC1HOST_RX_INFOR","HOST_SLC1HOST_TOKEN_RDATA","HOST_SLC1HOST_TOKEN_WDATA","HOST_SLC1_HOST_PF","HOST_SLCHOSTDATE","HOST_SLCHOSTID","HOST_SLCHOST_CHECK_SUM0","HOST_SLCHOST_CHECK_SUM1","HOST_SLCHOST_CONF","HOST_SLCHOST_CONF_W0","HOST_SLCHOST_CONF_W1","HOST_SLCHOST_CONF_W10","HOST_SLCHOST_CONF_W11","HOST_SLCHOST_CONF_W12","HOST_SLCHOST_CONF_W13","HOST_SLCHOST_CONF_W14","HOST_SLCHOST_CONF_W15","HOST_SLCHOST_CONF_W2","HOST_SLCHOST_CONF_W3","HOST_SLCHOST_CONF_W4","HOST_SLCHOST_CONF_W5","HOST_SLCHOST_CONF_W6","HOST_SLCHOST_CONF_W7","HOST_SLCHOST_CONF_W8","HOST_SLCHOST_CONF_W9","HOST_SLCHOST_FUNC2_0","HOST_SLCHOST_FUNC2_1","HOST_SLCHOST_FUNC2_2","HOST_SLCHOST_GPIO_IN0","HOST_SLCHOST_GPIO_IN1","HOST_SLCHOST_GPIO_STATUS0","HOST_SLCHOST_GPIO_STATUS1","HOST_SLCHOST_INF_ST","HOST_SLCHOST_PKT_LEN","HOST_SLCHOST_PKT_LEN0","HOST_SLCHOST_PKT_LEN1","HOST_SLCHOST_PKT_LEN2","HOST_SLCHOST_RDCLR0","HOST_SLCHOST_RDCLR1","HOST_SLCHOST_STATE_W0","HOST_SLCHOST_STATE_W1","HOST_SLCHOST_TOKEN_CON","HOST_SLCHOST_WIN_CMD","HOST_SLC_APBWIN_CONF","HOST_SLC_APBWIN_RDATA","HOST_SLC_APBWIN_WDATA","RegisterBlock","borrow","borrow_mut","from","host_slc0_host_pf","host_slc0_host_pf","host_slc0host_func1_int_ena","host_slc0host_func1_int_ena","host_slc0host_func2_int_ena","host_slc0host_func2_int_ena","host_slc0host_int_clr","host_slc0host_int_clr","host_slc0host_int_ena","host_slc0host_int_ena","host_slc0host_int_ena1","host_slc0host_int_ena1","host_slc0host_int_raw","host_slc0host_int_raw","host_slc0host_int_st","host_slc0host_int_st","host_slc0host_len_wd","host_slc0host_len_wd","host_slc0host_rx_infor","host_slc0host_rx_infor","host_slc0host_token_rdata","host_slc0host_token_rdata","host_slc0host_token_wdata","host_slc0host_token_wdata","host_slc1_host_pf","host_slc1_host_pf","host_slc1host_func1_int_ena","host_slc1host_func1_int_ena","host_slc1host_func2_int_ena","host_slc1host_func2_int_ena","host_slc1host_int_clr","host_slc1host_int_clr","host_slc1host_int_ena","host_slc1host_int_ena","host_slc1host_int_ena1","host_slc1host_int_ena1","host_slc1host_int_raw","host_slc1host_int_raw","host_slc1host_int_st","host_slc1host_int_st","host_slc1host_rx_infor","host_slc1host_rx_infor","host_slc1host_token_rdata","host_slc1host_token_rdata","host_slc1host_token_wdata","host_slc1host_token_wdata","host_slc_apbwin_conf","host_slc_apbwin_conf","host_slc_apbwin_rdata","host_slc_apbwin_rdata","host_slc_apbwin_wdata","host_slc_apbwin_wdata","host_slchost_check_sum0","host_slchost_check_sum0","host_slchost_check_sum1","host_slchost_check_sum1","host_slchost_conf","host_slchost_conf","host_slchost_conf_w0","host_slchost_conf_w0","host_slchost_conf_w1","host_slchost_conf_w1","host_slchost_conf_w10","host_slchost_conf_w10","host_slchost_conf_w11","host_slchost_conf_w11","host_slchost_conf_w12","host_slchost_conf_w12","host_slchost_conf_w13","host_slchost_conf_w13","host_slchost_conf_w14","host_slchost_conf_w14","host_slchost_conf_w15","host_slchost_conf_w15","host_slchost_conf_w2","host_slchost_conf_w2","host_slchost_conf_w3","host_slchost_conf_w3","host_slchost_conf_w4","host_slchost_conf_w4","host_slchost_conf_w5","host_slchost_conf_w5","host_slchost_conf_w6","host_slchost_conf_w6","host_slchost_conf_w7","host_slchost_conf_w7","host_slchost_conf_w8","host_slchost_conf_w8","host_slchost_conf_w9","host_slchost_conf_w9","host_slchost_func2_0","host_slchost_func2_0","host_slchost_func2_1","host_slchost_func2_1","host_slchost_func2_2","host_slchost_func2_2","host_slchost_gpio_in0","host_slchost_gpio_in0","host_slchost_gpio_in1","host_slchost_gpio_in1","host_slchost_gpio_status0","host_slchost_gpio_status0","host_slchost_gpio_status1","host_slchost_gpio_status1","host_slchost_inf_st","host_slchost_inf_st","host_slchost_pkt_len","host_slchost_pkt_len","host_slchost_pkt_len0","host_slchost_pkt_len0","host_slchost_pkt_len1","host_slchost_pkt_len1","host_slchost_pkt_len2","host_slchost_pkt_len2","host_slchost_rdclr0","host_slchost_rdclr0","host_slchost_rdclr1","host_slchost_rdclr1","host_slchost_state_w0","host_slchost_state_w0","host_slchost_state_w1","host_slchost_state_w1","host_slchost_token_con","host_slchost_token_con","host_slchost_win_cmd","host_slchost_win_cmd","host_slchostdate","host_slchostdate","host_slchostid","host_slchostid","into","try_from","try_into","type_id","HOST_SLC0_HOST_PF_SPEC","HOST_SLC0_PF_DATA_R","R","borrow","borrow_mut","from","host_slc0_pf_data","into","try_from","try_into","type_id","HOST_FN1_GPIO_SDIO_INT_ENA_R","HOST_FN1_GPIO_SDIO_INT_ENA_W","HOST_FN1_SLC0HOST_RX_EOF_INT_ENA_R","HOST_FN1_SLC0HOST_RX_EOF_INT_ENA_W","HOST_FN1_SLC0HOST_RX_SOF_INT_ENA_R","HOST_FN1_SLC0HOST_RX_SOF_INT_ENA_W","HOST_FN1_SLC0HOST_RX_START_INT_ENA_R","HOST_FN1_SLC0HOST_RX_START_INT_ENA_W","HOST_FN1_SLC0HOST_TX_START_INT_ENA_R","HOST_FN1_SLC0HOST_TX_START_INT_ENA_W","HOST_FN1_SLC0_EXT_BIT0_INT_ENA_R","HOST_FN1_SLC0_EXT_BIT0_INT_ENA_W","HOST_FN1_SLC0_EXT_BIT1_INT_ENA_R","HOST_FN1_SLC0_EXT_BIT1_INT_ENA_W","HOST_FN1_SLC0_EXT_BIT2_INT_ENA_R","HOST_FN1_SLC0_EXT_BIT2_INT_ENA_W","HOST_FN1_SLC0_EXT_BIT3_INT_ENA_R","HOST_FN1_SLC0_EXT_BIT3_INT_ENA_W","HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_R","HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_W","HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_R","HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_W","HOST_FN1_SLC0_RX_PF_VALID_INT_ENA_R","HOST_FN1_SLC0_RX_PF_VALID_INT_ENA_W","HOST_FN1_SLC0_RX_UDF_INT_ENA_R","HOST_FN1_SLC0_RX_UDF_INT_ENA_W","HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_R","HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_W","HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_R","HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_W","HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_R","HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_W","HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_R","HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_W","HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_R","HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_W","HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_R","HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_W","HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_R","HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_W","HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_R","HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_W","HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_R","HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_W","HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_R","HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_W","HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_R","HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_W","HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_R","HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_W","HOST_FN1_SLC0_TX_OVF_INT_ENA_R","HOST_FN1_SLC0_TX_OVF_INT_ENA_W","HOST_SLC0HOST_FUNC1_INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","from","host_fn1_gpio_sdio_int_ena","host_fn1_gpio_sdio_int_ena","host_fn1_slc0_ext_bit0_int_ena","host_fn1_slc0_ext_bit0_int_ena","host_fn1_slc0_ext_bit1_int_ena","host_fn1_slc0_ext_bit1_int_ena","host_fn1_slc0_ext_bit2_int_ena","host_fn1_slc0_ext_bit2_int_ena","host_fn1_slc0_ext_bit3_int_ena","host_fn1_slc0_ext_bit3_int_ena","host_fn1_slc0_host_rd_retry_int_ena","host_fn1_slc0_host_rd_retry_int_ena","host_fn1_slc0_rx_new_packet_int_ena","host_fn1_slc0_rx_new_packet_int_ena","host_fn1_slc0_rx_pf_valid_int_ena","host_fn1_slc0_rx_pf_valid_int_ena","host_fn1_slc0_rx_udf_int_ena","host_fn1_slc0_rx_udf_int_ena","host_fn1_slc0_tohost_bit0_int_ena","host_fn1_slc0_tohost_bit0_int_ena","host_fn1_slc0_tohost_bit1_int_ena","host_fn1_slc0_tohost_bit1_int_ena","host_fn1_slc0_tohost_bit2_int_ena","host_fn1_slc0_tohost_bit2_int_ena","host_fn1_slc0_tohost_bit3_int_ena","host_fn1_slc0_tohost_bit3_int_ena","host_fn1_slc0_tohost_bit4_int_ena","host_fn1_slc0_tohost_bit4_int_ena","host_fn1_slc0_tohost_bit5_int_ena","host_fn1_slc0_tohost_bit5_int_ena","host_fn1_slc0_tohost_bit6_int_ena","host_fn1_slc0_tohost_bit6_int_ena","host_fn1_slc0_tohost_bit7_int_ena","host_fn1_slc0_tohost_bit7_int_ena","host_fn1_slc0_token0_0to1_int_ena","host_fn1_slc0_token0_0to1_int_ena","host_fn1_slc0_token0_1to0_int_ena","host_fn1_slc0_token0_1to0_int_ena","host_fn1_slc0_token1_0to1_int_ena","host_fn1_slc0_token1_0to1_int_ena","host_fn1_slc0_token1_1to0_int_ena","host_fn1_slc0_token1_1to0_int_ena","host_fn1_slc0_tx_ovf_int_ena","host_fn1_slc0_tx_ovf_int_ena","host_fn1_slc0host_rx_eof_int_ena","host_fn1_slc0host_rx_eof_int_ena","host_fn1_slc0host_rx_sof_int_ena","host_fn1_slc0host_rx_sof_int_ena","host_fn1_slc0host_rx_start_int_ena","host_fn1_slc0host_rx_start_int_ena","host_fn1_slc0host_tx_start_int_ena","host_fn1_slc0host_tx_start_int_ena","into","try_from","try_into","type_id","HOST_FN2_GPIO_SDIO_INT_ENA_R","HOST_FN2_GPIO_SDIO_INT_ENA_W","HOST_FN2_SLC0HOST_RX_EOF_INT_ENA_R","HOST_FN2_SLC0HOST_RX_EOF_INT_ENA_W","HOST_FN2_SLC0HOST_RX_SOF_INT_ENA_R","HOST_FN2_SLC0HOST_RX_SOF_INT_ENA_W","HOST_FN2_SLC0HOST_RX_START_INT_ENA_R","HOST_FN2_SLC0HOST_RX_START_INT_ENA_W","HOST_FN2_SLC0HOST_TX_START_INT_ENA_R","HOST_FN2_SLC0HOST_TX_START_INT_ENA_W","HOST_FN2_SLC0_EXT_BIT0_INT_ENA_R","HOST_FN2_SLC0_EXT_BIT0_INT_ENA_W","HOST_FN2_SLC0_EXT_BIT1_INT_ENA_R","HOST_FN2_SLC0_EXT_BIT1_INT_ENA_W","HOST_FN2_SLC0_EXT_BIT2_INT_ENA_R","HOST_FN2_SLC0_EXT_BIT2_INT_ENA_W","HOST_FN2_SLC0_EXT_BIT3_INT_ENA_R","HOST_FN2_SLC0_EXT_BIT3_INT_ENA_W","HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_R","HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_W","HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_R","HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_W","HOST_FN2_SLC0_RX_PF_VALID_INT_ENA_R","HOST_FN2_SLC0_RX_PF_VALID_INT_ENA_W","HOST_FN2_SLC0_RX_UDF_INT_ENA_R","HOST_FN2_SLC0_RX_UDF_INT_ENA_W","HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_R","HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_W","HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_R","HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_W","HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_R","HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_W","HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_R","HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_W","HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_R","HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_W","HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_R","HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_W","HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_R","HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_W","HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_R","HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_W","HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_R","HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_W","HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_R","HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_W","HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_R","HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_W","HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_R","HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_W","HOST_FN2_SLC0_TX_OVF_INT_ENA_R","HOST_FN2_SLC0_TX_OVF_INT_ENA_W","HOST_SLC0HOST_FUNC2_INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","from","host_fn2_gpio_sdio_int_ena","host_fn2_gpio_sdio_int_ena","host_fn2_slc0_ext_bit0_int_ena","host_fn2_slc0_ext_bit0_int_ena","host_fn2_slc0_ext_bit1_int_ena","host_fn2_slc0_ext_bit1_int_ena","host_fn2_slc0_ext_bit2_int_ena","host_fn2_slc0_ext_bit2_int_ena","host_fn2_slc0_ext_bit3_int_ena","host_fn2_slc0_ext_bit3_int_ena","host_fn2_slc0_host_rd_retry_int_ena","host_fn2_slc0_host_rd_retry_int_ena","host_fn2_slc0_rx_new_packet_int_ena","host_fn2_slc0_rx_new_packet_int_ena","host_fn2_slc0_rx_pf_valid_int_ena","host_fn2_slc0_rx_pf_valid_int_ena","host_fn2_slc0_rx_udf_int_ena","host_fn2_slc0_rx_udf_int_ena","host_fn2_slc0_tohost_bit0_int_ena","host_fn2_slc0_tohost_bit0_int_ena","host_fn2_slc0_tohost_bit1_int_ena","host_fn2_slc0_tohost_bit1_int_ena","host_fn2_slc0_tohost_bit2_int_ena","host_fn2_slc0_tohost_bit2_int_ena","host_fn2_slc0_tohost_bit3_int_ena","host_fn2_slc0_tohost_bit3_int_ena","host_fn2_slc0_tohost_bit4_int_ena","host_fn2_slc0_tohost_bit4_int_ena","host_fn2_slc0_tohost_bit5_int_ena","host_fn2_slc0_tohost_bit5_int_ena","host_fn2_slc0_tohost_bit6_int_ena","host_fn2_slc0_tohost_bit6_int_ena","host_fn2_slc0_tohost_bit7_int_ena","host_fn2_slc0_tohost_bit7_int_ena","host_fn2_slc0_token0_0to1_int_ena","host_fn2_slc0_token0_0to1_int_ena","host_fn2_slc0_token0_1to0_int_ena","host_fn2_slc0_token0_1to0_int_ena","host_fn2_slc0_token1_0to1_int_ena","host_fn2_slc0_token1_0to1_int_ena","host_fn2_slc0_token1_1to0_int_ena","host_fn2_slc0_token1_1to0_int_ena","host_fn2_slc0_tx_ovf_int_ena","host_fn2_slc0_tx_ovf_int_ena","host_fn2_slc0host_rx_eof_int_ena","host_fn2_slc0host_rx_eof_int_ena","host_fn2_slc0host_rx_sof_int_ena","host_fn2_slc0host_rx_sof_int_ena","host_fn2_slc0host_rx_start_int_ena","host_fn2_slc0host_rx_start_int_ena","host_fn2_slc0host_tx_start_int_ena","host_fn2_slc0host_tx_start_int_ena","into","try_from","try_into","type_id","HOST_GPIO_SDIO_INT_CLR_W","HOST_SLC0HOST_INT_CLR_SPEC","HOST_SLC0HOST_RX_EOF_INT_CLR_W","HOST_SLC0HOST_RX_SOF_INT_CLR_W","HOST_SLC0HOST_RX_START_INT_CLR_W","HOST_SLC0HOST_TX_START_INT_CLR_W","HOST_SLC0_EXT_BIT0_INT_CLR_W","HOST_SLC0_EXT_BIT1_INT_CLR_W","HOST_SLC0_EXT_BIT2_INT_CLR_W","HOST_SLC0_EXT_BIT3_INT_CLR_W","HOST_SLC0_HOST_RD_RETRY_INT_CLR_W","HOST_SLC0_RX_NEW_PACKET_INT_CLR_W","HOST_SLC0_RX_PF_VALID_INT_CLR_W","HOST_SLC0_RX_UDF_INT_CLR_W","HOST_SLC0_TOHOST_BIT0_INT_CLR_W","HOST_SLC0_TOHOST_BIT1_INT_CLR_W","HOST_SLC0_TOHOST_BIT2_INT_CLR_W","HOST_SLC0_TOHOST_BIT3_INT_CLR_W","HOST_SLC0_TOHOST_BIT4_INT_CLR_W","HOST_SLC0_TOHOST_BIT5_INT_CLR_W","HOST_SLC0_TOHOST_BIT6_INT_CLR_W","HOST_SLC0_TOHOST_BIT7_INT_CLR_W","HOST_SLC0_TOKEN0_0TO1_INT_CLR_W","HOST_SLC0_TOKEN0_1TO0_INT_CLR_W","HOST_SLC0_TOKEN1_0TO1_INT_CLR_W","HOST_SLC0_TOKEN1_1TO0_INT_CLR_W","HOST_SLC0_TX_OVF_INT_CLR_W","W","bits","borrow","borrow_mut","from","host_gpio_sdio_int_clr","host_slc0_ext_bit0_int_clr","host_slc0_ext_bit1_int_clr","host_slc0_ext_bit2_int_clr","host_slc0_ext_bit3_int_clr","host_slc0_host_rd_retry_int_clr","host_slc0_rx_new_packet_int_clr","host_slc0_rx_pf_valid_int_clr","host_slc0_rx_udf_int_clr","host_slc0_tohost_bit0_int_clr","host_slc0_tohost_bit1_int_clr","host_slc0_tohost_bit2_int_clr","host_slc0_tohost_bit3_int_clr","host_slc0_tohost_bit4_int_clr","host_slc0_tohost_bit5_int_clr","host_slc0_tohost_bit6_int_clr","host_slc0_tohost_bit7_int_clr","host_slc0_token0_0to1_int_clr","host_slc0_token0_1to0_int_clr","host_slc0_token1_0to1_int_clr","host_slc0_token1_1to0_int_clr","host_slc0_tx_ovf_int_clr","host_slc0host_rx_eof_int_clr","host_slc0host_rx_sof_int_clr","host_slc0host_rx_start_int_clr","host_slc0host_tx_start_int_clr","into","try_from","try_into","type_id","HOST_GPIO_SDIO_INT_ENA_R","HOST_GPIO_SDIO_INT_ENA_W","HOST_SLC0HOST_INT_ENA_SPEC","HOST_SLC0HOST_RX_EOF_INT_ENA_R","HOST_SLC0HOST_RX_EOF_INT_ENA_W","HOST_SLC0HOST_RX_SOF_INT_ENA_R","HOST_SLC0HOST_RX_SOF_INT_ENA_W","HOST_SLC0HOST_RX_START_INT_ENA_R","HOST_SLC0HOST_RX_START_INT_ENA_W","HOST_SLC0HOST_TX_START_INT_ENA_R","HOST_SLC0HOST_TX_START_INT_ENA_W","HOST_SLC0_EXT_BIT0_INT_ENA_R","HOST_SLC0_EXT_BIT0_INT_ENA_W","HOST_SLC0_EXT_BIT1_INT_ENA_R","HOST_SLC0_EXT_BIT1_INT_ENA_W","HOST_SLC0_EXT_BIT2_INT_ENA_R","HOST_SLC0_EXT_BIT2_INT_ENA_W","HOST_SLC0_EXT_BIT3_INT_ENA_R","HOST_SLC0_EXT_BIT3_INT_ENA_W","HOST_SLC0_HOST_RD_RETRY_INT_ENA_R","HOST_SLC0_HOST_RD_RETRY_INT_ENA_W","HOST_SLC0_RX_NEW_PACKET_INT_ENA_R","HOST_SLC0_RX_NEW_PACKET_INT_ENA_W","HOST_SLC0_RX_PF_VALID_INT_ENA_R","HOST_SLC0_RX_PF_VALID_INT_ENA_W","HOST_SLC0_RX_UDF_INT_ENA_R","HOST_SLC0_RX_UDF_INT_ENA_W","HOST_SLC0_TOHOST_BIT0_INT_ENA_R","HOST_SLC0_TOHOST_BIT0_INT_ENA_W","HOST_SLC0_TOHOST_BIT1_INT_ENA_R","HOST_SLC0_TOHOST_BIT1_INT_ENA_W","HOST_SLC0_TOHOST_BIT2_INT_ENA_R","HOST_SLC0_TOHOST_BIT2_INT_ENA_W","HOST_SLC0_TOHOST_BIT3_INT_ENA_R","HOST_SLC0_TOHOST_BIT3_INT_ENA_W","HOST_SLC0_TOHOST_BIT4_INT_ENA_R","HOST_SLC0_TOHOST_BIT4_INT_ENA_W","HOST_SLC0_TOHOST_BIT5_INT_ENA_R","HOST_SLC0_TOHOST_BIT5_INT_ENA_W","HOST_SLC0_TOHOST_BIT6_INT_ENA_R","HOST_SLC0_TOHOST_BIT6_INT_ENA_W","HOST_SLC0_TOHOST_BIT7_INT_ENA_R","HOST_SLC0_TOHOST_BIT7_INT_ENA_W","HOST_SLC0_TOKEN0_0TO1_INT_ENA_R","HOST_SLC0_TOKEN0_0TO1_INT_ENA_W","HOST_SLC0_TOKEN0_1TO0_INT_ENA_R","HOST_SLC0_TOKEN0_1TO0_INT_ENA_W","HOST_SLC0_TOKEN1_0TO1_INT_ENA_R","HOST_SLC0_TOKEN1_0TO1_INT_ENA_W","HOST_SLC0_TOKEN1_1TO0_INT_ENA_R","HOST_SLC0_TOKEN1_1TO0_INT_ENA_W","HOST_SLC0_TX_OVF_INT_ENA_R","HOST_SLC0_TX_OVF_INT_ENA_W","R","W","bits","borrow","borrow_mut","from","host_gpio_sdio_int_ena","host_gpio_sdio_int_ena","host_slc0_ext_bit0_int_ena","host_slc0_ext_bit0_int_ena","host_slc0_ext_bit1_int_ena","host_slc0_ext_bit1_int_ena","host_slc0_ext_bit2_int_ena","host_slc0_ext_bit2_int_ena","host_slc0_ext_bit3_int_ena","host_slc0_ext_bit3_int_ena","host_slc0_host_rd_retry_int_ena","host_slc0_host_rd_retry_int_ena","host_slc0_rx_new_packet_int_ena","host_slc0_rx_new_packet_int_ena","host_slc0_rx_pf_valid_int_ena","host_slc0_rx_pf_valid_int_ena","host_slc0_rx_udf_int_ena","host_slc0_rx_udf_int_ena","host_slc0_tohost_bit0_int_ena","host_slc0_tohost_bit0_int_ena","host_slc0_tohost_bit1_int_ena","host_slc0_tohost_bit1_int_ena","host_slc0_tohost_bit2_int_ena","host_slc0_tohost_bit2_int_ena","host_slc0_tohost_bit3_int_ena","host_slc0_tohost_bit3_int_ena","host_slc0_tohost_bit4_int_ena","host_slc0_tohost_bit4_int_ena","host_slc0_tohost_bit5_int_ena","host_slc0_tohost_bit5_int_ena","host_slc0_tohost_bit6_int_ena","host_slc0_tohost_bit6_int_ena","host_slc0_tohost_bit7_int_ena","host_slc0_tohost_bit7_int_ena","host_slc0_token0_0to1_int_ena","host_slc0_token0_0to1_int_ena","host_slc0_token0_1to0_int_ena","host_slc0_token0_1to0_int_ena","host_slc0_token1_0to1_int_ena","host_slc0_token1_0to1_int_ena","host_slc0_token1_1to0_int_ena","host_slc0_token1_1to0_int_ena","host_slc0_tx_ovf_int_ena","host_slc0_tx_ovf_int_ena","host_slc0host_rx_eof_int_ena","host_slc0host_rx_eof_int_ena","host_slc0host_rx_sof_int_ena","host_slc0host_rx_sof_int_ena","host_slc0host_rx_start_int_ena","host_slc0host_rx_start_int_ena","host_slc0host_tx_start_int_ena","host_slc0host_tx_start_int_ena","into","try_from","try_into","type_id","HOST_GPIO_SDIO_INT_ENA1_R","HOST_GPIO_SDIO_INT_ENA1_W","HOST_SLC0HOST_INT_ENA1_SPEC","HOST_SLC0HOST_RX_EOF_INT_ENA1_R","HOST_SLC0HOST_RX_EOF_INT_ENA1_W","HOST_SLC0HOST_RX_SOF_INT_ENA1_R","HOST_SLC0HOST_RX_SOF_INT_ENA1_W","HOST_SLC0HOST_RX_START_INT_ENA1_R","HOST_SLC0HOST_RX_START_INT_ENA1_W","HOST_SLC0HOST_TX_START_INT_ENA1_R","HOST_SLC0HOST_TX_START_INT_ENA1_W","HOST_SLC0_EXT_BIT0_INT_ENA1_R","HOST_SLC0_EXT_BIT0_INT_ENA1_W","HOST_SLC0_EXT_BIT1_INT_ENA1_R","HOST_SLC0_EXT_BIT1_INT_ENA1_W","HOST_SLC0_EXT_BIT2_INT_ENA1_R","HOST_SLC0_EXT_BIT2_INT_ENA1_W","HOST_SLC0_EXT_BIT3_INT_ENA1_R","HOST_SLC0_EXT_BIT3_INT_ENA1_W","HOST_SLC0_HOST_RD_RETRY_INT_ENA1_R","HOST_SLC0_HOST_RD_RETRY_INT_ENA1_W","HOST_SLC0_RX_NEW_PACKET_INT_ENA1_R","HOST_SLC0_RX_NEW_PACKET_INT_ENA1_W","HOST_SLC0_RX_PF_VALID_INT_ENA1_R","HOST_SLC0_RX_PF_VALID_INT_ENA1_W","HOST_SLC0_RX_UDF_INT_ENA1_R","HOST_SLC0_RX_UDF_INT_ENA1_W","HOST_SLC0_TOHOST_BIT0_INT_ENA1_R","HOST_SLC0_TOHOST_BIT0_INT_ENA1_W","HOST_SLC0_TOHOST_BIT1_INT_ENA1_R","HOST_SLC0_TOHOST_BIT1_INT_ENA1_W","HOST_SLC0_TOHOST_BIT2_INT_ENA1_R","HOST_SLC0_TOHOST_BIT2_INT_ENA1_W","HOST_SLC0_TOHOST_BIT3_INT_ENA1_R","HOST_SLC0_TOHOST_BIT3_INT_ENA1_W","HOST_SLC0_TOHOST_BIT4_INT_ENA1_R","HOST_SLC0_TOHOST_BIT4_INT_ENA1_W","HOST_SLC0_TOHOST_BIT5_INT_ENA1_R","HOST_SLC0_TOHOST_BIT5_INT_ENA1_W","HOST_SLC0_TOHOST_BIT6_INT_ENA1_R","HOST_SLC0_TOHOST_BIT6_INT_ENA1_W","HOST_SLC0_TOHOST_BIT7_INT_ENA1_R","HOST_SLC0_TOHOST_BIT7_INT_ENA1_W","HOST_SLC0_TOKEN0_0TO1_INT_ENA1_R","HOST_SLC0_TOKEN0_0TO1_INT_ENA1_W","HOST_SLC0_TOKEN0_1TO0_INT_ENA1_R","HOST_SLC0_TOKEN0_1TO0_INT_ENA1_W","HOST_SLC0_TOKEN1_0TO1_INT_ENA1_R","HOST_SLC0_TOKEN1_0TO1_INT_ENA1_W","HOST_SLC0_TOKEN1_1TO0_INT_ENA1_R","HOST_SLC0_TOKEN1_1TO0_INT_ENA1_W","HOST_SLC0_TX_OVF_INT_ENA1_R","HOST_SLC0_TX_OVF_INT_ENA1_W","R","W","bits","borrow","borrow_mut","from","host_gpio_sdio_int_ena1","host_gpio_sdio_int_ena1","host_slc0_ext_bit0_int_ena1","host_slc0_ext_bit0_int_ena1","host_slc0_ext_bit1_int_ena1","host_slc0_ext_bit1_int_ena1","host_slc0_ext_bit2_int_ena1","host_slc0_ext_bit2_int_ena1","host_slc0_ext_bit3_int_ena1","host_slc0_ext_bit3_int_ena1","host_slc0_host_rd_retry_int_ena1","host_slc0_host_rd_retry_int_ena1","host_slc0_rx_new_packet_int_ena1","host_slc0_rx_new_packet_int_ena1","host_slc0_rx_pf_valid_int_ena1","host_slc0_rx_pf_valid_int_ena1","host_slc0_rx_udf_int_ena1","host_slc0_rx_udf_int_ena1","host_slc0_tohost_bit0_int_ena1","host_slc0_tohost_bit0_int_ena1","host_slc0_tohost_bit1_int_ena1","host_slc0_tohost_bit1_int_ena1","host_slc0_tohost_bit2_int_ena1","host_slc0_tohost_bit2_int_ena1","host_slc0_tohost_bit3_int_ena1","host_slc0_tohost_bit3_int_ena1","host_slc0_tohost_bit4_int_ena1","host_slc0_tohost_bit4_int_ena1","host_slc0_tohost_bit5_int_ena1","host_slc0_tohost_bit5_int_ena1","host_slc0_tohost_bit6_int_ena1","host_slc0_tohost_bit6_int_ena1","host_slc0_tohost_bit7_int_ena1","host_slc0_tohost_bit7_int_ena1","host_slc0_token0_0to1_int_ena1","host_slc0_token0_0to1_int_ena1","host_slc0_token0_1to0_int_ena1","host_slc0_token0_1to0_int_ena1","host_slc0_token1_0to1_int_ena1","host_slc0_token1_0to1_int_ena1","host_slc0_token1_1to0_int_ena1","host_slc0_token1_1to0_int_ena1","host_slc0_tx_ovf_int_ena1","host_slc0_tx_ovf_int_ena1","host_slc0host_rx_eof_int_ena1","host_slc0host_rx_eof_int_ena1","host_slc0host_rx_sof_int_ena1","host_slc0host_rx_sof_int_ena1","host_slc0host_rx_start_int_ena1","host_slc0host_rx_start_int_ena1","host_slc0host_tx_start_int_ena1","host_slc0host_tx_start_int_ena1","into","try_from","try_into","type_id","HOST_GPIO_SDIO_INT_RAW_R","HOST_SLC0HOST_INT_RAW_SPEC","HOST_SLC0HOST_RX_EOF_INT_RAW_R","HOST_SLC0HOST_RX_SOF_INT_RAW_R","HOST_SLC0HOST_RX_START_INT_RAW_R","HOST_SLC0HOST_TX_START_INT_RAW_R","HOST_SLC0_EXT_BIT0_INT_RAW_R","HOST_SLC0_EXT_BIT1_INT_RAW_R","HOST_SLC0_EXT_BIT2_INT_RAW_R","HOST_SLC0_EXT_BIT3_INT_RAW_R","HOST_SLC0_HOST_RD_RETRY_INT_RAW_R","HOST_SLC0_RX_NEW_PACKET_INT_RAW_R","HOST_SLC0_RX_PF_VALID_INT_RAW_R","HOST_SLC0_RX_UDF_INT_RAW_R","HOST_SLC0_TOHOST_BIT0_INT_RAW_R","HOST_SLC0_TOHOST_BIT1_INT_RAW_R","HOST_SLC0_TOHOST_BIT2_INT_RAW_R","HOST_SLC0_TOHOST_BIT3_INT_RAW_R","HOST_SLC0_TOHOST_BIT4_INT_RAW_R","HOST_SLC0_TOHOST_BIT5_INT_RAW_R","HOST_SLC0_TOHOST_BIT6_INT_RAW_R","HOST_SLC0_TOHOST_BIT7_INT_RAW_R","HOST_SLC0_TOKEN0_0TO1_INT_RAW_R","HOST_SLC0_TOKEN0_1TO0_INT_RAW_R","HOST_SLC0_TOKEN1_0TO1_INT_RAW_R","HOST_SLC0_TOKEN1_1TO0_INT_RAW_R","HOST_SLC0_TX_OVF_INT_RAW_R","R","borrow","borrow_mut","from","host_gpio_sdio_int_raw","host_slc0_ext_bit0_int_raw","host_slc0_ext_bit1_int_raw","host_slc0_ext_bit2_int_raw","host_slc0_ext_bit3_int_raw","host_slc0_host_rd_retry_int_raw","host_slc0_rx_new_packet_int_raw","host_slc0_rx_pf_valid_int_raw","host_slc0_rx_udf_int_raw","host_slc0_tohost_bit0_int_raw","host_slc0_tohost_bit1_int_raw","host_slc0_tohost_bit2_int_raw","host_slc0_tohost_bit3_int_raw","host_slc0_tohost_bit4_int_raw","host_slc0_tohost_bit5_int_raw","host_slc0_tohost_bit6_int_raw","host_slc0_tohost_bit7_int_raw","host_slc0_token0_0to1_int_raw","host_slc0_token0_1to0_int_raw","host_slc0_token1_0to1_int_raw","host_slc0_token1_1to0_int_raw","host_slc0_tx_ovf_int_raw","host_slc0host_rx_eof_int_raw","host_slc0host_rx_sof_int_raw","host_slc0host_rx_start_int_raw","host_slc0host_tx_start_int_raw","into","try_from","try_into","type_id","HOST_GPIO_SDIO_INT_ST_R","HOST_SLC0HOST_INT_ST_SPEC","HOST_SLC0HOST_RX_EOF_INT_ST_R","HOST_SLC0HOST_RX_SOF_INT_ST_R","HOST_SLC0HOST_RX_START_INT_ST_R","HOST_SLC0HOST_TX_START_INT_ST_R","HOST_SLC0_EXT_BIT0_INT_ST_R","HOST_SLC0_EXT_BIT1_INT_ST_R","HOST_SLC0_EXT_BIT2_INT_ST_R","HOST_SLC0_EXT_BIT3_INT_ST_R","HOST_SLC0_HOST_RD_RETRY_INT_ST_R","HOST_SLC0_RX_NEW_PACKET_INT_ST_R","HOST_SLC0_RX_PF_VALID_INT_ST_R","HOST_SLC0_RX_UDF_INT_ST_R","HOST_SLC0_TOHOST_BIT0_INT_ST_R","HOST_SLC0_TOHOST_BIT1_INT_ST_R","HOST_SLC0_TOHOST_BIT2_INT_ST_R","HOST_SLC0_TOHOST_BIT3_INT_ST_R","HOST_SLC0_TOHOST_BIT4_INT_ST_R","HOST_SLC0_TOHOST_BIT5_INT_ST_R","HOST_SLC0_TOHOST_BIT6_INT_ST_R","HOST_SLC0_TOHOST_BIT7_INT_ST_R","HOST_SLC0_TOKEN0_0TO1_INT_ST_R","HOST_SLC0_TOKEN0_1TO0_INT_ST_R","HOST_SLC0_TOKEN1_0TO1_INT_ST_R","HOST_SLC0_TOKEN1_1TO0_INT_ST_R","HOST_SLC0_TX_OVF_INT_ST_R","R","borrow","borrow_mut","from","host_gpio_sdio_int_st","host_slc0_ext_bit0_int_st","host_slc0_ext_bit1_int_st","host_slc0_ext_bit2_int_st","host_slc0_ext_bit3_int_st","host_slc0_host_rd_retry_int_st","host_slc0_rx_new_packet_int_st","host_slc0_rx_pf_valid_int_st","host_slc0_rx_udf_int_st","host_slc0_tohost_bit0_int_st","host_slc0_tohost_bit1_int_st","host_slc0_tohost_bit2_int_st","host_slc0_tohost_bit3_int_st","host_slc0_tohost_bit4_int_st","host_slc0_tohost_bit5_int_st","host_slc0_tohost_bit6_int_st","host_slc0_tohost_bit7_int_st","host_slc0_token0_0to1_int_st","host_slc0_token0_1to0_int_st","host_slc0_token1_0to1_int_st","host_slc0_token1_1to0_int_st","host_slc0_tx_ovf_int_st","host_slc0host_rx_eof_int_st","host_slc0host_rx_sof_int_st","host_slc0host_rx_start_int_st","host_slc0host_tx_start_int_st","into","try_from","try_into","type_id","HOST_SLC0HOST_LEN_WD_R","HOST_SLC0HOST_LEN_WD_SPEC","HOST_SLC0HOST_LEN_WD_W","R","W","bits","borrow","borrow_mut","from","host_slc0host_len_wd","host_slc0host_len_wd","into","try_from","try_into","type_id","HOST_SLC0HOST_RX_INFOR_R","HOST_SLC0HOST_RX_INFOR_SPEC","HOST_SLC0HOST_RX_INFOR_W","R","W","bits","borrow","borrow_mut","from","host_slc0host_rx_infor","host_slc0host_rx_infor","into","try_from","try_into","type_id","HOST_HOSTSLC0_TOKEN1_R","HOST_SLC0HOST_TOKEN_RDATA_SPEC","HOST_SLC0_RX_PF_EOF_R","HOST_SLC0_RX_PF_VALID_R","HOST_SLC0_TOKEN0_R","R","borrow","borrow_mut","from","host_hostslc0_token1","host_slc0_rx_pf_eof","host_slc0_rx_pf_valid","host_slc0_token0","into","try_from","try_into","type_id","HOST_SLC0HOST_TOKEN0_WD_R","HOST_SLC0HOST_TOKEN0_WD_W","HOST_SLC0HOST_TOKEN1_WD_R","HOST_SLC0HOST_TOKEN1_WD_W","HOST_SLC0HOST_TOKEN_WDATA_SPEC","R","W","bits","borrow","borrow_mut","from","host_slc0host_token0_wd","host_slc0host_token0_wd","host_slc0host_token1_wd","host_slc0host_token1_wd","into","try_from","try_into","type_id","HOST_SLC1_HOST_PF_SPEC","HOST_SLC1_PF_DATA_R","R","borrow","borrow_mut","from","host_slc1_pf_data","into","try_from","try_into","type_id","HOST_FN1_SLC1HOST_RX_EOF_INT_ENA_R","HOST_FN1_SLC1HOST_RX_EOF_INT_ENA_W","HOST_FN1_SLC1HOST_RX_SOF_INT_ENA_R","HOST_FN1_SLC1HOST_RX_SOF_INT_ENA_W","HOST_FN1_SLC1HOST_RX_START_INT_ENA_R","HOST_FN1_SLC1HOST_RX_START_INT_ENA_W","HOST_FN1_SLC1HOST_TX_START_INT_ENA_R","HOST_FN1_SLC1HOST_TX_START_INT_ENA_W","HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_W","HOST_FN1_SLC1_EXT_BIT0_INT_ENA_R","HOST_FN1_SLC1_EXT_BIT0_INT_ENA_W","HOST_FN1_SLC1_EXT_BIT1_INT_ENA_R","HOST_FN1_SLC1_EXT_BIT1_INT_ENA_W","HOST_FN1_SLC1_EXT_BIT2_INT_ENA_R","HOST_FN1_SLC1_EXT_BIT2_INT_ENA_W","HOST_FN1_SLC1_EXT_BIT3_INT_ENA_R","HOST_FN1_SLC1_EXT_BIT3_INT_ENA_W","HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_R","HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_W","HOST_FN1_SLC1_RX_PF_VALID_INT_ENA_R","HOST_FN1_SLC1_RX_PF_VALID_INT_ENA_W","HOST_FN1_SLC1_RX_UDF_INT_ENA_R","HOST_FN1_SLC1_RX_UDF_INT_ENA_W","HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_R","HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_W","HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_R","HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_W","HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_R","HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_W","HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_R","HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_W","HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_R","HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_W","HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_R","HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_W","HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_R","HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_W","HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_R","HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_W","HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_R","HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_W","HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_R","HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_W","HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_R","HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_W","HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_R","HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_W","HOST_FN1_SLC1_TX_OVF_INT_ENA_R","HOST_FN1_SLC1_TX_OVF_INT_ENA_W","HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_W","HOST_SLC1HOST_FUNC1_INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","from","host_fn1_slc1_bt_rx_new_packet_int_ena","host_fn1_slc1_bt_rx_new_packet_int_ena","host_fn1_slc1_ext_bit0_int_ena","host_fn1_slc1_ext_bit0_int_ena","host_fn1_slc1_ext_bit1_int_ena","host_fn1_slc1_ext_bit1_int_ena","host_fn1_slc1_ext_bit2_int_ena","host_fn1_slc1_ext_bit2_int_ena","host_fn1_slc1_ext_bit3_int_ena","host_fn1_slc1_ext_bit3_int_ena","host_fn1_slc1_host_rd_retry_int_ena","host_fn1_slc1_host_rd_retry_int_ena","host_fn1_slc1_rx_pf_valid_int_ena","host_fn1_slc1_rx_pf_valid_int_ena","host_fn1_slc1_rx_udf_int_ena","host_fn1_slc1_rx_udf_int_ena","host_fn1_slc1_tohost_bit0_int_ena","host_fn1_slc1_tohost_bit0_int_ena","host_fn1_slc1_tohost_bit1_int_ena","host_fn1_slc1_tohost_bit1_int_ena","host_fn1_slc1_tohost_bit2_int_ena","host_fn1_slc1_tohost_bit2_int_ena","host_fn1_slc1_tohost_bit3_int_ena","host_fn1_slc1_tohost_bit3_int_ena","host_fn1_slc1_tohost_bit4_int_ena","host_fn1_slc1_tohost_bit4_int_ena","host_fn1_slc1_tohost_bit5_int_ena","host_fn1_slc1_tohost_bit5_int_ena","host_fn1_slc1_tohost_bit6_int_ena","host_fn1_slc1_tohost_bit6_int_ena","host_fn1_slc1_tohost_bit7_int_ena","host_fn1_slc1_tohost_bit7_int_ena","host_fn1_slc1_token0_0to1_int_ena","host_fn1_slc1_token0_0to1_int_ena","host_fn1_slc1_token0_1to0_int_ena","host_fn1_slc1_token0_1to0_int_ena","host_fn1_slc1_token1_0to1_int_ena","host_fn1_slc1_token1_0to1_int_ena","host_fn1_slc1_token1_1to0_int_ena","host_fn1_slc1_token1_1to0_int_ena","host_fn1_slc1_tx_ovf_int_ena","host_fn1_slc1_tx_ovf_int_ena","host_fn1_slc1_wifi_rx_new_packet_int_ena","host_fn1_slc1_wifi_rx_new_packet_int_ena","host_fn1_slc1host_rx_eof_int_ena","host_fn1_slc1host_rx_eof_int_ena","host_fn1_slc1host_rx_sof_int_ena","host_fn1_slc1host_rx_sof_int_ena","host_fn1_slc1host_rx_start_int_ena","host_fn1_slc1host_rx_start_int_ena","host_fn1_slc1host_tx_start_int_ena","host_fn1_slc1host_tx_start_int_ena","into","try_from","try_into","type_id","HOST_FN2_SLC1HOST_RX_EOF_INT_ENA_R","HOST_FN2_SLC1HOST_RX_EOF_INT_ENA_W","HOST_FN2_SLC1HOST_RX_SOF_INT_ENA_R","HOST_FN2_SLC1HOST_RX_SOF_INT_ENA_W","HOST_FN2_SLC1HOST_RX_START_INT_ENA_R","HOST_FN2_SLC1HOST_RX_START_INT_ENA_W","HOST_FN2_SLC1HOST_TX_START_INT_ENA_R","HOST_FN2_SLC1HOST_TX_START_INT_ENA_W","HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_W","HOST_FN2_SLC1_EXT_BIT0_INT_ENA_R","HOST_FN2_SLC1_EXT_BIT0_INT_ENA_W","HOST_FN2_SLC1_EXT_BIT1_INT_ENA_R","HOST_FN2_SLC1_EXT_BIT1_INT_ENA_W","HOST_FN2_SLC1_EXT_BIT2_INT_ENA_R","HOST_FN2_SLC1_EXT_BIT2_INT_ENA_W","HOST_FN2_SLC1_EXT_BIT3_INT_ENA_R","HOST_FN2_SLC1_EXT_BIT3_INT_ENA_W","HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_R","HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_W","HOST_FN2_SLC1_RX_PF_VALID_INT_ENA_R","HOST_FN2_SLC1_RX_PF_VALID_INT_ENA_W","HOST_FN2_SLC1_RX_UDF_INT_ENA_R","HOST_FN2_SLC1_RX_UDF_INT_ENA_W","HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_R","HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_W","HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_R","HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_W","HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_R","HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_W","HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_R","HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_W","HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_R","HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_W","HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_R","HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_W","HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_R","HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_W","HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_R","HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_W","HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_R","HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_W","HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_R","HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_W","HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_R","HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_W","HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_R","HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_W","HOST_FN2_SLC1_TX_OVF_INT_ENA_R","HOST_FN2_SLC1_TX_OVF_INT_ENA_W","HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_W","HOST_SLC1HOST_FUNC2_INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","from","host_fn2_slc1_bt_rx_new_packet_int_ena","host_fn2_slc1_bt_rx_new_packet_int_ena","host_fn2_slc1_ext_bit0_int_ena","host_fn2_slc1_ext_bit0_int_ena","host_fn2_slc1_ext_bit1_int_ena","host_fn2_slc1_ext_bit1_int_ena","host_fn2_slc1_ext_bit2_int_ena","host_fn2_slc1_ext_bit2_int_ena","host_fn2_slc1_ext_bit3_int_ena","host_fn2_slc1_ext_bit3_int_ena","host_fn2_slc1_host_rd_retry_int_ena","host_fn2_slc1_host_rd_retry_int_ena","host_fn2_slc1_rx_pf_valid_int_ena","host_fn2_slc1_rx_pf_valid_int_ena","host_fn2_slc1_rx_udf_int_ena","host_fn2_slc1_rx_udf_int_ena","host_fn2_slc1_tohost_bit0_int_ena","host_fn2_slc1_tohost_bit0_int_ena","host_fn2_slc1_tohost_bit1_int_ena","host_fn2_slc1_tohost_bit1_int_ena","host_fn2_slc1_tohost_bit2_int_ena","host_fn2_slc1_tohost_bit2_int_ena","host_fn2_slc1_tohost_bit3_int_ena","host_fn2_slc1_tohost_bit3_int_ena","host_fn2_slc1_tohost_bit4_int_ena","host_fn2_slc1_tohost_bit4_int_ena","host_fn2_slc1_tohost_bit5_int_ena","host_fn2_slc1_tohost_bit5_int_ena","host_fn2_slc1_tohost_bit6_int_ena","host_fn2_slc1_tohost_bit6_int_ena","host_fn2_slc1_tohost_bit7_int_ena","host_fn2_slc1_tohost_bit7_int_ena","host_fn2_slc1_token0_0to1_int_ena","host_fn2_slc1_token0_0to1_int_ena","host_fn2_slc1_token0_1to0_int_ena","host_fn2_slc1_token0_1to0_int_ena","host_fn2_slc1_token1_0to1_int_ena","host_fn2_slc1_token1_0to1_int_ena","host_fn2_slc1_token1_1to0_int_ena","host_fn2_slc1_token1_1to0_int_ena","host_fn2_slc1_tx_ovf_int_ena","host_fn2_slc1_tx_ovf_int_ena","host_fn2_slc1_wifi_rx_new_packet_int_ena","host_fn2_slc1_wifi_rx_new_packet_int_ena","host_fn2_slc1host_rx_eof_int_ena","host_fn2_slc1host_rx_eof_int_ena","host_fn2_slc1host_rx_sof_int_ena","host_fn2_slc1host_rx_sof_int_ena","host_fn2_slc1host_rx_start_int_ena","host_fn2_slc1host_rx_start_int_ena","host_fn2_slc1host_tx_start_int_ena","host_fn2_slc1host_tx_start_int_ena","into","try_from","try_into","type_id","HOST_SLC1HOST_INT_CLR_SPEC","HOST_SLC1HOST_RX_EOF_INT_CLR_W","HOST_SLC1HOST_RX_SOF_INT_CLR_W","HOST_SLC1HOST_RX_START_INT_CLR_W","HOST_SLC1HOST_TX_START_INT_CLR_W","HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR_W","HOST_SLC1_EXT_BIT0_INT_CLR_W","HOST_SLC1_EXT_BIT1_INT_CLR_W","HOST_SLC1_EXT_BIT2_INT_CLR_W","HOST_SLC1_EXT_BIT3_INT_CLR_W","HOST_SLC1_HOST_RD_RETRY_INT_CLR_W","HOST_SLC1_RX_PF_VALID_INT_CLR_W","HOST_SLC1_RX_UDF_INT_CLR_W","HOST_SLC1_TOHOST_BIT0_INT_CLR_W","HOST_SLC1_TOHOST_BIT1_INT_CLR_W","HOST_SLC1_TOHOST_BIT2_INT_CLR_W","HOST_SLC1_TOHOST_BIT3_INT_CLR_W","HOST_SLC1_TOHOST_BIT4_INT_CLR_W","HOST_SLC1_TOHOST_BIT5_INT_CLR_W","HOST_SLC1_TOHOST_BIT6_INT_CLR_W","HOST_SLC1_TOHOST_BIT7_INT_CLR_W","HOST_SLC1_TOKEN0_0TO1_INT_CLR_W","HOST_SLC1_TOKEN0_1TO0_INT_CLR_W","HOST_SLC1_TOKEN1_0TO1_INT_CLR_W","HOST_SLC1_TOKEN1_1TO0_INT_CLR_W","HOST_SLC1_TX_OVF_INT_CLR_W","HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR_W","W","bits","borrow","borrow_mut","from","host_slc1_bt_rx_new_packet_int_clr","host_slc1_ext_bit0_int_clr","host_slc1_ext_bit1_int_clr","host_slc1_ext_bit2_int_clr","host_slc1_ext_bit3_int_clr","host_slc1_host_rd_retry_int_clr","host_slc1_rx_pf_valid_int_clr","host_slc1_rx_udf_int_clr","host_slc1_tohost_bit0_int_clr","host_slc1_tohost_bit1_int_clr","host_slc1_tohost_bit2_int_clr","host_slc1_tohost_bit3_int_clr","host_slc1_tohost_bit4_int_clr","host_slc1_tohost_bit5_int_clr","host_slc1_tohost_bit6_int_clr","host_slc1_tohost_bit7_int_clr","host_slc1_token0_0to1_int_clr","host_slc1_token0_1to0_int_clr","host_slc1_token1_0to1_int_clr","host_slc1_token1_1to0_int_clr","host_slc1_tx_ovf_int_clr","host_slc1_wifi_rx_new_packet_int_clr","host_slc1host_rx_eof_int_clr","host_slc1host_rx_sof_int_clr","host_slc1host_rx_start_int_clr","host_slc1host_tx_start_int_clr","into","try_from","try_into","type_id","HOST_SLC1HOST_INT_ENA_SPEC","HOST_SLC1HOST_RX_EOF_INT_ENA_R","HOST_SLC1HOST_RX_EOF_INT_ENA_W","HOST_SLC1HOST_RX_SOF_INT_ENA_R","HOST_SLC1HOST_RX_SOF_INT_ENA_W","HOST_SLC1HOST_RX_START_INT_ENA_R","HOST_SLC1HOST_RX_START_INT_ENA_W","HOST_SLC1HOST_TX_START_INT_ENA_R","HOST_SLC1HOST_TX_START_INT_ENA_W","HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_W","HOST_SLC1_EXT_BIT0_INT_ENA_R","HOST_SLC1_EXT_BIT0_INT_ENA_W","HOST_SLC1_EXT_BIT1_INT_ENA_R","HOST_SLC1_EXT_BIT1_INT_ENA_W","HOST_SLC1_EXT_BIT2_INT_ENA_R","HOST_SLC1_EXT_BIT2_INT_ENA_W","HOST_SLC1_EXT_BIT3_INT_ENA_R","HOST_SLC1_EXT_BIT3_INT_ENA_W","HOST_SLC1_HOST_RD_RETRY_INT_ENA_R","HOST_SLC1_HOST_RD_RETRY_INT_ENA_W","HOST_SLC1_RX_PF_VALID_INT_ENA_R","HOST_SLC1_RX_PF_VALID_INT_ENA_W","HOST_SLC1_RX_UDF_INT_ENA_R","HOST_SLC1_RX_UDF_INT_ENA_W","HOST_SLC1_TOHOST_BIT0_INT_ENA_R","HOST_SLC1_TOHOST_BIT0_INT_ENA_W","HOST_SLC1_TOHOST_BIT1_INT_ENA_R","HOST_SLC1_TOHOST_BIT1_INT_ENA_W","HOST_SLC1_TOHOST_BIT2_INT_ENA_R","HOST_SLC1_TOHOST_BIT2_INT_ENA_W","HOST_SLC1_TOHOST_BIT3_INT_ENA_R","HOST_SLC1_TOHOST_BIT3_INT_ENA_W","HOST_SLC1_TOHOST_BIT4_INT_ENA_R","HOST_SLC1_TOHOST_BIT4_INT_ENA_W","HOST_SLC1_TOHOST_BIT5_INT_ENA_R","HOST_SLC1_TOHOST_BIT5_INT_ENA_W","HOST_SLC1_TOHOST_BIT6_INT_ENA_R","HOST_SLC1_TOHOST_BIT6_INT_ENA_W","HOST_SLC1_TOHOST_BIT7_INT_ENA_R","HOST_SLC1_TOHOST_BIT7_INT_ENA_W","HOST_SLC1_TOKEN0_0TO1_INT_ENA_R","HOST_SLC1_TOKEN0_0TO1_INT_ENA_W","HOST_SLC1_TOKEN0_1TO0_INT_ENA_R","HOST_SLC1_TOKEN0_1TO0_INT_ENA_W","HOST_SLC1_TOKEN1_0TO1_INT_ENA_R","HOST_SLC1_TOKEN1_0TO1_INT_ENA_W","HOST_SLC1_TOKEN1_1TO0_INT_ENA_R","HOST_SLC1_TOKEN1_1TO0_INT_ENA_W","HOST_SLC1_TX_OVF_INT_ENA_R","HOST_SLC1_TX_OVF_INT_ENA_W","HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_W","R","W","bits","borrow","borrow_mut","from","host_slc1_bt_rx_new_packet_int_ena","host_slc1_bt_rx_new_packet_int_ena","host_slc1_ext_bit0_int_ena","host_slc1_ext_bit0_int_ena","host_slc1_ext_bit1_int_ena","host_slc1_ext_bit1_int_ena","host_slc1_ext_bit2_int_ena","host_slc1_ext_bit2_int_ena","host_slc1_ext_bit3_int_ena","host_slc1_ext_bit3_int_ena","host_slc1_host_rd_retry_int_ena","host_slc1_host_rd_retry_int_ena","host_slc1_rx_pf_valid_int_ena","host_slc1_rx_pf_valid_int_ena","host_slc1_rx_udf_int_ena","host_slc1_rx_udf_int_ena","host_slc1_tohost_bit0_int_ena","host_slc1_tohost_bit0_int_ena","host_slc1_tohost_bit1_int_ena","host_slc1_tohost_bit1_int_ena","host_slc1_tohost_bit2_int_ena","host_slc1_tohost_bit2_int_ena","host_slc1_tohost_bit3_int_ena","host_slc1_tohost_bit3_int_ena","host_slc1_tohost_bit4_int_ena","host_slc1_tohost_bit4_int_ena","host_slc1_tohost_bit5_int_ena","host_slc1_tohost_bit5_int_ena","host_slc1_tohost_bit6_int_ena","host_slc1_tohost_bit6_int_ena","host_slc1_tohost_bit7_int_ena","host_slc1_tohost_bit7_int_ena","host_slc1_token0_0to1_int_ena","host_slc1_token0_0to1_int_ena","host_slc1_token0_1to0_int_ena","host_slc1_token0_1to0_int_ena","host_slc1_token1_0to1_int_ena","host_slc1_token1_0to1_int_ena","host_slc1_token1_1to0_int_ena","host_slc1_token1_1to0_int_ena","host_slc1_tx_ovf_int_ena","host_slc1_tx_ovf_int_ena","host_slc1_wifi_rx_new_packet_int_ena","host_slc1_wifi_rx_new_packet_int_ena","host_slc1host_rx_eof_int_ena","host_slc1host_rx_eof_int_ena","host_slc1host_rx_sof_int_ena","host_slc1host_rx_sof_int_ena","host_slc1host_rx_start_int_ena","host_slc1host_rx_start_int_ena","host_slc1host_tx_start_int_ena","host_slc1host_tx_start_int_ena","into","try_from","try_into","type_id","HOST_SLC1HOST_INT_ENA1_SPEC","HOST_SLC1HOST_RX_EOF_INT_ENA1_R","HOST_SLC1HOST_RX_EOF_INT_ENA1_W","HOST_SLC1HOST_RX_SOF_INT_ENA1_R","HOST_SLC1HOST_RX_SOF_INT_ENA1_W","HOST_SLC1HOST_RX_START_INT_ENA1_R","HOST_SLC1HOST_RX_START_INT_ENA1_W","HOST_SLC1HOST_TX_START_INT_ENA1_R","HOST_SLC1HOST_TX_START_INT_ENA1_W","HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_R","HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_W","HOST_SLC1_EXT_BIT0_INT_ENA1_R","HOST_SLC1_EXT_BIT0_INT_ENA1_W","HOST_SLC1_EXT_BIT1_INT_ENA1_R","HOST_SLC1_EXT_BIT1_INT_ENA1_W","HOST_SLC1_EXT_BIT2_INT_ENA1_R","HOST_SLC1_EXT_BIT2_INT_ENA1_W","HOST_SLC1_EXT_BIT3_INT_ENA1_R","HOST_SLC1_EXT_BIT3_INT_ENA1_W","HOST_SLC1_HOST_RD_RETRY_INT_ENA1_R","HOST_SLC1_HOST_RD_RETRY_INT_ENA1_W","HOST_SLC1_RX_PF_VALID_INT_ENA1_R","HOST_SLC1_RX_PF_VALID_INT_ENA1_W","HOST_SLC1_RX_UDF_INT_ENA1_R","HOST_SLC1_RX_UDF_INT_ENA1_W","HOST_SLC1_TOHOST_BIT0_INT_ENA1_R","HOST_SLC1_TOHOST_BIT0_INT_ENA1_W","HOST_SLC1_TOHOST_BIT1_INT_ENA1_R","HOST_SLC1_TOHOST_BIT1_INT_ENA1_W","HOST_SLC1_TOHOST_BIT2_INT_ENA1_R","HOST_SLC1_TOHOST_BIT2_INT_ENA1_W","HOST_SLC1_TOHOST_BIT3_INT_ENA1_R","HOST_SLC1_TOHOST_BIT3_INT_ENA1_W","HOST_SLC1_TOHOST_BIT4_INT_ENA1_R","HOST_SLC1_TOHOST_BIT4_INT_ENA1_W","HOST_SLC1_TOHOST_BIT5_INT_ENA1_R","HOST_SLC1_TOHOST_BIT5_INT_ENA1_W","HOST_SLC1_TOHOST_BIT6_INT_ENA1_R","HOST_SLC1_TOHOST_BIT6_INT_ENA1_W","HOST_SLC1_TOHOST_BIT7_INT_ENA1_R","HOST_SLC1_TOHOST_BIT7_INT_ENA1_W","HOST_SLC1_TOKEN0_0TO1_INT_ENA1_R","HOST_SLC1_TOKEN0_0TO1_INT_ENA1_W","HOST_SLC1_TOKEN0_1TO0_INT_ENA1_R","HOST_SLC1_TOKEN0_1TO0_INT_ENA1_W","HOST_SLC1_TOKEN1_0TO1_INT_ENA1_R","HOST_SLC1_TOKEN1_0TO1_INT_ENA1_W","HOST_SLC1_TOKEN1_1TO0_INT_ENA1_R","HOST_SLC1_TOKEN1_1TO0_INT_ENA1_W","HOST_SLC1_TX_OVF_INT_ENA1_R","HOST_SLC1_TX_OVF_INT_ENA1_W","HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_R","HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_W","R","W","bits","borrow","borrow_mut","from","host_slc1_bt_rx_new_packet_int_ena1","host_slc1_bt_rx_new_packet_int_ena1","host_slc1_ext_bit0_int_ena1","host_slc1_ext_bit0_int_ena1","host_slc1_ext_bit1_int_ena1","host_slc1_ext_bit1_int_ena1","host_slc1_ext_bit2_int_ena1","host_slc1_ext_bit2_int_ena1","host_slc1_ext_bit3_int_ena1","host_slc1_ext_bit3_int_ena1","host_slc1_host_rd_retry_int_ena1","host_slc1_host_rd_retry_int_ena1","host_slc1_rx_pf_valid_int_ena1","host_slc1_rx_pf_valid_int_ena1","host_slc1_rx_udf_int_ena1","host_slc1_rx_udf_int_ena1","host_slc1_tohost_bit0_int_ena1","host_slc1_tohost_bit0_int_ena1","host_slc1_tohost_bit1_int_ena1","host_slc1_tohost_bit1_int_ena1","host_slc1_tohost_bit2_int_ena1","host_slc1_tohost_bit2_int_ena1","host_slc1_tohost_bit3_int_ena1","host_slc1_tohost_bit3_int_ena1","host_slc1_tohost_bit4_int_ena1","host_slc1_tohost_bit4_int_ena1","host_slc1_tohost_bit5_int_ena1","host_slc1_tohost_bit5_int_ena1","host_slc1_tohost_bit6_int_ena1","host_slc1_tohost_bit6_int_ena1","host_slc1_tohost_bit7_int_ena1","host_slc1_tohost_bit7_int_ena1","host_slc1_token0_0to1_int_ena1","host_slc1_token0_0to1_int_ena1","host_slc1_token0_1to0_int_ena1","host_slc1_token0_1to0_int_ena1","host_slc1_token1_0to1_int_ena1","host_slc1_token1_0to1_int_ena1","host_slc1_token1_1to0_int_ena1","host_slc1_token1_1to0_int_ena1","host_slc1_tx_ovf_int_ena1","host_slc1_tx_ovf_int_ena1","host_slc1_wifi_rx_new_packet_int_ena1","host_slc1_wifi_rx_new_packet_int_ena1","host_slc1host_rx_eof_int_ena1","host_slc1host_rx_eof_int_ena1","host_slc1host_rx_sof_int_ena1","host_slc1host_rx_sof_int_ena1","host_slc1host_rx_start_int_ena1","host_slc1host_rx_start_int_ena1","host_slc1host_tx_start_int_ena1","host_slc1host_tx_start_int_ena1","into","try_from","try_into","type_id","HOST_SLC1HOST_INT_RAW_SPEC","HOST_SLC1HOST_RX_EOF_INT_RAW_R","HOST_SLC1HOST_RX_SOF_INT_RAW_R","HOST_SLC1HOST_RX_START_INT_RAW_R","HOST_SLC1HOST_TX_START_INT_RAW_R","HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_R","HOST_SLC1_EXT_BIT0_INT_RAW_R","HOST_SLC1_EXT_BIT1_INT_RAW_R","HOST_SLC1_EXT_BIT2_INT_RAW_R","HOST_SLC1_EXT_BIT3_INT_RAW_R","HOST_SLC1_HOST_RD_RETRY_INT_RAW_R","HOST_SLC1_RX_PF_VALID_INT_RAW_R","HOST_SLC1_RX_UDF_INT_RAW_R","HOST_SLC1_TOHOST_BIT0_INT_RAW_R","HOST_SLC1_TOHOST_BIT1_INT_RAW_R","HOST_SLC1_TOHOST_BIT2_INT_RAW_R","HOST_SLC1_TOHOST_BIT3_INT_RAW_R","HOST_SLC1_TOHOST_BIT4_INT_RAW_R","HOST_SLC1_TOHOST_BIT5_INT_RAW_R","HOST_SLC1_TOHOST_BIT6_INT_RAW_R","HOST_SLC1_TOHOST_BIT7_INT_RAW_R","HOST_SLC1_TOKEN0_0TO1_INT_RAW_R","HOST_SLC1_TOKEN0_1TO0_INT_RAW_R","HOST_SLC1_TOKEN1_0TO1_INT_RAW_R","HOST_SLC1_TOKEN1_1TO0_INT_RAW_R","HOST_SLC1_TX_OVF_INT_RAW_R","HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_R","R","borrow","borrow_mut","from","host_slc1_bt_rx_new_packet_int_raw","host_slc1_ext_bit0_int_raw","host_slc1_ext_bit1_int_raw","host_slc1_ext_bit2_int_raw","host_slc1_ext_bit3_int_raw","host_slc1_host_rd_retry_int_raw","host_slc1_rx_pf_valid_int_raw","host_slc1_rx_udf_int_raw","host_slc1_tohost_bit0_int_raw","host_slc1_tohost_bit1_int_raw","host_slc1_tohost_bit2_int_raw","host_slc1_tohost_bit3_int_raw","host_slc1_tohost_bit4_int_raw","host_slc1_tohost_bit5_int_raw","host_slc1_tohost_bit6_int_raw","host_slc1_tohost_bit7_int_raw","host_slc1_token0_0to1_int_raw","host_slc1_token0_1to0_int_raw","host_slc1_token1_0to1_int_raw","host_slc1_token1_1to0_int_raw","host_slc1_tx_ovf_int_raw","host_slc1_wifi_rx_new_packet_int_raw","host_slc1host_rx_eof_int_raw","host_slc1host_rx_sof_int_raw","host_slc1host_rx_start_int_raw","host_slc1host_tx_start_int_raw","into","try_from","try_into","type_id","HOST_SLC1HOST_INT_ST_SPEC","HOST_SLC1HOST_RX_EOF_INT_ST_R","HOST_SLC1HOST_RX_SOF_INT_ST_R","HOST_SLC1HOST_RX_START_INT_ST_R","HOST_SLC1HOST_TX_START_INT_ST_R","HOST_SLC1_BT_RX_NEW_PACKET_INT_ST_R","HOST_SLC1_EXT_BIT0_INT_ST_R","HOST_SLC1_EXT_BIT1_INT_ST_R","HOST_SLC1_EXT_BIT2_INT_ST_R","HOST_SLC1_EXT_BIT3_INT_ST_R","HOST_SLC1_HOST_RD_RETRY_INT_ST_R","HOST_SLC1_RX_PF_VALID_INT_ST_R","HOST_SLC1_RX_UDF_INT_ST_R","HOST_SLC1_TOHOST_BIT0_INT_ST_R","HOST_SLC1_TOHOST_BIT1_INT_ST_R","HOST_SLC1_TOHOST_BIT2_INT_ST_R","HOST_SLC1_TOHOST_BIT3_INT_ST_R","HOST_SLC1_TOHOST_BIT4_INT_ST_R","HOST_SLC1_TOHOST_BIT5_INT_ST_R","HOST_SLC1_TOHOST_BIT6_INT_ST_R","HOST_SLC1_TOHOST_BIT7_INT_ST_R","HOST_SLC1_TOKEN0_0TO1_INT_ST_R","HOST_SLC1_TOKEN0_1TO0_INT_ST_R","HOST_SLC1_TOKEN1_0TO1_INT_ST_R","HOST_SLC1_TOKEN1_1TO0_INT_ST_R","HOST_SLC1_TX_OVF_INT_ST_R","HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_R","R","borrow","borrow_mut","from","host_slc1_bt_rx_new_packet_int_st","host_slc1_ext_bit0_int_st","host_slc1_ext_bit1_int_st","host_slc1_ext_bit2_int_st","host_slc1_ext_bit3_int_st","host_slc1_host_rd_retry_int_st","host_slc1_rx_pf_valid_int_st","host_slc1_rx_udf_int_st","host_slc1_tohost_bit0_int_st","host_slc1_tohost_bit1_int_st","host_slc1_tohost_bit2_int_st","host_slc1_tohost_bit3_int_st","host_slc1_tohost_bit4_int_st","host_slc1_tohost_bit5_int_st","host_slc1_tohost_bit6_int_st","host_slc1_tohost_bit7_int_st","host_slc1_token0_0to1_int_st","host_slc1_token0_1to0_int_st","host_slc1_token1_0to1_int_st","host_slc1_token1_1to0_int_st","host_slc1_tx_ovf_int_st","host_slc1_wifi_rx_new_packet_int_st","host_slc1host_rx_eof_int_st","host_slc1host_rx_sof_int_st","host_slc1host_rx_start_int_st","host_slc1host_tx_start_int_st","into","try_from","try_into","type_id","HOST_SLC1HOST_RX_INFOR_R","HOST_SLC1HOST_RX_INFOR_SPEC","HOST_SLC1HOST_RX_INFOR_W","R","W","bits","borrow","borrow_mut","from","host_slc1host_rx_infor","host_slc1host_rx_infor","into","try_from","try_into","type_id","HOST_HOSTSLC1_TOKEN1_R","HOST_SLC1HOST_TOKEN_RDATA_SPEC","HOST_SLC1_RX_PF_EOF_R","HOST_SLC1_RX_PF_VALID_R","HOST_SLC1_TOKEN0_R","R","borrow","borrow_mut","from","host_hostslc1_token1","host_slc1_rx_pf_eof","host_slc1_rx_pf_valid","host_slc1_token0","into","try_from","try_into","type_id","HOST_SLC1HOST_TOKEN0_WD_R","HOST_SLC1HOST_TOKEN0_WD_W","HOST_SLC1HOST_TOKEN1_WD_R","HOST_SLC1HOST_TOKEN1_WD_W","HOST_SLC1HOST_TOKEN_WDATA_SPEC","R","W","bits","borrow","borrow_mut","from","host_slc1host_token0_wd","host_slc1host_token0_wd","host_slc1host_token1_wd","host_slc1host_token1_wd","into","try_from","try_into","type_id","HOST_SLC_APBWIN_ADDR_R","HOST_SLC_APBWIN_ADDR_W","HOST_SLC_APBWIN_CONF_SPEC","HOST_SLC_APBWIN_START_R","HOST_SLC_APBWIN_START_W","HOST_SLC_APBWIN_WR_R","HOST_SLC_APBWIN_WR_W","R","W","bits","borrow","borrow_mut","from","host_slc_apbwin_addr","host_slc_apbwin_addr","host_slc_apbwin_start","host_slc_apbwin_start","host_slc_apbwin_wr","host_slc_apbwin_wr","into","try_from","try_into","type_id","HOST_SLC_APBWIN_RDATA_R","HOST_SLC_APBWIN_RDATA_SPEC","R","borrow","borrow_mut","from","host_slc_apbwin_rdata","into","try_from","try_into","type_id","HOST_SLC_APBWIN_WDATA_R","HOST_SLC_APBWIN_WDATA_SPEC","HOST_SLC_APBWIN_WDATA_W","R","W","bits","borrow","borrow_mut","from","host_slc_apbwin_wdata","host_slc_apbwin_wdata","into","try_from","try_into","type_id","HOST_SLCHOST_CHECK_SUM0_R","HOST_SLCHOST_CHECK_SUM0_SPEC","R","borrow","borrow_mut","from","host_slchost_check_sum0","into","try_from","try_into","type_id","HOST_SLCHOST_CHECK_SUM1_R","HOST_SLCHOST_CHECK_SUM1_SPEC","R","borrow","borrow_mut","from","host_slchost_check_sum1","into","try_from","try_into","type_id","HOST_FRC_NEG_SAMP_R","HOST_FRC_NEG_SAMP_W","HOST_FRC_POS_SAMP_R","HOST_FRC_POS_SAMP_W","HOST_FRC_QUICK_IN_R","HOST_FRC_QUICK_IN_W","HOST_FRC_SDIO11_R","HOST_FRC_SDIO11_W","HOST_FRC_SDIO20_R","HOST_FRC_SDIO20_W","HOST_HSPEED_CON_EN_R","HOST_HSPEED_CON_EN_W","HOST_SDIO20_INT_DELAY_R","HOST_SDIO20_INT_DELAY_W","HOST_SDIO_PAD_PULLUP_R","HOST_SDIO_PAD_PULLUP_W","HOST_SLCHOST_CONF_SPEC","R","W","bits","borrow","borrow_mut","from","host_frc_neg_samp","host_frc_neg_samp","host_frc_pos_samp","host_frc_pos_samp","host_frc_quick_in","host_frc_quick_in","host_frc_sdio11","host_frc_sdio11","host_frc_sdio20","host_frc_sdio20","host_hspeed_con_en","host_hspeed_con_en","host_sdio20_int_delay","host_sdio20_int_delay","host_sdio_pad_pullup","host_sdio_pad_pullup","into","try_from","try_into","type_id","HOST_SLCHOST_CONF0_R","HOST_SLCHOST_CONF0_W","HOST_SLCHOST_CONF1_R","HOST_SLCHOST_CONF1_W","HOST_SLCHOST_CONF2_R","HOST_SLCHOST_CONF2_W","HOST_SLCHOST_CONF3_R","HOST_SLCHOST_CONF3_W","HOST_SLCHOST_CONF_W0_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf0","host_slchost_conf0","host_slchost_conf1","host_slchost_conf1","host_slchost_conf2","host_slchost_conf2","host_slchost_conf3","host_slchost_conf3","into","try_from","try_into","type_id","HOST_SLCHOST_CONF4_R","HOST_SLCHOST_CONF4_W","HOST_SLCHOST_CONF5_R","HOST_SLCHOST_CONF5_W","HOST_SLCHOST_CONF6_R","HOST_SLCHOST_CONF6_W","HOST_SLCHOST_CONF7_R","HOST_SLCHOST_CONF7_W","HOST_SLCHOST_CONF_W1_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf4","host_slchost_conf4","host_slchost_conf5","host_slchost_conf5","host_slchost_conf6","host_slchost_conf6","host_slchost_conf7","host_slchost_conf7","into","try_from","try_into","type_id","HOST_SLCHOST_CONF40_R","HOST_SLCHOST_CONF40_W","HOST_SLCHOST_CONF41_R","HOST_SLCHOST_CONF41_W","HOST_SLCHOST_CONF42_R","HOST_SLCHOST_CONF42_W","HOST_SLCHOST_CONF43_R","HOST_SLCHOST_CONF43_W","HOST_SLCHOST_CONF_W10_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf40","host_slchost_conf40","host_slchost_conf41","host_slchost_conf41","host_slchost_conf42","host_slchost_conf42","host_slchost_conf43","host_slchost_conf43","into","try_from","try_into","type_id","HOST_SLCHOST_CONF44_R","HOST_SLCHOST_CONF44_W","HOST_SLCHOST_CONF45_R","HOST_SLCHOST_CONF45_W","HOST_SLCHOST_CONF46_R","HOST_SLCHOST_CONF46_W","HOST_SLCHOST_CONF47_R","HOST_SLCHOST_CONF47_W","HOST_SLCHOST_CONF_W11_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf44","host_slchost_conf44","host_slchost_conf45","host_slchost_conf45","host_slchost_conf46","host_slchost_conf46","host_slchost_conf47","host_slchost_conf47","into","try_from","try_into","type_id","HOST_SLCHOST_CONF48_R","HOST_SLCHOST_CONF48_W","HOST_SLCHOST_CONF49_R","HOST_SLCHOST_CONF49_W","HOST_SLCHOST_CONF50_R","HOST_SLCHOST_CONF50_W","HOST_SLCHOST_CONF51_R","HOST_SLCHOST_CONF51_W","HOST_SLCHOST_CONF_W12_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf48","host_slchost_conf48","host_slchost_conf49","host_slchost_conf49","host_slchost_conf50","host_slchost_conf50","host_slchost_conf51","host_slchost_conf51","into","try_from","try_into","type_id","HOST_SLCHOST_CONF52_R","HOST_SLCHOST_CONF52_W","HOST_SLCHOST_CONF53_R","HOST_SLCHOST_CONF53_W","HOST_SLCHOST_CONF54_R","HOST_SLCHOST_CONF54_W","HOST_SLCHOST_CONF55_R","HOST_SLCHOST_CONF55_W","HOST_SLCHOST_CONF_W13_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf52","host_slchost_conf52","host_slchost_conf53","host_slchost_conf53","host_slchost_conf54","host_slchost_conf54","host_slchost_conf55","host_slchost_conf55","into","try_from","try_into","type_id","HOST_SLCHOST_CONF56_R","HOST_SLCHOST_CONF56_W","HOST_SLCHOST_CONF57_R","HOST_SLCHOST_CONF57_W","HOST_SLCHOST_CONF58_R","HOST_SLCHOST_CONF58_W","HOST_SLCHOST_CONF59_R","HOST_SLCHOST_CONF59_W","HOST_SLCHOST_CONF_W14_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf56","host_slchost_conf56","host_slchost_conf57","host_slchost_conf57","host_slchost_conf58","host_slchost_conf58","host_slchost_conf59","host_slchost_conf59","into","try_from","try_into","type_id","HOST_SLCHOST_CONF60_R","HOST_SLCHOST_CONF60_W","HOST_SLCHOST_CONF61_R","HOST_SLCHOST_CONF61_W","HOST_SLCHOST_CONF62_R","HOST_SLCHOST_CONF62_W","HOST_SLCHOST_CONF63_R","HOST_SLCHOST_CONF63_W","HOST_SLCHOST_CONF_W15_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf60","host_slchost_conf60","host_slchost_conf61","host_slchost_conf61","host_slchost_conf62","host_slchost_conf62","host_slchost_conf63","host_slchost_conf63","into","try_from","try_into","type_id","HOST_SLCHOST_CONF10_R","HOST_SLCHOST_CONF10_W","HOST_SLCHOST_CONF11_R","HOST_SLCHOST_CONF11_W","HOST_SLCHOST_CONF8_R","HOST_SLCHOST_CONF8_W","HOST_SLCHOST_CONF9_R","HOST_SLCHOST_CONF9_W","HOST_SLCHOST_CONF_W2_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf10","host_slchost_conf10","host_slchost_conf11","host_slchost_conf11","host_slchost_conf8","host_slchost_conf8","host_slchost_conf9","host_slchost_conf9","into","try_from","try_into","type_id","HOST_SLCHOST_CONF12_R","HOST_SLCHOST_CONF12_W","HOST_SLCHOST_CONF13_R","HOST_SLCHOST_CONF13_W","HOST_SLCHOST_CONF14_R","HOST_SLCHOST_CONF14_W","HOST_SLCHOST_CONF15_R","HOST_SLCHOST_CONF15_W","HOST_SLCHOST_CONF_W3_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf12","host_slchost_conf12","host_slchost_conf13","host_slchost_conf13","host_slchost_conf14","host_slchost_conf14","host_slchost_conf15","host_slchost_conf15","into","try_from","try_into","type_id","HOST_SLCHOST_CONF16_R","HOST_SLCHOST_CONF16_W","HOST_SLCHOST_CONF17_R","HOST_SLCHOST_CONF17_W","HOST_SLCHOST_CONF18_R","HOST_SLCHOST_CONF18_W","HOST_SLCHOST_CONF19_R","HOST_SLCHOST_CONF19_W","HOST_SLCHOST_CONF_W4_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf16","host_slchost_conf16","host_slchost_conf17","host_slchost_conf17","host_slchost_conf18","host_slchost_conf18","host_slchost_conf19","host_slchost_conf19","into","try_from","try_into","type_id","HOST_SLCHOST_CONF20_R","HOST_SLCHOST_CONF20_W","HOST_SLCHOST_CONF21_R","HOST_SLCHOST_CONF21_W","HOST_SLCHOST_CONF22_R","HOST_SLCHOST_CONF22_W","HOST_SLCHOST_CONF23_R","HOST_SLCHOST_CONF23_W","HOST_SLCHOST_CONF_W5_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf20","host_slchost_conf20","host_slchost_conf21","host_slchost_conf21","host_slchost_conf22","host_slchost_conf22","host_slchost_conf23","host_slchost_conf23","into","try_from","try_into","type_id","HOST_SLCHOST_CONF24_R","HOST_SLCHOST_CONF24_W","HOST_SLCHOST_CONF25_R","HOST_SLCHOST_CONF25_W","HOST_SLCHOST_CONF26_R","HOST_SLCHOST_CONF26_W","HOST_SLCHOST_CONF27_R","HOST_SLCHOST_CONF27_W","HOST_SLCHOST_CONF_W6_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf24","host_slchost_conf24","host_slchost_conf25","host_slchost_conf25","host_slchost_conf26","host_slchost_conf26","host_slchost_conf27","host_slchost_conf27","into","try_from","try_into","type_id","HOST_SLCHOST_CONF28_R","HOST_SLCHOST_CONF28_W","HOST_SLCHOST_CONF29_R","HOST_SLCHOST_CONF29_W","HOST_SLCHOST_CONF30_R","HOST_SLCHOST_CONF30_W","HOST_SLCHOST_CONF31_R","HOST_SLCHOST_CONF31_W","HOST_SLCHOST_CONF_W7_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf28","host_slchost_conf28","host_slchost_conf29","host_slchost_conf29","host_slchost_conf30","host_slchost_conf30","host_slchost_conf31","host_slchost_conf31","into","try_from","try_into","type_id","HOST_SLCHOST_CONF32_R","HOST_SLCHOST_CONF32_W","HOST_SLCHOST_CONF33_R","HOST_SLCHOST_CONF33_W","HOST_SLCHOST_CONF34_R","HOST_SLCHOST_CONF34_W","HOST_SLCHOST_CONF35_R","HOST_SLCHOST_CONF35_W","HOST_SLCHOST_CONF_W8_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf32","host_slchost_conf32","host_slchost_conf33","host_slchost_conf33","host_slchost_conf34","host_slchost_conf34","host_slchost_conf35","host_slchost_conf35","into","try_from","try_into","type_id","HOST_SLCHOST_CONF36_R","HOST_SLCHOST_CONF36_W","HOST_SLCHOST_CONF37_R","HOST_SLCHOST_CONF37_W","HOST_SLCHOST_CONF38_R","HOST_SLCHOST_CONF38_W","HOST_SLCHOST_CONF39_R","HOST_SLCHOST_CONF39_W","HOST_SLCHOST_CONF_W9_SPEC","R","W","bits","borrow","borrow_mut","from","host_slchost_conf36","host_slchost_conf36","host_slchost_conf37","host_slchost_conf37","host_slchost_conf38","host_slchost_conf38","host_slchost_conf39","host_slchost_conf39","into","try_from","try_into","type_id","HOST_SLCHOST_FUNC2_0_SPEC","HOST_SLC_FUNC2_INT_R","HOST_SLC_FUNC2_INT_W","R","W","bits","borrow","borrow_mut","from","host_slc_func2_int","host_slc_func2_int","into","try_from","try_into","type_id","HOST_SLCHOST_FUNC2_1_SPEC","HOST_SLC_FUNC2_INT_EN_R","HOST_SLC_FUNC2_INT_EN_W","R","W","bits","borrow","borrow_mut","from","host_slc_func2_int_en","host_slc_func2_int_en","into","try_from","try_into","type_id","HOST_SLCHOST_FUNC2_2_SPEC","HOST_SLC_FUNC1_MDSTAT_R","HOST_SLC_FUNC1_MDSTAT_W","R","W","bits","borrow","borrow_mut","from","host_slc_func1_mdstat","host_slc_func1_mdstat","into","try_from","try_into","type_id","HOST_GPIO_SDIO_IN0_R","HOST_SLCHOST_GPIO_IN0_SPEC","R","borrow","borrow_mut","from","host_gpio_sdio_in0","into","try_from","try_into","type_id","HOST_GPIO_SDIO_IN1_R","HOST_SLCHOST_GPIO_IN1_SPEC","R","borrow","borrow_mut","from","host_gpio_sdio_in1","into","try_from","try_into","type_id","HOST_GPIO_SDIO_INT0_R","HOST_SLCHOST_GPIO_STATUS0_SPEC","R","borrow","borrow_mut","from","host_gpio_sdio_int0","into","try_from","try_into","type_id","HOST_GPIO_SDIO_INT1_R","HOST_SLCHOST_GPIO_STATUS1_SPEC","R","borrow","borrow_mut","from","host_gpio_sdio_int1","into","try_from","try_into","type_id","HOST_SDIO20_MODE_R","HOST_SDIO_NEG_SAMP_R","HOST_SDIO_QUICK_IN_R","HOST_SLCHOST_INF_ST_SPEC","R","borrow","borrow_mut","from","host_sdio20_mode","host_sdio_neg_samp","host_sdio_quick_in","into","try_from","try_into","type_id","HOST_HOSTSLC0_LEN_CHECK_R","HOST_HOSTSLC0_LEN_R","HOST_SLCHOST_PKT_LEN_SPEC","R","borrow","borrow_mut","from","host_hostslc0_len","host_hostslc0_len_check","into","try_from","try_into","type_id","HOST_HOSTSLC0_LEN0_R","HOST_SLCHOST_PKT_LEN0_SPEC","R","borrow","borrow_mut","from","host_hostslc0_len0","into","try_from","try_into","type_id","HOST_HOSTSLC0_LEN1_R","HOST_SLCHOST_PKT_LEN1_SPEC","R","borrow","borrow_mut","from","host_hostslc0_len1","into","try_from","try_into","type_id","HOST_HOSTSLC0_LEN2_R","HOST_SLCHOST_PKT_LEN2_SPEC","R","borrow","borrow_mut","from","host_hostslc0_len2","into","try_from","try_into","type_id","HOST_SLCHOST_RDCLR0_SPEC","HOST_SLCHOST_SLC0_BIT6_CLRADDR_R","HOST_SLCHOST_SLC0_BIT6_CLRADDR_W","HOST_SLCHOST_SLC0_BIT7_CLRADDR_R","HOST_SLCHOST_SLC0_BIT7_CLRADDR_W","R","W","bits","borrow","borrow_mut","from","host_slchost_slc0_bit6_clraddr","host_slchost_slc0_bit6_clraddr","host_slchost_slc0_bit7_clraddr","host_slchost_slc0_bit7_clraddr","into","try_from","try_into","type_id","HOST_SLCHOST_RDCLR1_SPEC","HOST_SLCHOST_SLC1_BIT6_CLRADDR_R","HOST_SLCHOST_SLC1_BIT6_CLRADDR_W","HOST_SLCHOST_SLC1_BIT7_CLRADDR_R","HOST_SLCHOST_SLC1_BIT7_CLRADDR_W","R","W","bits","borrow","borrow_mut","from","host_slchost_slc1_bit6_clraddr","host_slchost_slc1_bit6_clraddr","host_slchost_slc1_bit7_clraddr","host_slchost_slc1_bit7_clraddr","into","try_from","try_into","type_id","HOST_SLCHOST_STATE0_R","HOST_SLCHOST_STATE1_R","HOST_SLCHOST_STATE2_R","HOST_SLCHOST_STATE3_R","HOST_SLCHOST_STATE_W0_SPEC","R","borrow","borrow_mut","from","host_slchost_state0","host_slchost_state1","host_slchost_state2","host_slchost_state3","into","try_from","try_into","type_id","HOST_SLCHOST_STATE4_R","HOST_SLCHOST_STATE5_R","HOST_SLCHOST_STATE6_R","HOST_SLCHOST_STATE7_R","HOST_SLCHOST_STATE_W1_SPEC","R","borrow","borrow_mut","from","host_slchost_state4","host_slchost_state5","host_slchost_state6","host_slchost_state7","into","try_from","try_into","type_id","HOST_SLC0HOST_LEN_WR_W","HOST_SLC0HOST_TOKEN0_DEC_W","HOST_SLC0HOST_TOKEN0_WR_W","HOST_SLC0HOST_TOKEN1_DEC_W","HOST_SLC0HOST_TOKEN1_WR_W","HOST_SLC1HOST_TOKEN0_DEC_W","HOST_SLC1HOST_TOKEN0_WR_W","HOST_SLC1HOST_TOKEN1_DEC_W","HOST_SLC1HOST_TOKEN1_WR_W","HOST_SLCHOST_TOKEN_CON_SPEC","W","bits","borrow","borrow_mut","from","host_slc0host_len_wr","host_slc0host_token0_dec","host_slc0host_token0_wr","host_slc0host_token1_dec","host_slc0host_token1_wr","host_slc1host_token0_dec","host_slc1host_token0_wr","host_slc1host_token1_dec","host_slc1host_token1_wr","into","try_from","try_into","type_id","HOST_SLCHOST_WIN_CMD_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","HOST_SLCHOSTDATE_SPEC","HOST_SLCHOST_DATE_R","HOST_SLCHOST_DATE_W","R","W","bits","borrow","borrow_mut","from","host_slchost_date","host_slchost_date","into","try_from","try_into","type_id","HOST_SLCHOSTID_SPEC","HOST_SLCHOST_ID_R","HOST_SLCHOST_ID_W","R","W","bits","borrow","borrow_mut","from","host_slchost_id","host_slchost_id","into","try_from","try_into","type_id","ADDR","CACHE_FCTRL","CACHE_SCTRL","CLOCK","CMD","CTRL","CTRL1","CTRL2","DATE","DMA_CONF","DMA_INT_CLR","DMA_INT_ENA","DMA_INT_RAW","DMA_INT_ST","DMA_IN_LINK","DMA_OUT_LINK","DMA_RSTATUS","DMA_STATUS","DMA_TSTATUS","EXT0","EXT1","EXT2","EXT3","INLINK_DSCR","INLINK_DSCR_BF0","INLINK_DSCR_BF1","IN_ERR_EOF_DES_ADDR","IN_SUC_EOF_DES_ADDR","MISO_DLEN","MOSI_DLEN","OUTLINK_DSCR","OUTLINK_DSCR_BF0","OUTLINK_DSCR_BF1","OUT_EOF_BFR_DES_ADDR","OUT_EOF_DES_ADDR","PIN","RD_STATUS","RegisterBlock","SLAVE","SLAVE1","SLAVE2","SLAVE3","SLV_RDBUF_DLEN","SLV_RD_BIT","SLV_WRBUF_DLEN","SLV_WR_STATUS","SRAM_CMD","SRAM_DRD_CMD","SRAM_DWR_CMD","TX_CRC","USER","USER1","USER2","W0","W1","W10","W11","W12","W13","W14","W15","W2","W3","W4","W5","W6","W7","W8","W9","addr","addr","borrow","borrow_mut","cache_fctrl","cache_fctrl","cache_sctrl","cache_sctrl","clock","clock","cmd","cmd","ctrl","ctrl","ctrl1","ctrl1","ctrl2","ctrl2","date","date","dma_conf","dma_conf","dma_in_link","dma_in_link","dma_int_clr","dma_int_clr","dma_int_ena","dma_int_ena","dma_int_raw","dma_int_raw","dma_int_st","dma_int_st","dma_out_link","dma_out_link","dma_rstatus","dma_rstatus","dma_status","dma_status","dma_tstatus","dma_tstatus","ext0","ext0","ext1","ext1","ext2","ext2","ext3","ext3","from","in_err_eof_des_addr","in_err_eof_des_addr","in_suc_eof_des_addr","in_suc_eof_des_addr","inlink_dscr","inlink_dscr","inlink_dscr_bf0","inlink_dscr_bf0","inlink_dscr_bf1","inlink_dscr_bf1","into","miso_dlen","miso_dlen","mosi_dlen","mosi_dlen","out_eof_bfr_des_addr","out_eof_bfr_des_addr","out_eof_des_addr","out_eof_des_addr","outlink_dscr","outlink_dscr","outlink_dscr_bf0","outlink_dscr_bf0","outlink_dscr_bf1","outlink_dscr_bf1","pin","pin","rd_status","rd_status","slave","slave","slave1","slave1","slave2","slave2","slave3","slave3","slv_rd_bit","slv_rd_bit","slv_rdbuf_dlen","slv_rdbuf_dlen","slv_wr_status","slv_wr_status","slv_wrbuf_dlen","slv_wrbuf_dlen","sram_cmd","sram_cmd","sram_drd_cmd","sram_drd_cmd","sram_dwr_cmd","sram_dwr_cmd","try_from","try_into","tx_crc","tx_crc","type_id","user","user","user1","user1","user2","user2","w0","w0","w1","w1","w10","w10","w11","w11","w12","w12","w13","w13","w14","w14","w15","w15","w2","w2","w3","w3","w4","w4","w5","w5","w6","w6","w7","w7","w8","w8","w9","w9","ADDR_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CACHE_FCTRL_SPEC","CACHE_FLASH_PES_EN_R","CACHE_FLASH_PES_EN_W","CACHE_FLASH_USR_CMD_R","CACHE_FLASH_USR_CMD_W","CACHE_REQ_EN_R","CACHE_REQ_EN_W","CACHE_USR_CMD_4BYTE_R","CACHE_USR_CMD_4BYTE_W","R","W","bits","borrow","borrow_mut","cache_flash_pes_en","cache_flash_pes_en","cache_flash_usr_cmd","cache_flash_usr_cmd","cache_req_en","cache_req_en","cache_usr_cmd_4byte","cache_usr_cmd_4byte","from","into","try_from","try_into","type_id","CACHE_SCTRL_SPEC","CACHE_SRAM_USR_RCMD_R","CACHE_SRAM_USR_RCMD_W","CACHE_SRAM_USR_WCMD_R","CACHE_SRAM_USR_WCMD_W","R","SRAM_ADDR_BITLEN_R","SRAM_ADDR_BITLEN_W","SRAM_BYTES_LEN_R","SRAM_BYTES_LEN_W","SRAM_DUMMY_CYCLELEN_R","SRAM_DUMMY_CYCLELEN_W","USR_RD_SRAM_DUMMY_R","USR_RD_SRAM_DUMMY_W","USR_SRAM_DIO_R","USR_SRAM_DIO_W","USR_SRAM_QIO_R","USR_SRAM_QIO_W","USR_WR_SRAM_DUMMY_R","USR_WR_SRAM_DUMMY_W","W","bits","borrow","borrow_mut","cache_sram_usr_rcmd","cache_sram_usr_rcmd","cache_sram_usr_wcmd","cache_sram_usr_wcmd","from","into","sram_addr_bitlen","sram_addr_bitlen","sram_bytes_len","sram_bytes_len","sram_dummy_cyclelen","sram_dummy_cyclelen","try_from","try_into","type_id","usr_rd_sram_dummy","usr_rd_sram_dummy","usr_sram_dio","usr_sram_dio","usr_sram_qio","usr_sram_qio","usr_wr_sram_dummy","usr_wr_sram_dummy","CLKCNT_H_R","CLKCNT_H_W","CLKCNT_L_R","CLKCNT_L_W","CLKCNT_N_R","CLKCNT_N_W","CLKDIV_PRE_R","CLKDIV_PRE_W","CLK_EQU_SYSCLK_R","CLK_EQU_SYSCLK_W","CLOCK_SPEC","R","W","bits","borrow","borrow_mut","clk_equ_sysclk","clk_equ_sysclk","clkcnt_h","clkcnt_h","clkcnt_l","clkcnt_l","clkcnt_n","clkcnt_n","clkdiv_pre","clkdiv_pre","from","into","try_from","try_into","type_id","CMD_SPEC","FLASH_BE_R","FLASH_BE_W","FLASH_CE_R","FLASH_CE_W","FLASH_DP_R","FLASH_DP_W","FLASH_HPM_R","FLASH_HPM_W","FLASH_PER_R","FLASH_PER_W","FLASH_PES_R","FLASH_PES_W","FLASH_PP_R","FLASH_PP_W","FLASH_RDID_R","FLASH_RDID_W","FLASH_RDSR_R","FLASH_RDSR_W","FLASH_READ_R","FLASH_READ_W","FLASH_RES_R","FLASH_RES_W","FLASH_SE_R","FLASH_SE_W","FLASH_WRDI_R","FLASH_WRDI_W","FLASH_WREN_R","FLASH_WREN_W","FLASH_WRSR_R","FLASH_WRSR_W","R","USR_R","USR_W","W","bits","borrow","borrow_mut","flash_be","flash_be","flash_ce","flash_ce","flash_dp","flash_dp","flash_hpm","flash_hpm","flash_per","flash_per","flash_pes","flash_pes","flash_pp","flash_pp","flash_rdid","flash_rdid","flash_rdsr","flash_rdsr","flash_read","flash_read","flash_res","flash_res","flash_se","flash_se","flash_wrdi","flash_wrdi","flash_wren","flash_wren","flash_wrsr","flash_wrsr","from","into","try_from","try_into","type_id","usr","usr","CTRL_SPEC","FASTRD_MODE_R","FASTRD_MODE_W","FCS_CRC_EN_R","FCS_CRC_EN_W","FREAD_DIO_R","FREAD_DIO_W","FREAD_DUAL_R","FREAD_DUAL_W","FREAD_QIO_R","FREAD_QIO_W","FREAD_QUAD_R","FREAD_QUAD_W","R","RD_BIT_ORDER_R","RD_BIT_ORDER_W","RESANDRES_R","RESANDRES_W","TX_CRC_EN_R","TX_CRC_EN_W","W","WAIT_FLASH_IDLE_EN_R","WAIT_FLASH_IDLE_EN_W","WP_R","WP_W","WRSR_2B_R","WRSR_2B_W","WR_BIT_ORDER_R","WR_BIT_ORDER_W","bits","borrow","borrow_mut","fastrd_mode","fastrd_mode","fcs_crc_en","fcs_crc_en","fread_dio","fread_dio","fread_dual","fread_dual","fread_qio","fread_qio","fread_quad","fread_quad","from","into","rd_bit_order","rd_bit_order","resandres","resandres","try_from","try_into","tx_crc_en","tx_crc_en","type_id","wait_flash_idle_en","wait_flash_idle_en","wp","wp","wr_bit_order","wr_bit_order","wrsr_2b","wrsr_2b","CS_HOLD_DELAY_R","CS_HOLD_DELAY_RES_R","CS_HOLD_DELAY_RES_W","CS_HOLD_DELAY_W","CTRL1_SPEC","R","W","bits","borrow","borrow_mut","cs_hold_delay","cs_hold_delay","cs_hold_delay_res","cs_hold_delay_res","from","into","try_from","try_into","type_id","CK_OUT_HIGH_MODE_R","CK_OUT_HIGH_MODE_W","CK_OUT_LOW_MODE_R","CK_OUT_LOW_MODE_W","CS_DELAY_MODE_R","CS_DELAY_MODE_W","CS_DELAY_NUM_R","CS_DELAY_NUM_W","CTRL2_SPEC","HOLD_TIME_R","HOLD_TIME_W","MISO_DELAY_MODE_R","MISO_DELAY_MODE_W","MISO_DELAY_NUM_R","MISO_DELAY_NUM_W","MOSI_DELAY_MODE_R","MOSI_DELAY_MODE_W","MOSI_DELAY_NUM_R","MOSI_DELAY_NUM_W","R","SETUP_TIME_R","SETUP_TIME_W","W","bits","borrow","borrow_mut","ck_out_high_mode","ck_out_high_mode","ck_out_low_mode","ck_out_low_mode","cs_delay_mode","cs_delay_mode","cs_delay_num","cs_delay_num","from","hold_time","hold_time","into","miso_delay_mode","miso_delay_mode","miso_delay_num","miso_delay_num","mosi_delay_mode","mosi_delay_mode","mosi_delay_num","mosi_delay_num","setup_time","setup_time","try_from","try_into","type_id","DATE_R","DATE_SPEC","R","borrow","borrow_mut","date","from","into","try_from","try_into","type_id","AHBM_FIFO_RST_R","AHBM_FIFO_RST_W","AHBM_RST_R","AHBM_RST_W","DMA_CONF_SPEC","DMA_CONTINUE_R","DMA_CONTINUE_W","DMA_RX_STOP_R","DMA_RX_STOP_W","DMA_TX_STOP_R","DMA_TX_STOP_W","INDSCR_BURST_EN_R","INDSCR_BURST_EN_W","IN_LOOP_TEST_R","IN_LOOP_TEST_W","IN_RST_R","IN_RST_W","OUTDSCR_BURST_EN_R","OUTDSCR_BURST_EN_W","OUT_AUTO_WRBACK_R","OUT_AUTO_WRBACK_W","OUT_DATA_BURST_EN_R","OUT_DATA_BURST_EN_W","OUT_EOF_MODE_R","OUT_EOF_MODE_W","OUT_LOOP_TEST_R","OUT_LOOP_TEST_W","OUT_RST_R","OUT_RST_W","R","W","ahbm_fifo_rst","ahbm_fifo_rst","ahbm_rst","ahbm_rst","bits","borrow","borrow_mut","dma_continue","dma_continue","dma_rx_stop","dma_rx_stop","dma_tx_stop","dma_tx_stop","from","in_loop_test","in_loop_test","in_rst","in_rst","indscr_burst_en","indscr_burst_en","into","out_auto_wrback","out_auto_wrback","out_data_burst_en","out_data_burst_en","out_eof_mode","out_eof_mode","out_loop_test","out_loop_test","out_rst","out_rst","outdscr_burst_en","outdscr_burst_en","try_from","try_into","type_id","DMA_IN_LINK_SPEC","INLINK_ADDR_R","INLINK_ADDR_W","INLINK_AUTO_RET_R","INLINK_AUTO_RET_W","INLINK_RESTART_R","INLINK_RESTART_W","INLINK_START_R","INLINK_START_W","INLINK_STOP_R","INLINK_STOP_W","R","W","bits","borrow","borrow_mut","from","inlink_addr","inlink_addr","inlink_auto_ret","inlink_auto_ret","inlink_restart","inlink_restart","inlink_start","inlink_start","inlink_stop","inlink_stop","into","try_from","try_into","type_id","DMA_INT_CLR_SPEC","INLINK_DSCR_EMPTY_INT_CLR_R","INLINK_DSCR_EMPTY_INT_CLR_W","INLINK_DSCR_ERROR_INT_CLR_R","INLINK_DSCR_ERROR_INT_CLR_W","IN_DONE_INT_CLR_R","IN_DONE_INT_CLR_W","IN_ERR_EOF_INT_CLR_R","IN_ERR_EOF_INT_CLR_W","IN_SUC_EOF_INT_CLR_R","IN_SUC_EOF_INT_CLR_W","OUTLINK_DSCR_ERROR_INT_CLR_R","OUTLINK_DSCR_ERROR_INT_CLR_W","OUT_DONE_INT_CLR_R","OUT_DONE_INT_CLR_W","OUT_EOF_INT_CLR_R","OUT_EOF_INT_CLR_W","OUT_TOTAL_EOF_INT_CLR_R","OUT_TOTAL_EOF_INT_CLR_W","R","W","bits","borrow","borrow_mut","from","in_done_int_clr","in_done_int_clr","in_err_eof_int_clr","in_err_eof_int_clr","in_suc_eof_int_clr","in_suc_eof_int_clr","inlink_dscr_empty_int_clr","inlink_dscr_empty_int_clr","inlink_dscr_error_int_clr","inlink_dscr_error_int_clr","into","out_done_int_clr","out_done_int_clr","out_eof_int_clr","out_eof_int_clr","out_total_eof_int_clr","out_total_eof_int_clr","outlink_dscr_error_int_clr","outlink_dscr_error_int_clr","try_from","try_into","type_id","DMA_INT_ENA_SPEC","INLINK_DSCR_EMPTY_INT_ENA_R","INLINK_DSCR_EMPTY_INT_ENA_W","INLINK_DSCR_ERROR_INT_ENA_R","INLINK_DSCR_ERROR_INT_ENA_W","IN_DONE_INT_ENA_R","IN_DONE_INT_ENA_W","IN_ERR_EOF_INT_ENA_R","IN_ERR_EOF_INT_ENA_W","IN_SUC_EOF_INT_ENA_R","IN_SUC_EOF_INT_ENA_W","OUTLINK_DSCR_ERROR_INT_ENA_R","OUTLINK_DSCR_ERROR_INT_ENA_W","OUT_DONE_INT_ENA_R","OUT_DONE_INT_ENA_W","OUT_EOF_INT_ENA_R","OUT_EOF_INT_ENA_W","OUT_TOTAL_EOF_INT_ENA_R","OUT_TOTAL_EOF_INT_ENA_W","R","W","bits","borrow","borrow_mut","from","in_done_int_ena","in_done_int_ena","in_err_eof_int_ena","in_err_eof_int_ena","in_suc_eof_int_ena","in_suc_eof_int_ena","inlink_dscr_empty_int_ena","inlink_dscr_empty_int_ena","inlink_dscr_error_int_ena","inlink_dscr_error_int_ena","into","out_done_int_ena","out_done_int_ena","out_eof_int_ena","out_eof_int_ena","out_total_eof_int_ena","out_total_eof_int_ena","outlink_dscr_error_int_ena","outlink_dscr_error_int_ena","try_from","try_into","type_id","DMA_INT_RAW_SPEC","INLINK_DSCR_EMPTY_INT_RAW_R","INLINK_DSCR_ERROR_INT_RAW_R","IN_DONE_INT_RAW_R","IN_ERR_EOF_INT_RAW_R","IN_SUC_EOF_INT_RAW_R","OUTLINK_DSCR_ERROR_INT_RAW_R","OUT_DONE_INT_RAW_R","OUT_EOF_INT_RAW_R","OUT_TOTAL_EOF_INT_RAW_R","R","borrow","borrow_mut","from","in_done_int_raw","in_err_eof_int_raw","in_suc_eof_int_raw","inlink_dscr_empty_int_raw","inlink_dscr_error_int_raw","into","out_done_int_raw","out_eof_int_raw","out_total_eof_int_raw","outlink_dscr_error_int_raw","try_from","try_into","type_id","DMA_INT_ST_SPEC","INLINK_DSCR_EMPTY_INT_ST_R","INLINK_DSCR_ERROR_INT_ST_R","IN_DONE_INT_ST_R","IN_ERR_EOF_INT_ST_R","IN_SUC_EOF_INT_ST_R","OUTLINK_DSCR_ERROR_INT_ST_R","OUT_DONE_INT_ST_R","OUT_EOF_INT_ST_R","OUT_TOTAL_EOF_INT_ST_R","R","borrow","borrow_mut","from","in_done_int_st","in_err_eof_int_st","in_suc_eof_int_st","inlink_dscr_empty_int_st","inlink_dscr_error_int_st","into","out_done_int_st","out_eof_int_st","out_total_eof_int_st","outlink_dscr_error_int_st","try_from","try_into","type_id","DMA_OUT_LINK_SPEC","OUTLINK_ADDR_R","OUTLINK_ADDR_W","OUTLINK_RESTART_R","OUTLINK_RESTART_W","OUTLINK_START_R","OUTLINK_START_W","OUTLINK_STOP_R","OUTLINK_STOP_W","R","W","bits","borrow","borrow_mut","from","into","outlink_addr","outlink_addr","outlink_restart","outlink_restart","outlink_start","outlink_start","outlink_stop","outlink_stop","try_from","try_into","type_id","DMA_OUT_STATUS_R","DMA_RSTATUS_SPEC","R","borrow","borrow_mut","dma_out_status","from","into","try_from","try_into","type_id","DMA_RX_EN_R","DMA_STATUS_SPEC","DMA_TX_EN_R","R","borrow","borrow_mut","dma_rx_en","dma_tx_en","from","into","try_from","try_into","type_id","DMA_IN_STATUS_R","DMA_TSTATUS_SPEC","R","borrow","borrow_mut","dma_in_status","from","into","try_from","try_into","type_id","EXT0_SPEC","R","T_PP_ENA_R","T_PP_ENA_W","T_PP_SHIFT_R","T_PP_SHIFT_W","T_PP_TIME_R","T_PP_TIME_W","W","bits","borrow","borrow_mut","from","into","t_pp_ena","t_pp_ena","t_pp_shift","t_pp_shift","t_pp_time","t_pp_time","try_from","try_into","type_id","EXT1_SPEC","R","T_ERASE_ENA_R","T_ERASE_ENA_W","T_ERASE_SHIFT_R","T_ERASE_SHIFT_W","T_ERASE_TIME_R","T_ERASE_TIME_W","W","bits","borrow","borrow_mut","from","into","t_erase_ena","t_erase_ena","t_erase_shift","t_erase_shift","t_erase_time","t_erase_time","try_from","try_into","type_id","EXT2_SPEC","R","ST_R","borrow","borrow_mut","from","into","st","try_from","try_into","type_id","EXT3_SPEC","INT_HOLD_ENA_R","INT_HOLD_ENA_W","R","W","bits","borrow","borrow_mut","from","int_hold_ena","int_hold_ena","into","try_from","try_into","type_id","DMA_IN_ERR_EOF_DES_ADDR_R","IN_ERR_EOF_DES_ADDR_SPEC","R","borrow","borrow_mut","dma_in_err_eof_des_addr","from","into","try_from","try_into","type_id","DMA_IN_SUC_EOF_DES_ADDR_R","IN_SUC_EOF_DES_ADDR_SPEC","R","borrow","borrow_mut","dma_in_suc_eof_des_addr","from","into","try_from","try_into","type_id","DMA_INLINK_DSCR_R","INLINK_DSCR_SPEC","R","borrow","borrow_mut","dma_inlink_dscr","from","into","try_from","try_into","type_id","DMA_INLINK_DSCR_BF0_R","INLINK_DSCR_BF0_SPEC","R","borrow","borrow_mut","dma_inlink_dscr_bf0","from","into","try_from","try_into","type_id","DMA_INLINK_DSCR_BF1_R","INLINK_DSCR_BF1_SPEC","R","borrow","borrow_mut","dma_inlink_dscr_bf1","from","into","try_from","try_into","type_id","MISO_DLEN_SPEC","R","USR_MISO_DBITLEN_R","USR_MISO_DBITLEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_miso_dbitlen","usr_miso_dbitlen","MOSI_DLEN_SPEC","R","USR_MOSI_DBITLEN_R","USR_MOSI_DBITLEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_mosi_dbitlen","usr_mosi_dbitlen","DMA_OUT_EOF_BFR_DES_ADDR_R","OUT_EOF_BFR_DES_ADDR_SPEC","R","borrow","borrow_mut","dma_out_eof_bfr_des_addr","from","into","try_from","try_into","type_id","DMA_OUT_EOF_DES_ADDR_R","OUT_EOF_DES_ADDR_SPEC","R","borrow","borrow_mut","dma_out_eof_des_addr","from","into","try_from","try_into","type_id","DMA_OUTLINK_DSCR_R","OUTLINK_DSCR_SPEC","R","borrow","borrow_mut","dma_outlink_dscr","from","into","try_from","try_into","type_id","DMA_OUTLINK_DSCR_BF0_R","OUTLINK_DSCR_BF0_SPEC","R","borrow","borrow_mut","dma_outlink_dscr_bf0","from","into","try_from","try_into","type_id","DMA_OUTLINK_DSCR_BF1_R","OUTLINK_DSCR_BF1_SPEC","R","borrow","borrow_mut","dma_outlink_dscr_bf1","from","into","try_from","try_into","type_id","CK_DIS_R","CK_DIS_W","CK_IDLE_EDGE_R","CK_IDLE_EDGE_W","CS0_DIS_R","CS0_DIS_W","CS1_DIS_R","CS1_DIS_W","CS2_DIS_R","CS2_DIS_W","CS_KEEP_ACTIVE_R","CS_KEEP_ACTIVE_W","MASTER_CK_SEL_R","MASTER_CK_SEL_W","MASTER_CS_POL_R","MASTER_CS_POL_W","PIN_SPEC","R","W","bits","borrow","borrow_mut","ck_dis","ck_dis","ck_idle_edge","ck_idle_edge","cs0_dis","cs0_dis","cs1_dis","cs1_dis","cs2_dis","cs2_dis","cs_keep_active","cs_keep_active","from","into","master_ck_sel","master_ck_sel","master_cs_pol","master_cs_pol","try_from","try_into","type_id","R","RD_STATUS_SPEC","STATUS_EXT_R","STATUS_EXT_W","STATUS_R","STATUS_W","W","WB_MODE_R","WB_MODE_W","bits","borrow","borrow_mut","from","into","status","status","status_ext","status_ext","try_from","try_into","type_id","wb_mode","wb_mode","CS_I_MODE_R","CS_I_MODE_W","INT_EN_R","INT_EN_W","MODE_R","MODE_W","R","SLAVE_SPEC","SLV_CMD_DEFINE_R","SLV_CMD_DEFINE_W","SLV_LAST_COMMAND_R","SLV_LAST_STATE_R","SLV_RD_BUF_DONE_R","SLV_RD_BUF_DONE_W","SLV_RD_STA_DONE_R","SLV_RD_STA_DONE_W","SLV_WR_BUF_DONE_R","SLV_WR_BUF_DONE_W","SLV_WR_RD_BUF_EN_R","SLV_WR_RD_BUF_EN_W","SLV_WR_RD_STA_EN_R","SLV_WR_RD_STA_EN_W","SLV_WR_STA_DONE_R","SLV_WR_STA_DONE_W","SYNC_RESET_R","SYNC_RESET_W","TRANS_CNT_R","TRANS_DONE_R","TRANS_DONE_W","W","bits","borrow","borrow_mut","cs_i_mode","cs_i_mode","from","int_en","int_en","into","mode","mode","slv_cmd_define","slv_cmd_define","slv_last_command","slv_last_state","slv_rd_buf_done","slv_rd_buf_done","slv_rd_sta_done","slv_rd_sta_done","slv_wr_buf_done","slv_wr_buf_done","slv_wr_rd_buf_en","slv_wr_rd_buf_en","slv_wr_rd_sta_en","slv_wr_rd_sta_en","slv_wr_sta_done","slv_wr_sta_done","sync_reset","sync_reset","trans_cnt","trans_done","trans_done","try_from","try_into","type_id","R","SLAVE1_SPEC","SLV_RDBUF_DUMMY_EN_R","SLV_RDBUF_DUMMY_EN_W","SLV_RDSTA_DUMMY_EN_R","SLV_RDSTA_DUMMY_EN_W","SLV_RD_ADDR_BITLEN_R","SLV_RD_ADDR_BITLEN_W","SLV_STATUS_BITLEN_R","SLV_STATUS_BITLEN_W","SLV_STATUS_FAST_EN_R","SLV_STATUS_FAST_EN_W","SLV_STATUS_READBACK_R","SLV_STATUS_READBACK_W","SLV_WRBUF_DUMMY_EN_R","SLV_WRBUF_DUMMY_EN_W","SLV_WRSTA_DUMMY_EN_R","SLV_WRSTA_DUMMY_EN_W","SLV_WR_ADDR_BITLEN_R","SLV_WR_ADDR_BITLEN_W","W","bits","borrow","borrow_mut","from","into","slv_rd_addr_bitlen","slv_rd_addr_bitlen","slv_rdbuf_dummy_en","slv_rdbuf_dummy_en","slv_rdsta_dummy_en","slv_rdsta_dummy_en","slv_status_bitlen","slv_status_bitlen","slv_status_fast_en","slv_status_fast_en","slv_status_readback","slv_status_readback","slv_wr_addr_bitlen","slv_wr_addr_bitlen","slv_wrbuf_dummy_en","slv_wrbuf_dummy_en","slv_wrsta_dummy_en","slv_wrsta_dummy_en","try_from","try_into","type_id","R","SLAVE2_SPEC","SLV_RDBUF_DUMMY_CYCLELEN_R","SLV_RDBUF_DUMMY_CYCLELEN_W","SLV_RDSTA_DUMMY_CYCLELEN_R","SLV_RDSTA_DUMMY_CYCLELEN_W","SLV_WRBUF_DUMMY_CYCLELEN_R","SLV_WRBUF_DUMMY_CYCLELEN_W","SLV_WRSTA_DUMMY_CYCLELEN_R","SLV_WRSTA_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","from","into","slv_rdbuf_dummy_cyclelen","slv_rdbuf_dummy_cyclelen","slv_rdsta_dummy_cyclelen","slv_rdsta_dummy_cyclelen","slv_wrbuf_dummy_cyclelen","slv_wrbuf_dummy_cyclelen","slv_wrsta_dummy_cyclelen","slv_wrsta_dummy_cyclelen","try_from","try_into","type_id","R","SLAVE3_SPEC","SLV_RDBUF_CMD_VALUE_R","SLV_RDBUF_CMD_VALUE_W","SLV_RDSTA_CMD_VALUE_R","SLV_RDSTA_CMD_VALUE_W","SLV_WRBUF_CMD_VALUE_R","SLV_WRBUF_CMD_VALUE_W","SLV_WRSTA_CMD_VALUE_R","SLV_WRSTA_CMD_VALUE_W","W","bits","borrow","borrow_mut","from","into","slv_rdbuf_cmd_value","slv_rdbuf_cmd_value","slv_rdsta_cmd_value","slv_rdsta_cmd_value","slv_wrbuf_cmd_value","slv_wrbuf_cmd_value","slv_wrsta_cmd_value","slv_wrsta_cmd_value","try_from","try_into","type_id","R","SLV_RDATA_BIT_R","SLV_RDATA_BIT_W","SLV_RD_BIT_SPEC","W","bits","borrow","borrow_mut","from","into","slv_rdata_bit","slv_rdata_bit","try_from","try_into","type_id","R","SLV_RDBUF_DBITLEN_R","SLV_RDBUF_DBITLEN_W","SLV_RDBUF_DLEN_SPEC","W","bits","borrow","borrow_mut","from","into","slv_rdbuf_dbitlen","slv_rdbuf_dbitlen","try_from","try_into","type_id","R","SLV_WR_STATUS_SPEC","SLV_WR_ST_R","SLV_WR_ST_W","W","bits","borrow","borrow_mut","from","into","slv_wr_st","slv_wr_st","try_from","try_into","type_id","R","SLV_WRBUF_DBITLEN_R","SLV_WRBUF_DBITLEN_W","SLV_WRBUF_DLEN_SPEC","W","bits","borrow","borrow_mut","from","into","slv_wrbuf_dbitlen","slv_wrbuf_dbitlen","try_from","try_into","type_id","R","SRAM_CMD_SPEC","SRAM_DIO_R","SRAM_DIO_W","SRAM_QIO_R","SRAM_QIO_W","SRAM_RSTIO_R","SRAM_RSTIO_W","W","bits","borrow","borrow_mut","from","into","sram_dio","sram_dio","sram_qio","sram_qio","sram_rstio","sram_rstio","try_from","try_into","type_id","CACHE_SRAM_USR_RD_CMD_BITLEN_R","CACHE_SRAM_USR_RD_CMD_BITLEN_W","CACHE_SRAM_USR_RD_CMD_VALUE_R","CACHE_SRAM_USR_RD_CMD_VALUE_W","R","SRAM_DRD_CMD_SPEC","W","bits","borrow","borrow_mut","cache_sram_usr_rd_cmd_bitlen","cache_sram_usr_rd_cmd_bitlen","cache_sram_usr_rd_cmd_value","cache_sram_usr_rd_cmd_value","from","into","try_from","try_into","type_id","CACHE_SRAM_USR_WR_CMD_BITLEN_R","CACHE_SRAM_USR_WR_CMD_BITLEN_W","CACHE_SRAM_USR_WR_CMD_VALUE_R","CACHE_SRAM_USR_WR_CMD_VALUE_W","R","SRAM_DWR_CMD_SPEC","W","bits","borrow","borrow_mut","cache_sram_usr_wr_cmd_bitlen","cache_sram_usr_wr_cmd_bitlen","cache_sram_usr_wr_cmd_value","cache_sram_usr_wr_cmd_value","from","into","try_from","try_into","type_id","DATA_R","DATA_W","R","TX_CRC_SPEC","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","CK_I_EDGE_R","CK_I_EDGE_W","CK_OUT_EDGE_R","CK_OUT_EDGE_W","CS_HOLD_R","CS_HOLD_W","CS_SETUP_R","CS_SETUP_W","DOUTDIN_R","DOUTDIN_W","FWRITE_DIO_R","FWRITE_DIO_W","FWRITE_DUAL_R","FWRITE_DUAL_W","FWRITE_QIO_R","FWRITE_QIO_W","FWRITE_QUAD_R","FWRITE_QUAD_W","R","RD_BYTE_ORDER_R","RD_BYTE_ORDER_W","SIO_R","SIO_W","USER_SPEC","USR_ADDR_HOLD_R","USR_ADDR_HOLD_W","USR_ADDR_R","USR_ADDR_W","USR_CMD_HOLD_R","USR_CMD_HOLD_W","USR_COMMAND_R","USR_COMMAND_W","USR_DIN_HOLD_R","USR_DIN_HOLD_W","USR_DOUT_HOLD_R","USR_DOUT_HOLD_W","USR_DUMMY_HOLD_R","USR_DUMMY_HOLD_W","USR_DUMMY_IDLE_R","USR_DUMMY_IDLE_W","USR_DUMMY_R","USR_DUMMY_W","USR_HOLD_POL_R","USR_HOLD_POL_W","USR_MISO_HIGHPART_R","USR_MISO_HIGHPART_W","USR_MISO_R","USR_MISO_W","USR_MOSI_HIGHPART_R","USR_MOSI_HIGHPART_W","USR_MOSI_R","USR_MOSI_W","USR_PREP_HOLD_R","USR_PREP_HOLD_W","W","WR_BYTE_ORDER_R","WR_BYTE_ORDER_W","bits","borrow","borrow_mut","ck_i_edge","ck_i_edge","ck_out_edge","ck_out_edge","cs_hold","cs_hold","cs_setup","cs_setup","doutdin","doutdin","from","fwrite_dio","fwrite_dio","fwrite_dual","fwrite_dual","fwrite_qio","fwrite_qio","fwrite_quad","fwrite_quad","into","rd_byte_order","rd_byte_order","sio","sio","try_from","try_into","type_id","usr_addr","usr_addr","usr_addr_hold","usr_addr_hold","usr_cmd_hold","usr_cmd_hold","usr_command","usr_command","usr_din_hold","usr_din_hold","usr_dout_hold","usr_dout_hold","usr_dummy","usr_dummy","usr_dummy_hold","usr_dummy_hold","usr_dummy_idle","usr_dummy_idle","usr_hold_pol","usr_hold_pol","usr_miso","usr_miso","usr_miso_highpart","usr_miso_highpart","usr_mosi","usr_mosi","usr_mosi_highpart","usr_mosi_highpart","usr_prep_hold","usr_prep_hold","wr_byte_order","wr_byte_order","R","USER1_SPEC","USR_ADDR_BITLEN_R","USR_DUMMY_CYCLELEN_R","USR_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_bitlen","usr_dummy_cyclelen","usr_dummy_cyclelen","R","USER2_SPEC","USR_COMMAND_BITLEN_R","USR_COMMAND_BITLEN_W","USR_COMMAND_VALUE_R","USR_COMMAND_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_command_bitlen","usr_command_bitlen","usr_command_value","usr_command_value","BUF0_R","BUF0_W","R","W","W0_SPEC","bits","borrow","borrow_mut","buf0","buf0","from","into","try_from","try_into","type_id","BUF1_R","BUF1_W","R","W","W1_SPEC","bits","borrow","borrow_mut","buf1","buf1","from","into","try_from","try_into","type_id","BUF10_R","BUF10_W","R","W","W10_SPEC","bits","borrow","borrow_mut","buf10","buf10","from","into","try_from","try_into","type_id","BUF11_R","BUF11_W","R","W","W11_SPEC","bits","borrow","borrow_mut","buf11","buf11","from","into","try_from","try_into","type_id","BUF12_R","BUF12_W","R","W","W12_SPEC","bits","borrow","borrow_mut","buf12","buf12","from","into","try_from","try_into","type_id","BUF13_R","BUF13_W","R","W","W13_SPEC","bits","borrow","borrow_mut","buf13","buf13","from","into","try_from","try_into","type_id","BUF14_R","BUF14_W","R","W","W14_SPEC","bits","borrow","borrow_mut","buf14","buf14","from","into","try_from","try_into","type_id","BUF15_R","BUF15_W","R","W","W15_SPEC","bits","borrow","borrow_mut","buf15","buf15","from","into","try_from","try_into","type_id","BUF2_R","BUF2_W","R","W","W2_SPEC","bits","borrow","borrow_mut","buf2","buf2","from","into","try_from","try_into","type_id","BUF3_R","BUF3_W","R","W","W3_SPEC","bits","borrow","borrow_mut","buf3","buf3","from","into","try_from","try_into","type_id","BUF4_R","BUF4_W","R","W","W4_SPEC","bits","borrow","borrow_mut","buf4","buf4","from","into","try_from","try_into","type_id","BUF5_R","BUF5_W","R","W","W5_SPEC","bits","borrow","borrow_mut","buf5","buf5","from","into","try_from","try_into","type_id","BUF6_R","BUF6_W","R","W","W6_SPEC","bits","borrow","borrow_mut","buf6","buf6","from","into","try_from","try_into","type_id","BUF7_R","BUF7_W","R","W","W7_SPEC","bits","borrow","borrow_mut","buf7","buf7","from","into","try_from","try_into","type_id","BUF8_R","BUF8_W","R","W","W8_SPEC","bits","borrow","borrow_mut","buf8","buf8","from","into","try_from","try_into","type_id","BUF9_R","BUF9_W","R","W","W9_SPEC","bits","borrow","borrow_mut","buf9","buf9","from","into","try_from","try_into","type_id","INT_CLR_TIMERS","INT_ENA_TIMERS","INT_RAW_TIMERS","INT_ST_TIMERS","LACTALARMHI","LACTALARMLO","LACTCONFIG","LACTHI","LACTLO","LACTLOAD","LACTLOADHI","LACTLOADLO","LACTRTC","LACTUPDATE","NTIMERS_DATE","RTCCALICFG","RTCCALICFG1","RegisterBlock","T0ALARMHI","T0ALARMLO","T0CONFIG","T0HI","T0LO","T0LOAD","T0LOADHI","T0LOADLO","T0UPDATE","T1ALARMHI","T1ALARMLO","T1CONFIG","T1HI","T1LO","T1LOAD","T1LOADHI","T1LOADLO","T1UPDATE","TIMGCLK","WDTCONFIG0","WDTCONFIG1","WDTCONFIG2","WDTCONFIG3","WDTCONFIG4","WDTCONFIG5","WDTFEED","WDTWPROTECT","borrow","borrow_mut","from","int_clr_timers","int_clr_timers","int_ena_timers","int_ena_timers","int_raw_timers","int_raw_timers","int_st_timers","int_st_timers","into","lactalarmhi","lactalarmhi","lactalarmlo","lactalarmlo","lactconfig","lactconfig","lacthi","lacthi","lactlo","lactlo","lactload","lactload","lactloadhi","lactloadhi","lactloadlo","lactloadlo","lactrtc","lactrtc","lactupdate","lactupdate","ntimers_date","ntimers_date","rtccalicfg","rtccalicfg","rtccalicfg1","rtccalicfg1","t0alarmhi","t0alarmhi","t0alarmlo","t0alarmlo","t0config","t0config","t0hi","t0hi","t0lo","t0lo","t0load","t0load","t0loadhi","t0loadhi","t0loadlo","t0loadlo","t0update","t0update","t1alarmhi","t1alarmhi","t1alarmlo","t1alarmlo","t1config","t1config","t1hi","t1hi","t1lo","t1lo","t1load","t1load","t1loadhi","t1loadhi","t1loadlo","t1loadlo","t1update","t1update","timgclk","timgclk","try_from","try_into","type_id","wdtconfig0","wdtconfig0","wdtconfig1","wdtconfig1","wdtconfig2","wdtconfig2","wdtconfig3","wdtconfig3","wdtconfig4","wdtconfig4","wdtconfig5","wdtconfig5","wdtfeed","wdtfeed","wdtwprotect","wdtwprotect","INT_CLR_TIMERS_SPEC","LACT_INT_CLR_W","T0_INT_CLR_W","T1_INT_CLR_W","W","WDT_INT_CLR_W","bits","borrow","borrow_mut","from","into","lact_int_clr","t0_int_clr","t1_int_clr","try_from","try_into","type_id","wdt_int_clr","INT_ENA_TIMERS_SPEC","LACT_INT_ENA_R","LACT_INT_ENA_W","R","T0_INT_ENA_R","T0_INT_ENA_W","T1_INT_ENA_R","T1_INT_ENA_W","W","WDT_INT_ENA_R","WDT_INT_ENA_W","bits","borrow","borrow_mut","from","into","lact_int_ena","lact_int_ena","t0_int_ena","t0_int_ena","t1_int_ena","t1_int_ena","try_from","try_into","type_id","wdt_int_ena","wdt_int_ena","INT_RAW_TIMERS_SPEC","LACT_INT_RAW_R","R","T0_INT_RAW_R","T1_INT_RAW_R","WDT_INT_RAW_R","borrow","borrow_mut","from","into","lact_int_raw","t0_int_raw","t1_int_raw","try_from","try_into","type_id","wdt_int_raw","INT_ST_TIMERS_SPEC","LACT_INT_ST_R","R","T0_INT_ST_R","T1_INT_ST_R","WDT_INT_ST_R","borrow","borrow_mut","from","into","lact_int_st","t0_int_st","t1_int_st","try_from","try_into","type_id","wdt_int_st","LACTALARMHI_SPEC","LACT_ALARM_HI_R","LACT_ALARM_HI_W","R","W","bits","borrow","borrow_mut","from","into","lact_alarm_hi","lact_alarm_hi","try_from","try_into","type_id","LACTALARMLO_SPEC","LACT_ALARM_LO_R","LACT_ALARM_LO_W","R","W","bits","borrow","borrow_mut","from","into","lact_alarm_lo","lact_alarm_lo","try_from","try_into","type_id","LACTCONFIG_SPEC","LACT_ALARM_EN_R","LACT_ALARM_EN_W","LACT_AUTORELOAD_R","LACT_AUTORELOAD_W","LACT_CPST_EN_R","LACT_CPST_EN_W","LACT_DIVIDER_R","LACT_DIVIDER_W","LACT_EDGE_INT_EN_R","LACT_EDGE_INT_EN_W","LACT_EN_R","LACT_EN_W","LACT_INCREASE_R","LACT_INCREASE_W","LACT_LAC_EN_R","LACT_LAC_EN_W","LACT_LEVEL_INT_EN_R","LACT_LEVEL_INT_EN_W","LACT_RTC_ONLY_R","LACT_RTC_ONLY_W","R","W","bits","borrow","borrow_mut","from","into","lact_alarm_en","lact_alarm_en","lact_autoreload","lact_autoreload","lact_cpst_en","lact_cpst_en","lact_divider","lact_divider","lact_edge_int_en","lact_edge_int_en","lact_en","lact_en","lact_increase","lact_increase","lact_lac_en","lact_lac_en","lact_level_int_en","lact_level_int_en","lact_rtc_only","lact_rtc_only","try_from","try_into","type_id","LACTHI_SPEC","LACT_HI_R","R","borrow","borrow_mut","from","into","lact_hi","try_from","try_into","type_id","LACTLO_SPEC","LACT_LO_R","R","borrow","borrow_mut","from","into","lact_lo","try_from","try_into","type_id","LACTLOAD_SPEC","LACT_LOAD_W","W","bits","borrow","borrow_mut","from","into","lact_load","try_from","try_into","type_id","LACTLOADHI_SPEC","LACT_LOAD_HI_R","LACT_LOAD_HI_W","R","W","bits","borrow","borrow_mut","from","into","lact_load_hi","lact_load_hi","try_from","try_into","type_id","LACTLOADLO_SPEC","LACT_LOAD_LO_R","LACT_LOAD_LO_W","R","W","bits","borrow","borrow_mut","from","into","lact_load_lo","lact_load_lo","try_from","try_into","type_id","LACTRTC_SPEC","LACT_RTC_STEP_LEN_R","LACT_RTC_STEP_LEN_W","R","W","bits","borrow","borrow_mut","from","into","lact_rtc_step_len","lact_rtc_step_len","try_from","try_into","type_id","LACTUPDATE_SPEC","LACT_UPDATE_W","W","bits","borrow","borrow_mut","from","into","lact_update","try_from","try_into","type_id","NTIMERS_DATE_R","NTIMERS_DATE_SPEC","NTIMERS_DATE_W","R","W","bits","borrow","borrow_mut","from","into","ntimers_date","ntimers_date","try_from","try_into","type_id","R","RTCCALICFG_SPEC","RTC_CALI_CLK_SEL_R","RTC_CALI_CLK_SEL_W","RTC_CALI_MAX_R","RTC_CALI_MAX_W","RTC_CALI_RDY_R","RTC_CALI_START_CYCLING_R","RTC_CALI_START_CYCLING_W","RTC_CALI_START_R","RTC_CALI_START_W","W","bits","borrow","borrow_mut","from","into","rtc_cali_clk_sel","rtc_cali_clk_sel","rtc_cali_max","rtc_cali_max","rtc_cali_rdy","rtc_cali_start","rtc_cali_start","rtc_cali_start_cycling","rtc_cali_start_cycling","try_from","try_into","type_id","R","RTCCALICFG1_SPEC","RTC_CALI_VALUE_R","borrow","borrow_mut","from","into","rtc_cali_value","try_from","try_into","type_id","ALARM_HI_R","ALARM_HI_W","R","T0ALARMHI_SPEC","W","alarm_hi","alarm_hi","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_LO_R","ALARM_LO_W","R","T0ALARMLO_SPEC","W","alarm_lo","alarm_lo","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_EN_R","ALARM_EN_W","AUTORELOAD_R","AUTORELOAD_W","DIVIDER_R","DIVIDER_W","EDGE_INT_EN_R","EDGE_INT_EN_W","EN_R","EN_W","INCREASE_R","INCREASE_W","LEVEL_INT_EN_R","LEVEL_INT_EN_W","R","T0CONFIG_SPEC","W","alarm_en","alarm_en","autoreload","autoreload","bits","borrow","borrow_mut","divider","divider","edge_int_en","edge_int_en","en","en","from","increase","increase","into","level_int_en","level_int_en","try_from","try_into","type_id","HI_R","R","T0HI_SPEC","borrow","borrow_mut","from","hi","into","try_from","try_into","type_id","LO_R","R","T0LO_SPEC","borrow","borrow_mut","from","into","lo","try_from","try_into","type_id","LOAD_W","T0LOAD_SPEC","W","bits","borrow","borrow_mut","from","into","load","try_from","try_into","type_id","LOAD_HI_R","LOAD_HI_W","R","T0LOADHI_SPEC","W","bits","borrow","borrow_mut","from","into","load_hi","load_hi","try_from","try_into","type_id","LOAD_LO_R","LOAD_LO_W","R","T0LOADLO_SPEC","W","bits","borrow","borrow_mut","from","into","load_lo","load_lo","try_from","try_into","type_id","R","T0UPDATE_SPEC","UPDATE_R","UPDATE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","update","update","ALARM_HI_R","ALARM_HI_W","R","T1ALARMHI_SPEC","W","alarm_hi","alarm_hi","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_LO_R","ALARM_LO_W","R","T1ALARMLO_SPEC","W","alarm_lo","alarm_lo","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_EN_R","ALARM_EN_W","AUTORELOAD_R","AUTORELOAD_W","DIVIDER_R","DIVIDER_W","EDGE_INT_EN_R","EDGE_INT_EN_W","EN_R","EN_W","INCREASE_R","INCREASE_W","LEVEL_INT_EN_R","LEVEL_INT_EN_W","R","T1CONFIG_SPEC","W","alarm_en","alarm_en","autoreload","autoreload","bits","borrow","borrow_mut","divider","divider","edge_int_en","edge_int_en","en","en","from","increase","increase","into","level_int_en","level_int_en","try_from","try_into","type_id","HI_R","R","T1HI_SPEC","borrow","borrow_mut","from","hi","into","try_from","try_into","type_id","LO_R","R","T1LO_SPEC","borrow","borrow_mut","from","into","lo","try_from","try_into","type_id","LOAD_W","T1LOAD_SPEC","W","bits","borrow","borrow_mut","from","into","load","try_from","try_into","type_id","LOAD_HI_R","LOAD_HI_W","R","T1LOADHI_SPEC","W","bits","borrow","borrow_mut","from","into","load_hi","load_hi","try_from","try_into","type_id","LOAD_LO_R","LOAD_LO_W","R","T1LOADLO_SPEC","W","bits","borrow","borrow_mut","from","into","load_lo","load_lo","try_from","try_into","type_id","R","T1UPDATE_SPEC","UPDATE_R","UPDATE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","update","update","CLK_EN_R","CLK_EN_W","R","TIMGCLK_SPEC","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","INTERRUPT","NS100","NS100","NS1600","NS1600","NS200","NS200","NS300","NS300","NS3200","NS3200","NS400","NS400","NS500","NS500","NS800","NS800","OFF","R","RESET","RESET_SYS","W","WDTCONFIG0_SPEC","WDT_CPU_RESET_LENGTH_A","WDT_CPU_RESET_LENGTH_R","WDT_CPU_RESET_LENGTH_W","WDT_EDGE_INT_EN_R","WDT_EDGE_INT_EN_W","WDT_EN_R","WDT_EN_W","WDT_FLASHBOOT_MOD_EN_R","WDT_FLASHBOOT_MOD_EN_W","WDT_LEVEL_INT_EN_R","WDT_LEVEL_INT_EN_W","WDT_STG0_R","WDT_STG0_W","WDT_STG1_R","WDT_STG1_W","WDT_STG2_R","WDT_STG2_W","WDT_STG3_A","WDT_STG3_R","WDT_STG3_W","WDT_SYS_RESET_LENGTH_A","WDT_SYS_RESET_LENGTH_R","WDT_SYS_RESET_LENGTH_W","bits","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","interrupt","into","into","into","into","is_interrupt","is_ns100","is_ns100","is_ns1600","is_ns1600","is_ns200","is_ns200","is_ns300","is_ns300","is_ns3200","is_ns3200","is_ns400","is_ns400","is_ns500","is_ns500","is_ns800","is_ns800","is_off","is_reset","is_reset_sys","ns100","ns100","ns1600","ns1600","ns200","ns200","ns300","ns300","ns3200","ns3200","ns400","ns400","ns500","ns500","ns800","ns800","off","reset","reset_sys","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","variant","variant","variant","wdt_cpu_reset_length","wdt_cpu_reset_length","wdt_edge_int_en","wdt_edge_int_en","wdt_en","wdt_en","wdt_flashboot_mod_en","wdt_flashboot_mod_en","wdt_level_int_en","wdt_level_int_en","wdt_stg0","wdt_stg0","wdt_stg1","wdt_stg1","wdt_stg2","wdt_stg2","wdt_stg3","wdt_stg3","wdt_sys_reset_length","wdt_sys_reset_length","R","W","WDTCONFIG1_SPEC","WDT_CLK_PRESCALE_R","WDT_CLK_PRESCALE_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_clk_prescale","wdt_clk_prescale","R","W","WDTCONFIG2_SPEC","WDT_STG0_HOLD_R","WDT_STG0_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg0_hold","wdt_stg0_hold","R","W","WDTCONFIG3_SPEC","WDT_STG1_HOLD_R","WDT_STG1_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg1_hold","wdt_stg1_hold","R","W","WDTCONFIG4_SPEC","WDT_STG2_HOLD_R","WDT_STG2_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg2_hold","wdt_stg2_hold","R","W","WDTCONFIG5_SPEC","WDT_STG3_HOLD_R","WDT_STG3_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg3_hold","wdt_stg3_hold","W","WDTFEED_SPEC","WDT_FEED_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_feed","R","W","WDTWPROTECT_SPEC","WDT_WKEY_R","WDT_WKEY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_wkey","wdt_wkey","ARB_LOST_CAP","BUS_TIMING_0","BUS_TIMING_1","CLOCK_DIVIDER","CMD","DATA_0","DATA_1","DATA_10","DATA_11","DATA_12","DATA_2","DATA_3","DATA_4","DATA_5","DATA_6","DATA_7","DATA_8","DATA_9","ERR_CODE_CAP","ERR_WARNING_LIMIT","INT_ENA","INT_RAW","MODE","RX_ERR_CNT","RX_MESSAGE_CNT","RegisterBlock","STATUS","TX_ERR_CNT","arb_lost_cap","arb_lost_cap","borrow","borrow_mut","bus_timing_0","bus_timing_0","bus_timing_1","bus_timing_1","clock_divider","clock_divider","cmd","cmd","data_0","data_0","data_1","data_1","data_10","data_10","data_11","data_11","data_12","data_12","data_2","data_2","data_3","data_3","data_4","data_4","data_5","data_5","data_6","data_6","data_7","data_7","data_8","data_8","data_9","data_9","err_code_cap","err_code_cap","err_warning_limit","err_warning_limit","from","int_ena","int_ena","int_raw","int_raw","into","mode","mode","rx_err_cnt","rx_err_cnt","rx_message_cnt","rx_message_cnt","status","status","try_from","try_into","tx_err_cnt","tx_err_cnt","type_id","ARB_LOST_CAP_R","ARB_LOST_CAP_SPEC","R","arb_lost_cap","borrow","borrow_mut","from","into","try_from","try_into","type_id","BAUD_PRESC_R","BAUD_PRESC_W","BUS_TIMING_0_SPEC","R","SYNC_JUMP_WIDTH_R","SYNC_JUMP_WIDTH_W","W","baud_presc","baud_presc","bits","borrow","borrow_mut","from","into","sync_jump_width","sync_jump_width","try_from","try_into","type_id","BUS_TIMING_1_SPEC","R","TIME_SAMP_R","TIME_SAMP_W","TIME_SEG1_R","TIME_SEG1_W","TIME_SEG2_R","TIME_SEG2_W","W","bits","borrow","borrow_mut","from","into","time_samp","time_samp","time_seg1","time_seg1","time_seg2","time_seg2","try_from","try_into","type_id","CD_R","CD_W","CLOCK_DIVIDER_SPEC","CLOCK_OFF_R","CLOCK_OFF_W","R","W","bits","borrow","borrow_mut","cd","cd","clock_off","clock_off","from","into","try_from","try_into","type_id","ABORT_TX_W","CLR_OVERRUN_W","CMD_SPEC","RELEASE_BUF_W","SELF_RX_REQ_W","TX_REQ_W","W","abort_tx","bits","borrow","borrow_mut","clr_overrun","from","into","release_buf","self_rx_req","try_from","try_into","tx_req","type_id","DATA_0_SPEC","R","TX_BYTE_0_R","TX_BYTE_0_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_0","tx_byte_0","type_id","DATA_1_SPEC","R","TX_BYTE_1_R","TX_BYTE_1_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_1","tx_byte_1","type_id","DATA_10_SPEC","R","TX_BYTE_10_R","TX_BYTE_10_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_10","tx_byte_10","type_id","DATA_11_SPEC","R","TX_BYTE_11_R","TX_BYTE_11_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_11","tx_byte_11","type_id","DATA_12_SPEC","R","TX_BYTE_12_R","TX_BYTE_12_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_12","tx_byte_12","type_id","DATA_2_SPEC","R","TX_BYTE_2_R","TX_BYTE_2_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_2","tx_byte_2","type_id","DATA_3_SPEC","R","TX_BYTE_3_R","TX_BYTE_3_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_3","tx_byte_3","type_id","DATA_4_SPEC","R","TX_BYTE_4_R","TX_BYTE_4_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_4","tx_byte_4","type_id","DATA_5_SPEC","R","TX_BYTE_5_R","TX_BYTE_5_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_5","tx_byte_5","type_id","DATA_6_SPEC","R","TX_BYTE_6_R","TX_BYTE_6_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_6","tx_byte_6","type_id","DATA_7_SPEC","R","TX_BYTE_7_R","TX_BYTE_7_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_7","tx_byte_7","type_id","DATA_8_SPEC","R","TX_BYTE_8_R","TX_BYTE_8_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_8","tx_byte_8","type_id","DATA_9_SPEC","R","TX_BYTE_9_R","TX_BYTE_9_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_9","tx_byte_9","type_id","ECC_DIRECTION_R","ECC_SEGMENT_R","ECC_TYPE_R","ERR_CODE_CAP_SPEC","R","borrow","borrow_mut","ecc_direction","ecc_segment","ecc_type","from","into","try_from","try_into","type_id","ERR_WARNING_LIMIT_R","ERR_WARNING_LIMIT_SPEC","ERR_WARNING_LIMIT_W","R","W","bits","borrow","borrow_mut","err_warning_limit","err_warning_limit","from","into","try_from","try_into","type_id","ARB_LOST_INT_ENA_R","ARB_LOST_INT_ENA_W","BUS_ERR_INT_ENA_R","BUS_ERR_INT_ENA_W","ERR_PASSIVE_INT_ENA_R","ERR_PASSIVE_INT_ENA_W","ERR_WARN_INT_ENA_R","ERR_WARN_INT_ENA_W","INT_ENA_SPEC","OVERRUN_INT_ENA_R","OVERRUN_INT_ENA_W","R","RX_INT_ENA_R","RX_INT_ENA_W","TX_INT_ENA_R","TX_INT_ENA_W","W","arb_lost_int_ena","arb_lost_int_ena","bits","borrow","borrow_mut","bus_err_int_ena","bus_err_int_ena","err_passive_int_ena","err_passive_int_ena","err_warn_int_ena","err_warn_int_ena","from","into","overrun_int_ena","overrun_int_ena","rx_int_ena","rx_int_ena","try_from","try_into","tx_int_ena","tx_int_ena","type_id","ARB_LOST_INT_ST_R","BUS_ERR_INT_ST_R","ERR_PASSIVE_INT_ST_R","ERR_WARN_INT_ST_R","INT_RAW_SPEC","OVERRUN_INT_ST_R","R","RX_INT_ST_R","TX_INT_ST_R","arb_lost_int_st","borrow","borrow_mut","bus_err_int_st","err_passive_int_st","err_warn_int_st","from","into","overrun_int_st","rx_int_st","try_from","try_into","tx_int_st","type_id","LISTEN_ONLY_MODE_R","LISTEN_ONLY_MODE_W","MODE_SPEC","R","RESET_MODE_R","RESET_MODE_W","RX_FILTER_MODE_R","RX_FILTER_MODE_W","SELF_TEST_MODE_R","SELF_TEST_MODE_W","W","bits","borrow","borrow_mut","from","into","listen_only_mode","listen_only_mode","reset_mode","reset_mode","rx_filter_mode","rx_filter_mode","self_test_mode","self_test_mode","try_from","try_into","type_id","R","RX_ERR_CNT_R","RX_ERR_CNT_SPEC","RX_ERR_CNT_W","W","bits","borrow","borrow_mut","from","into","rx_err_cnt","rx_err_cnt","try_from","try_into","type_id","R","RX_MESSAGE_CNT_SPEC","RX_MESSAGE_COUNTER_R","borrow","borrow_mut","from","into","rx_message_counter","try_from","try_into","type_id","BUS_OFF_ST_R","ERR_ST_R","MISS_ST_R","OVERRUN_ST_R","R","RX_BUF_ST_R","RX_ST_R","STATUS_SPEC","TX_BUF_ST_R","TX_COMPLETE_R","TX_ST_R","borrow","borrow_mut","bus_off_st","err_st","from","into","miss_st","overrun_st","rx_buf_st","rx_st","try_from","try_into","tx_buf_st","tx_complete","tx_st","type_id","R","TX_ERR_CNT_R","TX_ERR_CNT_SPEC","TX_ERR_CNT_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_err_cnt","tx_err_cnt","type_id","AT_CMD_CHAR","AT_CMD_GAPTOUT","AT_CMD_POSTCNT","AT_CMD_PRECNT","AUTOBAUD","CLKDIV","CONF0","CONF1","DATE","FIFO","FLOW_CONF","HIGHPULSE","ID","IDLE_CONF","INT_CLR","INT_ENA","INT_RAW","INT_ST","LOWPULSE","MEM_CNT_STATUS","MEM_CONF","MEM_RX_STATUS","MEM_TX_STATUS","NEGPULSE","POSPULSE","RS485_CONF","RXD_CNT","RegisterBlock","SLEEP_CONF","STATUS","SWFC_CONF","at_cmd_char","at_cmd_char","at_cmd_gaptout","at_cmd_gaptout","at_cmd_postcnt","at_cmd_postcnt","at_cmd_precnt","at_cmd_precnt","autobaud","autobaud","borrow","borrow_mut","clkdiv","clkdiv","conf0","conf0","conf1","conf1","date","date","fifo","fifo","flow_conf","flow_conf","from","highpulse","highpulse","id","id","idle_conf","idle_conf","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","lowpulse","lowpulse","mem_cnt_status","mem_cnt_status","mem_conf","mem_conf","mem_rx_status","mem_rx_status","mem_tx_status","mem_tx_status","negpulse","negpulse","pospulse","pospulse","rs485_conf","rs485_conf","rxd_cnt","rxd_cnt","sleep_conf","sleep_conf","status","status","swfc_conf","swfc_conf","try_from","try_into","type_id","AT_CMD_CHAR_R","AT_CMD_CHAR_SPEC","AT_CMD_CHAR_W","CHAR_NUM_R","CHAR_NUM_W","R","W","at_cmd_char","at_cmd_char","bits","borrow","borrow_mut","char_num","char_num","from","into","try_from","try_into","type_id","AT_CMD_GAPTOUT_SPEC","R","RX_GAP_TOUT_R","RX_GAP_TOUT_W","W","bits","borrow","borrow_mut","from","into","rx_gap_tout","rx_gap_tout","try_from","try_into","type_id","AT_CMD_POSTCNT_SPEC","POST_IDLE_NUM_R","POST_IDLE_NUM_W","R","W","bits","borrow","borrow_mut","from","into","post_idle_num","post_idle_num","try_from","try_into","type_id","AT_CMD_PRECNT_SPEC","PRE_IDLE_NUM_R","PRE_IDLE_NUM_W","R","W","bits","borrow","borrow_mut","from","into","pre_idle_num","pre_idle_num","try_from","try_into","type_id","AUTOBAUD_SPEC","EN_R","EN_W","GLITCH_FILT_R","GLITCH_FILT_W","R","W","bits","borrow","borrow_mut","en","en","from","glitch_filt","glitch_filt","into","try_from","try_into","type_id","CLKDIV_R","CLKDIV_SPEC","CLKDIV_W","FRAG_R","FRAG_W","R","W","bits","borrow","borrow_mut","clkdiv","clkdiv","frag","frag","from","into","try_from","try_into","type_id","BIT_NUM_R","BIT_NUM_W","CLK_EN_R","CLK_EN_W","CONF0_SPEC","CTS_INV_R","CTS_INV_W","DSR_INV_R","DSR_INV_W","DTR_INV_R","DTR_INV_W","ERR_WR_MASK_R","ERR_WR_MASK_W","IRDA_DPLX_R","IRDA_DPLX_W","IRDA_EN_R","IRDA_EN_W","IRDA_RX_INV_R","IRDA_RX_INV_W","IRDA_TX_EN_R","IRDA_TX_EN_W","IRDA_TX_INV_R","IRDA_TX_INV_W","IRDA_WCTL_R","IRDA_WCTL_W","LOOPBACK_R","LOOPBACK_W","PARITY_EN_R","PARITY_EN_W","PARITY_R","PARITY_W","R","RTS_INV_R","RTS_INV_W","RXD_INV_R","RXD_INV_W","RXFIFO_RST_R","RXFIFO_RST_W","STOP_BIT_NUM_R","STOP_BIT_NUM_W","SW_DTR_R","SW_DTR_W","SW_RTS_R","SW_RTS_W","TICK_REF_ALWAYS_ON_R","TICK_REF_ALWAYS_ON_W","TXD_BRK_R","TXD_BRK_W","TXD_INV_R","TXD_INV_W","TXFIFO_RST_R","TXFIFO_RST_W","TX_FLOW_EN_R","TX_FLOW_EN_W","W","bit_num","bit_num","bits","borrow","borrow_mut","clk_en","clk_en","cts_inv","cts_inv","dsr_inv","dsr_inv","dtr_inv","dtr_inv","err_wr_mask","err_wr_mask","from","into","irda_dplx","irda_dplx","irda_en","irda_en","irda_rx_inv","irda_rx_inv","irda_tx_en","irda_tx_en","irda_tx_inv","irda_tx_inv","irda_wctl","irda_wctl","loopback","loopback","parity","parity","parity_en","parity_en","rts_inv","rts_inv","rxd_inv","rxd_inv","rxfifo_rst","rxfifo_rst","stop_bit_num","stop_bit_num","sw_dtr","sw_dtr","sw_rts","sw_rts","tick_ref_always_on","tick_ref_always_on","try_from","try_into","tx_flow_en","tx_flow_en","txd_brk","txd_brk","txd_inv","txd_inv","txfifo_rst","txfifo_rst","type_id","CONF1_SPEC","R","RXFIFO_FULL_THRHD_R","RXFIFO_FULL_THRHD_W","RX_FLOW_EN_R","RX_FLOW_EN_W","RX_FLOW_THRHD_R","RX_FLOW_THRHD_W","RX_TOUT_EN_R","RX_TOUT_EN_W","RX_TOUT_THRHD_R","RX_TOUT_THRHD_W","TXFIFO_EMPTY_THRHD_R","TXFIFO_EMPTY_THRHD_W","W","bits","borrow","borrow_mut","from","into","rx_flow_en","rx_flow_en","rx_flow_thrhd","rx_flow_thrhd","rx_tout_en","rx_tout_en","rx_tout_thrhd","rx_tout_thrhd","rxfifo_full_thrhd","rxfifo_full_thrhd","try_from","try_into","txfifo_empty_thrhd","txfifo_empty_thrhd","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FIFO_SPEC","R","RXFIFO_RD_BYTE_R","RXFIFO_RD_BYTE_W","W","bits","borrow","borrow_mut","from","into","rxfifo_rd_byte","rxfifo_rd_byte","try_from","try_into","type_id","FLOW_CONF_SPEC","FORCE_XOFF_R","FORCE_XOFF_W","FORCE_XON_R","FORCE_XON_W","R","SEND_XOFF_R","SEND_XOFF_W","SEND_XON_R","SEND_XON_W","SW_FLOW_CON_EN_R","SW_FLOW_CON_EN_W","W","XONOFF_DEL_R","XONOFF_DEL_W","bits","borrow","borrow_mut","force_xoff","force_xoff","force_xon","force_xon","from","into","send_xoff","send_xoff","send_xon","send_xon","sw_flow_con_en","sw_flow_con_en","try_from","try_into","type_id","xonoff_del","xonoff_del","HIGHPULSE_SPEC","MIN_CNT_R","R","borrow","borrow_mut","from","into","min_cnt","try_from","try_into","type_id","ID_R","ID_SPEC","ID_W","R","W","bits","borrow","borrow_mut","from","id","id","into","try_from","try_into","type_id","IDLE_CONF_SPEC","R","RX_IDLE_THRHD_R","RX_IDLE_THRHD_W","TX_BRK_NUM_R","TX_BRK_NUM_W","TX_IDLE_NUM_R","TX_IDLE_NUM_W","W","bits","borrow","borrow_mut","from","into","rx_idle_thrhd","rx_idle_thrhd","try_from","try_into","tx_brk_num","tx_brk_num","tx_idle_num","tx_idle_num","type_id","AT_CMD_CHAR_DET_INT_CLR_W","BRK_DET_INT_CLR_W","CTS_CHG_INT_CLR_W","DSR_CHG_INT_CLR_W","FRM_ERR_INT_CLR_W","GLITCH_DET_INT_CLR_W","INT_CLR_SPEC","PARITY_ERR_INT_CLR_W","RS485_CLASH_INT_CLR_W","RS485_FRM_ERR_INT_CLR_W","RS485_PARITY_ERR_INT_CLR_W","RXFIFO_FULL_INT_CLR_W","RXFIFO_OVF_INT_CLR_W","RXFIFO_TOUT_INT_CLR_W","SW_XOFF_INT_CLR_W","SW_XON_INT_CLR_W","TXFIFO_EMPTY_INT_CLR_W","TX_BRK_DONE_INT_CLR_W","TX_BRK_IDLE_DONE_INT_CLR_W","TX_DONE_INT_CLR_W","W","at_cmd_char_det_int_clr","bits","borrow","borrow_mut","brk_det_int_clr","cts_chg_int_clr","dsr_chg_int_clr","frm_err_int_clr","from","glitch_det_int_clr","into","parity_err_int_clr","rs485_clash_int_clr","rs485_frm_err_int_clr","rs485_parity_err_int_clr","rxfifo_full_int_clr","rxfifo_ovf_int_clr","rxfifo_tout_int_clr","sw_xoff_int_clr","sw_xon_int_clr","try_from","try_into","tx_brk_done_int_clr","tx_brk_idle_done_int_clr","tx_done_int_clr","txfifo_empty_int_clr","type_id","AT_CMD_CHAR_DET_INT_ENA_R","AT_CMD_CHAR_DET_INT_ENA_W","BRK_DET_INT_ENA_R","BRK_DET_INT_ENA_W","CTS_CHG_INT_ENA_R","CTS_CHG_INT_ENA_W","DSR_CHG_INT_ENA_R","DSR_CHG_INT_ENA_W","FRM_ERR_INT_ENA_R","FRM_ERR_INT_ENA_W","GLITCH_DET_INT_ENA_R","GLITCH_DET_INT_ENA_W","INT_ENA_SPEC","PARITY_ERR_INT_ENA_R","PARITY_ERR_INT_ENA_W","R","RS485_CLASH_INT_ENA_R","RS485_CLASH_INT_ENA_W","RS485_FRM_ERR_INT_ENA_R","RS485_FRM_ERR_INT_ENA_W","RS485_PARITY_ERR_INT_ENA_R","RS485_PARITY_ERR_INT_ENA_W","RXFIFO_FULL_INT_ENA_R","RXFIFO_FULL_INT_ENA_W","RXFIFO_OVF_INT_ENA_R","RXFIFO_OVF_INT_ENA_W","RXFIFO_TOUT_INT_ENA_R","RXFIFO_TOUT_INT_ENA_W","SW_XOFF_INT_ENA_R","SW_XOFF_INT_ENA_W","SW_XON_INT_ENA_R","SW_XON_INT_ENA_W","TXFIFO_EMPTY_INT_ENA_R","TXFIFO_EMPTY_INT_ENA_W","TX_BRK_DONE_INT_ENA_R","TX_BRK_DONE_INT_ENA_W","TX_BRK_IDLE_DONE_INT_ENA_R","TX_BRK_IDLE_DONE_INT_ENA_W","TX_DONE_INT_ENA_R","TX_DONE_INT_ENA_W","W","at_cmd_char_det_int_ena","at_cmd_char_det_int_ena","bits","borrow","borrow_mut","brk_det_int_ena","brk_det_int_ena","cts_chg_int_ena","cts_chg_int_ena","dsr_chg_int_ena","dsr_chg_int_ena","frm_err_int_ena","frm_err_int_ena","from","glitch_det_int_ena","glitch_det_int_ena","into","parity_err_int_ena","parity_err_int_ena","rs485_clash_int_ena","rs485_clash_int_ena","rs485_frm_err_int_ena","rs485_frm_err_int_ena","rs485_parity_err_int_ena","rs485_parity_err_int_ena","rxfifo_full_int_ena","rxfifo_full_int_ena","rxfifo_ovf_int_ena","rxfifo_ovf_int_ena","rxfifo_tout_int_ena","rxfifo_tout_int_ena","sw_xoff_int_ena","sw_xoff_int_ena","sw_xon_int_ena","sw_xon_int_ena","try_from","try_into","tx_brk_done_int_ena","tx_brk_done_int_ena","tx_brk_idle_done_int_ena","tx_brk_idle_done_int_ena","tx_done_int_ena","tx_done_int_ena","txfifo_empty_int_ena","txfifo_empty_int_ena","type_id","AT_CMD_CHAR_DET_INT_RAW_R","BRK_DET_INT_RAW_R","CTS_CHG_INT_RAW_R","DSR_CHG_INT_RAW_R","FRM_ERR_INT_RAW_R","GLITCH_DET_INT_RAW_R","INT_RAW_SPEC","PARITY_ERR_INT_RAW_R","R","RS485_CLASH_INT_RAW_R","RS485_FRM_ERR_INT_RAW_R","RS485_PARITY_ERR_INT_RAW_R","RXFIFO_FULL_INT_RAW_R","RXFIFO_OVF_INT_RAW_R","RXFIFO_TOUT_INT_RAW_R","SW_XOFF_INT_RAW_R","SW_XON_INT_RAW_R","TXFIFO_EMPTY_INT_RAW_R","TX_BRK_DONE_INT_RAW_R","TX_BRK_IDLE_DONE_INT_RAW_R","TX_DONE_INT_RAW_R","at_cmd_char_det_int_raw","borrow","borrow_mut","brk_det_int_raw","cts_chg_int_raw","dsr_chg_int_raw","frm_err_int_raw","from","glitch_det_int_raw","into","parity_err_int_raw","rs485_clash_int_raw","rs485_frm_err_int_raw","rs485_parity_err_int_raw","rxfifo_full_int_raw","rxfifo_ovf_int_raw","rxfifo_tout_int_raw","sw_xoff_int_raw","sw_xon_int_raw","try_from","try_into","tx_brk_done_int_raw","tx_brk_idle_done_int_raw","tx_done_int_raw","txfifo_empty_int_raw","type_id","AT_CMD_CHAR_DET_INT_ST_R","BRK_DET_INT_ST_R","CTS_CHG_INT_ST_R","DSR_CHG_INT_ST_R","FRM_ERR_INT_ST_R","GLITCH_DET_INT_ST_R","INT_ST_SPEC","PARITY_ERR_INT_ST_R","R","RS485_CLASH_INT_ST_R","RS485_FRM_ERR_INT_ST_R","RS485_PARITY_ERR_INT_ST_R","RXFIFO_FULL_INT_ST_R","RXFIFO_OVF_INT_ST_R","RXFIFO_TOUT_INT_ST_R","SW_XOFF_INT_ST_R","SW_XON_INT_ST_R","TXFIFO_EMPTY_INT_ST_R","TX_BRK_DONE_INT_ST_R","TX_BRK_IDLE_DONE_INT_ST_R","TX_DONE_INT_ST_R","at_cmd_char_det_int_st","borrow","borrow_mut","brk_det_int_st","cts_chg_int_st","dsr_chg_int_st","frm_err_int_st","from","glitch_det_int_st","into","parity_err_int_st","rs485_clash_int_st","rs485_frm_err_int_st","rs485_parity_err_int_st","rxfifo_full_int_st","rxfifo_ovf_int_st","rxfifo_tout_int_st","sw_xoff_int_st","sw_xon_int_st","try_from","try_into","tx_brk_done_int_st","tx_brk_idle_done_int_st","tx_done_int_st","txfifo_empty_int_st","type_id","LOWPULSE_SPEC","MIN_CNT_R","R","borrow","borrow_mut","from","into","min_cnt","try_from","try_into","type_id","MEM_CNT_STATUS_SPEC","R","RX_MEM_CNT_R","TX_MEM_CNT_R","borrow","borrow_mut","from","into","rx_mem_cnt","try_from","try_into","tx_mem_cnt","type_id","MEM_CONF_SPEC","MEM_PD_R","MEM_PD_W","R","RX_FLOW_THRHD_H3_R","RX_FLOW_THRHD_H3_W","RX_MEM_FULL_THRHD_R","RX_MEM_FULL_THRHD_W","RX_SIZE_R","RX_SIZE_W","RX_TOUT_THRHD_H3_R","RX_TOUT_THRHD_H3_W","TX_MEM_EMPTY_THRHD_R","TX_MEM_EMPTY_THRHD_W","TX_SIZE_R","TX_SIZE_W","W","XOFF_THRESHOLD_H2_R","XOFF_THRESHOLD_H2_W","XON_THRESHOLD_H2_R","XON_THRESHOLD_H2_W","bits","borrow","borrow_mut","from","into","mem_pd","mem_pd","rx_flow_thrhd_h3","rx_flow_thrhd_h3","rx_mem_full_thrhd","rx_mem_full_thrhd","rx_size","rx_size","rx_tout_thrhd_h3","rx_tout_thrhd_h3","try_from","try_into","tx_mem_empty_thrhd","tx_mem_empty_thrhd","tx_size","tx_size","type_id","xoff_threshold_h2","xoff_threshold_h2","xon_threshold_h2","xon_threshold_h2","MEM_RX_RD_ADDR_R","MEM_RX_STATUS_R","MEM_RX_STATUS_SPEC","MEM_RX_WR_ADDR_R","R","borrow","borrow_mut","from","into","mem_rx_rd_addr","mem_rx_status","mem_rx_wr_addr","try_from","try_into","type_id","MEM_TX_STATUS_R","MEM_TX_STATUS_SPEC","R","borrow","borrow_mut","from","into","mem_tx_status","try_from","try_into","type_id","NEGEDGE_MIN_CNT_R","NEGPULSE_SPEC","R","borrow","borrow_mut","from","into","negedge_min_cnt","try_from","try_into","type_id","POSEDGE_MIN_CNT_R","POSPULSE_SPEC","R","borrow","borrow_mut","from","into","posedge_min_cnt","try_from","try_into","type_id","DL0_EN_R","DL0_EN_W","DL1_EN_R","DL1_EN_W","R","RS485RXBY_TX_EN_R","RS485RXBY_TX_EN_W","RS485TX_RX_EN_R","RS485TX_RX_EN_W","RS485_CONF_SPEC","RS485_EN_R","RS485_EN_W","RS485_RX_DLY_NUM_R","RS485_RX_DLY_NUM_W","RS485_TX_DLY_NUM_R","RS485_TX_DLY_NUM_W","W","bits","borrow","borrow_mut","dl0_en","dl0_en","dl1_en","dl1_en","from","into","rs485_en","rs485_en","rs485_rx_dly_num","rs485_rx_dly_num","rs485_tx_dly_num","rs485_tx_dly_num","rs485rxby_tx_en","rs485rxby_tx_en","rs485tx_rx_en","rs485tx_rx_en","try_from","try_into","type_id","R","RXD_CNT_SPEC","RXD_EDGE_CNT_R","borrow","borrow_mut","from","into","rxd_edge_cnt","try_from","try_into","type_id","ACTIVE_THRESHOLD_R","ACTIVE_THRESHOLD_W","R","SLEEP_CONF_SPEC","W","active_threshold","active_threshold","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CTSN_R","DSRN_R","DTRN_R","R","RTSN_R","RXD_R","RXFIFO_CNT_R","STATUS_SPEC","ST_URX_OUT_R","ST_UTX_OUT_R","TXD_R","TXFIFO_CNT_R","borrow","borrow_mut","ctsn","dsrn","dtrn","from","into","rtsn","rxd","rxfifo_cnt","st_urx_out","st_utx_out","try_from","try_into","txd","txfifo_cnt","type_id","R","SWFC_CONF_SPEC","W","XOFF_CHAR_R","XOFF_CHAR_W","XOFF_THRESHOLD_R","XOFF_THRESHOLD_W","XON_CHAR_R","XON_CHAR_W","XON_THRESHOLD_R","XON_THRESHOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xoff_char","xoff_char","xoff_threshold","xoff_threshold","xon_char","xon_char","xon_threshold","xon_threshold","ACK_NUM","AHB_TEST","CONF0","CONF1","DATE","DMA_IN_DSCR","DMA_IN_DSCR_BF0","DMA_IN_DSCR_BF1","DMA_IN_ERR_EOF_DES_ADDR","DMA_IN_LINK","DMA_IN_POP","DMA_IN_STATUS","DMA_IN_SUC_EOF_DES_ADDR","DMA_OUT_DSCR","DMA_OUT_DSCR_BF0","DMA_OUT_DSCR_BF1","DMA_OUT_EOF_BFR_DES_ADDR","DMA_OUT_EOF_DES_ADDR","DMA_OUT_LINK","DMA_OUT_PUSH","DMA_OUT_STATUS","ESCAPE_CONF","ESC_CONF0","ESC_CONF1","ESC_CONF2","ESC_CONF3","HUNG_CONF","INT_CLR","INT_ENA","INT_RAW","INT_ST","PKT_THRES","Q0_WORD0","Q0_WORD1","Q1_WORD0","Q1_WORD1","Q2_WORD0","Q2_WORD1","Q3_WORD0","Q3_WORD1","Q4_WORD0","Q4_WORD1","Q5_WORD0","Q5_WORD1","Q6_WORD0","Q6_WORD1","QUICK_SENT","RX_HEAD","RegisterBlock","STATE0","STATE1","ack_num","ack_num","ahb_test","ahb_test","borrow","borrow_mut","conf0","conf0","conf1","conf1","date","date","dma_in_dscr","dma_in_dscr","dma_in_dscr_bf0","dma_in_dscr_bf0","dma_in_dscr_bf1","dma_in_dscr_bf1","dma_in_err_eof_des_addr","dma_in_err_eof_des_addr","dma_in_link","dma_in_link","dma_in_pop","dma_in_pop","dma_in_status","dma_in_status","dma_in_suc_eof_des_addr","dma_in_suc_eof_des_addr","dma_out_dscr","dma_out_dscr","dma_out_dscr_bf0","dma_out_dscr_bf0","dma_out_dscr_bf1","dma_out_dscr_bf1","dma_out_eof_bfr_des_addr","dma_out_eof_bfr_des_addr","dma_out_eof_des_addr","dma_out_eof_des_addr","dma_out_link","dma_out_link","dma_out_push","dma_out_push","dma_out_status","dma_out_status","esc_conf0","esc_conf0","esc_conf1","esc_conf1","esc_conf2","esc_conf2","esc_conf3","esc_conf3","escape_conf","escape_conf","from","hung_conf","hung_conf","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","pkt_thres","pkt_thres","q0_word0","q0_word0","q0_word1","q0_word1","q1_word0","q1_word0","q1_word1","q1_word1","q2_word0","q2_word0","q2_word1","q2_word1","q3_word0","q3_word0","q3_word1","q3_word1","q4_word0","q4_word0","q4_word1","q4_word1","q5_word0","q5_word0","q5_word1","q5_word1","q6_word0","q6_word0","q6_word1","q6_word1","quick_sent","quick_sent","rx_head","rx_head","state0","state0","state1","state1","try_from","try_into","type_id","ACK_NUM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","AHB_TESTADDR_R","AHB_TESTADDR_W","AHB_TESTMODE_R","AHB_TESTMODE_W","AHB_TEST_SPEC","R","W","ahb_testaddr","ahb_testaddr","ahb_testmode","ahb_testmode","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","AHBM_FIFO_RST_R","AHBM_FIFO_RST_W","AHBM_RST_R","AHBM_RST_W","CLK_EN_R","CLK_EN_W","CONF0_SPEC","CRC_REC_EN_R","CRC_REC_EN_W","ENCODE_CRC_EN_R","ENCODE_CRC_EN_W","HEAD_EN_R","HEAD_EN_W","INDSCR_BURST_EN_R","INDSCR_BURST_EN_W","IN_LOOP_TEST_R","IN_LOOP_TEST_W","IN_RST_R","IN_RST_W","LEN_EOF_EN_R","LEN_EOF_EN_W","MEM_TRANS_EN_R","MEM_TRANS_EN_W","OUTDSCR_BURST_EN_R","OUTDSCR_BURST_EN_W","OUT_AUTO_WRBACK_R","OUT_AUTO_WRBACK_W","OUT_DATA_BURST_EN_R","OUT_DATA_BURST_EN_W","OUT_EOF_MODE_R","OUT_EOF_MODE_W","OUT_LOOP_TEST_R","OUT_LOOP_TEST_W","OUT_NO_RESTART_CLR_R","OUT_NO_RESTART_CLR_W","OUT_RST_R","OUT_RST_W","R","SEPER_EN_R","SEPER_EN_W","UART0_CE_R","UART0_CE_W","UART1_CE_R","UART1_CE_W","UART2_CE_R","UART2_CE_W","UART_IDLE_EOF_EN_R","UART_IDLE_EOF_EN_W","UART_RX_BRK_EOF_EN_R","UART_RX_BRK_EOF_EN_W","W","ahbm_fifo_rst","ahbm_fifo_rst","ahbm_rst","ahbm_rst","bits","borrow","borrow_mut","clk_en","clk_en","crc_rec_en","crc_rec_en","encode_crc_en","encode_crc_en","from","head_en","head_en","in_loop_test","in_loop_test","in_rst","in_rst","indscr_burst_en","indscr_burst_en","into","len_eof_en","len_eof_en","mem_trans_en","mem_trans_en","out_auto_wrback","out_auto_wrback","out_data_burst_en","out_data_burst_en","out_eof_mode","out_eof_mode","out_loop_test","out_loop_test","out_no_restart_clr","out_no_restart_clr","out_rst","out_rst","outdscr_burst_en","outdscr_burst_en","seper_en","seper_en","try_from","try_into","type_id","uart0_ce","uart0_ce","uart1_ce","uart1_ce","uart2_ce","uart2_ce","uart_idle_eof_en","uart_idle_eof_en","uart_rx_brk_eof_en","uart_rx_brk_eof_en","CHECK_OWNER_R","CHECK_OWNER_W","CHECK_SEQ_EN_R","CHECK_SEQ_EN_W","CHECK_SUM_EN_R","CHECK_SUM_EN_W","CONF1_SPEC","CRC_DISABLE_R","CRC_DISABLE_W","DMA_INFIFO_FULL_THRS_R","DMA_INFIFO_FULL_THRS_W","R","SAVE_HEAD_R","SAVE_HEAD_W","SW_START_R","SW_START_W","TX_ACK_NUM_RE_R","TX_ACK_NUM_RE_W","TX_CHECK_SUM_RE_R","TX_CHECK_SUM_RE_W","W","WAIT_SW_START_R","WAIT_SW_START_W","bits","borrow","borrow_mut","check_owner","check_owner","check_seq_en","check_seq_en","check_sum_en","check_sum_en","crc_disable","crc_disable","dma_infifo_full_thrs","dma_infifo_full_thrs","from","into","save_head","save_head","sw_start","sw_start","try_from","try_into","tx_ack_num_re","tx_ack_num_re","tx_check_sum_re","tx_check_sum_re","type_id","wait_sw_start","wait_sw_start","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DMA_IN_DSCR_SPEC","INLINK_DSCR_R","R","borrow","borrow_mut","from","inlink_dscr","into","try_from","try_into","type_id","DMA_IN_DSCR_BF0_SPEC","INLINK_DSCR_BF0_R","R","borrow","borrow_mut","from","inlink_dscr_bf0","into","try_from","try_into","type_id","DMA_IN_DSCR_BF1_SPEC","INLINK_DSCR_BF1_R","R","borrow","borrow_mut","from","inlink_dscr_bf1","into","try_from","try_into","type_id","DMA_IN_ERR_EOF_DES_ADDR_SPEC","IN_ERR_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_err_eof_des_addr","into","try_from","try_into","type_id","DMA_IN_LINK_SPEC","INLINK_ADDR_R","INLINK_ADDR_W","INLINK_AUTO_RET_R","INLINK_AUTO_RET_W","INLINK_PARK_R","INLINK_RESTART_R","INLINK_RESTART_W","INLINK_START_R","INLINK_START_W","INLINK_STOP_R","INLINK_STOP_W","R","W","bits","borrow","borrow_mut","from","inlink_addr","inlink_addr","inlink_auto_ret","inlink_auto_ret","inlink_park","inlink_restart","inlink_restart","inlink_start","inlink_start","inlink_stop","inlink_stop","into","try_from","try_into","type_id","DMA_IN_POP_SPEC","INFIFO_POP_R","INFIFO_POP_W","INFIFO_RDATA_R","R","W","bits","borrow","borrow_mut","from","infifo_pop","infifo_pop","infifo_rdata","into","try_from","try_into","type_id","DMA_IN_STATUS_SPEC","IN_EMPTY_R","IN_FULL_R","R","RX_ERR_CAUSE_R","borrow","borrow_mut","from","in_empty","in_full","into","rx_err_cause","try_from","try_into","type_id","DMA_IN_SUC_EOF_DES_ADDR_SPEC","IN_SUC_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_suc_eof_des_addr","into","try_from","try_into","type_id","DMA_OUT_DSCR_SPEC","OUTLINK_DSCR_R","R","borrow","borrow_mut","from","into","outlink_dscr","try_from","try_into","type_id","DMA_OUT_DSCR_BF0_SPEC","OUTLINK_DSCR_BF0_R","R","borrow","borrow_mut","from","into","outlink_dscr_bf0","try_from","try_into","type_id","DMA_OUT_DSCR_BF1_SPEC","OUTLINK_DSCR_BF1_R","R","borrow","borrow_mut","from","into","outlink_dscr_bf1","try_from","try_into","type_id","DMA_OUT_EOF_BFR_DES_ADDR_SPEC","OUT_EOF_BFR_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_bfr_des_addr","try_from","try_into","type_id","DMA_OUT_EOF_DES_ADDR_SPEC","OUT_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_des_addr","try_from","try_into","type_id","DMA_OUT_LINK_SPEC","OUTLINK_ADDR_R","OUTLINK_ADDR_W","OUTLINK_PARK_R","OUTLINK_RESTART_R","OUTLINK_RESTART_W","OUTLINK_START_R","OUTLINK_START_W","OUTLINK_STOP_R","OUTLINK_STOP_W","R","W","bits","borrow","borrow_mut","from","into","outlink_addr","outlink_addr","outlink_park","outlink_restart","outlink_restart","outlink_start","outlink_start","outlink_stop","outlink_stop","try_from","try_into","type_id","DMA_OUT_PUSH_SPEC","OUTFIFO_PUSH_R","OUTFIFO_PUSH_W","OUTFIFO_WDATA_R","OUTFIFO_WDATA_W","R","W","bits","borrow","borrow_mut","from","into","outfifo_push","outfifo_push","outfifo_wdata","outfifo_wdata","try_from","try_into","type_id","DMA_OUT_STATUS_SPEC","OUT_EMPTY_R","OUT_FULL_R","R","borrow","borrow_mut","from","into","out_empty","out_full","try_from","try_into","type_id","ESC_CONF0_SPEC","R","SEPER_CHAR_R","SEPER_CHAR_W","SEPER_ESC_CHAR0_R","SEPER_ESC_CHAR0_W","SEPER_ESC_CHAR1_R","SEPER_ESC_CHAR1_W","W","bits","borrow","borrow_mut","from","into","seper_char","seper_char","seper_esc_char0","seper_esc_char0","seper_esc_char1","seper_esc_char1","try_from","try_into","type_id","ESC_CONF1_SPEC","ESC_SEQ0_CHAR0_R","ESC_SEQ0_CHAR0_W","ESC_SEQ0_CHAR1_R","ESC_SEQ0_CHAR1_W","ESC_SEQ0_R","ESC_SEQ0_W","R","W","bits","borrow","borrow_mut","esc_seq0","esc_seq0","esc_seq0_char0","esc_seq0_char0","esc_seq0_char1","esc_seq0_char1","from","into","try_from","try_into","type_id","ESC_CONF2_SPEC","ESC_SEQ1_CHAR0_R","ESC_SEQ1_CHAR0_W","ESC_SEQ1_CHAR1_R","ESC_SEQ1_CHAR1_W","ESC_SEQ1_R","ESC_SEQ1_W","R","W","bits","borrow","borrow_mut","esc_seq1","esc_seq1","esc_seq1_char0","esc_seq1_char0","esc_seq1_char1","esc_seq1_char1","from","into","try_from","try_into","type_id","ESC_CONF3_SPEC","ESC_SEQ2_CHAR0_R","ESC_SEQ2_CHAR0_W","ESC_SEQ2_CHAR1_R","ESC_SEQ2_CHAR1_W","ESC_SEQ2_R","ESC_SEQ2_W","R","W","bits","borrow","borrow_mut","esc_seq2","esc_seq2","esc_seq2_char0","esc_seq2_char0","esc_seq2_char1","esc_seq2_char1","from","into","try_from","try_into","type_id","ESCAPE_CONF_SPEC","R","RX_11_ESC_EN_R","RX_11_ESC_EN_W","RX_13_ESC_EN_R","RX_13_ESC_EN_W","RX_C0_ESC_EN_R","RX_C0_ESC_EN_W","RX_DB_ESC_EN_R","RX_DB_ESC_EN_W","TX_11_ESC_EN_R","TX_11_ESC_EN_W","TX_13_ESC_EN_R","TX_13_ESC_EN_W","TX_C0_ESC_EN_R","TX_C0_ESC_EN_W","TX_DB_ESC_EN_R","TX_DB_ESC_EN_W","W","bits","borrow","borrow_mut","from","into","rx_11_esc_en","rx_11_esc_en","rx_13_esc_en","rx_13_esc_en","rx_c0_esc_en","rx_c0_esc_en","rx_db_esc_en","rx_db_esc_en","try_from","try_into","tx_11_esc_en","tx_11_esc_en","tx_13_esc_en","tx_13_esc_en","tx_c0_esc_en","tx_c0_esc_en","tx_db_esc_en","tx_db_esc_en","type_id","HUNG_CONF_SPEC","R","RXFIFO_TIMEOUT_ENA_R","RXFIFO_TIMEOUT_ENA_W","RXFIFO_TIMEOUT_R","RXFIFO_TIMEOUT_SHIFT_R","RXFIFO_TIMEOUT_SHIFT_W","RXFIFO_TIMEOUT_W","TXFIFO_TIMEOUT_ENA_R","TXFIFO_TIMEOUT_ENA_W","TXFIFO_TIMEOUT_R","TXFIFO_TIMEOUT_SHIFT_R","TXFIFO_TIMEOUT_SHIFT_W","TXFIFO_TIMEOUT_W","W","bits","borrow","borrow_mut","from","into","rxfifo_timeout","rxfifo_timeout","rxfifo_timeout_ena","rxfifo_timeout_ena","rxfifo_timeout_shift","rxfifo_timeout_shift","try_from","try_into","txfifo_timeout","txfifo_timeout","txfifo_timeout_ena","txfifo_timeout_ena","txfifo_timeout_shift","txfifo_timeout_shift","type_id","DMA_INFIFO_FULL_WM_INT_CLR_W","INT_CLR_SPEC","IN_DONE_INT_CLR_W","IN_DSCR_EMPTY_INT_CLR_W","IN_DSCR_ERR_INT_CLR_W","IN_ERR_EOF_INT_CLR_W","IN_SUC_EOF_INT_CLR_W","OUTLINK_EOF_ERR_INT_CLR_W","OUT_DONE_INT_CLR_W","OUT_DSCR_ERR_INT_CLR_W","OUT_EOF_INT_CLR_W","OUT_TOTAL_EOF_INT_CLR_W","RX_HUNG_INT_CLR_W","RX_START_INT_CLR_W","SEND_A_Q_INT_CLR_W","SEND_S_Q_INT_CLR_W","TX_HUNG_INT_CLR_W","TX_START_INT_CLR_W","W","bits","borrow","borrow_mut","dma_infifo_full_wm_int_clr","from","in_done_int_clr","in_dscr_empty_int_clr","in_dscr_err_int_clr","in_err_eof_int_clr","in_suc_eof_int_clr","into","out_done_int_clr","out_dscr_err_int_clr","out_eof_int_clr","out_total_eof_int_clr","outlink_eof_err_int_clr","rx_hung_int_clr","rx_start_int_clr","send_a_q_int_clr","send_s_q_int_clr","try_from","try_into","tx_hung_int_clr","tx_start_int_clr","type_id","DMA_INFIFO_FULL_WM_INT_ENA_R","DMA_INFIFO_FULL_WM_INT_ENA_W","INT_ENA_SPEC","IN_DONE_INT_ENA_R","IN_DONE_INT_ENA_W","IN_DSCR_EMPTY_INT_ENA_R","IN_DSCR_EMPTY_INT_ENA_W","IN_DSCR_ERR_INT_ENA_R","IN_DSCR_ERR_INT_ENA_W","IN_ERR_EOF_INT_ENA_R","IN_ERR_EOF_INT_ENA_W","IN_SUC_EOF_INT_ENA_R","IN_SUC_EOF_INT_ENA_W","OUTLINK_EOF_ERR_INT_ENA_R","OUTLINK_EOF_ERR_INT_ENA_W","OUT_DONE_INT_ENA_R","OUT_DONE_INT_ENA_W","OUT_DSCR_ERR_INT_ENA_R","OUT_DSCR_ERR_INT_ENA_W","OUT_EOF_INT_ENA_R","OUT_EOF_INT_ENA_W","OUT_TOTAL_EOF_INT_ENA_R","OUT_TOTAL_EOF_INT_ENA_W","R","RX_HUNG_INT_ENA_R","RX_HUNG_INT_ENA_W","RX_START_INT_ENA_R","RX_START_INT_ENA_W","SEND_A_Q_INT_ENA_R","SEND_A_Q_INT_ENA_W","SEND_S_Q_INT_ENA_R","SEND_S_Q_INT_ENA_W","TX_HUNG_INT_ENA_R","TX_HUNG_INT_ENA_W","TX_START_INT_ENA_R","TX_START_INT_ENA_W","W","bits","borrow","borrow_mut","dma_infifo_full_wm_int_ena","dma_infifo_full_wm_int_ena","from","in_done_int_ena","in_done_int_ena","in_dscr_empty_int_ena","in_dscr_empty_int_ena","in_dscr_err_int_ena","in_dscr_err_int_ena","in_err_eof_int_ena","in_err_eof_int_ena","in_suc_eof_int_ena","in_suc_eof_int_ena","into","out_done_int_ena","out_done_int_ena","out_dscr_err_int_ena","out_dscr_err_int_ena","out_eof_int_ena","out_eof_int_ena","out_total_eof_int_ena","out_total_eof_int_ena","outlink_eof_err_int_ena","outlink_eof_err_int_ena","rx_hung_int_ena","rx_hung_int_ena","rx_start_int_ena","rx_start_int_ena","send_a_q_int_ena","send_a_q_int_ena","send_s_q_int_ena","send_s_q_int_ena","try_from","try_into","tx_hung_int_ena","tx_hung_int_ena","tx_start_int_ena","tx_start_int_ena","type_id","DMA_INFIFO_FULL_WM_INT_RAW_R","INT_RAW_SPEC","IN_DONE_INT_RAW_R","IN_DSCR_EMPTY_INT_RAW_R","IN_DSCR_ERR_INT_RAW_R","IN_ERR_EOF_INT_RAW_R","IN_SUC_EOF_INT_RAW_R","OUTLINK_EOF_ERR_INT_RAW_R","OUT_DONE_INT_RAW_R","OUT_DSCR_ERR_INT_RAW_R","OUT_EOF_INT_RAW_R","OUT_TOTAL_EOF_INT_RAW_R","R","RX_HUNG_INT_RAW_R","RX_START_INT_RAW_R","SEND_A_Q_INT_RAW_R","SEND_S_Q_INT_RAW_R","TX_HUNG_INT_RAW_R","TX_START_INT_RAW_R","borrow","borrow_mut","dma_infifo_full_wm_int_raw","from","in_done_int_raw","in_dscr_empty_int_raw","in_dscr_err_int_raw","in_err_eof_int_raw","in_suc_eof_int_raw","into","out_done_int_raw","out_dscr_err_int_raw","out_eof_int_raw","out_total_eof_int_raw","outlink_eof_err_int_raw","rx_hung_int_raw","rx_start_int_raw","send_a_q_int_raw","send_s_q_int_raw","try_from","try_into","tx_hung_int_raw","tx_start_int_raw","type_id","DMA_INFIFO_FULL_WM_INT_ST_R","INT_ST_SPEC","IN_DONE_INT_ST_R","IN_DSCR_EMPTY_INT_ST_R","IN_DSCR_ERR_INT_ST_R","IN_ERR_EOF_INT_ST_R","IN_SUC_EOF_INT_ST_R","OUTLINK_EOF_ERR_INT_ST_R","OUT_DONE_INT_ST_R","OUT_DSCR_ERR_INT_ST_R","OUT_EOF_INT_ST_R","OUT_TOTAL_EOF_INT_ST_R","R","RX_HUNG_INT_ST_R","RX_START_INT_ST_R","SEND_A_Q_INT_ST_R","SEND_S_Q_INT_ST_R","TX_HUNG_INT_ST_R","TX_START_INT_ST_R","borrow","borrow_mut","dma_infifo_full_wm_int_st","from","in_done_int_st","in_dscr_empty_int_st","in_dscr_err_int_st","in_err_eof_int_st","in_suc_eof_int_st","into","out_done_int_st","out_dscr_err_int_st","out_eof_int_st","out_total_eof_int_st","outlink_eof_err_int_st","rx_hung_int_st","rx_start_int_st","send_a_q_int_st","send_s_q_int_st","try_from","try_into","tx_hung_int_st","tx_start_int_st","type_id","PKT_THRES_SPEC","PKT_THRS_R","PKT_THRS_W","R","W","bits","borrow","borrow_mut","from","into","pkt_thrs","pkt_thrs","try_from","try_into","type_id","Q0_WORD0_SPEC","R","SEND_Q0_WORD0_R","SEND_Q0_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q0_word0","send_q0_word0","try_from","try_into","type_id","Q0_WORD1_SPEC","R","SEND_Q0_WORD1_R","SEND_Q0_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q0_word1","send_q0_word1","try_from","try_into","type_id","Q1_WORD0_SPEC","R","SEND_Q1_WORD0_R","SEND_Q1_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q1_word0","send_q1_word0","try_from","try_into","type_id","Q1_WORD1_SPEC","R","SEND_Q1_WORD1_R","SEND_Q1_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q1_word1","send_q1_word1","try_from","try_into","type_id","Q2_WORD0_SPEC","R","SEND_Q2_WORD0_R","SEND_Q2_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q2_word0","send_q2_word0","try_from","try_into","type_id","Q2_WORD1_SPEC","R","SEND_Q2_WORD1_R","SEND_Q2_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q2_word1","send_q2_word1","try_from","try_into","type_id","Q3_WORD0_SPEC","R","SEND_Q3_WORD0_R","SEND_Q3_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q3_word0","send_q3_word0","try_from","try_into","type_id","Q3_WORD1_SPEC","R","SEND_Q3_WORD1_R","SEND_Q3_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q3_word1","send_q3_word1","try_from","try_into","type_id","Q4_WORD0_SPEC","R","SEND_Q4_WORD0_R","SEND_Q4_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q4_word0","send_q4_word0","try_from","try_into","type_id","Q4_WORD1_SPEC","R","SEND_Q4_WORD1_R","SEND_Q4_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q4_word1","send_q4_word1","try_from","try_into","type_id","Q5_WORD0_SPEC","R","SEND_Q5_WORD0_R","SEND_Q5_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q5_word0","send_q5_word0","try_from","try_into","type_id","Q5_WORD1_SPEC","R","SEND_Q5_WORD1_R","SEND_Q5_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q5_word1","send_q5_word1","try_from","try_into","type_id","Q6_WORD0_SPEC","R","SEND_Q6_WORD0_R","SEND_Q6_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q6_word0","send_q6_word0","try_from","try_into","type_id","Q6_WORD1_SPEC","R","SEND_Q6_WORD1_R","SEND_Q6_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q6_word1","send_q6_word1","try_from","try_into","type_id","ALWAYS_SEND_EN_R","ALWAYS_SEND_EN_W","ALWAYS_SEND_NUM_R","ALWAYS_SEND_NUM_W","QUICK_SENT_SPEC","R","SINGLE_SEND_EN_R","SINGLE_SEND_EN_W","SINGLE_SEND_NUM_R","SINGLE_SEND_NUM_W","W","always_send_en","always_send_en","always_send_num","always_send_num","bits","borrow","borrow_mut","from","into","single_send_en","single_send_en","single_send_num","single_send_num","try_from","try_into","type_id","R","RX_HEAD_R","RX_HEAD_SPEC","borrow","borrow_mut","from","into","rx_head","try_from","try_into","type_id","R","STATE0_R","STATE0_SPEC","borrow","borrow_mut","from","into","state0","try_from","try_into","type_id","R","STATE1_R","STATE1_SPEC","borrow","borrow_mut","from","into","state1","try_from","try_into","type_id"],"q":[[0,"esp32"],[792,"esp32::aes"],[820,"esp32::aes::endian"],[835,"esp32::aes::idle"],[846,"esp32::aes::key"],[861,"esp32::aes::mode"],[876,"esp32::aes::start"],[888,"esp32::aes::text"],[903,"esp32::apb_ctrl"],[954,"esp32::apb_ctrl::apb_saradc_ctrl"],[1017,"esp32::apb_ctrl::apb_saradc_ctrl2"],[1044,"esp32::apb_ctrl::apb_saradc_fsm"],[1071,"esp32::apb_ctrl::apb_saradc_sar1_patt_tab"],[1086,"esp32::apb_ctrl::apb_saradc_sar2_patt_tab"],[1101,"esp32::apb_ctrl::apll_tick_conf"],[1116,"esp32::apb_ctrl::ck8m_tick_conf"],[1131,"esp32::apb_ctrl::date"],[1146,"esp32::apb_ctrl::pll_tick_conf"],[1161,"esp32::apb_ctrl::sysclk_conf"],[1192,"esp32::apb_ctrl::xtal_tick_conf"],[1207,"esp32::bb"],[1218,"esp32::bb::bbpd_ctrl"],[1245,"esp32::dport"],[2357,"esp32::dport::access_check"],[2370,"esp32::dport::ahb_lite_mask"],[2405,"esp32::dport::ahb_mpu_table_0"],[2420,"esp32::dport::ahb_mpu_table_1"],[2435,"esp32::dport::ahblite_mpu_table_apb_ctrl"],[2450,"esp32::dport::ahblite_mpu_table_bb"],[2465,"esp32::dport::ahblite_mpu_table_bt"],[2480,"esp32::dport::ahblite_mpu_table_bt_buffer"],[2495,"esp32::dport::ahblite_mpu_table_btmac"],[2510,"esp32::dport::ahblite_mpu_table_can"],[2525,"esp32::dport::ahblite_mpu_table_efuse"],[2540,"esp32::dport::ahblite_mpu_table_emac"],[2555,"esp32::dport::ahblite_mpu_table_fe"],[2570,"esp32::dport::ahblite_mpu_table_fe2"],[2585,"esp32::dport::ahblite_mpu_table_gpio"],[2600,"esp32::dport::ahblite_mpu_table_hinf"],[2615,"esp32::dport::ahblite_mpu_table_i2c"],[2630,"esp32::dport::ahblite_mpu_table_i2c_ext0"],[2645,"esp32::dport::ahblite_mpu_table_i2c_ext1"],[2660,"esp32::dport::ahblite_mpu_table_i2s0"],[2675,"esp32::dport::ahblite_mpu_table_i2s1"],[2690,"esp32::dport::ahblite_mpu_table_io_mux"],[2705,"esp32::dport::ahblite_mpu_table_ledc"],[2720,"esp32::dport::ahblite_mpu_table_misc"],[2735,"esp32::dport::ahblite_mpu_table_pcnt"],[2750,"esp32::dport::ahblite_mpu_table_pwm0"],[2765,"esp32::dport::ahblite_mpu_table_pwm1"],[2780,"esp32::dport::ahblite_mpu_table_pwm2"],[2795,"esp32::dport::ahblite_mpu_table_pwm3"],[2810,"esp32::dport::ahblite_mpu_table_pwr"],[2825,"esp32::dport::ahblite_mpu_table_rmt"],[2840,"esp32::dport::ahblite_mpu_table_rtc"],[2855,"esp32::dport::ahblite_mpu_table_rwbt"],[2870,"esp32::dport::ahblite_mpu_table_sdio_host"],[2885,"esp32::dport::ahblite_mpu_table_slc"],[2900,"esp32::dport::ahblite_mpu_table_slchost"],[2915,"esp32::dport::ahblite_mpu_table_spi0"],[2930,"esp32::dport::ahblite_mpu_table_spi1"],[2945,"esp32::dport::ahblite_mpu_table_spi2"],[2960,"esp32::dport::ahblite_mpu_table_spi3"],[2975,"esp32::dport::ahblite_mpu_table_spi_encrypt"],[2990,"esp32::dport::ahblite_mpu_table_timer"],[3005,"esp32::dport::ahblite_mpu_table_timergroup"],[3020,"esp32::dport::ahblite_mpu_table_timergroup1"],[3035,"esp32::dport::ahblite_mpu_table_uart"],[3050,"esp32::dport::ahblite_mpu_table_uart1"],[3065,"esp32::dport::ahblite_mpu_table_uart2"],[3080,"esp32::dport::ahblite_mpu_table_uhci0"],[3095,"esp32::dport::ahblite_mpu_table_uhci1"],[3110,"esp32::dport::ahblite_mpu_table_wdg"],[3125,"esp32::dport::ahblite_mpu_table_wifimac"],[3140,"esp32::dport::app_bb_int_map"],[3155,"esp32::dport::app_boot_remap_ctrl"],[3170,"esp32::dport::app_bt_bb_int_map"],[3185,"esp32::dport::app_bt_bb_nmi_map"],[3200,"esp32::dport::app_bt_mac_int_map"],[3215,"esp32::dport::app_cache_ctrl"],[3272,"esp32::dport::app_cache_ctrl1"],[3327,"esp32::dport::app_cache_ia_int_map"],[3342,"esp32::dport::app_cache_lock_0_addr"],[3365,"esp32::dport::app_cache_lock_1_addr"],[3388,"esp32::dport::app_cache_lock_2_addr"],[3411,"esp32::dport::app_cache_lock_3_addr"],[3434,"esp32::dport::app_can_int_map"],[3449,"esp32::dport::app_cpu_intr_from_cpu_0_map"],[3464,"esp32::dport::app_cpu_intr_from_cpu_1_map"],[3479,"esp32::dport::app_cpu_intr_from_cpu_2_map"],[3494,"esp32::dport::app_cpu_intr_from_cpu_3_map"],[3509,"esp32::dport::app_cpu_record_ctrl"],[3532,"esp32::dport::app_cpu_record_pdebugdata"],[3543,"esp32::dport::app_cpu_record_pdebuginst"],[3554,"esp32::dport::app_cpu_record_pdebugls0addr"],[3565,"esp32::dport::app_cpu_record_pdebugls0data"],[3576,"esp32::dport::app_cpu_record_pdebugls0stat"],[3587,"esp32::dport::app_cpu_record_pdebugpc"],[3598,"esp32::dport::app_cpu_record_pdebugstatus"],[3609,"esp32::dport::app_cpu_record_pid"],[3620,"esp32::dport::app_cpu_record_status"],[3631,"esp32::dport::app_dcache_dbug0"],[3662,"esp32::dport::app_dcache_dbug1"],[3673,"esp32::dport::app_dcache_dbug2"],[3684,"esp32::dport::app_dcache_dbug3"],[3725,"esp32::dport::app_dcache_dbug4"],[3736,"esp32::dport::app_dcache_dbug5"],[3747,"esp32::dport::app_dcache_dbug6"],[3758,"esp32::dport::app_dcache_dbug7"],[3769,"esp32::dport::app_dcache_dbug8"],[3780,"esp32::dport::app_dcache_dbug9"],[3791,"esp32::dport::app_dport_apb_mask0"],[3806,"esp32::dport::app_dport_apb_mask1"],[3821,"esp32::dport::app_efuse_int_map"],[3836,"esp32::dport::app_emac_int_map"],[3851,"esp32::dport::app_gpio_interrupt_map"],[3866,"esp32::dport::app_gpio_interrupt_nmi_map"],[3881,"esp32::dport::app_i2c_ext0_intr_map"],[3896,"esp32::dport::app_i2c_ext1_intr_map"],[3911,"esp32::dport::app_i2s0_int_map"],[3926,"esp32::dport::app_i2s1_int_map"],[3941,"esp32::dport::app_intr_status_0"],[3952,"esp32::dport::app_intr_status_1"],[3963,"esp32::dport::app_intr_status_2"],[3974,"esp32::dport::app_intrusion_ctrl"],[3989,"esp32::dport::app_intrusion_status"],[4000,"esp32::dport::app_ledc_int_map"],[4015,"esp32::dport::app_mac_intr_map"],[4030,"esp32::dport::app_mac_nmi_map"],[4045,"esp32::dport::app_mmu_ia_int_map"],[4060,"esp32::dport::app_mpu_ia_int_map"],[4075,"esp32::dport::app_pcnt_intr_map"],[4090,"esp32::dport::app_pwm0_intr_map"],[4105,"esp32::dport::app_pwm1_intr_map"],[4120,"esp32::dport::app_pwm2_intr_map"],[4135,"esp32::dport::app_pwm3_intr_map"],[4150,"esp32::dport::app_rmt_intr_map"],[4165,"esp32::dport::app_rsa_intr_map"],[4180,"esp32::dport::app_rtc_core_intr_map"],[4195,"esp32::dport::app_rwble_irq_map"],[4210,"esp32::dport::app_rwble_nmi_map"],[4225,"esp32::dport::app_rwbt_irq_map"],[4240,"esp32::dport::app_rwbt_nmi_map"],[4255,"esp32::dport::app_sdio_host_interrupt_map"],[4270,"esp32::dport::app_slc0_intr_map"],[4285,"esp32::dport::app_slc1_intr_map"],[4300,"esp32::dport::app_spi1_dma_int_map"],[4315,"esp32::dport::app_spi2_dma_int_map"],[4330,"esp32::dport::app_spi3_dma_int_map"],[4345,"esp32::dport::app_spi_intr_0_map"],[4360,"esp32::dport::app_spi_intr_1_map"],[4375,"esp32::dport::app_spi_intr_2_map"],[4390,"esp32::dport::app_spi_intr_3_map"],[4405,"esp32::dport::app_tg1_lact_edge_int_map"],[4420,"esp32::dport::app_tg1_lact_level_int_map"],[4435,"esp32::dport::app_tg1_t0_edge_int_map"],[4450,"esp32::dport::app_tg1_t0_level_int_map"],[4465,"esp32::dport::app_tg1_t1_edge_int_map"],[4480,"esp32::dport::app_tg1_t1_level_int_map"],[4495,"esp32::dport::app_tg1_wdt_edge_int_map"],[4510,"esp32::dport::app_tg1_wdt_level_int_map"],[4525,"esp32::dport::app_tg_lact_edge_int_map"],[4540,"esp32::dport::app_tg_lact_level_int_map"],[4555,"esp32::dport::app_tg_t0_edge_int_map"],[4570,"esp32::dport::app_tg_t0_level_int_map"],[4585,"esp32::dport::app_tg_t1_edge_int_map"],[4600,"esp32::dport::app_tg_t1_level_int_map"],[4615,"esp32::dport::app_tg_wdt_edge_int_map"],[4630,"esp32::dport::app_tg_wdt_level_int_map"],[4645,"esp32::dport::app_timer_int1_map"],[4660,"esp32::dport::app_timer_int2_map"],[4675,"esp32::dport::app_tracemem_ena"],[4690,"esp32::dport::app_uart1_intr_map"],[4705,"esp32::dport::app_uart2_intr_map"],[4720,"esp32::dport::app_uart_intr_map"],[4735,"esp32::dport::app_uhci0_intr_map"],[4750,"esp32::dport::app_uhci1_intr_map"],[4765,"esp32::dport::app_vecbase_ctrl"],[4780,"esp32::dport::app_vecbase_set"],[4795,"esp32::dport::app_wdg_int_map"],[4810,"esp32::dport::appcpu_ctrl_a"],[4825,"esp32::dport::appcpu_ctrl_b"],[4840,"esp32::dport::appcpu_ctrl_c"],[4855,"esp32::dport::appcpu_ctrl_d"],[4870,"esp32::dport::bt_lpck_div_frac"],[4905,"esp32::dport::bt_lpck_div_int"],[4924,"esp32::dport::cache_ia_int_en"],[4987,"esp32::dport::cache_mux_mode"],[5002,"esp32::dport::core_rst_en"],[5017,"esp32::dport::cpu_intr_from_cpu_0"],[5032,"esp32::dport::cpu_intr_from_cpu_1"],[5047,"esp32::dport::cpu_intr_from_cpu_2"],[5062,"esp32::dport::cpu_intr_from_cpu_3"],[5077,"esp32::dport::cpu_per_conf"],[5100,"esp32::dport::date"],[5115,"esp32::dport::dmmu_page_mode"],[5134,"esp32::dport::dmmu_table0"],[5149,"esp32::dport::dmmu_table1"],[5164,"esp32::dport::dmmu_table10"],[5179,"esp32::dport::dmmu_table11"],[5194,"esp32::dport::dmmu_table12"],[5209,"esp32::dport::dmmu_table13"],[5224,"esp32::dport::dmmu_table14"],[5239,"esp32::dport::dmmu_table15"],[5254,"esp32::dport::dmmu_table2"],[5269,"esp32::dport::dmmu_table3"],[5284,"esp32::dport::dmmu_table4"],[5299,"esp32::dport::dmmu_table5"],[5314,"esp32::dport::dmmu_table6"],[5329,"esp32::dport::dmmu_table7"],[5344,"esp32::dport::dmmu_table8"],[5359,"esp32::dport::dmmu_table9"],[5374,"esp32::dport::front_end_mem_pd"],[5401,"esp32::dport::host_inf_sel"],[5420,"esp32::dport::immu_page_mode"],[5439,"esp32::dport::immu_table0"],[5454,"esp32::dport::immu_table1"],[5469,"esp32::dport::immu_table10"],[5484,"esp32::dport::immu_table11"],[5499,"esp32::dport::immu_table12"],[5514,"esp32::dport::immu_table13"],[5529,"esp32::dport::immu_table14"],[5544,"esp32::dport::immu_table15"],[5559,"esp32::dport::immu_table2"],[5574,"esp32::dport::immu_table3"],[5589,"esp32::dport::immu_table4"],[5604,"esp32::dport::immu_table5"],[5619,"esp32::dport::immu_table6"],[5634,"esp32::dport::immu_table7"],[5649,"esp32::dport::immu_table8"],[5664,"esp32::dport::immu_table9"],[5679,"esp32::dport::iram_dram_ahb_sel"],[5714,"esp32::dport::mem_access_dbug0"],[5741,"esp32::dport::mem_access_dbug1"],[5762,"esp32::dport::mem_pd_mask"],[5777,"esp32::dport::mmu_ia_int_en"],[5792,"esp32::dport::mpu_ia_int_en"],[5807,"esp32::dport::peri_clk_en"],[5822,"esp32::dport::peri_rst_en"],[5837,"esp32::dport::perip_clk_en"],[5956,"esp32::dport::perip_rst_en"],[6075,"esp32::dport::pro_bb_int_map"],[6090,"esp32::dport::pro_boot_remap_ctrl"],[6105,"esp32::dport::pro_bt_bb_int_map"],[6120,"esp32::dport::pro_bt_bb_nmi_map"],[6135,"esp32::dport::pro_bt_mac_int_map"],[6150,"esp32::dport::pro_cache_ctrl"],[6211,"esp32::dport::pro_cache_ctrl1"],[6266,"esp32::dport::pro_cache_ia_int_map"],[6281,"esp32::dport::pro_cache_lock_0_addr"],[6304,"esp32::dport::pro_cache_lock_1_addr"],[6327,"esp32::dport::pro_cache_lock_2_addr"],[6350,"esp32::dport::pro_cache_lock_3_addr"],[6373,"esp32::dport::pro_can_int_map"],[6388,"esp32::dport::pro_cpu_intr_from_cpu_0_map"],[6403,"esp32::dport::pro_cpu_intr_from_cpu_1_map"],[6418,"esp32::dport::pro_cpu_intr_from_cpu_2_map"],[6433,"esp32::dport::pro_cpu_intr_from_cpu_3_map"],[6448,"esp32::dport::pro_cpu_record_ctrl"],[6471,"esp32::dport::pro_cpu_record_pdebugdata"],[6608,"esp32::dport::pro_cpu_record_pdebuginst"],[6641,"esp32::dport::pro_cpu_record_pdebugls0addr"],[6652,"esp32::dport::pro_cpu_record_pdebugls0data"],[6663,"esp32::dport::pro_cpu_record_pdebugls0stat"],[6716,"esp32::dport::pro_cpu_record_pdebugpc"],[6727,"esp32::dport::pro_cpu_record_pdebugstatus"],[6748,"esp32::dport::pro_cpu_record_pid"],[6759,"esp32::dport::pro_cpu_record_status"],[6770,"esp32::dport::pro_dcache_dbug0"],[6801,"esp32::dport::pro_dcache_dbug1"],[6812,"esp32::dport::pro_dcache_dbug2"],[6823,"esp32::dport::pro_dcache_dbug3"],[6864,"esp32::dport::pro_dcache_dbug4"],[6875,"esp32::dport::pro_dcache_dbug5"],[6886,"esp32::dport::pro_dcache_dbug6"],[6897,"esp32::dport::pro_dcache_dbug7"],[6908,"esp32::dport::pro_dcache_dbug8"],[6919,"esp32::dport::pro_dcache_dbug9"],[6930,"esp32::dport::pro_dport_apb_mask0"],[6945,"esp32::dport::pro_dport_apb_mask1"],[6960,"esp32::dport::pro_efuse_int_map"],[6975,"esp32::dport::pro_emac_int_map"],[6990,"esp32::dport::pro_gpio_interrupt_map"],[7005,"esp32::dport::pro_gpio_interrupt_nmi_map"],[7020,"esp32::dport::pro_i2c_ext0_intr_map"],[7035,"esp32::dport::pro_i2c_ext1_intr_map"],[7050,"esp32::dport::pro_i2s0_int_map"],[7065,"esp32::dport::pro_i2s1_int_map"],[7080,"esp32::dport::pro_intr_status_0"],[7091,"esp32::dport::pro_intr_status_1"],[7102,"esp32::dport::pro_intr_status_2"],[7113,"esp32::dport::pro_intrusion_ctrl"],[7128,"esp32::dport::pro_intrusion_status"],[7139,"esp32::dport::pro_ledc_int_map"],[7154,"esp32::dport::pro_mac_intr_map"],[7169,"esp32::dport::pro_mac_nmi_map"],[7184,"esp32::dport::pro_mmu_ia_int_map"],[7199,"esp32::dport::pro_mpu_ia_int_map"],[7214,"esp32::dport::pro_pcnt_intr_map"],[7229,"esp32::dport::pro_pwm0_intr_map"],[7244,"esp32::dport::pro_pwm1_intr_map"],[7259,"esp32::dport::pro_pwm2_intr_map"],[7274,"esp32::dport::pro_pwm3_intr_map"],[7289,"esp32::dport::pro_rmt_intr_map"],[7304,"esp32::dport::pro_rsa_intr_map"],[7319,"esp32::dport::pro_rtc_core_intr_map"],[7334,"esp32::dport::pro_rwble_irq_map"],[7349,"esp32::dport::pro_rwble_nmi_map"],[7364,"esp32::dport::pro_rwbt_irq_map"],[7379,"esp32::dport::pro_rwbt_nmi_map"],[7394,"esp32::dport::pro_sdio_host_interrupt_map"],[7409,"esp32::dport::pro_slc0_intr_map"],[7424,"esp32::dport::pro_slc1_intr_map"],[7439,"esp32::dport::pro_spi1_dma_int_map"],[7454,"esp32::dport::pro_spi2_dma_int_map"],[7469,"esp32::dport::pro_spi3_dma_int_map"],[7484,"esp32::dport::pro_spi_intr_0_map"],[7499,"esp32::dport::pro_spi_intr_1_map"],[7514,"esp32::dport::pro_spi_intr_2_map"],[7529,"esp32::dport::pro_spi_intr_3_map"],[7544,"esp32::dport::pro_tg1_lact_edge_int_map"],[7559,"esp32::dport::pro_tg1_lact_level_int_map"],[7574,"esp32::dport::pro_tg1_t0_edge_int_map"],[7589,"esp32::dport::pro_tg1_t0_level_int_map"],[7604,"esp32::dport::pro_tg1_t1_edge_int_map"],[7619,"esp32::dport::pro_tg1_t1_level_int_map"],[7634,"esp32::dport::pro_tg1_wdt_edge_int_map"],[7649,"esp32::dport::pro_tg1_wdt_level_int_map"],[7664,"esp32::dport::pro_tg_lact_edge_int_map"],[7679,"esp32::dport::pro_tg_lact_level_int_map"],[7694,"esp32::dport::pro_tg_t0_edge_int_map"],[7709,"esp32::dport::pro_tg_t0_level_int_map"],[7724,"esp32::dport::pro_tg_t1_edge_int_map"],[7739,"esp32::dport::pro_tg_t1_level_int_map"],[7754,"esp32::dport::pro_tg_wdt_edge_int_map"],[7769,"esp32::dport::pro_tg_wdt_level_int_map"],[7784,"esp32::dport::pro_timer_int1_map"],[7799,"esp32::dport::pro_timer_int2_map"],[7814,"esp32::dport::pro_tracemem_ena"],[7829,"esp32::dport::pro_uart1_intr_map"],[7844,"esp32::dport::pro_uart2_intr_map"],[7859,"esp32::dport::pro_uart_intr_map"],[7874,"esp32::dport::pro_uhci0_intr_map"],[7889,"esp32::dport::pro_uhci1_intr_map"],[7904,"esp32::dport::pro_vecbase_ctrl"],[7919,"esp32::dport::pro_vecbase_set"],[7934,"esp32::dport::pro_wdg_int_map"],[7949,"esp32::dport::rom_fo_ctrl"],[7972,"esp32::dport::rom_mpu_ena"],[7995,"esp32::dport::rom_mpu_table0"],[8010,"esp32::dport::rom_mpu_table1"],[8025,"esp32::dport::rom_mpu_table2"],[8040,"esp32::dport::rom_mpu_table3"],[8055,"esp32::dport::rom_pd_ctrl"],[8078,"esp32::dport::rsa_pd_ctrl"],[8093,"esp32::dport::secure_boot_ctrl"],[8108,"esp32::dport::shrom_mpu_table0"],[8123,"esp32::dport::shrom_mpu_table1"],[8138,"esp32::dport::shrom_mpu_table10"],[8153,"esp32::dport::shrom_mpu_table11"],[8168,"esp32::dport::shrom_mpu_table12"],[8183,"esp32::dport::shrom_mpu_table13"],[8198,"esp32::dport::shrom_mpu_table14"],[8213,"esp32::dport::shrom_mpu_table15"],[8228,"esp32::dport::shrom_mpu_table16"],[8243,"esp32::dport::shrom_mpu_table17"],[8258,"esp32::dport::shrom_mpu_table18"],[8273,"esp32::dport::shrom_mpu_table19"],[8288,"esp32::dport::shrom_mpu_table2"],[8303,"esp32::dport::shrom_mpu_table20"],[8318,"esp32::dport::shrom_mpu_table21"],[8333,"esp32::dport::shrom_mpu_table22"],[8348,"esp32::dport::shrom_mpu_table23"],[8363,"esp32::dport::shrom_mpu_table3"],[8378,"esp32::dport::shrom_mpu_table4"],[8393,"esp32::dport::shrom_mpu_table5"],[8408,"esp32::dport::shrom_mpu_table6"],[8423,"esp32::dport::shrom_mpu_table7"],[8438,"esp32::dport::shrom_mpu_table8"],[8453,"esp32::dport::shrom_mpu_table9"],[8468,"esp32::dport::slave_spi_config"],[8495,"esp32::dport::spi_dma_chan_sel"],[8518,"esp32::dport::sram_fo_ctrl_0"],[8533,"esp32::dport::sram_fo_ctrl_1"],[8548,"esp32::dport::sram_pd_ctrl_0"],[8563,"esp32::dport::sram_pd_ctrl_1"],[8578,"esp32::dport::tag_fo_ctrl"],[8605,"esp32::dport::tracemem_mux_mode"],[8620,"esp32::dport::wifi_bb_cfg"],[8635,"esp32::dport::wifi_bb_cfg_2"],[8650,"esp32::dport::wifi_clk_en"],[8677,"esp32::efuse"],[8904,"esp32::efuse::blk0_rdata0"],[8923,"esp32::efuse::blk0_rdata1"],[8934,"esp32::efuse::blk0_rdata2"],[8953,"esp32::efuse::blk0_rdata3"],[8998,"esp32::efuse::blk0_rdata4"],[9029,"esp32::efuse::blk0_rdata5"],[9064,"esp32::efuse::blk0_rdata6"],[9099,"esp32::efuse::blk0_wdata0"],[9122,"esp32::efuse::blk0_wdata1"],[9137,"esp32::efuse::blk0_wdata2"],[9152,"esp32::efuse::blk0_wdata3"],[9197,"esp32::efuse::blk0_wdata4"],[9228,"esp32::efuse::blk0_wdata5"],[9263,"esp32::efuse::blk0_wdata6"],[9314,"esp32::efuse::blk1_rdata0"],[9325,"esp32::efuse::blk1_rdata1"],[9336,"esp32::efuse::blk1_rdata2"],[9347,"esp32::efuse::blk1_rdata3"],[9358,"esp32::efuse::blk1_rdata4"],[9369,"esp32::efuse::blk1_rdata5"],[9380,"esp32::efuse::blk1_rdata6"],[9391,"esp32::efuse::blk1_rdata7"],[9402,"esp32::efuse::blk1_wdata0"],[9417,"esp32::efuse::blk1_wdata1"],[9432,"esp32::efuse::blk1_wdata2"],[9447,"esp32::efuse::blk1_wdata3"],[9462,"esp32::efuse::blk1_wdata4"],[9477,"esp32::efuse::blk1_wdata5"],[9492,"esp32::efuse::blk1_wdata6"],[9507,"esp32::efuse::blk1_wdata7"],[9522,"esp32::efuse::blk2_rdata0"],[9533,"esp32::efuse::blk2_rdata1"],[9544,"esp32::efuse::blk2_rdata2"],[9555,"esp32::efuse::blk2_rdata3"],[9566,"esp32::efuse::blk2_rdata4"],[9577,"esp32::efuse::blk2_rdata5"],[9588,"esp32::efuse::blk2_rdata6"],[9599,"esp32::efuse::blk2_rdata7"],[9610,"esp32::efuse::blk2_wdata0"],[9625,"esp32::efuse::blk2_wdata1"],[9640,"esp32::efuse::blk2_wdata2"],[9655,"esp32::efuse::blk2_wdata3"],[9670,"esp32::efuse::blk2_wdata4"],[9685,"esp32::efuse::blk2_wdata5"],[9700,"esp32::efuse::blk2_wdata6"],[9715,"esp32::efuse::blk2_wdata7"],[9730,"esp32::efuse::blk3_rdata0"],[9743,"esp32::efuse::blk3_rdata1"],[9756,"esp32::efuse::blk3_rdata2"],[9767,"esp32::efuse::blk3_rdata3"],[9794,"esp32::efuse::blk3_rdata4"],[9805,"esp32::efuse::blk3_rdata5"],[9818,"esp32::efuse::blk3_rdata6"],[9829,"esp32::efuse::blk3_rdata7"],[9840,"esp32::efuse::blk3_wdata0"],[9855,"esp32::efuse::blk3_wdata1"],[9870,"esp32::efuse::blk3_wdata2"],[9885,"esp32::efuse::blk3_wdata3"],[9912,"esp32::efuse::blk3_wdata4"],[9923,"esp32::efuse::blk3_wdata5"],[9938,"esp32::efuse::blk3_wdata6"],[9953,"esp32::efuse::blk3_wdata7"],[9968,"esp32::efuse::clk"],[9991,"esp32::efuse::cmd"],[10010,"esp32::efuse::conf"],[10029,"esp32::efuse::dac_conf"],[10048,"esp32::efuse::date"],[10063,"esp32::efuse::dec_status"],[10074,"esp32::efuse::int_clr"],[10088,"esp32::efuse::int_ena"],[10107,"esp32::efuse::int_raw"],[10120,"esp32::efuse::int_st"],[10133,"esp32::efuse::status"],[10144,"esp32::emac_dma"],[10194,"esp32::emac_dma::dmabusmode"],[10253,"esp32::emac_dma::dmain_en"],[10324,"esp32::emac_dma::dmamissedfr"],[10351,"esp32::emac_dma::dmaoperation_mode"],[10414,"esp32::emac_dma::dmarintwdtimer"],[10429,"esp32::emac_dma::dmarxbaseaddr"],[10440,"esp32::emac_dma::dmarxcurraddr_buf"],[10449,"esp32::emac_dma::dmarxcurrdesc"],[10458,"esp32::emac_dma::dmarxpolldemand"],[10467,"esp32::emac_dma::dmastatus"],[10558,"esp32::emac_dma::dmatxbaseaddr"],[10569,"esp32::emac_dma::dmatxcurraddr_buf"],[10578,"esp32::emac_dma::dmatxcurrdesc"],[10587,"esp32::emac_dma::dmatxpolldemand"],[10596,"esp32::emac_ext"],[10622,"esp32::emac_ext::ex_clk_ctrl"],[10657,"esp32::emac_ext::ex_clkout_conf"],[10680,"esp32::emac_ext::ex_date"],[10691,"esp32::emac_ext::ex_oscclk_conf"],[10722,"esp32::emac_ext::ex_phyinf_conf"],[10777,"esp32::emac_ext::pd_sel"],[10792,"esp32::emac_mac"],[10890,"esp32::emac_mac::emacaddr0high"],[10909,"esp32::emac_mac::emacaddr0low"],[10920,"esp32::emac_mac::emacaddr1high"],[10947,"esp32::emac_mac::emacaddr1low"],[10958,"esp32::emac_mac::emacaddr2high"],[10985,"esp32::emac_mac::emacaddr2low"],[10996,"esp32::emac_mac::emacaddr3high"],[11023,"esp32::emac_mac::emacaddr3low"],[11034,"esp32::emac_mac::emacaddr4high"],[11061,"esp32::emac_mac::emacaddr4low"],[11072,"esp32::emac_mac::emacaddr5high"],[11099,"esp32::emac_mac::emacaddr5low"],[11110,"esp32::emac_mac::emacaddr6high"],[11137,"esp32::emac_mac::emacaddr6low"],[11148,"esp32::emac_mac::emacaddr7high"],[11175,"esp32::emac_mac::emacaddr7low"],[11186,"esp32::emac_mac::emacconfig"],[11277,"esp32::emac_mac::emaccstatus"],[11292,"esp32::emac_mac::emacdebug"],[11325,"esp32::emac_mac::emacfc"],[11364,"esp32::emac_mac::emacff"],[11407,"esp32::emac_mac::emacgmiiaddr"],[11438,"esp32::emac_mac::emacintmask"],[11457,"esp32::emac_mac::emacints"],[11470,"esp32::emac_mac::emaclpi_crs"],[11497,"esp32::emac_mac::emaclpitimerscontrol"],[11510,"esp32::emac_mac::emacmiidata"],[11525,"esp32::emac_mac::emacwdogto"],[11544,"esp32::emac_mac::pmt_csr"],[11569,"esp32::emac_mac::pmt_rwuffr"],[11578,"esp32::flash_encryption"],[11599,"esp32::flash_encryption::address"],[11611,"esp32::flash_encryption::buffer_"],[11623,"esp32::flash_encryption::done"],[11634,"esp32::flash_encryption::start"],[11646,"esp32::frc_timer"],[11669,"esp32::frc_timer::timer_alarm"],[11684,"esp32::frc_timer::timer_count"],[11699,"esp32::frc_timer::timer_ctrl"],[11714,"esp32::frc_timer::timer_int"],[11729,"esp32::frc_timer::timer_load"],[11744,"esp32::generic"],[11846,"esp32::gpio"],[12267,"esp32::gpio::acpu_int"],[12278,"esp32::gpio::acpu_int1"],[12289,"esp32::gpio::acpu_nmi_int"],[12300,"esp32::gpio::acpu_nmi_int1"],[12311,"esp32::gpio::bt_select"],[12326,"esp32::gpio::cali_conf"],[12345,"esp32::gpio::cali_data"],[12360,"esp32::gpio::cpusdio_int"],[12371,"esp32::gpio::cpusdio_int1"],[12404,"esp32::gpio::enable"],[12419,"esp32::gpio::enable1"],[12434,"esp32::gpio::enable1_w1tc"],[12449,"esp32::gpio::enable1_w1ts"],[12464,"esp32::gpio::enable_w1tc"],[12479,"esp32::gpio::enable_w1ts"],[12494,"esp32::gpio::func_in_sel_cfg"],[12517,"esp32::gpio::func_out_sel_cfg"],[12544,"esp32::gpio::in1"],[12559,"esp32::gpio::in_"],[12574,"esp32::gpio::out"],[12589,"esp32::gpio::out1"],[12604,"esp32::gpio::out1_w1tc"],[12619,"esp32::gpio::out1_w1ts"],[12634,"esp32::gpio::out_w1tc"],[12649,"esp32::gpio::out_w1ts"],[12664,"esp32::gpio::pcpu_int"],[12675,"esp32::gpio::pcpu_int1"],[12686,"esp32::gpio::pcpu_nmi_int"],[12697,"esp32::gpio::pcpu_nmi_int1"],[12708,"esp32::gpio::pin"],[12739,"esp32::gpio::sdio_select"],[12754,"esp32::gpio::status"],[12769,"esp32::gpio::status1"],[12784,"esp32::gpio::status1_w1tc"],[12799,"esp32::gpio::status1_w1ts"],[12814,"esp32::gpio::status_w1tc"],[12829,"esp32::gpio::status_w1ts"],[12844,"esp32::gpio::strap"],[12855,"esp32::gpio_sd"],[12876,"esp32::gpio_sd::cg"],[12891,"esp32::gpio_sd::misc"],[12906,"esp32::gpio_sd::sigmadelta"],[12925,"esp32::gpio_sd::version"],[12940,"esp32::hinf"],[12987,"esp32::hinf::cfg_data0"],[13006,"esp32::hinf::cfg_data1"],[13067,"esp32::hinf::cfg_data16"],[13086,"esp32::hinf::cfg_data7"],[13113,"esp32::hinf::cis_conf0"],[13128,"esp32::hinf::cis_conf1"],[13143,"esp32::hinf::cis_conf2"],[13158,"esp32::hinf::cis_conf3"],[13173,"esp32::hinf::cis_conf4"],[13188,"esp32::hinf::cis_conf5"],[13203,"esp32::hinf::cis_conf6"],[13218,"esp32::hinf::cis_conf7"],[13233,"esp32::hinf::date"],[13248,"esp32::i2c0"],[13329,"esp32::i2c0::comd"],[13348,"esp32::i2c0::ctr"],[13391,"esp32::i2c0::data"],[13402,"esp32::i2c0::date"],[13417,"esp32::i2c0::fifo_conf"],[13460,"esp32::i2c0::fifo_start_addr"],[13471,"esp32::i2c0::int_clr"],[13507,"esp32::i2c0::int_ena"],[13570,"esp32::i2c0::int_raw"],[13605,"esp32::i2c0::int_status"],[13640,"esp32::i2c0::rxfifo_st"],[13657,"esp32::i2c0::scl_filter_cfg"],[13676,"esp32::i2c0::scl_high_period"],[13691,"esp32::i2c0::scl_low_period"],[13706,"esp32::i2c0::scl_rstart_setup"],[13721,"esp32::i2c0::scl_start_hold"],[13736,"esp32::i2c0::scl_stop_hold"],[13751,"esp32::i2c0::scl_stop_setup"],[13766,"esp32::i2c0::sda_filter_cfg"],[13785,"esp32::i2c0::sda_hold"],[13800,"esp32::i2c0::sda_sample"],[13815,"esp32::i2c0::slave_addr"],[13834,"esp32::i2c0::sr"],[13865,"esp32::i2c0::to"],[13880,"esp32::i2s0"],[14023,"esp32::i2s0::ahb_test"],[14042,"esp32::i2s0::clkm_conf"],[14073,"esp32::i2s0::conf"],[14160,"esp32::i2s0::conf1"],[14195,"esp32::i2s0::conf2"],[14238,"esp32::i2s0::conf_chan"],[14257,"esp32::i2s0::conf_sigle_data"],[14272,"esp32::i2s0::cvsd_conf0"],[14291,"esp32::i2s0::cvsd_conf1"],[14310,"esp32::i2s0::cvsd_conf2"],[14337,"esp32::i2s0::date"],[14352,"esp32::i2s0::esco_conf0"],[14399,"esp32::i2s0::fifo_conf"],[14438,"esp32::i2s0::in_eof_des_addr"],[14449,"esp32::i2s0::in_link"],[14478,"esp32::i2s0::infifo_pop"],[14495,"esp32::i2s0::inlink_dscr"],[14506,"esp32::i2s0::inlink_dscr_bf0"],[14517,"esp32::i2s0::inlink_dscr_bf1"],[14528,"esp32::i2s0::int_clr"],[14572,"esp32::i2s0::int_ena"],[14651,"esp32::i2s0::int_raw"],[14694,"esp32::i2s0::int_st"],[14737,"esp32::i2s0::lc_conf"],[14804,"esp32::i2s0::lc_hung_conf"],[14827,"esp32::i2s0::lc_state0"],[14838,"esp32::i2s0::lc_state1"],[14849,"esp32::i2s0::out_eof_bfr_des_addr"],[14860,"esp32::i2s0::out_eof_des_addr"],[14871,"esp32::i2s0::out_link"],[14900,"esp32::i2s0::outfifo_push"],[14919,"esp32::i2s0::outlink_dscr"],[14930,"esp32::i2s0::outlink_dscr_bf0"],[14941,"esp32::i2s0::outlink_dscr_bf1"],[14952,"esp32::i2s0::pd_conf"],[14979,"esp32::i2s0::pdm_conf"],[15038,"esp32::i2s0::pdm_freq_conf"],[15057,"esp32::i2s0::plc_conf0"],[15092,"esp32::i2s0::plc_conf1"],[15123,"esp32::i2s0::plc_conf2"],[15142,"esp32::i2s0::rxeof_num"],[15157,"esp32::i2s0::sample_rate_conf"],[15184,"esp32::i2s0::sco_conf0"],[15211,"esp32::i2s0::state"],[15226,"esp32::i2s0::timing"],[15293,"esp32::io_mux"],[15412,"esp32::io_mux::gpio0"],[15467,"esp32::io_mux::gpio1"],[15522,"esp32::io_mux::gpio10"],[15577,"esp32::io_mux::gpio11"],[15632,"esp32::io_mux::gpio12"],[15687,"esp32::io_mux::gpio13"],[15742,"esp32::io_mux::gpio14"],[15797,"esp32::io_mux::gpio15"],[15852,"esp32::io_mux::gpio16"],[15907,"esp32::io_mux::gpio17"],[15962,"esp32::io_mux::gpio18"],[16017,"esp32::io_mux::gpio19"],[16072,"esp32::io_mux::gpio2"],[16127,"esp32::io_mux::gpio20"],[16182,"esp32::io_mux::gpio21"],[16237,"esp32::io_mux::gpio22"],[16292,"esp32::io_mux::gpio23"],[16347,"esp32::io_mux::gpio24"],[16402,"esp32::io_mux::gpio25"],[16457,"esp32::io_mux::gpio26"],[16512,"esp32::io_mux::gpio27"],[16567,"esp32::io_mux::gpio3"],[16622,"esp32::io_mux::gpio32"],[16677,"esp32::io_mux::gpio33"],[16732,"esp32::io_mux::gpio34"],[16787,"esp32::io_mux::gpio35"],[16842,"esp32::io_mux::gpio36"],[16897,"esp32::io_mux::gpio37"],[16952,"esp32::io_mux::gpio38"],[17007,"esp32::io_mux::gpio39"],[17062,"esp32::io_mux::gpio4"],[17117,"esp32::io_mux::gpio5"],[17172,"esp32::io_mux::gpio6"],[17227,"esp32::io_mux::gpio7"],[17282,"esp32::io_mux::gpio8"],[17337,"esp32::io_mux::gpio9"],[17392,"esp32::io_mux::pin_ctrl"],[17415,"esp32::ledc"],[17593,"esp32::ledc::conf"],[17608,"esp32::ledc::date"],[17623,"esp32::ledc::hsch_conf0"],[17646,"esp32::ledc::hsch_conf1"],[17677,"esp32::ledc::hsch_duty"],[17692,"esp32::ledc::hsch_duty_r"],[17703,"esp32::ledc::hsch_hpoint"],[17718,"esp32::ledc::hstimer_conf"],[17749,"esp32::ledc::hstimer_value"],[17760,"esp32::ledc::int_clr"],[17818,"esp32::ledc::int_ena"],[17925,"esp32::ledc::int_raw"],[17982,"esp32::ledc::int_st"],[18039,"esp32::ledc::lsch_conf0"],[18066,"esp32::ledc::lsch_conf1"],[18097,"esp32::ledc::lsch_duty"],[18112,"esp32::ledc::lsch_duty_r"],[18123,"esp32::ledc::lsch_hpoint"],[18138,"esp32::ledc::lstimer_conf"],[18173,"esp32::ledc::lstimer_value"],[18184,"esp32::mcpwm0"],[18414,"esp32::mcpwm0::cap_ch0"],[18425,"esp32::mcpwm0::cap_ch0_cfg"],[18454,"esp32::mcpwm0::cap_ch1"],[18465,"esp32::mcpwm0::cap_ch1_cfg"],[18494,"esp32::mcpwm0::cap_ch2"],[18505,"esp32::mcpwm0::cap_ch2_cfg"],[18534,"esp32::mcpwm0::cap_status"],[18549,"esp32::mcpwm0::cap_timer_cfg"],[18574,"esp32::mcpwm0::cap_timer_phase"],[18589,"esp32::mcpwm0::carrier0_cfg"],[18624,"esp32::mcpwm0::carrier1_cfg"],[18659,"esp32::mcpwm0::carrier2_cfg"],[18694,"esp32::mcpwm0::clk"],[18709,"esp32::mcpwm0::clk_cfg"],[18724,"esp32::mcpwm0::dt0_cfg"],[18783,"esp32::mcpwm0::dt0_fed_cfg"],[18798,"esp32::mcpwm0::dt0_red_cfg"],[18813,"esp32::mcpwm0::dt1_cfg"],[18872,"esp32::mcpwm0::dt1_fed_cfg"],[18887,"esp32::mcpwm0::dt1_red_cfg"],[18902,"esp32::mcpwm0::dt2_cfg"],[18961,"esp32::mcpwm0::dt2_fed_cfg"],[18976,"esp32::mcpwm0::dt2_red_cfg"],[18991,"esp32::mcpwm0::fault_detect"],[19032,"esp32::mcpwm0::fh0_cfg0"],[19107,"esp32::mcpwm0::fh0_cfg1"],[19134,"esp32::mcpwm0::fh0_status"],[19147,"esp32::mcpwm0::fh1_cfg0"],[19222,"esp32::mcpwm0::fh1_cfg1"],[19249,"esp32::mcpwm0::fh1_status"],[19262,"esp32::mcpwm0::fh2_cfg0"],[19337,"esp32::mcpwm0::fh2_cfg1"],[19364,"esp32::mcpwm0::fh2_status"],[19377,"esp32::mcpwm0::gen0_a"],[19436,"esp32::mcpwm0::gen0_b"],[19495,"esp32::mcpwm0::gen0_cfg0"],[19518,"esp32::mcpwm0::gen0_force"],[19557,"esp32::mcpwm0::gen0_stmp_cfg"],[19584,"esp32::mcpwm0::gen0_tstmp_a"],[19599,"esp32::mcpwm0::gen0_tstmp_b"],[19614,"esp32::mcpwm0::gen1_a"],[19673,"esp32::mcpwm0::gen1_b"],[19732,"esp32::mcpwm0::gen1_cfg0"],[19755,"esp32::mcpwm0::gen1_force"],[19794,"esp32::mcpwm0::gen1_stmp_cfg"],[19821,"esp32::mcpwm0::gen1_tstmp_a"],[19836,"esp32::mcpwm0::gen1_tstmp_b"],[19851,"esp32::mcpwm0::gen2_a"],[19910,"esp32::mcpwm0::gen2_b"],[19969,"esp32::mcpwm0::gen2_cfg0"],[19992,"esp32::mcpwm0::gen2_force"],[20031,"esp32::mcpwm0::gen2_stmp_cfg"],[20058,"esp32::mcpwm0::gen2_tstmp_a"],[20073,"esp32::mcpwm0::gen2_tstmp_b"],[20088,"esp32::mcpwm0::int_clr"],[20158,"esp32::mcpwm0::int_ena"],[20289,"esp32::mcpwm0::int_raw"],[20358,"esp32::mcpwm0::int_st"],[20427,"esp32::mcpwm0::operator_timersel"],[20450,"esp32::mcpwm0::timer0_cfg0"],[20473,"esp32::mcpwm0::timer0_cfg1"],[20492,"esp32::mcpwm0::timer0_status"],[20505,"esp32::mcpwm0::timer0_sync"],[20536,"esp32::mcpwm0::timer1_cfg0"],[20559,"esp32::mcpwm0::timer1_cfg1"],[20578,"esp32::mcpwm0::timer1_status"],[20591,"esp32::mcpwm0::timer1_sync"],[20622,"esp32::mcpwm0::timer2_cfg0"],[20645,"esp32::mcpwm0::timer2_cfg1"],[20664,"esp32::mcpwm0::timer2_status"],[20677,"esp32::mcpwm0::timer2_sync"],[20708,"esp32::mcpwm0::timer_synci_cfg"],[20743,"esp32::mcpwm0::update_cfg"],[20786,"esp32::mcpwm0::version"],[20801,"esp32::nrx"],[20812,"esp32::nrx::nrxpd_ctrl"],[20855,"esp32::pcnt"],[20941,"esp32::pcnt::ctrl"],[21020,"esp32::pcnt::date"],[21035,"esp32::pcnt::int_clr"],[21061,"esp32::pcnt::int_ena"],[21104,"esp32::pcnt::int_raw"],[21129,"esp32::pcnt::int_st"],[21154,"esp32::pcnt::u_cnt"],[21165,"esp32::pcnt::u_conf0"],[21236,"esp32::pcnt::u_conf1"],[21255,"esp32::pcnt::u_conf2"],[21274,"esp32::pcnt::u_status"],[21311,"esp32::rmt"],[21421,"esp32::rmt::apb_conf"],[21440,"esp32::rmt::ch_tx_lim"],[21455,"esp32::rmt::chaddr"],[21466,"esp32::rmt::chcarrier_duty"],[21485,"esp32::rmt::chconf0"],[21524,"esp32::rmt::chconf1"],[21587,"esp32::rmt::chdata"],[21598,"esp32::rmt::chstatus"],[21625,"esp32::rmt::date"],[21640,"esp32::rmt::int_clr"],[21690,"esp32::rmt::int_ena"],[21785,"esp32::rmt::int_raw"],[21838,"esp32::rmt::int_st"],[21891,"esp32::rng"],[21902,"esp32::rng::data"],[21911,"esp32::rsa"],[21956,"esp32::rsa::clean"],[21967,"esp32::rsa::interrupt"],[21982,"esp32::rsa::m_mem"],[21993,"esp32::rsa::m_prime"],[22008,"esp32::rsa::modexp_mode"],[22023,"esp32::rsa::modexp_start"],[22035,"esp32::rsa::mult_mode"],[22050,"esp32::rsa::mult_start"],[22062,"esp32::rsa::x_mem"],[22073,"esp32::rsa::y_mem"],[22084,"esp32::rsa::z_mem"],[22095,"esp32::rtc_cntl"],[22268,"esp32::rtc_cntl::ana_conf"],[22311,"esp32::rtc_cntl::bias_conf"],[22350,"esp32::rtc_cntl::brown_out"],[22407,"esp32::rtc_cntl::clk_conf"],[22587,"esp32::rtc_cntl::cpu_period_conf"],[22606,"esp32::rtc_cntl::date"],[22621,"esp32::rtc_cntl::diag1"],[22632,"esp32::rtc_cntl::dig_iso"],[22739,"esp32::rtc_cntl::dig_pwc"],[22854,"esp32::rtc_cntl::ext_wakeup1"],[22871,"esp32::rtc_cntl::ext_wakeup1_status"],[22882,"esp32::rtc_cntl::ext_wakeup_conf"],[22901,"esp32::rtc_cntl::ext_xtl_conf"],[22920,"esp32::rtc_cntl::hold_force"],[23003,"esp32::rtc_cntl::int_clr"],[23031,"esp32::rtc_cntl::int_ena"],[23078,"esp32::rtc_cntl::int_raw"],[23105,"esp32::rtc_cntl::int_st"],[23132,"esp32::rtc_cntl::low_power_st"],[23145,"esp32::rtc_cntl::options0"],[23270,"esp32::rtc_cntl::pwc"],[23365,"esp32::rtc_cntl::reg"],[23416,"esp32::rtc_cntl::reset_state"],[23439,"esp32::rtc_cntl::sdio_act_conf"],[23454,"esp32::rtc_cntl::sdio_conf"],[23495,"esp32::rtc_cntl::slp_reject_conf"],[23524,"esp32::rtc_cntl::slp_timer0"],[23539,"esp32::rtc_cntl::slp_timer1"],[23558,"esp32::rtc_cntl::state0"],[23603,"esp32::rtc_cntl::store0"],[23618,"esp32::rtc_cntl::store1"],[23633,"esp32::rtc_cntl::store2"],[23648,"esp32::rtc_cntl::store3"],[23663,"esp32::rtc_cntl::store4"],[23678,"esp32::rtc_cntl::store5"],[23693,"esp32::rtc_cntl::store6"],[23708,"esp32::rtc_cntl::store7"],[23723,"esp32::rtc_cntl::sw_cpu_stall"],[23742,"esp32::rtc_cntl::test_mux"],[23761,"esp32::rtc_cntl::time0"],[23772,"esp32::rtc_cntl::time1"],[23783,"esp32::rtc_cntl::time_update"],[23798,"esp32::rtc_cntl::timer1"],[23829,"esp32::rtc_cntl::timer2"],[23848,"esp32::rtc_cntl::timer3"],[23875,"esp32::rtc_cntl::timer4"],[23902,"esp32::rtc_cntl::timer5"],[23929,"esp32::rtc_cntl::wakeup_state"],[23950,"esp32::rtc_cntl::wdtconfig0"],[24013,"esp32::rtc_cntl::wdtconfig1"],[24028,"esp32::rtc_cntl::wdtconfig2"],[24043,"esp32::rtc_cntl::wdtconfig3"],[24058,"esp32::rtc_cntl::wdtconfig4"],[24073,"esp32::rtc_cntl::wdtfeed"],[24085,"esp32::rtc_cntl::wdtwprotect"],[24100,"esp32::rtc_i2c"],[24153,"esp32::rtc_i2c::cmd"],[24172,"esp32::rtc_i2c::ctrl"],[24207,"esp32::rtc_i2c::data"],[24218,"esp32::rtc_i2c::debug_status"],[24265,"esp32::rtc_i2c::int_clr"],[24294,"esp32::rtc_i2c::int_en"],[24305,"esp32::rtc_i2c::int_raw"],[24334,"esp32::rtc_i2c::int_st"],[24345,"esp32::rtc_i2c::scl_high_period"],[24360,"esp32::rtc_i2c::scl_low_period"],[24375,"esp32::rtc_i2c::scl_start_period"],[24390,"esp32::rtc_i2c::scl_stop_period"],[24405,"esp32::rtc_i2c::sda_duty"],[24420,"esp32::rtc_i2c::slave_addr"],[24439,"esp32::rtc_i2c::timeout"],[24454,"esp32::rtc_io"],[24565,"esp32::rtc_io::adc_pad"],[24624,"esp32::rtc_io::date"],[24639,"esp32::rtc_io::dig_pad_hold"],[24654,"esp32::rtc_io::enable"],[24669,"esp32::rtc_io::enable_w1tc"],[24681,"esp32::rtc_io::enable_w1ts"],[24693,"esp32::rtc_io::ext_wakeup0"],[24708,"esp32::rtc_io::hall_sens"],[24727,"esp32::rtc_io::in_"],[24738,"esp32::rtc_io::out"],[24753,"esp32::rtc_io::out_w1tc"],[24765,"esp32::rtc_io::out_w1ts"],[24777,"esp32::rtc_io::pad_dac1"],[24840,"esp32::rtc_io::pad_dac2"],[24903,"esp32::rtc_io::pin"],[24926,"esp32::rtc_io::rtc_debug_sel"],[24961,"esp32::rtc_io::sar_i2c_io"],[24984,"esp32::rtc_io::sensor_pads"],[25091,"esp32::rtc_io::status"],[25106,"esp32::rtc_io::status_w1tc"],[25118,"esp32::rtc_io::status_w1ts"],[25130,"esp32::rtc_io::touch_cfg"],[25161,"esp32::rtc_io::touch_pad0"],[25232,"esp32::rtc_io::touch_pad1"],[25303,"esp32::rtc_io::touch_pad2"],[25374,"esp32::rtc_io::touch_pad3"],[25445,"esp32::rtc_io::touch_pad4"],[25516,"esp32::rtc_io::touch_pad5"],[25587,"esp32::rtc_io::touch_pad6"],[25658,"esp32::rtc_io::touch_pad7"],[25729,"esp32::rtc_io::touch_pad8"],[25760,"esp32::rtc_io::touch_pad9"],[25791,"esp32::rtc_io::xtal_32k_pad"],[25898,"esp32::rtc_io::xtl_ext_ctr"],[25913,"esp32::sdhost"],[26044,"esp32::sdhost::blksiz"],[26059,"esp32::sdhost::bmod"],[26086,"esp32::sdhost::bufaddr"],[26097,"esp32::sdhost::buffifo"],[26112,"esp32::sdhost::bytcnt"],[26127,"esp32::sdhost::cardthrctl"],[26154,"esp32::sdhost::cdetect"],[26165,"esp32::sdhost::clk_edge_sel"],[26212,"esp32::sdhost::clkdiv"],[26239,"esp32::sdhost::clkena"],[26258,"esp32::sdhost::clksrc"],[26273,"esp32::sdhost::cmd"],[26352,"esp32::sdhost::cmdarg"],[26367,"esp32::sdhost::ctrl"],[26418,"esp32::sdhost::ctype"],[26437,"esp32::sdhost::dbaddr"],[26452,"esp32::sdhost::debnce"],[26467,"esp32::sdhost::dscaddr"],[26478,"esp32::sdhost::emmcddr"],[26497,"esp32::sdhost::enshift"],[26512,"esp32::sdhost::fifoth"],[26535,"esp32::sdhost::hcon"],[26562,"esp32::sdhost::idinten"],[26601,"esp32::sdhost::idsts"],[26648,"esp32::sdhost::intmask"],[26667,"esp32::sdhost::mintsts"],[26680,"esp32::sdhost::pldmnd"],[26692,"esp32::sdhost::resp0"],[26703,"esp32::sdhost::resp1"],[26714,"esp32::sdhost::resp2"],[26725,"esp32::sdhost::resp3"],[26736,"esp32::sdhost::rintsts"],[26755,"esp32::sdhost::rst_n"],[26770,"esp32::sdhost::status"],[26799,"esp32::sdhost::tbbcnt"],[26810,"esp32::sdhost::tcbcnt"],[26821,"esp32::sdhost::tmout"],[26840,"esp32::sdhost::uhs"],[26855,"esp32::sdhost::usrid"],[26870,"esp32::sdhost::verid"],[26881,"esp32::sdhost::wrtprt"],[26892,"esp32::sens"],[27026,"esp32::sens::sar_atten1"],[27041,"esp32::sens::sar_atten2"],[27056,"esp32::sens::sar_dac_ctrl1"],[27095,"esp32::sens::sar_dac_ctrl2"],[27138,"esp32::sens::sar_i2c_ctrl"],[27161,"esp32::sens::sar_meas_ctrl"],[27200,"esp32::sens::sar_meas_ctrl2"],[27259,"esp32::sens::sar_meas_start1"],[27290,"esp32::sens::sar_meas_start2"],[27321,"esp32::sens::sar_meas_wait1"],[27340,"esp32::sens::sar_meas_wait2"],[27371,"esp32::sens::sar_mem_wr_ctrl"],[27392,"esp32::sens::sar_nouse"],[27407,"esp32::sens::sar_read_ctrl"],[27446,"esp32::sens::sar_read_ctrl2"],[27489,"esp32::sens::sar_read_status1"],[27500,"esp32::sens::sar_read_status2"],[27511,"esp32::sens::sar_slave_addr1"],[27532,"esp32::sens::sar_slave_addr2"],[27551,"esp32::sens::sar_slave_addr3"],[27574,"esp32::sens::sar_slave_addr4"],[27597,"esp32::sens::sar_start_force"],[27652,"esp32::sens::sar_touch_ctrl1"],[27687,"esp32::sens::sar_touch_ctrl2"],[27720,"esp32::sens::sar_touch_enable"],[27743,"esp32::sens::sar_touch_out1"],[27756,"esp32::sens::sar_touch_out2"],[27769,"esp32::sens::sar_touch_out3"],[27782,"esp32::sens::sar_touch_out4"],[27795,"esp32::sens::sar_touch_out5"],[27808,"esp32::sens::sar_touch_thres1"],[27827,"esp32::sens::sar_touch_thres2"],[27846,"esp32::sens::sar_touch_thres3"],[27865,"esp32::sens::sar_touch_thres4"],[27884,"esp32::sens::sar_touch_thres5"],[27903,"esp32::sens::sar_tsens_ctrl"],[27950,"esp32::sens::sardate"],[27965,"esp32::sens::ulp_cp_sleep_cyc0"],[27980,"esp32::sens::ulp_cp_sleep_cyc1"],[27995,"esp32::sens::ulp_cp_sleep_cyc2"],[28010,"esp32::sens::ulp_cp_sleep_cyc3"],[28025,"esp32::sens::ulp_cp_sleep_cyc4"],[28040,"esp32::sha"],[28100,"esp32::sha::sha1_busy"],[28111,"esp32::sha::sha1_continue"],[28123,"esp32::sha::sha1_load"],[28135,"esp32::sha::sha1_start"],[28147,"esp32::sha::sha256_busy"],[28158,"esp32::sha::sha256_continue"],[28170,"esp32::sha::sha256_load"],[28182,"esp32::sha::sha256_start"],[28194,"esp32::sha::sha384_busy"],[28205,"esp32::sha::sha384_continue"],[28217,"esp32::sha::sha384_load"],[28229,"esp32::sha::sha384_start"],[28241,"esp32::sha::sha512_busy"],[28252,"esp32::sha::sha512_continue"],[28264,"esp32::sha::sha512_load"],[28276,"esp32::sha::sha512_start"],[28288,"esp32::sha::text"],[28303,"esp32::slc"],[28560,"esp32::slc::_0_done_dscr_addr"],[28571,"esp32::slc::_0_dscr_cnt"],[28584,"esp32::slc::_0_dscr_rec_conf"],[28599,"esp32::slc::_0_eof_start_des"],[28610,"esp32::slc::_0_len_conf"],[28645,"esp32::slc::_0_len_lim_conf"],[28660,"esp32::slc::_0_length"],[28671,"esp32::slc::_0_push_dscr_addr"],[28682,"esp32::slc::_0_rxlink_dscr"],[28693,"esp32::slc::_0_rxlink_dscr_bf0"],[28704,"esp32::slc::_0_rxlink_dscr_bf1"],[28715,"esp32::slc::_0_rxpkt_e_dscr"],[28730,"esp32::slc::_0_rxpkt_h_dscr"],[28745,"esp32::slc::_0_rxpktu_e_dscr"],[28756,"esp32::slc::_0_rxpktu_h_dscr"],[28767,"esp32::slc::_0_state0"],[28778,"esp32::slc::_0_state1"],[28789,"esp32::slc::_0_sub_start_des"],[28800,"esp32::slc::_0_to_eof_bfr_des_addr"],[28811,"esp32::slc::_0_to_eof_des_addr"],[28822,"esp32::slc::_0_tx_eof_des_addr"],[28833,"esp32::slc::_0_tx_erreof_des_addr"],[28844,"esp32::slc::_0_txlink_dscr"],[28855,"esp32::slc::_0_txlink_dscr_bf0"],[28866,"esp32::slc::_0_txlink_dscr_bf1"],[28877,"esp32::slc::_0_txpkt_e_dscr"],[28892,"esp32::slc::_0_txpkt_h_dscr"],[28907,"esp32::slc::_0_txpktu_e_dscr"],[28918,"esp32::slc::_0_txpktu_h_dscr"],[28929,"esp32::slc::_0int_clr"],[28993,"esp32::slc::_0int_ena"],[29112,"esp32::slc::_0int_ena1"],[29231,"esp32::slc::_0int_raw"],[29294,"esp32::slc::_0int_st"],[29357,"esp32::slc::_0int_st1"],[29420,"esp32::slc::_0rx_link"],[29449,"esp32::slc::_0rxfifo_push"],[29468,"esp32::slc::_0token0"],[29489,"esp32::slc::_0token1"],[29510,"esp32::slc::_0tx_link"],[29539,"esp32::slc::_0txfifo_pop"],[29556,"esp32::slc::_1_rxlink_dscr"],[29567,"esp32::slc::_1_rxlink_dscr_bf0"],[29578,"esp32::slc::_1_rxlink_dscr_bf1"],[29589,"esp32::slc::_1_state0"],[29600,"esp32::slc::_1_state1"],[29611,"esp32::slc::_1_to_eof_bfr_des_addr"],[29622,"esp32::slc::_1_to_eof_des_addr"],[29633,"esp32::slc::_1_tx_eof_des_addr"],[29644,"esp32::slc::_1_tx_erreof_des_addr"],[29655,"esp32::slc::_1_txlink_dscr"],[29666,"esp32::slc::_1_txlink_dscr_bf0"],[29677,"esp32::slc::_1_txlink_dscr_bf1"],[29688,"esp32::slc::_1int_clr"],[29748,"esp32::slc::_1int_ena"],[29859,"esp32::slc::_1int_ena1"],[29970,"esp32::slc::_1int_raw"],[30029,"esp32::slc::_1int_st"],[30088,"esp32::slc::_1int_st1"],[30147,"esp32::slc::_1rx_link"],[30180,"esp32::slc::_1rxfifo_push"],[30199,"esp32::slc::_1token0"],[30220,"esp32::slc::_1token1"],[30241,"esp32::slc::_1tx_link"],[30270,"esp32::slc::_1txfifo_pop"],[30287,"esp32::slc::ahb_test"],[30306,"esp32::slc::bridge_conf"],[30341,"esp32::slc::cmd_infor0"],[30352,"esp32::slc::cmd_infor1"],[30363,"esp32::slc::conf0"],[30502,"esp32::slc::conf1"],[30569,"esp32::slc::date"],[30584,"esp32::slc::id"],[30599,"esp32::slc::intvec_tohost"],[30613,"esp32::slc::rx_dscr_conf"],[30672,"esp32::slc::rx_status"],[30689,"esp32::slc::sdio_crc_st0"],[30706,"esp32::slc::sdio_crc_st1"],[30723,"esp32::slc::sdio_st"],[30744,"esp32::slc::seq_position"],[30763,"esp32::slc::token_lat"],[30776,"esp32::slc::tx_dscr_conf"],[30791,"esp32::slc::tx_status"],[30808,"esp32::slchost"],[31011,"esp32::slchost::host_slc0_host_pf"],[31022,"esp32::slchost::host_slc0host_func1_int_ena"],[31137,"esp32::slchost::host_slc0host_func2_int_ena"],[31252,"esp32::slchost::host_slc0host_int_clr"],[31314,"esp32::slchost::host_slc0host_int_ena"],[31429,"esp32::slchost::host_slc0host_int_ena1"],[31544,"esp32::slchost::host_slc0host_int_raw"],[31605,"esp32::slchost::host_slc0host_int_st"],[31666,"esp32::slchost::host_slc0host_len_wd"],[31681,"esp32::slchost::host_slc0host_rx_infor"],[31696,"esp32::slchost::host_slc0host_token_rdata"],[31713,"esp32::slchost::host_slc0host_token_wdata"],[31732,"esp32::slchost::host_slc1_host_pf"],[31743,"esp32::slchost::host_slc1host_func1_int_ena"],[31858,"esp32::slchost::host_slc1host_func2_int_ena"],[31973,"esp32::slchost::host_slc1host_int_clr"],[32035,"esp32::slchost::host_slc1host_int_ena"],[32150,"esp32::slchost::host_slc1host_int_ena1"],[32265,"esp32::slchost::host_slc1host_int_raw"],[32326,"esp32::slchost::host_slc1host_int_st"],[32387,"esp32::slchost::host_slc1host_rx_infor"],[32402,"esp32::slchost::host_slc1host_token_rdata"],[32419,"esp32::slchost::host_slc1host_token_wdata"],[32438,"esp32::slchost::host_slc_apbwin_conf"],[32461,"esp32::slchost::host_slc_apbwin_rdata"],[32472,"esp32::slchost::host_slc_apbwin_wdata"],[32487,"esp32::slchost::host_slchost_check_sum0"],[32498,"esp32::slchost::host_slchost_check_sum1"],[32509,"esp32::slchost::host_slchost_conf"],[32552,"esp32::slchost::host_slchost_conf_w0"],[32579,"esp32::slchost::host_slchost_conf_w1"],[32606,"esp32::slchost::host_slchost_conf_w10"],[32633,"esp32::slchost::host_slchost_conf_w11"],[32660,"esp32::slchost::host_slchost_conf_w12"],[32687,"esp32::slchost::host_slchost_conf_w13"],[32714,"esp32::slchost::host_slchost_conf_w14"],[32741,"esp32::slchost::host_slchost_conf_w15"],[32768,"esp32::slchost::host_slchost_conf_w2"],[32795,"esp32::slchost::host_slchost_conf_w3"],[32822,"esp32::slchost::host_slchost_conf_w4"],[32849,"esp32::slchost::host_slchost_conf_w5"],[32876,"esp32::slchost::host_slchost_conf_w6"],[32903,"esp32::slchost::host_slchost_conf_w7"],[32930,"esp32::slchost::host_slchost_conf_w8"],[32957,"esp32::slchost::host_slchost_conf_w9"],[32984,"esp32::slchost::host_slchost_func2_0"],[32999,"esp32::slchost::host_slchost_func2_1"],[33014,"esp32::slchost::host_slchost_func2_2"],[33029,"esp32::slchost::host_slchost_gpio_in0"],[33040,"esp32::slchost::host_slchost_gpio_in1"],[33051,"esp32::slchost::host_slchost_gpio_status0"],[33062,"esp32::slchost::host_slchost_gpio_status1"],[33073,"esp32::slchost::host_slchost_inf_st"],[33088,"esp32::slchost::host_slchost_pkt_len"],[33101,"esp32::slchost::host_slchost_pkt_len0"],[33112,"esp32::slchost::host_slchost_pkt_len1"],[33123,"esp32::slchost::host_slchost_pkt_len2"],[33134,"esp32::slchost::host_slchost_rdclr0"],[33153,"esp32::slchost::host_slchost_rdclr1"],[33172,"esp32::slchost::host_slchost_state_w0"],[33189,"esp32::slchost::host_slchost_state_w1"],[33206,"esp32::slchost::host_slchost_token_con"],[33234,"esp32::slchost::host_slchost_win_cmd"],[33245,"esp32::slchost::host_slchostdate"],[33260,"esp32::slchost::host_slchostid"],[33275,"esp32::spi0"],[33487,"esp32::spi0::addr"],[33498,"esp32::spi0::cache_fctrl"],[33525,"esp32::spi0::cache_sctrl"],[33572,"esp32::spi0::clock"],[33603,"esp32::spi0::cmd"],[33678,"esp32::spi0::ctrl"],[33741,"esp32::spi0::ctrl1"],[33760,"esp32::spi0::ctrl2"],[33811,"esp32::spi0::date"],[33822,"esp32::spi0::dma_conf"],[33889,"esp32::spi0::dma_in_link"],[33920,"esp32::spi0::dma_int_clr"],[33967,"esp32::spi0::dma_int_ena"],[34014,"esp32::spi0::dma_int_raw"],[34041,"esp32::spi0::dma_int_st"],[34068,"esp32::spi0::dma_out_link"],[34095,"esp32::spi0::dma_rstatus"],[34106,"esp32::spi0::dma_status"],[34119,"esp32::spi0::dma_tstatus"],[34130,"esp32::spi0::ext0"],[34153,"esp32::spi0::ext1"],[34176,"esp32::spi0::ext2"],[34187,"esp32::spi0::ext3"],[34202,"esp32::spi0::in_err_eof_des_addr"],[34213,"esp32::spi0::in_suc_eof_des_addr"],[34224,"esp32::spi0::inlink_dscr"],[34235,"esp32::spi0::inlink_dscr_bf0"],[34246,"esp32::spi0::inlink_dscr_bf1"],[34257,"esp32::spi0::miso_dlen"],[34272,"esp32::spi0::mosi_dlen"],[34287,"esp32::spi0::out_eof_bfr_des_addr"],[34298,"esp32::spi0::out_eof_des_addr"],[34309,"esp32::spi0::outlink_dscr"],[34320,"esp32::spi0::outlink_dscr_bf0"],[34331,"esp32::spi0::outlink_dscr_bf1"],[34342,"esp32::spi0::pin"],[34385,"esp32::spi0::rd_status"],[34408,"esp32::spi0::slave"],[34473,"esp32::spi0::slave1"],[34520,"esp32::spi0::slave2"],[34547,"esp32::spi0::slave3"],[34574,"esp32::spi0::slv_rd_bit"],[34589,"esp32::spi0::slv_rdbuf_dlen"],[34604,"esp32::spi0::slv_wr_status"],[34619,"esp32::spi0::slv_wrbuf_dlen"],[34634,"esp32::spi0::sram_cmd"],[34657,"esp32::spi0::sram_drd_cmd"],[34676,"esp32::spi0::sram_dwr_cmd"],[34695,"esp32::spi0::tx_crc"],[34710,"esp32::spi0::user"],[34829,"esp32::spi0::user1"],[34846,"esp32::spi0::user2"],[34865,"esp32::spi0::w0"],[34880,"esp32::spi0::w1"],[34895,"esp32::spi0::w10"],[34910,"esp32::spi0::w11"],[34925,"esp32::spi0::w12"],[34940,"esp32::spi0::w13"],[34955,"esp32::spi0::w14"],[34970,"esp32::spi0::w15"],[34985,"esp32::spi0::w2"],[35000,"esp32::spi0::w3"],[35015,"esp32::spi0::w4"],[35030,"esp32::spi0::w5"],[35045,"esp32::spi0::w6"],[35060,"esp32::spi0::w7"],[35075,"esp32::spi0::w8"],[35090,"esp32::spi0::w9"],[35105,"esp32::timg0"],[35245,"esp32::timg0::int_clr_timers"],[35263,"esp32::timg0::int_ena_timers"],[35290,"esp32::timg0::int_raw_timers"],[35307,"esp32::timg0::int_st_timers"],[35324,"esp32::timg0::lactalarmhi"],[35339,"esp32::timg0::lactalarmlo"],[35354,"esp32::timg0::lactconfig"],[35405,"esp32::timg0::lacthi"],[35416,"esp32::timg0::lactlo"],[35427,"esp32::timg0::lactload"],[35439,"esp32::timg0::lactloadhi"],[35454,"esp32::timg0::lactloadlo"],[35469,"esp32::timg0::lactrtc"],[35484,"esp32::timg0::lactupdate"],[35496,"esp32::timg0::ntimers_date"],[35511,"esp32::timg0::rtccalicfg"],[35540,"esp32::timg0::rtccalicfg1"],[35551,"esp32::timg0::t0alarmhi"],[35566,"esp32::timg0::t0alarmlo"],[35581,"esp32::timg0::t0config"],[35620,"esp32::timg0::t0hi"],[35631,"esp32::timg0::t0lo"],[35642,"esp32::timg0::t0load"],[35654,"esp32::timg0::t0loadhi"],[35669,"esp32::timg0::t0loadlo"],[35684,"esp32::timg0::t0update"],[35699,"esp32::timg0::t1alarmhi"],[35714,"esp32::timg0::t1alarmlo"],[35729,"esp32::timg0::t1config"],[35768,"esp32::timg0::t1hi"],[35779,"esp32::timg0::t1lo"],[35790,"esp32::timg0::t1load"],[35802,"esp32::timg0::t1loadhi"],[35817,"esp32::timg0::t1loadlo"],[35832,"esp32::timg0::t1update"],[35847,"esp32::timg0::timgclk"],[35862,"esp32::timg0::wdtconfig0"],[36009,"esp32::timg0::wdtconfig1"],[36024,"esp32::timg0::wdtconfig2"],[36039,"esp32::timg0::wdtconfig3"],[36054,"esp32::timg0::wdtconfig4"],[36069,"esp32::timg0::wdtconfig5"],[36084,"esp32::timg0::wdtfeed"],[36096,"esp32::timg0::wdtwprotect"],[36111,"esp32::twai0"],[36200,"esp32::twai0::arb_lost_cap"],[36211,"esp32::twai0::bus_timing_0"],[36230,"esp32::twai0::bus_timing_1"],[36253,"esp32::twai0::clock_divider"],[36272,"esp32::twai0::cmd"],[36292,"esp32::twai0::data_0"],[36307,"esp32::twai0::data_1"],[36322,"esp32::twai0::data_10"],[36337,"esp32::twai0::data_11"],[36352,"esp32::twai0::data_12"],[36367,"esp32::twai0::data_2"],[36382,"esp32::twai0::data_3"],[36397,"esp32::twai0::data_4"],[36412,"esp32::twai0::data_5"],[36427,"esp32::twai0::data_6"],[36442,"esp32::twai0::data_7"],[36457,"esp32::twai0::data_8"],[36472,"esp32::twai0::data_9"],[36487,"esp32::twai0::err_code_cap"],[36502,"esp32::twai0::err_warning_limit"],[36517,"esp32::twai0::int_ena"],[36556,"esp32::twai0::int_raw"],[36579,"esp32::twai0::mode"],[36606,"esp32::twai0::rx_err_cnt"],[36621,"esp32::twai0::rx_message_cnt"],[36632,"esp32::twai0::status"],[36659,"esp32::twai0::tx_err_cnt"],[36674,"esp32::uart0"],[36772,"esp32::uart0::at_cmd_char"],[36791,"esp32::uart0::at_cmd_gaptout"],[36806,"esp32::uart0::at_cmd_postcnt"],[36821,"esp32::uart0::at_cmd_precnt"],[36836,"esp32::uart0::autobaud"],[36855,"esp32::uart0::clkdiv"],[36874,"esp32::uart0::conf0"],[36989,"esp32::uart0::conf1"],[37024,"esp32::uart0::date"],[37039,"esp32::uart0::fifo"],[37054,"esp32::uart0::flow_conf"],[37089,"esp32::uart0::highpulse"],[37100,"esp32::uart0::id"],[37115,"esp32::uart0::idle_conf"],[37138,"esp32::uart0::int_clr"],[37186,"esp32::uart0::int_ena"],[37273,"esp32::uart0::int_raw"],[37320,"esp32::uart0::int_st"],[37367,"esp32::uart0::lowpulse"],[37378,"esp32::uart0::mem_cnt_status"],[37391,"esp32::uart0::mem_conf"],[37438,"esp32::uart0::mem_rx_status"],[37453,"esp32::uart0::mem_tx_status"],[37464,"esp32::uart0::negpulse"],[37475,"esp32::uart0::pospulse"],[37486,"esp32::uart0::rs485_conf"],[37525,"esp32::uart0::rxd_cnt"],[37536,"esp32::uart0::sleep_conf"],[37551,"esp32::uart0::status"],[37580,"esp32::uart0::swfc_conf"],[37607,"esp32::uhci0"],[37765,"esp32::uhci0::ack_num"],[37776,"esp32::uhci0::ahb_test"],[37795,"esp32::uhci0::conf0"],[37902,"esp32::uhci0::conf1"],[37953,"esp32::uhci0::date"],[37968,"esp32::uhci0::dma_in_dscr"],[37979,"esp32::uhci0::dma_in_dscr_bf0"],[37990,"esp32::uhci0::dma_in_dscr_bf1"],[38001,"esp32::uhci0::dma_in_err_eof_des_addr"],[38012,"esp32::uhci0::dma_in_link"],[38045,"esp32::uhci0::dma_in_pop"],[38062,"esp32::uhci0::dma_in_status"],[38077,"esp32::uhci0::dma_in_suc_eof_des_addr"],[38088,"esp32::uhci0::dma_out_dscr"],[38099,"esp32::uhci0::dma_out_dscr_bf0"],[38110,"esp32::uhci0::dma_out_dscr_bf1"],[38121,"esp32::uhci0::dma_out_eof_bfr_des_addr"],[38132,"esp32::uhci0::dma_out_eof_des_addr"],[38143,"esp32::uhci0::dma_out_link"],[38172,"esp32::uhci0::dma_out_push"],[38191,"esp32::uhci0::dma_out_status"],[38204,"esp32::uhci0::esc_conf0"],[38227,"esp32::uhci0::esc_conf1"],[38250,"esp32::uhci0::esc_conf2"],[38273,"esp32::uhci0::esc_conf3"],[38296,"esp32::uhci0::escape_conf"],[38339,"esp32::uhci0::hung_conf"],[38374,"esp32::uhci0::int_clr"],[38418,"esp32::uhci0::int_ena"],[38497,"esp32::uhci0::int_raw"],[38540,"esp32::uhci0::int_st"],[38583,"esp32::uhci0::pkt_thres"],[38598,"esp32::uhci0::q0_word0"],[38613,"esp32::uhci0::q0_word1"],[38628,"esp32::uhci0::q1_word0"],[38643,"esp32::uhci0::q1_word1"],[38658,"esp32::uhci0::q2_word0"],[38673,"esp32::uhci0::q2_word1"],[38688,"esp32::uhci0::q3_word0"],[38703,"esp32::uhci0::q3_word1"],[38718,"esp32::uhci0::q4_word0"],[38733,"esp32::uhci0::q4_word1"],[38748,"esp32::uhci0::q5_word0"],[38763,"esp32::uhci0::q5_word1"],[38778,"esp32::uhci0::q6_word0"],[38793,"esp32::uhci0::q6_word1"],[38808,"esp32::uhci0::quick_sent"],[38835,"esp32::uhci0::rx_head"],[38846,"esp32::uhci0::state0"],[38857,"esp32::uhci0::state1"],[38868,"core::fmt"],[38869,"core::fmt"],[38870,"core::result"],[38871,"core::any"],[38872,"core::iter::traits::iterator"],[38873,"core::marker"],[38874,"core::ops::function"]],"d":["AES (Advanced Encryption Standard) Accelerator","AES","APB (Advanced Peripheral Bus) Controller","APB_CTRL","BB Peripheral","BB","4 - BT_BB","5 - BT_BB_NMI","3 - BT_MAC","68 - CACHE_IA","DPORT Peripheral","DPORT","eFuse Controller","EFUSE","44 - EFUSE","Ethernet DMA configuration and control registers","EMAC_DMA","Ethernet Clock, PHY type, and SRAM configuration registers","EMAC_EXT","Ethernet MAC configuration and control registers","EMAC_MAC","38 - ETH_MAC","FLASH_ENCRYPTION Peripheral","FLASH_ENCRYPTION","FRC_TIMER Peripheral","FRC_TIMER","24 - FROM_CPU_INTR0","25 - FROM_CPU_INTR1","26 - FROM_CPU_INTR2","27 - FROM_CPU_INTR3","General Purpose Input/Output","GPIO","22 - GPIO","23 - GPIO_NMI","Sigma-Delta Modulation","GPIO_SD","HINF Peripheral","HINF","I2C (Inter-Integrated Circuit) Controller 0","I2C0","I2C (Inter-Integrated Circuit) Controller 1","I2C1","49 - I2C_EXT0","50 - I2C_EXT1","I2S (Inter-IC Sound) Controller 0","I2S0","32 - I2S0","I2S (Inter-IC Sound) Controller 1","I2S1","33 - I2S1","Input/Output Multiplexer","IO_MUX","Enumeration of all the interrupts.","LED Control PWM (Pulse Width Modulation)","LEDC","43 - LEDC","Motor Control Pulse-Width Modulation 0","MCPWM0","39 - MCPWM0","Motor Control Pulse-Width Modulation 1","MCPWM1","40 - MCPWM1","41 - MCPWM2","42 - MCPWM3","66 - MMU_IA","67 - MPU_IA","NRX Peripheral","NRX","Number available in the NVIC for configuring priority","Pulse Count Controller","PCNT","48 - PCNT","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","All the peripherals.","Remote Control","RMT","47 - RMT","Hardware Random Number Generator","RNG","RSA (Rivest Shamir Adleman) Accelerator","RSA","51 - RSA","Real-Time Clock Control","RTC_CNTL","46 - RTC_CORE","Low-power I2C (Inter-Integrated Circuit) Controller","RTC_I2C","Low-power Input/Output","RTC_IO","7 - RWBLE","9 - RWBLE_NMI","6 - RWBT","8 - RWBT_NMI","SD/MMC Host Controller","SDHOST","37 - SDIO_HOST","SENS Peripheral","SENS","SHA (Secure Hash Algorithm) Accelerator","SHA","SLC Peripheral","SLC","SLCHOST Peripheral","SLCHOST","SPI (Serial Peripheral Interface) Controller 0","SPI0","28 - SPI0","SPI (Serial Peripheral Interface) Controller 1","SPI1","29 - SPI1","52 - SPI1_DMA","SPI (Serial Peripheral Interface) Controller 2","SPI2","30 - SPI2","53 - SPI2_DMA","SPI (Serial Peripheral Interface) Controller 3","SPI3","31 - SPI3","54 - SPI3_DMA","61 - TG0_LACT_EDGE","17 - TG0_LACT_LEVEL","58 - TG0_T0_EDGE","14 - TG0_T0_LEVEL","59 - TG0_T1_EDGE","15 - TG0_T1_LEVEL","60 - TG0_WDT_EDGE","16 - TG0_WDT_LEVEL","65 - TG1_LACT_EDGE","21 - TG1_LACT_LEVEL","62 - TG1_T0_EDGE","18 - TG1_T0_LEVEL","63 - TG1_T1_EDGE","19 - TG1_T1_LEVEL","64 - TG1_WDT_EDGE","20 - TG1_WDT_LEVEL","56 - TIMER1","57 - TIMER2","Timer Group 0","TIMG0","Timer Group 1","TIMG1","Two-Wire Automotive Interface","TWAI0","45 - TWAI0","TryFromInterruptError","UART (Universal Asynchronous Receiver-Transmitter) …","UART0","34 - UART0","UART (Universal Asynchronous Receiver-Transmitter) …","UART1","35 - UART1","UART (Universal Asynchronous Receiver-Transmitter) …","UART2","36 - UART2","Universal Host Controller Interface 0","UHCI0","12 - UHCI0","Universal Host Controller Interface 1","UHCI1","13 - UHCI1","55 - WDT","2 - WIFI_BB","0 - WIFI_MAC","1 - WIFI_NMI","AES (Advanced Encryption Standard) Accelerator","APB (Advanced Peripheral Bus) Controller","BB Peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","DPORT Peripheral","eFuse Controller","Ethernet DMA configuration and control registers","Ethernet Clock, PHY type, and SRAM configuration registers","Ethernet MAC configuration and control registers","","FLASH_ENCRYPTION Peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","FRC_TIMER Peripheral","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Common register and bit access and modify traits","General Purpose Input/Output","Sigma-Delta Modulation","HINF Peripheral","I2C (Inter-Integrated Circuit) Controller 0","I2C (Inter-Integrated Circuit) Controller 1","I2S (Inter-IC Sound) Controller 0","I2S (Inter-IC Sound) Controller 1","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Input/Output Multiplexer","LED Control PWM (Pulse Width Modulation)","Motor Control Pulse-Width Modulation 0","Motor Control Pulse-Width Modulation 1","NRX Peripheral","","Pulse Count Controller","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Remote Control","Hardware Random Number Generator","RSA (Rivest Shamir Adleman) Accelerator","Real-Time Clock Control","Low-power I2C (Inter-Integrated Circuit) Controller","Low-power Input/Output","SD/MMC Host Controller","SENS Peripheral","SHA (Secure Hash Algorithm) Accelerator","SLC Peripheral","SLCHOST Peripheral","SPI (Serial Peripheral Interface) Controller 0","SPI (Serial Peripheral Interface) Controller 1","SPI (Serial Peripheral Interface) Controller 2","SPI (Serial Peripheral Interface) Controller 3","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Unchecked version of <code>Peripherals::take</code>.","Returns all the peripherals <em>once</em>.","Timer Group 0","Timer Group 1","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Attempt to convert a given value into an <code>Interrupt</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Two-Wire Automotive Interface","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","UART (Universal Asynchronous Receiver-Transmitter) …","UART (Universal Asynchronous Receiver-Transmitter) …","UART (Universal Asynchronous Receiver-Transmitter) …","Universal Host Controller Interface 0","Universal Host Controller Interface 1","ENDIAN (rw) register accessor: ","IDLE (r) register accessor: ","KEY (rw) register accessor: ","MODE (rw) register accessor: ","Register block","START (w) register accessor: ","TEXT (rw) register accessor: ","","","","0x40 - ","Returns the argument unchanged.","","0x04 - ","Calls <code>U::from(self)</code>.","","0x10..0x30 - ","Iterator for array of: 0x10..0x30 - ","","0x08 - ","","0x00 - ","","0x30..0x40 - ","Iterator for array of: 0x30..0x40 - ","","","","Field <code>ENDIAN</code> reader - Endianness selection register. See …","You can <code>read</code> this register and get <code>endian::R</code>.  You can …","Field <code>ENDIAN</code> writer - Endianness selection register. See …","Register <code>ENDIAN</code> reader","Register <code>ENDIAN</code> writer","Writes raw bits to the register.","","","Bits 0:1 - Endianness selection register. See Table 22-2 …","Bits 0:1 - Endianness selection register. See Table 22-2 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>IDLE</code> reader - AES Idle register. Reads ’zero’ …","You can <code>read</code> this register and get <code>idle::R</code>.  See API.","Register <code>IDLE</code> reader","","","Returns the argument unchanged.","Bit 0 - AES Idle register. Reads ’zero’ while the AES …","Calls <code>U::from(self)</code>.","","","","Field <code>KEY</code> reader - AES key material register.","You can <code>read</code> this register and get <code>key::R</code>.  You can <code>reset</code>, …","Field <code>KEY</code> writer - AES key material register.","Register <code>KEY[%s]</code> reader","Register <code>KEY[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - AES key material register.","Bits 0:7 - AES key material register.","","","","Field <code>MODE</code> reader - Selects the AES accelerator mode of …","You can <code>read</code> this register and get <code>mode::R</code>.  You can <code>reset</code>…","Field <code>MODE</code> writer - Selects the AES accelerator mode of …","Register <code>MODE</code> reader","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - Selects the AES accelerator mode of operation. …","Bits 0:7 - Selects the AES accelerator mode of operation. …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>START</code> writer - Write 1 to start the AES operation.","Register <code>START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to start the AES operation.","","","","Register <code>TEXT[%s]</code> reader","Field <code>TEXT</code> reader - Plaintext and ciphertext register.","You can <code>read</code> this register and get <code>text::R</code>.  You can <code>reset</code>…","Field <code>TEXT</code> writer - Plaintext and ciphertext register.","Register <code>TEXT[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - Plaintext and ciphertext register.","Bits 0:7 - Plaintext and ciphertext register.","","","","APB_SARADC_CTRL (rw) register accessor: ","APB_SARADC_CTRL2 (rw) register accessor: ","APB_SARADC_FSM (rw) register accessor: ","APB_SARADC_SAR1_PATT_TAB (rw) register accessor: ","APB_SARADC_SAR2_PATT_TAB (rw) register accessor: ","APLL_TICK_CONF (rw) register accessor: ","CK8M_TICK_CONF (rw) register accessor: ","DATE (rw) register accessor: ","PLL_TICK_CONF (rw) register accessor: ","Register block","SYSCLK_CONF (rw) register accessor: ","XTAL_TICK_CONF (rw) register accessor: ","","0x10 - ","","0x14 - ","","0x18 - ","","0x1c..0x2c - ","0x1c - APB_SARADC_SAR1_PATT_TAB1","0x20 - APB_SARADC_SAR1_PATT_TAB2","0x24 - APB_SARADC_SAR1_PATT_TAB3","0x28 - APB_SARADC_SAR1_PATT_TAB4","Iterator for array of: 0x1c..0x2c - ","","0x2c..0x3c - ","0x2c - APB_SARADC_SAR2_PATT_TAB1","0x30 - APB_SARADC_SAR2_PATT_TAB2","0x34 - APB_SARADC_SAR2_PATT_TAB3","0x38 - APB_SARADC_SAR2_PATT_TAB4","Iterator for array of: 0x2c..0x3c - ","","0x3c - ","","","","0x0c - ","","0x7c - ","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","0x08 - ","","0x00 - ","","","","","0x04 - ","You can <code>read</code> this register and get <code>apb_saradc_ctrl::R</code>.  …","Register <code>APB_SARADC_CTRL</code> reader","Field <code>SARADC_DATA_SAR_SEL</code> reader - 1: sar_sel will be …","Field <code>SARADC_DATA_SAR_SEL</code> writer - 1: sar_sel will be …","Field <code>SARADC_DATA_TO_I2S</code> reader - 1: I2S input data is …","Field <code>SARADC_DATA_TO_I2S</code> writer - 1: I2S input data is …","Field <code>SARADC_SAR1_PATT_LEN</code> reader - 0 ~ 15 means length 1 …","Field <code>SARADC_SAR1_PATT_LEN</code> writer - 0 ~ 15 means length 1 …","Field <code>SARADC_SAR1_PATT_P_CLEAR</code> reader - clear the pointer …","Field <code>SARADC_SAR1_PATT_P_CLEAR</code> writer - clear the pointer …","Field <code>SARADC_SAR2_MUX</code> reader - 1: SAR ADC2 is controlled …","Field <code>SARADC_SAR2_MUX</code> writer - 1: SAR ADC2 is controlled …","Field <code>SARADC_SAR2_PATT_LEN</code> reader - 0 ~ 15 means length 1 …","Field <code>SARADC_SAR2_PATT_LEN</code> writer - 0 ~ 15 means length 1 …","Field <code>SARADC_SAR2_PATT_P_CLEAR</code> reader - clear the pointer …","Field <code>SARADC_SAR2_PATT_P_CLEAR</code> writer - clear the pointer …","Field <code>SARADC_SAR_CLK_DIV</code> reader - SAR clock divider","Field <code>SARADC_SAR_CLK_DIV</code> writer - SAR clock divider","Field <code>SARADC_SAR_CLK_GATED</code> reader - ","Field <code>SARADC_SAR_CLK_GATED</code> writer - ","Field <code>SARADC_SAR_SEL</code> reader - 0: SAR1 1: SAR2 only work …","Field <code>SARADC_SAR_SEL</code> writer - 0: SAR1 1: SAR2 only work …","Field <code>SARADC_START_FORCE</code> reader - ","Field <code>SARADC_START_FORCE</code> writer - ","Field <code>SARADC_START</code> reader - ","Field <code>SARADC_START</code> writer - ","Field <code>SARADC_WORK_MODE</code> reader - 0: single mode 1: double …","Field <code>SARADC_WORK_MODE</code> writer - 0: single mode 1: double …","Register <code>APB_SARADC_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 25 - 1: sar_sel will be coded by the MSB of the 16-bit …","Bit 25 - 1: sar_sel will be coded by the MSB of the 16-bit …","Bit 26 - 1: I2S input data is from SAR ADC (for DMA) 0: …","Bit 26 - 1: I2S input data is from SAR ADC (for DMA) 0: …","Bits 15:18 - 0 ~ 15 means length 1 ~ 16","Bits 15:18 - 0 ~ 15 means length 1 ~ 16","Bit 23 - clear the pointer of pattern table for DIG ADC1 …","Bit 23 - clear the pointer of pattern table for DIG ADC1 …","Bit 2 - 1: SAR ADC2 is controlled by DIG ADC2 CTRL 0: SAR …","Bit 2 - 1: SAR ADC2 is controlled by DIG ADC2 CTRL 0: SAR …","Bits 19:22 - 0 ~ 15 means length 1 ~ 16","Bits 19:22 - 0 ~ 15 means length 1 ~ 16","Bit 24 - clear the pointer of pattern table for DIG ADC2 …","Bit 24 - clear the pointer of pattern table for DIG ADC2 …","Bits 7:14 - SAR clock divider","Bits 7:14 - SAR clock divider","Bit 6","Bit 6","Bit 5 - 0: SAR1 1: SAR2 only work for single SAR mode","Bit 5 - 0: SAR1 1: SAR2 only work for single SAR mode","Bit 1","Bit 1","Bit 0","Bit 0","Bits 3:4 - 0: single mode 1: double mode 2: alternate mode","Bits 3:4 - 0: single mode 1: double mode 2: alternate mode","","","","You can <code>read</code> this register and get <code>apb_saradc_ctrl2::R</code>.  …","Register <code>APB_SARADC_CTRL2</code> reader","Field <code>SARADC_MAX_MEAS_NUM</code> reader - max conversion number","Field <code>SARADC_MAX_MEAS_NUM</code> writer - max conversion number","Field <code>SARADC_MEAS_NUM_LIMIT</code> reader - ","Field <code>SARADC_MEAS_NUM_LIMIT</code> writer - ","Field <code>SARADC_SAR1_INV</code> reader - 1: data to DIG ADC1 CTRL is …","Field <code>SARADC_SAR1_INV</code> writer - 1: data to DIG ADC1 CTRL is …","Field <code>SARADC_SAR2_INV</code> reader - 1: data to DIG ADC2 CTRL is …","Field <code>SARADC_SAR2_INV</code> writer - 1: data to DIG ADC2 CTRL is …","Register <code>APB_SARADC_CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 1:8 - max conversion number","Bits 1:8 - max conversion number","Bit 0","Bit 0","Bit 9 - 1: data to DIG ADC1 CTRL is inverted otherwise not","Bit 9 - 1: data to DIG ADC1 CTRL is inverted otherwise not","Bit 10 - 1: data to DIG ADC2 CTRL is inverted otherwise not","Bit 10 - 1: data to DIG ADC2 CTRL is inverted otherwise not","","","","You can <code>read</code> this register and get <code>apb_saradc_fsm::R</code>.  You …","Register <code>APB_SARADC_FSM</code> reader","Field <code>SARADC_RSTB_WAIT</code> reader - ","Field <code>SARADC_RSTB_WAIT</code> writer - ","Field <code>SARADC_SAMPLE_CYCLE</code> reader - sample cycles","Field <code>SARADC_SAMPLE_CYCLE</code> writer - sample cycles","Field <code>SARADC_STANDBY_WAIT</code> reader - ","Field <code>SARADC_STANDBY_WAIT</code> writer - ","Field <code>SARADC_START_WAIT</code> reader - ","Field <code>SARADC_START_WAIT</code> writer - ","Register <code>APB_SARADC_FSM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","Bits 0:7","Bits 24:31 - sample cycles","Bits 24:31 - sample cycles","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","","","","You can <code>read</code> this register and get …","Register <code>APB_SARADC_SAR1_PATT_TAB%s</code> reader","Field <code>SARADC_SAR1_PATT_TAB1</code> reader - item 0 ~ 3 for …","Field <code>SARADC_SAR1_PATT_TAB1</code> writer - item 0 ~ 3 for …","Register <code>APB_SARADC_SAR1_PATT_TAB%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - item 0 ~ 3 for pattern table 1 (each item one …","Bits 0:31 - item 0 ~ 3 for pattern table 1 (each item one …","","","","You can <code>read</code> this register and get …","Register <code>APB_SARADC_SAR2_PATT_TAB%s</code> reader","Field <code>SARADC_SAR2_PATT_TAB1</code> reader - item 0 ~ 3 for …","Field <code>SARADC_SAR2_PATT_TAB1</code> writer - item 0 ~ 3 for …","Register <code>APB_SARADC_SAR2_PATT_TAB%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - item 0 ~ 3 for pattern table 2 (each item one …","Bits 0:31 - item 0 ~ 3 for pattern table 2 (each item one …","","","","You can <code>read</code> this register and get <code>apll_tick_conf::R</code>.  You …","Field <code>APLL_TICK_NUM</code> reader - ","Field <code>APLL_TICK_NUM</code> writer - ","Register <code>APLL_TICK_CONF</code> reader","Register <code>APLL_TICK_CONF</code> writer","Bits 0:7","Bits 0:7","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>ck8m_tick_conf::R</code>.  You …","Field <code>CK8M_TICK_NUM</code> reader - ","Field <code>CK8M_TICK_NUM</code> writer - ","Register <code>CK8M_TICK_CONF</code> reader","Register <code>CK8M_TICK_CONF</code> writer","Writes raw bits to the register.","","","Bits 0:7","Bits 0:7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - ","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - ","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>pll_tick_conf::R</code>.  You …","Field <code>PLL_TICK_NUM</code> reader - ","Field <code>PLL_TICK_NUM</code> writer - ","Register <code>PLL_TICK_CONF</code> reader","Register <code>PLL_TICK_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","Bits 0:7","","","","Field <code>CLK_320M_EN</code> reader - ","Field <code>CLK_320M_EN</code> writer - ","Field <code>CLK_EN</code> reader - ","Field <code>CLK_EN</code> writer - ","Field <code>PRE_DIV_CNT</code> reader - ","Field <code>PRE_DIV_CNT</code> writer - ","Field <code>QUICK_CLK_CHNG</code> reader - ","Field <code>QUICK_CLK_CHNG</code> writer - ","Register <code>SYSCLK_CONF</code> reader","Field <code>RST_TICK_CNT</code> reader - ","Field <code>RST_TICK_CNT</code> writer - ","You can <code>read</code> this register and get <code>sysclk_conf::R</code>.  You …","Register <code>SYSCLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 10","Bit 10","Bit 11","Bit 11","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9","Bits 0:9","Bit 13","Bit 13","Bit 12","Bit 12","","","","Register <code>XTAL_TICK_CONF</code> reader","Register <code>XTAL_TICK_CONF</code> writer","You can <code>read</code> this register and get <code>xtal_tick_conf::R</code>.  You …","Field <code>XTAL_TICK_NUM</code> reader - ","Field <code>XTAL_TICK_NUM</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:7","Bits 0:7","BBPD_CTRL (rw) register accessor: Baseband control register","Register block","Baseband control register","0x54 - Baseband control register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Baseband control register","Field <code>DC_EST_FORCE_PD</code> reader - ","Field <code>DC_EST_FORCE_PD</code> writer - ","Field <code>DC_EST_FORCE_PU</code> reader - ","Field <code>DC_EST_FORCE_PU</code> writer - ","Field <code>FFT_FORCE_PD</code> reader - ","Field <code>FFT_FORCE_PD</code> writer - ","Field <code>FFT_FORCE_PU</code> reader - ","Field <code>FFT_FORCE_PU</code> writer - ","Register <code>BBPD_CTRL</code> reader","Register <code>BBPD_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ACCESS_CHECK (r) register accessor: ","AHBLITE_MPU_TABLE_APB_CTRL (rw) register accessor: ","AHBLITE_MPU_TABLE_BB (rw) register accessor: ","AHBLITE_MPU_TABLE_BT (rw) register accessor: ","AHBLITE_MPU_TABLE_BTMAC (rw) register accessor: ","AHBLITE_MPU_TABLE_BT_BUFFER (rw) register accessor: ","AHBLITE_MPU_TABLE_CAN (rw) register accessor: ","AHBLITE_MPU_TABLE_EFUSE (rw) register accessor: ","AHBLITE_MPU_TABLE_EMAC (rw) register accessor: ","AHBLITE_MPU_TABLE_FE (rw) register accessor: ","AHBLITE_MPU_TABLE_FE2 (rw) register accessor: ","AHBLITE_MPU_TABLE_GPIO (rw) register accessor: ","AHBLITE_MPU_TABLE_HINF (rw) register accessor: ","AHBLITE_MPU_TABLE_I2C (rw) register accessor: ","AHBLITE_MPU_TABLE_I2C_EXT0 (rw) register accessor: ","AHBLITE_MPU_TABLE_I2C_EXT1 (rw) register accessor: ","AHBLITE_MPU_TABLE_I2S0 (rw) register accessor: ","AHBLITE_MPU_TABLE_I2S1 (rw) register accessor: ","AHBLITE_MPU_TABLE_IO_MUX (rw) register accessor: ","AHBLITE_MPU_TABLE_LEDC (rw) register accessor: ","AHBLITE_MPU_TABLE_MISC (rw) register accessor: ","AHBLITE_MPU_TABLE_PCNT (rw) register accessor: ","AHBLITE_MPU_TABLE_PWM0 (rw) register accessor: ","AHBLITE_MPU_TABLE_PWM1 (rw) register accessor: ","AHBLITE_MPU_TABLE_PWM2 (rw) register accessor: ","AHBLITE_MPU_TABLE_PWM3 (rw) register accessor: ","AHBLITE_MPU_TABLE_PWR (rw) register accessor: ","AHBLITE_MPU_TABLE_RMT (rw) register accessor: ","AHBLITE_MPU_TABLE_RTC (rw) register accessor: ","AHBLITE_MPU_TABLE_RWBT (rw) register accessor: ","AHBLITE_MPU_TABLE_SDIO_HOST (rw) register accessor: ","AHBLITE_MPU_TABLE_SLC (rw) register accessor: ","AHBLITE_MPU_TABLE_SLCHOST (rw) register accessor: ","AHBLITE_MPU_TABLE_SPI0 (rw) register accessor: ","AHBLITE_MPU_TABLE_SPI1 (rw) register accessor: ","AHBLITE_MPU_TABLE_SPI2 (rw) register accessor: ","AHBLITE_MPU_TABLE_SPI3 (rw) register accessor: ","AHBLITE_MPU_TABLE_SPI_ENCRYPT (rw) register accessor: ","AHBLITE_MPU_TABLE_TIMER (rw) register accessor: ","AHBLITE_MPU_TABLE_TIMERGROUP (rw) register accessor: ","AHBLITE_MPU_TABLE_TIMERGROUP1 (rw) register accessor: ","AHBLITE_MPU_TABLE_UART (rw) register accessor: ","AHBLITE_MPU_TABLE_UART1 (rw) register accessor: ","AHBLITE_MPU_TABLE_UART2 (rw) register accessor: ","AHBLITE_MPU_TABLE_UHCI0 (rw) register accessor: ","AHBLITE_MPU_TABLE_UHCI1 (rw) register accessor: ","AHBLITE_MPU_TABLE_WDG (rw) register accessor: ","AHBLITE_MPU_TABLE_WIFIMAC (rw) register accessor: ","AHB_LITE_MASK (rw) register accessor: ","AHB_MPU_TABLE_0 (rw) register accessor: ","AHB_MPU_TABLE_1 (rw) register accessor: ","APPCPU_CTRL_A (rw) register accessor: ","APPCPU_CTRL_B (rw) register accessor: ","APPCPU_CTRL_C (rw) register accessor: ","APPCPU_CTRL_D (rw) register accessor: ","APP_BB_INT_MAP (rw) register accessor: ","APP_BOOT_REMAP_CTRL (rw) register accessor: ","APP_BT_BB_INT_MAP (rw) register accessor: ","APP_BT_BB_NMI_MAP (rw) register accessor: ","APP_BT_MAC_INT_MAP (rw) register accessor: ","APP_CACHE_CTRL (rw) register accessor: ","APP_CACHE_CTRL1 (rw) register accessor: ","APP_CACHE_IA_INT_MAP (rw) register accessor: ","APP_CACHE_LOCK_0_ADDR (rw) register accessor: ","APP_CACHE_LOCK_1_ADDR (rw) register accessor: ","APP_CACHE_LOCK_2_ADDR (rw) register accessor: ","APP_CACHE_LOCK_3_ADDR (rw) register accessor: ","APP_CAN_INT_MAP (rw) register accessor: ","APP_CPU_INTR_FROM_CPU_0_MAP (rw) register accessor: ","APP_CPU_INTR_FROM_CPU_1_MAP (rw) register accessor: ","APP_CPU_INTR_FROM_CPU_2_MAP (rw) register accessor: ","APP_CPU_INTR_FROM_CPU_3_MAP (rw) register accessor: ","APP_CPU_RECORD_CTRL (rw) register accessor: ","APP_CPU_RECORD_PDEBUGDATA (r) register accessor: ","APP_CPU_RECORD_PDEBUGINST (r) register accessor: ","APP_CPU_RECORD_PDEBUGLS0ADDR (r) register accessor: ","APP_CPU_RECORD_PDEBUGLS0DATA (r) register accessor: ","APP_CPU_RECORD_PDEBUGLS0STAT (r) register accessor: ","APP_CPU_RECORD_PDEBUGPC (r) register accessor: ","APP_CPU_RECORD_PDEBUGSTATUS (r) register accessor: ","APP_CPU_RECORD_PID (r) register accessor: ","APP_CPU_RECORD_STATUS (r) register accessor: ","APP_DCACHE_DBUG0 (rw) register accessor: ","APP_DCACHE_DBUG1 (r) register accessor: ","APP_DCACHE_DBUG2 (r) register accessor: ","APP_DCACHE_DBUG3 (rw) register accessor: ","APP_DCACHE_DBUG4 (r) register accessor: ","APP_DCACHE_DBUG5 (r) register accessor: ","APP_DCACHE_DBUG6 (r) register accessor: ","APP_DCACHE_DBUG7 (r) register accessor: ","APP_DCACHE_DBUG8 (r) register accessor: ","APP_DCACHE_DBUG9 (r) register accessor: ","APP_DPORT_APB_MASK0 (rw) register accessor: ","APP_DPORT_APB_MASK1 (rw) register accessor: ","APP_EFUSE_INT_MAP (rw) register accessor: ","APP_EMAC_INT_MAP (rw) register accessor: ","APP_GPIO_INTERRUPT_MAP (rw) register accessor: ","APP_GPIO_INTERRUPT_NMI_MAP (rw) register accessor: ","APP_I2C_EXT0_INTR_MAP (rw) register accessor: ","APP_I2C_EXT1_INTR_MAP (rw) register accessor: ","APP_I2S0_INT_MAP (rw) register accessor: ","APP_I2S1_INT_MAP (rw) register accessor: ","APP_INTRUSION_CTRL (rw) register accessor: ","APP_INTRUSION_STATUS (r) register accessor: ","APP_INTR_STATUS_0 (r) register accessor: ","APP_INTR_STATUS_1 (r) register accessor: ","APP_INTR_STATUS_2 (r) register accessor: ","APP_LEDC_INT_MAP (rw) register accessor: ","APP_MAC_INTR_MAP (rw) register accessor: ","APP_MAC_NMI_MAP (rw) register accessor: ","APP_MMU_IA_INT_MAP (rw) register accessor: ","APP_MPU_IA_INT_MAP (rw) register accessor: ","APP_PCNT_INTR_MAP (rw) register accessor: ","APP_PWM0_INTR_MAP (rw) register accessor: ","APP_PWM1_INTR_MAP (rw) register accessor: ","APP_PWM2_INTR_MAP (rw) register accessor: ","APP_PWM3_INTR_MAP (rw) register accessor: ","APP_RMT_INTR_MAP (rw) register accessor: ","APP_RSA_INTR_MAP (rw) register accessor: ","APP_RTC_CORE_INTR_MAP (rw) register accessor: ","APP_RWBLE_IRQ_MAP (rw) register accessor: ","APP_RWBLE_NMI_MAP (rw) register accessor: ","APP_RWBT_IRQ_MAP (rw) register accessor: ","APP_RWBT_NMI_MAP (rw) register accessor: ","APP_SDIO_HOST_INTERRUPT_MAP (rw) register accessor: ","APP_SLC0_INTR_MAP (rw) register accessor: ","APP_SLC1_INTR_MAP (rw) register accessor: ","APP_SPI1_DMA_INT_MAP (rw) register accessor: ","APP_SPI2_DMA_INT_MAP (rw) register accessor: ","APP_SPI3_DMA_INT_MAP (rw) register accessor: ","APP_SPI_INTR_0_MAP (rw) register accessor: ","APP_SPI_INTR_1_MAP (rw) register accessor: ","APP_SPI_INTR_2_MAP (rw) register accessor: ","APP_SPI_INTR_3_MAP (rw) register accessor: ","APP_TG1_LACT_EDGE_INT_MAP (rw) register accessor: ","APP_TG1_LACT_LEVEL_INT_MAP (rw) register accessor: ","APP_TG1_T0_EDGE_INT_MAP (rw) register accessor: ","APP_TG1_T0_LEVEL_INT_MAP (rw) register accessor: ","APP_TG1_T1_EDGE_INT_MAP (rw) register accessor: ","APP_TG1_T1_LEVEL_INT_MAP (rw) register accessor: ","APP_TG1_WDT_EDGE_INT_MAP (rw) register accessor: ","APP_TG1_WDT_LEVEL_INT_MAP (rw) register accessor: ","APP_TG_LACT_EDGE_INT_MAP (rw) register accessor: ","APP_TG_LACT_LEVEL_INT_MAP (rw) register accessor: ","APP_TG_T0_EDGE_INT_MAP (rw) register accessor: ","APP_TG_T0_LEVEL_INT_MAP (rw) register accessor: ","APP_TG_T1_EDGE_INT_MAP (rw) register accessor: ","APP_TG_T1_LEVEL_INT_MAP (rw) register accessor: ","APP_TG_WDT_EDGE_INT_MAP (rw) register accessor: ","APP_TG_WDT_LEVEL_INT_MAP (rw) register accessor: ","APP_TIMER_INT1_MAP (rw) register accessor: ","APP_TIMER_INT2_MAP (rw) register accessor: ","APP_TRACEMEM_ENA (rw) register accessor: ","APP_UART1_INTR_MAP (rw) register accessor: ","APP_UART2_INTR_MAP (rw) register accessor: ","APP_UART_INTR_MAP (rw) register accessor: ","APP_UHCI0_INTR_MAP (rw) register accessor: ","APP_UHCI1_INTR_MAP (rw) register accessor: ","APP_VECBASE_CTRL (rw) register accessor: ","APP_VECBASE_SET (rw) register accessor: ","APP_WDG_INT_MAP (rw) register accessor: ","BT_LPCK_DIV_FRAC (rw) register accessor: ","BT_LPCK_DIV_INT (rw) register accessor: ","CACHE_IA_INT_EN (rw) register accessor: ","CACHE_MUX_MODE (rw) register accessor: ","CORE_RST_EN (rw) register accessor: ","CPU_INTR_FROM_CPU_0 (rw) register accessor: ","CPU_INTR_FROM_CPU_1 (rw) register accessor: ","CPU_INTR_FROM_CPU_2 (rw) register accessor: ","CPU_INTR_FROM_CPU_3 (rw) register accessor: ","CPU_PER_CONF (rw) register accessor: ","DATE (rw) register accessor: ","DMMU_PAGE_MODE (rw) register accessor: ","DMMU_TABLE0 (rw) register accessor: ","DMMU_TABLE1 (rw) register accessor: ","DMMU_TABLE10 (rw) register accessor: ","DMMU_TABLE11 (rw) register accessor: ","DMMU_TABLE12 (rw) register accessor: ","DMMU_TABLE13 (rw) register accessor: ","DMMU_TABLE14 (rw) register accessor: ","DMMU_TABLE15 (rw) register accessor: ","DMMU_TABLE2 (rw) register accessor: ","DMMU_TABLE3 (rw) register accessor: ","DMMU_TABLE4 (rw) register accessor: ","DMMU_TABLE5 (rw) register accessor: ","DMMU_TABLE6 (rw) register accessor: ","DMMU_TABLE7 (rw) register accessor: ","DMMU_TABLE8 (rw) register accessor: ","DMMU_TABLE9 (rw) register accessor: ","FRONT_END_MEM_PD (rw) register accessor: ","HOST_INF_SEL (rw) register accessor: ","IMMU_PAGE_MODE (rw) register accessor: ","IMMU_TABLE0 (rw) register accessor: ","IMMU_TABLE1 (rw) register accessor: ","IMMU_TABLE10 (rw) register accessor: ","IMMU_TABLE11 (rw) register accessor: ","IMMU_TABLE12 (rw) register accessor: ","IMMU_TABLE13 (rw) register accessor: ","IMMU_TABLE14 (rw) register accessor: ","IMMU_TABLE15 (rw) register accessor: ","IMMU_TABLE2 (rw) register accessor: ","IMMU_TABLE3 (rw) register accessor: ","IMMU_TABLE4 (rw) register accessor: ","IMMU_TABLE5 (rw) register accessor: ","IMMU_TABLE6 (rw) register accessor: ","IMMU_TABLE7 (rw) register accessor: ","IMMU_TABLE8 (rw) register accessor: ","IMMU_TABLE9 (rw) register accessor: ","IRAM_DRAM_AHB_SEL (rw) register accessor: ","MEM_ACCESS_DBUG0 (r) register accessor: ","MEM_ACCESS_DBUG1 (r) register accessor: ","MEM_PD_MASK (rw) register accessor: ","MMU_IA_INT_EN (rw) register accessor: ","MPU_IA_INT_EN (rw) register accessor: ","PERIP_CLK_EN (rw) register accessor: ","PERIP_RST_EN (rw) register accessor: ","PERI_CLK_EN (rw) register accessor: ","PERI_RST_EN (rw) register accessor: ","PRO_BB_INT_MAP (rw) register accessor: ","PRO_BOOT_REMAP_CTRL (rw) register accessor: ","PRO_BT_BB_INT_MAP (rw) register accessor: ","PRO_BT_BB_NMI_MAP (rw) register accessor: ","PRO_BT_MAC_INT_MAP (rw) register accessor: ","PRO_CACHE_CTRL (rw) register accessor: ","PRO_CACHE_CTRL1 (rw) register accessor: ","PRO_CACHE_IA_INT_MAP (rw) register accessor: ","PRO_CACHE_LOCK_0_ADDR (rw) register accessor: ","PRO_CACHE_LOCK_1_ADDR (rw) register accessor: ","PRO_CACHE_LOCK_2_ADDR (rw) register accessor: ","PRO_CACHE_LOCK_3_ADDR (rw) register accessor: ","PRO_CAN_INT_MAP (rw) register accessor: ","PRO_CPU_INTR_FROM_CPU_0_MAP (rw) register accessor: ","PRO_CPU_INTR_FROM_CPU_1_MAP (rw) register accessor: ","PRO_CPU_INTR_FROM_CPU_2_MAP (rw) register accessor: ","PRO_CPU_INTR_FROM_CPU_3_MAP (rw) register accessor: ","PRO_CPU_RECORD_CTRL (rw) register accessor: ","PRO_CPU_RECORD_PDEBUGDATA (rw) register accessor: ","PRO_CPU_RECORD_PDEBUGINST (rw) register accessor: ","PRO_CPU_RECORD_PDEBUGLS0ADDR (r) register accessor: ","PRO_CPU_RECORD_PDEBUGLS0DATA (r) register accessor: ","PRO_CPU_RECORD_PDEBUGLS0STAT (rw) register accessor: ","PRO_CPU_RECORD_PDEBUGPC (r) register accessor: ","PRO_CPU_RECORD_PDEBUGSTATUS (rw) register accessor: ","PRO_CPU_RECORD_PID (r) register accessor: ","PRO_CPU_RECORD_STATUS (r) register accessor: ","PRO_DCACHE_DBUG0 (rw) register accessor: ","PRO_DCACHE_DBUG1 (r) register accessor: ","PRO_DCACHE_DBUG2 (r) register accessor: ","PRO_DCACHE_DBUG3 (rw) register accessor: ","PRO_DCACHE_DBUG4 (r) register accessor: ","PRO_DCACHE_DBUG5 (r) register accessor: ","PRO_DCACHE_DBUG6 (r) register accessor: ","PRO_DCACHE_DBUG7 (r) register accessor: ","PRO_DCACHE_DBUG8 (r) register accessor: ","PRO_DCACHE_DBUG9 (r) register accessor: ","PRO_DPORT_APB_MASK0 (rw) register accessor: ","PRO_DPORT_APB_MASK1 (rw) register accessor: ","PRO_EFUSE_INT_MAP (rw) register accessor: ","PRO_EMAC_INT_MAP (rw) register accessor: ","PRO_GPIO_INTERRUPT_MAP (rw) register accessor: ","PRO_GPIO_INTERRUPT_NMI_MAP (rw) register accessor: ","PRO_I2C_EXT0_INTR_MAP (rw) register accessor: ","PRO_I2C_EXT1_INTR_MAP (rw) register accessor: ","PRO_I2S0_INT_MAP (rw) register accessor: ","PRO_I2S1_INT_MAP (rw) register accessor: ","PRO_INTRUSION_CTRL (rw) register accessor: ","PRO_INTRUSION_STATUS (r) register accessor: ","PRO_INTR_STATUS_0 (r) register accessor: ","PRO_INTR_STATUS_1 (r) register accessor: ","PRO_INTR_STATUS_2 (r) register accessor: ","PRO_LEDC_INT_MAP (rw) register accessor: ","PRO_MAC_INTR_MAP (rw) register accessor: ","PRO_MAC_NMI_MAP (rw) register accessor: ","PRO_MMU_IA_INT_MAP (rw) register accessor: ","PRO_MPU_IA_INT_MAP (rw) register accessor: ","PRO_PCNT_INTR_MAP (rw) register accessor: ","PRO_PWM0_INTR_MAP (rw) register accessor: ","PRO_PWM1_INTR_MAP (rw) register accessor: ","PRO_PWM2_INTR_MAP (rw) register accessor: ","PRO_PWM3_INTR_MAP (rw) register accessor: ","PRO_RMT_INTR_MAP (rw) register accessor: ","PRO_RSA_INTR_MAP (rw) register accessor: ","PRO_RTC_CORE_INTR_MAP (rw) register accessor: ","PRO_RWBLE_IRQ_MAP (rw) register accessor: ","PRO_RWBLE_NMI_MAP (rw) register accessor: ","PRO_RWBT_IRQ_MAP (rw) register accessor: ","PRO_RWBT_NMI_MAP (rw) register accessor: ","PRO_SDIO_HOST_INTERRUPT_MAP (rw) register accessor: ","PRO_SLC0_INTR_MAP (rw) register accessor: ","PRO_SLC1_INTR_MAP (rw) register accessor: ","PRO_SPI1_DMA_INT_MAP (rw) register accessor: ","PRO_SPI2_DMA_INT_MAP (rw) register accessor: ","PRO_SPI3_DMA_INT_MAP (rw) register accessor: ","PRO_SPI_INTR_0_MAP (rw) register accessor: ","PRO_SPI_INTR_1_MAP (rw) register accessor: ","PRO_SPI_INTR_2_MAP (rw) register accessor: ","PRO_SPI_INTR_3_MAP (rw) register accessor: ","PRO_TG1_LACT_EDGE_INT_MAP (rw) register accessor: ","PRO_TG1_LACT_LEVEL_INT_MAP (rw) register accessor: ","PRO_TG1_T0_EDGE_INT_MAP (rw) register accessor: ","PRO_TG1_T0_LEVEL_INT_MAP (rw) register accessor: ","PRO_TG1_T1_EDGE_INT_MAP (rw) register accessor: ","PRO_TG1_T1_LEVEL_INT_MAP (rw) register accessor: ","PRO_TG1_WDT_EDGE_INT_MAP (rw) register accessor: ","PRO_TG1_WDT_LEVEL_INT_MAP (rw) register accessor: ","PRO_TG_LACT_EDGE_INT_MAP (rw) register accessor: ","PRO_TG_LACT_LEVEL_INT_MAP (rw) register accessor: ","PRO_TG_T0_EDGE_INT_MAP (rw) register accessor: ","PRO_TG_T0_LEVEL_INT_MAP (rw) register accessor: ","PRO_TG_T1_EDGE_INT_MAP (rw) register accessor: ","PRO_TG_T1_LEVEL_INT_MAP (rw) register accessor: ","PRO_TG_WDT_EDGE_INT_MAP (rw) register accessor: ","PRO_TG_WDT_LEVEL_INT_MAP (rw) register accessor: ","PRO_TIMER_INT1_MAP (rw) register accessor: ","PRO_TIMER_INT2_MAP (rw) register accessor: ","PRO_TRACEMEM_ENA (rw) register accessor: ","PRO_UART1_INTR_MAP (rw) register accessor: ","PRO_UART2_INTR_MAP (rw) register accessor: ","PRO_UART_INTR_MAP (rw) register accessor: ","PRO_UHCI0_INTR_MAP (rw) register accessor: ","PRO_UHCI1_INTR_MAP (rw) register accessor: ","PRO_VECBASE_CTRL (rw) register accessor: ","PRO_VECBASE_SET (rw) register accessor: ","PRO_WDG_INT_MAP (rw) register accessor: ","ROM_FO_CTRL (rw) register accessor: ","ROM_MPU_ENA (rw) register accessor: ","ROM_MPU_TABLE0 (rw) register accessor: ","ROM_MPU_TABLE1 (rw) register accessor: ","ROM_MPU_TABLE2 (rw) register accessor: ","ROM_MPU_TABLE3 (rw) register accessor: ","ROM_PD_CTRL (rw) register accessor: ","RSA_PD_CTRL (rw) register accessor: ","Register block","SECURE_BOOT_CTRL (rw) register accessor: ","SHROM_MPU_TABLE0 (rw) register accessor: ","SHROM_MPU_TABLE1 (rw) register accessor: ","SHROM_MPU_TABLE10 (rw) register accessor: ","SHROM_MPU_TABLE11 (rw) register accessor: ","SHROM_MPU_TABLE12 (rw) register accessor: ","SHROM_MPU_TABLE13 (rw) register accessor: ","SHROM_MPU_TABLE14 (rw) register accessor: ","SHROM_MPU_TABLE15 (rw) register accessor: ","SHROM_MPU_TABLE16 (rw) register accessor: ","SHROM_MPU_TABLE17 (rw) register accessor: ","SHROM_MPU_TABLE18 (rw) register accessor: ","SHROM_MPU_TABLE19 (rw) register accessor: ","SHROM_MPU_TABLE2 (rw) register accessor: ","SHROM_MPU_TABLE20 (rw) register accessor: ","SHROM_MPU_TABLE21 (rw) register accessor: ","SHROM_MPU_TABLE22 (rw) register accessor: ","SHROM_MPU_TABLE23 (rw) register accessor: ","SHROM_MPU_TABLE3 (rw) register accessor: ","SHROM_MPU_TABLE4 (rw) register accessor: ","SHROM_MPU_TABLE5 (rw) register accessor: ","SHROM_MPU_TABLE6 (rw) register accessor: ","SHROM_MPU_TABLE7 (rw) register accessor: ","SHROM_MPU_TABLE8 (rw) register accessor: ","SHROM_MPU_TABLE9 (rw) register accessor: ","SLAVE_SPI_CONFIG (rw) register accessor: ","SPI_DMA_CHAN_SEL (rw) register accessor: ","SRAM_FO_CTRL_0 (rw) register accessor: ","SRAM_FO_CTRL_1 (rw) register accessor: ","SRAM_PD_CTRL_0 (rw) register accessor: ","SRAM_PD_CTRL_1 (rw) register accessor: ","TAG_FO_CTRL (rw) register accessor: ","TRACEMEM_MUX_MODE (rw) register accessor: ","WIFI_BB_CFG (rw) register accessor: ","WIFI_BB_CFG_2 (rw) register accessor: ","WIFI_CLK_EN (rw) register accessor: ","","0x08 - ","","0xb0 - ","","0xb4 - ","","0xb8 - ","","0x3b0 - ","","0x398 - ","","0x36c - ","","0x370 - ","","0x3dc - ","","0x3c0 - ","","0x390 - ","","0x3bc - ","","0x340 - ","","0x33c - ","","0x338 - ","","0x354 - ","","0x360 - ","","0x374 - ","","0x3b4 - ","","0x364 - ","","0x3c8 - ","","0x34c - ","","0x38c - ","","0x35c - ","","0x384 - ","","0x39c - ","","0x3c4 - ","","0x3d0 - ","","0x3d4 - ","","0x3e4 - ","","0x380 - ","","0x348 - ","","0x3d8 - ","","0x3b8 - ","","0x388 - ","","0x37c - ","","0x334 - ","","0x330 - ","","0x3a8 - ","","0x3ac - ","","0x394 - ","","0x344 - ","","0x3a0 - ","","0x3a4 - ","","0x32c - ","","0x368 - ","","0x3cc - ","","0x378 - ","","0x358 - ","","0x350 - ","","0x3e0 - ","","0x220 - ","","0x04 - ","","0x228 - ","","0x22c - ","","0x224 - ","","0x58 - ","","0x5c - ","","0x328 - ","","0x60 - ","","0x64 - ","","0x68 - ","","0x6c - ","","0x2cc - ","","0x278 - ","","0x27c - ","","0x280 - ","","0x284 - ","","0x468 - ","","0x47c - ","","0x474 - ","","0x488 - ","","0x48c - ","","0x484 - ","","0x480 - ","","0x478 - ","","0x470 - ","","0x46c - ","","0x418 - ","","0x41c - ","","0x420 - ","","0x424 - ","","0x428 - ","","0x42c - ","","0x430 - ","","0x434 - ","","0x438 - ","","0x43c - ","","0x14 - ","","0x18 - ","","0x2c8 - ","","0x2b0 - ","","0x270 - ","","0x274 - ","","0x2dc - ","","0x2e0 - ","","0x298 - ","","0x29c - ","","0xf8 - ","","0xfc - ","","0x100 - ","","0x58c - ","","0x590 - ","","0x2c4 - ","","0x218 - ","","0x21c - ","","0x320 - ","","0x324 - ","","0x2d8 - ","","0x2b4 - ","","0x2b8 - ","","0x2bc - ","","0x2c0 - ","","0x2d4 - ","","0x2e4 - ","","0x2d0 - ","","0x234 - ","","0x23c - ","","0x230 - ","","0x238 - ","","0x2ac - ","","0x240 - ","","0x244 - ","","0x2e8 - ","","0x2ec - ","","0x2f0 - ","","0x288 - ","","0x28c - ","","0x290 - ","","0x294 - ","","0x31c - ","","0x26c - ","","0x310 - ","","0x260 - ","","0x314 - ","","0x264 - ","","0x318 - ","","0x268 - ","","0x30c - ","","0x25c - ","","0x300 - ","","0x250 - ","","0x304 - ","","0x254 - ","","0x308 - ","","0x258 - ","","0x2f8 - ","","0x2fc - ","","0x78 - ","","0x2a4 - ","","0x2a8 - ","","0x2a0 - ","","0x248 - ","","0x24c - ","","0x5b4 - ","","0x5b8 - ","","0x2f4 - ","","0x2c - ","","0x30 - ","","0x34 - ","","0x38 - ","","","","0xd8 - ","","0xd4 - ","","0x5a0 - ","","0x7c - ","","0xd0 - ","","0xdc - ","","0xe0 - ","","0xe4 - ","","0xe8 - ","","0x3c - ","","0xffc - ","","0x84 - ","","0x544 - ","","0x548 - ","","0x56c - ","","0x570 - ","","0x574 - ","","0x578 - ","","0x57c - ","","0x580 - ","","0x54c - ","","0x550 - ","","0x554 - ","","0x558 - ","","0x55c - ","","0x560 - ","","0x564 - ","","0x568 - ","Returns the argument unchanged.","","0x594 - ","","0xbc - ","","0x80 - ","","0x504 - ","","0x508 - ","","0x52c - ","","0x530 - ","","0x534 - ","","0x538 - ","","0x53c - ","","0x540 - ","","0x50c - ","","0x510 - ","","0x514 - ","","0x518 - ","","0x51c - ","","0x520 - ","","0x524 - ","","0x528 - ","Calls <code>U::from(self)</code>.","","0xa8 - ","","0x3e8 - ","","0x3ec - ","","0x8c - ","","0x598 - ","","0x59c - ","","0x1c - ","","0x20 - ","","0xc0 - ","","0xc4 - ","","0x10c - ","","0x00 - ","","0x114 - ","","0x118 - ","","0x110 - ","","0x40 - ","","0x44 - ","","0x214 - ","","0x48 - ","","0x4c - ","","0x50 - ","","0x54 - ","","0x1b8 - ","","0x164 - ","","0x168 - ","","0x16c - ","","0x170 - ","","0x440 - ","","0x454 - ","","0x44c - ","","0x460 - ","","0x464 - ","","0x45c - ","","0x458 - ","","0x450 - ","","0x448 - ","","0x444 - ","","0x3f0 - ","","0x3f4 - ","","0x3f8 - ","","0x3fc - ","","0x400 - ","","0x404 - ","","0x408 - ","","0x40c - ","","0x410 - ","","0x414 - ","","0x0c - ","","0x10 - ","","0x1b4 - ","","0x19c - ","","0x15c - ","","0x160 - ","","0x1c8 - ","","0x1cc - ","","0x184 - ","","0x188 - ","","0xec - ","","0xf0 - ","","0xf4 - ","","0x584 - ","","0x588 - ","","0x1b0 - ","","0x104 - ","","0x108 - ","","0x20c - ","","0x210 - ","","0x1c4 - ","","0x1a0 - ","","0x1a4 - ","","0x1a8 - ","","0x1ac - ","","0x1c0 - ","","0x1d0 - ","","0x1bc - ","","0x120 - ","","0x128 - ","","0x11c - ","","0x124 - ","","0x198 - ","","0x12c - ","","0x130 - ","","0x1d4 - ","","0x1d8 - ","","0x1dc - ","","0x174 - ","","0x178 - ","","0x17c - ","","0x180 - ","","0x208 - ","","0x158 - ","","0x1fc - ","","0x14c - ","","0x200 - ","","0x150 - ","","0x204 - ","","0x154 - ","","0x1f8 - ","","0x148 - ","","0x1ec - ","","0x13c - ","","0x1f0 - ","","0x140 - ","","0x1f4 - ","","0x144 - ","","0x1e4 - ","","0x1e8 - ","","0x74 - ","","0x190 - ","","0x194 - ","","0x18c - ","","0x134 - ","","0x138 - ","","0x5ac - ","","0x5b0 - ","","0x1e0 - ","","0x94 - ","","0x88 - ","","0x494 - ","","0x498 - ","","0x49c - ","","0x4a0 - ","","0x90 - ","","0x490 - ","","0x5a4 - ","","0x4a4 - ","","0x4a8 - ","","0x4cc - ","","0x4d0 - ","","0x4d4 - ","","0x4d8 - ","","0x4dc - ","","0x4e0 - ","","0x4e4 - ","","0x4e8 - ","","0x4ec - ","","0x4f0 - ","","0x4ac - ","","0x4f4 - ","","0x4f8 - ","","0x4fc - ","","0x500 - ","","0x4b0 - ","","0x4b4 - ","","0x4b8 - ","","0x4bc - ","","0x4c0 - ","","0x4c4 - ","","0x4c8 - ","","0xc8 - ","","0x5a8 - ","","0xa0 - ","","0xa4 - ","","0x98 - ","","0x9c - ","","0xac - ","","0x70 - ","","","","","0x24 - ","","0x28 - ","","0xcc - ","You can <code>read</code> this register and get <code>access_check::R</code>.  See …","Field <code>APP</code> reader - ","Field <code>PRO</code> reader - ","Register <code>ACCESS_CHECK</code> reader","Bit 8","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","","","","You can <code>read</code> this register and get <code>ahb_lite_mask::R</code>.  You …","Field <code>AHB_LITE_SDHOST_PID</code> reader - ","Field <code>AHB_LITE_SDHOST_PID</code> writer - ","Field <code>APPDPORT</code> reader - ","Field <code>APPDPORT</code> writer - ","Field <code>APP</code> reader - ","Field <code>APP</code> writer - ","Field <code>PRODPORT</code> reader - ","Field <code>PRODPORT</code> writer - ","Field <code>PRO</code> reader - ","Field <code>PRO</code> writer - ","Register <code>AHB_LITE_MASK</code> reader","Field <code>SDIO</code> reader - ","Field <code>SDIO</code> writer - ","Register <code>AHB_LITE_MASK</code> writer","Bits 11:13","Bits 11:13","Bit 4","Bit 4","Bit 10","Bit 10","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","Bit 9","Bit 9","Bit 8","Bit 8","","","","Field <code>AHB_ACCESS_GRANT_0</code> reader - ","Field <code>AHB_ACCESS_GRANT_0</code> writer - ","You can <code>read</code> this register and get <code>ahb_mpu_table_0::R</code>.  …","Register <code>AHB_MPU_TABLE_0</code> reader","Register <code>AHB_MPU_TABLE_0</code> writer","Bits 0:31","Bits 0:31","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AHB_ACCESS_GRANT_1</code> reader - ","Field <code>AHB_ACCESS_GRANT_1</code> writer - ","You can <code>read</code> this register and get <code>ahb_mpu_table_1::R</code>.  …","Register <code>AHB_MPU_TABLE_1</code> reader","Register <code>AHB_MPU_TABLE_1</code> writer","Bits 0:8","Bits 0:8","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>APBCTRL_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>APBCTRL_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_APB_CTRL</code> reader","Register <code>AHBLITE_MPU_TABLE_APB_CTRL</code> writer","Bits 0:5","Bits 0:5","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>ahblite_mpu_table_bb::R</code>…","Field <code>BB_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>BB_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_BB</code> reader","Register <code>AHBLITE_MPU_TABLE_BB</code> writer","Bits 0:5","Bits 0:5","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>ahblite_mpu_table_bt::R</code>…","Field <code>BT_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>BT_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_BT</code> reader","Register <code>AHBLITE_MPU_TABLE_BT</code> writer","Writes raw bits to the register.","","","Bits 0:5","Bits 0:5","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>BTBUFFER_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>BTBUFFER_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_BT_BUFFER</code> reader","Register <code>AHBLITE_MPU_TABLE_BT_BUFFER</code> writer","Writes raw bits to the register.","","","Bits 0:5","Bits 0:5","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>BTMAC_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>BTMAC_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_BTMAC</code> reader","Register <code>AHBLITE_MPU_TABLE_BTMAC</code> writer","Writes raw bits to the register.","","","Bits 0:5","Bits 0:5","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>ahblite_mpu_table_can::R</code>…","Field <code>CAN_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>CAN_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_CAN</code> reader","Register <code>AHBLITE_MPU_TABLE_CAN</code> writer","Writes raw bits to the register.","","","Bits 0:5","Bits 0:5","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>EFUSE_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>EFUSE_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_EFUSE</code> reader","Register <code>AHBLITE_MPU_TABLE_EFUSE</code> writer","Writes raw bits to the register.","","","Bits 0:5","Bits 0:5","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>EMAC_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>EMAC_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_EMAC</code> reader","Register <code>AHBLITE_MPU_TABLE_EMAC</code> writer","Writes raw bits to the register.","","","Bits 0:5","Bits 0:5","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>ahblite_mpu_table_fe::R</code>…","Field <code>FE_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>FE_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_FE</code> reader","Register <code>AHBLITE_MPU_TABLE_FE</code> writer","Writes raw bits to the register.","","","Bits 0:5","Bits 0:5","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>ahblite_mpu_table_fe2::R</code>…","Field <code>FE2_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>FE2_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_FE2</code> reader","Register <code>AHBLITE_MPU_TABLE_FE2</code> writer","Writes raw bits to the register.","","","Bits 0:5","Bits 0:5","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>GPIO_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>GPIO_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_GPIO</code> reader","Register <code>AHBLITE_MPU_TABLE_GPIO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:5","Bits 0:5","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>HINF_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>HINF_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_HINF</code> reader","Register <code>AHBLITE_MPU_TABLE_HINF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:5","Bits 0:5","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>ahblite_mpu_table_i2c::R</code>…","Field <code>I2C_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>I2C_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_I2C</code> reader","Register <code>AHBLITE_MPU_TABLE_I2C</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:5","Bits 0:5","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>I2CEXT0_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>I2CEXT0_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_I2C_EXT0</code> reader","Register <code>AHBLITE_MPU_TABLE_I2C_EXT0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:5","Bits 0:5","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>I2CEXT1_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>I2CEXT1_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_I2C_EXT1</code> reader","Register <code>AHBLITE_MPU_TABLE_I2C_EXT1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:5","Bits 0:5","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>I2S0_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>I2S0_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_I2S0</code> reader","Register <code>AHBLITE_MPU_TABLE_I2S0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:5","Bits 0:5","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>I2S1_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>I2S1_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_I2S1</code> reader","Register <code>AHBLITE_MPU_TABLE_I2S1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:5","Bits 0:5","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>IOMUX_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>IOMUX_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_IO_MUX</code> reader","Register <code>AHBLITE_MPU_TABLE_IO_MUX</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Field <code>LEDC_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>LEDC_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_LEDC</code> reader","Register <code>AHBLITE_MPU_TABLE_LEDC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Field <code>MISC_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>MISC_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_MISC</code> reader","Register <code>AHBLITE_MPU_TABLE_MISC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Field <code>PCNT_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>PCNT_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_PCNT</code> reader","Register <code>AHBLITE_MPU_TABLE_PCNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Field <code>PWM0_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>PWM0_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_PWM0</code> reader","Register <code>AHBLITE_MPU_TABLE_PWM0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Field <code>PWM1_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>PWM1_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_PWM1</code> reader","Register <code>AHBLITE_MPU_TABLE_PWM1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Field <code>PWM2_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>PWM2_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_PWM2</code> reader","Register <code>AHBLITE_MPU_TABLE_PWM2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Field <code>PWM3_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>PWM3_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_PWM3</code> reader","Register <code>AHBLITE_MPU_TABLE_PWM3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get <code>ahblite_mpu_table_pwr::R</code>…","Field <code>PWR_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>PWR_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_PWR</code> reader","Register <code>AHBLITE_MPU_TABLE_PWR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get <code>ahblite_mpu_table_rmt::R</code>…","Register <code>AHBLITE_MPU_TABLE_RMT</code> reader","Field <code>RMT_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>RMT_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_RMT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get <code>ahblite_mpu_table_rtc::R</code>…","Register <code>AHBLITE_MPU_TABLE_RTC</code> reader","Field <code>RTC_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>RTC_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_RTC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_RWBT</code> reader","Field <code>RWBT_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>RWBT_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_RWBT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_SDIO_HOST</code> reader","Field <code>SDIOHOST_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>SDIOHOST_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_SDIO_HOST</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get <code>ahblite_mpu_table_slc::R</code>…","Register <code>AHBLITE_MPU_TABLE_SLC</code> reader","Field <code>SLC_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>SLC_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_SLC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_SLCHOST</code> reader","Field <code>SLCHOST_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>SLCHOST_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_SLCHOST</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_SPI0</code> reader","Field <code>SPI0_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>SPI0_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_SPI0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_SPI1</code> reader","Field <code>SPI1_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>SPI1_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_SPI1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_SPI2</code> reader","Field <code>SPI2_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>SPI2_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_SPI2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_SPI3</code> reader","Field <code>SPI3_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>SPI3_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_SPI3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_SPI_ENCRYPT</code> reader","Field <code>SPI_ENCRYPY_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>SPI_ENCRYPY_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_SPI_ENCRYPT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_TIMER</code> reader","Field <code>TIMER_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>TIMER_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_TIMER</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_TIMERGROUP</code> reader","Field <code>TIMERGROUP_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>TIMERGROUP_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_TIMERGROUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_TIMERGROUP1</code> reader","Field <code>TIMERGROUP1_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>TIMERGROUP1_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_TIMERGROUP1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","","","","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_UART</code> reader","Field <code>UART_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>UART_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_UART</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:5","Bits 0:5","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_UART1</code> reader","Field <code>UART1_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>UART1_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_UART1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:5","Bits 0:5","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_UART2</code> reader","Field <code>UART2_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>UART2_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_UART2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:5","Bits 0:5","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_UHCI0</code> reader","Field <code>UHCI0_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>UHCI0_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_UHCI0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:5","Bits 0:5","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_UHCI1</code> reader","Field <code>UHCI1_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>UHCI1_ACCESS_GRANT_CONFIG</code> writer - ","Register <code>AHBLITE_MPU_TABLE_UHCI1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:5","Bits 0:5","You can <code>read</code> this register and get <code>ahblite_mpu_table_wdg::R</code>…","Register <code>AHBLITE_MPU_TABLE_WDG</code> reader","Register <code>AHBLITE_MPU_TABLE_WDG</code> writer","Field <code>WDG_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>WDG_ACCESS_GRANT_CONFIG</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:5","Bits 0:5","You can <code>read</code> this register and get …","Register <code>AHBLITE_MPU_TABLE_WIFIMAC</code> reader","Register <code>AHBLITE_MPU_TABLE_WIFIMAC</code> writer","Field <code>WIFIMAC_ACCESS_GRANT_CONFIG</code> reader - ","Field <code>WIFIMAC_ACCESS_GRANT_CONFIG</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:5","Bits 0:5","Field <code>APP_BB_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_bb_int_map::R</code>.  You …","Field <code>APP_BB_INT_MAP</code> writer - ","Register <code>APP_BB_INT_MAP</code> reader","Register <code>APP_BB_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>app_boot_remap_ctrl::R</code>. …","Field <code>APP_BOOT_REMAP</code> reader - ","Field <code>APP_BOOT_REMAP</code> writer - ","Register <code>APP_BOOT_REMAP_CTRL</code> reader","Register <code>APP_BOOT_REMAP_CTRL</code> writer","Bit 0","Bit 0","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_BT_BB_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_bt_bb_int_map::R</code>.  …","Field <code>APP_BT_BB_INT_MAP</code> writer - ","Register <code>APP_BT_BB_INT_MAP</code> reader","Register <code>APP_BT_BB_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_BT_BB_NMI_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_bt_bb_nmi_map::R</code>.  …","Field <code>APP_BT_BB_NMI_MAP</code> writer - ","Register <code>APP_BT_BB_NMI_MAP</code> reader","Register <code>APP_BT_BB_NMI_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_BT_MAC_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_bt_mac_int_map::R</code>.  …","Field <code>APP_BT_MAC_INT_MAP</code> writer - ","Register <code>APP_BT_MAC_INT_MAP</code> reader","Register <code>APP_BT_MAC_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_AHB_SPI_REQ</code> reader - ","You can <code>read</code> this register and get <code>app_cache_ctrl::R</code>.  You …","Field <code>APP_CACHE_ENABLE</code> reader - ","Field <code>APP_CACHE_ENABLE</code> writer - ","Field <code>APP_CACHE_FLUSH_DONE</code> reader - ","Field <code>APP_CACHE_FLUSH_ENA</code> reader - ","Field <code>APP_CACHE_FLUSH_ENA</code> writer - ","Field <code>APP_CACHE_LOCK_0_EN</code> reader - ","Field <code>APP_CACHE_LOCK_0_EN</code> writer - ","Field <code>APP_CACHE_LOCK_1_EN</code> reader - ","Field <code>APP_CACHE_LOCK_1_EN</code> writer - ","Field <code>APP_CACHE_LOCK_2_EN</code> reader - ","Field <code>APP_CACHE_LOCK_2_EN</code> writer - ","Field <code>APP_CACHE_LOCK_3_EN</code> reader - ","Field <code>APP_CACHE_LOCK_3_EN</code> writer - ","Field <code>APP_CACHE_MODE</code> reader - ","Field <code>APP_CACHE_MODE</code> writer - ","Field <code>APP_DRAM_HL</code> reader - ","Field <code>APP_DRAM_HL</code> writer - ","Field <code>APP_DRAM_SPLIT</code> reader - ","Field <code>APP_DRAM_SPLIT</code> writer - ","Field <code>APP_SINGLE_IRAM_ENA</code> reader - ","Field <code>APP_SINGLE_IRAM_ENA</code> writer - ","Field <code>APP_SLAVE_REQ</code> reader - ","Register <code>APP_CACHE_CTRL</code> reader","Register <code>APP_CACHE_CTRL</code> writer","Bit 12","Bit 3","Bit 3","Bit 5","Bit 4","Bit 4","Bit 6","Bit 6","Bit 7","Bit 7","Bit 8","Bit 8","Bit 9","Bit 9","Bit 2","Bit 2","Bit 14","Bit 14","Bit 11","Bit 11","Bit 10","Bit 10","Bit 13","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>app_cache_ctrl1::R</code>.  …","Field <code>APP_CACHE_MASK_DRAM1</code> reader - ","Field <code>APP_CACHE_MASK_DRAM1</code> writer - ","Field <code>APP_CACHE_MASK_DROM0</code> reader - ","Field <code>APP_CACHE_MASK_DROM0</code> writer - ","Field <code>APP_CACHE_MASK_IRAM0</code> reader - ","Field <code>APP_CACHE_MASK_IRAM0</code> writer - ","Field <code>APP_CACHE_MASK_IRAM1</code> reader - ","Field <code>APP_CACHE_MASK_IRAM1</code> writer - ","Field <code>APP_CACHE_MASK_IROM0</code> reader - ","Field <code>APP_CACHE_MASK_IROM0</code> writer - ","Field <code>APP_CACHE_MASK_OPSDRAM</code> reader - ","Field <code>APP_CACHE_MASK_OPSDRAM</code> writer - ","Field <code>APP_CACHE_MMU_IA_CLR</code> reader - ","Field <code>APP_CACHE_MMU_IA_CLR</code> writer - ","Field <code>APP_CMMU_FLASH_PAGE_MODE</code> reader - ","Field <code>APP_CMMU_FLASH_PAGE_MODE</code> writer - ","Field <code>APP_CMMU_FORCE_ON</code> reader - ","Field <code>APP_CMMU_FORCE_ON</code> writer - ","Field <code>APP_CMMU_PD</code> reader - ","Field <code>APP_CMMU_PD</code> writer - ","Field <code>APP_CMMU_SRAM_PAGE_MODE</code> reader - ","Field <code>APP_CMMU_SRAM_PAGE_MODE</code> writer - ","Register <code>APP_CACHE_CTRL1</code> reader","Register <code>APP_CACHE_CTRL1</code> writer","Bit 3","Bit 3","Bit 4","Bit 4","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 5","Bit 5","Bit 13","Bit 13","Bits 9:10","Bits 9:10","Bit 11","Bit 11","Bit 12","Bit 12","Bits 6:8","Bits 6:8","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_CACHE_IA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_cache_ia_int_map::R</code>…","Field <code>APP_CACHE_IA_INT_MAP</code> writer - ","Register <code>APP_CACHE_IA_INT_MAP</code> reader","Register <code>APP_CACHE_IA_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>app_cache_lock_0_addr::R</code>…","Field <code>MAX</code> reader - ","Field <code>MAX</code> writer - ","Field <code>MIN</code> reader - ","Field <code>MIN</code> writer - ","Field <code>PRE</code> reader - ","Field <code>PRE</code> writer - ","Register <code>APP_CACHE_LOCK_0_ADDR</code> reader","Register <code>APP_CACHE_LOCK_0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:21","Bits 18:21","Bits 14:17","Bits 14:17","Bits 0:13","Bits 0:13","","","","You can <code>read</code> this register and get <code>app_cache_lock_1_addr::R</code>…","Field <code>MAX</code> reader - ","Field <code>MAX</code> writer - ","Field <code>MIN</code> reader - ","Field <code>MIN</code> writer - ","Field <code>PRE</code> reader - ","Field <code>PRE</code> writer - ","Register <code>APP_CACHE_LOCK_1_ADDR</code> reader","Register <code>APP_CACHE_LOCK_1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:21","Bits 18:21","Bits 14:17","Bits 14:17","Bits 0:13","Bits 0:13","","","","You can <code>read</code> this register and get <code>app_cache_lock_2_addr::R</code>…","Field <code>MAX</code> reader - ","Field <code>MAX</code> writer - ","Field <code>MIN</code> reader - ","Field <code>MIN</code> writer - ","Field <code>PRE</code> reader - ","Field <code>PRE</code> writer - ","Register <code>APP_CACHE_LOCK_2_ADDR</code> reader","Register <code>APP_CACHE_LOCK_2_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:21","Bits 18:21","Bits 14:17","Bits 14:17","Bits 0:13","Bits 0:13","","","","You can <code>read</code> this register and get <code>app_cache_lock_3_addr::R</code>…","Field <code>MAX</code> reader - ","Field <code>MAX</code> writer - ","Field <code>MIN</code> reader - ","Field <code>MIN</code> writer - ","Field <code>PRE</code> reader - ","Field <code>PRE</code> writer - ","Register <code>APP_CACHE_LOCK_3_ADDR</code> reader","Register <code>APP_CACHE_LOCK_3_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:21","Bits 18:21","Bits 14:17","Bits 14:17","Bits 0:13","Bits 0:13","","","","Field <code>APP_CAN_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_can_int_map::R</code>.  …","Field <code>APP_CAN_INT_MAP</code> writer - ","Register <code>APP_CAN_INT_MAP</code> reader","Register <code>APP_CAN_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_CPU_INTR_FROM_CPU_0_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_CPU_INTR_FROM_CPU_0_MAP</code> writer - ","Register <code>APP_CPU_INTR_FROM_CPU_0_MAP</code> reader","Register <code>APP_CPU_INTR_FROM_CPU_0_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_CPU_INTR_FROM_CPU_1_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_CPU_INTR_FROM_CPU_1_MAP</code> writer - ","Register <code>APP_CPU_INTR_FROM_CPU_1_MAP</code> reader","Register <code>APP_CPU_INTR_FROM_CPU_1_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_CPU_INTR_FROM_CPU_2_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_CPU_INTR_FROM_CPU_2_MAP</code> writer - ","Register <code>APP_CPU_INTR_FROM_CPU_2_MAP</code> reader","Register <code>APP_CPU_INTR_FROM_CPU_2_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_CPU_INTR_FROM_CPU_3_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_CPU_INTR_FROM_CPU_3_MAP</code> writer - ","Register <code>APP_CPU_INTR_FROM_CPU_3_MAP</code> reader","Register <code>APP_CPU_INTR_FROM_CPU_3_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_CPU_PDEBUG_ENABLE</code> reader - ","Field <code>APP_CPU_PDEBUG_ENABLE</code> writer - ","You can <code>read</code> this register and get <code>app_cpu_record_ctrl::R</code>. …","Field <code>APP_CPU_RECORD_DISABLE</code> reader - ","Field <code>APP_CPU_RECORD_DISABLE</code> writer - ","Field <code>APP_CPU_RECORD_ENABLE</code> reader - ","Field <code>APP_CPU_RECORD_ENABLE</code> writer - ","Register <code>APP_CPU_RECORD_CTRL</code> reader","Register <code>APP_CPU_RECORD_CTRL</code> writer","Bit 8","Bit 8","Bit 4","Bit 4","Bit 0","Bit 0","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Register <code>APP_CPU_RECORD_PDEBUGDATA</code> reader","Field <code>RECORD_APP_PDEBUGDATA</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>APP_CPU_RECORD_PDEBUGINST</code> reader","Field <code>RECORD_APP_PDEBUGINST</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>APP_CPU_RECORD_PDEBUGLS0ADDR</code> reader","Field <code>RECORD_APP_PDEBUGLS0ADDR</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>APP_CPU_RECORD_PDEBUGLS0DATA</code> reader","Field <code>RECORD_APP_PDEBUGLS0DATA</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>APP_CPU_RECORD_PDEBUGLS0STAT</code> reader","Field <code>RECORD_APP_PDEBUGLS0STAT</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>APP_CPU_RECORD_PDEBUGPC</code> reader","Field <code>RECORD_APP_PDEBUGPC</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>APP_CPU_RECORD_PDEBUGSTATUS</code> reader","Field <code>RECORD_APP_PDEBUGSTATUS</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","","","","You can <code>read</code> this register and get <code>app_cpu_record_pid::R</code>.  …","Register <code>APP_CPU_RECORD_PID</code> reader","Field <code>RECORD_APP_PID</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2","","","","Field <code>APP_CPU_RECORDING</code> reader - ","You can <code>read</code> this register and get <code>app_cpu_record_status::R</code>…","Register <code>APP_CPU_RECORD_STATUS</code> reader","Bit 0","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_CACHE_IA</code> reader - ","Field <code>APP_CACHE_MMU_IA</code> reader - ","Field <code>APP_CACHE_STATE</code> reader - ","You can <code>read</code> this register and get <code>app_dcache_dbug0::R</code>.  …","Field <code>APP_RX_END</code> reader - ","Field <code>APP_SLAVE_WDATA</code> reader - ","Field <code>APP_SLAVE_WDATA_V</code> reader - ","Field <code>APP_SLAVE_WDATA</code> writer - ","Field <code>APP_SLAVE_WR</code> reader - ","Field <code>APP_TX_END</code> reader - ","Field <code>APP_WR_BAK_TO_READ</code> reader - ","Register <code>APP_DCACHE_DBUG0</code> reader","Register <code>APP_DCACHE_DBUG0</code> writer","Bits 1:6","Bit 0","Bits 7:18","Bit 23","Bit 0","Bit 0","Bit 22","Bit 21","Bit 20","Bit 19","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_CTAG_RAM_RDATA</code> reader - ","You can <code>read</code> this register and get <code>app_dcache_dbug1::R</code>.  …","Register <code>APP_DCACHE_DBUG1</code> reader","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_CACHE_VADDR</code> reader - ","You can <code>read</code> this register and get <code>app_dcache_dbug2::R</code>.  …","Register <code>APP_DCACHE_DBUG2</code> reader","Bits 0:26","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_CACHE_IRAM0_PID_ERROR</code> reader - ","Field <code>APP_CPU_DISABLED_CACHE_IA_DRAM1</code> reader - ","Field <code>APP_CPU_DISABLED_CACHE_IA_DRAM1</code> writer - ","Field <code>APP_CPU_DISABLED_CACHE_IA_DROM0</code> reader - ","Field <code>APP_CPU_DISABLED_CACHE_IA_DROM0</code> writer - ","Field <code>APP_CPU_DISABLED_CACHE_IA_IRAM0</code> reader - ","Field <code>APP_CPU_DISABLED_CACHE_IA_IRAM0</code> writer - ","Field <code>APP_CPU_DISABLED_CACHE_IA_IRAM1</code> reader - ","Field <code>APP_CPU_DISABLED_CACHE_IA_IRAM1</code> writer - ","Field <code>APP_CPU_DISABLED_CACHE_IA_IROM0</code> reader - ","Field <code>APP_CPU_DISABLED_CACHE_IA_IROM0</code> writer - ","Field <code>APP_CPU_DISABLED_CACHE_IA_OPPOSITE</code> reader - ","Field <code>APP_CPU_DISABLED_CACHE_IA_OPPOSITE</code> writer - ","Field <code>APP_CPU_DISABLED_CACHE_IA</code> reader - ","You can <code>read</code> this register and get <code>app_dcache_dbug3::R</code>.  …","Field <code>APP_MMU_RDATA</code> reader - ","Register <code>APP_DCACHE_DBUG3</code> reader","Register <code>APP_DCACHE_DBUG3</code> writer","Bit 15","Bits 9:14","Bit 10","Bit 10","Bit 14","Bit 14","Bit 13","Bit 13","Bit 12","Bit 12","Bit 11","Bit 11","Bit 9","Bit 9","Bits 0:8","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>app_dcache_dbug4::R</code>.  …","Field <code>APP_DRAM1ADDR0_IA</code> reader - ","Register <code>APP_DCACHE_DBUG4</code> reader","Bits 0:19","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>app_dcache_dbug5::R</code>.  …","Field <code>APP_DROM0ADDR0_IA</code> reader - ","Register <code>APP_DCACHE_DBUG5</code> reader","Bits 0:19","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>app_dcache_dbug6::R</code>.  …","Field <code>APP_IRAM0ADDR_IA</code> reader - ","Register <code>APP_DCACHE_DBUG6</code> reader","Bits 0:19","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>app_dcache_dbug7::R</code>.  …","Field <code>APP_IRAM1ADDR_IA</code> reader - ","Register <code>APP_DCACHE_DBUG7</code> reader","Bits 0:19","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>app_dcache_dbug8::R</code>.  …","Field <code>APP_IROM0ADDR_IA</code> reader - ","Register <code>APP_DCACHE_DBUG8</code> reader","Bits 0:19","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>app_dcache_dbug9::R</code>.  …","Field <code>APP_OPSDRAMADDR_IA</code> reader - ","Register <code>APP_DCACHE_DBUG9</code> reader","Bits 0:19","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APPDPORT_APB_MASK0</code> reader - ","Field <code>APPDPORT_APB_MASK0</code> writer - ","You can <code>read</code> this register and get <code>app_dport_apb_mask0::R</code>. …","Register <code>APP_DPORT_APB_MASK0</code> reader","Register <code>APP_DPORT_APB_MASK0</code> writer","Bits 0:31","Bits 0:31","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APPDPORT_APB_MASK1</code> reader - ","Field <code>APPDPORT_APB_MASK1</code> writer - ","You can <code>read</code> this register and get <code>app_dport_apb_mask1::R</code>. …","Register <code>APP_DPORT_APB_MASK1</code> reader","Register <code>APP_DPORT_APB_MASK1</code> writer","Bits 0:31","Bits 0:31","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_EFUSE_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_efuse_int_map::R</code>.  …","Field <code>APP_EFUSE_INT_MAP</code> writer - ","Register <code>APP_EFUSE_INT_MAP</code> reader","Register <code>APP_EFUSE_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_EMAC_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_emac_int_map::R</code>.  …","Field <code>APP_EMAC_INT_MAP</code> writer - ","Register <code>APP_EMAC_INT_MAP</code> reader","Register <code>APP_EMAC_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_GPIO_INTERRUPT_APP_MAP</code> reader - ","Field <code>APP_GPIO_INTERRUPT_APP_MAP</code> writer - ","You can <code>read</code> this register and get …","Register <code>APP_GPIO_INTERRUPT_MAP</code> reader","Register <code>APP_GPIO_INTERRUPT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_GPIO_INTERRUPT_APP_NMI_MAP</code> reader - ","Field <code>APP_GPIO_INTERRUPT_APP_NMI_MAP</code> writer - ","You can <code>read</code> this register and get …","Register <code>APP_GPIO_INTERRUPT_NMI_MAP</code> reader","Register <code>APP_GPIO_INTERRUPT_NMI_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_I2C_EXT0_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_i2c_ext0_intr_map::R</code>…","Field <code>APP_I2C_EXT0_INTR_MAP</code> writer - ","Register <code>APP_I2C_EXT0_INTR_MAP</code> reader","Register <code>APP_I2C_EXT0_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_I2C_EXT1_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_i2c_ext1_intr_map::R</code>…","Field <code>APP_I2C_EXT1_INTR_MAP</code> writer - ","Register <code>APP_I2C_EXT1_INTR_MAP</code> reader","Register <code>APP_I2C_EXT1_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_I2S0_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_i2s0_int_map::R</code>.  …","Field <code>APP_I2S0_INT_MAP</code> writer - ","Register <code>APP_I2S0_INT_MAP</code> reader","Register <code>APP_I2S0_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_I2S1_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_i2s1_int_map::R</code>.  …","Field <code>APP_I2S1_INT_MAP</code> writer - ","Register <code>APP_I2S1_INT_MAP</code> reader","Register <code>APP_I2S1_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_INTR_STATUS_0</code> reader - ","You can <code>read</code> this register and get <code>app_intr_status_0::R</code>.  …","Register <code>APP_INTR_STATUS_0</code> reader","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_INTR_STATUS_1</code> reader - ","You can <code>read</code> this register and get <code>app_intr_status_1::R</code>.  …","Register <code>APP_INTR_STATUS_1</code> reader","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_INTR_STATUS_2</code> reader - ","You can <code>read</code> this register and get <code>app_intr_status_2::R</code>.  …","Register <code>APP_INTR_STATUS_2</code> reader","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>app_intrusion_ctrl::R</code>.  …","Field <code>APP_INTRUSION_RECORD_RESET_N</code> reader - ","Field <code>APP_INTRUSION_RECORD_RESET_N</code> writer - ","Register <code>APP_INTRUSION_CTRL</code> reader","Register <code>APP_INTRUSION_CTRL</code> writer","Bit 0","Bit 0","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_INTRUSION_RECORD</code> reader - ","You can <code>read</code> this register and get <code>app_intrusion_status::R</code>…","Register <code>APP_INTRUSION_STATUS</code> reader","Bits 0:3","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_LEDC_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_ledc_int_map::R</code>.  …","Field <code>APP_LEDC_INT_MAP</code> writer - ","Register <code>APP_LEDC_INT_MAP</code> reader","Register <code>APP_LEDC_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_MAC_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_mac_intr_map::R</code>.  …","Field <code>APP_MAC_INTR_MAP</code> writer - ","Register <code>APP_MAC_INTR_MAP</code> reader","Register <code>APP_MAC_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_MAC_NMI_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_mac_nmi_map::R</code>.  …","Field <code>APP_MAC_NMI_MAP</code> writer - ","Register <code>APP_MAC_NMI_MAP</code> reader","Register <code>APP_MAC_NMI_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_MMU_IA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_mmu_ia_int_map::R</code>.  …","Field <code>APP_MMU_IA_INT_MAP</code> writer - ","Register <code>APP_MMU_IA_INT_MAP</code> reader","Register <code>APP_MMU_IA_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_MPU_IA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_mpu_ia_int_map::R</code>.  …","Field <code>APP_MPU_IA_INT_MAP</code> writer - ","Register <code>APP_MPU_IA_INT_MAP</code> reader","Register <code>APP_MPU_IA_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_PCNT_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_pcnt_intr_map::R</code>.  …","Field <code>APP_PCNT_INTR_MAP</code> writer - ","Register <code>APP_PCNT_INTR_MAP</code> reader","Register <code>APP_PCNT_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_PWM0_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_pwm0_intr_map::R</code>.  …","Field <code>APP_PWM0_INTR_MAP</code> writer - ","Register <code>APP_PWM0_INTR_MAP</code> reader","Register <code>APP_PWM0_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_PWM1_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_pwm1_intr_map::R</code>.  …","Field <code>APP_PWM1_INTR_MAP</code> writer - ","Register <code>APP_PWM1_INTR_MAP</code> reader","Register <code>APP_PWM1_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_PWM2_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_pwm2_intr_map::R</code>.  …","Field <code>APP_PWM2_INTR_MAP</code> writer - ","Register <code>APP_PWM2_INTR_MAP</code> reader","Register <code>APP_PWM2_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_PWM3_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_pwm3_intr_map::R</code>.  …","Field <code>APP_PWM3_INTR_MAP</code> writer - ","Register <code>APP_PWM3_INTR_MAP</code> reader","Register <code>APP_PWM3_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_RMT_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_rmt_intr_map::R</code>.  …","Field <code>APP_RMT_INTR_MAP</code> writer - ","Register <code>APP_RMT_INTR_MAP</code> reader","Register <code>APP_RMT_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_RSA_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_rsa_intr_map::R</code>.  …","Field <code>APP_RSA_INTR_MAP</code> writer - ","Register <code>APP_RSA_INTR_MAP</code> reader","Register <code>APP_RSA_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_RTC_CORE_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_rtc_core_intr_map::R</code>…","Field <code>APP_RTC_CORE_INTR_MAP</code> writer - ","Register <code>APP_RTC_CORE_INTR_MAP</code> reader","Register <code>APP_RTC_CORE_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_RWBLE_IRQ_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_rwble_irq_map::R</code>.  …","Field <code>APP_RWBLE_IRQ_MAP</code> writer - ","Register <code>APP_RWBLE_IRQ_MAP</code> reader","Register <code>APP_RWBLE_IRQ_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_RWBLE_NMI_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_rwble_nmi_map::R</code>.  …","Field <code>APP_RWBLE_NMI_MAP</code> writer - ","Register <code>APP_RWBLE_NMI_MAP</code> reader","Register <code>APP_RWBLE_NMI_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_RWBT_IRQ_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_rwbt_irq_map::R</code>.  …","Field <code>APP_RWBT_IRQ_MAP</code> writer - ","Register <code>APP_RWBT_IRQ_MAP</code> reader","Register <code>APP_RWBT_IRQ_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_RWBT_NMI_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_rwbt_nmi_map::R</code>.  …","Field <code>APP_RWBT_NMI_MAP</code> writer - ","Register <code>APP_RWBT_NMI_MAP</code> reader","Register <code>APP_RWBT_NMI_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_SDIO_HOST_INTERRUPT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_SDIO_HOST_INTERRUPT_MAP</code> writer - ","Register <code>APP_SDIO_HOST_INTERRUPT_MAP</code> reader","Register <code>APP_SDIO_HOST_INTERRUPT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_SLC0_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_slc0_intr_map::R</code>.  …","Field <code>APP_SLC0_INTR_MAP</code> writer - ","Register <code>APP_SLC0_INTR_MAP</code> reader","Register <code>APP_SLC0_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_SLC1_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_slc1_intr_map::R</code>.  …","Field <code>APP_SLC1_INTR_MAP</code> writer - ","Register <code>APP_SLC1_INTR_MAP</code> reader","Register <code>APP_SLC1_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_SPI1_DMA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_spi1_dma_int_map::R</code>…","Field <code>APP_SPI1_DMA_INT_MAP</code> writer - ","Register <code>APP_SPI1_DMA_INT_MAP</code> reader","Register <code>APP_SPI1_DMA_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_SPI2_DMA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_spi2_dma_int_map::R</code>…","Field <code>APP_SPI2_DMA_INT_MAP</code> writer - ","Register <code>APP_SPI2_DMA_INT_MAP</code> reader","Register <code>APP_SPI2_DMA_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_SPI3_DMA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_spi3_dma_int_map::R</code>…","Field <code>APP_SPI3_DMA_INT_MAP</code> writer - ","Register <code>APP_SPI3_DMA_INT_MAP</code> reader","Register <code>APP_SPI3_DMA_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_SPI_INTR_0_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_spi_intr_0_map::R</code>.  …","Field <code>APP_SPI_INTR_0_MAP</code> writer - ","Register <code>APP_SPI_INTR_0_MAP</code> reader","Register <code>APP_SPI_INTR_0_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_SPI_INTR_1_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_spi_intr_1_map::R</code>.  …","Field <code>APP_SPI_INTR_1_MAP</code> writer - ","Register <code>APP_SPI_INTR_1_MAP</code> reader","Register <code>APP_SPI_INTR_1_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_SPI_INTR_2_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_spi_intr_2_map::R</code>.  …","Field <code>APP_SPI_INTR_2_MAP</code> writer - ","Register <code>APP_SPI_INTR_2_MAP</code> reader","Register <code>APP_SPI_INTR_2_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_SPI_INTR_3_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_spi_intr_3_map::R</code>.  …","Field <code>APP_SPI_INTR_3_MAP</code> writer - ","Register <code>APP_SPI_INTR_3_MAP</code> reader","Register <code>APP_SPI_INTR_3_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG1_LACT_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG1_LACT_EDGE_INT_MAP</code> writer - ","Register <code>APP_TG1_LACT_EDGE_INT_MAP</code> reader","Register <code>APP_TG1_LACT_EDGE_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG1_LACT_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG1_LACT_LEVEL_INT_MAP</code> writer - ","Register <code>APP_TG1_LACT_LEVEL_INT_MAP</code> reader","Register <code>APP_TG1_LACT_LEVEL_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG1_T0_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG1_T0_EDGE_INT_MAP</code> writer - ","Register <code>APP_TG1_T0_EDGE_INT_MAP</code> reader","Register <code>APP_TG1_T0_EDGE_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG1_T0_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG1_T0_LEVEL_INT_MAP</code> writer - ","Register <code>APP_TG1_T0_LEVEL_INT_MAP</code> reader","Register <code>APP_TG1_T0_LEVEL_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG1_T1_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG1_T1_EDGE_INT_MAP</code> writer - ","Register <code>APP_TG1_T1_EDGE_INT_MAP</code> reader","Register <code>APP_TG1_T1_EDGE_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG1_T1_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG1_T1_LEVEL_INT_MAP</code> writer - ","Register <code>APP_TG1_T1_LEVEL_INT_MAP</code> reader","Register <code>APP_TG1_T1_LEVEL_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG1_WDT_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG1_WDT_EDGE_INT_MAP</code> writer - ","Register <code>APP_TG1_WDT_EDGE_INT_MAP</code> reader","Register <code>APP_TG1_WDT_EDGE_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG1_WDT_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG1_WDT_LEVEL_INT_MAP</code> writer - ","Register <code>APP_TG1_WDT_LEVEL_INT_MAP</code> reader","Register <code>APP_TG1_WDT_LEVEL_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG_LACT_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG_LACT_EDGE_INT_MAP</code> writer - ","Register <code>APP_TG_LACT_EDGE_INT_MAP</code> reader","Register <code>APP_TG_LACT_EDGE_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG_LACT_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG_LACT_LEVEL_INT_MAP</code> writer - ","Register <code>APP_TG_LACT_LEVEL_INT_MAP</code> reader","Register <code>APP_TG_LACT_LEVEL_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG_T0_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG_T0_EDGE_INT_MAP</code> writer - ","Register <code>APP_TG_T0_EDGE_INT_MAP</code> reader","Register <code>APP_TG_T0_EDGE_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG_T0_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG_T0_LEVEL_INT_MAP</code> writer - ","Register <code>APP_TG_T0_LEVEL_INT_MAP</code> reader","Register <code>APP_TG_T0_LEVEL_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG_T1_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG_T1_EDGE_INT_MAP</code> writer - ","Register <code>APP_TG_T1_EDGE_INT_MAP</code> reader","Register <code>APP_TG_T1_EDGE_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG_T1_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG_T1_LEVEL_INT_MAP</code> writer - ","Register <code>APP_TG_T1_LEVEL_INT_MAP</code> reader","Register <code>APP_TG_T1_LEVEL_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG_WDT_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG_WDT_EDGE_INT_MAP</code> writer - ","Register <code>APP_TG_WDT_EDGE_INT_MAP</code> reader","Register <code>APP_TG_WDT_EDGE_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TG_WDT_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>APP_TG_WDT_LEVEL_INT_MAP</code> writer - ","Register <code>APP_TG_WDT_LEVEL_INT_MAP</code> reader","Register <code>APP_TG_WDT_LEVEL_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TIMER_INT1_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_timer_int1_map::R</code>.  …","Field <code>APP_TIMER_INT1_MAP</code> writer - ","Register <code>APP_TIMER_INT1_MAP</code> reader","Register <code>APP_TIMER_INT1_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TIMER_INT2_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_timer_int2_map::R</code>.  …","Field <code>APP_TIMER_INT2_MAP</code> writer - ","Register <code>APP_TIMER_INT2_MAP</code> reader","Register <code>APP_TIMER_INT2_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_TRACEMEM_ENA</code> reader - ","You can <code>read</code> this register and get <code>app_tracemem_ena::R</code>.  …","Field <code>APP_TRACEMEM_ENA</code> writer - ","Register <code>APP_TRACEMEM_ENA</code> reader","Register <code>APP_TRACEMEM_ENA</code> writer","Bit 0","Bit 0","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_UART1_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_uart1_intr_map::R</code>.  …","Field <code>APP_UART1_INTR_MAP</code> writer - ","Register <code>APP_UART1_INTR_MAP</code> reader","Register <code>APP_UART1_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_UART2_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_uart2_intr_map::R</code>.  …","Field <code>APP_UART2_INTR_MAP</code> writer - ","Register <code>APP_UART2_INTR_MAP</code> reader","Register <code>APP_UART2_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_UART_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_uart_intr_map::R</code>.  …","Field <code>APP_UART_INTR_MAP</code> writer - ","Register <code>APP_UART_INTR_MAP</code> reader","Register <code>APP_UART_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_UHCI0_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_uhci0_intr_map::R</code>.  …","Field <code>APP_UHCI0_INTR_MAP</code> writer - ","Register <code>APP_UHCI0_INTR_MAP</code> reader","Register <code>APP_UHCI0_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_UHCI1_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_uhci1_intr_map::R</code>.  …","Field <code>APP_UHCI1_INTR_MAP</code> writer - ","Register <code>APP_UHCI1_INTR_MAP</code> reader","Register <code>APP_UHCI1_INTR_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_OUT_VECBASE_SEL</code> reader - ","Field <code>APP_OUT_VECBASE_SEL</code> writer - ","You can <code>read</code> this register and get <code>app_vecbase_ctrl::R</code>.  …","Register <code>APP_VECBASE_CTRL</code> reader","Register <code>APP_VECBASE_CTRL</code> writer","Bits 0:1","Bits 0:1","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_OUT_VECBASE</code> reader - ","Field <code>APP_OUT_VECBASE</code> writer - ","You can <code>read</code> this register and get <code>app_vecbase_set::R</code>.  …","Register <code>APP_VECBASE_SET</code> reader","Register <code>APP_VECBASE_SET</code> writer","Bits 0:21","Bits 0:21","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APP_WDG_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>app_wdg_int_map::R</code>.  …","Field <code>APP_WDG_INT_MAP</code> writer - ","Register <code>APP_WDG_INT_MAP</code> reader","Register <code>APP_WDG_INT_MAP</code> writer","Bits 0:4","Bits 0:4","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>appcpu_ctrl_a::R</code>.  You …","Field <code>APPCPU_RESETTING</code> reader - ","Field <code>APPCPU_RESETTING</code> writer - ","Register <code>APPCPU_CTRL_A</code> reader","Register <code>APPCPU_CTRL_A</code> writer","Bit 0","Bit 0","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APPCPU_CLKGATE_EN</code> reader - ","Field <code>APPCPU_CLKGATE_EN</code> writer - ","You can <code>read</code> this register and get <code>appcpu_ctrl_b::R</code>.  You …","Register <code>APPCPU_CTRL_B</code> reader","Register <code>APPCPU_CTRL_B</code> writer","Bit 0","Bit 0","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>appcpu_ctrl_c::R</code>.  You …","Field <code>APPCPU_RUNSTALL</code> reader - ","Field <code>APPCPU_RUNSTALL</code> writer - ","Register <code>APPCPU_CTRL_C</code> reader","Register <code>APPCPU_CTRL_C</code> writer","Bit 0","Bit 0","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APPCPU_BOOT_ADDR</code> reader - ","Field <code>APPCPU_BOOT_ADDR</code> writer - ","You can <code>read</code> this register and get <code>appcpu_ctrl_d::R</code>.  You …","Register <code>APPCPU_CTRL_D</code> reader","Register <code>APPCPU_CTRL_D</code> writer","Bits 0:31","Bits 0:31","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BT_LPCK_DIV_A</code> reader - ","Field <code>BT_LPCK_DIV_A</code> writer - ","Field <code>BT_LPCK_DIV_B</code> reader - ","Field <code>BT_LPCK_DIV_B</code> writer - ","You can <code>read</code> this register and get <code>bt_lpck_div_frac::R</code>.  …","Field <code>LPCLK_SEL_8M</code> reader - ","Field <code>LPCLK_SEL_8M</code> writer - ","Field <code>LPCLK_SEL_RTC_SLOW</code> reader - ","Field <code>LPCLK_SEL_RTC_SLOW</code> writer - ","Field <code>LPCLK_SEL_XTAL32K</code> reader - ","Field <code>LPCLK_SEL_XTAL32K</code> writer - ","Field <code>LPCLK_SEL_XTAL</code> reader - ","Field <code>LPCLK_SEL_XTAL</code> writer - ","Register <code>BT_LPCK_DIV_FRAC</code> reader","Register <code>BT_LPCK_DIV_FRAC</code> writer","Writes raw bits to the register.","","","Bits 12:23","Bits 12:23","Bits 0:11","Bits 0:11","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 25","Bit 25","Bit 24","Bit 24","Bit 26","Bit 26","Bit 27","Bit 27","","","","Field <code>BTEXTWAKEUP_REQ</code> reader - ","Field <code>BTEXTWAKEUP_REQ</code> writer - ","You can <code>read</code> this register and get <code>bt_lpck_div_int::R</code>.  …","Field <code>BT_LPCK_DIV_NUM</code> reader - ","Field <code>BT_LPCK_DIV_NUM</code> writer - ","Register <code>BT_LPCK_DIV_INT</code> reader","Register <code>BT_LPCK_DIV_INT</code> writer","Writes raw bits to the register.","","","Bits 0:11","Bits 0:11","Bit 12","Bit 12","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_IA_INT_APP_DRAM1</code> reader - APP CPU invalid …","Field <code>CACHE_IA_INT_APP_DRAM1</code> writer - APP CPU invalid …","Field <code>CACHE_IA_INT_APP_DROM0</code> reader - APP CPU invalid …","Field <code>CACHE_IA_INT_APP_DROM0</code> writer - APP CPU invalid …","Field <code>CACHE_IA_INT_APP_IRAM0</code> reader - APP CPU invalid …","Field <code>CACHE_IA_INT_APP_IRAM0</code> writer - APP CPU invalid …","Field <code>CACHE_IA_INT_APP_IRAM1</code> reader - APP CPU invalid …","Field <code>CACHE_IA_INT_APP_IRAM1</code> writer - APP CPU invalid …","Field <code>CACHE_IA_INT_APP_IROM0</code> reader - APP CPU invalid …","Field <code>CACHE_IA_INT_APP_IROM0</code> writer - APP CPU invalid …","Field <code>CACHE_IA_INT_APP_OPPOSITE</code> reader - APP CPU invalid …","Field <code>CACHE_IA_INT_APP_OPPOSITE</code> writer - APP CPU invalid …","Field <code>CACHE_IA_INT_EN</code> reader - Interrupt enable bits for …","You can <code>read</code> this register and get <code>cache_ia_int_en::R</code>.  …","Field <code>CACHE_IA_INT_EN</code> writer - Interrupt enable bits for …","Field <code>CACHE_IA_INT_PRO_DRAM1</code> reader - PRO CPU invalid …","Field <code>CACHE_IA_INT_PRO_DRAM1</code> writer - PRO CPU invalid …","Field <code>CACHE_IA_INT_PRO_DROM0</code> reader - PRO CPU invalid …","Field <code>CACHE_IA_INT_PRO_DROM0</code> writer - PRO CPU invalid …","Field <code>CACHE_IA_INT_PRO_IRAM0</code> reader - PRO CPU invalid …","Field <code>CACHE_IA_INT_PRO_IRAM0</code> writer - PRO CPU invalid …","Field <code>CACHE_IA_INT_PRO_IRAM1</code> reader - PRO CPU invalid …","Field <code>CACHE_IA_INT_PRO_IRAM1</code> writer - PRO CPU invalid …","Field <code>CACHE_IA_INT_PRO_IROM0</code> reader - PRO CPU invalid …","Field <code>CACHE_IA_INT_PRO_IROM0</code> writer - PRO CPU invalid …","Field <code>CACHE_IA_INT_PRO_OPPOSITE</code> reader - PRO CPU invalid …","Field <code>CACHE_IA_INT_PRO_OPPOSITE</code> writer - PRO CPU invalid …","Register <code>CACHE_IA_INT_EN</code> reader","Register <code>CACHE_IA_INT_EN</code> writer","Writes raw bits to the register.","","","Bit 4 - APP CPU invalid access to DRAM1 when cache is …","Bit 4 - APP CPU invalid access to DRAM1 when cache is …","Bit 0 - APP CPU invalid access to DROM0 when cache is …","Bit 0 - APP CPU invalid access to DROM0 when cache is …","Bit 1 - APP CPU invalid access to IRAM0 when cache is …","Bit 1 - APP CPU invalid access to IRAM0 when cache is …","Bit 2 - APP CPU invalid access to IRAM1 when cache is …","Bit 2 - APP CPU invalid access to IRAM1 when cache is …","Bit 3 - APP CPU invalid access to IROM0 when cache is …","Bit 3 - APP CPU invalid access to IROM0 when cache is …","Bit 5 - APP CPU invalid access to APP CPU cache when cache …","Bit 5 - APP CPU invalid access to APP CPU cache when cache …","Bits 0:27 - Interrupt enable bits for various invalid …","Bits 0:27 - Interrupt enable bits for various invalid …","Bit 18 - PRO CPU invalid access to DRAM1 when cache is …","Bit 18 - PRO CPU invalid access to DRAM1 when cache is …","Bit 14 - PRO CPU invalid access to DROM0 when cache is …","Bit 14 - PRO CPU invalid access to DROM0 when cache is …","Bit 15 - PRO CPU invalid access to IRAM0 when cache is …","Bit 15 - PRO CPU invalid access to IRAM0 when cache is …","Bit 16 - PRO CPU invalid access to IRAM1 when cache is …","Bit 16 - PRO CPU invalid access to IRAM1 when cache is …","Bit 17 - PRO CPU invalid access to IROM0 when cache is …","Bit 17 - PRO CPU invalid access to IROM0 when cache is …","Bit 19 - PRO CPU invalid access to APP CPU cache when …","Bit 19 - PRO CPU invalid access to APP CPU cache when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_MUX_MODE</code> reader - ","You can <code>read</code> this register and get <code>cache_mux_mode::R</code>.  You …","Field <code>CACHE_MUX_MODE</code> writer - ","Register <code>CACHE_MUX_MODE</code> reader","Register <code>CACHE_MUX_MODE</code> writer","Writes raw bits to the register.","","","Bits 0:1","Bits 0:1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>core_rst_en::R</code>.  You …","Field <code>CORE_RST</code> reader - ","Field <code>CORE_RST</code> writer - ","Register <code>CORE_RST_EN</code> reader","Register <code>CORE_RST_EN</code> writer","Writes raw bits to the register.","","","Bits 0:7","Bits 0:7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_0</code> reader - ","You can <code>read</code> this register and get <code>cpu_intr_from_cpu_0::R</code>. …","Field <code>CPU_INTR_FROM_CPU_0</code> writer - ","Register <code>CPU_INTR_FROM_CPU_0</code> reader","Register <code>CPU_INTR_FROM_CPU_0</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_1</code> reader - ","You can <code>read</code> this register and get <code>cpu_intr_from_cpu_1::R</code>. …","Field <code>CPU_INTR_FROM_CPU_1</code> writer - ","Register <code>CPU_INTR_FROM_CPU_1</code> reader","Register <code>CPU_INTR_FROM_CPU_1</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_2</code> reader - ","You can <code>read</code> this register and get <code>cpu_intr_from_cpu_2::R</code>. …","Field <code>CPU_INTR_FROM_CPU_2</code> writer - ","Register <code>CPU_INTR_FROM_CPU_2</code> reader","Register <code>CPU_INTR_FROM_CPU_2</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_3</code> reader - ","You can <code>read</code> this register and get <code>cpu_intr_from_cpu_3::R</code>. …","Field <code>CPU_INTR_FROM_CPU_3</code> writer - ","Register <code>CPU_INTR_FROM_CPU_3</code> reader","Register <code>CPU_INTR_FROM_CPU_3</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPUPERIOD_SEL</code> reader - ","Field <code>CPUPERIOD_SEL</code> writer - ","You can <code>read</code> this register and get <code>cpu_per_conf::R</code>.  You …","Field <code>FAST_CLK_RTC_SEL</code> reader - ","Field <code>FAST_CLK_RTC_SEL</code> writer - ","Field <code>LOWSPEED_CLK_SEL</code> reader - ","Field <code>LOWSPEED_CLK_SEL</code> writer - ","Register <code>CPU_PER_CONF</code> reader","Register <code>CPU_PER_CONF</code> writer","Writes raw bits to the register.","","","Bits 0:1","Bits 0:1","Bit 3","Bit 3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2","Bit 2","","","","Field <code>DATE</code> reader - ","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - ","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27","Bits 0:27","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_PAGE_MODE</code> reader - ","You can <code>read</code> this register and get <code>dmmu_page_mode::R</code>.  You …","Field <code>DMMU_PAGE_MODE</code> writer - ","Field <code>INTERNAL_SRAM_DMMU_ENA</code> reader - ","Field <code>INTERNAL_SRAM_DMMU_ENA</code> writer - ","Register <code>DMMU_PAGE_MODE</code> reader","Register <code>DMMU_PAGE_MODE</code> writer","Writes raw bits to the register.","","","Bits 1:2","Bits 1:2","Returns the argument unchanged.","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE0</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table0::R</code>.  You …","Field <code>DMMU_TABLE0</code> writer - ","Register <code>DMMU_TABLE0</code> reader","Register <code>DMMU_TABLE0</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE1</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table1::R</code>.  You …","Field <code>DMMU_TABLE1</code> writer - ","Register <code>DMMU_TABLE1</code> reader","Register <code>DMMU_TABLE1</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE10</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table10::R</code>.  You …","Field <code>DMMU_TABLE10</code> writer - ","Register <code>DMMU_TABLE10</code> reader","Register <code>DMMU_TABLE10</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE11</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table11::R</code>.  You …","Field <code>DMMU_TABLE11</code> writer - ","Register <code>DMMU_TABLE11</code> reader","Register <code>DMMU_TABLE11</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE12</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table12::R</code>.  You …","Field <code>DMMU_TABLE12</code> writer - ","Register <code>DMMU_TABLE12</code> reader","Register <code>DMMU_TABLE12</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE13</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table13::R</code>.  You …","Field <code>DMMU_TABLE13</code> writer - ","Register <code>DMMU_TABLE13</code> reader","Register <code>DMMU_TABLE13</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE14</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table14::R</code>.  You …","Field <code>DMMU_TABLE14</code> writer - ","Register <code>DMMU_TABLE14</code> reader","Register <code>DMMU_TABLE14</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE15</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table15::R</code>.  You …","Field <code>DMMU_TABLE15</code> writer - ","Register <code>DMMU_TABLE15</code> reader","Register <code>DMMU_TABLE15</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE2</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table2::R</code>.  You …","Field <code>DMMU_TABLE2</code> writer - ","Register <code>DMMU_TABLE2</code> reader","Register <code>DMMU_TABLE2</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE3</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table3::R</code>.  You …","Field <code>DMMU_TABLE3</code> writer - ","Register <code>DMMU_TABLE3</code> reader","Register <code>DMMU_TABLE3</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE4</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table4::R</code>.  You …","Field <code>DMMU_TABLE4</code> writer - ","Register <code>DMMU_TABLE4</code> reader","Register <code>DMMU_TABLE4</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE5</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table5::R</code>.  You …","Field <code>DMMU_TABLE5</code> writer - ","Register <code>DMMU_TABLE5</code> reader","Register <code>DMMU_TABLE5</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE6</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table6::R</code>.  You …","Field <code>DMMU_TABLE6</code> writer - ","Register <code>DMMU_TABLE6</code> reader","Register <code>DMMU_TABLE6</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE7</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table7::R</code>.  You …","Field <code>DMMU_TABLE7</code> writer - ","Register <code>DMMU_TABLE7</code> reader","Register <code>DMMU_TABLE7</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE8</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table8::R</code>.  You …","Field <code>DMMU_TABLE8</code> writer - ","Register <code>DMMU_TABLE8</code> reader","Register <code>DMMU_TABLE8</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMMU_TABLE9</code> reader - ","You can <code>read</code> this register and get <code>dmmu_table9::R</code>.  You …","Field <code>DMMU_TABLE9</code> writer - ","Register <code>DMMU_TABLE9</code> reader","Register <code>DMMU_TABLE9</code> writer","Writes raw bits to the register.","","","Bits 0:6","Bits 0:6","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AGC_MEM_FORCE_PD</code> reader - ","Field <code>AGC_MEM_FORCE_PD</code> writer - ","Field <code>AGC_MEM_FORCE_PU</code> reader - ","Field <code>AGC_MEM_FORCE_PU</code> writer - ","You can <code>read</code> this register and get <code>front_end_mem_pd::R</code>.  …","Field <code>PBUS_MEM_FORCE_PD</code> reader - ","Field <code>PBUS_MEM_FORCE_PD</code> writer - ","Field <code>PBUS_MEM_FORCE_PU</code> reader - ","Field <code>PBUS_MEM_FORCE_PU</code> writer - ","Register <code>FRONT_END_MEM_PD</code> reader","Register <code>FRONT_END_MEM_PD</code> writer","Bit 1","Bit 1","Bit 0","Bit 0","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3","Bit 3","Bit 2","Bit 2","","","","You can <code>read</code> this register and get <code>host_inf_sel::R</code>.  You …","Field <code>LINK_DEVICE_SEL</code> reader - ","Field <code>LINK_DEVICE_SEL</code> writer - ","Field <code>PERI_IO_SWAP</code> reader - ","Field <code>PERI_IO_SWAP</code> writer - ","Register <code>HOST_INF_SEL</code> reader","Register <code>HOST_INF_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:15","Bits 8:15","Bits 0:7","Bits 0:7","","","","Field <code>IMMU_PAGE_MODE</code> reader - ","You can <code>read</code> this register and get <code>immu_page_mode::R</code>.  You …","Field <code>IMMU_PAGE_MODE</code> writer - ","Field <code>INTERNAL_SRAM_IMMU_ENA</code> reader - ","Field <code>INTERNAL_SRAM_IMMU_ENA</code> writer - ","Register <code>IMMU_PAGE_MODE</code> reader","Register <code>IMMU_PAGE_MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 1:2","Bits 1:2","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE0</code> reader - ","You can <code>read</code> this register and get <code>immu_table0::R</code>.  You …","Field <code>IMMU_TABLE0</code> writer - ","Register <code>IMMU_TABLE0</code> reader","Register <code>IMMU_TABLE0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE1</code> reader - ","You can <code>read</code> this register and get <code>immu_table1::R</code>.  You …","Field <code>IMMU_TABLE1</code> writer - ","Register <code>IMMU_TABLE1</code> reader","Register <code>IMMU_TABLE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE10</code> reader - ","You can <code>read</code> this register and get <code>immu_table10::R</code>.  You …","Field <code>IMMU_TABLE10</code> writer - ","Register <code>IMMU_TABLE10</code> reader","Register <code>IMMU_TABLE10</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE11</code> reader - ","You can <code>read</code> this register and get <code>immu_table11::R</code>.  You …","Field <code>IMMU_TABLE11</code> writer - ","Register <code>IMMU_TABLE11</code> reader","Register <code>IMMU_TABLE11</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE12</code> reader - ","You can <code>read</code> this register and get <code>immu_table12::R</code>.  You …","Field <code>IMMU_TABLE12</code> writer - ","Register <code>IMMU_TABLE12</code> reader","Register <code>IMMU_TABLE12</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE13</code> reader - ","You can <code>read</code> this register and get <code>immu_table13::R</code>.  You …","Field <code>IMMU_TABLE13</code> writer - ","Register <code>IMMU_TABLE13</code> reader","Register <code>IMMU_TABLE13</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE14</code> reader - ","You can <code>read</code> this register and get <code>immu_table14::R</code>.  You …","Field <code>IMMU_TABLE14</code> writer - ","Register <code>IMMU_TABLE14</code> reader","Register <code>IMMU_TABLE14</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE15</code> reader - ","You can <code>read</code> this register and get <code>immu_table15::R</code>.  You …","Field <code>IMMU_TABLE15</code> writer - ","Register <code>IMMU_TABLE15</code> reader","Register <code>IMMU_TABLE15</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE2</code> reader - ","You can <code>read</code> this register and get <code>immu_table2::R</code>.  You …","Field <code>IMMU_TABLE2</code> writer - ","Register <code>IMMU_TABLE2</code> reader","Register <code>IMMU_TABLE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE3</code> reader - ","You can <code>read</code> this register and get <code>immu_table3::R</code>.  You …","Field <code>IMMU_TABLE3</code> writer - ","Register <code>IMMU_TABLE3</code> reader","Register <code>IMMU_TABLE3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE4</code> reader - ","You can <code>read</code> this register and get <code>immu_table4::R</code>.  You …","Field <code>IMMU_TABLE4</code> writer - ","Register <code>IMMU_TABLE4</code> reader","Register <code>IMMU_TABLE4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE5</code> reader - ","You can <code>read</code> this register and get <code>immu_table5::R</code>.  You …","Field <code>IMMU_TABLE5</code> writer - ","Register <code>IMMU_TABLE5</code> reader","Register <code>IMMU_TABLE5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE6</code> reader - ","You can <code>read</code> this register and get <code>immu_table6::R</code>.  You …","Field <code>IMMU_TABLE6</code> writer - ","Register <code>IMMU_TABLE6</code> reader","Register <code>IMMU_TABLE6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE7</code> reader - ","You can <code>read</code> this register and get <code>immu_table7::R</code>.  You …","Field <code>IMMU_TABLE7</code> writer - ","Register <code>IMMU_TABLE7</code> reader","Register <code>IMMU_TABLE7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE8</code> reader - ","You can <code>read</code> this register and get <code>immu_table8::R</code>.  You …","Field <code>IMMU_TABLE8</code> writer - ","Register <code>IMMU_TABLE8</code> reader","Register <code>IMMU_TABLE8</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","Field <code>IMMU_TABLE9</code> reader - ","You can <code>read</code> this register and get <code>immu_table9::R</code>.  You …","Field <code>IMMU_TABLE9</code> writer - ","Register <code>IMMU_TABLE9</code> reader","Register <code>IMMU_TABLE9</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:6","Bits 0:6","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>iram_dram_ahb_sel::R</code>.  …","Field <code>MAC_DUMP_MODE</code> reader - ","Field <code>MAC_DUMP_MODE</code> writer - ","Field <code>MASK_AHB</code> reader - ","Field <code>MASK_AHB</code> writer - ","Field <code>MASK_APP_DRAM</code> reader - ","Field <code>MASK_APP_DRAM</code> writer - ","Field <code>MASK_APP_IRAM</code> reader - ","Field <code>MASK_APP_IRAM</code> writer - ","Field <code>MASK_PRO_DRAM</code> reader - ","Field <code>MASK_PRO_DRAM</code> writer - ","Field <code>MASK_PRO_IRAM</code> reader - ","Field <code>MASK_PRO_IRAM</code> writer - ","Register <code>IRAM_DRAM_AHB_SEL</code> reader","Register <code>IRAM_DRAM_AHB_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 5:6","Bits 5:6","Bit 4","Bit 4","Bit 3","Bit 3","Bit 1","Bit 1","Bit 2","Bit 2","Bit 0","Bit 0","","","","Field <code>APP_ROM_IA</code> reader - ","Field <code>APP_ROM_MPU_AD</code> reader - ","Field <code>INTERNAL_SRAM_IA</code> reader - ","Field <code>INTERNAL_SRAM_MMU_AD</code> reader - ","Field <code>INTERNAL_SRAM_MMU_MULTI_HIT</code> reader - ","You can <code>read</code> this register and get <code>mem_access_dbug0::R</code>.  …","Field <code>PRO_ROM_IA</code> reader - ","Field <code>PRO_ROM_MPU_AD</code> reader - ","Register <code>MEM_ACCESS_DBUG0</code> reader","Field <code>SHARE_ROM_IA</code> reader - ","Field <code>SHARE_ROM_MPU_AD</code> reader - ","Bit 3","Bit 2","","","Returns the argument unchanged.","Bits 14:25","Bits 10:13","Bits 26:29","Calls <code>U::from(self)</code>.","Bit 1","Bit 0","Bits 6:9","Bits 4:5","","","","Field <code>AHBLITE_ACCESS_DENY</code> reader - ","Field <code>AHBLITE_IA</code> reader - ","Field <code>AHB_ACCESS_DENY</code> reader - ","Field <code>ARB_IA</code> reader - ","Field <code>INTERNAL_SRAM_MMU_MISS</code> reader - ","You can <code>read</code> this register and get <code>mem_access_dbug1::R</code>.  …","Field <code>PIDGEN_IA</code> reader - ","Register <code>MEM_ACCESS_DBUG1</code> reader","Bit 8","Bit 9","Bit 10","Bits 4:5","","","Returns the argument unchanged.","Bits 0:3","Calls <code>U::from(self)</code>.","Bits 6:7","","","","Field <code>LSLP_MEM_PD_MASK</code> reader - ","Field <code>LSLP_MEM_PD_MASK</code> writer - ","You can <code>read</code> this register and get <code>mem_pd_mask::R</code>.  You …","Register <code>MEM_PD_MASK</code> reader","Register <code>MEM_PD_MASK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","","","","Field <code>MMU_IA_INT_EN</code> reader - ","You can <code>read</code> this register and get <code>mmu_ia_int_en::R</code>.  You …","Field <code>MMU_IA_INT_EN</code> writer - ","Register <code>MMU_IA_INT_EN</code> reader","Register <code>MMU_IA_INT_EN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23","Bits 0:23","","","","Field <code>MPU_IA_INT_EN</code> reader - ","You can <code>read</code> this register and get <code>mpu_ia_int_en::R</code>.  You …","Field <code>MPU_IA_INT_EN</code> writer - ","Register <code>MPU_IA_INT_EN</code> reader","Register <code>MPU_IA_INT_EN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:16","Bits 0:16","","","","Field <code>PERI_CLK_EN</code> reader - ","You can <code>read</code> this register and get <code>peri_clk_en::R</code>.  You …","Field <code>PERI_CLK_EN</code> writer - ","Register <code>PERI_CLK_EN</code> reader","Register <code>PERI_CLK_EN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Field <code>PERI_RST_EN</code> reader - ","You can <code>read</code> this register and get <code>peri_rst_en::R</code>.  You …","Field <code>PERI_RST_EN</code> writer - ","Register <code>PERI_RST_EN</code> reader","Register <code>PERI_RST_EN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Field <code>EFUSE_CLK_EN</code> reader - ","Field <code>EFUSE_CLK_EN</code> writer - ","Field <code>I2C0_EXT0_CLK_EN</code> reader - ","Field <code>I2C0_EXT0_CLK_EN</code> writer - ","Field <code>I2C_EXT1_CLK_EN</code> reader - ","Field <code>I2C_EXT1_CLK_EN</code> writer - ","Field <code>I2S0_CLK_EN</code> reader - ","Field <code>I2S0_CLK_EN</code> writer - ","Field <code>I2S1_CLK_EN</code> reader - ","Field <code>I2S1_CLK_EN</code> writer - ","Field <code>LEDC_CLK_EN</code> reader - ","Field <code>LEDC_CLK_EN</code> writer - ","Field <code>PCNT_CLK_EN</code> reader - ","Field <code>PCNT_CLK_EN</code> writer - ","You can <code>read</code> this register and get <code>perip_clk_en::R</code>.  You …","Field <code>PWM0_CLK_EN</code> reader - ","Field <code>PWM0_CLK_EN</code> writer - ","Field <code>PWM1_CLK_EN</code> reader - ","Field <code>PWM1_CLK_EN</code> writer - ","Field <code>PWM2_CLK_EN</code> reader - ","Field <code>PWM2_CLK_EN</code> writer - ","Field <code>PWM3_CLK_EN</code> reader - ","Field <code>PWM3_CLK_EN</code> writer - ","Register <code>PERIP_CLK_EN</code> reader","Field <code>RMT_CLK_EN</code> reader - ","Field <code>RMT_CLK_EN</code> writer - ","Field <code>SPI01_CLK_EN</code> reader - ","Field <code>SPI01_CLK_EN</code> writer - ","Field <code>SPI2_CLK_EN</code> reader - ","Field <code>SPI2_CLK_EN</code> writer - ","Field <code>SPI3_CLK_EN</code> reader - ","Field <code>SPI3_CLK_EN</code> writer - ","Field <code>SPI_DMA_CLK_EN</code> reader - ","Field <code>SPI_DMA_CLK_EN</code> writer - ","Field <code>TIMERGROUP1_CLK_EN</code> reader - ","Field <code>TIMERGROUP1_CLK_EN</code> writer - ","Field <code>TIMERGROUP_CLK_EN</code> reader - ","Field <code>TIMERGROUP_CLK_EN</code> writer - ","Field <code>TIMERS_CLK_EN</code> reader - ","Field <code>TIMERS_CLK_EN</code> writer - ","Field <code>TWAI_CLK_EN</code> reader - ","Field <code>TWAI_CLK_EN</code> writer - ","Field <code>UART1_CLK_EN</code> reader - ","Field <code>UART1_CLK_EN</code> writer - ","Field <code>UART2_CLK_EN</code> reader - ","Field <code>UART2_CLK_EN</code> writer - ","Field <code>UART_CLK_EN</code> reader - ","Field <code>UART_CLK_EN</code> writer - ","Field <code>UART_MEM_CLK_EN</code> reader - ","Field <code>UART_MEM_CLK_EN</code> writer - ","Field <code>UHCI0_CLK_EN</code> reader - ","Field <code>UHCI0_CLK_EN</code> writer - ","Field <code>UHCI1_CLK_EN</code> reader - ","Field <code>UHCI1_CLK_EN</code> writer - ","Register <code>PERIP_CLK_EN</code> writer","Field <code>WDG_CLK_EN</code> reader - ","Field <code>WDG_CLK_EN</code> writer - ","Writes raw bits to the register.","","","Bit 14","Bit 14","Returns the argument unchanged.","Bit 7","Bit 7","Bit 18","Bit 18","Bit 4","Bit 4","Bit 21","Bit 21","Calls <code>U::from(self)</code>.","Bit 11","Bit 11","Bit 10","Bit 10","Bit 17","Bit 17","Bit 20","Bit 20","Bit 25","Bit 25","Bit 26","Bit 26","Bit 9","Bit 9","Bit 1","Bit 1","Bit 6","Bit 6","Bit 16","Bit 16","Bit 22","Bit 22","Bit 15","Bit 15","Bit 13","Bit 13","Bit 0","Bit 0","","","Bit 19","Bit 19","","Bit 5","Bit 5","Bit 23","Bit 23","Bit 2","Bit 2","Bit 24","Bit 24","Bit 8","Bit 8","Bit 12","Bit 12","Bit 3","Bit 3","Field <code>EFUSE_RST</code> reader - ","Field <code>EFUSE_RST</code> writer - ","Field <code>I2C0_EXT0_RST</code> reader - ","Field <code>I2C0_EXT0_RST</code> writer - ","Field <code>I2C_EXT1_RST</code> reader - ","Field <code>I2C_EXT1_RST</code> writer - ","Field <code>I2S0_RST</code> reader - ","Field <code>I2S0_RST</code> writer - ","Field <code>I2S1_RST</code> reader - ","Field <code>I2S1_RST</code> writer - ","Field <code>LEDC_RST</code> reader - ","Field <code>LEDC_RST</code> writer - ","Field <code>PCNT_RST</code> reader - ","Field <code>PCNT_RST</code> writer - ","You can <code>read</code> this register and get <code>perip_rst_en::R</code>.  You …","Field <code>PWM0_RST</code> reader - ","Field <code>PWM0_RST</code> writer - ","Field <code>PWM1_RST</code> reader - ","Field <code>PWM1_RST</code> writer - ","Field <code>PWM2_RST</code> reader - ","Field <code>PWM2_RST</code> writer - ","Field <code>PWM3_RST</code> reader - ","Field <code>PWM3_RST</code> writer - ","Register <code>PERIP_RST_EN</code> reader","Field <code>RMT_RST</code> reader - ","Field <code>RMT_RST</code> writer - ","Field <code>SPI01_RST</code> reader - ","Field <code>SPI01_RST</code> writer - ","Field <code>SPI2_RST</code> reader - ","Field <code>SPI2_RST</code> writer - ","Field <code>SPI3_RST</code> reader - ","Field <code>SPI3_RST</code> writer - ","Field <code>SPI_DMA_RST</code> reader - ","Field <code>SPI_DMA_RST</code> writer - ","Field <code>TIMERGROUP1_RST</code> reader - ","Field <code>TIMERGROUP1_RST</code> writer - ","Field <code>TIMERGROUP_RST</code> reader - ","Field <code>TIMERGROUP_RST</code> writer - ","Field <code>TIMERS_RST</code> reader - ","Field <code>TIMERS_RST</code> writer - ","Field <code>TWAI_RST</code> reader - ","Field <code>TWAI_RST</code> writer - ","Field <code>UART1_RST</code> reader - ","Field <code>UART1_RST</code> writer - ","Field <code>UART2_RST</code> reader - ","Field <code>UART2_RST</code> writer - ","Field <code>UART_MEM_RST</code> reader - ","Field <code>UART_MEM_RST</code> writer - ","Field <code>UART_RST</code> reader - ","Field <code>UART_RST</code> writer - ","Field <code>UHCI0_RST</code> reader - ","Field <code>UHCI0_RST</code> writer - ","Field <code>UHCI1_RST</code> reader - ","Field <code>UHCI1_RST</code> writer - ","Register <code>PERIP_RST_EN</code> writer","Field <code>WDG_RST</code> reader - ","Field <code>WDG_RST</code> writer - ","Writes raw bits to the register.","","","Bit 14","Bit 14","Returns the argument unchanged.","Bit 7","Bit 7","Bit 18","Bit 18","Bit 4","Bit 4","Bit 21","Bit 21","Calls <code>U::from(self)</code>.","Bit 11","Bit 11","Bit 10","Bit 10","Bit 17","Bit 17","Bit 20","Bit 20","Bit 25","Bit 25","Bit 26","Bit 26","Bit 9","Bit 9","Bit 1","Bit 1","Bit 6","Bit 6","Bit 16","Bit 16","Bit 22","Bit 22","Bit 15","Bit 15","Bit 13","Bit 13","Bit 0","Bit 0","","","Bit 19","Bit 19","","Bit 5","Bit 5","Bit 23","Bit 23","Bit 24","Bit 24","Bit 2","Bit 2","Bit 8","Bit 8","Bit 12","Bit 12","Bit 3","Bit 3","Field <code>PRO_BB_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_bb_int_map::R</code>.  You …","Field <code>PRO_BB_INT_MAP</code> writer - ","Register <code>PRO_BB_INT_MAP</code> reader","Register <code>PRO_BB_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","You can <code>read</code> this register and get <code>pro_boot_remap_ctrl::R</code>. …","Field <code>PRO_BOOT_REMAP</code> reader - ","Field <code>PRO_BOOT_REMAP</code> writer - ","Register <code>PRO_BOOT_REMAP_CTRL</code> reader","Register <code>PRO_BOOT_REMAP_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","","","","Field <code>PRO_BT_BB_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_bt_bb_int_map::R</code>.  …","Field <code>PRO_BT_BB_INT_MAP</code> writer - ","Register <code>PRO_BT_BB_INT_MAP</code> reader","Register <code>PRO_BT_BB_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_BT_BB_NMI_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_bt_bb_nmi_map::R</code>.  …","Field <code>PRO_BT_BB_NMI_MAP</code> writer - ","Register <code>PRO_BT_BB_NMI_MAP</code> reader","Register <code>PRO_BT_BB_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_BT_MAC_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_bt_mac_int_map::R</code>.  …","Field <code>PRO_BT_MAC_INT_MAP</code> writer - ","Register <code>PRO_BT_MAC_INT_MAP</code> reader","Register <code>PRO_BT_MAC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>AHB_SPI_REQ</code> reader - ","Field <code>PRO_AHB_SPI_REQ</code> reader - ","You can <code>read</code> this register and get <code>pro_cache_ctrl::R</code>.  You …","Field <code>PRO_CACHE_ENABLE</code> reader - ","Field <code>PRO_CACHE_ENABLE</code> writer - ","Field <code>PRO_CACHE_FLUSH_DONE</code> reader - ","Field <code>PRO_CACHE_FLUSH_ENA</code> reader - ","Field <code>PRO_CACHE_FLUSH_ENA</code> writer - ","Field <code>PRO_CACHE_LOCK_0_EN</code> reader - ","Field <code>PRO_CACHE_LOCK_0_EN</code> writer - ","Field <code>PRO_CACHE_LOCK_1_EN</code> reader - ","Field <code>PRO_CACHE_LOCK_1_EN</code> writer - ","Field <code>PRO_CACHE_LOCK_2_EN</code> reader - ","Field <code>PRO_CACHE_LOCK_2_EN</code> writer - ","Field <code>PRO_CACHE_LOCK_3_EN</code> reader - ","Field <code>PRO_CACHE_LOCK_3_EN</code> writer - ","Field <code>PRO_CACHE_MODE</code> reader - ","Field <code>PRO_CACHE_MODE</code> writer - ","Field <code>PRO_DRAM_HL</code> reader - ","Field <code>PRO_DRAM_HL</code> writer - ","Field <code>PRO_DRAM_SPLIT</code> reader - ","Field <code>PRO_DRAM_SPLIT</code> writer - ","Field <code>PRO_SINGLE_IRAM_ENA</code> reader - ","Field <code>PRO_SINGLE_IRAM_ENA</code> writer - ","Field <code>PRO_SLAVE_REQ</code> reader - ","Register <code>PRO_CACHE_CTRL</code> reader","Field <code>SLAVE_REQ</code> reader - ","Register <code>PRO_CACHE_CTRL</code> writer","Bit 14","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12","Bit 3","Bit 3","Bit 5","Bit 4","Bit 4","Bit 6","Bit 6","Bit 7","Bit 7","Bit 8","Bit 8","Bit 9","Bit 9","Bit 2","Bit 2","Bit 16","Bit 16","Bit 11","Bit 11","Bit 10","Bit 10","Bit 13","Bit 15","","","","You can <code>read</code> this register and get <code>pro_cache_ctrl1::R</code>.  …","Field <code>PRO_CACHE_MASK_DRAM1</code> reader - ","Field <code>PRO_CACHE_MASK_DRAM1</code> writer - ","Field <code>PRO_CACHE_MASK_DROM0</code> reader - ","Field <code>PRO_CACHE_MASK_DROM0</code> writer - ","Field <code>PRO_CACHE_MASK_IRAM0</code> reader - ","Field <code>PRO_CACHE_MASK_IRAM0</code> writer - ","Field <code>PRO_CACHE_MASK_IRAM1</code> reader - ","Field <code>PRO_CACHE_MASK_IRAM1</code> writer - ","Field <code>PRO_CACHE_MASK_IROM0</code> reader - ","Field <code>PRO_CACHE_MASK_IROM0</code> writer - ","Field <code>PRO_CACHE_MASK_OPSDRAM</code> reader - ","Field <code>PRO_CACHE_MASK_OPSDRAM</code> writer - ","Field <code>PRO_CACHE_MMU_IA_CLR</code> reader - ","Field <code>PRO_CACHE_MMU_IA_CLR</code> writer - ","Field <code>PRO_CMMU_FLASH_PAGE_MODE</code> reader - ","Field <code>PRO_CMMU_FLASH_PAGE_MODE</code> writer - ","Field <code>PRO_CMMU_FORCE_ON</code> reader - ","Field <code>PRO_CMMU_FORCE_ON</code> writer - ","Field <code>PRO_CMMU_PD</code> reader - ","Field <code>PRO_CMMU_PD</code> writer - ","Field <code>PRO_CMMU_SRAM_PAGE_MODE</code> reader - ","Field <code>PRO_CMMU_SRAM_PAGE_MODE</code> writer - ","Register <code>PRO_CACHE_CTRL1</code> reader","Register <code>PRO_CACHE_CTRL1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3","Bit 3","Bit 4","Bit 4","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 5","Bit 5","Bit 13","Bit 13","Bits 9:10","Bits 9:10","Bit 11","Bit 11","Bit 12","Bit 12","Bits 6:8","Bits 6:8","","","","Field <code>PRO_CACHE_IA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_cache_ia_int_map::R</code>…","Field <code>PRO_CACHE_IA_INT_MAP</code> writer - ","Register <code>PRO_CACHE_IA_INT_MAP</code> reader","Register <code>PRO_CACHE_IA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>MAX</code> reader - ","Field <code>MAX</code> writer - ","Field <code>MIN</code> reader - ","Field <code>MIN</code> writer - ","Field <code>PRE</code> reader - ","Field <code>PRE</code> writer - ","You can <code>read</code> this register and get <code>pro_cache_lock_0_addr::R</code>…","Register <code>PRO_CACHE_LOCK_0_ADDR</code> reader","Register <code>PRO_CACHE_LOCK_0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:21","Bits 18:21","Bits 14:17","Bits 14:17","Bits 0:13","Bits 0:13","","","","Field <code>MAX</code> reader - ","Field <code>MAX</code> writer - ","Field <code>MIN</code> reader - ","Field <code>MIN</code> writer - ","Field <code>PRE</code> reader - ","Field <code>PRE</code> writer - ","You can <code>read</code> this register and get <code>pro_cache_lock_1_addr::R</code>…","Register <code>PRO_CACHE_LOCK_1_ADDR</code> reader","Register <code>PRO_CACHE_LOCK_1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:21","Bits 18:21","Bits 14:17","Bits 14:17","Bits 0:13","Bits 0:13","","","","Field <code>MAX</code> reader - ","Field <code>MAX</code> writer - ","Field <code>MIN</code> reader - ","Field <code>MIN</code> writer - ","Field <code>PRE</code> reader - ","Field <code>PRE</code> writer - ","You can <code>read</code> this register and get <code>pro_cache_lock_2_addr::R</code>…","Register <code>PRO_CACHE_LOCK_2_ADDR</code> reader","Register <code>PRO_CACHE_LOCK_2_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:21","Bits 18:21","Bits 14:17","Bits 14:17","Bits 0:13","Bits 0:13","","","","Field <code>MAX</code> reader - ","Field <code>MAX</code> writer - ","Field <code>MIN</code> reader - ","Field <code>MIN</code> writer - ","Field <code>PRE</code> reader - ","Field <code>PRE</code> writer - ","You can <code>read</code> this register and get <code>pro_cache_lock_3_addr::R</code>…","Register <code>PRO_CACHE_LOCK_3_ADDR</code> reader","Register <code>PRO_CACHE_LOCK_3_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:21","Bits 18:21","Bits 14:17","Bits 14:17","Bits 0:13","Bits 0:13","","","","Field <code>PRO_CAN_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_can_int_map::R</code>.  …","Field <code>PRO_CAN_INT_MAP</code> writer - ","Register <code>PRO_CAN_INT_MAP</code> reader","Register <code>PRO_CAN_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_CPU_INTR_FROM_CPU_0_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_CPU_INTR_FROM_CPU_0_MAP</code> writer - ","Register <code>PRO_CPU_INTR_FROM_CPU_0_MAP</code> reader","Register <code>PRO_CPU_INTR_FROM_CPU_0_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_CPU_INTR_FROM_CPU_1_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_CPU_INTR_FROM_CPU_1_MAP</code> writer - ","Register <code>PRO_CPU_INTR_FROM_CPU_1_MAP</code> reader","Register <code>PRO_CPU_INTR_FROM_CPU_1_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_CPU_INTR_FROM_CPU_2_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_CPU_INTR_FROM_CPU_2_MAP</code> writer - ","Register <code>PRO_CPU_INTR_FROM_CPU_2_MAP</code> reader","Register <code>PRO_CPU_INTR_FROM_CPU_2_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_CPU_INTR_FROM_CPU_3_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_CPU_INTR_FROM_CPU_3_MAP</code> writer - ","Register <code>PRO_CPU_INTR_FROM_CPU_3_MAP</code> reader","Register <code>PRO_CPU_INTR_FROM_CPU_3_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_CPU_PDEBUG_ENABLE</code> reader - ","Field <code>PRO_CPU_PDEBUG_ENABLE</code> writer - ","You can <code>read</code> this register and get <code>pro_cpu_record_ctrl::R</code>. …","Field <code>PRO_CPU_RECORD_DISABLE</code> reader - ","Field <code>PRO_CPU_RECORD_DISABLE</code> writer - ","Field <code>PRO_CPU_RECORD_ENABLE</code> reader - ","Field <code>PRO_CPU_RECORD_ENABLE</code> writer - ","Register <code>PRO_CPU_RECORD_CTRL</code> reader","Register <code>PRO_CPU_RECORD_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8","Bit 8","Bit 4","Bit 4","Bit 0","Bit 0","","","","You can <code>read</code> this register and get …","Register <code>PRO_CPU_RECORD_PDEBUGDATA</code> reader","Field <code>RECORD_PDEBUGDATA_DEP_HALT</code> reader - ","Field <code>RECORD_PDEBUGDATA_DEP_HALT</code> writer - ","Field <code>RECORD_PDEBUGDATA_DEP_LSU</code> reader - ","Field <code>RECORD_PDEBUGDATA_DEP_LSU</code> writer - ","Field <code>RECORD_PDEBUGDATA_DEP_MEMW</code> reader - ","Field <code>RECORD_PDEBUGDATA_DEP_MEMW</code> writer - ","Field <code>RECORD_PDEBUGDATA_DEP_OTHER</code> reader - ","Field <code>RECORD_PDEBUGDATA_DEP_OTHER</code> writer - ","Field <code>RECORD_PDEBUGDATA_DEP</code> reader - ","Field <code>RECORD_PDEBUGDATA_DEP_STR</code> reader - ","Field <code>RECORD_PDEBUGDATA_DEP_STR</code> writer - ","Field <code>RECORD_PDEBUGDATA_DEP</code> writer - ","Field <code>RECORD_PDEBUGDATA_EXCCAUSE</code> reader - ","Field <code>RECORD_PDEBUGDATA_EXCCAUSE</code> writer - ","Field <code>RECORD_PDEBUGDATA_EXCVEC</code> reader - ","Field <code>RECORD_PDEBUGDATA_EXCVEC</code> writer - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_ER</code> reader - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_ER</code> writer - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_RER</code> reader - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_RER</code> writer - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_RSR</code> reader - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_RSR</code> writer - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_SR</code> reader - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_SR</code> writer - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_WER</code> reader - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_WER</code> writer - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_WSR</code> reader - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_WSR</code> writer - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_XSR</code> reader - ","Field <code>RECORD_PDEBUGDATA_INSNTYPE_XSR</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_BANKCONFL</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_BANKCONFL</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_BPIFETCH</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_BPIFETCH</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_BPLOAD</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_BPLOAD</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_BUFFCONFL</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_BUFFCONFL</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_BUFF</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_BUFF</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_DCM</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_DCM</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_ICM</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_ICM</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_IPIF</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_IPIF</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_IRAMBUSY</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_IRAMBUSY</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_ITERDIV</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_ITERDIV</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_ITERMUL</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_ITERMUL</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_L32R</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_L32R</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_LSPROC</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_LSPROC</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_LSU</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_LSU</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_RUN</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_RUN</code> writer - ","Field <code>RECORD_PDEBUGDATA_STALL_TIE</code> reader - ","Field <code>RECORD_PDEBUGDATA_STALL_TIE</code> writer - ","Field <code>RECORD_PRO_PDEBUGDATA</code> reader - ","Register <code>PRO_CPU_RECORD_PDEBUGDATA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12","Bit 12","Bit 17","Bit 17","Bit 8","Bit 8","Bit 16","Bit 16","Bit 0","Bit 0","Bit 11","Bit 11","Bits 16:21","Bits 16:21","Bits 0:4","Bits 0:4","Bits 2:13","Bits 2:13","Bit 0","Bit 0","Bit 8","Bit 8","Bits 0:7","Bits 0:7","Bit 1","Bit 1","Bit 9","Bit 9","Bit 10","Bit 10","Bit 16","Bit 16","Bit 12","Bit 12","Bit 15","Bit 15","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 6","Bit 6","Bit 8","Bit 8","Bit 7","Bit 7","Bit 19","Bit 19","Bit 18","Bit 18","Bit 13","Bit 13","Bit 14","Bit 14","Bit 4","Bit 4","Bit 10","Bit 10","Bit 9","Bit 9","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>PRO_CPU_RECORD_PDEBUGINST</code> reader","Field <code>RECORD_PDEBUGINST_CINTL</code> reader - ","Field <code>RECORD_PDEBUGINST_CINTL</code> writer - ","Field <code>RECORD_PDEBUGINST_ISRC</code> reader - ","Field <code>RECORD_PDEBUGINST_ISRC</code> writer - ","Field <code>RECORD_PDEBUGINST_LOOP</code> reader - ","Field <code>RECORD_PDEBUGINST_LOOP_REP</code> reader - ","Field <code>RECORD_PDEBUGINST_LOOP_REP</code> writer - ","Field <code>RECORD_PDEBUGINST_LOOP</code> writer - ","Field <code>RECORD_PDEBUGINST_SZ</code> reader - ","Field <code>RECORD_PDEBUGINST_SZ</code> writer - ","Field <code>RECORD_PRO_PDEBUGINST</code> reader - ","Register <code>PRO_CPU_RECORD_PDEBUGINST</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:27","Bits 24:27","Bits 12:14","Bits 12:14","Bit 21","Bit 21","Bit 20","Bit 20","Bits 0:7","Bits 0:7","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>PRO_CPU_RECORD_PDEBUGLS0ADDR</code> reader","Field <code>RECORD_PRO_PDEBUGLS0ADDR</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>PRO_CPU_RECORD_PDEBUGLS0DATA</code> reader","Field <code>RECORD_PRO_PDEBUGLS0DATA</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>PRO_CPU_RECORD_PDEBUGLS0STAT</code> reader","Field <code>RECORD_PDEBUGLS0STAT_COH</code> reader - ","Field <code>RECORD_PDEBUGLS0STAT_COH</code> writer - ","Field <code>RECORD_PDEBUGLS0STAT_DCH</code> reader - ","Field <code>RECORD_PDEBUGLS0STAT_DCH</code> writer - ","Field <code>RECORD_PDEBUGLS0STAT_DCM</code> reader - ","Field <code>RECORD_PDEBUGLS0STAT_DCM</code> writer - ","Field <code>RECORD_PDEBUGLS0STAT_DTLBM</code> reader - ","Field <code>RECORD_PDEBUGLS0STAT_DTLBM</code> writer - ","Field <code>RECORD_PDEBUGLS0STAT_STCOH</code> reader - ","Field <code>RECORD_PDEBUGLS0STAT_STCOH</code> writer - ","Field <code>RECORD_PDEBUGLS0STAT_SZ</code> reader - ","Field <code>RECORD_PDEBUGLS0STAT_SZ</code> writer - ","Field <code>RECORD_PDEBUGLS0STAT_TGT</code> reader - ","Field <code>RECORD_PDEBUGLS0STAT_TGT</code> writer - ","Field <code>RECORD_PDEBUGLS0STAT_TYPE</code> reader - ","Field <code>RECORD_PDEBUGLS0STAT_TYPE</code> writer - ","Field <code>RECORD_PDEBUGLS0STAT_UC</code> reader - ","Field <code>RECORD_PDEBUGLS0STAT_UC</code> writer - ","Field <code>RECORD_PDEBUGLS0STAT_WB</code> reader - ","Field <code>RECORD_PDEBUGLS0STAT_WB</code> writer - ","Field <code>RECORD_PRO_PDEBUGLS0STAT</code> reader - ","Register <code>PRO_CPU_RECORD_PDEBUGLS0STAT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16","Bit 16","Bit 10","Bit 10","Bit 9","Bit 9","Bit 8","Bit 8","Bits 17:18","Bits 17:18","Bits 4:7","Bits 4:7","Bits 20:23","Bits 20:23","Bits 0:3","Bits 0:3","Bit 12","Bit 12","Bit 13","Bit 13","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>PRO_CPU_RECORD_PDEBUGPC</code> reader","Field <code>RECORD_PRO_PDEBUGPC</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get …","Register <code>PRO_CPU_RECORD_PDEBUGSTATUS</code> reader","Field <code>RECORD_PDEBUGSTATUS_BBCAUSE</code> reader - ","Field <code>RECORD_PDEBUGSTATUS_BBCAUSE</code> writer - ","Field <code>RECORD_PDEBUGSTATUS_INSNTYPE</code> reader - ","Field <code>RECORD_PDEBUGSTATUS_INSNTYPE</code> writer - ","Field <code>RECORD_PRO_PDEBUGSTATUS</code> reader - ","Register <code>PRO_CPU_RECORD_PDEBUGSTATUS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","Bits 0:5","Bits 0:5","Bits 0:7","","","","You can <code>read</code> this register and get <code>pro_cpu_record_pid::R</code>.  …","Register <code>PRO_CPU_RECORD_PID</code> reader","Field <code>RECORD_PRO_PID</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2","","","","Field <code>PRO_CPU_RECORDING</code> reader - ","You can <code>read</code> this register and get <code>pro_cpu_record_status::R</code>…","Register <code>PRO_CPU_RECORD_STATUS</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","","","","Field <code>PRO_CACHE_IA</code> reader - ","Field <code>PRO_CACHE_MMU_IA</code> reader - ","Field <code>PRO_CACHE_STATE</code> reader - ","You can <code>read</code> this register and get <code>pro_dcache_dbug0::R</code>.  …","Field <code>PRO_RX_END</code> reader - ","Field <code>PRO_SLAVE_WDATA</code> reader - ","Field <code>PRO_SLAVE_WDATA_V</code> reader - ","Field <code>PRO_SLAVE_WDATA</code> writer - ","Field <code>PRO_SLAVE_WR</code> reader - ","Field <code>PRO_TX_END</code> reader - ","Field <code>PRO_WR_BAK_TO_READ</code> reader - ","Register <code>PRO_DCACHE_DBUG0</code> reader","Register <code>PRO_DCACHE_DBUG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 1:6","Bit 0","Bits 7:18","Bit 23","Bit 0","Bit 0","Bit 22","Bit 21","Bit 20","Bit 19","","","","Field <code>PRO_CTAG_RAM_RDATA</code> reader - ","You can <code>read</code> this register and get <code>pro_dcache_dbug1::R</code>.  …","Register <code>PRO_DCACHE_DBUG1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>PRO_CACHE_VADDR</code> reader - ","You can <code>read</code> this register and get <code>pro_dcache_dbug2::R</code>.  …","Register <code>PRO_DCACHE_DBUG2</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:26","","","","Field <code>PRO_CACHE_IRAM0_PID_ERROR</code> reader - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_DRAM1</code> reader - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_DRAM1</code> writer - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_DROM0</code> reader - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_DROM0</code> writer - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_IRAM0</code> reader - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_IRAM0</code> writer - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_IRAM1</code> reader - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_IRAM1</code> writer - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_IROM0</code> reader - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_IROM0</code> writer - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_OPPOSITE</code> reader - ","Field <code>PRO_CPU_DISABLED_CACHE_IA_OPPOSITE</code> writer - ","Field <code>PRO_CPU_DISABLED_CACHE_IA</code> reader - ","You can <code>read</code> this register and get <code>pro_dcache_dbug3::R</code>.  …","Field <code>PRO_MMU_RDATA</code> reader - ","Register <code>PRO_DCACHE_DBUG3</code> reader","Register <code>PRO_DCACHE_DBUG3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 15","Bits 9:14","Bit 10","Bit 10","Bit 14","Bit 14","Bit 13","Bit 13","Bit 12","Bit 12","Bit 11","Bit 11","Bit 9","Bit 9","Bits 0:8","","","","You can <code>read</code> this register and get <code>pro_dcache_dbug4::R</code>.  …","Field <code>PRO_DRAM1ADDR0_IA</code> reader - ","Register <code>PRO_DCACHE_DBUG4</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","","","","You can <code>read</code> this register and get <code>pro_dcache_dbug5::R</code>.  …","Field <code>PRO_DROM0ADDR0_IA</code> reader - ","Register <code>PRO_DCACHE_DBUG5</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","","","","You can <code>read</code> this register and get <code>pro_dcache_dbug6::R</code>.  …","Field <code>PRO_IRAM0ADDR_IA</code> reader - ","Register <code>PRO_DCACHE_DBUG6</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","","","","You can <code>read</code> this register and get <code>pro_dcache_dbug7::R</code>.  …","Field <code>PRO_IRAM1ADDR_IA</code> reader - ","Register <code>PRO_DCACHE_DBUG7</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","","","","You can <code>read</code> this register and get <code>pro_dcache_dbug8::R</code>.  …","Field <code>PRO_IROM0ADDR_IA</code> reader - ","Register <code>PRO_DCACHE_DBUG8</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","","","","You can <code>read</code> this register and get <code>pro_dcache_dbug9::R</code>.  …","Field <code>PRO_OPSDRAMADDR_IA</code> reader - ","Register <code>PRO_DCACHE_DBUG9</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","","","","Field <code>PRODPORT_APB_MASK0</code> reader - ","Field <code>PRODPORT_APB_MASK0</code> writer - ","You can <code>read</code> this register and get <code>pro_dport_apb_mask0::R</code>. …","Register <code>PRO_DPORT_APB_MASK0</code> reader","Register <code>PRO_DPORT_APB_MASK0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Field <code>PRODPORT_APB_MASK1</code> reader - ","Field <code>PRODPORT_APB_MASK1</code> writer - ","You can <code>read</code> this register and get <code>pro_dport_apb_mask1::R</code>. …","Register <code>PRO_DPORT_APB_MASK1</code> reader","Register <code>PRO_DPORT_APB_MASK1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Field <code>PRO_EFUSE_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_efuse_int_map::R</code>.  …","Field <code>PRO_EFUSE_INT_MAP</code> writer - ","Register <code>PRO_EFUSE_INT_MAP</code> reader","Register <code>PRO_EFUSE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_EMAC_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_emac_int_map::R</code>.  …","Field <code>PRO_EMAC_INT_MAP</code> writer - ","Register <code>PRO_EMAC_INT_MAP</code> reader","Register <code>PRO_EMAC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","You can <code>read</code> this register and get …","Field <code>PRO_GPIO_INTERRUPT_PRO_MAP</code> reader - ","Field <code>PRO_GPIO_INTERRUPT_PRO_MAP</code> writer - ","Register <code>PRO_GPIO_INTERRUPT_MAP</code> reader","Register <code>PRO_GPIO_INTERRUPT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","You can <code>read</code> this register and get …","Field <code>PRO_GPIO_INTERRUPT_PRO_NMI_MAP</code> reader - ","Field <code>PRO_GPIO_INTERRUPT_PRO_NMI_MAP</code> writer - ","Register <code>PRO_GPIO_INTERRUPT_NMI_MAP</code> reader","Register <code>PRO_GPIO_INTERRUPT_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_I2C_EXT0_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_i2c_ext0_intr_map::R</code>…","Field <code>PRO_I2C_EXT0_INTR_MAP</code> writer - ","Register <code>PRO_I2C_EXT0_INTR_MAP</code> reader","Register <code>PRO_I2C_EXT0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_I2C_EXT1_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_i2c_ext1_intr_map::R</code>…","Field <code>PRO_I2C_EXT1_INTR_MAP</code> writer - ","Register <code>PRO_I2C_EXT1_INTR_MAP</code> reader","Register <code>PRO_I2C_EXT1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_I2S0_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_i2s0_int_map::R</code>.  …","Field <code>PRO_I2S0_INT_MAP</code> writer - ","Register <code>PRO_I2S0_INT_MAP</code> reader","Register <code>PRO_I2S0_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_I2S1_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_i2s1_int_map::R</code>.  …","Field <code>PRO_I2S1_INT_MAP</code> writer - ","Register <code>PRO_I2S1_INT_MAP</code> reader","Register <code>PRO_I2S1_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_INTR_STATUS_0</code> reader - ","You can <code>read</code> this register and get <code>pro_intr_status_0::R</code>.  …","Register <code>PRO_INTR_STATUS_0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>PRO_INTR_STATUS_1</code> reader - ","You can <code>read</code> this register and get <code>pro_intr_status_1::R</code>.  …","Register <code>PRO_INTR_STATUS_1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>PRO_INTR_STATUS_2</code> reader - ","You can <code>read</code> this register and get <code>pro_intr_status_2::R</code>.  …","Register <code>PRO_INTR_STATUS_2</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>pro_intrusion_ctrl::R</code>.  …","Field <code>PRO_INTRUSION_RECORD_RESET_N</code> reader - ","Field <code>PRO_INTRUSION_RECORD_RESET_N</code> writer - ","Register <code>PRO_INTRUSION_CTRL</code> reader","Register <code>PRO_INTRUSION_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","","","","Field <code>PRO_INTRUSION_RECORD</code> reader - ","You can <code>read</code> this register and get <code>pro_intrusion_status::R</code>…","Register <code>PRO_INTRUSION_STATUS</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3","","","","Field <code>PRO_LEDC_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_ledc_int_map::R</code>.  …","Field <code>PRO_LEDC_INT_MAP</code> writer - ","Register <code>PRO_LEDC_INT_MAP</code> reader","Register <code>PRO_LEDC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_MAC_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_mac_intr_map::R</code>.  …","Field <code>PRO_MAC_INTR_MAP</code> writer - ","Register <code>PRO_MAC_INTR_MAP</code> reader","Register <code>PRO_MAC_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_MAC_NMI_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_mac_nmi_map::R</code>.  …","Field <code>PRO_MAC_NMI_MAP</code> writer - ","Register <code>PRO_MAC_NMI_MAP</code> reader","Register <code>PRO_MAC_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_MMU_IA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_mmu_ia_int_map::R</code>.  …","Field <code>PRO_MMU_IA_INT_MAP</code> writer - ","Register <code>PRO_MMU_IA_INT_MAP</code> reader","Register <code>PRO_MMU_IA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_MPU_IA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_mpu_ia_int_map::R</code>.  …","Field <code>PRO_MPU_IA_INT_MAP</code> writer - ","Register <code>PRO_MPU_IA_INT_MAP</code> reader","Register <code>PRO_MPU_IA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_PCNT_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_pcnt_intr_map::R</code>.  …","Field <code>PRO_PCNT_INTR_MAP</code> writer - ","Register <code>PRO_PCNT_INTR_MAP</code> reader","Register <code>PRO_PCNT_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_PWM0_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_pwm0_intr_map::R</code>.  …","Field <code>PRO_PWM0_INTR_MAP</code> writer - ","Register <code>PRO_PWM0_INTR_MAP</code> reader","Register <code>PRO_PWM0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_PWM1_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_pwm1_intr_map::R</code>.  …","Field <code>PRO_PWM1_INTR_MAP</code> writer - ","Register <code>PRO_PWM1_INTR_MAP</code> reader","Register <code>PRO_PWM1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_PWM2_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_pwm2_intr_map::R</code>.  …","Field <code>PRO_PWM2_INTR_MAP</code> writer - ","Register <code>PRO_PWM2_INTR_MAP</code> reader","Register <code>PRO_PWM2_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_PWM3_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_pwm3_intr_map::R</code>.  …","Field <code>PRO_PWM3_INTR_MAP</code> writer - ","Register <code>PRO_PWM3_INTR_MAP</code> reader","Register <code>PRO_PWM3_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_RMT_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_rmt_intr_map::R</code>.  …","Field <code>PRO_RMT_INTR_MAP</code> writer - ","Register <code>PRO_RMT_INTR_MAP</code> reader","Register <code>PRO_RMT_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_RSA_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_rsa_intr_map::R</code>.  …","Field <code>PRO_RSA_INTR_MAP</code> writer - ","Register <code>PRO_RSA_INTR_MAP</code> reader","Register <code>PRO_RSA_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_RTC_CORE_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_rtc_core_intr_map::R</code>…","Field <code>PRO_RTC_CORE_INTR_MAP</code> writer - ","Register <code>PRO_RTC_CORE_INTR_MAP</code> reader","Register <code>PRO_RTC_CORE_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_RWBLE_IRQ_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_rwble_irq_map::R</code>.  …","Field <code>PRO_RWBLE_IRQ_MAP</code> writer - ","Register <code>PRO_RWBLE_IRQ_MAP</code> reader","Register <code>PRO_RWBLE_IRQ_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_RWBLE_NMI_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_rwble_nmi_map::R</code>.  …","Field <code>PRO_RWBLE_NMI_MAP</code> writer - ","Register <code>PRO_RWBLE_NMI_MAP</code> reader","Register <code>PRO_RWBLE_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_RWBT_IRQ_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_rwbt_irq_map::R</code>.  …","Field <code>PRO_RWBT_IRQ_MAP</code> writer - ","Register <code>PRO_RWBT_IRQ_MAP</code> reader","Register <code>PRO_RWBT_IRQ_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_RWBT_NMI_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_rwbt_nmi_map::R</code>.  …","Field <code>PRO_RWBT_NMI_MAP</code> writer - ","Register <code>PRO_RWBT_NMI_MAP</code> reader","Register <code>PRO_RWBT_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_SDIO_HOST_INTERRUPT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_SDIO_HOST_INTERRUPT_MAP</code> writer - ","Register <code>PRO_SDIO_HOST_INTERRUPT_MAP</code> reader","Register <code>PRO_SDIO_HOST_INTERRUPT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_SLC0_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_slc0_intr_map::R</code>.  …","Field <code>PRO_SLC0_INTR_MAP</code> writer - ","Register <code>PRO_SLC0_INTR_MAP</code> reader","Register <code>PRO_SLC0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_SLC1_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_slc1_intr_map::R</code>.  …","Field <code>PRO_SLC1_INTR_MAP</code> writer - ","Register <code>PRO_SLC1_INTR_MAP</code> reader","Register <code>PRO_SLC1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_SPI1_DMA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_spi1_dma_int_map::R</code>…","Field <code>PRO_SPI1_DMA_INT_MAP</code> writer - ","Register <code>PRO_SPI1_DMA_INT_MAP</code> reader","Register <code>PRO_SPI1_DMA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_SPI2_DMA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_spi2_dma_int_map::R</code>…","Field <code>PRO_SPI2_DMA_INT_MAP</code> writer - ","Register <code>PRO_SPI2_DMA_INT_MAP</code> reader","Register <code>PRO_SPI2_DMA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_SPI3_DMA_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_spi3_dma_int_map::R</code>…","Field <code>PRO_SPI3_DMA_INT_MAP</code> writer - ","Register <code>PRO_SPI3_DMA_INT_MAP</code> reader","Register <code>PRO_SPI3_DMA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_SPI_INTR_0_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_spi_intr_0_map::R</code>.  …","Field <code>PRO_SPI_INTR_0_MAP</code> writer - ","Register <code>PRO_SPI_INTR_0_MAP</code> reader","Register <code>PRO_SPI_INTR_0_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_SPI_INTR_1_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_spi_intr_1_map::R</code>.  …","Field <code>PRO_SPI_INTR_1_MAP</code> writer - ","Register <code>PRO_SPI_INTR_1_MAP</code> reader","Register <code>PRO_SPI_INTR_1_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_SPI_INTR_2_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_spi_intr_2_map::R</code>.  …","Field <code>PRO_SPI_INTR_2_MAP</code> writer - ","Register <code>PRO_SPI_INTR_2_MAP</code> reader","Register <code>PRO_SPI_INTR_2_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_SPI_INTR_3_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_spi_intr_3_map::R</code>.  …","Field <code>PRO_SPI_INTR_3_MAP</code> writer - ","Register <code>PRO_SPI_INTR_3_MAP</code> reader","Register <code>PRO_SPI_INTR_3_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG1_LACT_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG1_LACT_EDGE_INT_MAP</code> writer - ","Register <code>PRO_TG1_LACT_EDGE_INT_MAP</code> reader","Register <code>PRO_TG1_LACT_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG1_LACT_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG1_LACT_LEVEL_INT_MAP</code> writer - ","Register <code>PRO_TG1_LACT_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG1_LACT_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG1_T0_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG1_T0_EDGE_INT_MAP</code> writer - ","Register <code>PRO_TG1_T0_EDGE_INT_MAP</code> reader","Register <code>PRO_TG1_T0_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG1_T0_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG1_T0_LEVEL_INT_MAP</code> writer - ","Register <code>PRO_TG1_T0_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG1_T0_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG1_T1_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG1_T1_EDGE_INT_MAP</code> writer - ","Register <code>PRO_TG1_T1_EDGE_INT_MAP</code> reader","Register <code>PRO_TG1_T1_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG1_T1_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG1_T1_LEVEL_INT_MAP</code> writer - ","Register <code>PRO_TG1_T1_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG1_T1_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG1_WDT_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG1_WDT_EDGE_INT_MAP</code> writer - ","Register <code>PRO_TG1_WDT_EDGE_INT_MAP</code> reader","Register <code>PRO_TG1_WDT_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG1_WDT_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG1_WDT_LEVEL_INT_MAP</code> writer - ","Register <code>PRO_TG1_WDT_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG1_WDT_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG_LACT_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG_LACT_EDGE_INT_MAP</code> writer - ","Register <code>PRO_TG_LACT_EDGE_INT_MAP</code> reader","Register <code>PRO_TG_LACT_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG_LACT_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG_LACT_LEVEL_INT_MAP</code> writer - ","Register <code>PRO_TG_LACT_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG_LACT_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG_T0_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG_T0_EDGE_INT_MAP</code> writer - ","Register <code>PRO_TG_T0_EDGE_INT_MAP</code> reader","Register <code>PRO_TG_T0_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG_T0_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG_T0_LEVEL_INT_MAP</code> writer - ","Register <code>PRO_TG_T0_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG_T0_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG_T1_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG_T1_EDGE_INT_MAP</code> writer - ","Register <code>PRO_TG_T1_EDGE_INT_MAP</code> reader","Register <code>PRO_TG_T1_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG_T1_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG_T1_LEVEL_INT_MAP</code> writer - ","Register <code>PRO_TG_T1_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG_T1_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG_WDT_EDGE_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG_WDT_EDGE_INT_MAP</code> writer - ","Register <code>PRO_TG_WDT_EDGE_INT_MAP</code> reader","Register <code>PRO_TG_WDT_EDGE_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TG_WDT_LEVEL_INT_MAP</code> reader - ","You can <code>read</code> this register and get …","Field <code>PRO_TG_WDT_LEVEL_INT_MAP</code> writer - ","Register <code>PRO_TG_WDT_LEVEL_INT_MAP</code> reader","Register <code>PRO_TG_WDT_LEVEL_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TIMER_INT1_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_timer_int1_map::R</code>.  …","Field <code>PRO_TIMER_INT1_MAP</code> writer - ","Register <code>PRO_TIMER_INT1_MAP</code> reader","Register <code>PRO_TIMER_INT1_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TIMER_INT2_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_timer_int2_map::R</code>.  …","Field <code>PRO_TIMER_INT2_MAP</code> writer - ","Register <code>PRO_TIMER_INT2_MAP</code> reader","Register <code>PRO_TIMER_INT2_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_TRACEMEM_ENA</code> reader - ","You can <code>read</code> this register and get <code>pro_tracemem_ena::R</code>.  …","Field <code>PRO_TRACEMEM_ENA</code> writer - ","Register <code>PRO_TRACEMEM_ENA</code> reader","Register <code>PRO_TRACEMEM_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","","","","Field <code>PRO_UART1_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_uart1_intr_map::R</code>.  …","Field <code>PRO_UART1_INTR_MAP</code> writer - ","Register <code>PRO_UART1_INTR_MAP</code> reader","Register <code>PRO_UART1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_UART2_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_uart2_intr_map::R</code>.  …","Field <code>PRO_UART2_INTR_MAP</code> writer - ","Register <code>PRO_UART2_INTR_MAP</code> reader","Register <code>PRO_UART2_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_UART_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_uart_intr_map::R</code>.  …","Field <code>PRO_UART_INTR_MAP</code> writer - ","Register <code>PRO_UART_INTR_MAP</code> reader","Register <code>PRO_UART_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_UHCI0_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_uhci0_intr_map::R</code>.  …","Field <code>PRO_UHCI0_INTR_MAP</code> writer - ","Register <code>PRO_UHCI0_INTR_MAP</code> reader","Register <code>PRO_UHCI0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_UHCI1_INTR_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_uhci1_intr_map::R</code>.  …","Field <code>PRO_UHCI1_INTR_MAP</code> writer - ","Register <code>PRO_UHCI1_INTR_MAP</code> reader","Register <code>PRO_UHCI1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>PRO_OUT_VECBASE_SEL</code> reader - ","Field <code>PRO_OUT_VECBASE_SEL</code> writer - ","You can <code>read</code> this register and get <code>pro_vecbase_ctrl::R</code>.  …","Register <code>PRO_VECBASE_CTRL</code> reader","Register <code>PRO_VECBASE_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Field <code>PRO_OUT_VECBASE</code> reader - ","Field <code>PRO_OUT_VECBASE</code> writer - ","You can <code>read</code> this register and get <code>pro_vecbase_set::R</code>.  …","Register <code>PRO_VECBASE_SET</code> reader","Register <code>PRO_VECBASE_SET</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21","Bits 0:21","","","","Field <code>PRO_WDG_INT_MAP</code> reader - ","You can <code>read</code> this register and get <code>pro_wdg_int_map::R</code>.  …","Field <code>PRO_WDG_INT_MAP</code> writer - ","Register <code>PRO_WDG_INT_MAP</code> reader","Register <code>PRO_WDG_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4","Bits 0:4","","","","Field <code>APP_ROM_FO</code> reader - ","Field <code>APP_ROM_FO</code> writer - ","Field <code>PRO_ROM_FO</code> reader - ","Field <code>PRO_ROM_FO</code> writer - ","Register <code>ROM_FO_CTRL</code> reader","You can <code>read</code> this register and get <code>rom_fo_ctrl::R</code>.  You …","Field <code>SHARE_ROM_FO</code> reader - ","Field <code>SHARE_ROM_FO</code> writer - ","Register <code>ROM_FO_CTRL</code> writer","Bit 1","Bit 1","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","Bits 2:7","Bits 2:7","","","","Field <code>APP_ROM_MPU_ENA</code> reader - ","Field <code>APP_ROM_MPU_ENA</code> writer - ","Field <code>PRO_ROM_MPU_ENA</code> reader - ","Field <code>PRO_ROM_MPU_ENA</code> writer - ","Register <code>ROM_MPU_ENA</code> reader","You can <code>read</code> this register and get <code>rom_mpu_ena::R</code>.  You …","Field <code>SHARE_ROM_MPU_ENA</code> reader - ","Field <code>SHARE_ROM_MPU_ENA</code> writer - ","Register <code>ROM_MPU_ENA</code> writer","Bit 2","Bit 2","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 1","Bit 0","Bit 0","","","","Register <code>ROM_MPU_TABLE0</code> reader","Field <code>ROM_MPU_TABLE0</code> reader - ","You can <code>read</code> this register and get <code>rom_mpu_table0::R</code>.  You …","Field <code>ROM_MPU_TABLE0</code> writer - ","Register <code>ROM_MPU_TABLE0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>ROM_MPU_TABLE1</code> reader","Field <code>ROM_MPU_TABLE1</code> reader - ","You can <code>read</code> this register and get <code>rom_mpu_table1::R</code>.  You …","Field <code>ROM_MPU_TABLE1</code> writer - ","Register <code>ROM_MPU_TABLE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>ROM_MPU_TABLE2</code> reader","Field <code>ROM_MPU_TABLE2</code> reader - ","You can <code>read</code> this register and get <code>rom_mpu_table2::R</code>.  You …","Field <code>ROM_MPU_TABLE2</code> writer - ","Register <code>ROM_MPU_TABLE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>ROM_MPU_TABLE3</code> reader","Field <code>ROM_MPU_TABLE3</code> reader - ","You can <code>read</code> this register and get <code>rom_mpu_table3::R</code>.  You …","Field <code>ROM_MPU_TABLE3</code> writer - ","Register <code>ROM_MPU_TABLE3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Field <code>APP_ROM_PD</code> reader - ","Field <code>APP_ROM_PD</code> writer - ","Field <code>PRO_ROM_PD</code> reader - ","Field <code>PRO_ROM_PD</code> writer - ","Register <code>ROM_PD_CTRL</code> reader","You can <code>read</code> this register and get <code>rom_pd_ctrl::R</code>.  You …","Field <code>SHARE_ROM_PD</code> reader - ","Field <code>SHARE_ROM_PD</code> writer - ","Register <code>ROM_PD_CTRL</code> writer","Bit 1","Bit 1","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","Bits 2:7","Bits 2:7","","","","Register <code>RSA_PD_CTRL</code> reader","You can <code>read</code> this register and get <code>rsa_pd_ctrl::R</code>.  You …","Field <code>RSA_PD</code> reader - ","Field <code>RSA_PD</code> writer - ","Register <code>RSA_PD_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","","","","Register <code>SECURE_BOOT_CTRL</code> reader","You can <code>read</code> this register and get <code>secure_boot_ctrl::R</code>.  …","Field <code>SW_BOOTLOADER_SEL</code> reader - ","Field <code>SW_BOOTLOADER_SEL</code> writer - ","Register <code>SECURE_BOOT_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","","","","Register <code>SHROM_MPU_TABLE0</code> reader","Field <code>SHROM_MPU_TABLE0</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table0::R</code>.  …","Field <code>SHROM_MPU_TABLE0</code> writer - ","Register <code>SHROM_MPU_TABLE0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE1</code> reader","Field <code>SHROM_MPU_TABLE1</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table1::R</code>.  …","Field <code>SHROM_MPU_TABLE1</code> writer - ","Register <code>SHROM_MPU_TABLE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE10</code> reader","Field <code>SHROM_MPU_TABLE10</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table10::R</code>.  …","Field <code>SHROM_MPU_TABLE10</code> writer - ","Register <code>SHROM_MPU_TABLE10</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE11</code> reader","Field <code>SHROM_MPU_TABLE11</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table11::R</code>.  …","Field <code>SHROM_MPU_TABLE11</code> writer - ","Register <code>SHROM_MPU_TABLE11</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE12</code> reader","Field <code>SHROM_MPU_TABLE12</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table12::R</code>.  …","Field <code>SHROM_MPU_TABLE12</code> writer - ","Register <code>SHROM_MPU_TABLE12</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE13</code> reader","Field <code>SHROM_MPU_TABLE13</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table13::R</code>.  …","Field <code>SHROM_MPU_TABLE13</code> writer - ","Register <code>SHROM_MPU_TABLE13</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE14</code> reader","Field <code>SHROM_MPU_TABLE14</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table14::R</code>.  …","Field <code>SHROM_MPU_TABLE14</code> writer - ","Register <code>SHROM_MPU_TABLE14</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE15</code> reader","Field <code>SHROM_MPU_TABLE15</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table15::R</code>.  …","Field <code>SHROM_MPU_TABLE15</code> writer - ","Register <code>SHROM_MPU_TABLE15</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE16</code> reader","Field <code>SHROM_MPU_TABLE16</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table16::R</code>.  …","Field <code>SHROM_MPU_TABLE16</code> writer - ","Register <code>SHROM_MPU_TABLE16</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE17</code> reader","Field <code>SHROM_MPU_TABLE17</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table17::R</code>.  …","Field <code>SHROM_MPU_TABLE17</code> writer - ","Register <code>SHROM_MPU_TABLE17</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE18</code> reader","Field <code>SHROM_MPU_TABLE18</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table18::R</code>.  …","Field <code>SHROM_MPU_TABLE18</code> writer - ","Register <code>SHROM_MPU_TABLE18</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE19</code> reader","Field <code>SHROM_MPU_TABLE19</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table19::R</code>.  …","Field <code>SHROM_MPU_TABLE19</code> writer - ","Register <code>SHROM_MPU_TABLE19</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE2</code> reader","Field <code>SHROM_MPU_TABLE2</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table2::R</code>.  …","Field <code>SHROM_MPU_TABLE2</code> writer - ","Register <code>SHROM_MPU_TABLE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE20</code> reader","Field <code>SHROM_MPU_TABLE20</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table20::R</code>.  …","Field <code>SHROM_MPU_TABLE20</code> writer - ","Register <code>SHROM_MPU_TABLE20</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE21</code> reader","Field <code>SHROM_MPU_TABLE21</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table21::R</code>.  …","Field <code>SHROM_MPU_TABLE21</code> writer - ","Register <code>SHROM_MPU_TABLE21</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE22</code> reader","Field <code>SHROM_MPU_TABLE22</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table22::R</code>.  …","Field <code>SHROM_MPU_TABLE22</code> writer - ","Register <code>SHROM_MPU_TABLE22</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE23</code> reader","Field <code>SHROM_MPU_TABLE23</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table23::R</code>.  …","Field <code>SHROM_MPU_TABLE23</code> writer - ","Register <code>SHROM_MPU_TABLE23</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE3</code> reader","Field <code>SHROM_MPU_TABLE3</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table3::R</code>.  …","Field <code>SHROM_MPU_TABLE3</code> writer - ","Register <code>SHROM_MPU_TABLE3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE4</code> reader","Field <code>SHROM_MPU_TABLE4</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table4::R</code>.  …","Field <code>SHROM_MPU_TABLE4</code> writer - ","Register <code>SHROM_MPU_TABLE4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE5</code> reader","Field <code>SHROM_MPU_TABLE5</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table5::R</code>.  …","Field <code>SHROM_MPU_TABLE5</code> writer - ","Register <code>SHROM_MPU_TABLE5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE6</code> reader","Field <code>SHROM_MPU_TABLE6</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table6::R</code>.  …","Field <code>SHROM_MPU_TABLE6</code> writer - ","Register <code>SHROM_MPU_TABLE6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE7</code> reader","Field <code>SHROM_MPU_TABLE7</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table7::R</code>.  …","Field <code>SHROM_MPU_TABLE7</code> writer - ","Register <code>SHROM_MPU_TABLE7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE8</code> reader","Field <code>SHROM_MPU_TABLE8</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table8::R</code>.  …","Field <code>SHROM_MPU_TABLE8</code> writer - ","Register <code>SHROM_MPU_TABLE8</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SHROM_MPU_TABLE9</code> reader","Field <code>SHROM_MPU_TABLE9</code> reader - ","You can <code>read</code> this register and get <code>shrom_mpu_table9::R</code>.  …","Field <code>SHROM_MPU_TABLE9</code> writer - ","Register <code>SHROM_MPU_TABLE9</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>SLAVE_SPI_CONFIG</code> reader","You can <code>read</code> this register and get <code>slave_spi_config::R</code>.  …","Field <code>SLAVE_SPI_MASK_APP</code> reader - ","Field <code>SLAVE_SPI_MASK_APP</code> writer - ","Field <code>SLAVE_SPI_MASK_PRO</code> reader - ","Field <code>SLAVE_SPI_MASK_PRO</code> writer - ","Field <code>SPI_DECRYPT_ENABLE</code> reader - ","Field <code>SPI_DECRYPT_ENABLE</code> writer - ","Field <code>SPI_ENCRYPT_ENABLE</code> reader - ","Field <code>SPI_ENCRYPT_ENABLE</code> writer - ","Register <code>SLAVE_SPI_CONFIG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4","Bit 4","Bit 0","Bit 0","Bit 12","Bit 12","Bit 8","Bit 8","","","","Register <code>SPI_DMA_CHAN_SEL</code> reader","Field <code>SPI1_DMA_CHAN_SEL</code> reader - ","Field <code>SPI1_DMA_CHAN_SEL</code> writer - ","Field <code>SPI2_DMA_CHAN_SEL</code> reader - ","Field <code>SPI2_DMA_CHAN_SEL</code> writer - ","Field <code>SPI3_DMA_CHAN_SEL</code> reader - ","Field <code>SPI3_DMA_CHAN_SEL</code> writer - ","You can <code>read</code> this register and get <code>spi_dma_chan_sel::R</code>.  …","Register <code>SPI_DMA_CHAN_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","Bits 2:3","Bits 2:3","Bits 4:5","Bits 4:5","","","","Register <code>SRAM_FO_CTRL_0</code> reader","Field <code>SRAM_FO_0</code> reader - ","Field <code>SRAM_FO_0</code> writer - ","You can <code>read</code> this register and get <code>sram_fo_ctrl_0::R</code>.  You …","Register <code>SRAM_FO_CTRL_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>SRAM_FO_CTRL_1</code> reader","Field <code>SRAM_FO_1</code> reader - ","Field <code>SRAM_FO_1</code> writer - ","You can <code>read</code> this register and get <code>sram_fo_ctrl_1::R</code>.  You …","Register <code>SRAM_FO_CTRL_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","","","","Register <code>SRAM_PD_CTRL_0</code> reader","Field <code>SRAM_PD_0</code> reader - ","Field <code>SRAM_PD_0</code> writer - ","You can <code>read</code> this register and get <code>sram_pd_ctrl_0::R</code>.  You …","Register <code>SRAM_PD_CTRL_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>SRAM_PD_CTRL_1</code> reader","Field <code>SRAM_PD_1</code> reader - ","Field <code>SRAM_PD_1</code> writer - ","You can <code>read</code> this register and get <code>sram_pd_ctrl_1::R</code>.  You …","Register <code>SRAM_PD_CTRL_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","","","","Field <code>APP_CACHE_TAG_FORCE_ON</code> reader - ","Field <code>APP_CACHE_TAG_FORCE_ON</code> writer - ","Field <code>APP_CACHE_TAG_PD</code> reader - ","Field <code>APP_CACHE_TAG_PD</code> writer - ","Field <code>PRO_CACHE_TAG_FORCE_ON</code> reader - ","Field <code>PRO_CACHE_TAG_FORCE_ON</code> writer - ","Field <code>PRO_CACHE_TAG_PD</code> reader - ","Field <code>PRO_CACHE_TAG_PD</code> writer - ","Register <code>TAG_FO_CTRL</code> reader","You can <code>read</code> this register and get <code>tag_fo_ctrl::R</code>.  You …","Register <code>TAG_FO_CTRL</code> writer","Bit 8","Bit 8","Bit 9","Bit 9","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","Bit 1","Bit 1","","","","Register <code>TRACEMEM_MUX_MODE</code> reader","Field <code>TRACEMEM_MUX_MODE</code> reader - ","You can <code>read</code> this register and get <code>tracemem_mux_mode::R</code>.  …","Field <code>TRACEMEM_MUX_MODE</code> writer - ","Register <code>TRACEMEM_MUX_MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","Register <code>WIFI_BB_CFG</code> reader","Register <code>WIFI_BB_CFG</code> writer","Field <code>WIFI_BB_CFG</code> reader - ","You can <code>read</code> this register and get <code>wifi_bb_cfg::R</code>.  You …","Field <code>WIFI_BB_CFG</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","Register <code>WIFI_BB_CFG_2</code> reader","Register <code>WIFI_BB_CFG_2</code> writer","Field <code>WIFI_BB_CFG_2</code> reader - ","You can <code>read</code> this register and get <code>wifi_bb_cfg_2::R</code>.  You …","Field <code>WIFI_BB_CFG_2</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","Register <code>WIFI_CLK_EN</code> reader","Register <code>WIFI_CLK_EN</code> writer","Field <code>WIFI_CLK_BT_EN</code> reader - ","Field <code>WIFI_CLK_BT_EN</code> writer - ","Field <code>WIFI_CLK_EN</code> reader - ","You can <code>read</code> this register and get <code>wifi_clk_en::R</code>.  You …","Field <code>WIFI_CLK_EN</code> writer - ","Field <code>WIFI_CLK_WIFI_BT_COMMON</code> reader - ","Field <code>WIFI_CLK_WIFI_BT_COMMON</code> writer - ","Field <code>WIFI_CLK_WIFI_EN</code> reader - ","Field <code>WIFI_CLK_WIFI_EN</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 11:13","Bits 11:13","Bits 0:31","Bits 0:31","Bits 0:5","Bits 0:5","Bits 0:2","Bits 0:2","BLK0_RDATA0 (r) register accessor: ","BLK0_RDATA1 (r) register accessor: ","BLK0_RDATA2 (rw) register accessor: ","BLK0_RDATA3 (rw) register accessor: ","BLK0_RDATA4 (rw) register accessor: ","BLK0_RDATA5 (rw) register accessor: ","BLK0_RDATA6 (rw) register accessor: ","BLK0_WDATA0 (rw) register accessor: ","BLK0_WDATA1 (rw) register accessor: ","BLK0_WDATA2 (rw) register accessor: ","BLK0_WDATA3 (rw) register accessor: ","BLK0_WDATA4 (rw) register accessor: ","BLK0_WDATA5 (rw) register accessor: ","BLK0_WDATA6 (rw) register accessor: ","BLK1_RDATA0 (r) register accessor: ","BLK1_RDATA1 (r) register accessor: ","BLK1_RDATA2 (r) register accessor: ","BLK1_RDATA3 (r) register accessor: ","BLK1_RDATA4 (r) register accessor: ","BLK1_RDATA5 (r) register accessor: ","BLK1_RDATA6 (r) register accessor: ","BLK1_RDATA7 (r) register accessor: ","BLK1_WDATA0 (rw) register accessor: ","BLK1_WDATA1 (rw) register accessor: ","BLK1_WDATA2 (rw) register accessor: ","BLK1_WDATA3 (rw) register accessor: ","BLK1_WDATA4 (rw) register accessor: ","BLK1_WDATA5 (rw) register accessor: ","BLK1_WDATA6 (rw) register accessor: ","BLK1_WDATA7 (rw) register accessor: ","BLK2_RDATA0 (r) register accessor: ","BLK2_RDATA1 (r) register accessor: ","BLK2_RDATA2 (r) register accessor: ","BLK2_RDATA3 (r) register accessor: ","BLK2_RDATA4 (r) register accessor: ","BLK2_RDATA5 (r) register accessor: ","BLK2_RDATA6 (r) register accessor: ","BLK2_RDATA7 (r) register accessor: ","BLK2_WDATA0 (rw) register accessor: ","BLK2_WDATA1 (rw) register accessor: ","BLK2_WDATA2 (rw) register accessor: ","BLK2_WDATA3 (rw) register accessor: ","BLK2_WDATA4 (rw) register accessor: ","BLK2_WDATA5 (rw) register accessor: ","BLK2_WDATA6 (rw) register accessor: ","BLK2_WDATA7 (rw) register accessor: ","BLK3_RDATA0 (r) register accessor: ","BLK3_RDATA1 (r) register accessor: ","BLK3_RDATA2 (r) register accessor: ","BLK3_RDATA3 (rw) register accessor: ","BLK3_RDATA4 (r) register accessor: ","BLK3_RDATA5 (r) register accessor: ","BLK3_RDATA6 (r) register accessor: ","BLK3_RDATA7 (r) register accessor: ","BLK3_WDATA0 (rw) register accessor: ","BLK3_WDATA1 (rw) register accessor: ","BLK3_WDATA2 (rw) register accessor: ","BLK3_WDATA3 (rw) register accessor: ","BLK3_WDATA4 (r) register accessor: ","BLK3_WDATA5 (rw) register accessor: ","BLK3_WDATA6 (rw) register accessor: ","BLK3_WDATA7 (rw) register accessor: ","CLK (rw) register accessor: ","CMD (rw) register accessor: ","CONF (rw) register accessor: ","DAC_CONF (rw) register accessor: ","DATE (rw) register accessor: ","DEC_STATUS (r) register accessor: ","INT_CLR (w) register accessor: ","INT_ENA (rw) register accessor: ","INT_RAW (r) register accessor: ","INT_ST (r) register accessor: ","Register block","STATUS (r) register accessor: ","","0x00 - ","","0x04 - ","","0x08 - ","","0x0c - ","","0x10 - ","","0x14 - ","","0x18 - ","","0x1c - ","","0x20 - ","","0x24 - ","","0x28 - ","","0x2c - ","","0x30 - ","","0x34 - ","","0x38 - ","","0x3c - ","","0x40 - ","","0x44 - ","","0x48 - ","","0x4c - ","","0x50 - ","","0x54 - ","","0x98 - ","","0x9c - ","","0xa0 - ","","0xa4 - ","","0xa8 - ","","0xac - ","","0xb0 - ","","0xb4 - ","","0x58 - ","","0x5c - ","","0x60 - ","","0x64 - ","","0x68 - ","","0x6c - ","","0x70 - ","","0x74 - ","","0xb8 - ","","0xbc - ","","0xc0 - ","","0xc4 - ","","0xc8 - ","","0xcc - ","","0xd0 - ","","0xd4 - ","","0x78 - ","","0x7c - ","","0x80 - ","","0x84 - ","","0x88 - ","","0x8c - ","","0x90 - ","","0x94 - ","","0xd8 - ","","0xdc - ","","0xe0 - ","","0xe4 - ","","0xe8 - ","","0xec - ","","0xf0 - ","","0xf4 - ","","","","0xf8 - ","","0x104 - ","","0xfc - ","","0x118 - ","","0x1fc - ","","0x11c - ","Returns the argument unchanged.","","0x114 - ","","0x110 - ","","0x108 - ","","0x10c - ","Calls <code>U::from(self)</code>.","","0x100 - ","","","","You can <code>read</code> this register and get <code>blk0_rdata0::R</code>.  See API…","Register <code>BLK0_RDATA0</code> reader","Field <code>RD_EFUSE_RD_DIS</code> reader - ","Field <code>RD_EFUSE_WR_DIS</code> reader - ","Field <code>RD_FLASH_CRYPT_CNT</code> reader - ","Field <code>RD_UART_DOWNLOAD_DIS</code> reader - ","Field <code>RESERVED_0_28</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:19","Bits 0:15","Bits 20:26","Bit 27","Bits 28:31","","","","You can <code>read</code> this register and get <code>blk0_rdata1::R</code>.  See API…","Register <code>BLK0_RDATA1</code> reader","Field <code>RD_MAC</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk0_rdata2::R</code>.  You …","Register <code>BLK0_RDATA2</code> reader","Field <code>RD_MAC_1</code> reader - ","Field <code>RD_MAC_CRC</code> reader - ","Field <code>RD_RESERVE_0_88</code> reader - ","Field <code>RD_RESERVE_0_88</code> writer - ","Register <code>BLK0_RDATA2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15","Bits 16:23","Bits 24:31","Bits 24:31","","","","You can <code>read</code> this register and get <code>blk0_rdata3::R</code>.  You …","Register <code>BLK0_RDATA3</code> reader","Field <code>RD_BLK3_PART_RESERVE</code> reader - ","Field <code>RD_BLK3_PART_RESERVE</code> writer - ","Field <code>RD_CHIP_CPU_FREQ_LOW</code> reader - ","Field <code>RD_CHIP_CPU_FREQ_LOW</code> writer - ","Field <code>RD_CHIP_CPU_FREQ_RATED</code> reader - ","Field <code>RD_CHIP_CPU_FREQ_RATED</code> writer - ","Field <code>RD_CHIP_PACKAGE_4BIT</code> reader - ","Field <code>RD_CHIP_PACKAGE</code> reader - ","Field <code>RD_CHIP_PACKAGE</code> writer - ","Field <code>RD_CHIP_VER_REV1</code> reader - ","Field <code>RD_CHIP_VER_REV1</code> writer - ","Field <code>RD_DISABLE_APP_CPU</code> reader - ","Field <code>RD_DISABLE_BT</code> reader - ","Field <code>RD_DIS_CACHE</code> reader - ","Field <code>RD_RESERVE_0_112</code> reader - ","Field <code>RD_RESERVE_0_112</code> writer - ","Field <code>RD_SPI_PAD_CONFIG_HD</code> reader - ","Register <code>BLK0_RDATA3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 14","Bit 14","Bit 12","Bit 12","Bit 13","Bit 13","Bits 9:11","Bits 9:11","Bit 2","Bit 15","Bit 15","Bit 3","Bit 0","Bit 1","Bits 16:31","Bits 16:31","Bits 4:8","","","","You can <code>read</code> this register and get <code>blk0_rdata4::R</code>.  You …","Register <code>BLK0_RDATA4</code> reader","Field <code>RD_ADC_VREF</code> reader - ","Field <code>RD_ADC_VREF</code> writer - ","Field <code>RD_CLK8M_FREQ</code> reader - ","Field <code>RD_RESERVE_0_141</code> reader - ","Field <code>RD_RESERVE_0_141</code> writer - ","Field <code>RD_RESERVE_0_145</code> reader - ","Field <code>RD_RESERVE_0_145</code> writer - ","Field <code>RD_XPD_SDIO_FORCE</code> reader - ","Field <code>RD_XPD_SDIO</code> reader - ","Field <code>RD_XPD_SDIO_TIEH</code> reader - ","Register <code>BLK0_RDATA4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:12","Bits 8:12","Bits 0:7","Bit 13","Bit 13","Bits 17:31","Bits 17:31","Bit 14","Bit 16","Bit 15","","","","You can <code>read</code> this register and get <code>blk0_rdata5::R</code>.  You …","Register <code>BLK0_RDATA5</code> reader","Field <code>RD_CHIP_VER_REV2</code> reader - ","Field <code>RD_FLASH_CRYPT_CONFIG</code> reader - ","Field <code>RD_RESERVE_0_181</code> reader - ","Field <code>RD_RESERVE_0_181</code> writer - ","Field <code>RD_RESERVE_0_186</code> reader - ","Field <code>RD_RESERVE_0_186</code> writer - ","Field <code>RD_SPI_PAD_CONFIG_CLK</code> reader - ","Field <code>RD_SPI_PAD_CONFIG_CS0</code> reader - ","Field <code>RD_SPI_PAD_CONFIG_D</code> reader - ","Field <code>RD_SPI_PAD_CONFIG_Q</code> reader - ","Field <code>RD_VOL_LEVEL_HP_INV</code> reader - ","Field <code>RD_WAFER_VERSION_MINOR</code> reader - ","Register <code>BLK0_RDATA5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 20","Bits 28:31","Bit 21","Bit 21","Bits 26:27","Bits 26:27","Bits 0:4","Bits 15:19","Bits 10:14","Bits 5:9","Bits 22:23","Bits 24:25","","","","You can <code>read</code> this register and get <code>blk0_rdata6::R</code>.  You …","Register <code>BLK0_RDATA6</code> reader","Field <code>RD_ABS_DONE_0</code> reader - ","Field <code>RD_ABS_DONE_1</code> reader - ","Field <code>RD_CODING_SCHEME</code> reader - ","Field <code>RD_CONSOLE_DEBUG_DISABLE</code> reader - ","Field <code>RD_DISABLE_DL_CACHE</code> reader - ","Field <code>RD_DISABLE_DL_DECRYPT</code> reader - ","Field <code>RD_DISABLE_DL_ENCRYPT</code> reader - ","Field <code>RD_DISABLE_SDIO_HOST</code> reader - ","Field <code>RD_JTAG_DISABLE</code> reader - ","Field <code>RD_KEY_STATUS</code> reader - ","Field <code>RD_RESERVE_0_203</code> reader - ","Field <code>RD_RESERVE_0_203</code> writer - ","Register <code>BLK0_RDATA6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4","Bit 5","Bits 0:1","Bit 2","Bit 9","Bit 8","Bit 7","Bit 3","Bit 6","Bit 10","Bits 11:31","Bits 11:31","","","","You can <code>read</code> this register and get <code>blk0_wdata0::R</code>.  You …","Field <code>FLASH_CRYPT_CNT</code> reader - ","Field <code>FLASH_CRYPT_CNT</code> writer - ","Register <code>BLK0_WDATA0</code> reader","Field <code>RD_DIS</code> reader - ","Field <code>RD_DIS</code> writer - ","Register <code>BLK0_WDATA0</code> writer","Field <code>WR_DIS</code> reader - ","Field <code>WR_DIS</code> writer - ","Writes raw bits to the register.","","","Bits 20:26","Bits 20:26","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:19","Bits 16:19","","","","Bits 0:15","Bits 0:15","You can <code>read</code> this register and get <code>blk0_wdata1::R</code>.  You …","Register <code>BLK0_WDATA1</code> reader","Register <code>BLK0_WDATA1</code> writer","Field <code>WIFI_MAC_CRC_LOW</code> reader - ","Field <code>WIFI_MAC_CRC_LOW</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","You can <code>read</code> this register and get <code>blk0_wdata2::R</code>.  You …","Register <code>BLK0_WDATA2</code> reader","Register <code>BLK0_WDATA2</code> writer","Field <code>WIFI_MAC_CRC_HIGH</code> reader - ","Field <code>WIFI_MAC_CRC_HIGH</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:23","Bits 0:23","You can <code>read</code> this register and get <code>blk0_wdata3::R</code>.  You …","Field <code>BLK3_PART_RESERVE</code> reader - ","Field <code>BLK3_PART_RESERVE</code> writer - ","Field <code>CHIP_CPU_FREQ_LOW</code> reader - ","Field <code>CHIP_CPU_FREQ_LOW</code> writer - ","Field <code>CHIP_CPU_FREQ_RATED</code> reader - ","Field <code>CHIP_CPU_FREQ_RATED</code> writer - ","Field <code>CHIP_PACKAGE_4BIT</code> reader - ","Field <code>CHIP_PACKAGE</code> reader - ","Field <code>CHIP_PACKAGE</code> writer - ","Field <code>CHIP_VER_REV1</code> reader - ","Field <code>CHIP_VER_REV1</code> writer - ","Field <code>DISABLE_APP_CPU</code> reader - ","Field <code>DISABLE_BT</code> reader - ","Field <code>DIS_CACHE</code> reader - ","Register <code>BLK0_WDATA3</code> reader","Field <code>RESERVE_0_112</code> reader - ","Field <code>RESERVE_0_112</code> writer - ","Field <code>SPI_PAD_CONFIG_HD</code> reader - ","Register <code>BLK0_WDATA3</code> writer","Writes raw bits to the register.","Bit 14","Bit 14","","","Bit 12","Bit 12","Bit 13","Bit 13","Bits 9:11","Bits 9:11","Bit 2","Bit 15","Bit 15","Bit 3","Bit 0","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31","Bits 16:31","Bits 4:8","","","","Field <code>ADC_VREF</code> reader - ","Field <code>ADC_VREF</code> writer - ","You can <code>read</code> this register and get <code>blk0_wdata4::R</code>.  You …","Field <code>CLK8M_FREQ</code> reader - ","Register <code>BLK0_WDATA4</code> reader","Field <code>RESERVE_0_141</code> reader - ","Field <code>RESERVE_0_141</code> writer - ","Field <code>RESERVE_0_145</code> reader - ","Field <code>RESERVE_0_145</code> writer - ","Register <code>BLK0_WDATA4</code> writer","Field <code>XPD_SDIO_FORCE</code> reader - ","Field <code>XPD_SDIO</code> reader - ","Field <code>XPD_SDIO_TIEH</code> reader - ","Bits 8:12","Bits 8:12","Writes raw bits to the register.","","","Bits 0:7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13","Bit 13","Bits 17:31","Bits 17:31","","","","Bit 14","Bit 16","Bit 15","You can <code>read</code> this register and get <code>blk0_wdata5::R</code>.  You …","Field <code>CHIP_VER_REV2</code> reader - ","Field <code>FLASH_CRYPT_CONFIG</code> reader - ","Register <code>BLK0_WDATA5</code> reader","Field <code>RESERVE_0_181</code> reader - ","Field <code>RESERVE_0_181</code> writer - ","Field <code>RESERVE_0_186</code> reader - ","Field <code>RESERVE_0_186</code> writer - ","Field <code>SPI_PAD_CONFIG_CLK</code> reader - ","Field <code>SPI_PAD_CONFIG_CS0</code> reader - ","Field <code>SPI_PAD_CONFIG_D</code> reader - ","Field <code>SPI_PAD_CONFIG_Q</code> reader - ","Field <code>VOL_LEVEL_HP_INV</code> reader - ","Register <code>BLK0_WDATA5</code> writer","Field <code>WAFER_VERSION_MINOR</code> reader - ","Writes raw bits to the register.","","","Bit 20","Bits 28:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 21","Bit 21","Bits 26:27","Bits 26:27","Bits 0:4","Bits 15:19","Bits 10:14","Bits 5:9","","","","Bits 22:23","Bits 24:25","Field <code>ABS_DONE_0</code> reader - ","Field <code>ABS_DONE_0</code> writer - ","Field <code>ABS_DONE_1</code> reader - ","Field <code>ABS_DONE_1</code> writer - ","You can <code>read</code> this register and get <code>blk0_wdata6::R</code>.  You …","Field <code>CODING_SCHEME</code> reader - ","Field <code>CODING_SCHEME</code> writer - ","Field <code>CONSOLE_DEBUG_DISABLE</code> reader - ","Field <code>CONSOLE_DEBUG_DISABLE</code> writer - ","Field <code>DISABLE_DL_CACHE</code> reader - ","Field <code>DISABLE_DL_CACHE</code> writer - ","Field <code>DISABLE_DL_DECRYPT</code> reader - ","Field <code>DISABLE_DL_DECRYPT</code> writer - ","Field <code>DISABLE_DL_ENCRYPT</code> reader - ","Field <code>DISABLE_DL_ENCRYPT</code> writer - ","Field <code>DISABLE_JTAG</code> reader - ","Field <code>DISABLE_JTAG</code> writer - ","Field <code>DISABLE_SDIO_HOST</code> reader - ","Field <code>DISABLE_SDIO_HOST</code> writer - ","Field <code>KEY_STATUS</code> reader - ","Field <code>KEY_STATUS</code> writer - ","Register <code>BLK0_WDATA6</code> reader","Register <code>BLK0_WDATA6</code> writer","Bit 4","Bit 4","Bit 5","Bit 5","Writes raw bits to the register.","","","Bits 0:1","Bits 0:1","Bit 2","Bit 2","Bit 9","Bit 9","Bit 8","Bit 8","Bit 7","Bit 7","Bit 6","Bit 6","Bit 3","Bit 3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10","Bit 10","","","","You can <code>read</code> this register and get <code>blk1_rdata0::R</code>.  See API…","Register <code>BLK1_RDATA0</code> reader","Field <code>RD_BLOCK1</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk1_rdata1::R</code>.  See API…","Register <code>BLK1_RDATA1</code> reader","Field <code>RD_BLOCK1_1</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk1_rdata2::R</code>.  See API…","Register <code>BLK1_RDATA2</code> reader","Field <code>RD_BLOCK1_2</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk1_rdata3::R</code>.  See API…","Register <code>BLK1_RDATA3</code> reader","Field <code>RD_BLOCK1_3</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk1_rdata4::R</code>.  See API…","Register <code>BLK1_RDATA4</code> reader","Field <code>RD_BLOCK1_4</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk1_rdata5::R</code>.  See API…","Register <code>BLK1_RDATA5</code> reader","Field <code>RD_BLOCK1_5</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk1_rdata6::R</code>.  See API…","Register <code>BLK1_RDATA6</code> reader","Field <code>RD_BLOCK1_6</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk1_rdata7::R</code>.  See API…","Register <code>BLK1_RDATA7</code> reader","Field <code>RD_BLOCK1_7</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>BLK1_DIN0</code> reader - ","Field <code>BLK1_DIN0</code> writer - ","You can <code>read</code> this register and get <code>blk1_wdata0::R</code>.  You …","Register <code>BLK1_WDATA0</code> reader","Register <code>BLK1_WDATA0</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK1_DIN1</code> reader - ","Field <code>BLK1_DIN1</code> writer - ","You can <code>read</code> this register and get <code>blk1_wdata1::R</code>.  You …","Register <code>BLK1_WDATA1</code> reader","Register <code>BLK1_WDATA1</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK1_DIN2</code> reader - ","Field <code>BLK1_DIN2</code> writer - ","You can <code>read</code> this register and get <code>blk1_wdata2::R</code>.  You …","Register <code>BLK1_WDATA2</code> reader","Register <code>BLK1_WDATA2</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK1_DIN3</code> reader - ","Field <code>BLK1_DIN3</code> writer - ","You can <code>read</code> this register and get <code>blk1_wdata3::R</code>.  You …","Register <code>BLK1_WDATA3</code> reader","Register <code>BLK1_WDATA3</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK1_DIN4</code> reader - ","Field <code>BLK1_DIN4</code> writer - ","You can <code>read</code> this register and get <code>blk1_wdata4::R</code>.  You …","Register <code>BLK1_WDATA4</code> reader","Register <code>BLK1_WDATA4</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK1_DIN5</code> reader - ","Field <code>BLK1_DIN5</code> writer - ","You can <code>read</code> this register and get <code>blk1_wdata5::R</code>.  You …","Register <code>BLK1_WDATA5</code> reader","Register <code>BLK1_WDATA5</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK1_DIN6</code> reader - ","Field <code>BLK1_DIN6</code> writer - ","You can <code>read</code> this register and get <code>blk1_wdata6::R</code>.  You …","Register <code>BLK1_WDATA6</code> reader","Register <code>BLK1_WDATA6</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK1_DIN7</code> reader - ","Field <code>BLK1_DIN7</code> writer - ","You can <code>read</code> this register and get <code>blk1_wdata7::R</code>.  You …","Register <code>BLK1_WDATA7</code> reader","Register <code>BLK1_WDATA7</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>blk2_rdata0::R</code>.  See API…","Register <code>BLK2_RDATA0</code> reader","Field <code>RD_BLOCK2</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk2_rdata1::R</code>.  See API…","Register <code>BLK2_RDATA1</code> reader","Field <code>RD_BLOCK2_1</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk2_rdata2::R</code>.  See API…","Register <code>BLK2_RDATA2</code> reader","Field <code>RD_BLOCK2_2</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk2_rdata3::R</code>.  See API…","Register <code>BLK2_RDATA3</code> reader","Field <code>RD_BLOCK2_3</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk2_rdata4::R</code>.  See API…","Register <code>BLK2_RDATA4</code> reader","Field <code>RD_BLOCK2_4</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk2_rdata5::R</code>.  See API…","Register <code>BLK2_RDATA5</code> reader","Field <code>RD_BLOCK2_5</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk2_rdata6::R</code>.  See API…","Register <code>BLK2_RDATA6</code> reader","Field <code>RD_BLOCK2_6</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk2_rdata7::R</code>.  See API…","Register <code>BLK2_RDATA7</code> reader","Field <code>RD_BLOCK2_7</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>BLK2_DIN0</code> reader - ","Field <code>BLK2_DIN0</code> writer - ","You can <code>read</code> this register and get <code>blk2_wdata0::R</code>.  You …","Register <code>BLK2_WDATA0</code> reader","Register <code>BLK2_WDATA0</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK2_DIN1</code> reader - ","Field <code>BLK2_DIN1</code> writer - ","You can <code>read</code> this register and get <code>blk2_wdata1::R</code>.  You …","Register <code>BLK2_WDATA1</code> reader","Register <code>BLK2_WDATA1</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK2_DIN2</code> reader - ","Field <code>BLK2_DIN2</code> writer - ","You can <code>read</code> this register and get <code>blk2_wdata2::R</code>.  You …","Register <code>BLK2_WDATA2</code> reader","Register <code>BLK2_WDATA2</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK2_DIN3</code> reader - ","Field <code>BLK2_DIN3</code> writer - ","You can <code>read</code> this register and get <code>blk2_wdata3::R</code>.  You …","Register <code>BLK2_WDATA3</code> reader","Register <code>BLK2_WDATA3</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK2_DIN4</code> reader - ","Field <code>BLK2_DIN4</code> writer - ","You can <code>read</code> this register and get <code>blk2_wdata4::R</code>.  You …","Register <code>BLK2_WDATA4</code> reader","Register <code>BLK2_WDATA4</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK2_DIN5</code> reader - ","Field <code>BLK2_DIN5</code> writer - ","You can <code>read</code> this register and get <code>blk2_wdata5::R</code>.  You …","Register <code>BLK2_WDATA5</code> reader","Register <code>BLK2_WDATA5</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK2_DIN6</code> reader - ","Field <code>BLK2_DIN6</code> writer - ","You can <code>read</code> this register and get <code>blk2_wdata6::R</code>.  You …","Register <code>BLK2_WDATA6</code> reader","Register <code>BLK2_WDATA6</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK2_DIN7</code> reader - ","Field <code>BLK2_DIN7</code> writer - ","You can <code>read</code> this register and get <code>blk2_wdata7::R</code>.  You …","Register <code>BLK2_WDATA7</code> reader","Register <code>BLK2_WDATA7</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>blk3_rdata0::R</code>.  See API…","Register <code>BLK3_RDATA0</code> reader","Field <code>RD_CUSTOM_MAC_CRC</code> reader - ","Field <code>RD_CUSTOM_MAC</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:31","Bits 0:7","","","","You can <code>read</code> this register and get <code>blk3_rdata1::R</code>.  See API…","Register <code>BLK3_RDATA1</code> reader","Field <code>RD_CUSTOM_MAC_1</code> reader - ","Field <code>RESERVED_3_56</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23","Bits 24:31","","","","You can <code>read</code> this register and get <code>blk3_rdata2::R</code>.  See API…","Register <code>BLK3_RDATA2</code> reader","Field <code>RD_BLK3_RESERVED_2</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk3_rdata3::R</code>.  You …","Register <code>BLK3_RDATA3</code> reader","Field <code>RD_ADC1_TP_HIGH</code> reader - ","Field <code>RD_ADC1_TP_HIGH</code> writer - ","Field <code>RD_ADC1_TP_LOW</code> reader - ","Field <code>RD_ADC1_TP_LOW</code> writer - ","Field <code>RD_ADC2_TP_HIGH</code> reader - ","Field <code>RD_ADC2_TP_HIGH</code> writer - ","Field <code>RD_ADC2_TP_LOW</code> reader - ","Field <code>RD_ADC2_TP_LOW</code> writer - ","Register <code>BLK3_RDATA3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 7:15","Bits 7:15","Bits 0:6","Bits 0:6","Bits 23:31","Bits 23:31","Bits 16:22","Bits 16:22","","","","You can <code>read</code> this register and get <code>blk3_rdata4::R</code>.  See API…","Register <code>BLK3_RDATA4</code> reader","Field <code>RD_SECURE_VERSION</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk3_rdata5::R</code>.  See API…","Register <code>BLK3_RDATA5</code> reader","Field <code>RD_MAC_VERSION</code> reader - ","Field <code>RESERVED_3_160</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31","Bits 0:23","","","","You can <code>read</code> this register and get <code>blk3_rdata6::R</code>.  See API…","Register <code>BLK3_RDATA6</code> reader","Field <code>RD_BLK3_RESERVED_6</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>blk3_rdata7::R</code>.  See API…","Register <code>BLK3_RDATA7</code> reader","Field <code>RD_BLK3_RESERVED_7</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>BLK3_DIN0</code> reader - ","Field <code>BLK3_DIN0</code> writer - ","You can <code>read</code> this register and get <code>blk3_wdata0::R</code>.  You …","Register <code>BLK3_WDATA0</code> reader","Register <code>BLK3_WDATA0</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DIN1</code> reader - ","Field <code>BLK3_DIN1</code> writer - ","You can <code>read</code> this register and get <code>blk3_wdata1::R</code>.  You …","Register <code>BLK3_WDATA1</code> reader","Register <code>BLK3_WDATA1</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DIN2</code> reader - ","Field <code>BLK3_DIN2</code> writer - ","You can <code>read</code> this register and get <code>blk3_wdata2::R</code>.  You …","Register <code>BLK3_WDATA2</code> reader","Register <code>BLK3_WDATA2</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC1_TP_HIGH</code> reader - ","Field <code>ADC1_TP_HIGH</code> writer - ","Field <code>ADC1_TP_LOW</code> reader - ","Field <code>ADC1_TP_LOW</code> writer - ","Field <code>ADC2_TP_HIGH</code> reader - ","Field <code>ADC2_TP_HIGH</code> writer - ","Field <code>ADC2_TP_LOW</code> reader - ","Field <code>ADC2_TP_LOW</code> writer - ","You can <code>read</code> this register and get <code>blk3_wdata3::R</code>.  You …","Register <code>BLK3_WDATA3</code> reader","Register <code>BLK3_WDATA3</code> writer","Bits 7:15","Bits 7:15","Bits 0:6","Bits 0:6","Bits 23:31","Bits 23:31","Bits 16:22","Bits 16:22","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>blk3_wdata4::R</code>.  See API…","Register <code>BLK3_WDATA4</code> reader","Field <code>SECURE_VERSION</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>BLK3_DIN5</code> reader - ","Field <code>BLK3_DIN5</code> writer - ","You can <code>read</code> this register and get <code>blk3_wdata5::R</code>.  You …","Register <code>BLK3_WDATA5</code> reader","Register <code>BLK3_WDATA5</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DIN6</code> reader - ","Field <code>BLK3_DIN6</code> writer - ","You can <code>read</code> this register and get <code>blk3_wdata6::R</code>.  You …","Register <code>BLK3_WDATA6</code> reader","Register <code>BLK3_WDATA6</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DIN7</code> reader - ","Field <code>BLK3_DIN7</code> writer - ","You can <code>read</code> this register and get <code>blk3_wdata7::R</code>.  You …","Register <code>BLK3_WDATA7</code> reader","Register <code>BLK3_WDATA7</code> writer","Writes raw bits to the register.","Bits 0:31","Bits 0:31","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>clk::R</code>.  You can <code>reset</code>, …","Field <code>EN</code> reader - ","Field <code>EN</code> writer - ","Register <code>CLK</code> reader","Field <code>SEL0</code> reader - ","Field <code>SEL0</code> writer - ","Field <code>SEL1</code> reader - ","Field <code>SEL1</code> writer - ","Register <code>CLK</code> writer","Writes raw bits to the register.","","","Bit 16","Bit 16","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","","","","You can <code>read</code> this register and get <code>cmd::R</code>.  You can <code>reset</code>, …","Field <code>PGM_CMD</code> reader - ","Field <code>PGM_CMD</code> writer - ","Register <code>CMD</code> reader","Field <code>READ_CMD</code> reader - ","Field <code>READ_CMD</code> writer - ","Register <code>CMD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 1","Bit 0","Bit 0","","","","You can <code>read</code> this register and get <code>conf::R</code>.  You can <code>reset</code>…","Field <code>FORCE_NO_WR_RD_DIS</code> reader - ","Field <code>FORCE_NO_WR_RD_DIS</code> writer - ","Field <code>OP_CODE</code> reader - ","Field <code>OP_CODE</code> writer - ","Register <code>CONF</code> reader","Register <code>CONF</code> writer","Writes raw bits to the register.","","","Bit 16","Bit 16","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15","Bits 0:15","","","","Field <code>DAC_CLK_DIV</code> reader - ","Field <code>DAC_CLK_DIV</code> writer - ","Field <code>DAC_CLK_PAD_SEL</code> reader - ","Field <code>DAC_CLK_PAD_SEL</code> writer - ","You can <code>read</code> this register and get <code>dac_conf::R</code>.  You can …","Register <code>DAC_CONF</code> reader","Register <code>DAC_CONF</code> writer","Writes raw bits to the register.","","","Bits 0:7","Bits 0:7","Bit 8","Bit 8","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - ","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - ","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dec_status::R</code>.  See API.","Field <code>DEC_WARNINGS</code> reader - ","Register <code>DEC_STATUS</code> reader","","","Bits 0:11","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>PGM_DONE_INT_CLR</code> writer - ","Field <code>READ_DONE_INT_CLR</code> writer - ","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 0","","","","You can <code>read</code> this register and get <code>int_ena::R</code>.  You can …","Field <code>PGM_DONE_INT_ENA</code> reader - ","Field <code>PGM_DONE_INT_ENA</code> writer - ","Register <code>INT_ENA</code> reader","Field <code>READ_DONE_INT_ENA</code> reader - ","Field <code>READ_DONE_INT_ENA</code> writer - ","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 1","Bit 0","Bit 0","","","","You can <code>read</code> this register and get <code>int_raw::R</code>.  See API.","Field <code>PGM_DONE_INT_RAW</code> reader - ","Register <code>INT_RAW</code> reader","Field <code>READ_DONE_INT_RAW</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 0","","","","You can <code>read</code> this register and get <code>int_st::R</code>.  See API.","Field <code>PGM_DONE_INT_ST</code> reader - ","Register <code>INT_ST</code> reader","Field <code>READ_DONE_INT_ST</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 0","","","","Field <code>DEBUG</code> reader - ","Register <code>STATUS</code> reader","You can <code>read</code> this register and get <code>status::R</code>.  See API.","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","DMABUSMODE (rw) register accessor: Bus mode configuration","DMAIN_EN (rw) register accessor: ","DMAMISSEDFR (rw) register accessor: Missed Frame and …","DMAOPERATION_MODE (rw) register accessor: Receive and …","DMARINTWDTIMER (rw) register accessor: Watchdog timer …","DMARXBASEADDR (rw) register accessor: This field contains …","DMARXCURRADDR_BUF (r) register accessor: The address of …","DMARXCURRDESC (r) register accessor: The address of the …","DMARXPOLLDEMAND (r) register accessor: When these bits are …","DMASTATUS (rw) register accessor: State of interrupts, …","DMATXBASEADDR (rw) register accessor: This field contains …","DMATXCURRADDR_BUF (r) register accessor: The address of …","DMATXCURRDESC (r) register accessor: The address of the …","DMATXPOLLDEMAND (r) register accessor: When these bits are …","Register block","","","Bus mode configuration","0x00 - Bus mode configuration","","0x1c - ","Missed Frame and Buffer Overflow Counter Register","0x20 - Missed Frame and Buffer Overflow Counter Register","Receive and Transmit operating modes and command","0x18 - Receive and Transmit operating modes and command","Watchdog timer count on receive","0x24 - Watchdog timer count on receive","This field contains the base address of the first …","0x0c - This field contains the base address of the first …","The address of the current receive descriptor list. …","0x54 - The address of the current receive descriptor list. …","The address of the current receive descriptor list. …","0x4c - The address of the current receive descriptor list. …","When these bits are written with any value the DMA reads …","0x08 - When these bits are written with any value the DMA …","State of interrupts, errors and other events","0x14 - State of interrupts, errors and other events","This field contains the base address of the first …","0x10 - This field contains the base address of the first …","The address of the current receive descriptor list. …","0x50 - The address of the current receive descriptor list. …","The address of the current receive descriptor list. …","0x48 - The address of the current receive descriptor list. …","When these bits are written with any value the DMA reads …","0x04 - When these bits are written with any value the DMA …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALT_DESC_SIZE</code> reader - When set the size of the …","Field <code>ALT_DESC_SIZE</code> writer - When set the size of the …","Field <code>DESC_SKIP_LEN</code> reader - This bit specifies the number …","Field <code>DESC_SKIP_LEN</code> writer - This bit specifies the number …","Field <code>DMAADDRALIBEA</code> reader - When this bit is set high and …","Field <code>DMAADDRALIBEA</code> writer - When this bit is set high and …","Bus mode configuration","Field <code>DMAMIXEDBURST</code> reader - When this bit is set high and …","Field <code>DMAMIXEDBURST</code> writer - When this bit is set high and …","Field <code>DMA_ARB_SCH</code> reader - This bit specifies the …","Field <code>DMA_ARB_SCH</code> writer - This bit specifies the …","Field <code>FIXED_BURST</code> reader - This bit controls whether the …","Field <code>FIXED_BURST</code> writer - This bit controls whether the …","Field <code>PBLX8_MODE</code> reader - When set high this bit …","Field <code>PBLX8_MODE</code> writer - When set high this bit …","Field <code>PRI_RATIO</code> reader - These bits control the priority …","Field <code>PRI_RATIO</code> writer - These bits control the priority …","Field <code>PROG_BURST_LEN</code> reader - These bits indicate the …","Field <code>PROG_BURST_LEN</code> writer - These bits indicate the …","Register <code>DMABUSMODE</code> reader","Field <code>RX_DMA_PBL</code> reader - This field indicates the maximum …","Field <code>RX_DMA_PBL</code> writer - This field indicates the maximum …","Field <code>SW_RST</code> reader - When this bit is set the MAC DMA …","Field <code>SW_RST</code> writer - When this bit is set the MAC DMA …","Field <code>USE_SEP_PBL</code> reader - When set high this bit …","Field <code>USE_SEP_PBL</code> writer - When set high this bit …","Register <code>DMABUSMODE</code> writer","Bit 7 - When set the size of the alternate descriptor …","Bit 7 - When set the size of the alternate descriptor …","Writes raw bits to the register.","","","Bits 2:6 - This bit specifies the number of Word to skip …","Bits 2:6 - This bit specifies the number of Word to skip …","Bit 1 - This bit specifies the arbitration scheme between …","Bit 1 - This bit specifies the arbitration scheme between …","Bit 25 - When this bit is set high and the FIXED_BURST bit …","Bit 25 - When this bit is set high and the FIXED_BURST bit …","Bit 26 - When this bit is set high and the FIXED_BURST bit …","Bit 26 - When this bit is set high and the FIXED_BURST bit …","Bit 16 - This bit controls whether the AHB master …","Bit 16 - This bit controls whether the AHB master …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 24 - When set high this bit multiplies the programmed …","Bit 24 - When set high this bit multiplies the programmed …","Bits 14:15 - These bits control the priority ratio in the …","Bits 14:15 - These bits control the priority ratio in the …","Bits 8:13 - These bits indicate the maximum number of …","Bits 8:13 - These bits indicate the maximum number of …","Bits 17:22 - This field indicates the maximum number of …","Bits 17:22 - This field indicates the maximum number of …","Bit 0 - When this bit is set the MAC DMA Controller resets …","Bit 0 - When this bit is set the MAC DMA Controller resets …","","","","Bit 23 - When set high this bit configures the Rx DMA to …","Bit 23 - When set high this bit configures the Rx DMA to …","Field <code>DMAIN_AISE</code> reader - When this bit is set abnormal …","Field <code>DMAIN_AISE</code> writer - When this bit is set abnormal …","You can <code>read</code> this register and get <code>dmain_en::R</code>.  You can …","Field <code>DMAIN_ERIE</code> reader - When this bit is set with Normal …","Field <code>DMAIN_ERIE</code> writer - When this bit is set with Normal …","Field <code>DMAIN_ETIE</code> reader - When this bit is set with an …","Field <code>DMAIN_ETIE</code> writer - When this bit is set with an …","Field <code>DMAIN_FBEE</code> reader - When this bit is set with …","Field <code>DMAIN_FBEE</code> writer - When this bit is set with …","Field <code>DMAIN_NISE</code> reader - When this bit is set normal …","Field <code>DMAIN_NISE</code> writer - When this bit is set normal …","Field <code>DMAIN_OIE</code> reader - When this bit is set with …","Field <code>DMAIN_OIE</code> writer - When this bit is set with …","Field <code>DMAIN_RBUE</code> reader - When this bit is set with …","Field <code>DMAIN_RBUE</code> writer - When this bit is set with …","Field <code>DMAIN_RIE</code> reader - When this bit is set with Normal …","Field <code>DMAIN_RIE</code> writer - When this bit is set with Normal …","Field <code>DMAIN_RSE</code> reader - When this bit is set with …","Field <code>DMAIN_RSE</code> writer - When this bit is set with …","Field <code>DMAIN_RWTE</code> reader - When this bit is set with …","Field <code>DMAIN_RWTE</code> writer - When this bit is set with …","Field <code>DMAIN_TBUE</code> reader - When this bit is set with Normal …","Field <code>DMAIN_TBUE</code> writer - When this bit is set with Normal …","Field <code>DMAIN_TIE</code> reader - When this bit is set with Normal …","Field <code>DMAIN_TIE</code> writer - When this bit is set with Normal …","Field <code>DMAIN_TJTE</code> reader - When this bit is set with …","Field <code>DMAIN_TJTE</code> writer - When this bit is set with …","Field <code>DMAIN_TSE</code> reader - When this bit is set with …","Field <code>DMAIN_TSE</code> writer - When this bit is set with …","Field <code>DMAIN_UIE</code> reader - When this bit is set with …","Field <code>DMAIN_UIE</code> writer - When this bit is set with …","Register <code>DMAIN_EN</code> reader","Register <code>DMAIN_EN</code> writer","Writes raw bits to the register.","","","Bit 15 - When this bit is set abnormal interrupt summary …","Bit 15 - When this bit is set abnormal interrupt summary …","Bit 14 - When this bit is set with Normal Interrupt …","Bit 14 - When this bit is set with Normal Interrupt …","Bit 10 - When this bit is set with an Abnormal Interrupt …","Bit 10 - When this bit is set with an Abnormal Interrupt …","Bit 13 - When this bit is set with Abnormal Interrupt …","Bit 13 - When this bit is set with Abnormal Interrupt …","Bit 16 - When this bit is set normal interrupt summary is …","Bit 16 - When this bit is set normal interrupt summary is …","Bit 4 - When this bit is set with Abnormal Interrupt …","Bit 4 - When this bit is set with Abnormal Interrupt …","Bit 7 - When this bit is set with Abnormal Interrupt …","Bit 7 - When this bit is set with Abnormal Interrupt …","Bit 6 - When this bit is set with Normal Interrupt Summary …","Bit 6 - When this bit is set with Normal Interrupt Summary …","Bit 8 - When this bit is set with Abnormal Interrupt …","Bit 8 - When this bit is set with Abnormal Interrupt …","Bit 9 - When this bit is set with Abnormal Interrupt …","Bit 9 - When this bit is set with Abnormal Interrupt …","Bit 2 - When this bit is set with Normal Interrupt Summary …","Bit 2 - When this bit is set with Normal Interrupt Summary …","Bit 0 - When this bit is set with Normal Interrupt Summary …","Bit 0 - When this bit is set with Normal Interrupt Summary …","Bit 3 - When this bit is set with Abnormal Interrupt …","Bit 3 - When this bit is set with Abnormal Interrupt …","Bit 1 - When this bit is set with Abnormal Interrupt …","Bit 1 - When this bit is set with Abnormal Interrupt …","Bit 5 - When this bit is set with Abnormal Interrupt …","Bit 5 - When this bit is set with Abnormal Interrupt …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Missed Frame and Buffer Overflow Counter Register","Field <code>MISSED_FC</code> reader - This field indicates the number …","Field <code>MISSED_FC</code> writer - This field indicates the number …","Field <code>OVERFLOW_BFOC</code> reader - This bit is set every time …","Field <code>OVERFLOW_BFOC</code> writer - This bit is set every time …","Field <code>OVERFLOW_BMFC</code> reader - This bit is set every time …","Field <code>OVERFLOW_BMFC</code> writer - This bit is set every time …","Field <code>OVERFLOW_FC</code> reader - This field indicates the number …","Field <code>OVERFLOW_FC</code> writer - This field indicates the number …","Register <code>DMAMISSEDFR</code> reader","Register <code>DMAMISSEDFR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This field indicates the number of frames …","Bits 0:15 - This field indicates the number of frames …","Bit 28 - This bit is set every time the Overflow Frame …","Bit 28 - This bit is set every time the Overflow Frame …","Bit 16 - This bit is set every time Missed Frame Counter …","Bit 16 - This bit is set every time Missed Frame Counter …","Bits 17:27 - This field indicates the number of frames …","Bits 17:27 - This field indicates the number of frames …","","","","Field <code>DIS_DROP_TCPIP_ERR_FRAM</code> reader - When this bit is …","Field <code>DIS_DROP_TCPIP_ERR_FRAM</code> writer - When this bit is …","Field <code>DIS_FLUSH_RECV_FRAMES</code> reader - When this bit is set …","Field <code>DIS_FLUSH_RECV_FRAMES</code> writer - When this bit is set …","Receive and Transmit operating modes and command","Field <code>DROP_GFRM</code> reader - When set the MAC drops the …","Field <code>DROP_GFRM</code> writer - When set the MAC drops the …","Field <code>FLUSH_TX_FIFO</code> reader - When this bit is set the …","Field <code>FLUSH_TX_FIFO</code> writer - When this bit is set the …","Field <code>FWD_ERR_FRAME</code> reader - When this bit is reset the Rx …","Field <code>FWD_ERR_FRAME</code> writer - When this bit is reset the Rx …","Field <code>FWD_UNDER_GF</code> reader - When set the Rx FIFO forwards …","Field <code>FWD_UNDER_GF</code> writer - When set the Rx FIFO forwards …","Field <code>OPT_SECOND_FRAME</code> reader - When this bit is set it …","Field <code>OPT_SECOND_FRAME</code> writer - When this bit is set it …","Register <code>DMAOPERATION_MODE</code> reader","Field <code>RX_STORE_FORWARD</code> reader - When this bit is set the …","Field <code>RX_STORE_FORWARD</code> writer - When this bit is set the …","Field <code>RX_THRESH_CTRL</code> reader - These two bits control the …","Field <code>RX_THRESH_CTRL</code> writer - These two bits control the …","Field <code>START_STOP_RX</code> reader - When this bit is set the …","Field <code>START_STOP_RX</code> writer - When this bit is set the …","Field <code>START_STOP_TRANSMISSION_COMMAND</code> reader - When this …","Field <code>START_STOP_TRANSMISSION_COMMAND</code> writer - When this …","Field <code>TX_STR_FWD</code> reader - When this bit is set …","Field <code>TX_STR_FWD</code> writer - When this bit is set …","Field <code>TX_THRESH_CTRL</code> reader - These bits control the …","Field <code>TX_THRESH_CTRL</code> writer - These bits control the …","Register <code>DMAOPERATION_MODE</code> writer","Writes raw bits to the register.","","","Bit 26 - When this bit is set the MAC does not drop the …","Bit 26 - When this bit is set the MAC does not drop the …","Bit 24 - When this bit is set the Rx DMA does not flush …","Bit 24 - When this bit is set the Rx DMA does not flush …","Bit 5 - When set the MAC drops the received giant frames …","Bit 5 - When set the MAC drops the received giant frames …","Bit 20 - When this bit is set the transmit FIFO controller …","Bit 20 - When this bit is set the transmit FIFO controller …","Returns the argument unchanged.","Bit 7 - When this bit is reset the Rx FIFO drops frames …","Bit 7 - When this bit is reset the Rx FIFO drops frames …","Bit 6 - When set the Rx FIFO forwards Undersized frames …","Bit 6 - When set the Rx FIFO forwards Undersized frames …","Calls <code>U::from(self)</code>.","Bit 2 - When this bit is set it instructs the DMA to …","Bit 2 - When this bit is set it instructs the DMA to …","Bit 25 - When this bit is set the MTL reads a frame from …","Bit 25 - When this bit is set the MTL reads a frame from …","Bits 3:4 - These two bits control the threshold level of …","Bits 3:4 - These two bits control the threshold level of …","Bit 1 - When this bit is set the Receive process is placed …","Bit 1 - When this bit is set the Receive process is placed …","Bit 13 - When this bit is set transmission is placed in …","Bit 13 - When this bit is set transmission is placed in …","","","Bit 21 - When this bit is set transmission starts when a …","Bit 21 - When this bit is set transmission starts when a …","Bits 14:16 - These bits control the threshold level of the …","Bits 14:16 - These bits control the threshold level of the …","","Watchdog timer count on receive","Register <code>DMARINTWDTIMER</code> reader","Field <code>RIWTC</code> reader - This bit indicates the number of …","Field <code>RIWTC</code> writer - This bit indicates the number of …","Register <code>DMARINTWDTIMER</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - This bit indicates the number of system clock …","Bits 0:7 - This bit indicates the number of system clock …","","","","This field contains the base address of the first …","Register <code>DMARXBASEADDR</code> reader","Register <code>DMARXBASEADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","The address of the current receive descriptor list. …","Register <code>DMARXCURRADDR_BUF</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","The address of the current receive descriptor list. …","Register <code>DMARXCURRDESC</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","When these bits are written with any value the DMA reads …","Register <code>DMARXPOLLDEMAND</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ABN_INT_SUMM</code> reader - Abnormal Interrupt Summary bit …","Field <code>ABN_INT_SUMM</code> writer - Abnormal Interrupt Summary bit …","State of interrupts, errors and other events","Field <code>EARLY_RECV_INT</code> reader - This bit indicates that the …","Field <code>EARLY_RECV_INT</code> writer - This bit indicates that the …","Field <code>EARLY_TRANS_INT</code> reader - This bit indicates that the …","Field <code>EARLY_TRANS_INT</code> writer - This bit indicates that the …","Field <code>ERROR_BITS</code> reader - This field indicates the type of …","Field <code>ERROR_BITS</code> writer - This field indicates the type of …","Field <code>FATAL_BUS_ERR_INT</code> reader - This bit indicates that a …","Field <code>FATAL_BUS_ERR_INT</code> writer - This bit indicates that a …","Field <code>NORM_INT_SUMM</code> reader - Normal Interrupt Summary bit …","Field <code>NORM_INT_SUMM</code> writer - Normal Interrupt Summary bit …","Field <code>PMT_INT</code> reader - This bit indicates an interrupt …","Field <code>PMT_INT</code> writer - This bit indicates an interrupt …","Register <code>DMASTATUS</code> reader","Field <code>RECV_BUF_UNAVAIL</code> reader - This bit indicates that …","Field <code>RECV_BUF_UNAVAIL</code> writer - This bit indicates that …","Field <code>RECV_INT</code> reader - This bit indicates that the frame …","Field <code>RECV_INT</code> writer - This bit indicates that the frame …","Field <code>RECV_OVFLOW</code> reader - This bit indicates that the …","Field <code>RECV_OVFLOW</code> writer - This bit indicates that the …","Field <code>RECV_PROC_STATE</code> reader - This field indicates the …","Field <code>RECV_PROC_STATE</code> writer - This field indicates the …","Field <code>RECV_PROC_STOP</code> reader - This bit is asserted when …","Field <code>RECV_PROC_STOP</code> writer - This bit is asserted when …","Field <code>RECV_WDT_TO</code> reader - When set this bit indicates …","Field <code>RECV_WDT_TO</code> writer - When set this bit indicates …","Field <code>TRANS_BUF_UNAVAIL</code> reader - This bit indicates that …","Field <code>TRANS_BUF_UNAVAIL</code> writer - This bit indicates that …","Field <code>TRANS_INT</code> reader - This bit indicates that the frame …","Field <code>TRANS_INT</code> writer - This bit indicates that the frame …","Field <code>TRANS_JABBER_TO</code> reader - This bit indicates that the …","Field <code>TRANS_JABBER_TO</code> writer - This bit indicates that the …","Field <code>TRANS_PROC_STATE</code> reader - This field indicates the …","Field <code>TRANS_PROC_STATE</code> writer - This field indicates the …","Field <code>TRANS_PROC_STOP</code> reader - This bit is set when the …","Field <code>TRANS_PROC_STOP</code> writer - This bit is set when the …","Field <code>TRANS_UNDFLOW</code> reader - This bit indicates that the …","Field <code>TRANS_UNDFLOW</code> writer - This bit indicates that the …","Field <code>TS_TRI_INT</code> reader - This bit indicates an interrupt …","Field <code>TS_TRI_INT</code> writer - This bit indicates an interrupt …","Register <code>DMASTATUS</code> writer","Bit 15 - Abnormal Interrupt Summary bit value is the …","Bit 15 - Abnormal Interrupt Summary bit value is the …","Writes raw bits to the register.","","","Bit 14 - This bit indicates that the DMA filled the first …","Bit 14 - This bit indicates that the DMA filled the first …","Bit 10 - This bit indicates that the frame to be …","Bit 10 - This bit indicates that the frame to be …","Bits 23:25 - This field indicates the type of error that …","Bits 23:25 - This field indicates the type of error that …","Bit 13 - This bit indicates that a bus error occurred as …","Bit 13 - This bit indicates that a bus error occurred as …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - Normal Interrupt Summary bit value is the logical …","Bit 16 - Normal Interrupt Summary bit value is the logical …","Bit 28 - This bit indicates an interrupt event in the PMT …","Bit 28 - This bit indicates an interrupt event in the PMT …","Bit 7 - This bit indicates that the host owns the Next …","Bit 7 - This bit indicates that the host owns the Next …","Bit 6 - This bit indicates that the frame reception is …","Bit 6 - This bit indicates that the frame reception is …","Bit 4 - This bit indicates that the Receive Buffer had an …","Bit 4 - This bit indicates that the Receive Buffer had an …","Bits 17:19 - This field indicates the Receive DMA FSM …","Bits 17:19 - This field indicates the Receive DMA FSM …","Bit 8 - This bit is asserted when the Receive Process …","Bit 8 - This bit is asserted when the Receive Process …","Bit 9 - When set this bit indicates that the Receive …","Bit 9 - When set this bit indicates that the Receive …","Bit 2 - This bit indicates that the host owns the Next …","Bit 2 - This bit indicates that the host owns the Next …","Bit 0 - This bit indicates that the frame transmission is …","Bit 0 - This bit indicates that the frame transmission is …","Bit 3 - This bit indicates that the Transmit Jabber Timer …","Bit 3 - This bit indicates that the Transmit Jabber Timer …","Bits 20:22 - This field indicates the Transmit DMA FSM …","Bits 20:22 - This field indicates the Transmit DMA FSM …","Bit 1 - This bit is set when the transmission is stopped.","Bit 1 - This bit is set when the transmission is stopped.","Bit 5 - This bit indicates that the Transmit Buffer had an …","Bit 5 - This bit indicates that the Transmit Buffer had an …","","","Bit 29 - This bit indicates an interrupt event in the …","Bit 29 - This bit indicates an interrupt event in the …","","This field contains the base address of the first …","Register <code>DMATXBASEADDR</code> reader","Register <code>DMATXBASEADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","The address of the current receive descriptor list. …","Register <code>DMATXCURRADDR_BUF</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","The address of the current receive descriptor list. …","Register <code>DMATXCURRDESC</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","When these bits are written with any value the DMA reads …","Register <code>DMATXPOLLDEMAND</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","EX_CLKOUT_CONF (rw) register accessor: RMII clock divider …","EX_CLK_CTRL (rw) register accessor: Clock enable and …","EX_DATE (rw) register accessor: ","EX_OSCCLK_CONF (rw) register accessor: RMII clock half and …","EX_PHYINF_CONF (rw) register accessor: Selection of …","PD_SEL (rw) register accessor: Ethernet RAM power-down …","Register block","","","Clock enable and external/internal clock selection","0x08 - Clock enable and external/internal clock selection","RMII clock divider setting","0x00 - RMII clock divider setting","","0xfc - ","RMII clock half and whole divider settings","0x04 - RMII clock half and whole divider settings","Selection of MII/RMII phy","0x0c - Selection of MII/RMII phy","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Ethernet RAM power-down enable","0x10 - Ethernet RAM power-down enable","","","","Field <code>CLK_EN</code> reader - ","Field <code>CLK_EN</code> writer - ","Field <code>EXT_EN</code> reader - ","Field <code>EXT_EN</code> writer - ","Clock enable and external/internal clock selection","Field <code>INT_EN</code> reader - ","Field <code>INT_EN</code> writer - ","Field <code>MII_CLK_RX_EN</code> reader - ","Field <code>MII_CLK_RX_EN</code> writer - ","Field <code>MII_CLK_TX_EN</code> reader - ","Field <code>MII_CLK_TX_EN</code> writer - ","Register <code>EX_CLK_CTRL</code> reader","Field <code>RX_125_CLK_EN</code> reader - ","Field <code>RX_125_CLK_EN</code> writer - ","Register <code>EX_CLK_CTRL</code> writer","Writes raw bits to the register.","","","Bit 5","Bit 5","Bit 0","Bit 0","Returns the argument unchanged.","Bit 1","Bit 1","Calls <code>U::from(self)</code>.","Bit 4","Bit 4","Bit 3","Bit 3","Bit 2","Bit 2","","","","Field <code>DIV_NUM</code> reader - ","Field <code>DIV_NUM</code> writer - ","Field <code>DLY_NUM</code> reader - ","Field <code>DLY_NUM</code> writer - ","RMII clock divider setting","Field <code>H_DIV_NUM</code> reader - ","Field <code>H_DIV_NUM</code> writer - ","Register <code>EX_CLKOUT_CONF</code> reader","Register <code>EX_CLKOUT_CONF</code> writer","Writes raw bits to the register.","","","Bits 0:3","Bits 0:3","Bits 8:9","Bits 8:9","Returns the argument unchanged.","Bits 4:7","Bits 4:7","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>ex_date::R</code>.  You can …","Register <code>EX_DATE</code> reader","Register <code>EX_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_SEL</code> reader - ","Field <code>CLK_SEL</code> writer - ","Field <code>DIV_NUM_100M</code> reader - ","Field <code>DIV_NUM_100M</code> writer - ","Field <code>DIV_NUM_10M</code> reader - ","Field <code>DIV_NUM_10M</code> writer - ","RMII clock half and whole divider settings","Field <code>H_DIV_NUM_100M</code> reader - ","Field <code>H_DIV_NUM_100M</code> writer - ","Field <code>H_DIV_NUM_10M</code> reader - ","Field <code>H_DIV_NUM_10M</code> writer - ","Register <code>EX_OSCCLK_CONF</code> reader","Register <code>EX_OSCCLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 24","Bit 24","Bits 12:17","Bits 12:17","Bits 0:5","Bits 0:5","Returns the argument unchanged.","Bits 18:23","Bits 18:23","Bits 6:11","Bits 6:11","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_PHY_ADDR</code> reader - ","Field <code>CORE_PHY_ADDR</code> writer - ","Field <code>EXT_REVMII_RX_CLK_SEL</code> reader - ","Field <code>EXT_REVMII_RX_CLK_SEL</code> writer - ","Selection of MII/RMII phy","Field <code>INT_REVMII_RX_CLK_SEL</code> reader - ","Field <code>INT_REVMII_RX_CLK_SEL</code> writer - ","Field <code>PHY_INTF_SEL</code> reader - ","Field <code>PHY_INTF_SEL</code> writer - ","Field <code>PMT_CTRL_EN</code> reader - ","Field <code>PMT_CTRL_EN</code> writer - ","Register <code>EX_PHYINF_CONF</code> reader","Field <code>REVMII_PHY_ADDR</code> reader - ","Field <code>REVMII_PHY_ADDR</code> writer - ","Field <code>SBD_CLK_GATING_EN</code> reader - ","Field <code>SBD_CLK_GATING_EN</code> writer - ","Field <code>SBD_FLOWCTRL</code> reader - ","Field <code>SBD_FLOWCTRL</code> writer - ","Field <code>SCR_SMI_DLY_RX_SYNC</code> reader - ","Field <code>SCR_SMI_DLY_RX_SYNC</code> writer - ","Field <code>SS_MODE</code> reader - ","Field <code>SS_MODE</code> writer - ","Field <code>TX_ERR_OUT_EN</code> reader - ","Field <code>TX_ERR_OUT_EN</code> writer - ","Register <code>EX_PHYINF_CONF</code> writer","Writes raw bits to the register.","","","Bits 3:7","Bits 3:7","Bit 1","Bit 1","Returns the argument unchanged.","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","Bits 13:15","Bits 13:15","Bit 18","Bit 18","Bits 8:12","Bits 8:12","Bit 17","Bit 17","Bit 2","Bit 2","Bit 19","Bit 19","Bit 16","Bit 16","","","Bit 20","Bit 20","","Ethernet RAM power-down enable","Register <code>PD_SEL</code> reader","Field <code>RAM_PD_EN</code> reader - ","Field <code>RAM_PD_EN</code> writer - ","Register <code>PD_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","","","","EMACADDR0HIGH (rw) register accessor: Upper 16 bits of the …","EMACADDR0LOW (rw) register accessor: This field contains …","EMACADDR1HIGH (rw) register accessor: Upper 16 bits of the …","EMACADDR1LOW (rw) register accessor: This field contains …","EMACADDR2HIGH (rw) register accessor: Upper 16 bits of the …","EMACADDR2LOW (rw) register accessor: This field contains …","EMACADDR3HIGH (rw) register accessor: Upper 16 bits of the …","EMACADDR3LOW (rw) register accessor: This field contains …","EMACADDR4HIGH (rw) register accessor: Upper 16 bits of the …","EMACADDR4LOW (rw) register accessor: This field contains …","EMACADDR5HIGH (rw) register accessor: Upper 16 bits of the …","EMACADDR5LOW (rw) register accessor: This field contains …","EMACADDR6HIGH (rw) register accessor: Upper 16 bits of the …","EMACADDR6LOW (rw) register accessor: This field contains …","EMACADDR7HIGH (rw) register accessor: Upper 16 bits of the …","EMACADDR7LOW (rw) register accessor: This field contains …","EMACCONFIG (rw) register accessor: MAC configuration","EMACCSTATUS (r) register accessor: Link communication …","EMACDEBUG (r) register accessor: Status debugging bits","EMACFC (rw) register accessor: Frame flow control","EMACFF (rw) register accessor: Frame filter settings","EMACGMIIADDR (rw) register accessor: PHY configuration …","EMACINTMASK (rw) register accessor: Interrupt mask","EMACINTS (r) register accessor: Interrupt status","EMACLPITIMERSCONTROL (r) register accessor: LPI Timers …","EMACLPI_CRS (r) register accessor: LPI Control and Status","EMACMIIDATA (rw) register accessor: PHY data read write","EMACWDOGTO (rw) register accessor: Watchdog timeout control","PMT_CSR (r) register accessor: PMT Control and Status","PMT_RWUFFR (r) register accessor: The MSB (31st bit) must …","Register block","","","Upper 16 bits of the first 6-byte MAC address","0x40 - Upper 16 bits of the first 6-byte MAC address","This field contains the lower 32 bits of the first 6-byte …","0x44 - This field contains the lower 32 bits of the first …","Upper 16 bits of the second 6-byte MAC address","0x48 - Upper 16 bits of the second 6-byte MAC address","This field contains the lower 32 bits of the second 6-byte …","0x4c - This field contains the lower 32 bits of the second …","Upper 16 bits of the third 6-byte MAC address","0x50 - Upper 16 bits of the third 6-byte MAC address","This field contains the lower 32 bits of the third 6-byte …","0x54 - This field contains the lower 32 bits of the third …","Upper 16 bits of the fourth 6-byte MAC address","0x58 - Upper 16 bits of the fourth 6-byte MAC address","This field contains the lower 32 bits of the fourth 6-byte …","0x5c - This field contains the lower 32 bits of the fourth …","Upper 16 bits of the fifth 6-byte MAC address","0x60 - Upper 16 bits of the fifth 6-byte MAC address","This field contains the lower 32 bits of the fifth 6-byte …","0x64 - This field contains the lower 32 bits of the fifth …","Upper 16 bits of the sixth 6-byte MAC address","0x68 - Upper 16 bits of the sixth 6-byte MAC address","This field contains the lower 32 bits of the sixth 6-byte …","0x6c - This field contains the lower 32 bits of the sixth …","Upper 16 bits of the seventh 6-byte MAC address","0x70 - Upper 16 bits of the seventh 6-byte MAC address","This field contains the lower 32 bits of the seventh …","0x74 - This field contains the lower 32 bits of the …","Upper 16 bits of the eighth 6-byte MAC address","0x78 - Upper 16 bits of the eighth 6-byte MAC address","This field contains the lower 32 bits of the eighth 6-byte …","0x7c - This field contains the lower 32 bits of the eighth …","MAC configuration","0x00 - MAC configuration","Link communication status","0xd8 - Link communication status","Status debugging bits","0x24 - Status debugging bits","Frame flow control","0x18 - Frame flow control","Frame filter settings","0x04 - Frame filter settings","PHY configuration access","0x10 - PHY configuration access","Interrupt mask","0x3c - Interrupt mask","Interrupt status","0x38 - Interrupt status","LPI Control and Status","0x30 - LPI Control and Status","LPI Timers Control","0x34 - LPI Timers Control","PHY data read write","0x14 - PHY data read write","Watchdog timeout control","0xdc - Watchdog timeout control","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","PMT Control and Status","0x2c - PMT Control and Status","The MSB (31st bit) must be zero.Bit j[30:0] is the byte …","0x28 - The MSB (31st bit) must be zero.Bit j[30:0] is the …","","","","Field <code>ADDRESS0_HI</code> reader - This field contains the upper …","Field <code>ADDRESS0_HI</code> writer - This field contains the upper …","Field <code>ADDRESS_ENABLE0</code> reader - This bit is always set to 1.","Field <code>ADDRESS_ENABLE0</code> writer - This bit is always set to 1.","Upper 16 bits of the first 6-byte MAC address","Register <code>EMACADDR0HIGH</code> reader","Register <code>EMACADDR0HIGH</code> writer","Bits 0:15 - This field contains the upper 16 bits (47:32) …","Bits 0:15 - This field contains the upper 16 bits (47:32) …","Bit 31 - This bit is always set to 1.","Bit 31 - This bit is always set to 1.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This field contains the lower 32 bits of the first 6-byte …","Register <code>EMACADDR0LOW</code> reader","Register <code>EMACADDR0LOW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADDRESS_ENABLE1</code> reader - When this bit is set the …","Field <code>ADDRESS_ENABLE1</code> writer - When this bit is set the …","Upper 16 bits of the second 6-byte MAC address","Field <code>MAC_ADDRESS1_HI</code> reader - This field contains the …","Field <code>MAC_ADDRESS1_HI</code> writer - This field contains the …","Field <code>MASK_BYTE_CONTROL</code> reader - These bits are mask …","Field <code>MASK_BYTE_CONTROL</code> writer - These bits are mask …","Register <code>EMACADDR1HIGH</code> reader","Field <code>SOURCE_ADDRESS</code> reader - When this bit is set the …","Field <code>SOURCE_ADDRESS</code> writer - When this bit is set the …","Register <code>EMACADDR1HIGH</code> writer","Bit 31 - When this bit is set the address filter module …","Bit 31 - When this bit is set the address filter module …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 24:29 - These bits are mask control bits for …","Bits 24:29 - These bits are mask control bits for …","Bit 30 - When this bit is set the EMACADDR1[47:0] is used …","Bit 30 - When this bit is set the EMACADDR1[47:0] is used …","","","","This field contains the lower 32 bits of the second 6-byte …","Register <code>EMACADDR1LOW</code> reader","Register <code>EMACADDR1LOW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADDRESS_ENABLE2</code> reader - When this bit is set the …","Field <code>ADDRESS_ENABLE2</code> writer - When this bit is set the …","Upper 16 bits of the third 6-byte MAC address","Field <code>MAC_ADDRESS2_HI</code> reader - This field contains the …","Field <code>MAC_ADDRESS2_HI</code> writer - This field contains the …","Field <code>MASK_BYTE_CONTROL2</code> reader - These bits are mask …","Field <code>MASK_BYTE_CONTROL2</code> writer - These bits are mask …","Register <code>EMACADDR2HIGH</code> reader","Field <code>SOURCE_ADDRESS2</code> reader - When this bit is set the …","Field <code>SOURCE_ADDRESS2</code> writer - When this bit is set the …","Register <code>EMACADDR2HIGH</code> writer","Bit 31 - When this bit is set the address filter module …","Bit 31 - When this bit is set the address filter module …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 24:29 - These bits are mask control bits for …","Bits 24:29 - These bits are mask control bits for …","Bit 30 - When this bit is set the EMACADDR2[47:0] is used …","Bit 30 - When this bit is set the EMACADDR2[47:0] is used …","","","","This field contains the lower 32 bits of the third 6-byte …","Register <code>EMACADDR2LOW</code> reader","Register <code>EMACADDR2LOW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADDRESS_ENABLE3</code> reader - When this bit is set the …","Field <code>ADDRESS_ENABLE3</code> writer - When this bit is set the …","Upper 16 bits of the fourth 6-byte MAC address","Field <code>MAC_ADDRESS3_HI</code> reader - This field contains the …","Field <code>MAC_ADDRESS3_HI</code> writer - This field contains the …","Field <code>MASK_BYTE_CONTROL3</code> reader - These bits are mask …","Field <code>MASK_BYTE_CONTROL3</code> writer - These bits are mask …","Register <code>EMACADDR3HIGH</code> reader","Field <code>SOURCE_ADDRESS3</code> reader - When this bit is set the …","Field <code>SOURCE_ADDRESS3</code> writer - When this bit is set the …","Register <code>EMACADDR3HIGH</code> writer","Bit 31 - When this bit is set the address filter module …","Bit 31 - When this bit is set the address filter module …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 24:29 - These bits are mask control bits for …","Bits 24:29 - These bits are mask control bits for …","Bit 30 - When this bit is set the EMACADDR3[47:0] is used …","Bit 30 - When this bit is set the EMACADDR3[47:0] is used …","","","","This field contains the lower 32 bits of the fourth 6-byte …","Register <code>EMACADDR3LOW</code> reader","Register <code>EMACADDR3LOW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADDRESS_ENABLE4</code> reader - When this bit is set the …","Field <code>ADDRESS_ENABLE4</code> writer - When this bit is set the …","Upper 16 bits of the fifth 6-byte MAC address","Field <code>MAC_ADDRESS4_HI</code> reader - This field contains the …","Field <code>MAC_ADDRESS4_HI</code> writer - This field contains the …","Field <code>MASK_BYTE_CONTROL4</code> reader - These bits are mask …","Field <code>MASK_BYTE_CONTROL4</code> writer - These bits are mask …","Register <code>EMACADDR4HIGH</code> reader","Field <code>SOURCE_ADDRESS4</code> reader - When this bit is set the …","Field <code>SOURCE_ADDRESS4</code> writer - When this bit is set the …","Register <code>EMACADDR4HIGH</code> writer","Bit 31 - When this bit is set the address filter module …","Bit 31 - When this bit is set the address filter module …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 24:29 - These bits are mask control bits for …","Bits 24:29 - These bits are mask control bits for …","Bit 30 - When this bit is set the EMACADDR4[47:0] is used …","Bit 30 - When this bit is set the EMACADDR4[47:0] is used …","","","","This field contains the lower 32 bits of the fifth 6-byte …","Register <code>EMACADDR4LOW</code> reader","Register <code>EMACADDR4LOW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADDRESS_ENABLE5</code> reader - When this bit is set the …","Field <code>ADDRESS_ENABLE5</code> writer - When this bit is set the …","Upper 16 bits of the sixth 6-byte MAC address","Field <code>MAC_ADDRESS5_HI</code> reader - This field contains the …","Field <code>MAC_ADDRESS5_HI</code> writer - This field contains the …","Field <code>MASK_BYTE_CONTROL5</code> reader - These bits are mask …","Field <code>MASK_BYTE_CONTROL5</code> writer - These bits are mask …","Register <code>EMACADDR5HIGH</code> reader","Field <code>SOURCE_ADDRESS5</code> reader - When this bit is set the …","Field <code>SOURCE_ADDRESS5</code> writer - When this bit is set the …","Register <code>EMACADDR5HIGH</code> writer","Bit 31 - When this bit is set the address filter module …","Bit 31 - When this bit is set the address filter module …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 24:29 - These bits are mask control bits for …","Bits 24:29 - These bits are mask control bits for …","Bit 30 - When this bit is set the EMACADDR5[47:0] is used …","Bit 30 - When this bit is set the EMACADDR5[47:0] is used …","","","","This field contains the lower 32 bits of the sixth 6-byte …","Register <code>EMACADDR5LOW</code> reader","Register <code>EMACADDR5LOW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADDRESS_ENABLE6</code> reader - When this bit is set the …","Field <code>ADDRESS_ENABLE6</code> writer - When this bit is set the …","Upper 16 bits of the seventh 6-byte MAC address","Field <code>MAC_ADDRESS6_HI</code> reader - This field contains the …","Field <code>MAC_ADDRESS6_HI</code> writer - This field contains the …","Field <code>MASK_BYTE_CONTROL6</code> reader - These bits are mask …","Field <code>MASK_BYTE_CONTROL6</code> writer - These bits are mask …","Register <code>EMACADDR6HIGH</code> reader","Field <code>SOURCE_ADDRESS6</code> reader - When this bit is set the …","Field <code>SOURCE_ADDRESS6</code> writer - When this bit is set the …","Register <code>EMACADDR6HIGH</code> writer","Bit 31 - When this bit is set the address filter module …","Bit 31 - When this bit is set the address filter module …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 24:29 - These bits are mask control bits for …","Bits 24:29 - These bits are mask control bits for …","Bit 30 - When this bit is set the EMACADDR6[47:0] is used …","Bit 30 - When this bit is set the EMACADDR6[47:0] is used …","","","","This field contains the lower 32 bits of the seventh …","Register <code>EMACADDR6LOW</code> reader","Register <code>EMACADDR6LOW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADDRESS_ENABLE7</code> reader - When this bit is set the …","Field <code>ADDRESS_ENABLE7</code> writer - When this bit is set the …","Upper 16 bits of the eighth 6-byte MAC address","Field <code>MAC_ADDRESS7_HI</code> reader - This field contains the …","Field <code>MAC_ADDRESS7_HI</code> writer - This field contains the …","Field <code>MASK_BYTE_CONTROL7</code> reader - These bits are mask …","Field <code>MASK_BYTE_CONTROL7</code> writer - These bits are mask …","Register <code>EMACADDR7HIGH</code> reader","Field <code>SOURCE_ADDRESS7</code> reader - When this bit is set the …","Field <code>SOURCE_ADDRESS7</code> writer - When this bit is set the …","Register <code>EMACADDR7HIGH</code> writer","Bit 31 - When this bit is set the address filter module …","Bit 31 - When this bit is set the address filter module …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 0:15 - This field contains the upper 16 bits Bits…","Bits 24:29 - These bits are mask control bits for …","Bits 24:29 - These bits are mask control bits for …","Bit 30 - When this bit is set the EMACADDR7[47:0] is used …","Bit 30 - When this bit is set the EMACADDR7[47:0] is used …","","","","This field contains the lower 32 bits of the eighth 6-byte …","Register <code>EMACADDR7LOW</code> reader","Register <code>EMACADDR7LOW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ASS2KP</code> reader - When set the MAC considers all …","Field <code>ASS2KP</code> writer - When set the MAC considers all …","Field <code>BACKOFFLIMIT</code> reader - The Back-Off limit determines …","Field <code>BACKOFFLIMIT</code> writer - The Back-Off limit determines …","Field <code>DEFERRALCHECK</code> reader - Deferral Check.","Field <code>DEFERRALCHECK</code> writer - Deferral Check.","Field <code>DISABLECRS</code> reader - When set high this bit makes the …","Field <code>DISABLECRS</code> writer - When set high this bit makes the …","Field <code>DUPLEX</code> reader - When this bit is set the MAC …","Field <code>DUPLEX</code> writer - When this bit is set the MAC …","MAC configuration","Field <code>FESPEED</code> reader - This bit selects the speed in the …","Field <code>FESPEED</code> writer - This bit selects the speed in the …","Field <code>INTERFRAMEGAP</code> reader - These bits control the …","Field <code>INTERFRAMEGAP</code> writer - These bits control the …","Field <code>JABBER</code> reader - When this bit is set the MAC …","Field <code>JABBER</code> writer - When this bit is set the MAC …","Field <code>JUMBOFRAME</code> reader - When this bit is set the MAC …","Field <code>JUMBOFRAME</code> writer - When this bit is set the MAC …","Field <code>LOOPBACK</code> reader - When this bit is set the MAC …","Field <code>LOOPBACK</code> writer - When this bit is set the MAC …","Field <code>MII</code> reader - This bit selects the Ethernet line …","Field <code>MII</code> writer - This bit selects the Ethernet line …","Field <code>PADCRCSTRIP</code> reader - When this bit is set the MAC …","Field <code>PADCRCSTRIP</code> writer - When this bit is set the MAC …","Field <code>PLTF</code> reader - These bits control the number of …","Field <code>PLTF</code> writer - These bits control the number of …","Register <code>EMACCONFIG</code> reader","Field <code>RETRY</code> reader - When this bit is set the MAC attempts …","Field <code>RETRY</code> writer - When this bit is set the MAC attempts …","Field <code>RXIPCOFFLOAD</code> reader - When this bit is set the MAC …","Field <code>RXIPCOFFLOAD</code> writer - When this bit is set the MAC …","Field <code>RXOWN</code> reader - When this bit is set the MAC disables …","Field <code>RXOWN</code> writer - When this bit is set the MAC disables …","Field <code>RX</code> reader - When this bit is set the receiver state …","Field <code>RX</code> writer - When this bit is set the receiver state …","Field <code>SAIRC</code> reader - This field controls the source …","Field <code>SAIRC</code> writer - This field controls the source …","Field <code>TX</code> reader - When this bit is set the transmit state …","Field <code>TX</code> writer - When this bit is set the transmit state …","Register <code>EMACCONFIG</code> writer","Field <code>WATCHDOG</code> reader - When this bit is set the MAC …","Field <code>WATCHDOG</code> writer - When this bit is set the MAC …","Bit 27 - When set the MAC considers all frames with up to …","Bit 27 - When set the MAC considers all frames with up to …","Bits 5:6 - The Back-Off limit determines the random …","Bits 5:6 - The Back-Off limit determines the random …","Writes raw bits to the register.","","","Bit 4 - Deferral Check.","Bit 4 - Deferral Check.","Bit 16 - When set high this bit makes the MAC transmitter …","Bit 16 - When set high this bit makes the MAC transmitter …","Bit 11 - When this bit is set the MAC operates in the …","Bit 11 - When this bit is set the MAC operates in the …","Bit 14 - This bit selects the speed in the MII RMII …","Bit 14 - This bit selects the speed in the MII RMII …","Returns the argument unchanged.","Bits 17:19 - These bits control the minimum IFG between …","Bits 17:19 - These bits control the minimum IFG between …","Calls <code>U::from(self)</code>.","Bit 22 - When this bit is set the MAC disables the jabber …","Bit 22 - When this bit is set the MAC disables the jabber …","Bit 20 - When this bit is set the MAC allows Jumbo frames …","Bit 20 - When this bit is set the MAC allows Jumbo frames …","Bit 12 - When this bit is set the MAC operates in the …","Bit 12 - When this bit is set the MAC operates in the …","Bit 15 - This bit selects the Ethernet line speed. It …","Bit 15 - This bit selects the Ethernet line speed. It …","Bit 7 - When this bit is set the MAC strips the Pad or FCS …","Bit 7 - When this bit is set the MAC strips the Pad or FCS …","Bits 0:1 - These bits control the number of preamble bytes …","Bits 0:1 - These bits control the number of preamble bytes …","Bit 9 - When this bit is set the MAC attempts only one …","Bit 9 - When this bit is set the MAC attempts only one …","Bit 2 - When this bit is set the receiver state machine of …","Bit 2 - When this bit is set the receiver state machine of …","Bit 10 - When this bit is set the MAC calculates the …","Bit 10 - When this bit is set the MAC calculates the …","Bit 13 - When this bit is set the MAC disables the …","Bit 13 - When this bit is set the MAC disables the …","Bits 28:30 - This field controls the source address …","Bits 28:30 - This field controls the source address …","","","Bit 3 - When this bit is set the transmit state machine of …","Bit 3 - When this bit is set the transmit state machine of …","","Bit 23 - When this bit is set the MAC disables the …","Bit 23 - When this bit is set the MAC disables the …","Link communication status","Field <code>JABBER_TIMEOUT</code> reader - This bit indicates whether …","Field <code>LINK_MODE</code> reader - This bit indicates the current …","Field <code>LINK_SPEED</code> reader - This bit indicates the current …","Register <code>EMACCSTATUS</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - This bit indicates whether there is jabber timeout …","Bit 0 - This bit indicates the current mode of operation …","Bits 1:2 - This bit indicates the current speed of the …","","","","Status debugging bits","Field <code>MACRFFCS</code> reader - When high this field indicates the …","Field <code>MACRPES</code> reader - When high this bit indicates that …","Field <code>MACTFCS</code> reader - This field indicates the state of …","Field <code>MACTPES</code> reader - When high this bit indicates that …","Field <code>MACTP</code> reader - When high this bit indicates that the …","Field <code>MTLRFFLS</code> reader - This field gives the status of the …","Field <code>MTLRFRCS</code> reader - This field gives the state of the …","Field <code>MTLRFWCAS</code> reader - When high this bit indicates that …","Field <code>MTLTFNES</code> reader - When high this bit indicates that …","Field <code>MTLTFRCS</code> reader - This field indicates the state of …","Field <code>MTLTFWCS</code> reader - When high this bit indicates that …","Field <code>MTLTSFFS</code> reader - When high this bit indicates that …","Register <code>EMACDEBUG</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 1:2 - When high this field indicates the active state …","Bit 0 - When high this bit indicates that the MAC MII …","Bits 17:18 - This field indicates the state of the MAC …","Bit 19 - When high this bit indicates that the MAC …","Bit 16 - When high this bit indicates that the MAC MII …","Bits 8:9 - This field gives the status of the fill-level …","Bits 5:6 - This field gives the state of the Rx FIFO read …","Bit 4 - When high this bit indicates that the MTL Rx FIFO …","Bit 24 - When high this bit indicates that the MTL Tx FIFO …","Bits 20:21 - This field indicates the state of the Tx FIFO …","Bit 22 - When high this bit indicates that the MTL Tx FIFO …","Bit 25 - When high this bit indicates that the MTL …","","","","Field <code>DZPQ</code> reader - When this bit is set it disables the …","Field <code>DZPQ</code> writer - When this bit is set it disables the …","Frame flow control","Field <code>FCBBA</code> reader - This bit initiates a Pause frame in …","Field <code>FCBBA</code> writer - This bit initiates a Pause frame in …","Field <code>PAUSE_TIME</code> reader - This field holds the value to be …","Field <code>PAUSE_TIME</code> writer - This field holds the value to be …","Field <code>PLT</code> reader - This field configures the threshold of …","Field <code>PLT</code> writer - This field configures the threshold of …","Register <code>EMACFC</code> reader","Field <code>RFCE</code> reader - When this bit is set the MAC decodes …","Field <code>RFCE</code> writer - When this bit is set the MAC decodes …","Field <code>TFCE</code> reader - In the full-duplex mode when this bit …","Field <code>TFCE</code> writer - In the full-duplex mode when this bit …","Field <code>UPFD</code> reader - A pause frame is processed when it has …","Field <code>UPFD</code> writer - A pause frame is processed when it has …","Register <code>EMACFC</code> writer","Writes raw bits to the register.","","","Bit 7 - When this bit is set it disables the automatic …","Bit 7 - When this bit is set it disables the automatic …","Bit 0 - This bit initiates a Pause frame in the …","Bit 0 - This bit initiates a Pause frame in the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - This field holds the value to be used in the …","Bits 16:31 - This field holds the value to be used in the …","Bits 4:5 - This field configures the threshold of the …","Bits 4:5 - This field configures the threshold of the …","Bit 2 - When this bit is set the MAC decodes the received …","Bit 2 - When this bit is set the MAC decodes the received …","Bit 1 - In the full-duplex mode when this bit is set the …","Bit 1 - In the full-duplex mode when this bit is set the …","","","","Bit 3 - A pause frame is processed when it has the unique …","Bit 3 - A pause frame is processed when it has the unique …","Field <code>DAIF</code> reader - When this bit is set the Address Check …","Field <code>DAIF</code> writer - When this bit is set the Address Check …","Field <code>DBF</code> reader - When this bit is set the AFM(Address …","Field <code>DBF</code> writer - When this bit is set the AFM(Address …","Frame filter settings","Field <code>PAM</code> reader - When set this bit indicates that all …","Field <code>PAM</code> writer - When set this bit indicates that all …","Field <code>PCF</code> reader - These bits control the forwarding of …","Field <code>PCF</code> writer - These bits control the forwarding of …","Field <code>PMODE</code> reader - When this bit is set the Address …","Field <code>PMODE</code> writer - When this bit is set the Address …","Register <code>EMACFF</code> reader","Field <code>RECEIVE_ALL</code> reader - When this bit is set the MAC …","Field <code>RECEIVE_ALL</code> writer - When this bit is set the MAC …","Field <code>SAFE</code> reader - When this bit is set the MAC compares …","Field <code>SAFE</code> writer - When this bit is set the MAC compares …","Field <code>SAIF</code> reader - When this bit is set the Address Check …","Field <code>SAIF</code> writer - When this bit is set the Address Check …","Register <code>EMACFF</code> writer","Writes raw bits to the register.","","","Bit 3 - When this bit is set the Address Check block …","Bit 3 - When this bit is set the Address Check block …","Bit 5 - When this bit is set the AFM(Address Filtering …","Bit 5 - When this bit is set the AFM(Address Filtering …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - When set this bit indicates that all received …","Bit 4 - When set this bit indicates that all received …","Bits 6:7 - These bits control the forwarding of all …","Bits 6:7 - These bits control the forwarding of all …","Bit 0 - When this bit is set the Address Filter module …","Bit 0 - When this bit is set the Address Filter module …","Bit 31 - When this bit is set the MAC Receiver module …","Bit 31 - When this bit is set the MAC Receiver module …","Bit 9 - When this bit is set the MAC compares the SA field …","Bit 9 - When this bit is set the MAC compares the SA field …","Bit 8 - When this bit is set the Address Check block …","Bit 8 - When this bit is set the Address Check block …","","","","PHY configuration access","Field <code>MIIBUSY</code> reader - This bit should read logic 0 before …","Field <code>MIIBUSY</code> writer - This bit should read logic 0 before …","Field <code>MIICSRCLK</code> reader - CSR clock range: 1.0 MHz ~ 2.5 …","Field <code>MIICSRCLK</code> writer - CSR clock range: 1.0 MHz ~ 2.5 …","Field <code>MIIDEV</code> reader - This field indicates which of the 32 …","Field <code>MIIDEV</code> writer - This field indicates which of the 32 …","Field <code>MIIREG</code> reader - These bits select the desired MII …","Field <code>MIIREG</code> writer - These bits select the desired MII …","Field <code>MIIWRITE</code> reader - When set this bit indicates to the …","Field <code>MIIWRITE</code> writer - When set this bit indicates to the …","Register <code>EMACGMIIADDR</code> reader","Register <code>EMACGMIIADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - This bit should read logic 0 before writing to PHY …","Bit 0 - This bit should read logic 0 before writing to PHY …","Bits 2:5 - CSR clock range: 1.0 MHz ~ 2.5 MHz. 4’b0000: …","Bits 2:5 - CSR clock range: 1.0 MHz ~ 2.5 MHz. 4’b0000: …","Bits 11:15 - This field indicates which of the 32 possible …","Bits 11:15 - This field indicates which of the 32 possible …","Bits 6:10 - These bits select the desired MII register in …","Bits 6:10 - These bits select the desired MII register in …","Bit 1 - When set this bit indicates to the PHY that this …","Bit 1 - When set this bit indicates to the PHY that this …","","","","Interrupt mask","Field <code>LPIINTMASK</code> reader - When set this bit disables the …","Field <code>LPIINTMASK</code> writer - When set this bit disables the …","Field <code>PMTINTMASK</code> reader - When set this bit disables the …","Field <code>PMTINTMASK</code> writer - When set this bit disables the …","Register <code>EMACINTMASK</code> reader","Register <code>EMACINTMASK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - When set this bit disables the assertion of the …","Bit 10 - When set this bit disables the assertion of the …","Bit 3 - When set this bit disables the assertion of the …","Bit 3 - When set this bit disables the assertion of the …","","","","Interrupt status","Field <code>LPIIS</code> reader - When the Energy Efficient Ethernet …","Field <code>PMTINTS</code> reader - This bit is set when a magic packet …","Register <code>EMACINTS</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - When the Energy Efficient Ethernet feature is …","Bit 3 - This bit is set when a magic packet or remote …","","","","LPI Control and Status","Field <code>LPIEN</code> reader - When set this bit instructs the MAC …","Field <code>LPITXA</code> reader - This bit controls the behavior of …","Field <code>PLS</code> reader - This bit indicates the link status of …","Register <code>EMACLPI_CRS</code> reader","Field <code>RLPIEN</code> reader - When set this bit indicates that the …","Field <code>RLPIEX</code> reader - When set this bit indicates that the …","Field <code>RLPIST</code> reader - When set this bit indicates that the …","Field <code>TLPIEN</code> reader - When set this bit indicates that the …","Field <code>TLPIEX</code> reader - When set this bit indicates that the …","Field <code>TLPIST</code> reader - When set this bit indicates that the …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - When set this bit instructs the MAC Transmitter …","Bit 19 - This bit controls the behavior of the MAC when it …","Bit 17 - This bit indicates the link status of the …","Bit 2 - When set this bit indicates that the MAC Receiver …","Bit 3 - When set this bit indicates that the MAC Receiver …","Bit 9 - When set this bit indicates that the MAC is …","Bit 0 - When set this bit indicates that the MAC …","Bit 1 - When set this bit indicates that the MAC …","Bit 8 - When set this bit indicates that the MAC is …","","","","LPI Timers Control","Field <code>LPI_LS_TIMER</code> reader - This field specifies the …","Field <code>LPI_TW_TIMER</code> reader - This field specifies the …","Register <code>EMACLPITIMERSCONTROL</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:25 - This field specifies the minimum time (in …","Bits 0:15 - This field specifies the minimum time (in …","","","","PHY data read write","Field <code>MII_DATA</code> reader - This field contains the 16-bit …","Field <code>MII_DATA</code> writer - This field contains the 16-bit …","Register <code>EMACMIIDATA</code> reader","Register <code>EMACMIIDATA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This field contains the 16-bit data value read …","Bits 0:15 - This field contains the 16-bit data value read …","","","","Watchdog timeout control","Field <code>PWDOGEN</code> reader - When this bit is set and Bit[23] …","Field <code>PWDOGEN</code> writer - When this bit is set and Bit[23] …","Register <code>EMACWDOGTO</code> reader","Register <code>EMACWDOGTO</code> writer","Field <code>WDOGTO</code> reader - When Bit[16] (PWE) is set and Bit[23…","Field <code>WDOGTO</code> writer - When Bit[16] (PWE) is set and Bit[23…","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - When this bit is set and Bit[23] (WD) of …","Bit 16 - When this bit is set and Bit[23] (WD) of …","","","","Bits 0:13 - When Bit[16] (PWE) is set and Bit[23] (WD) of …","Bits 0:13 - When Bit[16] (PWE) is set and Bit[23] (WD) of …","Field <code>GLBLUCAST</code> reader - When set enables any unicast …","Field <code>MGKPKTEN</code> reader - When set enables generation of a …","Field <code>MGKPRCVD</code> reader - When set this bit indicates that …","PMT Control and Status","Field <code>PWRDWN</code> reader - When set the MAC receiver drops all …","Register <code>PMT_CSR</code> reader","Field <code>RWKFILTRST</code> reader - When this bit is set it resets …","Field <code>RWKPKTEN</code> reader - When set enables generation of a …","Field <code>RWKPRCVD</code> reader - When set this bit indicates the …","Field <code>RWKPTR</code> reader - The maximum value of the pointer is …","","","Returns the argument unchanged.","Bit 9 - When set enables any unicast packet filtered by …","Calls <code>U::from(self)</code>.","Bit 1 - When set enables generation of a power management …","Bit 5 - When set this bit indicates that the power …","Bit 0 - When set the MAC receiver drops all received …","Bit 31 - When this bit is set it resets the RWKPTR …","Bit 2 - When set enables generation of a power management …","Bit 6 - When set this bit indicates the power management …","Bits 24:28 - The maximum value of the pointer is 7 the …","","","","The MSB (31st bit) must be zero.Bit j[30:0] is the byte …","Register <code>PMT_RWUFFR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ADDRESS (w) register accessor: ","BUFFER_ (w) register accessor: ","DONE (r) register accessor: ","Register block","START (w) register accessor: ","","0x24 - ","","","","0x00..0x20 - ","Iterator for array of: 0x00..0x20 - ","","0x28 - ","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","0x20 - ","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>ADDRESS</code> writer - The physical address on the …","Register <code>ADDRESS</code> writer","Bits 0:7 - The physical address on the off-chip flash must …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUFFER</code> writer - Data buffers for encryption.","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Register <code>BUFFER_%s</code> writer","Writes raw bits to the register.","","","Bits 0:7 - Data buffers for encryption.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>done::R</code>.  See API.","Field <code>FLASH_DONE</code> reader - Set this bit when encryption …","Register <code>DONE</code> reader","","","Bit 0 - Set this bit when encryption operation is complete.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_START</code> writer - Set this bit to start …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Register <code>START</code> writer","Writes raw bits to the register.","","","Bits 0:7 - Set this bit to start encryption operation on …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register block","TIMER_ALARM (rw) register accessor: ","TIMER_COUNT (rw) register accessor: ","TIMER_CTRL (rw) register accessor: ","TIMER_INT (rw) register accessor: ","TIMER_LOAD (rw) register accessor: ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","0x10 - ","","0x04 - ","","0x08 - ","","0x0c - ","","0x00 - ","","","","Register <code>TIMER_ALARM</code> reader","Field <code>TIMER_ALARM</code> reader - ","You can <code>read</code> this register and get <code>timer_alarm::R</code>.  You …","Field <code>TIMER_ALARM</code> writer - ","Register <code>TIMER_ALARM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","Bits 0:7","","","","Register <code>TIMER_COUNT</code> reader","Field <code>TIMER_COUNT</code> reader - ","You can <code>read</code> this register and get <code>timer_count::R</code>.  You …","Field <code>TIMER_COUNT</code> writer - ","Register <code>TIMER_COUNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","Bits 0:7","","","","Register <code>TIMER_CTRL</code> reader","You can <code>read</code> this register and get <code>timer_ctrl::R</code>.  You can …","Field <code>TIMER_PRESCALER</code> reader - ","Field <code>TIMER_PRESCALER</code> writer - ","Register <code>TIMER_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 1:8","Bits 1:8","","","","Field <code>CLR</code> reader - ","Field <code>CLR</code> writer - ","Register <code>TIMER_INT</code> reader","You can <code>read</code> this register and get <code>timer_int::R</code>.  You can …","Register <code>TIMER_INT</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>TIMER_LOAD</code> reader","You can <code>read</code> this register and get <code>timer_load::R</code>.  You can …","Field <code>VALUE</code> reader - ","Field <code>VALUE</code> writer - ","Register <code>TIMER_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:7","Bits 0:7","Bit-wise field reader","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Field reader.","Raw field type","Write field Proxy with unsafe <code>bits</code>","Write field Proxy with safe <code>bits</code>","Specifies the register bits that are not changed if you …","Register reader.","Reset value of the register.","Raw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …)","Trait implemented by readable registers to enable the <code>read</code> …","This structure provides volatile access to registers.","Raw register type","Reset value of the register.","Raw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …).","Raw field type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …).","Register writer.","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Trait implemented by writeable registers.","Specifies the register bits that are not changed if you …","Returns the underlying memory address of register.","Value of the field as raw bits.","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Returns <code>true</code> if the bit is clear (0).","Returns <code>true</code> if the bit is set (1).","Reads raw bits from register.","Reads raw bits from field.","Writes raw bits to the field","Writes raw bits to the field","","","Clears the field bit","Clears the field bit","Clears the field bit by passing one","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Mask for bits of width <code>WI</code>","Modifies the contents of the register by reading and then …","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Mask for bits of width 1","Reads the contents of a <code>Readable</code> register.","Writes the reset value to <code>Writable</code> register.","Reset value of the register.","Sets the field bit","Sets the field bit","Sets the field bit by passing zero","Toggle the field bit by passing one","Toggle the field bit by passing zero","","","","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Writes bits to a <code>Writable</code> register.","Writes 0 to a <code>Writable</code> register.","ACPU_INT (r) register accessor: ","ACPU_INT1 (r) register accessor: ","ACPU_NMI_INT (r) register accessor: ","ACPU_NMI_INT1 (r) register accessor: ","BT_SELECT (rw) register accessor: ","cali_conf (rw) register accessor: ","cali_data (r) register accessor: ","CPUSDIO_INT (r) register accessor: ","CPUSDIO_INT1 (rw) register accessor: ","ENABLE (rw) register accessor: ","ENABLE1 (rw) register accessor: ","ENABLE1_W1TC (rw) register accessor: ","ENABLE1_W1TS (rw) register accessor: ","ENABLE_W1TC (rw) register accessor: ","ENABLE_W1TS (rw) register accessor: ","FUNC_IN_SEL_CFG (rw) register accessor: ","FUNC_OUT_SEL_CFG (rw) register accessor: ","IN (rw) register accessor: ","IN1 (rw) register accessor: ","OUT (rw) register accessor: ","OUT1 (rw) register accessor: ","OUT1_W1TC (rw) register accessor: ","OUT1_W1TS (rw) register accessor: ","OUT_W1TC (rw) register accessor: ","OUT_W1TS (rw) register accessor: ","PCPU_INT (r) register accessor: ","PCPU_INT1 (r) register accessor: ","PCPU_NMI_INT (r) register accessor: ","PCPU_NMI_INT1 (r) register accessor: ","PIN (rw) register accessor: ","Register block","SDIO_SELECT (rw) register accessor: ","STATUS (rw) register accessor: ","STATUS1 (rw) register accessor: ","STATUS1_W1TC (rw) register accessor: ","STATUS1_W1TS (rw) register accessor: ","STATUS_W1TC (rw) register accessor: ","STATUS_W1TS (rw) register accessor: ","STRAP (r) register accessor: ","","0x60 - ","","0x74 - ","","0x64 - ","","0x78 - ","","","","0x00 - ","","0x128 - ","","0x12c - ","","0x70 - ","","0x84 - ","","0x20 - ","","0x2c - ","","0x34 - ","","0x30 - ","","0x28 - ","","0x24 - ","Returns the argument unchanged.","0x130 - FUNC0_IN_SEL_CFG","0x530 - FUNC0_OUT_SEL_CFG","0x2c0 - FUNC100_IN_SEL_CFG","0x2c4 - FUNC101_IN_SEL_CFG","0x2c8 - FUNC102_IN_SEL_CFG","0x2cc - FUNC103_IN_SEL_CFG","0x2d0 - FUNC104_IN_SEL_CFG","0x2d4 - FUNC105_IN_SEL_CFG","0x2d8 - FUNC106_IN_SEL_CFG","0x2dc - FUNC107_IN_SEL_CFG","0x2e0 - FUNC108_IN_SEL_CFG","0x2e4 - FUNC109_IN_SEL_CFG","0x158 - FUNC10_IN_SEL_CFG","0x558 - FUNC10_OUT_SEL_CFG","0x2e8 - FUNC110_IN_SEL_CFG","0x2ec - FUNC111_IN_SEL_CFG","0x2f0 - FUNC112_IN_SEL_CFG","0x2f4 - FUNC113_IN_SEL_CFG","0x2f8 - FUNC114_IN_SEL_CFG","0x2fc - FUNC115_IN_SEL_CFG","0x300 - FUNC116_IN_SEL_CFG","0x304 - FUNC117_IN_SEL_CFG","0x308 - FUNC118_IN_SEL_CFG","0x30c - FUNC119_IN_SEL_CFG","0x15c - FUNC11_IN_SEL_CFG","0x55c - FUNC11_OUT_SEL_CFG","0x310 - FUNC120_IN_SEL_CFG","0x314 - FUNC121_IN_SEL_CFG","0x318 - FUNC122_IN_SEL_CFG","0x31c - FUNC123_IN_SEL_CFG","0x320 - FUNC124_IN_SEL_CFG","0x324 - FUNC125_IN_SEL_CFG","0x328 - FUNC126_IN_SEL_CFG","0x32c - FUNC127_IN_SEL_CFG","0x330 - FUNC128_IN_SEL_CFG","0x334 - FUNC129_IN_SEL_CFG","0x160 - FUNC12_IN_SEL_CFG","0x560 - FUNC12_OUT_SEL_CFG","0x338 - FUNC130_IN_SEL_CFG","0x33c - FUNC131_IN_SEL_CFG","0x340 - FUNC132_IN_SEL_CFG","0x344 - FUNC133_IN_SEL_CFG","0x348 - FUNC134_IN_SEL_CFG","0x34c - FUNC135_IN_SEL_CFG","0x350 - FUNC136_IN_SEL_CFG","0x354 - FUNC137_IN_SEL_CFG","0x358 - FUNC138_IN_SEL_CFG","0x35c - FUNC139_IN_SEL_CFG","0x164 - FUNC13_IN_SEL_CFG","0x564 - FUNC13_OUT_SEL_CFG","0x360 - FUNC140_IN_SEL_CFG","0x364 - FUNC141_IN_SEL_CFG","0x368 - FUNC142_IN_SEL_CFG","0x36c - FUNC143_IN_SEL_CFG","0x370 - FUNC144_IN_SEL_CFG","0x374 - FUNC145_IN_SEL_CFG","0x378 - FUNC146_IN_SEL_CFG","0x37c - FUNC147_IN_SEL_CFG","0x380 - FUNC148_IN_SEL_CFG","0x384 - FUNC149_IN_SEL_CFG","0x168 - FUNC14_IN_SEL_CFG","0x568 - FUNC14_OUT_SEL_CFG","0x388 - FUNC150_IN_SEL_CFG","0x38c - FUNC151_IN_SEL_CFG","0x390 - FUNC152_IN_SEL_CFG","0x394 - FUNC153_IN_SEL_CFG","0x398 - FUNC154_IN_SEL_CFG","0x39c - FUNC155_IN_SEL_CFG","0x3a0 - FUNC156_IN_SEL_CFG","0x3a4 - FUNC157_IN_SEL_CFG","0x3a8 - FUNC158_IN_SEL_CFG","0x3ac - FUNC159_IN_SEL_CFG","0x16c - FUNC15_IN_SEL_CFG","0x56c - FUNC15_OUT_SEL_CFG","0x3b0 - FUNC160_IN_SEL_CFG","0x3b4 - FUNC161_IN_SEL_CFG","0x3b8 - FUNC162_IN_SEL_CFG","0x3bc - FUNC163_IN_SEL_CFG","0x3c0 - FUNC164_IN_SEL_CFG","0x3c4 - FUNC165_IN_SEL_CFG","0x3c8 - FUNC166_IN_SEL_CFG","0x3cc - FUNC167_IN_SEL_CFG","0x3d0 - FUNC168_IN_SEL_CFG","0x3d4 - FUNC169_IN_SEL_CFG","0x170 - FUNC16_IN_SEL_CFG","0x570 - FUNC16_OUT_SEL_CFG","0x3d8 - FUNC170_IN_SEL_CFG","0x3dc - FUNC171_IN_SEL_CFG","0x3e0 - FUNC172_IN_SEL_CFG","0x3e4 - FUNC173_IN_SEL_CFG","0x3e8 - FUNC174_IN_SEL_CFG","0x3ec - FUNC175_IN_SEL_CFG","0x3f0 - FUNC176_IN_SEL_CFG","0x3f4 - FUNC177_IN_SEL_CFG","0x3f8 - FUNC178_IN_SEL_CFG","0x3fc - FUNC179_IN_SEL_CFG","0x174 - FUNC17_IN_SEL_CFG","0x574 - FUNC17_OUT_SEL_CFG","0x400 - FUNC180_IN_SEL_CFG","0x404 - FUNC181_IN_SEL_CFG","0x408 - FUNC182_IN_SEL_CFG","0x40c - FUNC183_IN_SEL_CFG","0x410 - FUNC184_IN_SEL_CFG","0x414 - FUNC185_IN_SEL_CFG","0x418 - FUNC186_IN_SEL_CFG","0x41c - FUNC187_IN_SEL_CFG","0x420 - FUNC188_IN_SEL_CFG","0x424 - FUNC189_IN_SEL_CFG","0x178 - FUNC18_IN_SEL_CFG","0x578 - FUNC18_OUT_SEL_CFG","0x428 - FUNC190_IN_SEL_CFG","0x42c - FUNC191_IN_SEL_CFG","0x430 - FUNC192_IN_SEL_CFG","0x434 - FUNC193_IN_SEL_CFG","0x438 - FUNC194_IN_SEL_CFG","0x43c - FUNC195_IN_SEL_CFG","0x440 - FUNC196_IN_SEL_CFG","0x444 - FUNC197_IN_SEL_CFG","0x448 - FUNC198_IN_SEL_CFG","0x44c - FUNC199_IN_SEL_CFG","0x17c - FUNC19_IN_SEL_CFG","0x57c - FUNC19_OUT_SEL_CFG","0x134 - FUNC1_IN_SEL_CFG","0x534 - FUNC1_OUT_SEL_CFG","0x450 - FUNC200_IN_SEL_CFG","0x454 - FUNC201_IN_SEL_CFG","0x458 - FUNC202_IN_SEL_CFG","0x45c - FUNC203_IN_SEL_CFG","0x460 - FUNC204_IN_SEL_CFG","0x464 - FUNC205_IN_SEL_CFG","0x468 - FUNC206_IN_SEL_CFG","0x46c - FUNC207_IN_SEL_CFG","0x470 - FUNC208_IN_SEL_CFG","0x474 - FUNC209_IN_SEL_CFG","0x180 - FUNC20_IN_SEL_CFG","0x580 - FUNC20_OUT_SEL_CFG","0x478 - FUNC210_IN_SEL_CFG","0x47c - FUNC211_IN_SEL_CFG","0x480 - FUNC212_IN_SEL_CFG","0x484 - FUNC213_IN_SEL_CFG","0x488 - FUNC214_IN_SEL_CFG","0x48c - FUNC215_IN_SEL_CFG","0x490 - FUNC216_IN_SEL_CFG","0x494 - FUNC217_IN_SEL_CFG","0x498 - FUNC218_IN_SEL_CFG","0x49c - FUNC219_IN_SEL_CFG","0x184 - FUNC21_IN_SEL_CFG","0x584 - FUNC21_OUT_SEL_CFG","0x4a0 - FUNC220_IN_SEL_CFG","0x4a4 - FUNC221_IN_SEL_CFG","0x4a8 - FUNC222_IN_SEL_CFG","0x4ac - FUNC223_IN_SEL_CFG","0x4b0 - FUNC224_IN_SEL_CFG","0x4b4 - FUNC225_IN_SEL_CFG","0x4b8 - FUNC226_IN_SEL_CFG","0x4bc - FUNC227_IN_SEL_CFG","0x4c0 - FUNC228_IN_SEL_CFG","0x4c4 - FUNC229_IN_SEL_CFG","0x188 - FUNC22_IN_SEL_CFG","0x588 - FUNC22_OUT_SEL_CFG","0x4c8 - FUNC230_IN_SEL_CFG","0x4cc - FUNC231_IN_SEL_CFG","0x4d0 - FUNC232_IN_SEL_CFG","0x4d4 - FUNC233_IN_SEL_CFG","0x4d8 - FUNC234_IN_SEL_CFG","0x4dc - FUNC235_IN_SEL_CFG","0x4e0 - FUNC236_IN_SEL_CFG","0x4e4 - FUNC237_IN_SEL_CFG","0x4e8 - FUNC238_IN_SEL_CFG","0x4ec - FUNC239_IN_SEL_CFG","0x18c - FUNC23_IN_SEL_CFG","0x58c - FUNC23_OUT_SEL_CFG","0x4f0 - FUNC240_IN_SEL_CFG","0x4f4 - FUNC241_IN_SEL_CFG","0x4f8 - FUNC242_IN_SEL_CFG","0x4fc - FUNC243_IN_SEL_CFG","0x500 - FUNC244_IN_SEL_CFG","0x504 - FUNC245_IN_SEL_CFG","0x508 - FUNC246_IN_SEL_CFG","0x50c - FUNC247_IN_SEL_CFG","0x510 - FUNC248_IN_SEL_CFG","0x514 - FUNC249_IN_SEL_CFG","0x190 - FUNC24_IN_SEL_CFG","0x590 - FUNC24_OUT_SEL_CFG","0x518 - FUNC250_IN_SEL_CFG","0x51c - FUNC251_IN_SEL_CFG","0x520 - FUNC252_IN_SEL_CFG","0x524 - FUNC253_IN_SEL_CFG","0x528 - FUNC254_IN_SEL_CFG","0x52c - FUNC255_IN_SEL_CFG","0x194 - FUNC25_IN_SEL_CFG","0x594 - FUNC25_OUT_SEL_CFG","0x198 - FUNC26_IN_SEL_CFG","0x598 - FUNC26_OUT_SEL_CFG","0x19c - FUNC27_IN_SEL_CFG","0x59c - FUNC27_OUT_SEL_CFG","0x1a0 - FUNC28_IN_SEL_CFG","0x5a0 - FUNC28_OUT_SEL_CFG","0x1a4 - FUNC29_IN_SEL_CFG","0x5a4 - FUNC29_OUT_SEL_CFG","0x138 - FUNC2_IN_SEL_CFG","0x538 - FUNC2_OUT_SEL_CFG","0x1a8 - FUNC30_IN_SEL_CFG","0x5a8 - FUNC30_OUT_SEL_CFG","0x1ac - FUNC31_IN_SEL_CFG","0x5ac - FUNC31_OUT_SEL_CFG","0x1b0 - FUNC32_IN_SEL_CFG","0x5b0 - FUNC32_OUT_SEL_CFG","0x1b4 - FUNC33_IN_SEL_CFG","0x5b4 - FUNC33_OUT_SEL_CFG","0x1b8 - FUNC34_IN_SEL_CFG","0x5b8 - FUNC34_OUT_SEL_CFG","0x1bc - FUNC35_IN_SEL_CFG","0x5bc - FUNC35_OUT_SEL_CFG","0x1c0 - FUNC36_IN_SEL_CFG","0x5c0 - FUNC36_OUT_SEL_CFG","0x1c4 - FUNC37_IN_SEL_CFG","0x5c4 - FUNC37_OUT_SEL_CFG","0x1c8 - FUNC38_IN_SEL_CFG","0x5c8 - FUNC38_OUT_SEL_CFG","0x1cc - FUNC39_IN_SEL_CFG","0x5cc - FUNC39_OUT_SEL_CFG","0x13c - FUNC3_IN_SEL_CFG","0x53c - FUNC3_OUT_SEL_CFG","0x1d0 - FUNC40_IN_SEL_CFG","0x1d4 - FUNC41_IN_SEL_CFG","0x1d8 - FUNC42_IN_SEL_CFG","0x1dc - FUNC43_IN_SEL_CFG","0x1e0 - FUNC44_IN_SEL_CFG","0x1e4 - FUNC45_IN_SEL_CFG","0x1e8 - FUNC46_IN_SEL_CFG","0x1ec - FUNC47_IN_SEL_CFG","0x1f0 - FUNC48_IN_SEL_CFG","0x1f4 - FUNC49_IN_SEL_CFG","0x140 - FUNC4_IN_SEL_CFG","0x540 - FUNC4_OUT_SEL_CFG","0x1f8 - FUNC50_IN_SEL_CFG","0x1fc - FUNC51_IN_SEL_CFG","0x200 - FUNC52_IN_SEL_CFG","0x204 - FUNC53_IN_SEL_CFG","0x208 - FUNC54_IN_SEL_CFG","0x20c - FUNC55_IN_SEL_CFG","0x210 - FUNC56_IN_SEL_CFG","0x214 - FUNC57_IN_SEL_CFG","0x218 - FUNC58_IN_SEL_CFG","0x21c - FUNC59_IN_SEL_CFG","0x144 - FUNC5_IN_SEL_CFG","0x544 - FUNC5_OUT_SEL_CFG","0x220 - FUNC60_IN_SEL_CFG","0x224 - FUNC61_IN_SEL_CFG","0x228 - FUNC62_IN_SEL_CFG","0x22c - FUNC63_IN_SEL_CFG","0x230 - FUNC64_IN_SEL_CFG","0x234 - FUNC65_IN_SEL_CFG","0x238 - FUNC66_IN_SEL_CFG","0x23c - FUNC67_IN_SEL_CFG","0x240 - FUNC68_IN_SEL_CFG","0x244 - FUNC69_IN_SEL_CFG","0x148 - FUNC6_IN_SEL_CFG","0x548 - FUNC6_OUT_SEL_CFG","0x248 - FUNC70_IN_SEL_CFG","0x24c - FUNC71_IN_SEL_CFG","0x250 - FUNC72_IN_SEL_CFG","0x254 - FUNC73_IN_SEL_CFG","0x258 - FUNC74_IN_SEL_CFG","0x25c - FUNC75_IN_SEL_CFG","0x260 - FUNC76_IN_SEL_CFG","0x264 - FUNC77_IN_SEL_CFG","0x268 - FUNC78_IN_SEL_CFG","0x26c - FUNC79_IN_SEL_CFG","0x14c - FUNC7_IN_SEL_CFG","0x54c - FUNC7_OUT_SEL_CFG","0x270 - FUNC80_IN_SEL_CFG","0x274 - FUNC81_IN_SEL_CFG","0x278 - FUNC82_IN_SEL_CFG","0x27c - FUNC83_IN_SEL_CFG","0x280 - FUNC84_IN_SEL_CFG","0x284 - FUNC85_IN_SEL_CFG","0x288 - FUNC86_IN_SEL_CFG","0x28c - FUNC87_IN_SEL_CFG","0x290 - FUNC88_IN_SEL_CFG","0x294 - FUNC89_IN_SEL_CFG","0x150 - FUNC8_IN_SEL_CFG","0x550 - FUNC8_OUT_SEL_CFG","0x298 - FUNC90_IN_SEL_CFG","0x29c - FUNC91_IN_SEL_CFG","0x2a0 - FUNC92_IN_SEL_CFG","0x2a4 - FUNC93_IN_SEL_CFG","0x2a8 - FUNC94_IN_SEL_CFG","0x2ac - FUNC95_IN_SEL_CFG","0x2b0 - FUNC96_IN_SEL_CFG","0x2b4 - FUNC97_IN_SEL_CFG","0x2b8 - FUNC98_IN_SEL_CFG","0x2bc - FUNC99_IN_SEL_CFG","0x154 - FUNC9_IN_SEL_CFG","0x554 - FUNC9_OUT_SEL_CFG","","0x130..0x530 - ","Iterator for array of: 0x130..0x530 - ","","0x530..0x5d0 - ","Iterator for array of: 0x530..0x5d0 - ","","0x40 - ","","0x3c - ","Calls <code>U::from(self)</code>.","","0x04 - ","","0x10 - ","","0x18 - ","","0x14 - ","","0x0c - ","","0x08 - ","","0x68 - ","","0x7c - ","","0x6c - ","","0x80 - ","","0x88..0x128 - ","Iterator for array of: 0x88..0x128 - ","","0x1c - ","","0x44 - ","","0x50 - ","","0x58 - ","","0x54 - ","","0x4c - ","","0x48 - ","","0x38 - ","","","","You can <code>read</code> this register and get <code>acpu_int::R</code>.  See API.","Field <code>APPCPU_INT</code> reader - GPIO0~31 APP CPU interrupt status","Register <code>ACPU_INT</code> reader","Bits 0:31 - GPIO0~31 APP CPU interrupt status","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>acpu_int1::R</code>.  See API.","Field <code>APPCPU_INT_H</code> reader - GPIO32~39 APP CPU interrupt …","Register <code>ACPU_INT1</code> reader","Bits 0:7 - GPIO32~39 APP CPU interrupt status","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>acpu_nmi_int::R</code>.  See …","Field <code>APPCPU_NMI_INT</code> reader - GPIO0~31 APP CPU …","Register <code>ACPU_NMI_INT</code> reader","Bits 0:31 - GPIO0~31 APP CPU non-maskable interrupt status","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>acpu_nmi_int1::R</code>.  See …","Field <code>APPCPU_NMI_INT_H</code> reader - GPIO32~39 APP CPU …","Register <code>ACPU_NMI_INT1</code> reader","Bits 0:7 - GPIO32~39 APP CPU non-maskable interrupt status","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>bt_select::R</code>.  You can …","Field <code>BT_SEL</code> reader - NA","Field <code>BT_SEL</code> writer - NA","Register <code>BT_SELECT</code> reader","Register <code>BT_SELECT</code> writer","Writes raw bits to the register.","","","Bits 0:31 - NA","Bits 0:31 - NA","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cali_conf::R</code>.  You can …","Field <code>CALI_RTC_MAX</code> reader - ","Field <code>CALI_RTC_MAX</code> writer - ","Field <code>CALI_START</code> reader - ","Field <code>CALI_START</code> writer - ","Register <code>cali_conf</code> reader","Register <code>cali_conf</code> writer","Writes raw bits to the register.","","","Bits 0:9","Bits 0:9","Bit 31","Bit 31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cali_data::R</code>.  See API.","Field <code>CALI_RDY_REAL</code> reader - ","Field <code>CALI_RDY_SYNC2</code> reader - ","Field <code>CALI_VALUE_SYNC2</code> reader - ","Register <code>cali_data</code> reader","","","Bit 30","Bit 31","Bits 0:19","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cpusdio_int::R</code>.  See API…","Register <code>CPUSDIO_INT</code> reader","Field <code>SDIO_INT</code> reader - SDIO’s extent GPIO0~31 interrupt","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - SDIO’s extent GPIO0~31 interrupt","","","","You can <code>read</code> this register and get <code>cpusdio_int1::R</code>.  You …","Field <code>PIN_CONFIG</code> reader - ","Field <code>PIN_CONFIG</code> writer - ","Field <code>PIN_INT_ENA</code> reader - ","Field <code>PIN_INT_ENA</code> writer - ","Field <code>PIN_INT_TYPE</code> reader - ","Field <code>PIN_INT_TYPE</code> writer - ","Field <code>PIN_PAD_DRIVER</code> reader - ","Field <code>PIN_PAD_DRIVER</code> writer - ","Field <code>PIN_WAKEUP_ENABLE</code> reader - ","Field <code>PIN_WAKEUP_ENABLE</code> writer - ","Register <code>CPUSDIO_INT1</code> reader","Field <code>SDIO_INT_H</code> reader - SDIO’s extent GPIO32~39 …","Register <code>CPUSDIO_INT1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 11:12","Bits 11:12","Bits 13:17","Bits 13:17","Bits 7:9","Bits 7:9","Bit 2","Bit 2","Bit 10","Bit 10","Bits 0:7 - SDIO’s extent GPIO32~39 interrupt","","","","Field <code>DATA</code> reader - GPIO0~31 output enable","Field <code>DATA</code> writer - GPIO0~31 output enable","You can <code>read</code> this register and get <code>enable::R</code>.  You can …","Register <code>ENABLE</code> reader","Register <code>ENABLE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO0~31 output enable","Bits 0:31 - GPIO0~31 output enable","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATA</code> reader - GPIO32~39 output enable","Field <code>DATA</code> writer - GPIO32~39 output enable","You can <code>read</code> this register and get <code>enable1::R</code>.  You can …","Register <code>ENABLE1</code> reader","Register <code>ENABLE1</code> writer","Writes raw bits to the register.","","","Bits 0:7 - GPIO32~39 output enable","Bits 0:7 - GPIO32~39 output enable","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ENABLE1_DATA_W1TC</code> reader - GPIO32~39 output enable …","Field <code>ENABLE1_DATA_W1TC</code> writer - GPIO32~39 output enable …","You can <code>read</code> this register and get <code>enable1_w1tc::R</code>.  You …","Register <code>ENABLE1_W1TC</code> reader","Register <code>ENABLE1_W1TC</code> writer","Writes raw bits to the register.","","","Bits 0:7 - GPIO32~39 output enable write 1 to clear","Bits 0:7 - GPIO32~39 output enable write 1 to clear","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ENABLE1_DATA_W1TS</code> reader - GPIO32~39 output enable …","Field <code>ENABLE1_DATA_W1TS</code> writer - GPIO32~39 output enable …","You can <code>read</code> this register and get <code>enable1_w1ts::R</code>.  You …","Register <code>ENABLE1_W1TS</code> reader","Register <code>ENABLE1_W1TS</code> writer","Writes raw bits to the register.","","","Bits 0:7 - GPIO32~39 output enable write 1 to set","Bits 0:7 - GPIO32~39 output enable write 1 to set","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ENABLE_DATA_W1TC</code> reader - GPIO0~31 output enable …","Field <code>ENABLE_DATA_W1TC</code> writer - GPIO0~31 output enable …","You can <code>read</code> this register and get <code>enable_w1tc::R</code>.  You …","Register <code>ENABLE_W1TC</code> reader","Register <code>ENABLE_W1TC</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO0~31 output enable write 1 to clear","Bits 0:31 - GPIO0~31 output enable write 1 to clear","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ENABLE_DATA_W1TS</code> reader - GPIO0~31 output enable …","Field <code>ENABLE_DATA_W1TS</code> writer - GPIO0~31 output enable …","You can <code>read</code> this register and get <code>enable_w1ts::R</code>.  You …","Register <code>ENABLE_W1TS</code> reader","Register <code>ENABLE_W1TS</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO0~31 output enable write 1 to set","Bits 0:31 - GPIO0~31 output enable write 1 to set","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>func_in_sel_cfg::R</code>.  …","Field <code>IN_INV_SEL</code> reader - revert the value of the input if …","Field <code>IN_INV_SEL</code> writer - revert the value of the input if …","Field <code>IN_SEL</code> reader - select one of the 256 inputs","Field <code>IN_SEL</code> writer - select one of the 256 inputs","Register <code>FUNC%s_IN_SEL_CFG</code> reader","Field <code>SEL</code> reader - if the slow signal bypass the io matrix …","Field <code>SEL</code> writer - if the slow signal bypass the io matrix …","Register <code>FUNC%s_IN_SEL_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 6 - revert the value of the input if you want to …","Bit 6 - revert the value of the input if you want to …","Bits 0:5 - select one of the 256 inputs","Bits 0:5 - select one of the 256 inputs","Calls <code>U::from(self)</code>.","Bit 7 - if the slow signal bypass the io matrix or not if …","Bit 7 - if the slow signal bypass the io matrix or not if …","","","","You can <code>read</code> this register and get <code>func_out_sel_cfg::R</code>.  …","Field <code>INV_SEL</code> reader - invert the output value if you want …","Field <code>INV_SEL</code> writer - invert the output value if you want …","Field <code>OEN_INV_SEL</code> reader - invert the output enable value …","Field <code>OEN_INV_SEL</code> writer - invert the output enable value …","Field <code>OEN_SEL</code> reader - weather using the logical oen …","Field <code>OEN_SEL</code> writer - weather using the logical oen …","Field <code>OUT_SEL</code> reader - select one of the 256 output to 40 …","Field <code>OUT_SEL</code> writer - select one of the 256 output to 40 …","Register <code>FUNC%s_OUT_SEL_CFG</code> reader","Register <code>FUNC%s_OUT_SEL_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - invert the output value if you want to revert the …","Bit 9 - invert the output value if you want to revert the …","Bit 11 - invert the output enable value if you want to …","Bit 11 - invert the output enable value if you want to …","Bit 10 - weather using the logical oen signal or not using …","Bit 10 - weather using the logical oen signal or not using …","Bits 0:8 - select one of the 256 output to 40 GPIO","Bits 0:8 - select one of the 256 output to 40 GPIO","","","","Field <code>DATA_NEXT</code> reader - GPIO32~39 input value","Field <code>DATA_NEXT</code> writer - GPIO32~39 input value","You can <code>read</code> this register and get <code>in1::R</code>.  You can <code>reset</code>, …","Register <code>IN1</code> reader","Register <code>IN1</code> writer","Writes raw bits to the register.","","","Bits 0:7 - GPIO32~39 input value","Bits 0:7 - GPIO32~39 input value","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATA_NEXT</code> reader - GPIO0~31 input value","Field <code>DATA_NEXT</code> writer - GPIO0~31 input value","You can <code>read</code> this register and get <code>in_::R</code>.  You can <code>reset</code>, …","Register <code>IN</code> reader","Register <code>IN</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO0~31 input value","Bits 0:31 - GPIO0~31 input value","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATA</code> reader - GPIO0~31 output value","Field <code>DATA</code> writer - GPIO0~31 output value","You can <code>read</code> this register and get <code>out::R</code>.  You can <code>reset</code>, …","Register <code>OUT</code> reader","Register <code>OUT</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO0~31 output value","Bits 0:31 - GPIO0~31 output value","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATA</code> reader - GPIO32~39 output value","Field <code>DATA</code> writer - GPIO32~39 output value","You can <code>read</code> this register and get <code>out1::R</code>.  You can <code>reset</code>…","Register <code>OUT1</code> reader","Register <code>OUT1</code> writer","Writes raw bits to the register.","","","Bits 0:7 - GPIO32~39 output value","Bits 0:7 - GPIO32~39 output value","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>OUT1_DATA_W1TC</code> reader - GPIO32~39 output value write …","Field <code>OUT1_DATA_W1TC</code> writer - GPIO32~39 output value write …","You can <code>read</code> this register and get <code>out1_w1tc::R</code>.  You can …","Register <code>OUT1_W1TC</code> reader","Register <code>OUT1_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - GPIO32~39 output value write 1 to clear","Bits 0:7 - GPIO32~39 output value write 1 to clear","","","","Field <code>OUT1_DATA_W1TS</code> reader - GPIO32~39 output value write …","Field <code>OUT1_DATA_W1TS</code> writer - GPIO32~39 output value write …","You can <code>read</code> this register and get <code>out1_w1ts::R</code>.  You can …","Register <code>OUT1_W1TS</code> reader","Register <code>OUT1_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - GPIO32~39 output value write 1 to set","Bits 0:7 - GPIO32~39 output value write 1 to set","","","","Field <code>OUT_DATA_W1TC</code> reader - GPIO0~31 output value write 1 …","Field <code>OUT_DATA_W1TC</code> writer - GPIO0~31 output value write 1 …","You can <code>read</code> this register and get <code>out_w1tc::R</code>.  You can …","Register <code>OUT_W1TC</code> reader","Register <code>OUT_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0~31 output value write 1 to clear","Bits 0:31 - GPIO0~31 output value write 1 to clear","","","","Field <code>OUT_DATA_W1TS</code> reader - GPIO0~31 output value write 1 …","Field <code>OUT_DATA_W1TS</code> writer - GPIO0~31 output value write 1 …","You can <code>read</code> this register and get <code>out_w1ts::R</code>.  You can …","Register <code>OUT_W1TS</code> reader","Register <code>OUT_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0~31 output value write 1 to set","Bits 0:31 - GPIO0~31 output value write 1 to set","","","","You can <code>read</code> this register and get <code>pcpu_int::R</code>.  See API.","Field <code>PROCPU_INT</code> reader - GPIO0~31 PRO CPU interrupt status","Register <code>PCPU_INT</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0~31 PRO CPU interrupt status","","","","You can <code>read</code> this register and get <code>pcpu_int1::R</code>.  See API.","Field <code>PROCPU_INT_H</code> reader - GPIO32~39 PRO CPU interrupt …","Register <code>PCPU_INT1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - GPIO32~39 PRO CPU interrupt status","","","","You can <code>read</code> this register and get <code>pcpu_nmi_int::R</code>.  See …","Field <code>PROCPU_NMI_INT</code> reader - GPIO0~31 PRO CPU …","Register <code>PCPU_NMI_INT</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0~31 PRO CPU non-maskable interrupt status","","","","You can <code>read</code> this register and get <code>pcpu_nmi_int1::R</code>.  See …","Field <code>PROCPU_NMI_INT_H</code> reader - GPIO32~39 PRO CPU …","Register <code>PCPU_NMI_INT1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - GPIO32~39 PRO CPU non-maskable interrupt status","","","","Field <code>CONFIG</code> reader - NA","Field <code>CONFIG</code> writer - NA","Field <code>INT_ENA</code> reader - bit0: APP CPU interrupt enable …","Field <code>INT_ENA</code> writer - bit0: APP CPU interrupt enable …","Field <code>INT_TYPE</code> reader - if set to 0: GPIO interrupt …","Field <code>INT_TYPE</code> writer - if set to 0: GPIO interrupt …","Field <code>PAD_DRIVER</code> reader - if set to 0: normal output if …","Field <code>PAD_DRIVER</code> writer - if set to 0: normal output if …","You can <code>read</code> this register and get <code>pin::R</code>.  You can <code>reset</code>, …","Register <code>PIN%s</code> reader","Register <code>PIN%s</code> writer","Field <code>WAKEUP_ENABLE</code> reader - GPIO wake up enable only …","Field <code>WAKEUP_ENABLE</code> writer - GPIO wake up enable only …","Writes raw bits to the register.","","","Bits 11:12 - NA","Bits 11:12 - NA","Returns the argument unchanged.","Bits 13:17 - bit0: APP CPU interrupt enable bit1: APP CPU …","Bits 13:17 - bit0: APP CPU interrupt enable bit1: APP CPU …","Bits 7:9 - if set to 0: GPIO interrupt disable if set to …","Bits 7:9 - if set to 0: GPIO interrupt disable if set to …","Calls <code>U::from(self)</code>.","Bit 2 - if set to 0: normal output if set to 1: open drain","Bit 2 - if set to 0: normal output if set to 1: open drain","","","","Bit 10 - GPIO wake up enable only available in light sleep","Bit 10 - GPIO wake up enable only available in light sleep","Register <code>SDIO_SELECT</code> reader","You can <code>read</code> this register and get <code>sdio_select::R</code>.  You …","Field <code>SDIO_SEL</code> reader - SDIO PADS on/off control from …","Field <code>SDIO_SEL</code> writer - SDIO PADS on/off control from …","Register <code>SDIO_SELECT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - SDIO PADS on/off control from outside","Bits 0:7 - SDIO PADS on/off control from outside","","","","Field <code>INT</code> reader - GPIO0~31 interrupt status","Field <code>INT</code> writer - GPIO0~31 interrupt status","Register <code>STATUS</code> reader","You can <code>read</code> this register and get <code>status::R</code>.  You can …","Register <code>STATUS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - GPIO0~31 interrupt status","Bits 0:31 - GPIO0~31 interrupt status","Calls <code>U::from(self)</code>.","","","","Field <code>INT</code> reader - GPIO32~39 interrupt status","Field <code>INT</code> writer - GPIO32~39 interrupt status","Register <code>STATUS1</code> reader","You can <code>read</code> this register and get <code>status1::R</code>.  You can …","Register <code>STATUS1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7 - GPIO32~39 interrupt status","Bits 0:7 - GPIO32~39 interrupt status","Calls <code>U::from(self)</code>.","","","","Register <code>STATUS1_W1TC</code> reader","Field <code>STATUS1_INT_W1TC</code> reader - GPIO32~39 interrupt status …","Field <code>STATUS1_INT_W1TC</code> writer - GPIO32~39 interrupt status …","You can <code>read</code> this register and get <code>status1_w1tc::R</code>.  You …","Register <code>STATUS1_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - GPIO32~39 interrupt status write 1 to clear","Bits 0:7 - GPIO32~39 interrupt status write 1 to clear","","","","Register <code>STATUS1_W1TS</code> reader","Field <code>STATUS1_INT_W1TS</code> reader - GPIO32~39 interrupt status …","Field <code>STATUS1_INT_W1TS</code> writer - GPIO32~39 interrupt status …","You can <code>read</code> this register and get <code>status1_w1ts::R</code>.  You …","Register <code>STATUS1_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - GPIO32~39 interrupt status write 1 to set","Bits 0:7 - GPIO32~39 interrupt status write 1 to set","","","","Register <code>STATUS_W1TC</code> reader","Field <code>STATUS_INT_W1TC</code> reader - GPIO0~31 interrupt status …","Field <code>STATUS_INT_W1TC</code> writer - GPIO0~31 interrupt status …","You can <code>read</code> this register and get <code>status_w1tc::R</code>.  You …","Register <code>STATUS_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0~31 interrupt status write 1 to clear","Bits 0:31 - GPIO0~31 interrupt status write 1 to clear","","","","Register <code>STATUS_W1TS</code> reader","Field <code>STATUS_INT_W1TS</code> reader - GPIO0~31 interrupt status …","Field <code>STATUS_INT_W1TS</code> writer - GPIO0~31 interrupt status …","You can <code>read</code> this register and get <code>status_w1ts::R</code>.  You …","Register <code>STATUS_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - GPIO0~31 interrupt status write 1 to set","Bits 0:31 - GPIO0~31 interrupt status write 1 to set","","","","Register <code>STRAP</code> reader","Field <code>STRAPPING</code> reader - {10’b0, MTDI, GPIO0, GPIO2, …","You can <code>read</code> this register and get <code>strap::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - {10’b0, MTDI, GPIO0, GPIO2, GPIO4, MTDO, …","","","","CG (rw) register accessor: ","MISC (rw) register accessor: ","Register block","SIGMADELTA (rw) register accessor: ","VERSION (rw) register accessor: ","","","","0x20 - ","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","0x24 - ","","0x00..0x20 - ","Iterator for array of: 0x00..0x20 - ","","","","","0x28 - ","You can <code>read</code> this register and get <code>cg::R</code>.  You can <code>reset</code>, …","Register <code>CG</code> reader","Field <code>SD_CLK_EN</code> reader - ","Field <code>SD_CLK_EN</code> writer - ","Register <code>CG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31","Bit 31","","","","You can <code>read</code> this register and get <code>misc::R</code>.  You can <code>reset</code>…","Register <code>MISC</code> reader","Field <code>SPI_SWAP</code> reader - ","Field <code>SPI_SWAP</code> writer - ","Register <code>MISC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31","Bit 31","","","","Register <code>SIGMADELTA%s</code> reader","Field <code>SD0_IN</code> reader - ","Field <code>SD0_IN</code> writer - ","Field <code>SD0_PRESCALE</code> reader - ","Field <code>SD0_PRESCALE</code> writer - ","You can <code>read</code> this register and get <code>sigmadelta::R</code>.  You can …","Register <code>SIGMADELTA%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","","","","Register <code>VERSION</code> reader","Field <code>SD_DATE</code> reader - ","Field <code>SD_DATE</code> writer - ","You can <code>read</code> this register and get <code>version::R</code>.  You can …","Register <code>VERSION</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27","Bits 0:27","","","","CFG_DATA0 (rw) register accessor: ","CFG_DATA1 (rw) register accessor: ","CFG_DATA16 (rw) register accessor: ","CFG_DATA7 (rw) register accessor: ","CIS_CONF0 (rw) register accessor: ","CIS_CONF1 (rw) register accessor: ","CIS_CONF2 (rw) register accessor: ","CIS_CONF3 (rw) register accessor: ","CIS_CONF4 (rw) register accessor: ","CIS_CONF5 (rw) register accessor: ","CIS_CONF6 (rw) register accessor: ","CIS_CONF7 (rw) register accessor: ","DATE (rw) register accessor: ","Register block","","","","0x00 - ","","0x04 - ","","0x40 - ","","0x1c - ","","0x20 - ","","0x24 - ","","0x28 - ","","0x2c - ","","0x30 - ","","0x34 - ","","0x38 - ","","0x3c - ","","0xfc - ","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cfg_data0::R</code>.  You can …","Field <code>DEVICE_ID_FN1</code> reader - ","Field <code>DEVICE_ID_FN1</code> writer - ","Register <code>CFG_DATA0</code> reader","Field <code>USER_ID_FN1</code> reader - ","Field <code>USER_ID_FN1</code> writer - ","Register <code>CFG_DATA0</code> writer","Writes raw bits to the register.","","","Bits 16:31","Bits 16:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:15","Bits 0:15","Field <code>CD_DISABLE</code> reader - ","You can <code>read</code> this register and get <code>cfg_data1::R</code>.  You can …","Field <code>EMP</code> reader - ","Field <code>FUNC1_EPS</code> reader - ","Field <code>FUNC2_EPS</code> reader - ","Field <code>HIGHSPEED_ENABLE</code> reader - ","Field <code>HIGHSPEED_ENABLE</code> writer - ","Field <code>HIGHSPEED_MODE</code> reader - ","Field <code>IOENABLE1</code> reader - ","Field <code>IOENABLE2</code> reader - ","Register <code>CFG_DATA1</code> reader","Field <code>SDIO20_CONF0</code> reader - ","Field <code>SDIO20_CONF0</code> writer - ","Field <code>SDIO20_CONF1</code> reader - ","Field <code>SDIO20_CONF1</code> writer - ","Field <code>SDIO_CD_ENABLE</code> reader - ","Field <code>SDIO_CD_ENABLE</code> writer - ","Field <code>SDIO_ENABLE</code> reader - ","Field <code>SDIO_ENABLE</code> writer - ","Field <code>SDIO_INT_MASK</code> reader - ","Field <code>SDIO_INT_MASK</code> writer - ","Field <code>SDIO_IOREADY1</code> reader - ","Field <code>SDIO_IOREADY1</code> writer - ","Field <code>SDIO_IOREADY2</code> reader - ","Field <code>SDIO_IOREADY2</code> writer - ","Field <code>SDIO_VER</code> reader - ","Field <code>SDIO_VER</code> writer - ","Register <code>CFG_DATA1</code> writer","Writes raw bits to the register.","","","Bit 8","Bit 10","Returns the argument unchanged.","Bit 9","Bit 28","Bit 2","Bit 2","Bit 3","Calls <code>U::from(self)</code>.","Bit 11","Bit 7","Bits 12:15","Bits 12:15","Bits 29:31","Bits 29:31","Bit 4","Bit 4","Bit 0","Bit 0","Bit 6","Bit 6","Bit 1","Bit 1","Bit 5","Bit 5","Bits 16:27","Bits 16:27","","","","You can <code>read</code> this register and get <code>cfg_data16::R</code>.  You can …","Field <code>DEVICE_ID_FN2</code> reader - ","Field <code>DEVICE_ID_FN2</code> writer - ","Register <code>CFG_DATA16</code> reader","Field <code>USER_ID_FN2</code> reader - ","Field <code>USER_ID_FN2</code> writer - ","Register <code>CFG_DATA16</code> writer","Writes raw bits to the register.","","","Bits 16:31","Bits 16:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:15","Bits 0:15","You can <code>read</code> this register and get <code>cfg_data7::R</code>.  You can …","Field <code>CHIP_STATE</code> reader - ","Field <code>CHIP_STATE</code> writer - ","Field <code>PIN_STATE</code> reader - ","Field <code>PIN_STATE</code> writer - ","Register <code>CFG_DATA7</code> reader","Field <code>SDIO_IOREADY0</code> reader - ","Field <code>SDIO_IOREADY0</code> writer - ","Field <code>SDIO_RST</code> reader - ","Field <code>SDIO_RST</code> writer - ","Register <code>CFG_DATA7</code> writer","Writes raw bits to the register.","","","Bits 8:15","Bits 8:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","Bits 0:7","Bit 17","Bit 17","Bit 16","Bit 16","","","","You can <code>read</code> this register and get <code>cis_conf0::R</code>.  You can …","Field <code>CIS_CONF_W0</code> reader - ","Field <code>CIS_CONF_W0</code> writer - ","Register <code>CIS_CONF0</code> reader","Register <code>CIS_CONF0</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cis_conf1::R</code>.  You can …","Field <code>CIS_CONF_W1</code> reader - ","Field <code>CIS_CONF_W1</code> writer - ","Register <code>CIS_CONF1</code> reader","Register <code>CIS_CONF1</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cis_conf2::R</code>.  You can …","Field <code>CIS_CONF_W2</code> reader - ","Field <code>CIS_CONF_W2</code> writer - ","Register <code>CIS_CONF2</code> reader","Register <code>CIS_CONF2</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cis_conf3::R</code>.  You can …","Field <code>CIS_CONF_W3</code> reader - ","Field <code>CIS_CONF_W3</code> writer - ","Register <code>CIS_CONF3</code> reader","Register <code>CIS_CONF3</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cis_conf4::R</code>.  You can …","Field <code>CIS_CONF_W4</code> reader - ","Field <code>CIS_CONF_W4</code> writer - ","Register <code>CIS_CONF4</code> reader","Register <code>CIS_CONF4</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cis_conf5::R</code>.  You can …","Field <code>CIS_CONF_W5</code> reader - ","Field <code>CIS_CONF_W5</code> writer - ","Register <code>CIS_CONF5</code> reader","Register <code>CIS_CONF5</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cis_conf6::R</code>.  You can …","Field <code>CIS_CONF_W6</code> reader - ","Field <code>CIS_CONF_W6</code> writer - ","Register <code>CIS_CONF6</code> reader","Register <code>CIS_CONF6</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cis_conf7::R</code>.  You can …","Field <code>CIS_CONF_W7</code> reader - ","Field <code>CIS_CONF_W7</code> writer - ","Register <code>CIS_CONF7</code> reader","Register <code>CIS_CONF7</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Register <code>DATE</code> reader","Field <code>SDIO_DATE</code> reader - ","Field <code>SDIO_DATE</code> writer - ","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","COMD (rw) register accessor: ","CTR (rw) register accessor: ","DATA (r) register accessor: ","DATE (rw) register accessor: ","FIFO_CONF (rw) register accessor: ","FIFO_START_ADDR (rw) register accessor: ","INT_CLR (w) register accessor: ","INT_ENA (rw) register accessor: ","INT_RAW (r) register accessor: ","INT_STATUS (r) register accessor: ","RXFIFO_ST (r) register accessor: ","Register block","SCL_FILTER_CFG (rw) register accessor: ","SCL_HIGH_PERIOD (rw) register accessor: ","SCL_LOW_PERIOD (rw) register accessor: ","SCL_RSTART_SETUP (rw) register accessor: ","SCL_START_HOLD (rw) register accessor: ","SCL_STOP_HOLD (rw) register accessor: ","SCL_STOP_SETUP (rw) register accessor: ","SDA_FILTER_CFG (rw) register accessor: ","SDA_HOLD (rw) register accessor: ","SDA_SAMPLE (rw) register accessor: ","SLAVE_ADDR (rw) register accessor: ","SR (r) register accessor: ","TO (rw) register accessor: ","","","","0x58..0x98 - ","Iterator for array of: 0x58..0x98 - ","","0x04 - ","","0x1c - ","","0xf8 - ","","0x18 - ","","0x100 - ","Returns the argument unchanged.","","0x24 - ","","0x28 - ","","0x20 - ","","0x2c - ","Calls <code>U::from(self)</code>.","","0x14 - ","","0x50 - ","","0x38 - ","","0x00 - ","","0x44 - ","","0x40 - ","","0x48 - ","","0x4c - ","","0x54 - ","","0x30 - ","","0x34 - ","","0x10 - ","","0x08 - ","","0x0c - ","","","","You can <code>read</code> this register and get <code>comd::R</code>.  You can <code>reset</code>…","Field <code>COMMAND_DONE</code> reader - When command0 is done in I2C …","Field <code>COMMAND_DONE</code> writer - When command0 is done in I2C …","Field <code>COMMAND</code> reader - This is the content of command0. It …","Field <code>COMMAND</code> writer - This is the content of command0. It …","Register <code>COMD%s</code> reader","Register <code>COMD%s</code> writer","Writes raw bits to the register.","","","Bits 0:13 - This is the content of command0. It consists …","Bits 0:13 - This is the content of command0. It consists …","Bit 31 - When command0 is done in I2C Master mode this bit …","Bit 31 - When command0 is done in I2C Master mode this bit …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - This is the clock gating control bit …","Field <code>CLK_EN</code> writer - This is the clock gating control bit …","You can <code>read</code> this register and get <code>ctr::R</code>.  You can <code>reset</code>, …","Field <code>MS_MODE</code> reader - Set this bit to configure the …","Field <code>MS_MODE</code> writer - Set this bit to configure the …","Register <code>CTR</code> reader","Field <code>RX_LSB_FIRST</code> reader - This bit is used to control …","Field <code>RX_LSB_FIRST</code> writer - This bit is used to control …","Field <code>SAMPLE_SCL_LEVEL</code> reader - Set this bit to sample …","Field <code>SAMPLE_SCL_LEVEL</code> writer - Set this bit to sample …","Field <code>SCL_FORCE_OUT</code> reader - 1: normally ouput scl clock …","Field <code>SCL_FORCE_OUT</code> writer - 1: normally ouput scl clock …","Field <code>SDA_FORCE_OUT</code> reader - 1: normally ouput sda data 0: …","Field <code>SDA_FORCE_OUT</code> writer - 1: normally ouput sda data 0: …","Field <code>TRANS_START</code> reader - Set this bit to start sending …","Field <code>TRANS_START</code> writer - Set this bit to start sending …","Field <code>TX_LSB_FIRST</code> reader - This bit is used to control …","Field <code>TX_LSB_FIRST</code> writer - This bit is used to control …","Register <code>CTR</code> writer","Writes raw bits to the register.","","","Bit 8 - This is the clock gating control bit for reading …","Bit 8 - This is the clock gating control bit for reading …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - Set this bit to configure the module as i2c master …","Bit 4 - Set this bit to configure the module as i2c master …","Bit 7 - This bit is used to control the storage mode for …","Bit 7 - This bit is used to control the storage mode for …","Bit 2 - Set this bit to sample data in SCL low level. …","Bit 2 - Set this bit to sample data in SCL low level. …","Bit 1 - 1: normally ouput scl clock 0: exchange the …","Bit 1 - 1: normally ouput scl clock 0: exchange the …","Bit 0 - 1: normally ouput sda data 0: exchange the …","Bit 0 - 1: normally ouput sda data 0: exchange the …","Bit 5 - Set this bit to start sending data in txfifo.","Bit 5 - Set this bit to start sending data in txfifo.","","","Bit 6 - This bit is used to control the sending mode for …","Bit 6 - This bit is used to control the sending mode for …","","You can <code>read</code> this register and get <code>data::R</code>.  See API.","Field <code>FIFO_RDATA</code> reader - The register represent the byte …","Register <code>DATA</code> reader","","","Bits 0:7 - The register represent the byte data read from …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - ","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - ","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FIFO_ADDR_CFG_EN</code> reader - When this bit is set to 1 …","Field <code>FIFO_ADDR_CFG_EN</code> writer - When this bit is set to 1 …","You can <code>read</code> this register and get <code>fifo_conf::R</code>.  You can …","Field <code>NONFIFO_EN</code> reader - Set this bit to enble apb …","Field <code>NONFIFO_EN</code> writer - Set this bit to enble apb …","Field <code>NONFIFO_RX_THRES</code> reader - when I2C receives more …","Field <code>NONFIFO_RX_THRES</code> writer - when I2C receives more …","Field <code>NONFIFO_TX_THRES</code> reader - when I2C sends more than …","Field <code>NONFIFO_TX_THRES</code> writer - when I2C sends more than …","Register <code>FIFO_CONF</code> reader","Field <code>RXFIFO_FULL_THRHD</code> reader - ","Field <code>RXFIFO_FULL_THRHD</code> writer - ","Field <code>RX_FIFO_RST</code> reader - Set this bit to reset rx fifo …","Field <code>RX_FIFO_RST</code> writer - Set this bit to reset rx fifo …","Field <code>TXFIFO_EMPTY_THRHD</code> reader - Config txfifo empty …","Field <code>TXFIFO_EMPTY_THRHD</code> writer - Config txfifo empty …","Field <code>TX_FIFO_RST</code> reader - Set this bit to reset tx fifo …","Field <code>TX_FIFO_RST</code> writer - Set this bit to reset tx fifo …","Register <code>FIFO_CONF</code> writer","Writes raw bits to the register.","","","Bit 11 - When this bit is set to 1 then the byte after …","Bit 11 - When this bit is set to 1 then the byte after …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - Set this bit to enble apb nonfifo access.","Bit 10 - Set this bit to enble apb nonfifo access.","Bits 14:19 - when I2C receives more than nonfifo_rx_thres …","Bits 14:19 - when I2C receives more than nonfifo_rx_thres …","Bits 20:25 - when I2C sends more than nonfifo_tx_thres …","Bits 20:25 - when I2C sends more than nonfifo_tx_thres …","Bit 12 - Set this bit to reset rx fifo when using apb fifo …","Bit 12 - Set this bit to reset rx fifo when using apb fifo …","Bits 0:4","Bits 0:4","","","Bit 13 - Set this bit to reset tx fifo when using apb fifo …","Bit 13 - Set this bit to reset tx fifo when using apb fifo …","Bits 5:9 - Config txfifo empty threhd value when using apb …","Bits 5:9 - Config txfifo empty threhd value when using apb …","","You can <code>read</code> this register and get <code>fifo_start_addr::R</code>.  …","Register <code>FIFO_START_ADDR</code> reader","Register <code>FIFO_START_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ACK_ERR_INT_CLR</code> writer - Set this bit to clear the …","Field <code>ARBITRATION_LOST_INT_CLR</code> writer - Set this bit to …","Field <code>END_DETECT_INT_CLR</code> writer - Set this bit to clear …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>MASTER_TRAN_COMP_INT_CLR</code> writer - Set this bit to …","Field <code>RXFIFO_FULL_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RX_REC_FULL_INT_CLR</code> writer - Set this bit to clear …","Field <code>SLAVE_TRAN_COMP_INT_CLR</code> writer - Set this bit to …","Field <code>TIME_OUT_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TRANS_COMPLETE_INT_CLR</code> writer - Set this bit to …","Field <code>TRANS_START_INT_CLR</code> writer - Set this bit to clear …","Field <code>TXFIFO_EMPTY_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_SEND_EMPTY_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Bit 10 - Set this bit to clear the ack_err_int interrupt.","Bit 5 - Set this bit to clear the arbitration_lost_int …","Writes raw bits to the register.","","","Bit 3 - Set this bit to clear the end_detect_int interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - Set this bit to clear the master_tran_comp …","Bit 11 - Set this bit to clear the rx_rec_full_int …","Bit 0 - Set this bit to clear the rxfifo_full_int …","Bit 2 - Set this bit to clear the rxfifo_ovf_int interrupt.","Bit 4 - Set this bit to clear the slave_tran_comp_int …","Bit 8 - Set this bit to clear the time_out_int interrupt.","Bit 7 - Set this bit to clear the trans_complete_int …","Bit 9 - Set this bit to clear the trans_start_int …","","","Bit 12 - Set this bit to clear the tx_send_empty_int …","Bit 1 - Set this bit to clear the txfifo_empty_int …","","Field <code>ACK_ERR_INT_ENA</code> reader - The enable bit for …","Field <code>ACK_ERR_INT_ENA</code> writer - The enable bit for …","Field <code>ARBITRATION_LOST_INT_ENA</code> reader - The enable bit for …","Field <code>ARBITRATION_LOST_INT_ENA</code> writer - The enable bit for …","Field <code>END_DETECT_INT_ENA</code> reader - The enable bit for …","Field <code>END_DETECT_INT_ENA</code> writer - The enable bit for …","You can <code>read</code> this register and get <code>int_ena::R</code>.  You can …","Field <code>MASTER_TRAN_COMP_INT_ENA</code> reader - The enable bit for …","Field <code>MASTER_TRAN_COMP_INT_ENA</code> writer - The enable bit for …","Register <code>INT_ENA</code> reader","Field <code>RXFIFO_FULL_INT_ENA</code> reader - The enable bit for …","Field <code>RXFIFO_FULL_INT_ENA</code> writer - The enable bit for …","Field <code>RXFIFO_OVF_INT_ENA</code> reader - The enable bit for …","Field <code>RXFIFO_OVF_INT_ENA</code> writer - The enable bit for …","Field <code>RX_REC_FULL_INT_ENA</code> reader - The enable bit for …","Field <code>RX_REC_FULL_INT_ENA</code> writer - The enable bit for …","Field <code>SLAVE_TRAN_COMP_INT_ENA</code> reader - The enable bit for …","Field <code>SLAVE_TRAN_COMP_INT_ENA</code> writer - The enable bit for …","Field <code>TIME_OUT_INT_ENA</code> reader - The enable bit for …","Field <code>TIME_OUT_INT_ENA</code> writer - The enable bit for …","Field <code>TRANS_COMPLETE_INT_ENA</code> reader - The enable bit for …","Field <code>TRANS_COMPLETE_INT_ENA</code> writer - The enable bit for …","Field <code>TRANS_START_INT_ENA</code> reader - The enable bit for …","Field <code>TRANS_START_INT_ENA</code> writer - The enable bit for …","Field <code>TXFIFO_EMPTY_INT_ENA</code> reader - The enable bit for …","Field <code>TXFIFO_EMPTY_INT_ENA</code> writer - The enable bit for …","Field <code>TX_SEND_EMPTY_INT_ENA</code> reader - The enable bit for …","Field <code>TX_SEND_EMPTY_INT_ENA</code> writer - The enable bit for …","Register <code>INT_ENA</code> writer","Bit 10 - The enable bit for ack_err_int interrupt.","Bit 10 - The enable bit for ack_err_int interrupt.","Bit 5 - The enable bit for arbitration_lost_int interrupt.","Bit 5 - The enable bit for arbitration_lost_int interrupt.","Writes raw bits to the register.","","","Bit 3 - The enable bit for end_detect_int interrupt.","Bit 3 - The enable bit for end_detect_int interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The enable bit for master_tran_comp_int interrupt.","Bit 6 - The enable bit for master_tran_comp_int interrupt.","Bit 11 - The enable bit for rx_rec_full_int interrupt.","Bit 11 - The enable bit for rx_rec_full_int interrupt.","Bit 0 - The enable bit for rxfifo_full_int interrupt.","Bit 0 - The enable bit for rxfifo_full_int interrupt.","Bit 2 - The enable bit for rxfifo_ovf_int interrupt.","Bit 2 - The enable bit for rxfifo_ovf_int interrupt.","Bit 4 - The enable bit for slave_tran_comp_int interrupt.","Bit 4 - The enable bit for slave_tran_comp_int interrupt.","Bit 8 - The enable bit for time_out_int interrupt.","Bit 8 - The enable bit for time_out_int interrupt.","Bit 7 - The enable bit for trans_complete_int interrupt.","Bit 7 - The enable bit for trans_complete_int interrupt.","Bit 9 - The enable bit for trans_start_int interrupt.","Bit 9 - The enable bit for trans_start_int interrupt.","","","Bit 12 - The enable bit for tx_send_empty_int interrupt.","Bit 12 - The enable bit for tx_send_empty_int interrupt.","Bit 1 - The enable bit for txfifo_empty_int interrupt.","Bit 1 - The enable bit for txfifo_empty_int interrupt.","","Field <code>ACK_ERR_INT_RAW</code> reader - The raw interrupt status …","Field <code>ARBITRATION_LOST_INT_RAW</code> reader - The raw interrupt …","Field <code>END_DETECT_INT_RAW</code> reader - The raw interrupt status …","You can <code>read</code> this register and get <code>int_raw::R</code>.  See API.","Field <code>MASTER_TRAN_COMP_INT_RAW</code> reader - The raw interrupt …","Register <code>INT_RAW</code> reader","Field <code>RXFIFO_FULL_INT_RAW</code> reader - The raw interrupt …","Field <code>RXFIFO_OVF_INT_RAW</code> reader - The raw interrupt status …","Field <code>RX_REC_FULL_INT_RAW</code> reader - The raw interrupt …","Field <code>SLAVE_TRAN_COMP_INT_RAW</code> reader - The raw interrupt …","Field <code>TIME_OUT_INT_RAW</code> reader - The raw interrupt status …","Field <code>TRANS_COMPLETE_INT_RAW</code> reader - The raw interrupt …","Field <code>TRANS_START_INT_RAW</code> reader - The raw interrupt …","Field <code>TXFIFO_EMPTY_INT_RAW</code> reader - The raw interrupt …","Field <code>TX_SEND_EMPTY_INT_RAW</code> reader - The raw interrupt …","Bit 10 - The raw interrupt status bit for ack_err_int …","Bit 5 - The raw interrupt status bit for …","","","Bit 3 - The raw interrupt status bit for end_detect_int …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The raw interrupt status bit for …","Bit 11 - The raw interrupt status bit for rx_rec_full_int …","Bit 0 - The raw interrupt status bit for rxfifo full when …","Bit 2 - The raw interrupt status bit for receiving data …","Bit 4 - The raw interrupt status bit for …","Bit 8 - The raw interrupt status bit for time_out_int …","Bit 7 - The raw interrupt status bit for …","Bit 9 - The raw interrupt status bit for trans_start_int …","","","Bit 12 - The raw interrupt status bit for …","Bit 1 - The raw interrupt status bit for txfifo empty when …","","Field <code>ACK_ERR_INT_ST</code> reader - The masked interrupt status …","Field <code>ARBITRATION_LOST_INT_ST</code> reader - The masked …","Field <code>END_DETECT_INT_ST</code> reader - The masked interrupt …","You can <code>read</code> this register and get <code>int_status::R</code>.  See API.","Field <code>MASTER_TRAN_COMP_INT_ST</code> reader - The masked …","Register <code>INT_STATUS</code> reader","Field <code>RXFIFO_FULL_INT_ST</code> reader - The masked interrupt …","Field <code>RXFIFO_OVF_INT_ST</code> reader - The masked interrupt …","Field <code>RX_REC_FULL_INT_ST</code> reader - The masked interrupt …","Field <code>SLAVE_TRAN_COMP_INT_ST</code> reader - The masked interrupt …","Field <code>TIME_OUT_INT_ST</code> reader - The masked interrupt status …","Field <code>TRANS_COMPLETE_INT_ST</code> reader - The masked interrupt …","Field <code>TRANS_START_INT_ST</code> reader - The masked interrupt …","Field <code>TXFIFO_EMPTY_INT_ST</code> reader - The masked interrupt …","Field <code>TX_SEND_EMPTY_INT_ST</code> reader - The masked interrupt …","Bit 10 - The masked interrupt status for ack_err_int …","Bit 5 - The masked interrupt status for …","","","Bit 3 - The masked interrupt status for end_detect_int …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The masked interrupt status for …","Bit 11 - The masked interrupt status for rx_rec_full_int …","Bit 0 - The masked interrupt status for rxfifo_full_int …","Bit 2 - The masked interrupt status for rxfifo_ovf_int …","Bit 4 - The masked interrupt status for …","Bit 8 - The masked interrupt status for time_out_int …","Bit 7 - The masked interrupt status for trans_complete_int …","Bit 9 - The masked interrupt status for trans_start_int …","","","Bit 12 - The masked interrupt status for tx_send_empty_int …","Bit 1 - The masked interrupt status for txfifo_empty_int …","","Register <code>RXFIFO_ST</code> reader","Field <code>RXFIFO_END_ADDR</code> reader - This is the offset address …","Field <code>RXFIFO_START_ADDR</code> reader - This is the offset …","You can <code>read</code> this register and get <code>rxfifo_st::R</code>.  See API.","Field <code>TXFIFO_END_ADDR</code> reader - This is the offset address …","Field <code>TXFIFO_START_ADDR</code> reader - This is the offset …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 5:9 - This is the offset address of the first …","Bits 0:4 - This is the offset address of the last …","","","Bits 15:19 - This is the offset address of the last …","Bits 10:14 - This is the offset address of the first …","","Register <code>SCL_FILTER_CFG</code> reader","You can <code>read</code> this register and get <code>scl_filter_cfg::R</code>.  You …","Field <code>SCL_FILTER_EN</code> reader - This is the filter enable bit …","Field <code>SCL_FILTER_EN</code> writer - This is the filter enable bit …","Field <code>SCL_FILTER_THRES</code> reader - When input SCL’s pulse …","Field <code>SCL_FILTER_THRES</code> writer - When input SCL’s pulse …","Register <code>SCL_FILTER_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - This is the filter enable bit for SCL.","Bit 3 - This is the filter enable bit for SCL.","Bits 0:2 - When input SCL’s pulse width is smaller than …","Bits 0:2 - When input SCL’s pulse width is smaller than …","","","","Register <code>SCL_HIGH_PERIOD</code> reader","Field <code>SCL_HIGH_PERIOD</code> reader - This register is used to …","You can <code>read</code> this register and get <code>scl_high_period::R</code>.  …","Field <code>SCL_HIGH_PERIOD</code> writer - This register is used to …","Register <code>SCL_HIGH_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:13 - This register is used to configure the clock …","Bits 0:13 - This register is used to configure the clock …","","","","Register <code>SCL_LOW_PERIOD</code> reader","Field <code>SCL_LOW_PERIOD</code> reader - This register is used to …","You can <code>read</code> this register and get <code>scl_low_period::R</code>.  You …","Field <code>SCL_LOW_PERIOD</code> writer - This register is used to …","Register <code>SCL_LOW_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:13 - This register is used to configure the low …","Bits 0:13 - This register is used to configure the low …","","","","Register <code>SCL_RSTART_SETUP</code> reader","You can <code>read</code> this register and get <code>scl_rstart_setup::R</code>.  …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_RSTART_SETUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register is used to configure the clock …","Bits 0:9 - This register is used to configure the clock …","","","","Register <code>SCL_START_HOLD</code> reader","You can <code>read</code> this register and get <code>scl_start_hold::R</code>.  You …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_START_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register is used to configure the clock …","Bits 0:9 - This register is used to configure the clock …","","","","Register <code>SCL_STOP_HOLD</code> reader","You can <code>read</code> this register and get <code>scl_stop_hold::R</code>.  You …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_STOP_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:13 - This register is used to configure the clock …","Bits 0:13 - This register is used to configure the clock …","","","","Register <code>SCL_STOP_SETUP</code> reader","You can <code>read</code> this register and get <code>scl_stop_setup::R</code>.  You …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_STOP_SETUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register is used to configure the clock …","Bits 0:9 - This register is used to configure the clock …","","","","Register <code>SDA_FILTER_CFG</code> reader","You can <code>read</code> this register and get <code>sda_filter_cfg::R</code>.  You …","Field <code>SDA_FILTER_EN</code> reader - This is the filter enable bit …","Field <code>SDA_FILTER_EN</code> writer - This is the filter enable bit …","Field <code>SDA_FILTER_THRES</code> reader - When input SCL’s pulse …","Field <code>SDA_FILTER_THRES</code> writer - When input SCL’s pulse …","Register <code>SDA_FILTER_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - This is the filter enable bit for SDA.","Bit 3 - This is the filter enable bit for SDA.","Bits 0:2 - When input SCL’s pulse width is smaller than …","Bits 0:2 - When input SCL’s pulse width is smaller than …","","","","Register <code>SDA_HOLD</code> reader","You can <code>read</code> this register and get <code>sda_hold::R</code>.  You can …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SDA_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register is used to configure the clock …","Bits 0:9 - This register is used to configure the clock …","","","","Register <code>SDA_SAMPLE</code> reader","You can <code>read</code> this register and get <code>sda_sample::R</code>.  You can …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SDA_SAMPLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register is used to configure the clock …","Bits 0:9 - This register is used to configure the clock …","","","","Field <code>ADDR_10BIT_EN</code> reader - This register is used to …","Field <code>ADDR_10BIT_EN</code> writer - This register is used to …","Register <code>SLAVE_ADDR</code> reader","Field <code>SLAVE_ADDR</code> reader - when configured as i2c slave …","You can <code>read</code> this register and get <code>slave_addr::R</code>.  You can …","Field <code>SLAVE_ADDR</code> writer - when configured as i2c slave …","Register <code>SLAVE_ADDR</code> writer","Bit 31 - This register is used to enable slave 10bit …","Bit 31 - This register is used to enable slave 10bit …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:14 - when configured as i2c slave this register is …","Bits 0:14 - when configured as i2c slave this register is …","","","","Field <code>ACK_REC</code> reader - This register stores the value of …","Field <code>ARB_LOST</code> reader - when I2C lost control of SDA line …","Field <code>BUS_BUSY</code> reader - 1:I2C bus is busy transferring …","Field <code>BYTE_TRANS</code> reader - This register changes to high …","Register <code>SR</code> reader","Field <code>RXFIFO_CNT</code> reader - This register represent the …","Field <code>SCL_MAIN_STATE_LAST</code> reader - This register stores …","Field <code>SCL_STATE_LAST</code> reader - This register stores the …","Field <code>SLAVE_ADDRESSED</code> reader - when configured as i2c …","Field <code>SLAVE_RW</code> reader - when in slave mode 1: master read …","You can <code>read</code> this register and get <code>sr::R</code>.  See API.","Field <code>TIME_OUT</code> reader - when I2C takes more than …","Field <code>TXFIFO_CNT</code> reader - This register stores the amount …","Bit 0 - This register stores the value of ACK bit.","Bit 3 - when I2C lost control of SDA line this register …","","","Bit 4 - 1:I2C bus is busy transferring data. 0:I2C bus is …","Bit 6 - This register changes to high level when one byte …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:13 - This register represent the amount of data …","Bits 24:26 - This register stores the value of state …","Bits 28:30 - This register stores the value of state …","Bit 5 - when configured as i2c slave and the address send …","Bit 1 - when in slave mode 1: master read slave 0: master …","Bit 2 - when I2C takes more than time_out_reg clocks to …","","","Bits 18:23 - This register stores the amount of received …","","Register <code>TO</code> reader","Field <code>TIME_OUT</code> reader - This register is used to configure …","Field <code>TIME_OUT</code> writer - This register is used to configure …","You can <code>read</code> this register and get <code>to::R</code>.  You can <code>reset</code>, …","Register <code>TO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register is used to configure the max …","Bits 0:19 - This register is used to configure the max …","","","","AHB_TEST (rw) register accessor: ","CLKM_CONF (rw) register accessor: ","CONF (rw) register accessor: ","CONF1 (rw) register accessor: ","CONF2 (rw) register accessor: ","CONF_CHAN (rw) register accessor: ","CONF_SIGLE_DATA (rw) register accessor: ","CVSD_CONF0 (rw) register accessor: ","CVSD_CONF1 (rw) register accessor: ","CVSD_CONF2 (rw) register accessor: ","DATE (rw) register accessor: ","ESCO_CONF0 (rw) register accessor: ","FIFO_CONF (rw) register accessor: ","INFIFO_POP (rw) register accessor: ","INLINK_DSCR (r) register accessor: ","INLINK_DSCR_BF0 (r) register accessor: ","INLINK_DSCR_BF1 (r) register accessor: ","INT_CLR (w) register accessor: ","INT_ENA (rw) register accessor: ","INT_RAW (r) register accessor: ","INT_ST (r) register accessor: ","IN_EOF_DES_ADDR (r) register accessor: ","IN_LINK (rw) register accessor: ","LC_CONF (rw) register accessor: ","LC_HUNG_CONF (rw) register accessor: ","LC_STATE0 (r) register accessor: ","LC_STATE1 (r) register accessor: ","OUTFIFO_PUSH (rw) register accessor: ","OUTLINK_DSCR (r) register accessor: ","OUTLINK_DSCR_BF0 (r) register accessor: ","OUTLINK_DSCR_BF1 (r) register accessor: ","OUT_EOF_BFR_DES_ADDR (r) register accessor: ","OUT_EOF_DES_ADDR (r) register accessor: ","OUT_LINK (rw) register accessor: ","PDM_CONF (rw) register accessor: ","PDM_FREQ_CONF (rw) register accessor: ","PD_CONF (rw) register accessor: ","PLC_CONF0 (rw) register accessor: ","PLC_CONF1 (rw) register accessor: ","PLC_CONF2 (rw) register accessor: ","RXEOF_NUM (rw) register accessor: ","Register block","SAMPLE_RATE_CONF (rw) register accessor: ","SCO_CONF0 (rw) register accessor: ","STATE (r) register accessor: ","TIMING (rw) register accessor: ","","0x44 - ","","","","0xac - ","","0x08 - ","","0xa0 - ","","0xa8 - ","","0x2c - ","","0x28 - ","","0x80 - ","","0x84 - ","","0x88 - ","","0xfc - ","","0x98 - ","","0x20 - ","Returns the argument unchanged.","","0x3c - ","","0x34 - ","","0x68 - ","","0x48 - ","","0x4c - ","","0x50 - ","","0x18 - ","","0x14 - ","","0x0c - ","","0x10 - ","Calls <code>U::from(self)</code>.","","0x60 - ","","0x74 - ","","0x6c - ","","0x70 - ","","0x40 - ","","0x38 - ","","0x30 - ","","0x64 - ","","0x54 - ","","0x58 - ","","0x5c - ","","0xa4 - ","","0xb4 - ","","0xb8 - ","","0x8c - ","","0x90 - ","","0x94 - ","","0x24 - ","","0xb0 - ","","0x9c - ","","0xbc - ","","0x1c - ","","","","Field <code>AHB_TESTADDR</code> reader - ","Field <code>AHB_TESTADDR</code> writer - ","Field <code>AHB_TESTMODE</code> reader - ","Field <code>AHB_TESTMODE</code> writer - ","You can <code>read</code> this register and get <code>ahb_test::R</code>.  You can …","Register <code>AHB_TEST</code> reader","Register <code>AHB_TEST</code> writer","Bits 4:5","Bits 4:5","Bits 0:2","Bits 0:2","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLKA_ENA</code> reader - ","Field <code>CLKA_ENA</code> writer - ","You can <code>read</code> this register and get <code>clkm_conf::R</code>.  You can …","Field <code>CLKM_DIV_A</code> reader - ","Field <code>CLKM_DIV_A</code> writer - ","Field <code>CLKM_DIV_B</code> reader - ","Field <code>CLKM_DIV_B</code> writer - ","Field <code>CLKM_DIV_NUM</code> reader - ","Field <code>CLKM_DIV_NUM</code> writer - ","Field <code>CLK_EN</code> reader - ","Field <code>CLK_EN</code> writer - ","Register <code>CLKM_CONF</code> reader","Register <code>CLKM_CONF</code> writer","Writes raw bits to the register.","","","Bit 20","Bit 20","Bit 21","Bit 21","Bits 14:19","Bits 14:19","Bits 8:13","Bits 8:13","Bits 0:7","Bits 0:7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>conf::R</code>.  You can <code>reset</code>…","Register <code>CONF</code> reader","Field <code>RX_FIFO_RESET</code> reader - ","Field <code>RX_FIFO_RESET</code> writer - ","Field <code>RX_MONO</code> reader - ","Field <code>RX_MONO</code> writer - ","Field <code>RX_MSB_RIGHT</code> reader - ","Field <code>RX_MSB_RIGHT</code> writer - ","Field <code>RX_MSB_SHIFT</code> reader - ","Field <code>RX_MSB_SHIFT</code> writer - ","Field <code>RX_RESET</code> reader - ","Field <code>RX_RESET</code> writer - ","Field <code>RX_RIGHT_FIRST</code> reader - ","Field <code>RX_RIGHT_FIRST</code> writer - ","Field <code>RX_SHORT_SYNC</code> reader - ","Field <code>RX_SHORT_SYNC</code> writer - ","Field <code>RX_SLAVE_MOD</code> reader - ","Field <code>RX_SLAVE_MOD</code> writer - ","Field <code>RX_START</code> reader - ","Field <code>RX_START</code> writer - ","Field <code>SIG_LOOPBACK</code> reader - ","Field <code>SIG_LOOPBACK</code> writer - ","Field <code>TX_FIFO_RESET</code> reader - ","Field <code>TX_FIFO_RESET</code> writer - ","Field <code>TX_MONO</code> reader - ","Field <code>TX_MONO</code> writer - ","Field <code>TX_MSB_RIGHT</code> reader - ","Field <code>TX_MSB_RIGHT</code> writer - ","Field <code>TX_MSB_SHIFT</code> reader - ","Field <code>TX_MSB_SHIFT</code> writer - ","Field <code>TX_RESET</code> reader - ","Field <code>TX_RESET</code> writer - ","Field <code>TX_RIGHT_FIRST</code> reader - ","Field <code>TX_RIGHT_FIRST</code> writer - ","Field <code>TX_SHORT_SYNC</code> reader - ","Field <code>TX_SHORT_SYNC</code> writer - ","Field <code>TX_SLAVE_MOD</code> reader - ","Field <code>TX_SLAVE_MOD</code> writer - ","Field <code>TX_START</code> reader - ","Field <code>TX_START</code> writer - ","Register <code>CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3","Bit 3","Bit 15","Bit 15","Bit 17","Bit 17","Bit 11","Bit 11","Bit 1","Bit 1","Bit 9","Bit 9","Bit 13","Bit 13","Bit 7","Bit 7","Bit 5","Bit 5","Bit 18","Bit 18","","","Bit 2","Bit 2","Bit 14","Bit 14","Bit 16","Bit 16","Bit 10","Bit 10","Bit 0","Bit 0","Bit 8","Bit 8","Bit 12","Bit 12","Bit 6","Bit 6","Bit 4","Bit 4","","You can <code>read</code> this register and get <code>conf1::R</code>.  You can <code>reset</code>…","Register <code>CONF1</code> reader","Field <code>RX_PCM_BYPASS</code> reader - ","Field <code>RX_PCM_BYPASS</code> writer - ","Field <code>RX_PCM_CONF</code> reader - ","Field <code>RX_PCM_CONF</code> writer - ","Field <code>TX_PCM_BYPASS</code> reader - ","Field <code>TX_PCM_BYPASS</code> writer - ","Field <code>TX_PCM_CONF</code> reader - ","Field <code>TX_PCM_CONF</code> writer - ","Field <code>TX_STOP_EN</code> reader - ","Field <code>TX_STOP_EN</code> writer - ","Field <code>TX_ZEROS_RM_EN</code> reader - ","Field <code>TX_ZEROS_RM_EN</code> writer - ","Register <code>CONF1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7","Bit 7","Bits 4:6","Bits 4:6","","","Bit 3","Bit 3","Bits 0:2","Bits 0:2","Bit 8","Bit 8","Bit 9","Bit 9","","Field <code>CAMERA_EN</code> reader - ","Field <code>CAMERA_EN</code> writer - ","You can <code>read</code> this register and get <code>conf2::R</code>.  You can <code>reset</code>…","Field <code>DATA_ENABLE</code> reader - ","Field <code>DATA_ENABLE_TEST_EN</code> reader - ","Field <code>DATA_ENABLE_TEST_EN</code> writer - ","Field <code>DATA_ENABLE</code> writer - ","Field <code>EXT_ADC_START_EN</code> reader - ","Field <code>EXT_ADC_START_EN</code> writer - ","Field <code>INTER_VALID_EN</code> reader - ","Field <code>INTER_VALID_EN</code> writer - ","Field <code>LCD_EN</code> reader - ","Field <code>LCD_EN</code> writer - ","Field <code>LCD_TX_SDX2_EN</code> reader - ","Field <code>LCD_TX_SDX2_EN</code> writer - ","Field <code>LCD_TX_WRX2_EN</code> reader - ","Field <code>LCD_TX_WRX2_EN</code> writer - ","Register <code>CONF2</code> reader","Register <code>CONF2</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Bit 4","Bit 4","Bit 3","Bit 3","Bit 6","Bit 6","Returns the argument unchanged.","Bit 7","Bit 7","Calls <code>U::from(self)</code>.","Bit 5","Bit 5","Bit 2","Bit 2","Bit 1","Bit 1","","","","You can <code>read</code> this register and get <code>conf_chan::R</code>.  You can …","Register <code>CONF_CHAN</code> reader","Field <code>RX_CHAN_MOD</code> reader - ","Field <code>RX_CHAN_MOD</code> writer - ","Field <code>TX_CHAN_MOD</code> reader - ","Field <code>TX_CHAN_MOD</code> writer - ","Register <code>CONF_CHAN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 3:4","Bits 3:4","","","Bits 0:2","Bits 0:2","","You can <code>read</code> this register and get <code>conf_sigle_data::R</code>.  …","Register <code>CONF_SIGLE_DATA</code> reader","Field <code>SIGLE_DATA</code> reader - ","Field <code>SIGLE_DATA</code> writer - ","Register <code>CONF_SIGLE_DATA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","You can <code>read</code> this register and get <code>cvsd_conf0::R</code>.  You can …","Field <code>CVSD_Y_MAX</code> reader - ","Field <code>CVSD_Y_MAX</code> writer - ","Field <code>CVSD_Y_MIN</code> reader - ","Field <code>CVSD_Y_MIN</code> writer - ","Register <code>CVSD_CONF0</code> reader","Register <code>CVSD_CONF0</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Bits 16:31","Bits 16:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cvsd_conf1::R</code>.  You can …","Field <code>CVSD_SIGMA_MAX</code> reader - ","Field <code>CVSD_SIGMA_MAX</code> writer - ","Field <code>CVSD_SIGMA_MIN</code> reader - ","Field <code>CVSD_SIGMA_MIN</code> writer - ","Register <code>CVSD_CONF1</code> reader","Register <code>CVSD_CONF1</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Bits 16:31","Bits 16:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CVSD_BETA</code> reader - ","Field <code>CVSD_BETA</code> writer - ","You can <code>read</code> this register and get <code>cvsd_conf2::R</code>.  You can …","Field <code>CVSD_H</code> reader - ","Field <code>CVSD_H</code> writer - ","Field <code>CVSD_J</code> reader - ","Field <code>CVSD_J</code> writer - ","Field <code>CVSD_K</code> reader - ","Field <code>CVSD_K</code> writer - ","Register <code>CVSD_CONF2</code> reader","Register <code>CVSD_CONF2</code> writer","Writes raw bits to the register.","","","Bits 6:15","Bits 6:15","Bits 16:18","Bits 16:18","Bits 3:5","Bits 3:5","Bits 0:2","Bits 0:2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>I2SDATE</code> reader - ","Field <code>I2SDATE</code> writer - ","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>CVSD_DEC_RESET</code> reader - ","Field <code>CVSD_DEC_RESET</code> writer - ","Field <code>CVSD_DEC_START</code> reader - ","Field <code>CVSD_DEC_START</code> writer - ","Field <code>ESCO_CHAN_MOD</code> reader - ","Field <code>ESCO_CHAN_MOD</code> writer - ","You can <code>read</code> this register and get <code>esco_conf0::R</code>.  You can …","Field <code>ESCO_CVSD_DEC_PACK_ERR</code> reader - ","Field <code>ESCO_CVSD_DEC_PACK_ERR</code> writer - ","Field <code>ESCO_CVSD_INF_EN</code> reader - ","Field <code>ESCO_CVSD_INF_EN</code> writer - ","Field <code>ESCO_CVSD_PACK_LEN_8K</code> reader - ","Field <code>ESCO_CVSD_PACK_LEN_8K</code> writer - ","Field <code>ESCO_EN</code> reader - ","Field <code>ESCO_EN</code> writer - ","Field <code>PLC2DMA_EN</code> reader - ","Field <code>PLC2DMA_EN</code> writer - ","Field <code>PLC_EN</code> reader - ","Field <code>PLC_EN</code> writer - ","Register <code>ESCO_CONF0</code> reader","Register <code>ESCO_CONF0</code> writer","Writes raw bits to the register.","","","Bit 10","Bit 10","Bit 9","Bit 9","Bit 1","Bit 1","Bit 2","Bit 2","Bit 8","Bit 8","Bits 3:7","Bits 3:7","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12","Bit 12","Bit 11","Bit 11","","","","Field <code>DSCR_EN</code> reader - ","Field <code>DSCR_EN</code> writer - ","You can <code>read</code> this register and get <code>fifo_conf::R</code>.  You can …","Register <code>FIFO_CONF</code> reader","Field <code>RX_DATA_NUM</code> reader - ","Field <code>RX_DATA_NUM</code> writer - ","Field <code>RX_FIFO_MOD_FORCE_EN</code> reader - ","Field <code>RX_FIFO_MOD_FORCE_EN</code> writer - ","Field <code>RX_FIFO_MOD</code> reader - ","Field <code>RX_FIFO_MOD</code> writer - ","Field <code>TX_DATA_NUM</code> reader - ","Field <code>TX_DATA_NUM</code> writer - ","Field <code>TX_FIFO_MOD_FORCE_EN</code> reader - ","Field <code>TX_FIFO_MOD_FORCE_EN</code> writer - ","Field <code>TX_FIFO_MOD</code> reader - ","Field <code>TX_FIFO_MOD</code> writer - ","Register <code>FIFO_CONF</code> writer","Writes raw bits to the register.","","","Bit 12","Bit 12","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5","Bits 0:5","Bits 16:18","Bits 16:18","Bit 20","Bit 20","","","Bits 6:11","Bits 6:11","Bits 13:15","Bits 13:15","Bit 19","Bit 19","","You can <code>read</code> this register and get <code>in_eof_des_addr::R</code>.  …","Field <code>IN_SUC_EOF_DES_ADDR</code> reader - ","Register <code>IN_EOF_DES_ADDR</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_ADDR</code> reader - ","Field <code>INLINK_ADDR</code> writer - ","Field <code>INLINK_PARK</code> reader - ","Field <code>INLINK_RESTART</code> reader - ","Field <code>INLINK_RESTART</code> writer - ","Field <code>INLINK_START</code> reader - ","Field <code>INLINK_START</code> writer - ","Field <code>INLINK_STOP</code> reader - ","Field <code>INLINK_STOP</code> writer - ","You can <code>read</code> this register and get <code>in_link::R</code>.  You can …","Register <code>IN_LINK</code> reader","Register <code>IN_LINK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19","Bits 0:19","Bit 31","Bit 30","Bit 30","Bit 29","Bit 29","Bit 28","Bit 28","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_POP</code> reader - ","You can <code>read</code> this register and get <code>infifo_pop::R</code>.  You can …","Field <code>INFIFO_POP</code> writer - ","Field <code>INFIFO_RDATA</code> reader - ","Register <code>INFIFO_POP</code> reader","Register <code>INFIFO_POP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 16","Bit 16","Bits 0:11","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR</code> reader - ","You can <code>read</code> this register and get <code>inlink_dscr::R</code>.  See API…","Register <code>INLINK_DSCR</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF0</code> reader - ","You can <code>read</code> this register and get <code>inlink_dscr_bf0::R</code>.  …","Register <code>INLINK_DSCR_BF0</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF1</code> reader - ","You can <code>read</code> this register and get <code>inlink_dscr_bf1::R</code>.  …","Register <code>INLINK_DSCR_BF1</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>IN_DONE_INT_CLR</code> writer - ","Field <code>IN_DSCR_EMPTY_INT_CLR</code> writer - ","Field <code>IN_DSCR_ERR_INT_CLR</code> writer - ","Field <code>IN_ERR_EOF_INT_CLR</code> writer - ","Field <code>IN_SUC_EOF_INT_CLR</code> writer - ","Field <code>OUT_DONE_INT_CLR</code> writer - ","Field <code>OUT_DSCR_ERR_INT_CLR</code> writer - ","Field <code>OUT_EOF_INT_CLR</code> writer - ","Field <code>OUT_TOTAL_EOF_INT_CLR</code> writer - ","Field <code>PUT_DATA_INT_CLR</code> writer - ","Field <code>RX_HUNG_INT_CLR</code> writer - ","Field <code>RX_REMPTY_INT_CLR</code> writer - ","Field <code>RX_WFULL_INT_CLR</code> writer - ","Field <code>TAKE_DATA_INT_CLR</code> writer - ","Field <code>TX_HUNG_INT_CLR</code> writer - ","Field <code>TX_REMPTY_INT_CLR</code> writer - ","Field <code>TX_WFULL_INT_CLR</code> writer - ","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 8","Bit 15","Bit 13","Bit 10","Bit 9","Calls <code>U::from(self)</code>.","Bit 11","Bit 14","Bit 12","Bit 16","Bit 1","Bit 6","Bit 3","Bit 2","Bit 0","","","Bit 7","Bit 5","Bit 4","","You can <code>read</code> this register and get <code>int_ena::R</code>.  You can …","Field <code>IN_DONE_INT_ENA</code> reader - ","Field <code>IN_DONE_INT_ENA</code> writer - ","Field <code>IN_DSCR_EMPTY_INT_ENA</code> reader - ","Field <code>IN_DSCR_EMPTY_INT_ENA</code> writer - ","Field <code>IN_DSCR_ERR_INT_ENA</code> reader - ","Field <code>IN_DSCR_ERR_INT_ENA</code> writer - ","Field <code>IN_ERR_EOF_INT_ENA</code> reader - ","Field <code>IN_ERR_EOF_INT_ENA</code> writer - ","Field <code>IN_SUC_EOF_INT_ENA</code> reader - ","Field <code>IN_SUC_EOF_INT_ENA</code> writer - ","Field <code>OUT_DONE_INT_ENA</code> reader - ","Field <code>OUT_DONE_INT_ENA</code> writer - ","Field <code>OUT_DSCR_ERR_INT_ENA</code> reader - ","Field <code>OUT_DSCR_ERR_INT_ENA</code> writer - ","Field <code>OUT_EOF_INT_ENA</code> reader - ","Field <code>OUT_EOF_INT_ENA</code> writer - ","Field <code>OUT_TOTAL_EOF_INT_ENA</code> reader - ","Field <code>OUT_TOTAL_EOF_INT_ENA</code> writer - ","Register <code>INT_ENA</code> reader","Field <code>RX_HUNG_INT_ENA</code> reader - ","Field <code>RX_HUNG_INT_ENA</code> writer - ","Field <code>RX_REMPTY_INT_ENA</code> reader - ","Field <code>RX_REMPTY_INT_ENA</code> writer - ","Field <code>RX_TAKE_DATA_INT_ENA</code> reader - ","Field <code>RX_TAKE_DATA_INT_ENA</code> writer - ","Field <code>RX_WFULL_INT_ENA</code> reader - ","Field <code>RX_WFULL_INT_ENA</code> writer - ","Field <code>TX_HUNG_INT_ENA</code> reader - ","Field <code>TX_HUNG_INT_ENA</code> writer - ","Field <code>TX_PUT_DATA_INT_ENA</code> reader - ","Field <code>TX_PUT_DATA_INT_ENA</code> writer - ","Field <code>TX_REMPTY_INT_ENA</code> reader - ","Field <code>TX_REMPTY_INT_ENA</code> writer - ","Field <code>TX_WFULL_INT_ENA</code> reader - ","Field <code>TX_WFULL_INT_ENA</code> writer - ","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 8","Bit 8","Bit 15","Bit 15","Bit 13","Bit 13","Bit 10","Bit 10","Bit 9","Bit 9","Calls <code>U::from(self)</code>.","Bit 11","Bit 11","Bit 14","Bit 14","Bit 12","Bit 12","Bit 16","Bit 16","Bit 6","Bit 6","Bit 3","Bit 3","Bit 0","Bit 0","Bit 2","Bit 2","","","Bit 7","Bit 7","Bit 1","Bit 1","Bit 5","Bit 5","Bit 4","Bit 4","","You can <code>read</code> this register and get <code>int_raw::R</code>.  See API.","Field <code>IN_DONE_INT_RAW</code> reader - ","Field <code>IN_DSCR_EMPTY_INT_RAW</code> reader - ","Field <code>IN_DSCR_ERR_INT_RAW</code> reader - ","Field <code>IN_ERR_EOF_INT_RAW</code> reader - ","Field <code>IN_SUC_EOF_INT_RAW</code> reader - ","Field <code>OUT_DONE_INT_RAW</code> reader - ","Field <code>OUT_DSCR_ERR_INT_RAW</code> reader - ","Field <code>OUT_EOF_INT_RAW</code> reader - ","Field <code>OUT_TOTAL_EOF_INT_RAW</code> reader - ","Register <code>INT_RAW</code> reader","Field <code>RX_HUNG_INT_RAW</code> reader - ","Field <code>RX_REMPTY_INT_RAW</code> reader - ","Field <code>RX_TAKE_DATA_INT_RAW</code> reader - ","Field <code>RX_WFULL_INT_RAW</code> reader - ","Field <code>TX_HUNG_INT_RAW</code> reader - ","Field <code>TX_PUT_DATA_INT_RAW</code> reader - ","Field <code>TX_REMPTY_INT_RAW</code> reader - ","Field <code>TX_WFULL_INT_RAW</code> reader - ","","","Returns the argument unchanged.","Bit 8","Bit 15","Bit 13","Bit 10","Bit 9","Calls <code>U::from(self)</code>.","Bit 11","Bit 14","Bit 12","Bit 16","Bit 6","Bit 3","Bit 0","Bit 2","","","Bit 7","Bit 1","Bit 5","Bit 4","","You can <code>read</code> this register and get <code>int_st::R</code>.  See API.","Field <code>IN_DONE_INT_ST</code> reader - ","Field <code>IN_DSCR_EMPTY_INT_ST</code> reader - ","Field <code>IN_DSCR_ERR_INT_ST</code> reader - ","Field <code>IN_ERR_EOF_INT_ST</code> reader - ","Field <code>IN_SUC_EOF_INT_ST</code> reader - ","Field <code>OUT_DONE_INT_ST</code> reader - ","Field <code>OUT_DSCR_ERR_INT_ST</code> reader - ","Field <code>OUT_EOF_INT_ST</code> reader - ","Field <code>OUT_TOTAL_EOF_INT_ST</code> reader - ","Register <code>INT_ST</code> reader","Field <code>RX_HUNG_INT_ST</code> reader - ","Field <code>RX_REMPTY_INT_ST</code> reader - ","Field <code>RX_TAKE_DATA_INT_ST</code> reader - ","Field <code>RX_WFULL_INT_ST</code> reader - ","Field <code>TX_HUNG_INT_ST</code> reader - ","Field <code>TX_PUT_DATA_INT_ST</code> reader - ","Field <code>TX_REMPTY_INT_ST</code> reader - ","Field <code>TX_WFULL_INT_ST</code> reader - ","","","Returns the argument unchanged.","Bit 8","Bit 15","Bit 13","Bit 10","Bit 9","Calls <code>U::from(self)</code>.","Bit 11","Bit 14","Bit 12","Bit 16","Bit 6","Bit 3","Bit 0","Bit 2","","","Bit 7","Bit 1","Bit 5","Bit 4","","Field <code>AHBM_FIFO_RST</code> reader - ","Field <code>AHBM_FIFO_RST</code> writer - ","Field <code>AHBM_RST</code> reader - ","Field <code>AHBM_RST</code> writer - ","Field <code>CHECK_OWNER</code> reader - ","Field <code>CHECK_OWNER</code> writer - ","Field <code>INDSCR_BURST_EN</code> reader - ","Field <code>INDSCR_BURST_EN</code> writer - ","Field <code>IN_LOOP_TEST</code> reader - ","Field <code>IN_LOOP_TEST</code> writer - ","Field <code>IN_RST</code> reader - ","Field <code>IN_RST</code> writer - ","You can <code>read</code> this register and get <code>lc_conf::R</code>.  You can …","Field <code>MEM_TRANS_EN</code> reader - ","Field <code>MEM_TRANS_EN</code> writer - ","Field <code>OUTDSCR_BURST_EN</code> reader - ","Field <code>OUTDSCR_BURST_EN</code> writer - ","Field <code>OUT_AUTO_WRBACK</code> reader - ","Field <code>OUT_AUTO_WRBACK</code> writer - ","Field <code>OUT_DATA_BURST_EN</code> reader - ","Field <code>OUT_DATA_BURST_EN</code> writer - ","Field <code>OUT_EOF_MODE</code> reader - ","Field <code>OUT_EOF_MODE</code> writer - ","Field <code>OUT_LOOP_TEST</code> reader - ","Field <code>OUT_LOOP_TEST</code> writer - ","Field <code>OUT_NO_RESTART_CLR</code> reader - ","Field <code>OUT_NO_RESTART_CLR</code> writer - ","Field <code>OUT_RST</code> reader - ","Field <code>OUT_RST</code> writer - ","Register <code>LC_CONF</code> reader","Register <code>LC_CONF</code> writer","Bit 2","Bit 2","Bit 3","Bit 3","Writes raw bits to the register.","","","Bit 12","Bit 12","Returns the argument unchanged.","Bit 5","Bit 5","Bit 0","Bit 0","Bit 10","Bit 10","Calls <code>U::from(self)</code>.","Bit 13","Bit 13","Bit 6","Bit 6","Bit 11","Bit 11","Bit 8","Bit 8","Bit 4","Bit 4","Bit 7","Bit 7","Bit 1","Bit 1","Bit 9","Bit 9","","","","Field <code>LC_FIFO_TIMEOUT_ENA</code> reader - ","Field <code>LC_FIFO_TIMEOUT_ENA</code> writer - ","Field <code>LC_FIFO_TIMEOUT</code> reader - ","Field <code>LC_FIFO_TIMEOUT_SHIFT</code> reader - ","Field <code>LC_FIFO_TIMEOUT_SHIFT</code> writer - ","Field <code>LC_FIFO_TIMEOUT</code> writer - ","You can <code>read</code> this register and get <code>lc_hung_conf::R</code>.  You …","Register <code>LC_HUNG_CONF</code> reader","Register <code>LC_HUNG_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","Bits 0:7","Bit 11","Bit 11","Bits 8:10","Bits 8:10","","","","Field <code>LC_STATE0</code> reader - ","You can <code>read</code> this register and get <code>lc_state0::R</code>.  See API.","Register <code>LC_STATE0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>LC_STATE1</code> reader - ","You can <code>read</code> this register and get <code>lc_state1::R</code>.  See API.","Register <code>LC_STATE1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>OUT_EOF_BFR_DES_ADDR</code> reader - ","You can <code>read</code> this register and get <code>out_eof_bfr_des_addr::R</code>…","Register <code>OUT_EOF_BFR_DES_ADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>OUT_EOF_DES_ADDR</code> reader - ","You can <code>read</code> this register and get <code>out_eof_des_addr::R</code>.  …","Register <code>OUT_EOF_DES_ADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>OUTLINK_ADDR</code> reader - ","Field <code>OUTLINK_ADDR</code> writer - ","Field <code>OUTLINK_PARK</code> reader - ","Field <code>OUTLINK_RESTART</code> reader - ","Field <code>OUTLINK_RESTART</code> writer - ","Field <code>OUTLINK_START</code> reader - ","Field <code>OUTLINK_START</code> writer - ","Field <code>OUTLINK_STOP</code> reader - ","Field <code>OUTLINK_STOP</code> writer - ","You can <code>read</code> this register and get <code>out_link::R</code>.  You can …","Register <code>OUT_LINK</code> reader","Register <code>OUT_LINK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","Bits 0:19","Bit 31","Bit 30","Bit 30","Bit 29","Bit 29","Bit 28","Bit 28","","","","Field <code>OUTFIFO_PUSH</code> reader - ","You can <code>read</code> this register and get <code>outfifo_push::R</code>.  You …","Field <code>OUTFIFO_PUSH</code> writer - ","Field <code>OUTFIFO_WDATA</code> reader - ","Field <code>OUTFIFO_WDATA</code> writer - ","Register <code>OUTFIFO_PUSH</code> reader","Register <code>OUTFIFO_PUSH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16","Bit 16","Bits 0:8","Bits 0:8","","","","Field <code>OUTLINK_DSCR</code> reader - ","You can <code>read</code> this register and get <code>outlink_dscr::R</code>.  See …","Register <code>OUTLINK_DSCR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>OUTLINK_DSCR_BF0</code> reader - ","You can <code>read</code> this register and get <code>outlink_dscr_bf0::R</code>.  …","Register <code>OUTLINK_DSCR_BF0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>OUTLINK_DSCR_BF1</code> reader - ","You can <code>read</code> this register and get <code>outlink_dscr_bf1::R</code>.  …","Register <code>OUTLINK_DSCR_BF1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>FIFO_FORCE_PD</code> reader - ","Field <code>FIFO_FORCE_PD</code> writer - ","Field <code>FIFO_FORCE_PU</code> reader - ","Field <code>FIFO_FORCE_PU</code> writer - ","You can <code>read</code> this register and get <code>pd_conf::R</code>.  You can …","Field <code>PLC_MEM_FORCE_PD</code> reader - ","Field <code>PLC_MEM_FORCE_PD</code> writer - ","Field <code>PLC_MEM_FORCE_PU</code> reader - ","Field <code>PLC_MEM_FORCE_PU</code> writer - ","Register <code>PD_CONF</code> reader","Register <code>PD_CONF</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2","Bit 2","Bit 3","Bit 3","","","","Field <code>PCM2PDM_CONV_EN</code> reader - ","Field <code>PCM2PDM_CONV_EN</code> writer - ","Field <code>PDM2PCM_CONV_EN</code> reader - ","Field <code>PDM2PCM_CONV_EN</code> writer - ","You can <code>read</code> this register and get <code>pdm_conf::R</code>.  You can …","Register <code>PDM_CONF</code> reader","Field <code>RX_PDM_EN</code> reader - ","Field <code>RX_PDM_EN</code> writer - ","Field <code>RX_PDM_SINC_DSR_16_EN</code> reader - ","Field <code>RX_PDM_SINC_DSR_16_EN</code> writer - ","Field <code>TX_PDM_EN</code> reader - ","Field <code>TX_PDM_EN</code> writer - ","Field <code>TX_PDM_HP_BYPASS</code> reader - ","Field <code>TX_PDM_HP_BYPASS</code> writer - ","Field <code>TX_PDM_HP_IN_SHIFT</code> reader - ","Field <code>TX_PDM_HP_IN_SHIFT</code> writer - ","Field <code>TX_PDM_LP_IN_SHIFT</code> reader - ","Field <code>TX_PDM_LP_IN_SHIFT</code> writer - ","Field <code>TX_PDM_PRESCALE</code> reader - ","Field <code>TX_PDM_PRESCALE</code> writer - ","Field <code>TX_PDM_SIGMADELTA_IN_SHIFT</code> reader - ","Field <code>TX_PDM_SIGMADELTA_IN_SHIFT</code> writer - ","Field <code>TX_PDM_SINC_IN_SHIFT</code> reader - ","Field <code>TX_PDM_SINC_IN_SHIFT</code> writer - ","Field <code>TX_PDM_SINC_OSR2</code> reader - ","Field <code>TX_PDM_SINC_OSR2</code> writer - ","Register <code>PDM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2","Bit 2","Bit 3","Bit 3","Bit 1","Bit 1","Bit 24","Bit 24","","","Bit 0","Bit 0","Bit 25","Bit 25","Bits 16:17","Bits 16:17","Bits 18:19","Bits 18:19","Bits 8:15","Bits 8:15","Bits 22:23","Bits 22:23","Bits 20:21","Bits 20:21","Bits 4:7","Bits 4:7","","You can <code>read</code> this register and get <code>pdm_freq_conf::R</code>.  You …","Register <code>PDM_FREQ_CONF</code> reader","Field <code>TX_PDM_FP</code> reader - ","Field <code>TX_PDM_FP</code> writer - ","Field <code>TX_PDM_FS</code> reader - ","Field <code>TX_PDM_FS</code> writer - ","Register <code>PDM_FREQ_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 10:19","Bits 10:19","Bits 0:9","Bits 0:9","","Field <code>GOOD_PACK_MAX</code> reader - ","Field <code>GOOD_PACK_MAX</code> writer - ","Field <code>MAX_SLIDE_SAMPLE</code> reader - ","Field <code>MAX_SLIDE_SAMPLE</code> writer - ","Field <code>N_ERR_SEG</code> reader - ","Field <code>N_ERR_SEG</code> writer - ","Field <code>N_MIN_ERR</code> reader - ","Field <code>N_MIN_ERR</code> writer - ","Field <code>PACK_LEN_8K</code> reader - ","Field <code>PACK_LEN_8K</code> writer - ","You can <code>read</code> this register and get <code>plc_conf0::R</code>.  You can …","Register <code>PLC_CONF0</code> reader","Field <code>SHIFT_RATE</code> reader - ","Field <code>SHIFT_RATE</code> writer - ","Register <code>PLC_CONF0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:5","Bits 0:5","Calls <code>U::from(self)</code>.","Bits 12:19","Bits 12:19","Bits 6:8","Bits 6:8","Bits 25:27","Bits 25:27","Bits 20:24","Bits 20:24","Bits 9:11","Bits 9:11","","","","Field <code>BAD_CEF_ATTEN_PARA</code> reader - ","Field <code>BAD_CEF_ATTEN_PARA_SHIFT</code> reader - ","Field <code>BAD_CEF_ATTEN_PARA_SHIFT</code> writer - ","Field <code>BAD_CEF_ATTEN_PARA</code> writer - ","Field <code>BAD_OLA_WIN2_PARA</code> reader - ","Field <code>BAD_OLA_WIN2_PARA_SHIFT</code> reader - ","Field <code>BAD_OLA_WIN2_PARA_SHIFT</code> writer - ","Field <code>BAD_OLA_WIN2_PARA</code> writer - ","You can <code>read</code> this register and get <code>plc_conf1::R</code>.  You can …","Register <code>PLC_CONF1</code> reader","Field <code>SLIDE_WIN_LEN</code> reader - ","Field <code>SLIDE_WIN_LEN</code> writer - ","Register <code>PLC_CONF1</code> writer","Bits 0:7","Bits 0:7","Bits 8:11","Bits 8:11","Bits 16:23","Bits 16:23","Bits 12:15","Bits 12:15","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31","Bits 24:31","","","","Field <code>CVSD_SEG_MOD</code> reader - ","Field <code>CVSD_SEG_MOD</code> writer - ","Field <code>MIN_PERIOD</code> reader - ","Field <code>MIN_PERIOD</code> writer - ","You can <code>read</code> this register and get <code>plc_conf2::R</code>.  You can …","Register <code>PLC_CONF2</code> reader","Register <code>PLC_CONF2</code> writer","Writes raw bits to the register.","","","Bits 0:1","Bits 0:1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 2:6","Bits 2:6","","","","Register <code>RXEOF_NUM</code> reader","You can <code>read</code> this register and get <code>rxeof_num::R</code>.  You can …","Field <code>RX_EOF_NUM</code> reader - ","Field <code>RX_EOF_NUM</code> writer - ","Register <code>RXEOF_NUM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>SAMPLE_RATE_CONF</code> reader","Field <code>RX_BCK_DIV_NUM</code> reader - ","Field <code>RX_BCK_DIV_NUM</code> writer - ","Field <code>RX_BITS_MOD</code> reader - ","Field <code>RX_BITS_MOD</code> writer - ","You can <code>read</code> this register and get <code>sample_rate_conf::R</code>.  …","Field <code>TX_BCK_DIV_NUM</code> reader - ","Field <code>TX_BCK_DIV_NUM</code> writer - ","Field <code>TX_BITS_MOD</code> reader - ","Field <code>TX_BITS_MOD</code> writer - ","Register <code>SAMPLE_RATE_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 6:11","Bits 6:11","Bits 18:23","Bits 18:23","","","Bits 0:5","Bits 0:5","Bits 12:17","Bits 12:17","","Field <code>CVSD_ENC_RESET</code> reader - ","Field <code>CVSD_ENC_RESET</code> writer - ","Field <code>CVSD_ENC_START</code> reader - ","Field <code>CVSD_ENC_START</code> writer - ","Register <code>SCO_CONF0</code> reader","You can <code>read</code> this register and get <code>sco_conf0::R</code>.  You can …","Field <code>SCO_NO_I2S_EN</code> reader - ","Field <code>SCO_NO_I2S_EN</code> writer - ","Field <code>SCO_WITH_I2S_EN</code> reader - ","Field <code>SCO_WITH_I2S_EN</code> writer - ","Register <code>SCO_CONF0</code> writer","Writes raw bits to the register.","","","Bit 3","Bit 3","Bit 2","Bit 2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 1","Bit 0","Bit 0","","","","Register <code>STATE</code> reader","Field <code>RX_FIFO_RESET_BACK</code> reader - ","You can <code>read</code> this register and get <code>state::R</code>.  See API.","Field <code>TX_FIFO_RESET_BACK</code> reader - ","Field <code>TX_IDLE</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2","","","Bit 1","Bit 0","","Field <code>DATA_ENABLE_DELAY</code> reader - ","Field <code>DATA_ENABLE_DELAY</code> writer - ","Register <code>TIMING</code> reader","Field <code>RX_BCK_IN_DELAY</code> reader - ","Field <code>RX_BCK_IN_DELAY</code> writer - ","Field <code>RX_BCK_OUT_DELAY</code> reader - ","Field <code>RX_BCK_OUT_DELAY</code> writer - ","Field <code>RX_DSYNC_SW</code> reader - ","Field <code>RX_DSYNC_SW</code> writer - ","Field <code>RX_SD_IN_DELAY</code> reader - ","Field <code>RX_SD_IN_DELAY</code> writer - ","Field <code>RX_WS_IN_DELAY</code> reader - ","Field <code>RX_WS_IN_DELAY</code> writer - ","Field <code>RX_WS_OUT_DELAY</code> reader - ","Field <code>RX_WS_OUT_DELAY</code> writer - ","You can <code>read</code> this register and get <code>timing::R</code>.  You can …","Field <code>TX_BCK_IN_DELAY</code> reader - ","Field <code>TX_BCK_IN_DELAY</code> writer - ","Field <code>TX_BCK_IN_INV</code> reader - ","Field <code>TX_BCK_IN_INV</code> writer - ","Field <code>TX_BCK_OUT_DELAY</code> reader - ","Field <code>TX_BCK_OUT_DELAY</code> writer - ","Field <code>TX_DSYNC_SW</code> reader - ","Field <code>TX_DSYNC_SW</code> writer - ","Field <code>TX_SD_OUT_DELAY</code> reader - ","Field <code>TX_SD_OUT_DELAY</code> writer - ","Field <code>TX_WS_IN_DELAY</code> reader - ","Field <code>TX_WS_IN_DELAY</code> writer - ","Field <code>TX_WS_OUT_DELAY</code> reader - ","Field <code>TX_WS_OUT_DELAY</code> writer - ","Register <code>TIMING</code> writer","Writes raw bits to the register.","","","Bits 22:23","Bits 22:23","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 4:5","Bits 4:5","Bits 18:19","Bits 18:19","Bit 21","Bit 21","Bits 8:9","Bits 8:9","Bits 6:7","Bits 6:7","Bits 16:17","Bits 16:17","","","Bits 0:1","Bits 0:1","Bit 24","Bit 24","Bits 10:11","Bits 10:11","Bit 20","Bit 20","Bits 14:15","Bits 14:15","Bits 2:3","Bits 2:3","Bits 12:13","Bits 12:13","","GPIO0 (rw) register accessor: ","GPIO1 (rw) register accessor: ","GPIO10 (rw) register accessor: ","GPIO11 (rw) register accessor: ","GPIO12 (rw) register accessor: ","GPIO13 (rw) register accessor: ","GPIO14 (rw) register accessor: ","GPIO15 (rw) register accessor: ","GPIO16 (rw) register accessor: ","GPIO17 (rw) register accessor: ","GPIO18 (rw) register accessor: ","GPIO19 (rw) register accessor: ","GPIO2 (rw) register accessor: ","GPIO20 (rw) register accessor: ","GPIO21 (rw) register accessor: ","GPIO22 (rw) register accessor: ","GPIO23 (rw) register accessor: ","GPIO24 (rw) register accessor: ","GPIO25 (rw) register accessor: ","GPIO26 (rw) register accessor: ","GPIO27 (rw) register accessor: ","GPIO3 (rw) register accessor: ","GPIO32 (rw) register accessor: ","GPIO33 (rw) register accessor: ","GPIO34 (rw) register accessor: ","GPIO35 (rw) register accessor: ","GPIO36 (rw) register accessor: ","GPIO37 (rw) register accessor: ","GPIO38 (rw) register accessor: ","GPIO39 (rw) register accessor: ","GPIO4 (rw) register accessor: ","GPIO5 (rw) register accessor: ","GPIO6 (rw) register accessor: ","GPIO7 (rw) register accessor: ","GPIO8 (rw) register accessor: ","GPIO9 (rw) register accessor: ","PIN_CTRL (rw) register accessor: ","Register block","","","Returns the argument unchanged.","","0x44 - ","","0x88 - ","","0x58 - ","","0x5c - ","","0x34 - ","","0x38 - ","","0x30 - ","","0x3c - ","","0x4c - ","","0x50 - ","","0x70 - ","","0x74 - ","","0x40 - ","","0x78 - ","","0x7c - ","","0x80 - ","","0x8c - ","","0x90 - ","","0x24 - ","","0x28 - ","","0x2c - ","","0x84 - ","","0x1c - ","","0x20 - ","","0x14 - ","","0x18 - ","","0x04 - ","","0x08 - ","","0x0c - ","","0x10 - ","","0x48 - ","","0x6c - ","","0x60 - ","","0x64 - ","","0x68 - ","","0x54 - ","Calls <code>U::from(self)</code>.","","0x00 - ","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio0::R</code>.  You can <code>reset</code>…","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO0</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio1::R</code>.  You can <code>reset</code>…","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO1</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio10::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO10</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO10</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio11::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO11</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO11</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio12::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO12</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO12</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio13::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO13</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO13</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio14::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO14</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO14</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio15::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO15</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO15</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio16::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO16</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO16</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio17::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO17</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO17</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio18::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO18</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO18</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio19::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO19</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO19</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio2::R</code>.  You can <code>reset</code>…","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO2</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio20::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO20</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO20</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio21::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO21</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO21</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio22::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO22</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO22</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio23::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO23</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO23</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio24::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO24</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO24</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio25::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO25</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO25</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio26::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO26</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO26</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio27::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO27</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO27</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio3::R</code>.  You can <code>reset</code>…","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO3</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio32::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO32</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO32</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio33::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO33</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO33</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio34::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO34</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO34</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio35::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO35</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO35</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio36::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO36</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO36</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio37::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO37</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO37</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio38::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO38</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO38</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio39::R</code>.  You can …","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO39</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO39</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio4::R</code>.  You can <code>reset</code>…","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO4</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio5::R</code>.  You can <code>reset</code>…","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO5</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio6::R</code>.  You can <code>reset</code>…","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO6</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio7::R</code>.  You can <code>reset</code>…","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO7</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio8::R</code>.  You can <code>reset</code>…","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO8</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO8</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","You can <code>read</code> this register and get <code>gpio9::R</code>.  You can <code>reset</code>…","Field <code>MCU_DRV</code> reader - Select the drive strength of the …","Field <code>MCU_DRV</code> writer - Select the drive strength of the …","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select the IO_MUX function for this …","Field <code>MCU_SEL</code> writer - Select the IO_MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad during …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad during …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO9</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO9</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. A …","Bits 10:11 - Select the drive strength of the pad. A …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bits 5:6 - Select the drive strength of the pad during …","Bits 5:6 - Select the drive strength of the pad during …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bit 0 - Output enable of the pad in sleep mode. 1: enable …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bits 12:14 - Select the IO_MUX function for this signal. 0 …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 2 - Pull-down enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>CLK1</code> reader - If you want to output clock for I2S0 …","Field <code>CLK1</code> writer - If you want to output clock for I2S0 …","Field <code>CLK2</code> reader - If you want to output clock for I2S0 …","Field <code>CLK2</code> writer - If you want to output clock for I2S0 …","Field <code>CLK3</code> reader - If you want to output clock for I2S0 …","Field <code>CLK3</code> writer - If you want to output clock for I2S0 …","You can <code>read</code> this register and get <code>pin_ctrl::R</code>.  You can …","Register <code>PIN_CTRL</code> reader","Register <code>PIN_CTRL</code> writer","Writes raw bits to the register.","","","Bits 0:3 - If you want to output clock for I2S0 to: …","Bits 0:3 - If you want to output clock for I2S0 to: …","Bits 4:7 - If you want to output clock for I2S0 to: …","Bits 4:7 - If you want to output clock for I2S0 to: …","Bits 8:11 - If you want to output clock for I2S0 to: …","Bits 8:11 - If you want to output clock for I2S0 to: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CONF (rw) register accessor: ","DATE (rw) register accessor: ","HSCH_CONF0 (rw) register accessor: ","HSCH_CONF1 (rw) register accessor: ","HSCH_DUTY (rw) register accessor: ","HSCH_DUTY_R (r) register accessor: ","HSCH_HPOINT (rw) register accessor: ","HSTIMER_CONF (rw) register accessor: ","HSTIMER_VALUE (r) register accessor: ","INT_CLR (w) register accessor: ","INT_ENA (rw) register accessor: ","INT_RAW (r) register accessor: ","INT_ST (r) register accessor: ","LSCH_CONF0 (rw) register accessor: ","LSCH_CONF1 (rw) register accessor: ","LSCH_DUTY (rw) register accessor: ","LSCH_DUTY_R (r) register accessor: ","LSCH_HPOINT (rw) register accessor: ","LSTIMER_CONF (rw) register accessor: ","LSTIMER_VALUE (r) register accessor: ","Register block","","","","0x190 - ","","0x1fc - ","Returns the argument unchanged.","0x00 - HSCH0_CONF0","0x0c - HSCH0_CONF1","0x08 - HSCH0_DUTY","0x10 - HSCH0_DUTY_R","0x04 - HSCH0_HPOINT","0x14 - HSCH1_CONF0","0x20 - HSCH1_CONF1","0x1c - HSCH1_DUTY","0x24 - HSCH1_DUTY_R","0x18 - HSCH1_HPOINT","0x28 - HSCH2_CONF0","0x34 - HSCH2_CONF1","0x30 - HSCH2_DUTY","0x38 - HSCH2_DUTY_R","0x2c - HSCH2_HPOINT","0x3c - HSCH3_CONF0","0x48 - HSCH3_CONF1","0x44 - HSCH3_DUTY","0x4c - HSCH3_DUTY_R","0x40 - HSCH3_HPOINT","0x50 - HSCH4_CONF0","0x5c - HSCH4_CONF1","0x58 - HSCH4_DUTY","0x60 - HSCH4_DUTY_R","0x54 - HSCH4_HPOINT","0x64 - HSCH5_CONF0","0x70 - HSCH5_CONF1","0x6c - HSCH5_DUTY","0x74 - HSCH5_DUTY_R","0x68 - HSCH5_HPOINT","0x78 - HSCH6_CONF0","0x84 - HSCH6_CONF1","0x80 - HSCH6_DUTY","0x88 - HSCH6_DUTY_R","0x7c - HSCH6_HPOINT","0x8c - HSCH7_CONF0","0x98 - HSCH7_CONF1","0x94 - HSCH7_DUTY","0x9c - HSCH7_DUTY_R","0x90 - HSCH7_HPOINT","","0x00..0x20 - ","Iterator for array of: 0x00..0x20 - ","","0x0c..0x2c - ","Iterator for array of: 0x0c..0x2c - ","","0x08..0x28 - ","Iterator for array of: 0x08..0x28 - ","","0x10..0x30 - ","Iterator for array of: 0x10..0x30 - ","","0x04..0x24 - ","Iterator for array of: 0x04..0x24 - ","0x140 - HSTIMER0_CONF","0x144 - HSTIMER0_VALUE","0x148 - HSTIMER1_CONF","0x14c - HSTIMER1_VALUE","0x150 - HSTIMER2_CONF","0x154 - HSTIMER2_VALUE","0x158 - HSTIMER3_CONF","0x15c - HSTIMER3_VALUE","","0x140..0x150 - ","Iterator for array of: 0x140..0x150 - ","","0x144..0x154 - ","Iterator for array of: 0x144..0x154 - ","","0x18c - ","","0x188 - ","","0x180 - ","","0x184 - ","Calls <code>U::from(self)</code>.","0xa0 - LSCH0_CONF0","0xac - LSCH0_CONF1","0xa8 - LSCH0_DUTY","0xb0 - LSCH0_DUTY_R","0xa4 - LSCH0_HPOINT","0xb4 - LSCH1_CONF0","0xc0 - LSCH1_CONF1","0xbc - LSCH1_DUTY","0xc4 - LSCH1_DUTY_R","0xb8 - LSCH1_HPOINT","0xc8 - LSCH2_CONF0","0xd4 - LSCH2_CONF1","0xd0 - LSCH2_DUTY","0xd8 - LSCH2_DUTY_R","0xcc - LSCH2_HPOINT","0xdc - LSCH3_CONF0","0xe8 - LSCH3_CONF1","0xe4 - LSCH3_DUTY","0xec - LSCH3_DUTY_R","0xe0 - LSCH3_HPOINT","0xf0 - LSCH4_CONF0","0xfc - LSCH4_CONF1","0xf8 - LSCH4_DUTY","0x100 - LSCH4_DUTY_R","0xf4 - LSCH4_HPOINT","0x104 - LSCH5_CONF0","0x110 - LSCH5_CONF1","0x10c - LSCH5_DUTY","0x114 - LSCH5_DUTY_R","0x108 - LSCH5_HPOINT","0x118 - LSCH6_CONF0","0x124 - LSCH6_CONF1","0x120 - LSCH6_DUTY","0x128 - LSCH6_DUTY_R","0x11c - LSCH6_HPOINT","0x12c - LSCH7_CONF0","0x138 - LSCH7_CONF1","0x134 - LSCH7_DUTY","0x13c - LSCH7_DUTY_R","0x130 - LSCH7_HPOINT","","0xa0..0xc0 - ","Iterator for array of: 0xa0..0xc0 - ","","0xac..0xcc - ","Iterator for array of: 0xac..0xcc - ","","0xa8..0xc8 - ","Iterator for array of: 0xa8..0xc8 - ","","0xb0..0xd0 - ","Iterator for array of: 0xb0..0xd0 - ","","0xa4..0xc4 - ","Iterator for array of: 0xa4..0xc4 - ","0x160 - LSTIMER0_CONF","0x164 - LSTIMER0_VALUE","0x168 - LSTIMER1_CONF","0x16c - LSTIMER1_VALUE","0x170 - LSTIMER2_CONF","0x174 - LSTIMER2_VALUE","0x178 - LSTIMER3_CONF","0x17c - LSTIMER3_VALUE","","0x160..0x170 - ","Iterator for array of: 0x160..0x170 - ","","0x164..0x174 - ","Iterator for array of: 0x164..0x174 - ","","","","Field <code>APB_CLK_SEL</code> reader - This bit is used to set the …","Field <code>APB_CLK_SEL</code> writer - This bit is used to set the …","You can <code>read</code> this register and get <code>conf::R</code>.  You can <code>reset</code>…","Register <code>CONF</code> reader","Register <code>CONF</code> writer","Bit 0 - This bit is used to set the frequency of slow_clk. …","Bit 0 - This bit is used to set the frequency of slow_clk. …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - This register represents the version .","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - This register represents the version .","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This register represents the version .","Bits 0:31 - This register represents the version .","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>hsch_conf0::R</code>.  You can …","Field <code>IDLE_LV</code> reader - This bit is used to control the …","Field <code>IDLE_LV</code> writer - This bit is used to control the …","Register <code>HSCH%s_CONF0</code> reader","Field <code>SIG_OUT_EN</code> reader - This is the output enable …","Field <code>SIG_OUT_EN</code> writer - This is the output enable …","Field <code>TIMER_SEL</code> reader - There are four high speed timers …","Field <code>TIMER_SEL</code> writer - There are four high speed timers …","Register <code>HSCH%s_CONF0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - This bit is used to control the output value when …","Bit 3 - This bit is used to control the output value when …","Calls <code>U::from(self)</code>.","Bit 2 - This is the output enable control bit for high …","Bit 2 - This is the output enable control bit for high …","Bits 0:1 - There are four high speed timers the two bits …","Bits 0:1 - There are four high speed timers the two bits …","","","","Field <code>DUTY_CYCLE</code> reader - This register is used to …","Field <code>DUTY_CYCLE</code> writer - This register is used to …","Field <code>DUTY_INC</code> reader - This register is used to increase …","Field <code>DUTY_INC</code> writer - This register is used to increase …","Field <code>DUTY_NUM</code> reader - This register is used to control …","Field <code>DUTY_NUM</code> writer - This register is used to control …","Field <code>DUTY_SCALE</code> reader - This register controls the …","Field <code>DUTY_SCALE</code> writer - This register controls the …","Field <code>DUTY_START</code> reader - When reg_duty_num_hsch0 …","Field <code>DUTY_START</code> writer - When reg_duty_num_hsch0 …","You can <code>read</code> this register and get <code>hsch_conf1::R</code>.  You can …","Register <code>HSCH%s_CONF1</code> reader","Register <code>HSCH%s_CONF1</code> writer","Writes raw bits to the register.","","","Bits 10:19 - This register is used to increase or decrease …","Bits 10:19 - This register is used to increase or decrease …","Bit 30 - This register is used to increase the duty of …","Bit 30 - This register is used to increase the duty of …","Bits 20:29 - This register is used to control the num of …","Bits 20:29 - This register is used to control the num of …","Bits 0:9 - This register controls the increase or decrease …","Bits 0:9 - This register controls the increase or decrease …","Bit 31 - When reg_duty_num_hsch0 reg_duty_cycle_hsch0 and …","Bit 31 - When reg_duty_num_hsch0 reg_duty_cycle_hsch0 and …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DUTY</code> reader - This register represents the current …","Field <code>DUTY</code> writer - This register represents the current …","You can <code>read</code> this register and get <code>hsch_duty::R</code>.  You can …","Register <code>HSCH%s_DUTY</code> reader","Register <code>HSCH%s_DUTY</code> writer","Writes raw bits to the register.","","","Bits 0:24 - This register represents the current duty of …","Bits 0:24 - This register represents the current duty of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DUTY_R</code> reader - This register represents the current …","You can <code>read</code> this register and get <code>hsch_duty_r::R</code>.  See API…","Register <code>HSCH%s_DUTY_R</code> reader","","","Bits 0:24 - This register represents the current duty …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>HPOINT</code> reader - The output value changes to high …","Field <code>HPOINT</code> writer - The output value changes to high …","You can <code>read</code> this register and get <code>hsch_hpoint::R</code>.  You …","Register <code>HSCH%s_HPOINT</code> reader","Register <code>HSCH%s_HPOINT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19 - The output value changes to high when …","Bits 0:19 - The output value changes to high when …","Calls <code>U::from(self)</code>.","","","","Field <code>DIV_NUM</code> reader - This register is used to configure …","Field <code>DIV_NUM</code> writer - This register is used to configure …","Field <code>DUTY_RES</code> reader - This register controls the range …","Field <code>DUTY_RES</code> writer - This register controls the range …","You can <code>read</code> this register and get <code>hstimer_conf::R</code>.  You …","Field <code>PAUSE</code> reader - This bit is used to pause the counter …","Field <code>PAUSE</code> writer - This bit is used to pause the counter …","Register <code>HSTIMER%s_CONF</code> reader","Field <code>RST</code> reader - This bit is used to reset high speed …","Field <code>RST</code> writer - This bit is used to reset high speed …","Field <code>TICK_SEL</code> reader - This bit is used to choose apb_clk …","Field <code>TICK_SEL</code> writer - This bit is used to choose apb_clk …","Register <code>HSTIMER%s_CONF</code> writer","Writes raw bits to the register.","","","Bits 5:22 - This register is used to configure parameter …","Bits 5:22 - This register is used to configure parameter …","Bits 0:4 - This register controls the range of the counter …","Bits 0:4 - This register controls the range of the counter …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - This bit is used to pause the counter in high …","Bit 23 - This bit is used to pause the counter in high …","Bit 24 - This bit is used to reset high speed timer0 the …","Bit 24 - This bit is used to reset high speed timer0 the …","Bit 25 - This bit is used to choose apb_clk or ref_tick …","Bit 25 - This bit is used to choose apb_clk or ref_tick …","","","","Field <code>CNT</code> reader - software can read this register to get …","You can <code>read</code> this register and get <code>hstimer_value::R</code>.  See …","Register <code>HSTIMER%s_VALUE</code> reader","","","Bits 0:19 - software can read this register to get the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DUTY_CHNG_END_HSCH0_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_HSCH1_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_HSCH2_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_HSCH3_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_HSCH4_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_HSCH5_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_HSCH6_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_HSCH7_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_LSCH0_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_LSCH1_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_LSCH2_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_LSCH3_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_LSCH4_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_LSCH5_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_LSCH6_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_LSCH7_INT_CLR</code> writer - Set this bit to …","Field <code>HSTIMER0_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>HSTIMER1_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>HSTIMER2_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>HSTIMER3_OVF_INT_CLR</code> writer - Set this bit to clear …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>LSTIMER0_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>LSTIMER1_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>LSTIMER2_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>LSTIMER3_OVF_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 8 - Set this bit to clear high speed channel 0 duty …","Bit 9 - Set this bit to clear high speed channel 1 duty …","Bit 10 - Set this bit to clear high speed channel 2 duty …","Bit 11 - Set this bit to clear high speed channel 3 duty …","Bit 12 - Set this bit to clear high speed channel 4 duty …","Bit 13 - Set this bit to clear high speed channel 5 duty …","Bit 14 - Set this bit to clear high speed channel 6 duty …","Bit 15 - Set this bit to clear high speed channel 7 duty …","Bit 16 - Set this bit to clear low speed channel 0 duty …","Bit 17 - Set this bit to clear low speed channel 1 duty …","Bit 18 - Set this bit to clear low speed channel 2 duty …","Bit 19 - Set this bit to clear low speed channel 3 duty …","Bit 20 - Set this bit to clear low speed channel 4 duty …","Bit 21 - Set this bit to clear low speed channel 5 duty …","Bit 22 - Set this bit to clear low speed channel 6 duty …","Bit 23 - Set this bit to clear low speed channel 7 duty …","Returns the argument unchanged.","Bit 0 - Set this bit to clear high speed channel0 counter …","Bit 1 - Set this bit to clear high speed channel1 counter …","Bit 2 - Set this bit to clear high speed channel2 counter …","Bit 3 - Set this bit to clear high speed channel3 counter …","Calls <code>U::from(self)</code>.","Bit 4 - Set this bit to clear low speed channel0 counter …","Bit 5 - Set this bit to clear low speed channel1 counter …","Bit 6 - Set this bit to clear low speed channel2 counter …","Bit 7 - Set this bit to clear low speed channel3 counter …","","","","Field <code>DUTY_CHNG_END_HSCH0_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH0_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_HSCH1_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH1_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_HSCH2_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH2_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_HSCH3_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH3_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_HSCH4_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH4_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_HSCH5_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH5_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_HSCH6_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH6_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_HSCH7_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH7_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_LSCH0_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH0_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_LSCH1_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH1_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_LSCH2_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH2_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_LSCH3_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH3_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_LSCH4_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH4_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_LSCH5_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH5_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_LSCH6_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH6_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_LSCH7_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH7_INT_ENA</code> writer - The interrupt …","Field <code>HSTIMER0_OVF_INT_ENA</code> reader - The interrupt enable …","Field <code>HSTIMER0_OVF_INT_ENA</code> writer - The interrupt enable …","Field <code>HSTIMER1_OVF_INT_ENA</code> reader - The interrupt enable …","Field <code>HSTIMER1_OVF_INT_ENA</code> writer - The interrupt enable …","Field <code>HSTIMER2_OVF_INT_ENA</code> reader - The interrupt enable …","Field <code>HSTIMER2_OVF_INT_ENA</code> writer - The interrupt enable …","Field <code>HSTIMER3_OVF_INT_ENA</code> reader - The interrupt enable …","Field <code>HSTIMER3_OVF_INT_ENA</code> writer - The interrupt enable …","You can <code>read</code> this register and get <code>int_ena::R</code>.  You can …","Field <code>LSTIMER0_OVF_INT_ENA</code> reader - The interrupt enable …","Field <code>LSTIMER0_OVF_INT_ENA</code> writer - The interrupt enable …","Field <code>LSTIMER1_OVF_INT_ENA</code> reader - The interrupt enable …","Field <code>LSTIMER1_OVF_INT_ENA</code> writer - The interrupt enable …","Field <code>LSTIMER2_OVF_INT_ENA</code> reader - The interrupt enable …","Field <code>LSTIMER2_OVF_INT_ENA</code> writer - The interrupt enable …","Field <code>LSTIMER3_OVF_INT_ENA</code> reader - The interrupt enable …","Field <code>LSTIMER3_OVF_INT_ENA</code> writer - The interrupt enable …","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 8 - The interrupt enable bit for high speed channel 0 …","Bit 8 - The interrupt enable bit for high speed channel 0 …","Bit 9 - The interrupt enable bit for high speed channel 1 …","Bit 9 - The interrupt enable bit for high speed channel 1 …","Bit 10 - The interrupt enable bit for high speed channel 2 …","Bit 10 - The interrupt enable bit for high speed channel 2 …","Bit 11 - The interrupt enable bit for high speed channel 3 …","Bit 11 - The interrupt enable bit for high speed channel 3 …","Bit 12 - The interrupt enable bit for high speed channel 4 …","Bit 12 - The interrupt enable bit for high speed channel 4 …","Bit 13 - The interrupt enable bit for high speed channel 5 …","Bit 13 - The interrupt enable bit for high speed channel 5 …","Bit 14 - The interrupt enable bit for high speed channel 6 …","Bit 14 - The interrupt enable bit for high speed channel 6 …","Bit 15 - The interrupt enable bit for high speed channel 7 …","Bit 15 - The interrupt enable bit for high speed channel 7 …","Bit 16 - The interrupt enable bit for low speed channel 0 …","Bit 16 - The interrupt enable bit for low speed channel 0 …","Bit 17 - The interrupt enable bit for low speed channel 1 …","Bit 17 - The interrupt enable bit for low speed channel 1 …","Bit 18 - The interrupt enable bit for low speed channel 2 …","Bit 18 - The interrupt enable bit for low speed channel 2 …","Bit 19 - The interrupt enable bit for low speed channel 3 …","Bit 19 - The interrupt enable bit for low speed channel 3 …","Bit 20 - The interrupt enable bit for low speed channel 4 …","Bit 20 - The interrupt enable bit for low speed channel 4 …","Bit 21 - The interrupt enable bit for low speed channel 5 …","Bit 21 - The interrupt enable bit for low speed channel 5 …","Bit 22 - The interrupt enable bit for low speed channel 6 …","Bit 22 - The interrupt enable bit for low speed channel 6 …","Bit 23 - The interrupt enable bit for low speed channel 7 …","Bit 23 - The interrupt enable bit for low speed channel 7 …","Returns the argument unchanged.","Bit 0 - The interrupt enable bit for high speed channel0 …","Bit 0 - The interrupt enable bit for high speed channel0 …","Bit 1 - The interrupt enable bit for high speed channel1 …","Bit 1 - The interrupt enable bit for high speed channel1 …","Bit 2 - The interrupt enable bit for high speed channel2 …","Bit 2 - The interrupt enable bit for high speed channel2 …","Bit 3 - The interrupt enable bit for high speed channel3 …","Bit 3 - The interrupt enable bit for high speed channel3 …","Calls <code>U::from(self)</code>.","Bit 4 - The interrupt enable bit for low speed channel0 …","Bit 4 - The interrupt enable bit for low speed channel0 …","Bit 5 - The interrupt enable bit for low speed channel1 …","Bit 5 - The interrupt enable bit for low speed channel1 …","Bit 6 - The interrupt enable bit for low speed channel2 …","Bit 6 - The interrupt enable bit for low speed channel2 …","Bit 7 - The interrupt enable bit for low speed channel3 …","Bit 7 - The interrupt enable bit for low speed channel3 …","","","","Field <code>DUTY_CHNG_END_HSCH0_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH1_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH2_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH3_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH4_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH5_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH6_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH7_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH0_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH1_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH2_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH3_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH4_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH5_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH6_INT_RAW</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH7_INT_RAW</code> reader - The interrupt …","Field <code>HSTIMER0_OVF_INT_RAW</code> reader - The interrupt raw bit …","Field <code>HSTIMER1_OVF_INT_RAW</code> reader - The interrupt raw bit …","Field <code>HSTIMER2_OVF_INT_RAW</code> reader - The interrupt raw bit …","Field <code>HSTIMER3_OVF_INT_RAW</code> reader - The interrupt raw bit …","You can <code>read</code> this register and get <code>int_raw::R</code>.  See API.","Field <code>LSTIMER0_OVF_INT_RAW</code> reader - The interrupt raw bit …","Field <code>LSTIMER1_OVF_INT_RAW</code> reader - The interrupt raw bit …","Field <code>LSTIMER2_OVF_INT_RAW</code> reader - The interrupt raw bit …","Field <code>LSTIMER3_OVF_INT_RAW</code> reader - The interrupt raw bit …","Register <code>INT_RAW</code> reader","","","Bit 8 - The interrupt raw bit for high speed channel 0 …","Bit 9 - The interrupt raw bit for high speed channel 1 …","Bit 10 - The interrupt raw bit for high speed channel 2 …","Bit 11 - The interrupt raw bit for high speed channel 3 …","Bit 12 - The interrupt raw bit for high speed channel 4 …","Bit 13 - The interrupt raw bit for high speed channel 5 …","Bit 14 - The interrupt raw bit for high speed channel 6 …","Bit 15 - The interrupt raw bit for high speed channel 7 …","Bit 16 - The interrupt raw bit for low speed channel 0 …","Bit 17 - The interrupt raw bit for low speed channel 1 …","Bit 18 - The interrupt raw bit for low speed channel 2 …","Bit 19 - The interrupt raw bit for low speed channel 3 …","Bit 20 - The interrupt raw bit for low speed channel 4 …","Bit 21 - The interrupt raw bit for low speed channel 5 …","Bit 22 - The interrupt raw bit for low speed channel 6 …","Bit 23 - The interrupt raw bit for low speed channel 7 …","Returns the argument unchanged.","Bit 0 - The interrupt raw bit for high speed channel0 …","Bit 1 - The interrupt raw bit for high speed channel1 …","Bit 2 - The interrupt raw bit for high speed channel2 …","Bit 3 - The interrupt raw bit for high speed channel3 …","Calls <code>U::from(self)</code>.","Bit 4 - The interrupt raw bit for low speed channel0 …","Bit 5 - The interrupt raw bit for low speed channel1 …","Bit 6 - The interrupt raw bit for low speed channel2 …","Bit 7 - The interrupt raw bit for low speed channel3 …","","","","Field <code>DUTY_CHNG_END_HSCH0_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH1_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH2_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH3_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH4_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH5_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH6_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_HSCH7_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH0_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH1_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH2_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH3_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH4_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH5_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH6_INT_ST</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_LSCH7_INT_ST</code> reader - The interrupt …","Field <code>HSTIMER0_OVF_INT_ST</code> reader - The interrupt status …","Field <code>HSTIMER1_OVF_INT_ST</code> reader - The interrupt status …","Field <code>HSTIMER2_OVF_INT_ST</code> reader - The interrupt status …","Field <code>HSTIMER3_OVF_INT_ST</code> reader - The interrupt status …","You can <code>read</code> this register and get <code>int_st::R</code>.  See API.","Field <code>LSTIMER0_OVF_INT_ST</code> reader - The interrupt status …","Field <code>LSTIMER1_OVF_INT_ST</code> reader - The interrupt status …","Field <code>LSTIMER2_OVF_INT_ST</code> reader - The interrupt status …","Field <code>LSTIMER3_OVF_INT_ST</code> reader - The interrupt status …","Register <code>INT_ST</code> reader","","","Bit 8 - The interrupt status bit for high speed channel 0 …","Bit 9 - The interrupt status bit for high speed channel 1 …","Bit 10 - The interrupt status bit for high speed channel 2 …","Bit 11 - The interrupt status bit for high speed channel 3 …","Bit 12 - The interrupt status bit for high speed channel 4 …","Bit 13 - The interrupt status bit for high speed channel 5 …","Bit 14 - The interrupt status bit for high speed channel 6 …","Bit 15 - The interrupt status bit for high speed channel 7 …","Bit 16 - The interrupt status bit for low speed channel 0 …","Bit 17 - The interrupt status bit for low speed channel 1 …","Bit 18 - The interrupt status bit for low speed channel 2 …","Bit 19 - The interrupt status bit for low speed channel 3 …","Bit 20 - The interrupt status bit for low speed channel 4 …","Bit 21 - The interrupt status bit for low speed channel 5 …","Bit 22 - The interrupt status bit for low speed channel 6 …","Bit 23 - The interrupt status bit for low speed channel 7 …","Returns the argument unchanged.","Bit 0 - The interrupt status bit for high speed channel0 …","Bit 1 - The interrupt status bit for high speed channel1 …","Bit 2 - The interrupt status bit for high speed channel2 …","Bit 3 - The interrupt status bit for high speed channel3 …","Calls <code>U::from(self)</code>.","Bit 4 - The interrupt status bit for low speed channel0 …","Bit 5 - The interrupt status bit for low speed channel1 …","Bit 6 - The interrupt status bit for low speed channel2 …","Bit 7 - The interrupt status bit for low speed channel3 …","","","","Field <code>IDLE_LV</code> reader - This bit is used to control the …","Field <code>IDLE_LV</code> writer - This bit is used to control the …","You can <code>read</code> this register and get <code>lsch_conf0::R</code>.  You can …","Field <code>PARA_UP</code> reader - This bit is used to update register …","Field <code>PARA_UP</code> writer - This bit is used to update register …","Register <code>LSCH%s_CONF0</code> reader","Field <code>SIG_OUT_EN</code> reader - This is the output enable …","Field <code>SIG_OUT_EN</code> writer - This is the output enable …","Field <code>TIMER_SEL</code> reader - There are four low speed timers …","Field <code>TIMER_SEL</code> writer - There are four low speed timers …","Register <code>LSCH%s_CONF0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - This bit is used to control the output value when …","Bit 3 - This bit is used to control the output value when …","Calls <code>U::from(self)</code>.","Bit 4 - This bit is used to update register …","Bit 4 - This bit is used to update register …","Bit 2 - This is the output enable control bit for low …","Bit 2 - This is the output enable control bit for low …","Bits 0:1 - There are four low speed timers the two bits …","Bits 0:1 - There are four low speed timers the two bits …","","","","Field <code>DUTY_CYCLE</code> reader - This register is used to …","Field <code>DUTY_CYCLE</code> writer - This register is used to …","Field <code>DUTY_INC</code> reader - This register is used to increase …","Field <code>DUTY_INC</code> writer - This register is used to increase …","Field <code>DUTY_NUM</code> reader - This register is used to control …","Field <code>DUTY_NUM</code> writer - This register is used to control …","Field <code>DUTY_SCALE</code> reader - This register controls the …","Field <code>DUTY_SCALE</code> writer - This register controls the …","Field <code>DUTY_START</code> reader - When reg_duty_num_hsch1 …","Field <code>DUTY_START</code> writer - When reg_duty_num_hsch1 …","You can <code>read</code> this register and get <code>lsch_conf1::R</code>.  You can …","Register <code>LSCH%s_CONF1</code> reader","Register <code>LSCH%s_CONF1</code> writer","Writes raw bits to the register.","","","Bits 10:19 - This register is used to increase or decrease …","Bits 10:19 - This register is used to increase or decrease …","Bit 30 - This register is used to increase the duty of …","Bit 30 - This register is used to increase the duty of …","Bits 20:29 - This register is used to control the num of …","Bits 20:29 - This register is used to control the num of …","Bits 0:9 - This register controls the increase or decrease …","Bits 0:9 - This register controls the increase or decrease …","Bit 31 - When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and …","Bit 31 - When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DUTY</code> reader - This register represents the current …","Field <code>DUTY</code> writer - This register represents the current …","You can <code>read</code> this register and get <code>lsch_duty::R</code>.  You can …","Register <code>LSCH%s_DUTY</code> reader","Register <code>LSCH%s_DUTY</code> writer","Writes raw bits to the register.","","","Bits 0:24 - This register represents the current duty of …","Bits 0:24 - This register represents the current duty of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DUTY_R</code> reader - This register represents the current …","You can <code>read</code> this register and get <code>lsch_duty_r::R</code>.  See API…","Register <code>LSCH%s_DUTY_R</code> reader","","","Bits 0:24 - This register represents the current duty …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>HPOINT</code> reader - The output value changes to high …","Field <code>HPOINT</code> writer - The output value changes to high …","You can <code>read</code> this register and get <code>lsch_hpoint::R</code>.  You …","Register <code>LSCH%s_HPOINT</code> reader","Register <code>LSCH%s_HPOINT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19 - The output value changes to high when …","Bits 0:19 - The output value changes to high when …","Calls <code>U::from(self)</code>.","","","","Field <code>DIV_NUM</code> reader - This register is used to configure …","Field <code>DIV_NUM</code> writer - This register is used to configure …","Field <code>DUTY_RES</code> reader - This register controls the range …","Field <code>DUTY_RES</code> writer - This register controls the range …","You can <code>read</code> this register and get <code>lstimer_conf::R</code>.  You …","Field <code>PARA_UP</code> reader - Set this bit to update …","Field <code>PARA_UP</code> writer - Set this bit to update …","Field <code>PAUSE</code> reader - This bit is used to pause the counter …","Field <code>PAUSE</code> writer - This bit is used to pause the counter …","Register <code>LSTIMER%s_CONF</code> reader","Field <code>RST</code> reader - This bit is used to reset low speed …","Field <code>RST</code> writer - This bit is used to reset low speed …","Field <code>TICK_SEL</code> reader - This bit is used to choose …","Field <code>TICK_SEL</code> writer - This bit is used to choose …","Register <code>LSTIMER%s_CONF</code> writer","Writes raw bits to the register.","","","Bits 5:22 - This register is used to configure parameter …","Bits 5:22 - This register is used to configure parameter …","Bits 0:4 - This register controls the range of the counter …","Bits 0:4 - This register controls the range of the counter …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 26 - Set this bit to update reg_div_num_lstime0 and …","Bit 26 - Set this bit to update reg_div_num_lstime0 and …","Bit 23 - This bit is used to pause the counter in low …","Bit 23 - This bit is used to pause the counter in low …","Bit 24 - This bit is used to reset low speed timer0 the …","Bit 24 - This bit is used to reset low speed timer0 the …","Bit 25 - This bit is used to choose slow_clk or ref_tick …","Bit 25 - This bit is used to choose slow_clk or ref_tick …","","","","Field <code>CNT</code> reader - software can read this register to get …","You can <code>read</code> this register and get <code>lstimer_value::R</code>.  See …","Register <code>LSTIMER%s_VALUE</code> reader","","","Bits 0:19 - software can read this register to get the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CAP_CH0 (r) register accessor: ","CAP_CH0_CFG (rw) register accessor: ","CAP_CH1 (r) register accessor: ","CAP_CH1_CFG (rw) register accessor: ","CAP_CH2 (r) register accessor: ","CAP_CH2_CFG (rw) register accessor: ","CAP_STATUS (r) register accessor: ","CAP_TIMER_CFG (rw) register accessor: ","CAP_TIMER_PHASE (rw) register accessor: ","CARRIER0_CFG (rw) register accessor: ","CARRIER1_CFG (rw) register accessor: ","CARRIER2_CFG (rw) register accessor: ","CLK (rw) register accessor: ","CLK_CFG (rw) register accessor: ","DT0_CFG (rw) register accessor: ","DT0_FED_CFG (rw) register accessor: ","DT0_RED_CFG (rw) register accessor: ","DT1_CFG (rw) register accessor: ","DT1_FED_CFG (rw) register accessor: ","DT1_RED_CFG (rw) register accessor: ","DT2_CFG (rw) register accessor: ","DT2_FED_CFG (rw) register accessor: ","DT2_RED_CFG (rw) register accessor: ","FAULT_DETECT (rw) register accessor: ","FH0_CFG0 (rw) register accessor: ","FH0_CFG1 (rw) register accessor: ","FH0_STATUS (r) register accessor: ","FH1_CFG0 (rw) register accessor: ","FH1_CFG1 (rw) register accessor: ","FH1_STATUS (r) register accessor: ","FH2_CFG0 (rw) register accessor: ","FH2_CFG1 (rw) register accessor: ","FH2_STATUS (r) register accessor: ","GEN0_A (rw) register accessor: ","GEN0_B (rw) register accessor: ","GEN0_CFG0 (rw) register accessor: ","GEN0_FORCE (rw) register accessor: ","GEN0_STMP_CFG (rw) register accessor: ","GEN0_TSTMP_A (rw) register accessor: ","GEN0_TSTMP_B (rw) register accessor: ","GEN1_A (rw) register accessor: ","GEN1_B (rw) register accessor: ","GEN1_CFG0 (rw) register accessor: ","GEN1_FORCE (rw) register accessor: ","GEN1_STMP_CFG (rw) register accessor: ","GEN1_TSTMP_A (rw) register accessor: ","GEN1_TSTMP_B (rw) register accessor: ","GEN2_A (rw) register accessor: ","GEN2_B (rw) register accessor: ","GEN2_CFG0 (rw) register accessor: ","GEN2_FORCE (rw) register accessor: ","GEN2_STMP_CFG (rw) register accessor: ","GEN2_TSTMP_A (rw) register accessor: ","GEN2_TSTMP_B (rw) register accessor: ","INT_CLR (w) register accessor: ","INT_ENA (rw) register accessor: ","INT_RAW (r) register accessor: ","INT_ST (r) register accessor: ","OPERATOR_TIMERSEL (rw) register accessor: ","Register block","TIMER0_CFG0 (rw) register accessor: ","TIMER0_CFG1 (rw) register accessor: ","TIMER0_STATUS (r) register accessor: ","TIMER0_SYNC (rw) register accessor: ","TIMER1_CFG0 (rw) register accessor: ","TIMER1_CFG1 (rw) register accessor: ","TIMER1_STATUS (r) register accessor: ","TIMER1_SYNC (rw) register accessor: ","TIMER2_CFG0 (rw) register accessor: ","TIMER2_CFG1 (rw) register accessor: ","TIMER2_STATUS (r) register accessor: ","TIMER2_SYNC (rw) register accessor: ","TIMER_SYNCI_CFG (rw) register accessor: ","UPDATE_CFG (rw) register accessor: ","VERSION (rw) register accessor: ","","","","0xfc - ","","0xf0 - ","","0x100 - ","","0xf4 - ","","0x104 - ","","0xf8 - ","","0x108 - ","","0xe8 - ","","0xec - ","","0x64 - ","","0x9c - ","","0xd4 - ","","0x120 - ","","0x00 - ","","0x58 - ","","0x5c - ","","0x60 - ","","0x90 - ","","0x94 - ","","0x98 - ","","0xc8 - ","","0xcc - ","","0xd0 - ","","0xe4 - ","","0x68 - ","","0x6c - ","","0x70 - ","","0xa0 - ","","0xa4 - ","","0xa8 - ","","0xd8 - ","","0xdc - ","","0xe0 - ","Returns the argument unchanged.","","0x50 - ","","0x54 - ","","0x48 - ","","0x4c - ","","0x3c - ","","0x40 - ","","0x44 - ","","0x88 - ","","0x8c - ","","0x80 - ","","0x84 - ","","0x74 - ","","0x78 - ","","0x7c - ","","0xc0 - ","","0xc4 - ","","0xb8 - ","","0xbc - ","","0xac - ","","0xb0 - ","","0xb4 - ","","0x11c - ","","0x110 - ","","0x114 - ","","0x118 - ","Calls <code>U::from(self)</code>.","","0x38 - ","","0x04 - ","","0x08 - ","","0x10 - ","","0x0c - ","","0x14 - ","","0x18 - ","","0x20 - ","","0x1c - ","","0x24 - ","","0x28 - ","","0x30 - ","","0x2c - ","","0x34 - ","","","","","0x10c - ","","0x124 - ","Field <code>CAP0_VALUE</code> reader - ","You can <code>read</code> this register and get <code>cap_ch0::R</code>.  See API.","Register <code>CAP_CH0</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CAP0_EN</code> reader - ","Field <code>CAP0_EN</code> writer - ","Field <code>CAP0_IN_INVERT</code> reader - ","Field <code>CAP0_IN_INVERT</code> writer - ","Field <code>CAP0_MODE</code> reader - ","Field <code>CAP0_MODE</code> writer - ","Field <code>CAP0_PRESCALE</code> reader - ","Field <code>CAP0_PRESCALE</code> writer - ","Field <code>CAP0_SW</code> writer - ","You can <code>read</code> this register and get <code>cap_ch0_cfg::R</code>.  You …","Register <code>CAP_CH0_CFG</code> reader","Register <code>CAP_CH0_CFG</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Bit 11","Bit 11","Bits 1:2","Bits 1:2","Bits 3:10","Bits 3:10","Bit 12","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CAP1_VALUE</code> reader - ","You can <code>read</code> this register and get <code>cap_ch1::R</code>.  See API.","Register <code>CAP_CH1</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CAP1_EN</code> reader - ","Field <code>CAP1_EN</code> writer - ","Field <code>CAP1_IN_INVERT</code> reader - ","Field <code>CAP1_IN_INVERT</code> writer - ","Field <code>CAP1_MODE</code> reader - ","Field <code>CAP1_MODE</code> writer - ","Field <code>CAP1_PRESCALE</code> reader - ","Field <code>CAP1_PRESCALE</code> writer - ","Field <code>CAP1_SW</code> writer - ","You can <code>read</code> this register and get <code>cap_ch1_cfg::R</code>.  You …","Register <code>CAP_CH1_CFG</code> reader","Register <code>CAP_CH1_CFG</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Bit 11","Bit 11","Bits 1:2","Bits 1:2","Bits 3:10","Bits 3:10","Bit 12","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CAP2_VALUE</code> reader - ","You can <code>read</code> this register and get <code>cap_ch2::R</code>.  See API.","Register <code>CAP_CH2</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CAP2_EN</code> reader - ","Field <code>CAP2_EN</code> writer - ","Field <code>CAP2_IN_INVERT</code> reader - ","Field <code>CAP2_IN_INVERT</code> writer - ","Field <code>CAP2_MODE</code> reader - ","Field <code>CAP2_MODE</code> writer - ","Field <code>CAP2_PRESCALE</code> reader - ","Field <code>CAP2_PRESCALE</code> writer - ","Field <code>CAP2_SW</code> writer - ","You can <code>read</code> this register and get <code>cap_ch2_cfg::R</code>.  You …","Register <code>CAP_CH2_CFG</code> reader","Register <code>CAP_CH2_CFG</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Bit 11","Bit 11","Bits 1:2","Bits 1:2","Bits 3:10","Bits 3:10","Bit 12","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CAP0_EDGE</code> reader - ","Field <code>CAP1_EDGE</code> reader - ","Field <code>CAP2_EDGE</code> reader - ","You can <code>read</code> this register and get <code>cap_status::R</code>.  See API.","Register <code>CAP_STATUS</code> reader","","","Bit 0","Bit 1","Bit 2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CAP_SYNCI_EN</code> reader - ","Field <code>CAP_SYNCI_EN</code> writer - ","Field <code>CAP_SYNCI_SEL</code> reader - ","Field <code>CAP_SYNCI_SEL</code> writer - ","Field <code>CAP_SYNC_SW</code> writer - ","You can <code>read</code> this register and get <code>cap_timer_cfg::R</code>.  You …","Field <code>CAP_TIMER_EN</code> reader - ","Field <code>CAP_TIMER_EN</code> writer - ","Register <code>CAP_TIMER_CFG</code> reader","Register <code>CAP_TIMER_CFG</code> writer","Writes raw bits to the register.","","","Bit 5","Bit 1","Bit 1","Bits 2:4","Bits 2:4","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CAP_TIMER_PHASE</code> reader - ","You can <code>read</code> this register and get <code>cap_timer_phase::R</code>.  …","Field <code>CAP_TIMER_PHASE</code> writer - ","Register <code>CAP_TIMER_PHASE</code> reader","Register <code>CAP_TIMER_PHASE</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>carrier0_cfg::R</code>.  You …","Field <code>CARRIER0_DUTY</code> reader - ","Field <code>CARRIER0_DUTY</code> writer - ","Field <code>CARRIER0_EN</code> reader - ","Field <code>CARRIER0_EN</code> writer - ","Field <code>CARRIER0_IN_INVERT</code> reader - ","Field <code>CARRIER0_IN_INVERT</code> writer - ","Field <code>CARRIER0_OSHTWTH</code> reader - ","Field <code>CARRIER0_OSHTWTH</code> writer - ","Field <code>CARRIER0_OUT_INVERT</code> reader - ","Field <code>CARRIER0_OUT_INVERT</code> writer - ","Field <code>CARRIER0_PRESCALE</code> reader - ","Field <code>CARRIER0_PRESCALE</code> writer - ","Register <code>CARRIER0_CFG</code> reader","Register <code>CARRIER0_CFG</code> writer","Writes raw bits to the register.","","","Bits 5:7","Bits 5:7","Bit 0","Bit 0","Bit 13","Bit 13","Bits 8:11","Bits 8:11","Bit 12","Bit 12","Bits 1:4","Bits 1:4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>carrier1_cfg::R</code>.  You …","Field <code>CARRIER1_DUTY</code> reader - ","Field <code>CARRIER1_DUTY</code> writer - ","Field <code>CARRIER1_EN</code> reader - ","Field <code>CARRIER1_EN</code> writer - ","Field <code>CARRIER1_IN_INVERT</code> reader - ","Field <code>CARRIER1_IN_INVERT</code> writer - ","Field <code>CARRIER1_OSHTWTH</code> reader - ","Field <code>CARRIER1_OSHTWTH</code> writer - ","Field <code>CARRIER1_OUT_INVERT</code> reader - ","Field <code>CARRIER1_OUT_INVERT</code> writer - ","Field <code>CARRIER1_PRESCALE</code> reader - ","Field <code>CARRIER1_PRESCALE</code> writer - ","Register <code>CARRIER1_CFG</code> reader","Register <code>CARRIER1_CFG</code> writer","Writes raw bits to the register.","","","Bits 5:7","Bits 5:7","Bit 0","Bit 0","Bit 13","Bit 13","Bits 8:11","Bits 8:11","Bit 12","Bit 12","Bits 1:4","Bits 1:4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>carrier2_cfg::R</code>.  You …","Field <code>CARRIER2_DUTY</code> reader - ","Field <code>CARRIER2_DUTY</code> writer - ","Field <code>CARRIER2_EN</code> reader - ","Field <code>CARRIER2_EN</code> writer - ","Field <code>CARRIER2_IN_INVERT</code> reader - ","Field <code>CARRIER2_IN_INVERT</code> writer - ","Field <code>CARRIER2_OSHTWTH</code> reader - ","Field <code>CARRIER2_OSHTWTH</code> writer - ","Field <code>CARRIER2_OUT_INVERT</code> reader - ","Field <code>CARRIER2_OUT_INVERT</code> writer - ","Field <code>CARRIER2_PRESCALE</code> reader - ","Field <code>CARRIER2_PRESCALE</code> writer - ","Register <code>CARRIER2_CFG</code> reader","Register <code>CARRIER2_CFG</code> writer","Writes raw bits to the register.","","","Bits 5:7","Bits 5:7","Bit 0","Bit 0","Bit 13","Bit 13","Bits 8:11","Bits 8:11","Bit 12","Bit 12","Bits 1:4","Bits 1:4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>clk::R</code>.  You can <code>reset</code>, …","Field <code>EN</code> reader - ","Field <code>EN</code> writer - ","Register <code>CLK</code> reader","Register <code>CLK</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>clk_cfg::R</code>.  You can …","Field <code>CLK_PRESCALE</code> reader - ","Field <code>CLK_PRESCALE</code> writer - ","Register <code>CLK_CFG</code> reader","Register <code>CLK_CFG</code> writer","Writes raw bits to the register.","","","Bits 0:7","Bits 0:7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DT0_A_OUTBYPASS</code> reader - ","Field <code>DT0_A_OUTBYPASS</code> writer - ","Field <code>DT0_A_OUTSWAP</code> reader - ","Field <code>DT0_A_OUTSWAP</code> writer - ","Field <code>DT0_B_OUTBYPASS</code> reader - ","Field <code>DT0_B_OUTBYPASS</code> writer - ","Field <code>DT0_B_OUTSWAP</code> reader - ","Field <code>DT0_B_OUTSWAP</code> writer - ","You can <code>read</code> this register and get <code>dt0_cfg::R</code>.  You can …","Field <code>DT0_CLK_SEL</code> reader - ","Field <code>DT0_CLK_SEL</code> writer - ","Field <code>DT0_DEB_MODE</code> reader - ","Field <code>DT0_DEB_MODE</code> writer - ","Field <code>DT0_FED_INSEL</code> reader - ","Field <code>DT0_FED_INSEL</code> writer - ","Field <code>DT0_FED_OUTINVERT</code> reader - ","Field <code>DT0_FED_OUTINVERT</code> writer - ","Field <code>DT0_FED_UPMETHOD</code> reader - ","Field <code>DT0_FED_UPMETHOD</code> writer - ","Field <code>DT0_RED_INSEL</code> reader - ","Field <code>DT0_RED_INSEL</code> writer - ","Field <code>DT0_RED_OUTINVERT</code> reader - ","Field <code>DT0_RED_OUTINVERT</code> writer - ","Field <code>DT0_RED_UPMETHOD</code> reader - ","Field <code>DT0_RED_UPMETHOD</code> writer - ","Register <code>DT0_CFG</code> reader","Register <code>DT0_CFG</code> writer","Writes raw bits to the register.","","","Bit 15","Bit 15","Bit 9","Bit 9","Bit 16","Bit 16","Bit 10","Bit 10","Bit 17","Bit 17","Bit 8","Bit 8","Bit 12","Bit 12","Bit 14","Bit 14","Bits 0:3","Bits 0:3","Bit 11","Bit 11","Bit 13","Bit 13","Bits 4:7","Bits 4:7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dt0_fed_cfg::R</code>.  You …","Field <code>DT0_FED</code> reader - ","Field <code>DT0_FED</code> writer - ","Register <code>DT0_FED_CFG</code> reader","Register <code>DT0_FED_CFG</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dt0_red_cfg::R</code>.  You …","Field <code>DT0_RED</code> reader - ","Field <code>DT0_RED</code> writer - ","Register <code>DT0_RED_CFG</code> reader","Register <code>DT0_RED_CFG</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DT1_A_OUTBYPASS</code> reader - ","Field <code>DT1_A_OUTBYPASS</code> writer - ","Field <code>DT1_A_OUTSWAP</code> reader - ","Field <code>DT1_A_OUTSWAP</code> writer - ","Field <code>DT1_B_OUTBYPASS</code> reader - ","Field <code>DT1_B_OUTBYPASS</code> writer - ","Field <code>DT1_B_OUTSWAP</code> reader - ","Field <code>DT1_B_OUTSWAP</code> writer - ","You can <code>read</code> this register and get <code>dt1_cfg::R</code>.  You can …","Field <code>DT1_CLK_SEL</code> reader - ","Field <code>DT1_CLK_SEL</code> writer - ","Field <code>DT1_DEB_MODE</code> reader - ","Field <code>DT1_DEB_MODE</code> writer - ","Field <code>DT1_FED_INSEL</code> reader - ","Field <code>DT1_FED_INSEL</code> writer - ","Field <code>DT1_FED_OUTINVERT</code> reader - ","Field <code>DT1_FED_OUTINVERT</code> writer - ","Field <code>DT1_FED_UPMETHOD</code> reader - ","Field <code>DT1_FED_UPMETHOD</code> writer - ","Field <code>DT1_RED_INSEL</code> reader - ","Field <code>DT1_RED_INSEL</code> writer - ","Field <code>DT1_RED_OUTINVERT</code> reader - ","Field <code>DT1_RED_OUTINVERT</code> writer - ","Field <code>DT1_RED_UPMETHOD</code> reader - ","Field <code>DT1_RED_UPMETHOD</code> writer - ","Register <code>DT1_CFG</code> reader","Register <code>DT1_CFG</code> writer","Writes raw bits to the register.","","","Bit 15","Bit 15","Bit 9","Bit 9","Bit 16","Bit 16","Bit 10","Bit 10","Bit 17","Bit 17","Bit 8","Bit 8","Bit 12","Bit 12","Bit 14","Bit 14","Bits 0:3","Bits 0:3","Bit 11","Bit 11","Bit 13","Bit 13","Bits 4:7","Bits 4:7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dt1_fed_cfg::R</code>.  You …","Field <code>DT1_FED</code> reader - ","Field <code>DT1_FED</code> writer - ","Register <code>DT1_FED_CFG</code> reader","Register <code>DT1_FED_CFG</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dt1_red_cfg::R</code>.  You …","Field <code>DT1_RED</code> reader - ","Field <code>DT1_RED</code> writer - ","Register <code>DT1_RED_CFG</code> reader","Register <code>DT1_RED_CFG</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DT2_A_OUTBYPASS</code> reader - ","Field <code>DT2_A_OUTBYPASS</code> writer - ","Field <code>DT2_A_OUTSWAP</code> reader - ","Field <code>DT2_A_OUTSWAP</code> writer - ","Field <code>DT2_B_OUTBYPASS</code> reader - ","Field <code>DT2_B_OUTBYPASS</code> writer - ","Field <code>DT2_B_OUTSWAP</code> reader - ","Field <code>DT2_B_OUTSWAP</code> writer - ","You can <code>read</code> this register and get <code>dt2_cfg::R</code>.  You can …","Field <code>DT2_CLK_SEL</code> reader - ","Field <code>DT2_CLK_SEL</code> writer - ","Field <code>DT2_DEB_MODE</code> reader - ","Field <code>DT2_DEB_MODE</code> writer - ","Field <code>DT2_FED_INSEL</code> reader - ","Field <code>DT2_FED_INSEL</code> writer - ","Field <code>DT2_FED_OUTINVERT</code> reader - ","Field <code>DT2_FED_OUTINVERT</code> writer - ","Field <code>DT2_FED_UPMETHOD</code> reader - ","Field <code>DT2_FED_UPMETHOD</code> writer - ","Field <code>DT2_RED_INSEL</code> reader - ","Field <code>DT2_RED_INSEL</code> writer - ","Field <code>DT2_RED_OUTINVERT</code> reader - ","Field <code>DT2_RED_OUTINVERT</code> writer - ","Field <code>DT2_RED_UPMETHOD</code> reader - ","Field <code>DT2_RED_UPMETHOD</code> writer - ","Register <code>DT2_CFG</code> reader","Register <code>DT2_CFG</code> writer","Writes raw bits to the register.","","","Bit 15","Bit 15","Bit 9","Bit 9","Bit 16","Bit 16","Bit 10","Bit 10","Bit 17","Bit 17","Bit 8","Bit 8","Bit 12","Bit 12","Bit 14","Bit 14","Bits 0:3","Bits 0:3","Bit 11","Bit 11","Bit 13","Bit 13","Bits 4:7","Bits 4:7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dt2_fed_cfg::R</code>.  You …","Field <code>DT2_FED</code> reader - ","Field <code>DT2_FED</code> writer - ","Register <code>DT2_FED_CFG</code> reader","Register <code>DT2_FED_CFG</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dt2_red_cfg::R</code>.  You …","Field <code>DT2_RED</code> reader - ","Field <code>DT2_RED</code> writer - ","Register <code>DT2_RED_CFG</code> reader","Register <code>DT2_RED_CFG</code> writer","Writes raw bits to the register.","","","Bits 0:15","Bits 0:15","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>EVENT_F0</code> reader - ","Field <code>EVENT_F1</code> reader - ","Field <code>EVENT_F2</code> reader - ","Field <code>F0_EN</code> reader - ","Field <code>F0_EN</code> writer - ","Field <code>F0_POLE</code> reader - ","Field <code>F0_POLE</code> writer - ","Field <code>F1_EN</code> reader - ","Field <code>F1_EN</code> writer - ","Field <code>F1_POLE</code> reader - ","Field <code>F1_POLE</code> writer - ","Field <code>F2_EN</code> reader - ","Field <code>F2_EN</code> writer - ","Field <code>F2_POLE</code> reader - ","Field <code>F2_POLE</code> writer - ","You can <code>read</code> this register and get <code>fault_detect::R</code>.  You …","Register <code>FAULT_DETECT</code> reader","Register <code>FAULT_DETECT</code> writer","Writes raw bits to the register.","","","Bit 6","Bit 7","Bit 8","Bit 0","Bit 0","Bit 3","Bit 3","Bit 1","Bit 1","Bit 4","Bit 4","Bit 2","Bit 2","Bit 5","Bit 5","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FH0_A_CBC_D</code> reader - ","Field <code>FH0_A_CBC_D</code> writer - ","Field <code>FH0_A_CBC_U</code> reader - ","Field <code>FH0_A_CBC_U</code> writer - ","Field <code>FH0_A_OST_D</code> reader - ","Field <code>FH0_A_OST_D</code> writer - ","Field <code>FH0_A_OST_U</code> reader - ","Field <code>FH0_A_OST_U</code> writer - ","Field <code>FH0_B_CBC_D</code> reader - ","Field <code>FH0_B_CBC_D</code> writer - ","Field <code>FH0_B_CBC_U</code> reader - ","Field <code>FH0_B_CBC_U</code> writer - ","Field <code>FH0_B_OST_D</code> reader - ","Field <code>FH0_B_OST_D</code> writer - ","Field <code>FH0_B_OST_U</code> reader - ","Field <code>FH0_B_OST_U</code> writer - ","You can <code>read</code> this register and get <code>fh0_cfg0::R</code>.  You can …","Field <code>FH0_F0_CBC</code> reader - ","Field <code>FH0_F0_CBC</code> writer - ","Field <code>FH0_F0_OST</code> reader - ","Field <code>FH0_F0_OST</code> writer - ","Field <code>FH0_F1_CBC</code> reader - ","Field <code>FH0_F1_CBC</code> writer - ","Field <code>FH0_F1_OST</code> reader - ","Field <code>FH0_F1_OST</code> writer - ","Field <code>FH0_F2_CBC</code> reader - ","Field <code>FH0_F2_CBC</code> writer - ","Field <code>FH0_F2_OST</code> reader - ","Field <code>FH0_F2_OST</code> writer - ","Field <code>FH0_SW_CBC</code> reader - ","Field <code>FH0_SW_CBC</code> writer - ","Field <code>FH0_SW_OST</code> reader - ","Field <code>FH0_SW_OST</code> writer - ","Register <code>FH0_CFG0</code> reader","Register <code>FH0_CFG0</code> writer","Writes raw bits to the register.","","","Bits 8:9","Bits 8:9","Bits 10:11","Bits 10:11","Bits 12:13","Bits 12:13","Bits 14:15","Bits 14:15","Bits 16:17","Bits 16:17","Bits 18:19","Bits 18:19","Bits 20:21","Bits 20:21","Bits 22:23","Bits 22:23","Bit 3","Bit 3","Bit 7","Bit 7","Bit 2","Bit 2","Bit 6","Bit 6","Bit 1","Bit 1","Bit 5","Bit 5","Bit 0","Bit 0","Bit 4","Bit 4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FH0_CBCPULSE</code> reader - ","Field <code>FH0_CBCPULSE</code> writer - ","You can <code>read</code> this register and get <code>fh0_cfg1::R</code>.  You can …","Field <code>FH0_CLR_OST</code> reader - ","Field <code>FH0_CLR_OST</code> writer - ","Field <code>FH0_FORCE_CBC</code> reader - ","Field <code>FH0_FORCE_CBC</code> writer - ","Field <code>FH0_FORCE_OST</code> reader - ","Field <code>FH0_FORCE_OST</code> writer - ","Register <code>FH0_CFG1</code> reader","Register <code>FH0_CFG1</code> writer","Writes raw bits to the register.","","","Bits 1:2","Bits 1:2","Bit 0","Bit 0","Bit 3","Bit 3","Bit 4","Bit 4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FH0_CBC_ON</code> reader - ","Field <code>FH0_OST_ON</code> reader - ","You can <code>read</code> this register and get <code>fh0_status::R</code>.  See API.","Register <code>FH0_STATUS</code> reader","","","Bit 0","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FH1_A_CBC_D</code> reader - ","Field <code>FH1_A_CBC_D</code> writer - ","Field <code>FH1_A_CBC_U</code> reader - ","Field <code>FH1_A_CBC_U</code> writer - ","Field <code>FH1_A_OST_D</code> reader - ","Field <code>FH1_A_OST_D</code> writer - ","Field <code>FH1_A_OST_U</code> reader - ","Field <code>FH1_A_OST_U</code> writer - ","Field <code>FH1_B_CBC_D</code> reader - ","Field <code>FH1_B_CBC_D</code> writer - ","Field <code>FH1_B_CBC_U</code> reader - ","Field <code>FH1_B_CBC_U</code> writer - ","Field <code>FH1_B_OST_D</code> reader - ","Field <code>FH1_B_OST_D</code> writer - ","Field <code>FH1_B_OST_U</code> reader - ","Field <code>FH1_B_OST_U</code> writer - ","You can <code>read</code> this register and get <code>fh1_cfg0::R</code>.  You can …","Field <code>FH1_F0_CBC</code> reader - ","Field <code>FH1_F0_CBC</code> writer - ","Field <code>FH1_F0_OST</code> reader - ","Field <code>FH1_F0_OST</code> writer - ","Field <code>FH1_F1_CBC</code> reader - ","Field <code>FH1_F1_CBC</code> writer - ","Field <code>FH1_F1_OST</code> reader - ","Field <code>FH1_F1_OST</code> writer - ","Field <code>FH1_F2_CBC</code> reader - ","Field <code>FH1_F2_CBC</code> writer - ","Field <code>FH1_F2_OST</code> reader - ","Field <code>FH1_F2_OST</code> writer - ","Field <code>FH1_SW_CBC</code> reader - ","Field <code>FH1_SW_CBC</code> writer - ","Field <code>FH1_SW_OST</code> reader - ","Field <code>FH1_SW_OST</code> writer - ","Register <code>FH1_CFG0</code> reader","Register <code>FH1_CFG0</code> writer","Writes raw bits to the register.","","","Bits 8:9","Bits 8:9","Bits 10:11","Bits 10:11","Bits 12:13","Bits 12:13","Bits 14:15","Bits 14:15","Bits 16:17","Bits 16:17","Bits 18:19","Bits 18:19","Bits 20:21","Bits 20:21","Bits 22:23","Bits 22:23","Bit 3","Bit 3","Bit 7","Bit 7","Bit 2","Bit 2","Bit 6","Bit 6","Bit 1","Bit 1","Bit 5","Bit 5","Bit 0","Bit 0","Bit 4","Bit 4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FH1_CBCPULSE</code> reader - ","Field <code>FH1_CBCPULSE</code> writer - ","You can <code>read</code> this register and get <code>fh1_cfg1::R</code>.  You can …","Field <code>FH1_CLR_OST</code> reader - ","Field <code>FH1_CLR_OST</code> writer - ","Field <code>FH1_FORCE_CBC</code> reader - ","Field <code>FH1_FORCE_CBC</code> writer - ","Field <code>FH1_FORCE_OST</code> reader - ","Field <code>FH1_FORCE_OST</code> writer - ","Register <code>FH1_CFG1</code> reader","Register <code>FH1_CFG1</code> writer","Writes raw bits to the register.","","","Bits 1:2","Bits 1:2","Bit 0","Bit 0","Bit 3","Bit 3","Bit 4","Bit 4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FH1_CBC_ON</code> reader - ","Field <code>FH1_OST_ON</code> reader - ","You can <code>read</code> this register and get <code>fh1_status::R</code>.  See API.","Register <code>FH1_STATUS</code> reader","","","Bit 0","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FH2_A_CBC_D</code> reader - ","Field <code>FH2_A_CBC_D</code> writer - ","Field <code>FH2_A_CBC_U</code> reader - ","Field <code>FH2_A_CBC_U</code> writer - ","Field <code>FH2_A_OST_D</code> reader - ","Field <code>FH2_A_OST_D</code> writer - ","Field <code>FH2_A_OST_U</code> reader - ","Field <code>FH2_A_OST_U</code> writer - ","Field <code>FH2_B_CBC_D</code> reader - ","Field <code>FH2_B_CBC_D</code> writer - ","Field <code>FH2_B_CBC_U</code> reader - ","Field <code>FH2_B_CBC_U</code> writer - ","Field <code>FH2_B_OST_D</code> reader - ","Field <code>FH2_B_OST_D</code> writer - ","Field <code>FH2_B_OST_U</code> reader - ","Field <code>FH2_B_OST_U</code> writer - ","You can <code>read</code> this register and get <code>fh2_cfg0::R</code>.  You can …","Field <code>FH2_F0_CBC</code> reader - ","Field <code>FH2_F0_CBC</code> writer - ","Field <code>FH2_F0_OST</code> reader - ","Field <code>FH2_F0_OST</code> writer - ","Field <code>FH2_F1_CBC</code> reader - ","Field <code>FH2_F1_CBC</code> writer - ","Field <code>FH2_F1_OST</code> reader - ","Field <code>FH2_F1_OST</code> writer - ","Field <code>FH2_F2_CBC</code> reader - ","Field <code>FH2_F2_CBC</code> writer - ","Field <code>FH2_F2_OST</code> reader - ","Field <code>FH2_F2_OST</code> writer - ","Field <code>FH2_SW_CBC</code> reader - ","Field <code>FH2_SW_CBC</code> writer - ","Field <code>FH2_SW_OST</code> reader - ","Field <code>FH2_SW_OST</code> writer - ","Register <code>FH2_CFG0</code> reader","Register <code>FH2_CFG0</code> writer","Writes raw bits to the register.","","","Bits 8:9","Bits 8:9","Bits 10:11","Bits 10:11","Bits 12:13","Bits 12:13","Bits 14:15","Bits 14:15","Bits 16:17","Bits 16:17","Bits 18:19","Bits 18:19","Bits 20:21","Bits 20:21","Bits 22:23","Bits 22:23","Bit 3","Bit 3","Bit 7","Bit 7","Bit 2","Bit 2","Bit 6","Bit 6","Bit 1","Bit 1","Bit 5","Bit 5","Bit 0","Bit 0","Bit 4","Bit 4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FH2_CBCPULSE</code> reader - ","Field <code>FH2_CBCPULSE</code> writer - ","You can <code>read</code> this register and get <code>fh2_cfg1::R</code>.  You can …","Field <code>FH2_CLR_OST</code> reader - ","Field <code>FH2_CLR_OST</code> writer - ","Field <code>FH2_FORCE_CBC</code> reader - ","Field <code>FH2_FORCE_CBC</code> writer - ","Field <code>FH2_FORCE_OST</code> reader - ","Field <code>FH2_FORCE_OST</code> writer - ","Register <code>FH2_CFG1</code> reader","Register <code>FH2_CFG1</code> writer","Writes raw bits to the register.","","","Bits 1:2","Bits 1:2","Bit 0","Bit 0","Bit 3","Bit 3","Bit 4","Bit 4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FH2_CBC_ON</code> reader - ","Field <code>FH2_OST_ON</code> reader - ","You can <code>read</code> this register and get <code>fh2_status::R</code>.  See API.","Register <code>FH2_STATUS</code> reader","","","Bit 0","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DT0</code> reader - ","Field <code>DT0</code> writer - ","Field <code>DT1</code> reader - ","Field <code>DT1</code> writer - ","Field <code>DTEA</code> reader - ","Field <code>DTEA</code> writer - ","Field <code>DTEB</code> reader - ","Field <code>DTEB</code> writer - ","Field <code>DTEP</code> reader - ","Field <code>DTEP</code> writer - ","Field <code>DTEZ</code> reader - ","Field <code>DTEZ</code> writer - ","You can <code>read</code> this register and get <code>gen0_a::R</code>.  You can …","Register <code>GEN0_A</code> reader","Field <code>UT0</code> reader - ","Field <code>UT0</code> writer - ","Field <code>UT1</code> reader - ","Field <code>UT1</code> writer - ","Field <code>UTEA</code> reader - ","Field <code>UTEA</code> writer - ","Field <code>UTEB</code> reader - ","Field <code>UTEB</code> writer - ","Field <code>UTEP</code> reader - ","Field <code>UTEP</code> writer - ","Field <code>UTEZ</code> reader - ","Field <code>UTEZ</code> writer - ","Register <code>GEN0_A</code> writer","Writes raw bits to the register.","","","Bits 20:21","Bits 20:21","Bits 22:23","Bits 22:23","Bits 16:17","Bits 16:17","Bits 18:19","Bits 18:19","Bits 14:15","Bits 14:15","Bits 12:13","Bits 12:13","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 8:9","Bits 8:9","Bits 10:11","Bits 10:11","Bits 4:5","Bits 4:5","Bits 6:7","Bits 6:7","Bits 2:3","Bits 2:3","Bits 0:1","Bits 0:1","Field <code>DT0</code> reader - ","Field <code>DT0</code> writer - ","Field <code>DT1</code> reader - ","Field <code>DT1</code> writer - ","Field <code>DTEA</code> reader - ","Field <code>DTEA</code> writer - ","Field <code>DTEB</code> reader - ","Field <code>DTEB</code> writer - ","Field <code>DTEP</code> reader - ","Field <code>DTEP</code> writer - ","Field <code>DTEZ</code> reader - ","Field <code>DTEZ</code> writer - ","You can <code>read</code> this register and get <code>gen0_b::R</code>.  You can …","Register <code>GEN0_B</code> reader","Field <code>UT0</code> reader - ","Field <code>UT0</code> writer - ","Field <code>UT1</code> reader - ","Field <code>UT1</code> writer - ","Field <code>UTEA</code> reader - ","Field <code>UTEA</code> writer - ","Field <code>UTEB</code> reader - ","Field <code>UTEB</code> writer - ","Field <code>UTEP</code> reader - ","Field <code>UTEP</code> writer - ","Field <code>UTEZ</code> reader - ","Field <code>UTEZ</code> writer - ","Register <code>GEN0_B</code> writer","Writes raw bits to the register.","","","Bits 20:21","Bits 20:21","Bits 22:23","Bits 22:23","Bits 16:17","Bits 16:17","Bits 18:19","Bits 18:19","Bits 14:15","Bits 14:15","Bits 12:13","Bits 12:13","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 8:9","Bits 8:9","Bits 10:11","Bits 10:11","Bits 4:5","Bits 4:5","Bits 6:7","Bits 6:7","Bits 2:3","Bits 2:3","Bits 0:1","Bits 0:1","You can <code>read</code> this register and get <code>gen0_cfg0::R</code>.  You can …","Field <code>GEN0_CFG_UPMETHOD</code> reader - ","Field <code>GEN0_CFG_UPMETHOD</code> writer - ","Field <code>GEN0_T0_SEL</code> reader - ","Field <code>GEN0_T0_SEL</code> writer - ","Field <code>GEN0_T1_SEL</code> reader - ","Field <code>GEN0_T1_SEL</code> writer - ","Register <code>GEN0_CFG0</code> reader","Register <code>GEN0_CFG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:3","Bits 0:3","Bits 4:6","Bits 4:6","Bits 7:9","Bits 7:9","Calls <code>U::from(self)</code>.","","","","Field <code>GEN0_A_CNTUFORCE_MODE</code> reader - ","Field <code>GEN0_A_CNTUFORCE_MODE</code> writer - ","Field <code>GEN0_A_NCIFORCE_MODE</code> reader - ","Field <code>GEN0_A_NCIFORCE_MODE</code> writer - ","Field <code>GEN0_A_NCIFORCE</code> reader - ","Field <code>GEN0_A_NCIFORCE</code> writer - ","Field <code>GEN0_B_CNTUFORCE_MODE</code> reader - ","Field <code>GEN0_B_CNTUFORCE_MODE</code> writer - ","Field <code>GEN0_B_NCIFORCE_MODE</code> reader - ","Field <code>GEN0_B_NCIFORCE_MODE</code> writer - ","Field <code>GEN0_B_NCIFORCE</code> reader - ","Field <code>GEN0_B_NCIFORCE</code> writer - ","Field <code>GEN0_CNTUFORCE_UPMETHOD</code> reader - ","Field <code>GEN0_CNTUFORCE_UPMETHOD</code> writer - ","You can <code>read</code> this register and get <code>gen0_force::R</code>.  You can …","Register <code>GEN0_FORCE</code> reader","Register <code>GEN0_FORCE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 6:7","Bits 6:7","Bit 10","Bit 10","Bits 11:12","Bits 11:12","Bits 8:9","Bits 8:9","Bit 13","Bit 13","Bits 14:15","Bits 14:15","Bits 0:5","Bits 0:5","Calls <code>U::from(self)</code>.","","","","Field <code>GEN0_A_SHDW_FULL</code> reader - ","Field <code>GEN0_A_SHDW_FULL</code> writer - ","Field <code>GEN0_A_UPMETHOD</code> reader - ","Field <code>GEN0_A_UPMETHOD</code> writer - ","Field <code>GEN0_B_SHDW_FULL</code> reader - ","Field <code>GEN0_B_SHDW_FULL</code> writer - ","Field <code>GEN0_B_UPMETHOD</code> reader - ","Field <code>GEN0_B_UPMETHOD</code> writer - ","You can <code>read</code> this register and get <code>gen0_stmp_cfg::R</code>.  You …","Register <code>GEN0_STMP_CFG</code> reader","Register <code>GEN0_STMP_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 8","Bit 8","Bits 0:3","Bits 0:3","Bit 9","Bit 9","Bits 4:7","Bits 4:7","Calls <code>U::from(self)</code>.","","","","Field <code>GEN0_A</code> reader - ","Field <code>GEN0_A</code> writer - ","You can <code>read</code> this register and get <code>gen0_tstmp_a::R</code>.  You …","Register <code>GEN0_TSTMP_A</code> reader","Register <code>GEN0_TSTMP_A</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:15","Bits 0:15","Calls <code>U::from(self)</code>.","","","","Field <code>GEN0_B</code> reader - ","Field <code>GEN0_B</code> writer - ","You can <code>read</code> this register and get <code>gen0_tstmp_b::R</code>.  You …","Register <code>GEN0_TSTMP_B</code> reader","Register <code>GEN0_TSTMP_B</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:15","Bits 0:15","Calls <code>U::from(self)</code>.","","","","Field <code>DT0</code> reader - ","Field <code>DT0</code> writer - ","Field <code>DT1</code> reader - ","Field <code>DT1</code> writer - ","Field <code>DTEA</code> reader - ","Field <code>DTEA</code> writer - ","Field <code>DTEB</code> reader - ","Field <code>DTEB</code> writer - ","Field <code>DTEP</code> reader - ","Field <code>DTEP</code> writer - ","Field <code>DTEZ</code> reader - ","Field <code>DTEZ</code> writer - ","You can <code>read</code> this register and get <code>gen1_a::R</code>.  You can …","Register <code>GEN1_A</code> reader","Field <code>UT0</code> reader - ","Field <code>UT0</code> writer - ","Field <code>UT1</code> reader - ","Field <code>UT1</code> writer - ","Field <code>UTEA</code> reader - ","Field <code>UTEA</code> writer - ","Field <code>UTEB</code> reader - ","Field <code>UTEB</code> writer - ","Field <code>UTEP</code> reader - ","Field <code>UTEP</code> writer - ","Field <code>UTEZ</code> reader - ","Field <code>UTEZ</code> writer - ","Register <code>GEN1_A</code> writer","Writes raw bits to the register.","","","Bits 20:21","Bits 20:21","Bits 22:23","Bits 22:23","Bits 16:17","Bits 16:17","Bits 18:19","Bits 18:19","Bits 14:15","Bits 14:15","Bits 12:13","Bits 12:13","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 8:9","Bits 8:9","Bits 10:11","Bits 10:11","Bits 4:5","Bits 4:5","Bits 6:7","Bits 6:7","Bits 2:3","Bits 2:3","Bits 0:1","Bits 0:1","Field <code>DT0</code> reader - ","Field <code>DT0</code> writer - ","Field <code>DT1</code> reader - ","Field <code>DT1</code> writer - ","Field <code>DTEA</code> reader - ","Field <code>DTEA</code> writer - ","Field <code>DTEB</code> reader - ","Field <code>DTEB</code> writer - ","Field <code>DTEP</code> reader - ","Field <code>DTEP</code> writer - ","Field <code>DTEZ</code> reader - ","Field <code>DTEZ</code> writer - ","You can <code>read</code> this register and get <code>gen1_b::R</code>.  You can …","Register <code>GEN1_B</code> reader","Field <code>UT0</code> reader - ","Field <code>UT0</code> writer - ","Field <code>UT1</code> reader - ","Field <code>UT1</code> writer - ","Field <code>UTEA</code> reader - ","Field <code>UTEA</code> writer - ","Field <code>UTEB</code> reader - ","Field <code>UTEB</code> writer - ","Field <code>UTEP</code> reader - ","Field <code>UTEP</code> writer - ","Field <code>UTEZ</code> reader - ","Field <code>UTEZ</code> writer - ","Register <code>GEN1_B</code> writer","Writes raw bits to the register.","","","Bits 20:21","Bits 20:21","Bits 22:23","Bits 22:23","Bits 16:17","Bits 16:17","Bits 18:19","Bits 18:19","Bits 14:15","Bits 14:15","Bits 12:13","Bits 12:13","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 8:9","Bits 8:9","Bits 10:11","Bits 10:11","Bits 4:5","Bits 4:5","Bits 6:7","Bits 6:7","Bits 2:3","Bits 2:3","Bits 0:1","Bits 0:1","You can <code>read</code> this register and get <code>gen1_cfg0::R</code>.  You can …","Field <code>GEN1_CFG_UPMETHOD</code> reader - ","Field <code>GEN1_CFG_UPMETHOD</code> writer - ","Field <code>GEN1_T0_SEL</code> reader - ","Field <code>GEN1_T0_SEL</code> writer - ","Field <code>GEN1_T1_SEL</code> reader - ","Field <code>GEN1_T1_SEL</code> writer - ","Register <code>GEN1_CFG0</code> reader","Register <code>GEN1_CFG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:3","Bits 0:3","Bits 4:6","Bits 4:6","Bits 7:9","Bits 7:9","Calls <code>U::from(self)</code>.","","","","Field <code>GEN1_A_CNTUFORCE_MODE</code> reader - ","Field <code>GEN1_A_CNTUFORCE_MODE</code> writer - ","Field <code>GEN1_A_NCIFORCE_MODE</code> reader - ","Field <code>GEN1_A_NCIFORCE_MODE</code> writer - ","Field <code>GEN1_A_NCIFORCE</code> reader - ","Field <code>GEN1_A_NCIFORCE</code> writer - ","Field <code>GEN1_B_CNTUFORCE_MODE</code> reader - ","Field <code>GEN1_B_CNTUFORCE_MODE</code> writer - ","Field <code>GEN1_B_NCIFORCE_MODE</code> reader - ","Field <code>GEN1_B_NCIFORCE_MODE</code> writer - ","Field <code>GEN1_B_NCIFORCE</code> reader - ","Field <code>GEN1_B_NCIFORCE</code> writer - ","Field <code>GEN1_CNTUFORCE_UPMETHOD</code> reader - ","Field <code>GEN1_CNTUFORCE_UPMETHOD</code> writer - ","You can <code>read</code> this register and get <code>gen1_force::R</code>.  You can …","Register <code>GEN1_FORCE</code> reader","Register <code>GEN1_FORCE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 6:7","Bits 6:7","Bit 10","Bit 10","Bits 11:12","Bits 11:12","Bits 8:9","Bits 8:9","Bit 13","Bit 13","Bits 14:15","Bits 14:15","Bits 0:5","Bits 0:5","Calls <code>U::from(self)</code>.","","","","Field <code>GEN1_A_SHDW_FULL</code> reader - ","Field <code>GEN1_A_SHDW_FULL</code> writer - ","Field <code>GEN1_A_UPMETHOD</code> reader - ","Field <code>GEN1_A_UPMETHOD</code> writer - ","Field <code>GEN1_B_SHDW_FULL</code> reader - ","Field <code>GEN1_B_SHDW_FULL</code> writer - ","Field <code>GEN1_B_UPMETHOD</code> reader - ","Field <code>GEN1_B_UPMETHOD</code> writer - ","You can <code>read</code> this register and get <code>gen1_stmp_cfg::R</code>.  You …","Register <code>GEN1_STMP_CFG</code> reader","Register <code>GEN1_STMP_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 8","Bit 8","Bits 0:3","Bits 0:3","Bit 9","Bit 9","Bits 4:7","Bits 4:7","Calls <code>U::from(self)</code>.","","","","Field <code>GEN1_A</code> reader - ","Field <code>GEN1_A</code> writer - ","You can <code>read</code> this register and get <code>gen1_tstmp_a::R</code>.  You …","Register <code>GEN1_TSTMP_A</code> reader","Register <code>GEN1_TSTMP_A</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:15","Bits 0:15","Calls <code>U::from(self)</code>.","","","","Field <code>GEN1_B</code> reader - ","Field <code>GEN1_B</code> writer - ","You can <code>read</code> this register and get <code>gen1_tstmp_b::R</code>.  You …","Register <code>GEN1_TSTMP_B</code> reader","Register <code>GEN1_TSTMP_B</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:15","Bits 0:15","Calls <code>U::from(self)</code>.","","","","Field <code>DT0</code> reader - ","Field <code>DT0</code> writer - ","Field <code>DT1</code> reader - ","Field <code>DT1</code> writer - ","Field <code>DTEA</code> reader - ","Field <code>DTEA</code> writer - ","Field <code>DTEB</code> reader - ","Field <code>DTEB</code> writer - ","Field <code>DTEP</code> reader - ","Field <code>DTEP</code> writer - ","Field <code>DTEZ</code> reader - ","Field <code>DTEZ</code> writer - ","You can <code>read</code> this register and get <code>gen2_a::R</code>.  You can …","Register <code>GEN2_A</code> reader","Field <code>UT0</code> reader - ","Field <code>UT0</code> writer - ","Field <code>UT1</code> reader - ","Field <code>UT1</code> writer - ","Field <code>UTEA</code> reader - ","Field <code>UTEA</code> writer - ","Field <code>UTEB</code> reader - ","Field <code>UTEB</code> writer - ","Field <code>UTEP</code> reader - ","Field <code>UTEP</code> writer - ","Field <code>UTEZ</code> reader - ","Field <code>UTEZ</code> writer - ","Register <code>GEN2_A</code> writer","Writes raw bits to the register.","","","Bits 20:21","Bits 20:21","Bits 22:23","Bits 22:23","Bits 16:17","Bits 16:17","Bits 18:19","Bits 18:19","Bits 14:15","Bits 14:15","Bits 12:13","Bits 12:13","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 8:9","Bits 8:9","Bits 10:11","Bits 10:11","Bits 4:5","Bits 4:5","Bits 6:7","Bits 6:7","Bits 2:3","Bits 2:3","Bits 0:1","Bits 0:1","Field <code>DT0</code> reader - ","Field <code>DT0</code> writer - ","Field <code>DT1</code> reader - ","Field <code>DT1</code> writer - ","Field <code>DTEA</code> reader - ","Field <code>DTEA</code> writer - ","Field <code>DTEB</code> reader - ","Field <code>DTEB</code> writer - ","Field <code>DTEP</code> reader - ","Field <code>DTEP</code> writer - ","Field <code>DTEZ</code> reader - ","Field <code>DTEZ</code> writer - ","You can <code>read</code> this register and get <code>gen2_b::R</code>.  You can …","Register <code>GEN2_B</code> reader","Field <code>UT0</code> reader - ","Field <code>UT0</code> writer - ","Field <code>UT1</code> reader - ","Field <code>UT1</code> writer - ","Field <code>UTEA</code> reader - ","Field <code>UTEA</code> writer - ","Field <code>UTEB</code> reader - ","Field <code>UTEB</code> writer - ","Field <code>UTEP</code> reader - ","Field <code>UTEP</code> writer - ","Field <code>UTEZ</code> reader - ","Field <code>UTEZ</code> writer - ","Register <code>GEN2_B</code> writer","Writes raw bits to the register.","","","Bits 20:21","Bits 20:21","Bits 22:23","Bits 22:23","Bits 16:17","Bits 16:17","Bits 18:19","Bits 18:19","Bits 14:15","Bits 14:15","Bits 12:13","Bits 12:13","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 8:9","Bits 8:9","Bits 10:11","Bits 10:11","Bits 4:5","Bits 4:5","Bits 6:7","Bits 6:7","Bits 2:3","Bits 2:3","Bits 0:1","Bits 0:1","You can <code>read</code> this register and get <code>gen2_cfg0::R</code>.  You can …","Field <code>GEN2_CFG_UPMETHOD</code> reader - ","Field <code>GEN2_CFG_UPMETHOD</code> writer - ","Field <code>GEN2_T0_SEL</code> reader - ","Field <code>GEN2_T0_SEL</code> writer - ","Field <code>GEN2_T1_SEL</code> reader - ","Field <code>GEN2_T1_SEL</code> writer - ","Register <code>GEN2_CFG0</code> reader","Register <code>GEN2_CFG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:3","Bits 0:3","Bits 4:6","Bits 4:6","Bits 7:9","Bits 7:9","Calls <code>U::from(self)</code>.","","","","Field <code>GEN2_A_CNTUFORCE_MODE</code> reader - ","Field <code>GEN2_A_CNTUFORCE_MODE</code> writer - ","Field <code>GEN2_A_NCIFORCE_MODE</code> reader - ","Field <code>GEN2_A_NCIFORCE_MODE</code> writer - ","Field <code>GEN2_A_NCIFORCE</code> reader - ","Field <code>GEN2_A_NCIFORCE</code> writer - ","Field <code>GEN2_B_CNTUFORCE_MODE</code> reader - ","Field <code>GEN2_B_CNTUFORCE_MODE</code> writer - ","Field <code>GEN2_B_NCIFORCE_MODE</code> reader - ","Field <code>GEN2_B_NCIFORCE_MODE</code> writer - ","Field <code>GEN2_B_NCIFORCE</code> reader - ","Field <code>GEN2_B_NCIFORCE</code> writer - ","Field <code>GEN2_CNTUFORCE_UPMETHOD</code> reader - ","Field <code>GEN2_CNTUFORCE_UPMETHOD</code> writer - ","You can <code>read</code> this register and get <code>gen2_force::R</code>.  You can …","Register <code>GEN2_FORCE</code> reader","Register <code>GEN2_FORCE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 6:7","Bits 6:7","Bit 10","Bit 10","Bits 11:12","Bits 11:12","Bits 8:9","Bits 8:9","Bit 13","Bit 13","Bits 14:15","Bits 14:15","Bits 0:5","Bits 0:5","Calls <code>U::from(self)</code>.","","","","Field <code>GEN2_A_SHDW_FULL</code> reader - ","Field <code>GEN2_A_SHDW_FULL</code> writer - ","Field <code>GEN2_A_UPMETHOD</code> reader - ","Field <code>GEN2_A_UPMETHOD</code> writer - ","Field <code>GEN2_B_SHDW_FULL</code> reader - ","Field <code>GEN2_B_SHDW_FULL</code> writer - ","Field <code>GEN2_B_UPMETHOD</code> reader - ","Field <code>GEN2_B_UPMETHOD</code> writer - ","You can <code>read</code> this register and get <code>gen2_stmp_cfg::R</code>.  You …","Register <code>GEN2_STMP_CFG</code> reader","Register <code>GEN2_STMP_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 8","Bit 8","Bits 0:3","Bits 0:3","Bit 9","Bit 9","Bits 4:7","Bits 4:7","Calls <code>U::from(self)</code>.","","","","Field <code>GEN2_A</code> reader - ","Field <code>GEN2_A</code> writer - ","You can <code>read</code> this register and get <code>gen2_tstmp_a::R</code>.  You …","Register <code>GEN2_TSTMP_A</code> reader","Register <code>GEN2_TSTMP_A</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:15","Bits 0:15","Calls <code>U::from(self)</code>.","","","","Field <code>GEN2_B</code> reader - ","Field <code>GEN2_B</code> writer - ","You can <code>read</code> this register and get <code>gen2_tstmp_b::R</code>.  You …","Register <code>GEN2_TSTMP_B</code> reader","Register <code>GEN2_TSTMP_B</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:15","Bits 0:15","Calls <code>U::from(self)</code>.","","","","Field <code>CAP0_INT_CLR</code> writer - ","Field <code>CAP1_INT_CLR</code> writer - ","Field <code>CAP2_INT_CLR</code> writer - ","Field <code>FAULT0_CLR_INT_CLR</code> writer - ","Field <code>FAULT0_INT_CLR</code> writer - ","Field <code>FAULT1_CLR_INT_CLR</code> writer - ","Field <code>FAULT1_INT_CLR</code> writer - ","Field <code>FAULT2_CLR_INT_CLR</code> writer - ","Field <code>FAULT2_INT_CLR</code> writer - ","Field <code>FH0_CBC_INT_CLR</code> writer - ","Field <code>FH0_OST_INT_CLR</code> writer - ","Field <code>FH1_CBC_INT_CLR</code> writer - ","Field <code>FH1_OST_INT_CLR</code> writer - ","Field <code>FH2_CBC_INT_CLR</code> writer - ","Field <code>FH2_OST_INT_CLR</code> writer - ","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>OP0_TEA_INT_CLR</code> writer - ","Field <code>OP0_TEB_INT_CLR</code> writer - ","Field <code>OP1_TEA_INT_CLR</code> writer - ","Field <code>OP1_TEB_INT_CLR</code> writer - ","Field <code>OP2_TEA_INT_CLR</code> writer - ","Field <code>OP2_TEB_INT_CLR</code> writer - ","Field <code>TIMER0_STOP_INT_CLR</code> writer - ","Field <code>TIMER0_TEP_INT_CLR</code> writer - ","Field <code>TIMER0_TEZ_INT_CLR</code> writer - ","Field <code>TIMER1_STOP_INT_CLR</code> writer - ","Field <code>TIMER1_TEP_INT_CLR</code> writer - ","Field <code>TIMER1_TEZ_INT_CLR</code> writer - ","Field <code>TIMER2_STOP_INT_CLR</code> writer - ","Field <code>TIMER2_TEP_INT_CLR</code> writer - ","Field <code>TIMER2_TEZ_INT_CLR</code> writer - ","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 27","Bit 28","Bit 29","Bit 12","Bit 9","Bit 13","Bit 10","Bit 14","Bit 11","Bit 21","Bit 24","Bit 22","Bit 25","Bit 23","Bit 26","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 15","Bit 18","Bit 16","Bit 19","Bit 17","Bit 20","Bit 0","Bit 6","Bit 3","Bit 1","Bit 7","Bit 4","Bit 2","Bit 8","Bit 5","","","","Field <code>CAP0_INT_ENA</code> reader - ","Field <code>CAP0_INT_ENA</code> writer - ","Field <code>CAP1_INT_ENA</code> reader - ","Field <code>CAP1_INT_ENA</code> writer - ","Field <code>CAP2_INT_ENA</code> reader - ","Field <code>CAP2_INT_ENA</code> writer - ","Field <code>FAULT0_CLR_INT_ENA</code> reader - ","Field <code>FAULT0_CLR_INT_ENA</code> writer - ","Field <code>FAULT0_INT_ENA</code> reader - ","Field <code>FAULT0_INT_ENA</code> writer - ","Field <code>FAULT1_CLR_INT_ENA</code> reader - ","Field <code>FAULT1_CLR_INT_ENA</code> writer - ","Field <code>FAULT1_INT_ENA</code> reader - ","Field <code>FAULT1_INT_ENA</code> writer - ","Field <code>FAULT2_CLR_INT_ENA</code> reader - ","Field <code>FAULT2_CLR_INT_ENA</code> writer - ","Field <code>FAULT2_INT_ENA</code> reader - ","Field <code>FAULT2_INT_ENA</code> writer - ","Field <code>FH0_CBC_INT_ENA</code> reader - ","Field <code>FH0_CBC_INT_ENA</code> writer - ","Field <code>FH0_OST_INT_ENA</code> reader - ","Field <code>FH0_OST_INT_ENA</code> writer - ","Field <code>FH1_CBC_INT_ENA</code> reader - ","Field <code>FH1_CBC_INT_ENA</code> writer - ","Field <code>FH1_OST_INT_ENA</code> reader - ","Field <code>FH1_OST_INT_ENA</code> writer - ","Field <code>FH2_CBC_INT_ENA</code> reader - ","Field <code>FH2_CBC_INT_ENA</code> writer - ","Field <code>FH2_OST_INT_ENA</code> reader - ","Field <code>FH2_OST_INT_ENA</code> writer - ","You can <code>read</code> this register and get <code>int_ena::R</code>.  You can …","Field <code>OP0_TEA_INT_ENA</code> reader - ","Field <code>OP0_TEA_INT_ENA</code> writer - ","Field <code>OP0_TEB_INT_ENA</code> reader - ","Field <code>OP0_TEB_INT_ENA</code> writer - ","Field <code>OP1_TEA_INT_ENA</code> reader - ","Field <code>OP1_TEA_INT_ENA</code> writer - ","Field <code>OP1_TEB_INT_ENA</code> reader - ","Field <code>OP1_TEB_INT_ENA</code> writer - ","Field <code>OP2_TEA_INT_ENA</code> reader - ","Field <code>OP2_TEA_INT_ENA</code> writer - ","Field <code>OP2_TEB_INT_ENA</code> reader - ","Field <code>OP2_TEB_INT_ENA</code> writer - ","Register <code>INT_ENA</code> reader","Field <code>TIMER0_STOP_INT_ENA</code> reader - ","Field <code>TIMER0_STOP_INT_ENA</code> writer - ","Field <code>TIMER0_TEP_INT_ENA</code> reader - ","Field <code>TIMER0_TEP_INT_ENA</code> writer - ","Field <code>TIMER0_TEZ_INT_ENA</code> reader - ","Field <code>TIMER0_TEZ_INT_ENA</code> writer - ","Field <code>TIMER1_STOP_INT_ENA</code> reader - ","Field <code>TIMER1_STOP_INT_ENA</code> writer - ","Field <code>TIMER1_TEP_INT_ENA</code> reader - ","Field <code>TIMER1_TEP_INT_ENA</code> writer - ","Field <code>TIMER1_TEZ_INT_ENA</code> reader - ","Field <code>TIMER1_TEZ_INT_ENA</code> writer - ","Field <code>TIMER2_STOP_INT_ENA</code> reader - ","Field <code>TIMER2_STOP_INT_ENA</code> writer - ","Field <code>TIMER2_TEP_INT_ENA</code> reader - ","Field <code>TIMER2_TEP_INT_ENA</code> writer - ","Field <code>TIMER2_TEZ_INT_ENA</code> reader - ","Field <code>TIMER2_TEZ_INT_ENA</code> writer - ","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 27","Bit 27","Bit 28","Bit 28","Bit 29","Bit 29","Bit 12","Bit 12","Bit 9","Bit 9","Bit 13","Bit 13","Bit 10","Bit 10","Bit 14","Bit 14","Bit 11","Bit 11","Bit 21","Bit 21","Bit 24","Bit 24","Bit 22","Bit 22","Bit 25","Bit 25","Bit 23","Bit 23","Bit 26","Bit 26","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 15","Bit 15","Bit 18","Bit 18","Bit 16","Bit 16","Bit 19","Bit 19","Bit 17","Bit 17","Bit 20","Bit 20","Bit 0","Bit 0","Bit 6","Bit 6","Bit 3","Bit 3","Bit 1","Bit 1","Bit 7","Bit 7","Bit 4","Bit 4","Bit 2","Bit 2","Bit 8","Bit 8","Bit 5","Bit 5","","","","Field <code>CAP0_INT_RAW</code> reader - ","Field <code>CAP1_INT_RAW</code> reader - ","Field <code>CAP2_INT_RAW</code> reader - ","Field <code>FAULT0_CLR_INT_RAW</code> reader - ","Field <code>FAULT0_INT_RAW</code> reader - ","Field <code>FAULT1_CLR_INT_RAW</code> reader - ","Field <code>FAULT1_INT_RAW</code> reader - ","Field <code>FAULT2_CLR_INT_RAW</code> reader - ","Field <code>FAULT2_INT_RAW</code> reader - ","Field <code>FH0_CBC_INT_RAW</code> reader - ","Field <code>FH0_OST_INT_RAW</code> reader - ","Field <code>FH1_CBC_INT_RAW</code> reader - ","Field <code>FH1_OST_INT_RAW</code> reader - ","Field <code>FH2_CBC_INT_RAW</code> reader - ","Field <code>FH2_OST_INT_RAW</code> reader - ","You can <code>read</code> this register and get <code>int_raw::R</code>.  See API.","Field <code>OP0_TEA_INT_RAW</code> reader - ","Field <code>OP0_TEB_INT_RAW</code> reader - ","Field <code>OP1_TEA_INT_RAW</code> reader - ","Field <code>OP1_TEB_INT_RAW</code> reader - ","Field <code>OP2_TEA_INT_RAW</code> reader - ","Field <code>OP2_TEB_INT_RAW</code> reader - ","Register <code>INT_RAW</code> reader","Field <code>TIMER0_STOP_INT_RAW</code> reader - ","Field <code>TIMER0_TEP_INT_RAW</code> reader - ","Field <code>TIMER0_TEZ_INT_RAW</code> reader - ","Field <code>TIMER1_STOP_INT_RAW</code> reader - ","Field <code>TIMER1_TEP_INT_RAW</code> reader - ","Field <code>TIMER1_TEZ_INT_RAW</code> reader - ","Field <code>TIMER2_STOP_INT_RAW</code> reader - ","Field <code>TIMER2_TEP_INT_RAW</code> reader - ","Field <code>TIMER2_TEZ_INT_RAW</code> reader - ","","","Bit 27","Bit 28","Bit 29","Bit 12","Bit 9","Bit 13","Bit 10","Bit 14","Bit 11","Bit 21","Bit 24","Bit 22","Bit 25","Bit 23","Bit 26","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 15","Bit 18","Bit 16","Bit 19","Bit 17","Bit 20","Bit 0","Bit 6","Bit 3","Bit 1","Bit 7","Bit 4","Bit 2","Bit 8","Bit 5","","","","Field <code>CAP0_INT_ST</code> reader - ","Field <code>CAP1_INT_ST</code> reader - ","Field <code>CAP2_INT_ST</code> reader - ","Field <code>FAULT0_CLR_INT_ST</code> reader - ","Field <code>FAULT0_INT_ST</code> reader - ","Field <code>FAULT1_CLR_INT_ST</code> reader - ","Field <code>FAULT1_INT_ST</code> reader - ","Field <code>FAULT2_CLR_INT_ST</code> reader - ","Field <code>FAULT2_INT_ST</code> reader - ","Field <code>FH0_CBC_INT_ST</code> reader - ","Field <code>FH0_OST_INT_ST</code> reader - ","Field <code>FH1_CBC_INT_ST</code> reader - ","Field <code>FH1_OST_INT_ST</code> reader - ","Field <code>FH2_CBC_INT_ST</code> reader - ","Field <code>FH2_OST_INT_ST</code> reader - ","You can <code>read</code> this register and get <code>int_st::R</code>.  See API.","Field <code>OP0_TEA_INT_ST</code> reader - ","Field <code>OP0_TEB_INT_ST</code> reader - ","Field <code>OP1_TEA_INT_ST</code> reader - ","Field <code>OP1_TEB_INT_ST</code> reader - ","Field <code>OP2_TEA_INT_ST</code> reader - ","Field <code>OP2_TEB_INT_ST</code> reader - ","Register <code>INT_ST</code> reader","Field <code>TIMER0_STOP_INT_ST</code> reader - ","Field <code>TIMER0_TEP_INT_ST</code> reader - ","Field <code>TIMER0_TEZ_INT_ST</code> reader - ","Field <code>TIMER1_STOP_INT_ST</code> reader - ","Field <code>TIMER1_TEP_INT_ST</code> reader - ","Field <code>TIMER1_TEZ_INT_ST</code> reader - ","Field <code>TIMER2_STOP_INT_ST</code> reader - ","Field <code>TIMER2_TEP_INT_ST</code> reader - ","Field <code>TIMER2_TEZ_INT_ST</code> reader - ","","","Bit 27","Bit 28","Bit 29","Bit 12","Bit 9","Bit 13","Bit 10","Bit 14","Bit 11","Bit 21","Bit 24","Bit 22","Bit 25","Bit 23","Bit 26","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 15","Bit 18","Bit 16","Bit 19","Bit 17","Bit 20","Bit 0","Bit 6","Bit 3","Bit 1","Bit 7","Bit 4","Bit 2","Bit 8","Bit 5","","","","Field <code>OPERATOR0_TIMERSEL</code> reader - ","Field <code>OPERATOR0_TIMERSEL</code> writer - ","Field <code>OPERATOR1_TIMERSEL</code> reader - ","Field <code>OPERATOR1_TIMERSEL</code> writer - ","Field <code>OPERATOR2_TIMERSEL</code> reader - ","Field <code>OPERATOR2_TIMERSEL</code> writer - ","You can <code>read</code> this register and get <code>operator_timersel::R</code>.  …","Register <code>OPERATOR_TIMERSEL</code> reader","Register <code>OPERATOR_TIMERSEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1","Bits 0:1","Bits 2:3","Bits 2:3","Bits 4:5","Bits 4:5","","","","Register <code>TIMER0_CFG0</code> reader","You can <code>read</code> this register and get <code>timer0_cfg0::R</code>.  You …","Field <code>TIMER0_PERIOD</code> reader - ","Field <code>TIMER0_PERIOD_UPMETHOD</code> reader - ","Field <code>TIMER0_PERIOD_UPMETHOD</code> writer - ","Field <code>TIMER0_PERIOD</code> writer - ","Field <code>TIMER0_PRESCALE</code> reader - ","Field <code>TIMER0_PRESCALE</code> writer - ","Register <code>TIMER0_CFG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:23","Bits 8:23","Bits 24:25","Bits 24:25","Bits 0:7","Bits 0:7","","","","Register <code>TIMER0_CFG1</code> reader","You can <code>read</code> this register and get <code>timer0_cfg1::R</code>.  You …","Field <code>TIMER0_MOD</code> reader - ","Field <code>TIMER0_MOD</code> writer - ","Field <code>TIMER0_START</code> reader - ","Field <code>TIMER0_START</code> writer - ","Register <code>TIMER0_CFG1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 3:4","Bits 3:4","Bits 0:2","Bits 0:2","","","","Register <code>TIMER0_STATUS</code> reader","Field <code>TIMER0_DIRECTION</code> reader - ","You can <code>read</code> this register and get <code>timer0_status::R</code>.  See …","Field <code>TIMER0_VALUE</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16","Bits 0:15","","","","Register <code>TIMER0_SYNC</code> reader","Field <code>SW</code> reader - ","Field <code>SW</code> writer - ","Field <code>TIMER0_PHASE_DIRECTION</code> reader - ","Field <code>TIMER0_PHASE_DIRECTION</code> writer - ","Field <code>TIMER0_PHASE</code> reader - ","Field <code>TIMER0_PHASE</code> writer - ","Field <code>TIMER0_SYNCI_EN</code> reader - ","Field <code>TIMER0_SYNCI_EN</code> writer - ","Field <code>TIMER0_SYNCO_SEL</code> reader - ","Field <code>TIMER0_SYNCO_SEL</code> writer - ","You can <code>read</code> this register and get <code>timer0_sync::R</code>.  You …","Register <code>TIMER0_SYNC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 1","Bits 4:19","Bits 4:19","Bit 20","Bit 20","Bit 0","Bit 0","Bits 2:3","Bits 2:3","","","","Register <code>TIMER1_CFG0</code> reader","You can <code>read</code> this register and get <code>timer1_cfg0::R</code>.  You …","Field <code>TIMER1_PERIOD</code> reader - ","Field <code>TIMER1_PERIOD_UPMETHOD</code> reader - ","Field <code>TIMER1_PERIOD_UPMETHOD</code> writer - ","Field <code>TIMER1_PERIOD</code> writer - ","Field <code>TIMER1_PRESCALE</code> reader - ","Field <code>TIMER1_PRESCALE</code> writer - ","Register <code>TIMER1_CFG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:23","Bits 8:23","Bits 24:25","Bits 24:25","Bits 0:7","Bits 0:7","","","","Register <code>TIMER1_CFG1</code> reader","You can <code>read</code> this register and get <code>timer1_cfg1::R</code>.  You …","Field <code>TIMER1_MOD</code> reader - ","Field <code>TIMER1_MOD</code> writer - ","Field <code>TIMER1_START</code> reader - ","Field <code>TIMER1_START</code> writer - ","Register <code>TIMER1_CFG1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 3:4","Bits 3:4","Bits 0:2","Bits 0:2","","","","Register <code>TIMER1_STATUS</code> reader","Field <code>TIMER1_DIRECTION</code> reader - ","You can <code>read</code> this register and get <code>timer1_status::R</code>.  See …","Field <code>TIMER1_VALUE</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16","Bits 0:15","","","","Register <code>TIMER1_SYNC</code> reader","Field <code>SW</code> reader - ","Field <code>SW</code> writer - ","Field <code>TIMER1_PHASE_DIRECTION</code> reader - ","Field <code>TIMER1_PHASE_DIRECTION</code> writer - ","Field <code>TIMER1_PHASE</code> reader - ","Field <code>TIMER1_PHASE</code> writer - ","Field <code>TIMER1_SYNCI_EN</code> reader - ","Field <code>TIMER1_SYNCI_EN</code> writer - ","Field <code>TIMER1_SYNCO_SEL</code> reader - ","Field <code>TIMER1_SYNCO_SEL</code> writer - ","You can <code>read</code> this register and get <code>timer1_sync::R</code>.  You …","Register <code>TIMER1_SYNC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 1","Bits 4:19","Bits 4:19","Bit 20","Bit 20","Bit 0","Bit 0","Bits 2:3","Bits 2:3","","","","Register <code>TIMER2_CFG0</code> reader","You can <code>read</code> this register and get <code>timer2_cfg0::R</code>.  You …","Field <code>TIMER2_PERIOD</code> reader - ","Field <code>TIMER2_PERIOD_UPMETHOD</code> reader - ","Field <code>TIMER2_PERIOD_UPMETHOD</code> writer - ","Field <code>TIMER2_PERIOD</code> writer - ","Field <code>TIMER2_PRESCALE</code> reader - ","Field <code>TIMER2_PRESCALE</code> writer - ","Register <code>TIMER2_CFG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:23","Bits 8:23","Bits 24:25","Bits 24:25","Bits 0:7","Bits 0:7","","","","Register <code>TIMER2_CFG1</code> reader","You can <code>read</code> this register and get <code>timer2_cfg1::R</code>.  You …","Field <code>TIMER2_MOD</code> reader - ","Field <code>TIMER2_MOD</code> writer - ","Field <code>TIMER2_START</code> reader - ","Field <code>TIMER2_START</code> writer - ","Register <code>TIMER2_CFG1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 3:4","Bits 3:4","Bits 0:2","Bits 0:2","","","","Register <code>TIMER2_STATUS</code> reader","Field <code>TIMER2_DIRECTION</code> reader - ","You can <code>read</code> this register and get <code>timer2_status::R</code>.  See …","Field <code>TIMER2_VALUE</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16","Bits 0:15","","","","Register <code>TIMER2_SYNC</code> reader","Field <code>SW</code> reader - ","Field <code>SW</code> writer - ","Field <code>TIMER2_PHASE_DIRECTION</code> reader - ","Field <code>TIMER2_PHASE_DIRECTION</code> writer - ","Field <code>TIMER2_PHASE</code> reader - ","Field <code>TIMER2_PHASE</code> writer - ","Field <code>TIMER2_SYNCI_EN</code> reader - ","Field <code>TIMER2_SYNCI_EN</code> writer - ","Field <code>TIMER2_SYNCO_SEL</code> reader - ","Field <code>TIMER2_SYNCO_SEL</code> writer - ","You can <code>read</code> this register and get <code>timer2_sync::R</code>.  You …","Register <code>TIMER2_SYNC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 1","Bits 4:19","Bits 4:19","Bit 20","Bit 20","Bit 0","Bit 0","Bits 2:3","Bits 2:3","","","","Field <code>EXTERNAL_SYNCI0_INVERT</code> reader - ","Field <code>EXTERNAL_SYNCI0_INVERT</code> writer - ","Field <code>EXTERNAL_SYNCI1_INVERT</code> reader - ","Field <code>EXTERNAL_SYNCI1_INVERT</code> writer - ","Field <code>EXTERNAL_SYNCI2_INVERT</code> reader - ","Field <code>EXTERNAL_SYNCI2_INVERT</code> writer - ","Register <code>TIMER_SYNCI_CFG</code> reader","Field <code>TIMER0_SYNCISEL</code> reader - ","Field <code>TIMER0_SYNCISEL</code> writer - ","Field <code>TIMER1_SYNCISEL</code> reader - ","Field <code>TIMER1_SYNCISEL</code> writer - ","Field <code>TIMER2_SYNCISEL</code> reader - ","Field <code>TIMER2_SYNCISEL</code> writer - ","You can <code>read</code> this register and get <code>timer_synci_cfg::R</code>.  …","Register <code>TIMER_SYNCI_CFG</code> writer","Writes raw bits to the register.","","","Bit 9","Bit 9","Bit 10","Bit 10","Bit 11","Bit 11","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2","Bits 0:2","Bits 3:5","Bits 3:5","Bits 6:8","Bits 6:8","","","","Field <code>GLOBAL_FORCE_UP</code> reader - ","Field <code>GLOBAL_FORCE_UP</code> writer - ","Field <code>GLOBAL_UP_EN</code> reader - ","Field <code>GLOBAL_UP_EN</code> writer - ","Field <code>OP0_FORCE_UP</code> reader - ","Field <code>OP0_FORCE_UP</code> writer - ","Field <code>OP0_UP_EN</code> reader - ","Field <code>OP0_UP_EN</code> writer - ","Field <code>OP1_FORCE_UP</code> reader - ","Field <code>OP1_FORCE_UP</code> writer - ","Field <code>OP1_UP_EN</code> reader - ","Field <code>OP1_UP_EN</code> writer - ","Field <code>OP2_FORCE_UP</code> reader - ","Field <code>OP2_FORCE_UP</code> writer - ","Field <code>OP2_UP_EN</code> reader - ","Field <code>OP2_UP_EN</code> writer - ","Register <code>UPDATE_CFG</code> reader","You can <code>read</code> this register and get <code>update_cfg::R</code>.  You can …","Register <code>UPDATE_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 1","Bit 1","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","Bit 3","Bit 3","Bit 2","Bit 2","Bit 5","Bit 5","Bit 4","Bit 4","Bit 7","Bit 7","Bit 6","Bit 6","","","","Field <code>DATE</code> reader - ","Field <code>DATE</code> writer - ","Register <code>VERSION</code> reader","You can <code>read</code> this register and get <code>version::R</code>.  You can …","Register <code>VERSION</code> writer","Writes raw bits to the register.","","","Bits 0:27","Bits 0:27","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","NRXPD_CTRL (rw) register accessor: WiFi RX control register","Register block","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","WiFi RX control register","0xd4 - WiFi RX control register","","","","Field <code>CHAN_EST_FORCE_PD</code> reader - ","Field <code>CHAN_EST_FORCE_PD</code> writer - ","Field <code>CHAN_EST_FORCE_PU</code> reader - ","Field <code>CHAN_EST_FORCE_PU</code> writer - ","Field <code>DEMAP_FORCE_PD</code> reader - ","Field <code>DEMAP_FORCE_PD</code> writer - ","Field <code>DEMAP_FORCE_PU</code> reader - ","Field <code>DEMAP_FORCE_PU</code> writer - ","WiFi RX control register","Register <code>NRXPD_CTRL</code> reader","Field <code>RX_ROT_FORCE_PD</code> reader - ","Field <code>RX_ROT_FORCE_PD</code> writer - ","Field <code>RX_ROT_FORCE_PU</code> reader - ","Field <code>RX_ROT_FORCE_PU</code> writer - ","Field <code>VIT_FORCE_PD</code> reader - ","Field <code>VIT_FORCE_PD</code> writer - ","Field <code>VIT_FORCE_PU</code> reader - ","Field <code>VIT_FORCE_PU</code> writer - ","Register <code>NRXPD_CTRL</code> writer","Writes raw bits to the register.","","","Bit 6","Bit 6","Bit 7","Bit 7","Bit 0","Bit 0","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4","Bit 4","Bit 5","Bit 5","","","","Bit 2","Bit 2","Bit 3","Bit 3","CTRL (rw) register accessor: ","DATE (rw) register accessor: ","INT_CLR (w) register accessor: ","INT_ENA (rw) register accessor: ","INT_RAW (r) register accessor: ","INT_ST (r) register accessor: ","Register block","U_CNT (r) register accessor: ","U_CONF0 (rw) register accessor: ","U_CONF1 (rw) register accessor: ","U_CONF2 (rw) register accessor: ","U_STATUS (rw) register accessor: ","","","","0xb0 - ","","0xfc - ","Returns the argument unchanged.","","0x8c - ","","0x88 - ","","0x80 - ","","0x84 - ","Calls <code>U::from(self)</code>.","","","","0x60 - U0_CNT","0x00 - U0_CONF0","0x04 - U0_CONF1","0x08 - U0_CONF2","0x90 - U0_STATUS","0x64 - U1_CNT","0x0c - U1_CONF0","0x10 - U1_CONF1","0x14 - U1_CONF2","0x94 - U1_STATUS","0x68 - U2_CNT","0x18 - U2_CONF0","0x1c - U2_CONF1","0x20 - U2_CONF2","0x98 - U2_STATUS","0x6c - U3_CNT","0x24 - U3_CONF0","0x28 - U3_CONF1","0x2c - U3_CONF2","0x9c - U3_STATUS","0x70 - U4_CNT","0x30 - U4_CONF0","0x34 - U4_CONF1","0x38 - U4_CONF2","0xa0 - U4_STATUS","0x74 - U5_CNT","0x3c - U5_CONF0","0x40 - U5_CONF1","0x44 - U5_CONF2","0xa4 - U5_STATUS","0x78 - U6_CNT","0x48 - U6_CONF0","0x4c - U6_CONF1","0x50 - U6_CONF2","0xa8 - U6_STATUS","0x7c - U7_CNT","0x54 - U7_CONF0","0x58 - U7_CONF1","0x5c - U7_CONF2","0xac - U7_STATUS","","0x60..0x80 - ","Iterator for array of: 0x60..0x80 - ","","0x00..0x20 - ","Iterator for array of: 0x00..0x20 - ","","0x04..0x24 - ","Iterator for array of: 0x04..0x24 - ","","0x08..0x28 - ","Iterator for array of: 0x08..0x28 - ","","0x90..0xb0 - ","Iterator for array of: 0x90..0xb0 - ","Field <code>CLK_EN</code> reader - ","Field <code>CLK_EN</code> writer - ","Field <code>CNT_PAUSE_U0</code> reader - Set this bit to pause unit0’…","Field <code>CNT_PAUSE_U0</code> writer - Set this bit to pause unit0’…","Field <code>CNT_PAUSE_U1</code> reader - Set this bit to pause unit1’…","Field <code>CNT_PAUSE_U1</code> writer - Set this bit to pause unit1’…","Field <code>CNT_PAUSE_U2</code> reader - Set this bit to pause unit2’…","Field <code>CNT_PAUSE_U2</code> writer - Set this bit to pause unit2’…","Field <code>CNT_PAUSE_U3</code> reader - Set this bit to pause unit3’…","Field <code>CNT_PAUSE_U3</code> writer - Set this bit to pause unit3’…","Field <code>CNT_PAUSE_U4</code> reader - Set this bit to pause unit4’…","Field <code>CNT_PAUSE_U4</code> writer - Set this bit to pause unit4’…","Field <code>CNT_PAUSE_U5</code> reader - Set this bit to pause unit5’…","Field <code>CNT_PAUSE_U5</code> writer - Set this bit to pause unit5’…","Field <code>CNT_PAUSE_U6</code> reader - Set this bit to pause unit6’…","Field <code>CNT_PAUSE_U6</code> writer - Set this bit to pause unit6’…","Field <code>CNT_PAUSE_U7</code> reader - Set this bit to pause unit7’…","Field <code>CNT_PAUSE_U7</code> writer - Set this bit to pause unit7’…","Field <code>CNT_RST_U0</code> reader - Set this bit to clear unit0’s …","Field <code>CNT_RST_U0</code> writer - Set this bit to clear unit0’s …","Field <code>CNT_RST_U1</code> reader - Set this bit to clear unit1’s …","Field <code>CNT_RST_U1</code> writer - Set this bit to clear unit1’s …","Field <code>CNT_RST_U2</code> reader - Set this bit to clear unit2’s …","Field <code>CNT_RST_U2</code> writer - Set this bit to clear unit2’s …","Field <code>CNT_RST_U3</code> reader - Set this bit to clear unit3’s …","Field <code>CNT_RST_U3</code> writer - Set this bit to clear unit3’s …","Field <code>CNT_RST_U4</code> reader - Set this bit to clear unit4’s …","Field <code>CNT_RST_U4</code> writer - Set this bit to clear unit4’s …","Field <code>CNT_RST_U5</code> reader - Set this bit to clear unit5’s …","Field <code>CNT_RST_U5</code> writer - Set this bit to clear unit5’s …","Field <code>CNT_RST_U6</code> reader - Set this bit to clear unit6’s …","Field <code>CNT_RST_U6</code> writer - Set this bit to clear unit6’s …","Field <code>CNT_RST_U7</code> reader - Set this bit to clear unit7’s …","Field <code>CNT_RST_U7</code> writer - Set this bit to clear unit7’s …","You can <code>read</code> this register and get <code>ctrl::R</code>.  You can <code>reset</code>…","Register <code>CTRL</code> reader","Register <code>CTRL</code> writer","Writes raw bits to the register.","","","Bit 16","Bit 16","Bit 1 - Set this bit to pause unit0’s counter.","Bit 1 - Set this bit to pause unit0’s counter.","Bit 3 - Set this bit to pause unit1’s counter.","Bit 3 - Set this bit to pause unit1’s counter.","Bit 5 - Set this bit to pause unit2’s counter.","Bit 5 - Set this bit to pause unit2’s counter.","Bit 7 - Set this bit to pause unit3’s counter.","Bit 7 - Set this bit to pause unit3’s counter.","Bit 9 - Set this bit to pause unit4’s counter.","Bit 9 - Set this bit to pause unit4’s counter.","Bit 11 - Set this bit to pause unit5’s counter.","Bit 11 - Set this bit to pause unit5’s counter.","Bit 13 - Set this bit to pause unit6’s counter.","Bit 13 - Set this bit to pause unit6’s counter.","Bit 15 - Set this bit to pause unit7’s counter.","Bit 15 - Set this bit to pause unit7’s counter.","Bit 0 - Set this bit to clear unit0’s counter.","Bit 0 - Set this bit to clear unit0’s counter.","Bit 2 - Set this bit to clear unit1’s counter.","Bit 2 - Set this bit to clear unit1’s counter.","Bit 4 - Set this bit to clear unit2’s counter.","Bit 4 - Set this bit to clear unit2’s counter.","Bit 6 - Set this bit to clear unit3’s counter.","Bit 6 - Set this bit to clear unit3’s counter.","Bit 8 - Set this bit to clear unit4’s counter.","Bit 8 - Set this bit to clear unit4’s counter.","Bit 10 - Set this bit to clear unit5’s counter.","Bit 10 - Set this bit to clear unit5’s counter.","Bit 12 - Set this bit to clear unit6’s counter.","Bit 12 - Set this bit to clear unit6’s counter.","Bit 14 - Set this bit to clear unit7’s counter.","Bit 14 - Set this bit to clear unit7’s counter.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - ","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - ","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT_THR_EVENT_U0</code> writer - Set this bit to clear …","Field <code>CNT_THR_EVENT_U1</code> writer - Set this bit to clear …","Field <code>CNT_THR_EVENT_U2</code> writer - Set this bit to clear …","Field <code>CNT_THR_EVENT_U3</code> writer - Set this bit to clear …","Field <code>CNT_THR_EVENT_U4</code> writer - Set this bit to clear …","Field <code>CNT_THR_EVENT_U5</code> writer - Set this bit to clear …","Field <code>CNT_THR_EVENT_U6</code> writer - Set this bit to clear …","Field <code>CNT_THR_EVENT_U7</code> writer - Set this bit to clear …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to clear channel0 event interrupt.","Bit 1 - Set this bit to clear channel1 event interrupt.","Bit 2 - Set this bit to clear channel2 event interrupt.","Bit 3 - Set this bit to clear channel3 event interrupt.","Bit 4 - Set this bit to clear channel4 event interrupt.","Bit 5 - Set this bit to clear channel5 event interrupt.","Bit 6 - Set this bit to clear channel6 event interrupt.","Bit 7 - Set this bit to clear channel7 event interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT_THR_EVENT_U0</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U0</code> writer - This is the interrupt …","Field <code>CNT_THR_EVENT_U1</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U1</code> writer - This is the interrupt …","Field <code>CNT_THR_EVENT_U2</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U2</code> writer - This is the interrupt …","Field <code>CNT_THR_EVENT_U3</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U3</code> writer - This is the interrupt …","Field <code>CNT_THR_EVENT_U4</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U4</code> writer - This is the interrupt …","Field <code>CNT_THR_EVENT_U5</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U5</code> writer - This is the interrupt …","Field <code>CNT_THR_EVENT_U6</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U6</code> writer - This is the interrupt …","Field <code>CNT_THR_EVENT_U7</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U7</code> writer - This is the interrupt …","You can <code>read</code> this register and get <code>int_ena::R</code>.  You can …","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 0 - This is the interrupt enable bit for channel0 …","Bit 0 - This is the interrupt enable bit for channel0 …","Bit 1 - This is the interrupt enable bit for channel1 …","Bit 1 - This is the interrupt enable bit for channel1 …","Bit 2 - This is the interrupt enable bit for channel2 …","Bit 2 - This is the interrupt enable bit for channel2 …","Bit 3 - This is the interrupt enable bit for channel3 …","Bit 3 - This is the interrupt enable bit for channel3 …","Bit 4 - This is the interrupt enable bit for channel4 …","Bit 4 - This is the interrupt enable bit for channel4 …","Bit 5 - This is the interrupt enable bit for channel5 …","Bit 5 - This is the interrupt enable bit for channel5 …","Bit 6 - This is the interrupt enable bit for channel6 …","Bit 6 - This is the interrupt enable bit for channel6 …","Bit 7 - This is the interrupt enable bit for channel7 …","Bit 7 - This is the interrupt enable bit for channel7 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT_THR_EVENT_U0</code> reader - This is the interrupt raw …","Field <code>CNT_THR_EVENT_U1</code> reader - This is the interrupt raw …","Field <code>CNT_THR_EVENT_U2</code> reader - This is the interrupt raw …","Field <code>CNT_THR_EVENT_U3</code> reader - This is the interrupt raw …","Field <code>CNT_THR_EVENT_U4</code> reader - This is the interrupt raw …","Field <code>CNT_THR_EVENT_U5</code> reader - This is the interrupt raw …","Field <code>CNT_THR_EVENT_U6</code> reader - This is the interrupt raw …","Field <code>CNT_THR_EVENT_U7</code> reader - This is the interrupt raw …","You can <code>read</code> this register and get <code>int_raw::R</code>.  See API.","Register <code>INT_RAW</code> reader","","","Bit 0 - This is the interrupt raw bit for channel0 event.","Bit 1 - This is the interrupt raw bit for channel1 event.","Bit 2 - This is the interrupt raw bit for channel2 event.","Bit 3 - This is the interrupt raw bit for channel3 event.","Bit 4 - This is the interrupt raw bit for channel4 event.","Bit 5 - This is the interrupt raw bit for channel5 event.","Bit 6 - This is the interrupt raw bit for channel6 event.","Bit 7 - This is the interrupt raw bit for channel7 event.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT_THR_EVENT_U0</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U1</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U2</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U3</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U4</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U5</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U6</code> reader - This is the interrupt …","Field <code>CNT_THR_EVENT_U7</code> reader - This is the interrupt …","You can <code>read</code> this register and get <code>int_st::R</code>.  See API.","Register <code>INT_ST</code> reader","","","Bit 0 - This is the interrupt status bit for channel0 …","Bit 1 - This is the interrupt status bit for channel1 …","Bit 2 - This is the interrupt status bit for channel2 …","Bit 3 - This is the interrupt status bit for channel3 …","Bit 4 - This is the interrupt status bit for channel4 …","Bit 5 - This is the interrupt status bit for channel5 …","Bit 6 - This is the interrupt status bit for channel6 …","Bit 7 - This is the interrupt status bit for channel7 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT</code> reader - This register stores the current pulse …","Register <code>U%s_CNT</code> reader","You can <code>read</code> this register and get <code>u_cnt::R</code>.  See API.","","","Bits 0:15 - This register stores the current pulse count …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH0_HCTRL_MODE</code> reader - This register is used to …","Field <code>CH0_HCTRL_MODE</code> writer - This register is used to …","Field <code>CH0_LCTRL_MODE</code> reader - This register is used to …","Field <code>CH0_LCTRL_MODE</code> writer - This register is used to …","Field <code>CH0_NEG_MODE</code> reader - This register is used to …","Field <code>CH0_NEG_MODE</code> writer - This register is used to …","Field <code>CH0_POS_MODE</code> reader - This register is used to …","Field <code>CH0_POS_MODE</code> writer - This register is used to …","Field <code>CH1_HCTRL_MODE</code> reader - This register is used to …","Field <code>CH1_HCTRL_MODE</code> writer - This register is used to …","Field <code>CH1_LCTRL_MODE</code> reader - This register is used to …","Field <code>CH1_LCTRL_MODE</code> writer - This register is used to …","Field <code>CH1_NEG_MODE</code> reader - This register is used to …","Field <code>CH1_NEG_MODE</code> writer - This register is used to …","Field <code>CH1_POS_MODE</code> reader - This register is used to …","Field <code>CH1_POS_MODE</code> writer - This register is used to …","Field <code>FILTER_EN</code> reader - This is the enable bit for …","Field <code>FILTER_EN</code> writer - This is the enable bit for …","Field <code>FILTER_THRES</code> reader - This register is used to …","Field <code>FILTER_THRES</code> writer - This register is used to …","Register <code>U%s_CONF0</code> reader","Field <code>THR_H_LIM_EN</code> reader - This is the enable bit for …","Field <code>THR_H_LIM_EN</code> writer - This is the enable bit for …","Field <code>THR_L_LIM_EN</code> reader - This is the enable bit for …","Field <code>THR_L_LIM_EN</code> writer - This is the enable bit for …","Field <code>THR_THRES0_EN</code> reader - This is the enable bit for …","Field <code>THR_THRES0_EN</code> writer - This is the enable bit for …","Field <code>THR_THRES1_EN</code> reader - This is the enable bit for …","Field <code>THR_THRES1_EN</code> writer - This is the enable bit for …","Field <code>THR_ZERO_EN</code> reader - This is the enable bit for …","Field <code>THR_ZERO_EN</code> writer - This is the enable bit for …","You can <code>read</code> this register and get <code>u_conf0::R</code>.  You can …","Register <code>U%s_CONF0</code> writer","Writes raw bits to the register.","","","Bits 20:21 - This register is used to control the mode of …","Bits 20:21 - This register is used to control the mode of …","Bits 22:23 - This register is used to control the mode of …","Bits 22:23 - This register is used to control the mode of …","Bits 16:17 - This register is used to control the mode of …","Bits 16:17 - This register is used to control the mode of …","Bits 18:19 - This register is used to control the mode of …","Bits 18:19 - This register is used to control the mode of …","Bits 28:29 - This register is used to control the mode of …","Bits 28:29 - This register is used to control the mode of …","Bits 30:31 - This register is used to control the mode of …","Bits 30:31 - This register is used to control the mode of …","Bits 24:25 - This register is used to control the mode of …","Bits 24:25 - This register is used to control the mode of …","Bits 26:27 - This register is used to control the mode of …","Bits 26:27 - This register is used to control the mode of …","Bit 10 - This is the enable bit for filtering input …","Bit 10 - This is the enable bit for filtering input …","Bits 0:9 - This register is used to filter pluse whose …","Bits 0:9 - This register is used to filter pluse whose …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12 - This is the enable bit for comparing unit0’s …","Bit 12 - This is the enable bit for comparing unit0’s …","Bit 13 - This is the enable bit for comparing unit0’s …","Bit 13 - This is the enable bit for comparing unit0’s …","Bit 14 - This is the enable bit for comparing unit0’s …","Bit 14 - This is the enable bit for comparing unit0’s …","Bit 15 - This is the enable bit for comparing unit0’s …","Bit 15 - This is the enable bit for comparing unit0’s …","Bit 11 - This is the enable bit for comparing unit0’s …","Bit 11 - This is the enable bit for comparing unit0’s …","","","","Field <code>CNT_THRES0</code> reader - This register is used to …","Field <code>CNT_THRES0</code> writer - This register is used to …","Field <code>CNT_THRES1</code> reader - This register is used to …","Field <code>CNT_THRES1</code> writer - This register is used to …","Register <code>U%s_CONF1</code> reader","You can <code>read</code> this register and get <code>u_conf1::R</code>.  You can …","Register <code>U%s_CONF1</code> writer","Writes raw bits to the register.","","","Bits 0:15 - This register is used to configure thres0 …","Bits 0:15 - This register is used to configure thres0 …","Bits 16:31 - This register is used to configure thres1 …","Bits 16:31 - This register is used to configure thres1 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNT_H_LIM</code> reader - This register is used to …","Field <code>CNT_H_LIM</code> writer - This register is used to …","Field <code>CNT_L_LIM</code> reader - This register is used to …","Field <code>CNT_L_LIM</code> writer - This register is used to …","Register <code>U%s_CONF2</code> reader","You can <code>read</code> this register and get <code>u_conf2::R</code>.  You can …","Register <code>U%s_CONF2</code> writer","Writes raw bits to the register.","","","Bits 0:15 - This register is used to configure thr_h_lim …","Bits 0:15 - This register is used to configure thr_h_lim …","Bits 16:31 - This register is used to confiugre thr_l_lim …","Bits 16:31 - This register is used to confiugre thr_l_lim …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_STATUS_U0</code> reader - ","Field <code>H_LIM</code> reader - ","Field <code>H_LIM</code> writer - ","Field <code>L_LIM</code> reader - ","Field <code>L_LIM</code> writer - ","Register <code>U%s_STATUS</code> reader","Field <code>THRES0</code> reader - ","Field <code>THRES0</code> writer - ","Field <code>THRES1</code> reader - ","Field <code>THRES1</code> writer - ","You can <code>read</code> this register and get <code>u_status::R</code>.  You can …","Register <code>U%s_STATUS</code> writer","Field <code>ZERO_MODE</code> reader - ","Field <code>ZERO_MODE</code> writer - ","Field <code>ZERO</code> reader - ","Field <code>ZERO</code> writer - ","Writes raw bits to the register.","","","Bits 0:31","Returns the argument unchanged.","Bit 5","Bit 5","Calls <code>U::from(self)</code>.","Bit 4","Bit 4","Bit 3","Bit 3","Bit 2","Bit 2","","","","Bit 6","Bit 6","Bits 0:1","Bits 0:1","APB_CONF (rw) register accessor: ","CHADDR (r) register accessor: ","CHCARRIER_DUTY (rw) register accessor: ","CHCONF0 (rw) register accessor: ","CHCONF1 (rw) register accessor: ","CHDATA (rw) register accessor: ","CHSTATUS (r) register accessor: ","CH_TX_LIM (rw) register accessor: ","DATE (rw) register accessor: ","INT_CLR (w) register accessor: ","INT_ENA (rw) register accessor: ","INT_RAW (r) register accessor: ","INT_ST (r) register accessor: ","Register block","","0xf0 - ","","","0xd0 - CH0_TX_LIM","0x80 - CH0ADDR","0xb0 - CH0CARRIER_DUTY","0x20 - CH0CONF0","0x24 - CH0CONF1","0x00 - CH0DATA","0x60 - CH0STATUS","0xd4 - CH1_TX_LIM","0x84 - CH1ADDR","0xb4 - CH1CARRIER_DUTY","0x28 - CH1CONF0","0x2c - CH1CONF1","0x04 - CH1DATA","0x64 - CH1STATUS","0xd8 - CH2_TX_LIM","0x88 - CH2ADDR","0xb8 - CH2CARRIER_DUTY","0x30 - CH2CONF0","0x34 - CH2CONF1","0x08 - CH2DATA","0x68 - CH2STATUS","0xdc - CH3_TX_LIM","0x8c - CH3ADDR","0xbc - CH3CARRIER_DUTY","0x38 - CH3CONF0","0x3c - CH3CONF1","0x0c - CH3DATA","0x6c - CH3STATUS","0xe0 - CH4_TX_LIM","0x90 - CH4ADDR","0xc0 - CH4CARRIER_DUTY","0x40 - CH4CONF0","0x44 - CH4CONF1","0x10 - CH4DATA","0x70 - CH4STATUS","0xe4 - CH5_TX_LIM","0x94 - CH5ADDR","0xc4 - CH5CARRIER_DUTY","0x48 - CH5CONF0","0x4c - CH5CONF1","0x14 - CH5DATA","0x74 - CH5STATUS","0xe8 - CH6_TX_LIM","0x98 - CH6ADDR","0xc8 - CH6CARRIER_DUTY","0x50 - CH6CONF0","0x54 - CH6CONF1","0x18 - CH6DATA","0x78 - CH6STATUS","0xec - CH7_TX_LIM","0x9c - CH7ADDR","0xcc - CH7CARRIER_DUTY","0x58 - CH7CONF0","0x5c - CH7CONF1","0x1c - CH7DATA","0x7c - CH7STATUS","","0xd0..0xf0 - ","Iterator for array of: 0xd0..0xf0 - ","","0x80..0xa0 - ","Iterator for array of: 0x80..0xa0 - ","","0xb0..0xd0 - ","Iterator for array of: 0xb0..0xd0 - ","","0x20..0x40 - ","Iterator for array of: 0x20..0x40 - ","","0x24..0x44 - ","Iterator for array of: 0x24..0x44 - ","","0x00..0x20 - ","Iterator for array of: 0x00..0x20 - ","","0x60..0x80 - ","Iterator for array of: 0x60..0x80 - ","","0xfc - ","Returns the argument unchanged.","","0xac - ","","0xa8 - ","","0xa0 - ","","0xa4 - ","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>apb_conf::R</code>.  You can …","Field <code>APB_FIFO_MASK</code> reader - Set this bit to disable apb …","Field <code>APB_FIFO_MASK</code> writer - Set this bit to disable apb …","Field <code>MEM_TX_WRAP_EN</code> reader - when datas need to be send …","Field <code>MEM_TX_WRAP_EN</code> writer - when datas need to be send …","Register <code>APB_CONF</code> reader","Register <code>APB_CONF</code> writer","Bit 0 - Set this bit to disable apb fifo access","Bit 0 - Set this bit to disable apb fifo access","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - when datas need to be send is more than channel’…","Bit 1 - when datas need to be send is more than channel’…","","","","You can <code>read</code> this register and get <code>ch_tx_lim::R</code>.  You can …","Register <code>CH%s_TX_LIM</code> reader","Field <code>TX_LIM</code> reader - When channel0 sends more than …","Field <code>TX_LIM</code> writer - When channel0 sends more than …","Register <code>CH%s_TX_LIM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:8 - When channel0 sends more than …","Bits 0:8 - When channel0 sends more than …","","Field <code>APB_MEM_ADDR</code> reader - The ram relative address in …","You can <code>read</code> this register and get <code>chaddr::R</code>.  See API.","Register <code>CH%sADDR</code> reader","Bits 0:31 - The ram relative address in channel0 by apb …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CARRIER_HIGH</code> reader - This register is used to …","Field <code>CARRIER_HIGH</code> writer - This register is used to …","Field <code>CARRIER_LOW</code> reader - This register is used to …","Field <code>CARRIER_LOW</code> writer - This register is used to …","You can <code>read</code> this register and get <code>chcarrier_duty::R</code>.  You …","Register <code>CH%sCARRIER_DUTY</code> reader","Register <code>CH%sCARRIER_DUTY</code> writer","Writes raw bits to the register.","","","Bits 16:31 - This register is used to configure carrier …","Bits 16:31 - This register is used to configure carrier …","Bits 0:15 - This register is used to configure carrier wave…","Bits 0:15 - This register is used to configure carrier wave…","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CARRIER_EN</code> reader - This is the carrier modulation …","Field <code>CARRIER_EN</code> writer - This is the carrier modulation …","Field <code>CARRIER_OUT_LV</code> reader - This bit is used to …","Field <code>CARRIER_OUT_LV</code> writer - This bit is used to …","You can <code>read</code> this register and get <code>chconf0::R</code>.  You can …","Field <code>CLK_EN</code> reader - This bit is used to control …","Field <code>CLK_EN</code> writer - This bit is used to control …","Field <code>DIV_CNT</code> reader - This register is used to configure …","Field <code>DIV_CNT</code> writer - This register is used to configure …","Field <code>IDLE_THRES</code> reader - In receive mode when no edge is …","Field <code>IDLE_THRES</code> writer - In receive mode when no edge is …","Field <code>MEM_PD</code> reader - This bit is used to reduce power …","Field <code>MEM_PD</code> writer - This bit is used to reduce power …","Field <code>MEM_SIZE</code> reader - This register is used to configure …","Field <code>MEM_SIZE</code> writer - This register is used to configure …","Register <code>CH%sCONF0</code> reader","Register <code>CH%sCONF0</code> writer","Writes raw bits to the register.","","","Bit 28 - This is the carrier modulation enable control bit …","Bit 28 - This is the carrier modulation enable control bit …","Bit 29 - This bit is used to configure the way carrier …","Bit 29 - This bit is used to configure the way carrier …","Bit 31 - This bit is used to control clock.when software …","Bit 31 - This bit is used to control clock.when software …","Bits 0:7 - This register is used to configure the …","Bits 0:7 - This register is used to configure the …","Returns the argument unchanged.","Bits 8:23 - In receive mode when no edge is detected on …","Bits 8:23 - In receive mode when no edge is detected on …","Calls <code>U::from(self)</code>.","Bit 30 - This bit is used to reduce power consumed by mem. …","Bit 30 - This bit is used to reduce power consumed by mem. …","Bits 24:27 - This register is used to configure the the …","Bits 24:27 - This register is used to configure the the …","","","","Field <code>APB_MEM_RST</code> reader - Set this bit to reset W/R ram …","Field <code>APB_MEM_RST</code> writer - Set this bit to reset W/R ram …","You can <code>read</code> this register and get <code>chconf1::R</code>.  You can …","Field <code>IDLE_OUT_EN</code> reader - This is the output enable …","Field <code>IDLE_OUT_EN</code> writer - This is the output enable …","Field <code>IDLE_OUT_LV</code> reader - This bit configures the output …","Field <code>IDLE_OUT_LV</code> writer - This bit configures the output …","Field <code>MEM_OWNER</code> reader - This is the mark of channel0’s …","Field <code>MEM_OWNER</code> writer - This is the mark of channel0’s …","Field <code>MEM_RD_RST</code> reader - Set this bit to reset read ram …","Field <code>MEM_RD_RST</code> writer - Set this bit to reset read ram …","Field <code>MEM_WR_RST</code> reader - Set this bit to reset write ram …","Field <code>MEM_WR_RST</code> writer - Set this bit to reset write ram …","Register <code>CH%sCONF1</code> reader","Field <code>REF_ALWAYS_ON</code> reader - This bit is used to select …","Field <code>REF_ALWAYS_ON</code> writer - This bit is used to select …","Field <code>REF_CNT_RST</code> reader - This bit is used to reset …","Field <code>REF_CNT_RST</code> writer - This bit is used to reset …","Field <code>RX_EN</code> reader - Set this bit to enbale receving data …","Field <code>RX_EN</code> writer - Set this bit to enbale receving data …","Field <code>RX_FILTER_EN</code> reader - This is the receive filter …","Field <code>RX_FILTER_EN</code> writer - This is the receive filter …","Field <code>RX_FILTER_THRES</code> reader - in receive mode channel0 …","Field <code>RX_FILTER_THRES</code> writer - in receive mode channel0 …","Field <code>TX_CONTI_MODE</code> reader - Set this bit to continue …","Field <code>TX_CONTI_MODE</code> writer - Set this bit to continue …","Field <code>TX_START</code> reader - Set this bit to start sending data …","Field <code>TX_START</code> writer - Set this bit to start sending data …","Register <code>CH%sCONF1</code> writer","Bit 4 - Set this bit to reset W/R ram address for channel0 …","Bit 4 - Set this bit to reset W/R ram address for channel0 …","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 19 - This is the output enable control bit for …","Bit 19 - This is the output enable control bit for …","Bit 18 - This bit configures the output signal’s level …","Bit 18 - This bit configures the output signal’s level …","Calls <code>U::from(self)</code>.","Bit 5 - This is the mark of channel0’s ram usage right.1…","Bit 5 - This is the mark of channel0’s ram usage right.1…","Bit 3 - Set this bit to reset read ram address for …","Bit 3 - Set this bit to reset read ram address for …","Bit 2 - Set this bit to reset write ram address for …","Bit 2 - Set this bit to reset write ram address for …","Bit 17 - This bit is used to select base clock. 1’…","Bit 17 - This bit is used to select base clock. 1’…","Bit 16 - This bit is used to reset divider in channel0.","Bit 16 - This bit is used to reset divider in channel0.","Bit 1 - Set this bit to enbale receving data for channel0.","Bit 1 - Set this bit to enbale receving data for channel0.","Bit 7 - This is the receive filter enable bit for channel0.","Bit 7 - This is the receive filter enable bit for channel0.","Bits 8:15 - in receive mode channel0 ignore input pulse …","Bits 8:15 - in receive mode channel0 ignore input pulse …","","","Bit 6 - Set this bit to continue sending from the first …","Bit 6 - Set this bit to continue sending from the first …","Bit 0 - Set this bit to start sending data for channel0.","Bit 0 - Set this bit to start sending data for channel0.","","You can <code>read</code> this register and get <code>chdata::R</code>.  You can …","Register <code>CH%sDATA</code> reader","Register <code>CH%sDATA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_MEM_RD_ERR</code> reader - The apb read memory status …","Field <code>APB_MEM_WR_ERR</code> reader - The apb write memory status …","You can <code>read</code> this register and get <code>chstatus::R</code>.  See API.","Field <code>MEM_EMPTY</code> reader - The memory empty status bit for …","Field <code>MEM_FULL</code> reader - The memory full status bit for …","Field <code>MEM_OWNER_ERR</code> reader - When channel0 is configured …","Field <code>MEM_RADDR_EX</code> reader - The current memory write …","Field <code>MEM_WADDR_EX</code> reader - The current memory read …","Register <code>CH%sSTATUS</code> reader","Field <code>STATE</code> reader - The channel0 state machine status …","Field <code>STATUS</code> reader - The status for channel0","Bit 31 - The apb read memory status bit for channel0 turns …","Bit 30 - The apb write memory status bit for channel0 …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - The memory empty status bit for channel0. in …","Bit 28 - The memory full status bit for channel0 turns to …","Bit 27 - When channel0 is configured for receive mode, …","Bits 12:21 - The current memory write address of channel0.","Bits 0:9 - The current memory read address of channel0.","Bits 24:26 - The channel0 state machine status register.3…","Bits 0:31 - The status for channel0","","","","Field <code>DATE</code> reader - This is the version register.","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - This is the version register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the version register.","Bits 0:31 - This is the version register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_ERR(0-7)</code> writer - Set this bit to clear the …","Field <code>CH_RX_END(0-7)</code> writer - Set this bit to clear the …","Field <code>CH_TX_END(0-7)</code> writer - Set this bit to clear the …","Field <code>CH_TX_THR_EVENT(0-7)</code> writer - Set this bit to clear …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 2 - Set this bit to clear the rmt_ch0_err_int_raw.","Bit 1 - Set this bit to clear the rmt_ch0_tx_end_int_raw.","Bit 0 - Set this bit to clear the rmt_ch0_rx_end_int_raw..","Bit 24 - Set this bit to clear the …","Bit 5 - Set this bit to clear the rmt_ch1_err_int_raw.","Bit 4 - Set this bit to clear the rmt_ch1_tx_end_int_raw.","Bit 3 - Set this bit to clear the rmt_ch1_rx_end_int_raw..","Bit 25 - Set this bit to clear the …","Bit 8 - Set this bit to clear the rmt_ch2_err_int_raw.","Bit 7 - Set this bit to clear the rmt_ch2_tx_end_int_raw.","Bit 6 - Set this bit to clear the rmt_ch2_rx_end_int_raw..","Bit 26 - Set this bit to clear the …","Bit 11 - Set this bit to clear the rmt_ch3_err_int_raw.","Bit 10 - Set this bit to clear the rmt_ch3_tx_end_int_raw.","Bit 9 - Set this bit to clear the rmt_ch3_rx_end_int_raw..","Bit 27 - Set this bit to clear the …","Bit 14 - Set this bit to clear the rmt_ch4_err_int_raw.","Bit 13 - Set this bit to clear the rmt_ch4_tx_end_int_raw.","Bit 12 - Set this bit to clear the rmt_ch4_rx_end_int_raw..","Bit 28 - Set this bit to clear the …","Bit 17 - Set this bit to clear the rmt_ch5_err_int_raw.","Bit 16 - Set this bit to clear the rmt_ch5_tx_end_int_raw.","Bit 15 - Set this bit to clear the rmt_ch5_rx_end_int_raw..","Bit 29 - Set this bit to clear the …","Bit 20 - Set this bit to clear the rmt_ch6_err_int_raw.","Bit 19 - Set this bit to clear the rmt_ch6_tx_end_int_raw.","Bit 18 - Set this bit to clear the rmt_ch6_rx_end_int_raw..","Bit 30 - Set this bit to clear the …","Bit 23 - Set this bit to clear the rmt_ch7_err_int_raw.","Bit 22 - Set this bit to clear the rmt_ch7_tx_end_int_raw.","Bit 21 - Set this bit to clear the rmt_ch7_rx_end_int_raw..","Bit 31 - Set this bit to clear the …","Set this bit to clear the rmt_ch(0-7)_err_int_raw.","Set this bit to clear the rmt_ch(0-7)_tx_end_int_raw.","Set this bit to clear the rmt_ch(0-7)_rx_end_int_raw..","Set this bit to clear the rmt_ch(0-7)_tx_thr_event_int_raw …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_ERR(0-7)</code> reader - Set this bit to enable …","Field <code>CH_ERR(0-7)</code> writer - Set this bit to enable …","Field <code>CH_RX_END(0-7)</code> reader - Set this bit to enable …","Field <code>CH_RX_END(0-7)</code> writer - Set this bit to enable …","Field <code>CH_TX_END(0-7)</code> reader - Set this bit to enable …","Field <code>CH_TX_END(0-7)</code> writer - Set this bit to enable …","Field <code>CH_TX_THR_EVENT(0-7)</code> reader - Set this bit to enable …","Field <code>CH_TX_THR_EVENT(0-7)</code> writer - Set this bit to enable …","You can <code>read</code> this register and get <code>int_ena::R</code>.  You can …","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 2 - Set this bit to enable rmt_ch0_err_int_st.","Bit 2 - Set this bit to enable rmt_ch0_err_int_st.","Bit 1 - Set this bit to enable rmt_ch0_rx_end_int_st.","Bit 1 - Set this bit to enable rmt_ch0_rx_end_int_st.","Bit 0 - Set this bit to enable rmt_ch0_tx_end_int_st.","Bit 0 - Set this bit to enable rmt_ch0_tx_end_int_st.","Bit 24 - Set this bit to enable …","Bit 24 - Set this bit to enable …","Bit 5 - Set this bit to enable rmt_ch1_err_int_st.","Bit 5 - Set this bit to enable rmt_ch1_err_int_st.","Bit 4 - Set this bit to enable rmt_ch1_rx_end_int_st.","Bit 4 - Set this bit to enable rmt_ch1_rx_end_int_st.","Bit 3 - Set this bit to enable rmt_ch1_tx_end_int_st.","Bit 3 - Set this bit to enable rmt_ch1_tx_end_int_st.","Bit 25 - Set this bit to enable …","Bit 25 - Set this bit to enable …","Bit 8 - Set this bit to enable rmt_ch2_err_int_st.","Bit 8 - Set this bit to enable rmt_ch2_err_int_st.","Bit 7 - Set this bit to enable rmt_ch2_rx_end_int_st.","Bit 7 - Set this bit to enable rmt_ch2_rx_end_int_st.","Bit 6 - Set this bit to enable rmt_ch2_tx_end_int_st.","Bit 6 - Set this bit to enable rmt_ch2_tx_end_int_st.","Bit 26 - Set this bit to enable …","Bit 26 - Set this bit to enable …","Bit 11 - Set this bit to enable rmt_ch3_err_int_st.","Bit 11 - Set this bit to enable rmt_ch3_err_int_st.","Bit 10 - Set this bit to enable rmt_ch3_rx_end_int_st.","Bit 10 - Set this bit to enable rmt_ch3_rx_end_int_st.","Bit 9 - Set this bit to enable rmt_ch3_tx_end_int_st.","Bit 9 - Set this bit to enable rmt_ch3_tx_end_int_st.","Bit 27 - Set this bit to enable …","Bit 27 - Set this bit to enable …","Bit 14 - Set this bit to enable rmt_ch4_err_int_st.","Bit 14 - Set this bit to enable rmt_ch4_err_int_st.","Bit 13 - Set this bit to enable rmt_ch4_rx_end_int_st.","Bit 13 - Set this bit to enable rmt_ch4_rx_end_int_st.","Bit 12 - Set this bit to enable rmt_ch4_tx_end_int_st.","Bit 12 - Set this bit to enable rmt_ch4_tx_end_int_st.","Bit 28 - Set this bit to enable …","Bit 28 - Set this bit to enable …","Bit 17 - Set this bit to enable rmt_ch5_err_int_st.","Bit 17 - Set this bit to enable rmt_ch5_err_int_st.","Bit 16 - Set this bit to enable rmt_ch5_rx_end_int_st.","Bit 16 - Set this bit to enable rmt_ch5_rx_end_int_st.","Bit 15 - Set this bit to enable rmt_ch5_tx_end_int_st.","Bit 15 - Set this bit to enable rmt_ch5_tx_end_int_st.","Bit 29 - Set this bit to enable …","Bit 29 - Set this bit to enable …","Bit 20 - Set this bit to enable rmt_ch6_err_int_st.","Bit 20 - Set this bit to enable rmt_ch6_err_int_st.","Bit 19 - Set this bit to enable rmt_ch6_rx_end_int_st.","Bit 19 - Set this bit to enable rmt_ch6_rx_end_int_st.","Bit 18 - Set this bit to enable rmt_ch6_tx_end_int_st.","Bit 18 - Set this bit to enable rmt_ch6_tx_end_int_st.","Bit 30 - Set this bit to enable …","Bit 30 - Set this bit to enable …","Bit 23 - Set this bit to enable rmt_ch7_err_int_st.","Bit 23 - Set this bit to enable rmt_ch7_err_int_st.","Bit 22 - Set this bit to enable rmt_ch7_rx_end_int_st.","Bit 22 - Set this bit to enable rmt_ch7_rx_end_int_st.","Bit 21 - Set this bit to enable rmt_ch7_tx_end_int_st.","Bit 21 - Set this bit to enable rmt_ch7_tx_end_int_st.","Bit 31 - Set this bit to enable …","Bit 31 - Set this bit to enable …","Set this bit to enable rmt_ch(0-7)_err_int_st.","Set this bit to enable rmt_ch(0-7)_err_int_st.","Iterator for array of: Set this bit to enable rmt_ch(0-7)_…","Set this bit to enable rmt_ch(0-7)_rx_end_int_st.","Set this bit to enable rmt_ch(0-7)_rx_end_int_st.","Iterator for array of: Set this bit to enable rmt_ch(0-7)_…","Set this bit to enable rmt_ch(0-7)_tx_end_int_st.","Set this bit to enable rmt_ch(0-7)_tx_end_int_st.","Iterator for array of: Set this bit to enable rmt_ch(0-7)_…","Set this bit to enable rmt_ch(0-7)_tx_thr_event_int_st.","Set this bit to enable rmt_ch(0-7)_tx_thr_event_int_st.","Iterator for array of: Set this bit to enable rmt_ch(0-7)_…","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_ERR(0-7)</code> reader - The interrupt raw bit for …","Field <code>CH_RX_END(0-7)</code> reader - The interrupt raw bit for …","Field <code>CH_TX_END(0-7)</code> reader - The interrupt raw bit for …","Field <code>CH_TX_THR_EVENT(0-7)</code> reader - The interrupt raw bit …","You can <code>read</code> this register and get <code>int_raw::R</code>.  See API.","Register <code>INT_RAW</code> reader","","","Bit 2 - The interrupt raw bit for channel 0 turns to high …","Bit 1 - The interrupt raw bit for channel 0 turns to high …","Bit 0 - The interrupt raw bit for channel 0 turns to high …","Bit 24 - The interrupt raw bit for channel 0 turns to high …","Bit 5 - The interrupt raw bit for channel 1 turns to high …","Bit 4 - The interrupt raw bit for channel 1 turns to high …","Bit 3 - The interrupt raw bit for channel 1 turns to high …","Bit 25 - The interrupt raw bit for channel 1 turns to high …","Bit 8 - The interrupt raw bit for channel 2 turns to high …","Bit 7 - The interrupt raw bit for channel 2 turns to high …","Bit 6 - The interrupt raw bit for channel 2 turns to high …","Bit 26 - The interrupt raw bit for channel 2 turns to high …","Bit 11 - The interrupt raw bit for channel 3 turns to high …","Bit 10 - The interrupt raw bit for channel 3 turns to high …","Bit 9 - The interrupt raw bit for channel 3 turns to high …","Bit 27 - The interrupt raw bit for channel 3 turns to high …","Bit 14 - The interrupt raw bit for channel 4 turns to high …","Bit 13 - The interrupt raw bit for channel 4 turns to high …","Bit 12 - The interrupt raw bit for channel 4 turns to high …","Bit 28 - The interrupt raw bit for channel 4 turns to high …","Bit 17 - The interrupt raw bit for channel 5 turns to high …","Bit 16 - The interrupt raw bit for channel 5 turns to high …","Bit 15 - The interrupt raw bit for channel 5 turns to high …","Bit 29 - The interrupt raw bit for channel 5 turns to high …","Bit 20 - The interrupt raw bit for channel 6 turns to high …","Bit 19 - The interrupt raw bit for channel 6 turns to high …","Bit 18 - The interrupt raw bit for channel 6 turns to high …","Bit 30 - The interrupt raw bit for channel 6 turns to high …","Bit 23 - The interrupt raw bit for channel 7 turns to high …","Bit 22 - The interrupt raw bit for channel 7 turns to high …","Bit 21 - The interrupt raw bit for channel 7 turns to high …","Bit 31 - The interrupt raw bit for channel 7 turns to high …","The interrupt raw bit for channel (0-7) turns to high …","Iterator for array of: The interrupt raw bit for channel …","The interrupt raw bit for channel (0-7) turns to high …","Iterator for array of: The interrupt raw bit for channel …","The interrupt raw bit for channel (0-7) turns to high …","Iterator for array of: The interrupt raw bit for channel …","The interrupt raw bit for channel (0-7) turns to high …","Iterator for array of: The interrupt raw bit for channel …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_ERR(0-7)</code> reader - The interrupt state bit for …","Field <code>CH_RX_END(0-7)</code> reader - The interrupt state bit for …","Field <code>CH_TX_END(0-7)</code> reader - The interrupt state bit for …","Field <code>CH_TX_THR_EVENT(0-7)</code> reader - The interrupt state …","You can <code>read</code> this register and get <code>int_st::R</code>.  See API.","Register <code>INT_ST</code> reader","","","Bit 2 - The interrupt state bit for channel 0’s …","Bit 1 - The interrupt state bit for channel 0’s …","Bit 0 - The interrupt state bit for channel 0’s …","Bit 24 - The interrupt state bit for channel 0’s …","Bit 5 - The interrupt state bit for channel 1’s …","Bit 4 - The interrupt state bit for channel 1’s …","Bit 3 - The interrupt state bit for channel 1’s …","Bit 25 - The interrupt state bit for channel 1’s …","Bit 8 - The interrupt state bit for channel 2’s …","Bit 7 - The interrupt state bit for channel 2’s …","Bit 6 - The interrupt state bit for channel 2’s …","Bit 26 - The interrupt state bit for channel 2’s …","Bit 11 - The interrupt state bit for channel 3’s …","Bit 10 - The interrupt state bit for channel 3’s …","Bit 9 - The interrupt state bit for channel 3’s …","Bit 27 - The interrupt state bit for channel 3’s …","Bit 14 - The interrupt state bit for channel 4’s …","Bit 13 - The interrupt state bit for channel 4’s …","Bit 12 - The interrupt state bit for channel 4’s …","Bit 28 - The interrupt state bit for channel 4’s …","Bit 17 - The interrupt state bit for channel 5’s …","Bit 16 - The interrupt state bit for channel 5’s …","Bit 15 - The interrupt state bit for channel 5’s …","Bit 29 - The interrupt state bit for channel 5’s …","Bit 20 - The interrupt state bit for channel 6’s …","Bit 19 - The interrupt state bit for channel 6’s …","Bit 18 - The interrupt state bit for channel 6’s …","Bit 30 - The interrupt state bit for channel 6’s …","Bit 23 - The interrupt state bit for channel 7’s …","Bit 22 - The interrupt state bit for channel 7’s …","Bit 21 - The interrupt state bit for channel 7’s …","Bit 31 - The interrupt state bit for channel 7’s …","The interrupt state bit for channel (0-7)’s rmt_ch(0-7)_…","Iterator for array of: The interrupt state bit for channel …","The interrupt state bit for channel (0-7)’s rmt_ch(0-7)_…","Iterator for array of: The interrupt state bit for channel …","The interrupt state bit for channel (0-7)’s mt_ch(0-7)_…","Iterator for array of: The interrupt state bit for channel …","The interrupt state bit for channel (0-7)’s rmt_ch(0-7)_…","Iterator for array of: The interrupt state bit for channel …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","DATA (r) register accessor: Random number data","Register block","","","Random number data","0x144 - Random number data","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Random number data","Register <code>DATA</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CLEAN (r) register accessor: ","INTERRUPT (rw) register accessor: ","MODEXP_MODE (rw) register accessor: ","MODEXP_START (w) register accessor: ","MULT_MODE (rw) register accessor: ","MULT_START (w) register accessor: ","M_MEM (rw) register accessor: Represents M","M_PRIME (rw) register accessor: ","Register block","X_MEM (rw) register accessor: Represents X","Y_MEM (rw) register accessor: Represents Y","Z_MEM (rw) register accessor: Represents Z","","","","0x818 - ","Returns the argument unchanged.","","0x814 - ","Calls <code>U::from(self)</code>.","Represents M","0x00..0x80 - Represents M","Iterator for array of: 0x00..0x80 - Represents M","","0x800 - ","","0x804 - ","","0x808 - ","","0x80c - ","","0x810 - ","","","","Represents X","0x600..0x680 - Represents X","Iterator for array of: 0x600..0x680 - Represents X","Represents Y","0x400..0x480 - Represents Y","Iterator for array of: 0x400..0x480 - Represents Y","Represents Z","0x200..0x280 - Represents Z","Iterator for array of: 0x200..0x280 - Represents Z","Field <code>CLEAN</code> reader - This bit will read 1 once the memory …","You can <code>read</code> this register and get <code>clean::R</code>.  See API.","Register <code>CLEAN</code> reader","","","Bit 0 - This bit will read 1 once the memory …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>INTERRUPT</code> reader - RSA interrupt status register. …","You can <code>read</code> this register and get <code>interrupt::R</code>.  You can …","Field <code>INTERRUPT</code> writer - RSA interrupt status register. …","Register <code>INTERRUPT</code> reader","Register <code>INTERRUPT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - RSA interrupt status register. Will read 1 once an …","Bit 0 - RSA interrupt status register. Will read 1 once an …","Calls <code>U::from(self)</code>.","","","","Represents M","Register <code>M_MEM[%s]</code> reader","Register <code>M_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>M_PRIME</code> reader - This register contains M’.","You can <code>read</code> this register and get <code>m_prime::R</code>.  You can …","Field <code>M_PRIME</code> writer - This register contains M’.","Register <code>M_PRIME</code> reader","Register <code>M_PRIME</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - This register contains M’.","Bits 0:7 - This register contains M’.","","","","Field <code>MODEXP_MODE</code> reader - This register contains the mode …","You can <code>read</code> this register and get <code>modexp_mode::R</code>.  You …","Field <code>MODEXP_MODE</code> writer - This register contains the mode …","Register <code>MODEXP_MODE</code> reader","Register <code>MODEXP_MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - This register contains the mode of modular …","Bits 0:2 - This register contains the mode of modular …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>MODEXP_START</code> writer - Write 1 to start modular …","Register <code>MODEXP_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to start modular exponentiation.","","","","Field <code>MULT_MODE</code> reader - This register contains the mode …","You can <code>read</code> this register and get <code>mult_mode::R</code>.  You can …","Field <code>MULT_MODE</code> writer - This register contains the mode …","Register <code>MULT_MODE</code> reader","Register <code>MULT_MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - This register contains the mode of modular …","Bits 0:3 - This register contains the mode of modular …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>MULT_START</code> writer - Write 1 to start modular …","Register <code>MULT_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to start modular multiplication or …","","","","Register <code>X_MEM[%s]</code> reader","Register <code>X_MEM[%s]</code> writer","Represents X","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>Y_MEM[%s]</code> reader","Register <code>Y_MEM[%s]</code> writer","Represents Y","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>Z_MEM[%s]</code> reader","Register <code>Z_MEM[%s]</code> writer","Represents Z","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ANA_CONF (rw) register accessor: ","BIAS_CONF (rw) register accessor: ","BROWN_OUT (rw) register accessor: ","CLK_CONF (rw) register accessor: ","CPU_PERIOD_CONF (rw) register accessor: ","DATE (rw) register accessor: ","DIAG1 (r) register accessor: ","DIG_ISO (rw) register accessor: ","DIG_PWC (rw) register accessor: ","EXT_WAKEUP1 (rw) register accessor: ","EXT_WAKEUP1_STATUS (r) register accessor: ","EXT_WAKEUP_CONF (rw) register accessor: ","EXT_XTL_CONF (rw) register accessor: ","HOLD_FORCE (rw) register accessor: ","INT_CLR (w) register accessor: ","INT_ENA (rw) register accessor: ","INT_RAW (r) register accessor: ","INT_ST (r) register accessor: ","LOW_POWER_ST (r) register accessor: ","OPTIONS0 (rw) register accessor: ","PWC (rw) register accessor: ","REG (rw) register accessor: ","RESET_STATE (rw) register accessor: ","Register block","SDIO_ACT_CONF (rw) register accessor: ","SDIO_CONF (rw) register accessor: ","SLP_REJECT_CONF (rw) register accessor: ","SLP_TIMER0 (rw) register accessor: ","SLP_TIMER1 (rw) register accessor: ","STATE0 (rw) register accessor: ","STORE0 (rw) register accessor: ","STORE1 (rw) register accessor: ","STORE2 (rw) register accessor: ","STORE3 (rw) register accessor: ","STORE4 (rw) register accessor: ","STORE5 (rw) register accessor: ","STORE6 (rw) register accessor: ","STORE7 (rw) register accessor: ","SW_CPU_STALL (rw) register accessor: ","TEST_MUX (rw) register accessor: ","TIME0 (r) register accessor: ","TIME1 (r) register accessor: ","TIMER1 (rw) register accessor: ","TIMER2 (rw) register accessor: ","TIMER3 (rw) register accessor: ","TIMER4 (rw) register accessor: ","TIMER5 (rw) register accessor: ","TIME_UPDATE (rw) register accessor: ","WAKEUP_STATE (rw) register accessor: ","WDTCONFIG0 (rw) register accessor: ","WDTCONFIG1 (rw) register accessor: ","WDTCONFIG2 (rw) register accessor: ","WDTCONFIG3 (rw) register accessor: ","WDTCONFIG4 (rw) register accessor: ","WDTFEED (w) register accessor: ","WDTWPROTECT (rw) register accessor: ","","0x30 - ","","0x78 - ","","","","0xd4 - ","","0x70 - ","","0x68 - ","","0x13c - ","","0xc4 - ","","0x88 - ","","0x84 - ","","0xcc - ","","0xd0 - ","","0x60 - ","","0x5c - ","Returns the argument unchanged.","","0xc8 - ","","0x48 - ","","0x3c - ","","0x40 - ","","0x44 - ","Calls <code>U::from(self)</code>.","","0xc0 - ","","0x00 - ","","0x80 - ","","0x7c - ","","0x34 - ","","0x6c - ","","0x74 - ","","0x64 - ","","0x04 - ","","0x08 - ","","0x18 - ","","0x4c - ","","0x50 - ","","0x54 - ","","0x58 - ","","0xb0 - ","","0xb4 - ","","0xb8 - ","","0xbc - ","","0xac - ","","0xa8 - ","","0x10 - ","","0x14 - ","","0x0c - ","","0x1c - ","","0x20 - ","","0x24 - ","","0x28 - ","","0x2c - ","","","","","0x38 - ","","0x8c - ","","0x90 - ","","0x94 - ","","0x98 - ","","0x9c - ","","0xa0 - ","","0xa4 - ","You can <code>read</code> this register and get <code>ana_conf::R</code>.  You can …","Field <code>BBPLL_CAL_SLP_START</code> reader - start BBPLL calibration …","Field <code>BBPLL_CAL_SLP_START</code> writer - start BBPLL calibration …","Field <code>CKGEN_I2C_PU</code> reader - 1: CKGEN_I2C power up …","Field <code>CKGEN_I2C_PU</code> writer - 1: CKGEN_I2C power up …","Field <code>PLLA_FORCE_PD</code> reader - PLLA force power down","Field <code>PLLA_FORCE_PD</code> writer - PLLA force power down","Field <code>PLLA_FORCE_PU</code> reader - PLLA force power up","Field <code>PLLA_FORCE_PU</code> writer - PLLA force power up","Field <code>PLL_I2C_PU</code> reader - 1: PLL_I2C power up otherwise …","Field <code>PLL_I2C_PU</code> writer - 1: PLL_I2C power up otherwise …","Field <code>PVTMON_PU</code> reader - 1: PVTMON power up otherwise …","Field <code>PVTMON_PU</code> writer - 1: PVTMON power up otherwise …","Register <code>ANA_CONF</code> reader","Field <code>RFRX_PBUS_PU</code> reader - 1: RFRX_PBUS power up …","Field <code>RFRX_PBUS_PU</code> writer - 1: RFRX_PBUS power up …","Field <code>TXRF_I2C_PU</code> reader - 1: TXRF_I2C power up otherwise …","Field <code>TXRF_I2C_PU</code> writer - 1: TXRF_I2C power up otherwise …","Register <code>ANA_CONF</code> writer","Bit 25 - start BBPLL calibration during sleep","Bit 25 - start BBPLL calibration during sleep","Writes raw bits to the register.","","","Bit 30 - 1: CKGEN_I2C power up otherwise power down","Bit 30 - 1: CKGEN_I2C power up otherwise power down","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - 1: PLL_I2C power up otherwise power down","Bit 31 - 1: PLL_I2C power up otherwise power down","Bit 23 - PLLA force power down","Bit 23 - PLLA force power down","Bit 24 - PLLA force power up","Bit 24 - PLLA force power up","Bit 26 - 1: PVTMON power up otherwise power down","Bit 26 - 1: PVTMON power up otherwise power down","Bit 28 - 1: RFRX_PBUS power up otherwise power down","Bit 28 - 1: RFRX_PBUS power up otherwise power down","","","Bit 27 - 1: TXRF_I2C power up otherwise power down","Bit 27 - 1: TXRF_I2C power up otherwise power down","","You can <code>read</code> this register and get <code>bias_conf::R</code>.  You can …","Field <code>DBG_ATTEN</code> reader - DBG_ATTEN","Field <code>DBG_ATTEN</code> writer - DBG_ATTEN","Field <code>DEC_HEARTBEAT_PERIOD</code> reader - DEC_HEARTBEAT_PERIOD","Field <code>DEC_HEARTBEAT_PERIOD</code> writer - DEC_HEARTBEAT_PERIOD","Field <code>DEC_HEARTBEAT_WIDTH</code> reader - DEC_HEARTBEAT_WIDTH","Field <code>DEC_HEARTBEAT_WIDTH</code> writer - DEC_HEARTBEAT_WIDTH","Field <code>ENB_SCK_XTAL</code> reader - ENB_SCK_XTAL","Field <code>ENB_SCK_XTAL</code> writer - ENB_SCK_XTAL","Field <code>INC_HEARTBEAT_PERIOD</code> reader - INC_HEARTBEAT_PERIOD","Field <code>INC_HEARTBEAT_PERIOD</code> writer - INC_HEARTBEAT_PERIOD","Field <code>INC_HEARTBEAT_REFRESH</code> reader - INC_HEARTBEAT_REFRESH","Field <code>INC_HEARTBEAT_REFRESH</code> writer - INC_HEARTBEAT_REFRESH","Register <code>BIAS_CONF</code> reader","Field <code>RST_BIAS_I2C</code> reader - RST_BIAS_I2C","Field <code>RST_BIAS_I2C</code> writer - RST_BIAS_I2C","Register <code>BIAS_CONF</code> writer","Writes raw bits to the register.","","","Bits 24:25 - DBG_ATTEN","Bits 24:25 - DBG_ATTEN","Bit 28 - DEC_HEARTBEAT_PERIOD","Bit 28 - DEC_HEARTBEAT_PERIOD","Bit 30 - DEC_HEARTBEAT_WIDTH","Bit 30 - DEC_HEARTBEAT_WIDTH","Bit 26 - ENB_SCK_XTAL","Bit 26 - ENB_SCK_XTAL","Returns the argument unchanged.","Bit 29 - INC_HEARTBEAT_PERIOD","Bit 29 - INC_HEARTBEAT_PERIOD","Bit 27 - INC_HEARTBEAT_REFRESH","Bit 27 - INC_HEARTBEAT_REFRESH","Calls <code>U::from(self)</code>.","Bit 31 - RST_BIAS_I2C","Bit 31 - RST_BIAS_I2C","","","","You can <code>read</code> this register and get <code>brown_out::R</code>.  You can …","Field <code>CLOSE_FLASH_ENA</code> reader - enable close flash when …","Field <code>CLOSE_FLASH_ENA</code> writer - enable close flash when …","Field <code>DBROWN_OUT_THRES</code> reader - brown out threshold","Field <code>DBROWN_OUT_THRES</code> writer - brown out threshold","Field <code>DET</code> reader - brown out detect","Field <code>ENA</code> reader - enable brown out","Field <code>ENA</code> writer - enable brown out","Field <code>PD_RF_ENA</code> reader - enable power down RF when brown …","Field <code>PD_RF_ENA</code> writer - enable power down RF when brown …","Register <code>BROWN_OUT</code> reader","Field <code>RST_ENA</code> reader - enable brown out reset","Field <code>RST_ENA</code> writer - enable brown out reset","Field <code>RST_WAIT</code> reader - brown out reset wait cycles","Field <code>RST_WAIT</code> writer - brown out reset wait cycles","Field <code>RTC_MEM_CRC_ADDR</code> reader - ","Field <code>RTC_MEM_CRC_ADDR</code> writer - ","Field <code>RTC_MEM_CRC_FINISH</code> reader - ","Field <code>RTC_MEM_CRC_FINISH</code> writer - ","Field <code>RTC_MEM_CRC_LEN</code> reader - ","Field <code>RTC_MEM_CRC_LEN</code> writer - ","Field <code>RTC_MEM_CRC_START</code> reader - ","Field <code>RTC_MEM_CRC_START</code> writer - ","Field <code>RTC_MEM_PID_CONF</code> reader - ","Field <code>RTC_MEM_PID_CONF</code> writer - ","Register <code>BROWN_OUT</code> writer","Writes raw bits to the register.","","","Bit 14 - enable close flash when brown out happens","Bit 14 - enable close flash when brown out happens","Bits 27:29 - brown out threshold","Bits 27:29 - brown out threshold","Bit 31 - brown out detect","Bit 30 - enable brown out","Bit 30 - enable brown out","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 15 - enable power down RF when brown out happens","Bit 15 - enable power down RF when brown out happens","Bit 26 - enable brown out reset","Bit 26 - enable brown out reset","Bits 16:25 - brown out reset wait cycles","Bits 16:25 - brown out reset wait cycles","Bits 9:19","Bits 9:19","Bit 31","Bit 31","Bits 20:30","Bits 20:30","Bit 8","Bit 8","Bits 0:7","Bits 0:7","","","","slow_clk_rtc sel. 0: SLOW_CK 1: CK_XTAL_32K 2: …","Field <code>ANA_CLK_RTC_SEL</code> reader - slow_clk_rtc sel. 0: …","Field <code>ANA_CLK_RTC_SEL</code> writer - slow_clk_rtc sel. 0: …","3: APLL","1: CK8M","2: CK8M","1: CK8M","2: CK8M_D256_OUT","Field <code>CK8M_DFREQ_FORCE</code> reader - ","Field <code>CK8M_DFREQ_FORCE</code> writer - ","Field <code>CK8M_DFREQ</code> reader - CK8M_DFREQ","Field <code>CK8M_DFREQ</code> writer - CK8M_DFREQ","0: CK8M_DIV_256","CK8M_D256_OUT divider. 00: div128 01: div256 10: div512 …","Field <code>CK8M_DIV</code> reader - CK8M_D256_OUT divider. 00: div128 …","Field <code>CK8M_DIV_SEL</code> reader - divider = reg_ck8m_div_sel + 1","Field <code>CK8M_DIV_SEL</code> writer - divider = reg_ck8m_div_sel + 1","Field <code>CK8M_DIV</code> writer - CK8M_D256_OUT divider. 00: div128 …","Field <code>CK8M_FORCE_NOGATING</code> reader - CK8M force no gating …","Field <code>CK8M_FORCE_NOGATING</code> writer - CK8M force no gating …","Field <code>CK8M_FORCE_PD</code> reader - CK8M force power down","Field <code>CK8M_FORCE_PD</code> writer - CK8M force power down","Field <code>CK8M_FORCE_PU</code> reader - CK8M force power up","Field <code>CK8M_FORCE_PU</code> writer - CK8M force power up","1: CK_XTAL_32K","You can <code>read</code> this register and get <code>clk_conf::R</code>.  You can …","Field <code>DIG_CLK8M_D256_EN</code> reader - enable CK8M_D256_OUT for …","Field <code>DIG_CLK8M_D256_EN</code> writer - enable CK8M_D256_OUT for …","Field <code>DIG_CLK8M_EN</code> reader - enable CK8M for digital core …","Field <code>DIG_CLK8M_EN</code> writer - enable CK8M for digital core …","Field <code>DIG_XTAL32K_EN</code> reader - enable CK_XTAL_32K for …","Field <code>DIG_XTAL32K_EN</code> writer - enable CK_XTAL_32K for …","3: DIV1024","0: DIV128","1: DIV256","2: DIV512","1: CK8M_D256_OUT is actually CK8M 0: CK8M_D256_OUT is CK8M …","Field <code>ENB_CK8M_DIV</code> reader - 1: CK8M_D256_OUT is actually …","Field <code>ENB_CK8M_DIV</code> writer - 1: CK8M_D256_OUT is actually …","Field <code>ENB_CK8M</code> reader - disable CK8M and CK8M_D256_OUT","Field <code>ENB_CK8M</code> writer - disable CK8M and CK8M_D256_OUT","fast_clk_rtc sel. 0: XTAL div 4 1: CK8M","Field <code>FAST_CLK_RTC_SEL</code> reader - fast_clk_rtc sel. 0: XTAL …","Field <code>FAST_CLK_RTC_SEL</code> writer - fast_clk_rtc sel. 0: XTAL …","1: PLL","Register <code>CLK_CONF</code> reader","0: SLOW_CK","SOC clock sel. 0: XTAL 1: PLL 2: CK8M 3: APLL","Field <code>SOC_CLK_SEL</code> reader - SOC clock sel. 0: XTAL 1: PLL …","Field <code>SOC_CLK_SEL</code> writer - SOC clock sel. 0: XTAL 1: PLL …","Register <code>CLK_CONF</code> writer","0: XTAL","0: XTAL_DIV_4","Field <code>XTAL_FORCE_NOGATING</code> reader - XTAL force no gating …","Field <code>XTAL_FORCE_NOGATING</code> writer - XTAL force no gating …","Bits 30:31 - slow_clk_rtc sel. 0: SLOW_CK 1: CK_XTAL_32K …","Bits 30:31 - slow_clk_rtc sel. 0: SLOW_CK 1: CK_XTAL_32K …","APLL","Writes raw bits to the register.","","","","","","","","","","","","","CK8M","CK8M","CK8M","CK8M_D256_OUT","Bits 17:24 - CK8M_DFREQ","Bits 17:24 - CK8M_DFREQ","Bit 11","Bit 11","Bits 4:5 - CK8M_D256_OUT divider. 00: div128 01: div256 …","Bits 4:5 - CK8M_D256_OUT divider. 00: div128 01: div256 …","CK8M_DIV_256","Bits 12:14 - divider = reg_ck8m_div_sel + 1","Bits 12:14 - divider = reg_ck8m_div_sel + 1","Bit 16 - CK8M force no gating during sleep","Bit 16 - CK8M force no gating during sleep","Bit 25 - CK8M force power down","Bit 25 - CK8M force power down","Bit 26 - CK8M force power up","Bit 26 - CK8M force power up","CK_XTAL_32K","","","","","","Bit 9 - enable CK8M_D256_OUT for digital core (no …","Bit 9 - enable CK8M_D256_OUT for digital core (no …","Bit 10 - enable CK8M for digital core (no relationship …","Bit 10 - enable CK8M for digital core (no relationship …","Bit 8 - enable CK_XTAL_32K for digital core (no …","Bit 8 - enable CK_XTAL_32K for digital core (no …","DIV1024","DIV128","DIV256","DIV512","Bit 6 - disable CK8M and CK8M_D256_OUT","Bit 6 - disable CK8M and CK8M_D256_OUT","Bit 7 - 1: CK8M_D256_OUT is actually CK8M 0: CK8M_D256_OUT …","Bit 7 - 1: CK8M_D256_OUT is actually CK8M 0: CK8M_D256_OUT …","","","","","","Bit 29 - fast_clk_rtc sel. 0: XTAL div 4 1: CK8M","Bit 29 - fast_clk_rtc sel. 0: XTAL div 4 1: CK8M","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","APLL","CK8M","CK8M","CK8M","CK8M_D256_OUT","CK8M_DIV_256","CK_XTAL_32K","DIV1024","DIV128","DIV256","DIV512","PLL","SLOW_CK","XTAL","XTAL_DIV_4","PLL","SLOW_CK","Bits 27:28 - SOC clock sel. 0: XTAL 1: PLL 2: CK8M 3: APLL","Bits 27:28 - SOC clock sel. 0: XTAL 1: PLL 2: CK8M 3: APLL","","","","","","","","","","","","","","","","","","","Get enumerated values variant","Get enumerated values variant","Get enumerated values variant","Get enumerated values variant","Get enumerated values variant","XTAL","XTAL_DIV_4","Bit 15 - XTAL force no gating during sleep","Bit 15 - XTAL force no gating during sleep","Field <code>CPUPERIOD_SEL</code> reader - CPU period sel","Field <code>CPUPERIOD_SEL</code> writer - CPU period sel","Field <code>CPUSEL_CONF</code> reader - CPU sel option","Field <code>CPUSEL_CONF</code> writer - CPU sel option","You can <code>read</code> this register and get <code>cpu_period_conf::R</code>.  …","Register <code>CPU_PERIOD_CONF</code> reader","Register <code>CPU_PERIOD_CONF</code> writer","Writes raw bits to the register.","","","Bits 30:31 - CPU period sel","Bits 30:31 - CPU period sel","Bit 29 - CPU sel option","Bit 29 - CPU sel option","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CNTL_DATE</code> reader - ","Field <code>CNTL_DATE</code> writer - ","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27","Bits 0:27","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>diag1::R</code>.  See API.","Field <code>LOW_POWER_DIAG1</code> reader - ","Register <code>DIAG1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>CLR_DG_PAD_AUTOHOLD</code> writer - wtite only register to …","Field <code>DG_PAD_AUTOHOLD_EN</code> reader - digital pad enable …","Field <code>DG_PAD_AUTOHOLD_EN</code> writer - digital pad enable …","Field <code>DG_PAD_AUTOHOLD</code> reader - read only register to …","Field <code>DG_PAD_FORCE_HOLD</code> reader - digital pad force hold","Field <code>DG_PAD_FORCE_HOLD</code> writer - digital pad force hold","Field <code>DG_PAD_FORCE_ISO</code> reader - digital pad force ISO","Field <code>DG_PAD_FORCE_ISO</code> writer - digital pad force ISO","Field <code>DG_PAD_FORCE_NOISO</code> reader - digital pad force no ISO","Field <code>DG_PAD_FORCE_NOISO</code> writer - digital pad force no ISO","Field <code>DG_PAD_FORCE_UNHOLD</code> reader - digital pad force …","Field <code>DG_PAD_FORCE_UNHOLD</code> writer - digital pad force …","Field <code>DG_WRAP_FORCE_ISO</code> reader - digital core force ISO","Field <code>DG_WRAP_FORCE_ISO</code> writer - digital core force ISO","Field <code>DG_WRAP_FORCE_NOISO</code> reader - digital core force no …","Field <code>DG_WRAP_FORCE_NOISO</code> writer - digital core force no …","You can <code>read</code> this register and get <code>dig_iso::R</code>.  You can …","Field <code>FORCE_OFF</code> reader - ","Field <code>FORCE_OFF</code> writer - ","Field <code>FORCE_ON</code> reader - ","Field <code>FORCE_ON</code> writer - ","Field <code>INTER_RAM0_FORCE_ISO</code> reader - internal SRAM 0 force …","Field <code>INTER_RAM0_FORCE_ISO</code> writer - internal SRAM 0 force …","Field <code>INTER_RAM0_FORCE_NOISO</code> reader - internal SRAM 0 …","Field <code>INTER_RAM0_FORCE_NOISO</code> writer - internal SRAM 0 …","Field <code>INTER_RAM1_FORCE_ISO</code> reader - internal SRAM 1 force …","Field <code>INTER_RAM1_FORCE_ISO</code> writer - internal SRAM 1 force …","Field <code>INTER_RAM1_FORCE_NOISO</code> reader - internal SRAM 1 …","Field <code>INTER_RAM1_FORCE_NOISO</code> writer - internal SRAM 1 …","Field <code>INTER_RAM2_FORCE_ISO</code> reader - internal SRAM 2 force …","Field <code>INTER_RAM2_FORCE_ISO</code> writer - internal SRAM 2 force …","Field <code>INTER_RAM2_FORCE_NOISO</code> reader - internal SRAM 2 …","Field <code>INTER_RAM2_FORCE_NOISO</code> writer - internal SRAM 2 …","Field <code>INTER_RAM3_FORCE_ISO</code> reader - internal SRAM 3 force …","Field <code>INTER_RAM3_FORCE_ISO</code> writer - internal SRAM 3 force …","Field <code>INTER_RAM3_FORCE_NOISO</code> reader - internal SRAM 3 …","Field <code>INTER_RAM3_FORCE_NOISO</code> writer - internal SRAM 3 …","Field <code>INTER_RAM4_FORCE_ISO</code> reader - internal SRAM 4 force …","Field <code>INTER_RAM4_FORCE_ISO</code> writer - internal SRAM 4 force …","Field <code>INTER_RAM4_FORCE_NOISO</code> reader - internal SRAM 4 …","Field <code>INTER_RAM4_FORCE_NOISO</code> writer - internal SRAM 4 …","Register <code>DIG_ISO</code> reader","Field <code>ROM0_FORCE_ISO</code> reader - ROM force ISO","Field <code>ROM0_FORCE_ISO</code> writer - ROM force ISO","Field <code>ROM0_FORCE_NOISO</code> reader - ROM force no ISO","Field <code>ROM0_FORCE_NOISO</code> writer - ROM force no ISO","Register <code>DIG_ISO</code> writer","Field <code>WIFI_FORCE_ISO</code> reader - wifi force ISO","Field <code>WIFI_FORCE_ISO</code> writer - wifi force ISO","Field <code>WIFI_FORCE_NOISO</code> reader - wifi force no ISO","Field <code>WIFI_FORCE_NOISO</code> writer - wifi force no ISO","Writes raw bits to the register.","","","Bit 10 - wtite only register to clear digital pad auto-hold","Bit 9 - read only register to indicate digital pad …","Bit 11 - digital pad enable auto-hold","Bit 11 - digital pad enable auto-hold","Bit 15 - digital pad force hold","Bit 15 - digital pad force hold","Bit 13 - digital pad force ISO","Bit 13 - digital pad force ISO","Bit 12 - digital pad force no ISO","Bit 12 - digital pad force no ISO","Bit 14 - digital pad force un-hold","Bit 14 - digital pad force un-hold","Bit 30 - digital core force ISO","Bit 30 - digital core force ISO","Bit 31 - digital core force no ISO","Bit 31 - digital core force no ISO","Bit 7","Bit 7","Bit 8","Bit 8","Returns the argument unchanged.","Bit 18 - internal SRAM 0 force ISO","Bit 18 - internal SRAM 0 force ISO","Bit 19 - internal SRAM 0 force no ISO","Bit 19 - internal SRAM 0 force no ISO","Bit 20 - internal SRAM 1 force ISO","Bit 20 - internal SRAM 1 force ISO","Bit 21 - internal SRAM 1 force no ISO","Bit 21 - internal SRAM 1 force no ISO","Bit 22 - internal SRAM 2 force ISO","Bit 22 - internal SRAM 2 force ISO","Bit 23 - internal SRAM 2 force no ISO","Bit 23 - internal SRAM 2 force no ISO","Bit 24 - internal SRAM 3 force ISO","Bit 24 - internal SRAM 3 force ISO","Bit 25 - internal SRAM 3 force no ISO","Bit 25 - internal SRAM 3 force no ISO","Bit 26 - internal SRAM 4 force ISO","Bit 26 - internal SRAM 4 force ISO","Bit 27 - internal SRAM 4 force no ISO","Bit 27 - internal SRAM 4 force no ISO","Calls <code>U::from(self)</code>.","Bit 16 - ROM force ISO","Bit 16 - ROM force ISO","Bit 17 - ROM force no ISO","Bit 17 - ROM force no ISO","","","","Bit 28 - wifi force ISO","Bit 28 - wifi force ISO","Bit 29 - wifi force no ISO","Bit 29 - wifi force no ISO","Field <code>DG_WRAP_FORCE_PD</code> reader - digital core force power …","Field <code>DG_WRAP_FORCE_PD</code> writer - digital core force power …","Field <code>DG_WRAP_FORCE_PU</code> reader - digital core force power up","Field <code>DG_WRAP_FORCE_PU</code> writer - digital core force power up","Field <code>DG_WRAP_PD_EN</code> reader - enable power down digital …","Field <code>DG_WRAP_PD_EN</code> writer - enable power down digital …","You can <code>read</code> this register and get <code>dig_pwc::R</code>.  You can …","Field <code>INTER_RAM0_FORCE_PD</code> reader - internal SRAM 0 force …","Field <code>INTER_RAM0_FORCE_PD</code> writer - internal SRAM 0 force …","Field <code>INTER_RAM0_FORCE_PU</code> reader - internal SRAM 0 force …","Field <code>INTER_RAM0_FORCE_PU</code> writer - internal SRAM 0 force …","Field <code>INTER_RAM0_PD_EN</code> reader - enable power down internal …","Field <code>INTER_RAM0_PD_EN</code> writer - enable power down internal …","Field <code>INTER_RAM1_FORCE_PD</code> reader - internal SRAM 1 force …","Field <code>INTER_RAM1_FORCE_PD</code> writer - internal SRAM 1 force …","Field <code>INTER_RAM1_FORCE_PU</code> reader - internal SRAM 1 force …","Field <code>INTER_RAM1_FORCE_PU</code> writer - internal SRAM 1 force …","Field <code>INTER_RAM1_PD_EN</code> reader - enable power down internal …","Field <code>INTER_RAM1_PD_EN</code> writer - enable power down internal …","Field <code>INTER_RAM2_FORCE_PD</code> reader - internal SRAM 2 force …","Field <code>INTER_RAM2_FORCE_PD</code> writer - internal SRAM 2 force …","Field <code>INTER_RAM2_FORCE_PU</code> reader - internal SRAM 2 force …","Field <code>INTER_RAM2_FORCE_PU</code> writer - internal SRAM 2 force …","Field <code>INTER_RAM2_PD_EN</code> reader - enable power down internal …","Field <code>INTER_RAM2_PD_EN</code> writer - enable power down internal …","Field <code>INTER_RAM3_FORCE_PD</code> reader - internal SRAM 3 force …","Field <code>INTER_RAM3_FORCE_PD</code> writer - internal SRAM 3 force …","Field <code>INTER_RAM3_FORCE_PU</code> reader - internal SRAM 3 force …","Field <code>INTER_RAM3_FORCE_PU</code> writer - internal SRAM 3 force …","Field <code>INTER_RAM3_PD_EN</code> reader - enable power down internal …","Field <code>INTER_RAM3_PD_EN</code> writer - enable power down internal …","Field <code>INTER_RAM4_FORCE_PD</code> reader - internal SRAM 4 force …","Field <code>INTER_RAM4_FORCE_PD</code> writer - internal SRAM 4 force …","Field <code>INTER_RAM4_FORCE_PU</code> reader - internal SRAM 4 force …","Field <code>INTER_RAM4_FORCE_PU</code> writer - internal SRAM 4 force …","Field <code>INTER_RAM4_PD_EN</code> reader - enable power down internal …","Field <code>INTER_RAM4_PD_EN</code> writer - enable power down internal …","Field <code>LSLP_MEM_FORCE_PD</code> reader - memories in digital core …","Field <code>LSLP_MEM_FORCE_PD</code> writer - memories in digital core …","Field <code>LSLP_MEM_FORCE_PU</code> reader - memories in digital core …","Field <code>LSLP_MEM_FORCE_PU</code> writer - memories in digital core …","Register <code>DIG_PWC</code> reader","Field <code>ROM0_FORCE_PD</code> reader - ROM force power down","Field <code>ROM0_FORCE_PD</code> writer - ROM force power down","Field <code>ROM0_FORCE_PU</code> reader - ROM force power up","Field <code>ROM0_FORCE_PU</code> writer - ROM force power up","Field <code>ROM0_PD_EN</code> reader - enable power down ROM in sleep","Field <code>ROM0_PD_EN</code> writer - enable power down ROM in sleep","Register <code>DIG_PWC</code> writer","Field <code>WIFI_FORCE_PD</code> reader - wifi force power down","Field <code>WIFI_FORCE_PD</code> writer - wifi force power down","Field <code>WIFI_FORCE_PU</code> reader - wifi force power up","Field <code>WIFI_FORCE_PU</code> writer - wifi force power up","Field <code>WIFI_PD_EN</code> reader - enable power down wifi in sleep","Field <code>WIFI_PD_EN</code> writer - enable power down wifi in sleep","Writes raw bits to the register.","","","Bit 19 - digital core force power down","Bit 19 - digital core force power down","Bit 20 - digital core force power up","Bit 20 - digital core force power up","Bit 31 - enable power down digital core in sleep","Bit 31 - enable power down digital core in sleep","Returns the argument unchanged.","Bit 7 - internal SRAM 0 force power down","Bit 7 - internal SRAM 0 force power down","Bit 8 - internal SRAM 0 force power up","Bit 8 - internal SRAM 0 force power up","Bit 25 - enable power down internal SRAM 0 in sleep","Bit 25 - enable power down internal SRAM 0 in sleep","Bit 9 - internal SRAM 1 force power down","Bit 9 - internal SRAM 1 force power down","Bit 10 - internal SRAM 1 force power up","Bit 10 - internal SRAM 1 force power up","Bit 26 - enable power down internal SRAM 1 in sleep","Bit 26 - enable power down internal SRAM 1 in sleep","Bit 11 - internal SRAM 2 force power down","Bit 11 - internal SRAM 2 force power down","Bit 12 - internal SRAM 2 force power up","Bit 12 - internal SRAM 2 force power up","Bit 27 - enable power down internal SRAM 2 in sleep","Bit 27 - enable power down internal SRAM 2 in sleep","Bit 13 - internal SRAM 3 force power down","Bit 13 - internal SRAM 3 force power down","Bit 14 - internal SRAM 3 force power up","Bit 14 - internal SRAM 3 force power up","Bit 28 - enable power down internal SRAM 3 in sleep","Bit 28 - enable power down internal SRAM 3 in sleep","Bit 15 - internal SRAM 4 force power down","Bit 15 - internal SRAM 4 force power down","Bit 16 - internal SRAM 4 force power up","Bit 16 - internal SRAM 4 force power up","Bit 29 - enable power down internal SRAM 4 in sleep","Bit 29 - enable power down internal SRAM 4 in sleep","Calls <code>U::from(self)</code>.","Bit 3 - memories in digital core force PD in sleep","Bit 3 - memories in digital core force PD in sleep","Bit 4 - memories in digital core force no PD in sleep","Bit 4 - memories in digital core force no PD in sleep","Bit 5 - ROM force power down","Bit 5 - ROM force power down","Bit 6 - ROM force power up","Bit 6 - ROM force power up","Bit 24 - enable power down ROM in sleep","Bit 24 - enable power down ROM in sleep","","","","Bit 17 - wifi force power down","Bit 17 - wifi force power down","Bit 18 - wifi force power up","Bit 18 - wifi force power up","Bit 30 - enable power down wifi in sleep","Bit 30 - enable power down wifi in sleep","You can <code>read</code> this register and get <code>ext_wakeup1::R</code>.  You …","Register <code>EXT_WAKEUP1</code> reader","Field <code>SEL</code> reader - Bitmap to select RTC pads for ext …","Field <code>SEL</code> writer - Bitmap to select RTC pads for ext …","Field <code>STATUS_CLR</code> writer - clear ext wakeup1 status","Register <code>EXT_WAKEUP1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - Bitmap to select RTC pads for ext wakeup1","Bits 0:17 - Bitmap to select RTC pads for ext wakeup1","Bit 18 - clear ext wakeup1 status","","","","Field <code>EXT_WAKEUP1_STATUS</code> reader - ext wakeup1 status","You can <code>read</code> this register and get <code>ext_wakeup1_status::R</code>.  …","Register <code>EXT_WAKEUP1_STATUS</code> reader","","","Bits 0:17 - ext wakeup1 status","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>EXT_WAKEUP0_LV</code> reader - 0: external wakeup at low …","Field <code>EXT_WAKEUP0_LV</code> writer - 0: external wakeup at low …","Field <code>EXT_WAKEUP1_LV</code> reader - 0: external wakeup at low …","Field <code>EXT_WAKEUP1_LV</code> writer - 0: external wakeup at low …","You can <code>read</code> this register and get <code>ext_wakeup_conf::R</code>.  …","Register <code>EXT_WAKEUP_CONF</code> reader","Register <code>EXT_WAKEUP_CONF</code> writer","Writes raw bits to the register.","","","Bit 30 - 0: external wakeup at low level 1: external …","Bit 30 - 0: external wakeup at low level 1: external …","Bit 31 - 0: external wakeup at low level 1: external …","Bit 31 - 0: external wakeup at low level 1: external …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>ext_xtl_conf::R</code>.  You …","Register <code>EXT_XTL_CONF</code> reader","Register <code>EXT_XTL_CONF</code> writer","Field <code>XTL_EXT_CTR_EN</code> reader - enable control XTAL by …","Field <code>XTL_EXT_CTR_EN</code> writer - enable control XTAL by …","Field <code>XTL_EXT_CTR_LV</code> reader - 0: power down XTAL at high …","Field <code>XTL_EXT_CTR_LV</code> writer - 0: power down XTAL at high …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - enable control XTAL by external pads","Bit 31 - enable control XTAL by external pads","Bit 30 - 0: power down XTAL at high level 1: power down …","Bit 30 - 0: power down XTAL at high level 1: power down …","Field <code>ADC1_HOLD_FORCE</code> reader - ","Field <code>ADC1_HOLD_FORCE</code> writer - ","Field <code>ADC2_HOLD_FORCE</code> reader - ","Field <code>ADC2_HOLD_FORCE</code> writer - ","You can <code>read</code> this register and get <code>hold_force::R</code>.  You can …","Field <code>PDAC1_HOLD_FORCE</code> reader - ","Field <code>PDAC1_HOLD_FORCE</code> writer - ","Field <code>PDAC2_HOLD_FORCE</code> reader - ","Field <code>PDAC2_HOLD_FORCE</code> writer - ","Register <code>HOLD_FORCE</code> reader","Field <code>SENSE1_HOLD_FORCE</code> reader - ","Field <code>SENSE1_HOLD_FORCE</code> writer - ","Field <code>SENSE2_HOLD_FORCE</code> reader - ","Field <code>SENSE2_HOLD_FORCE</code> writer - ","Field <code>SENSE3_HOLD_FORCE</code> reader - ","Field <code>SENSE3_HOLD_FORCE</code> writer - ","Field <code>SENSE4_HOLD_FORCE</code> reader - ","Field <code>SENSE4_HOLD_FORCE</code> writer - ","Field <code>TOUCH_PAD0_HOLD_FORCE</code> reader - ","Field <code>TOUCH_PAD0_HOLD_FORCE</code> writer - ","Field <code>TOUCH_PAD1_HOLD_FORCE</code> reader - ","Field <code>TOUCH_PAD1_HOLD_FORCE</code> writer - ","Field <code>TOUCH_PAD2_HOLD_FORCE</code> reader - ","Field <code>TOUCH_PAD2_HOLD_FORCE</code> writer - ","Field <code>TOUCH_PAD3_HOLD_FORCE</code> reader - ","Field <code>TOUCH_PAD3_HOLD_FORCE</code> writer - ","Field <code>TOUCH_PAD4_HOLD_FORCE</code> reader - ","Field <code>TOUCH_PAD4_HOLD_FORCE</code> writer - ","Field <code>TOUCH_PAD5_HOLD_FORCE</code> reader - ","Field <code>TOUCH_PAD5_HOLD_FORCE</code> writer - ","Field <code>TOUCH_PAD6_HOLD_FORCE</code> reader - ","Field <code>TOUCH_PAD6_HOLD_FORCE</code> writer - ","Field <code>TOUCH_PAD7_HOLD_FORCE</code> reader - ","Field <code>TOUCH_PAD7_HOLD_FORCE</code> writer - ","Register <code>HOLD_FORCE</code> writer","Field <code>X32N_HOLD_FORCE</code> reader - ","Field <code>X32N_HOLD_FORCE</code> writer - ","Field <code>X32P_HOLD_FORCE</code> reader - ","Field <code>X32P_HOLD_FORCE</code> writer - ","Bit 0","Bit 0","Bit 1","Bit 1","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Bit 8","Bit 8","Bit 9","Bit 9","Bit 10","Bit 10","Bit 11","Bit 11","Bit 12","Bit 12","Bit 13","Bit 13","Bit 14","Bit 14","Bit 15","Bit 15","","","","Bit 17","Bit 17","Bit 16","Bit 16","Field <code>BROWN_OUT_INT_CLR</code> writer - Clear brown out interrupt …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>MAIN_TIMER_INT_CLR</code> writer - Clear RTC main timer …","Field <code>SAR_INT_CLR</code> writer - Clear ULP-coprocessor interrupt …","Field <code>SDIO_IDLE_INT_CLR</code> writer - Clear SDIO idle interrupt …","Field <code>SLP_REJECT_INT_CLR</code> writer - Clear sleep reject …","Field <code>SLP_WAKEUP_INT_CLR</code> writer - Clear sleep wakeup …","Field <code>TIME_VALID_INT_CLR</code> writer - Clear RTC time valid …","Field <code>TOUCH_INT_CLR</code> writer - Clear touch interrupt state","Register <code>INT_CLR</code> writer","Field <code>WDT_INT_CLR</code> writer - Clear RTC WDT interrupt state","Writes raw bits to the register.","","","Bit 7 - Clear brown out interrupt state","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - Clear RTC main timer interrupt state","Bit 5 - Clear ULP-coprocessor interrupt state","Bit 2 - Clear SDIO idle interrupt state","Bit 1 - Clear sleep reject interrupt state","Bit 0 - Clear sleep wakeup interrupt state","Bit 4 - Clear RTC time valid interrupt state","Bit 6 - Clear touch interrupt state","","","","Bit 3 - Clear RTC WDT interrupt state","Field <code>BROWN_OUT_INT_ENA</code> reader - enable brown out interrupt","Field <code>BROWN_OUT_INT_ENA</code> writer - enable brown out interrupt","You can <code>read</code> this register and get <code>int_ena::R</code>.  You can …","Field <code>MAIN_TIMER_INT_ENA</code> reader - enable RTC main timer …","Field <code>MAIN_TIMER_INT_ENA</code> writer - enable RTC main timer …","Register <code>INT_ENA</code> reader","Field <code>SDIO_IDLE_INT_ENA</code> reader - enable SDIO idle interrupt","Field <code>SDIO_IDLE_INT_ENA</code> writer - enable SDIO idle interrupt","Field <code>SLP_REJECT_INT_ENA</code> reader - enable sleep reject …","Field <code>SLP_REJECT_INT_ENA</code> writer - enable sleep reject …","Field <code>SLP_WAKEUP_INT_ENA</code> reader - enable sleep wakeup …","Field <code>SLP_WAKEUP_INT_ENA</code> writer - enable sleep wakeup …","Field <code>TIME_VALID_INT_ENA</code> reader - enable RTC time valid …","Field <code>TIME_VALID_INT_ENA</code> writer - enable RTC time valid …","Field <code>TOUCH_INT_ENA</code> reader - enable touch interrupt","Field <code>TOUCH_INT_ENA</code> writer - enable touch interrupt","Field <code>ULP_CP_INT_ENA</code> reader - enable ULP-coprocessor …","Field <code>ULP_CP_INT_ENA</code> writer - enable ULP-coprocessor …","Register <code>INT_ENA</code> writer","Field <code>WDT_INT_ENA</code> reader - enable RTC WDT interrupt","Field <code>WDT_INT_ENA</code> writer - enable RTC WDT interrupt","Writes raw bits to the register.","","","Bit 7 - enable brown out interrupt","Bit 7 - enable brown out interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - enable RTC main timer interrupt","Bit 8 - enable RTC main timer interrupt","Bit 2 - enable SDIO idle interrupt","Bit 2 - enable SDIO idle interrupt","Bit 1 - enable sleep reject interrupt","Bit 1 - enable sleep reject interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 4 - enable RTC time valid interrupt","Bit 4 - enable RTC time valid interrupt","Bit 6 - enable touch interrupt","Bit 6 - enable touch interrupt","","","","Bit 5 - enable ULP-coprocessor interrupt","Bit 5 - enable ULP-coprocessor interrupt","Bit 3 - enable RTC WDT interrupt","Bit 3 - enable RTC WDT interrupt","Field <code>BROWN_OUT_INT_RAW</code> reader - brown out interrupt raw","You can <code>read</code> this register and get <code>int_raw::R</code>.  See API.","Field <code>MAIN_TIMER_INT_RAW</code> reader - RTC main timer interrupt …","Register <code>INT_RAW</code> reader","Field <code>SDIO_IDLE_INT_RAW</code> reader - SDIO idle interrupt raw","Field <code>SLP_REJECT_INT_RAW</code> reader - sleep reject interrupt …","Field <code>SLP_WAKEUP_INT_RAW</code> reader - sleep wakeup interrupt …","Field <code>TIME_VALID_INT_RAW</code> reader - RTC time valid interrupt …","Field <code>TOUCH_INT_RAW</code> reader - touch interrupt raw","Field <code>ULP_CP_INT_RAW</code> reader - ULP-coprocessor interrupt raw","Field <code>WDT_INT_RAW</code> reader - RTC WDT interrupt raw","","","Bit 7 - brown out interrupt raw","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - RTC main timer interrupt raw","Bit 2 - SDIO idle interrupt raw","Bit 1 - sleep reject interrupt raw","Bit 0 - sleep wakeup interrupt raw","Bit 4 - RTC time valid interrupt raw","Bit 6 - touch interrupt raw","","","","Bit 5 - ULP-coprocessor interrupt raw","Bit 3 - RTC WDT interrupt raw","Field <code>BROWN_OUT_INT_ST</code> reader - brown out interrupt state","You can <code>read</code> this register and get <code>int_st::R</code>.  See API.","Field <code>MAIN_TIMER_INT_ST</code> reader - RTC main timer interrupt …","Register <code>INT_ST</code> reader","Field <code>SAR_INT_ST</code> reader - ULP-coprocessor interrupt state","Field <code>SDIO_IDLE_INT_ST</code> reader - SDIO idle interrupt state","Field <code>SLP_REJECT_INT_ST</code> reader - sleep reject interrupt …","Field <code>SLP_WAKEUP_INT_ST</code> reader - sleep wakeup interrupt …","Field <code>TIME_VALID_INT_ST</code> reader - RTC time valid interrupt …","Field <code>TOUCH_INT_ST</code> reader - touch interrupt state","Field <code>WDT_INT_ST</code> reader - RTC WDT interrupt state","","","Bit 7 - brown out interrupt state","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - RTC main timer interrupt state","Bit 5 - ULP-coprocessor interrupt state","Bit 2 - SDIO idle interrupt state","Bit 1 - sleep reject interrupt state","Bit 0 - sleep wakeup interrupt state","Bit 4 - RTC time valid interrupt state","Bit 6 - touch interrupt state","","","","Bit 3 - RTC WDT interrupt state","Field <code>LOW_POWER_DIAG0</code> reader - ","You can <code>read</code> this register and get <code>low_power_st::R</code>.  See …","Register <code>LOW_POWER_ST</code> reader","Field <code>RDY_FOR_WAKEUP</code> reader - 1 if RTC controller is ready …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bit 19 - 1 if RTC controller is ready to execute WAKE …","","","","Field <code>ANALOG_FORCE_ISO</code> reader - ","Field <code>ANALOG_FORCE_ISO</code> writer - ","Field <code>ANALOG_FORCE_NOISO</code> reader - ","Field <code>ANALOG_FORCE_NOISO</code> writer - ","Field <code>BBPLL_FORCE_PD</code> reader - BB_PLL force power down","Field <code>BBPLL_FORCE_PD</code> writer - BB_PLL force power down","Field <code>BBPLL_FORCE_PU</code> reader - BB_PLL force power up","Field <code>BBPLL_FORCE_PU</code> writer - BB_PLL force power up","Field <code>BBPLL_I2C_FORCE_PD</code> reader - BB_PLL _I2C force power …","Field <code>BBPLL_I2C_FORCE_PD</code> writer - BB_PLL _I2C force power …","Field <code>BBPLL_I2C_FORCE_PU</code> reader - BB_PLL_I2C force power up","Field <code>BBPLL_I2C_FORCE_PU</code> writer - BB_PLL_I2C force power up","Field <code>BB_I2C_FORCE_PD</code> reader - BB_I2C force power down","Field <code>BB_I2C_FORCE_PD</code> writer - BB_I2C force power down","Field <code>BB_I2C_FORCE_PU</code> reader - BB_I2C force power up","Field <code>BB_I2C_FORCE_PU</code> writer - BB_I2C force power up","Field <code>BIAS_CORE_FOLW_8M</code> reader - BIAS_CORE follow CK8M","Field <code>BIAS_CORE_FOLW_8M</code> writer - BIAS_CORE follow CK8M","Field <code>BIAS_CORE_FORCE_PD</code> reader - BIAS_CORE force power …","Field <code>BIAS_CORE_FORCE_PD</code> writer - BIAS_CORE force power …","Field <code>BIAS_CORE_FORCE_PU</code> reader - BIAS_CORE force power up","Field <code>BIAS_CORE_FORCE_PU</code> writer - BIAS_CORE force power up","Field <code>BIAS_FORCE_NOSLEEP</code> reader - BIAS_SLEEP force no sleep","Field <code>BIAS_FORCE_NOSLEEP</code> writer - BIAS_SLEEP force no sleep","Field <code>BIAS_FORCE_SLEEP</code> reader - BIAS_SLEEP force sleep","Field <code>BIAS_FORCE_SLEEP</code> writer - BIAS_SLEEP force sleep","Field <code>BIAS_I2C_FOLW_8M</code> reader - BIAS_I2C follow CK8M","Field <code>BIAS_I2C_FOLW_8M</code> writer - BIAS_I2C follow CK8M","Field <code>BIAS_I2C_FORCE_PD</code> reader - BIAS_I2C force power down","Field <code>BIAS_I2C_FORCE_PD</code> writer - BIAS_I2C force power down","Field <code>BIAS_I2C_FORCE_PU</code> reader - BIAS_I2C force power up","Field <code>BIAS_I2C_FORCE_PU</code> writer - BIAS_I2C force power up","Field <code>BIAS_SLEEP_FOLW_8M</code> reader - BIAS_SLEEP follow CK8M","Field <code>BIAS_SLEEP_FOLW_8M</code> writer - BIAS_SLEEP follow CK8M","Field <code>DG_WRAP_FORCE_NORST</code> reader - digital core force no …","Field <code>DG_WRAP_FORCE_NORST</code> writer - digital core force no …","Field <code>DG_WRAP_FORCE_RST</code> reader - digital wrap force reset …","Field <code>DG_WRAP_FORCE_RST</code> writer - digital wrap force reset …","You can <code>read</code> this register and get <code>options0::R</code>.  You can …","Field <code>PLL_FORCE_ISO</code> reader - ","Field <code>PLL_FORCE_ISO</code> writer - ","Field <code>PLL_FORCE_NOISO</code> reader - ","Field <code>PLL_FORCE_NOISO</code> writer - ","Register <code>OPTIONS0</code> reader","Field <code>SW_APPCPU_RST</code> writer - APP CPU SW reset","Field <code>SW_PROCPU_RST</code> writer - PRO CPU SW reset","Field <code>SW_STALL_APPCPU_C0</code> reader - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_APPCPU_C0</code> writer - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_PROCPU_C0</code> reader - {reg_sw_stall_procpu_c1…","Field <code>SW_STALL_PROCPU_C0</code> writer - {reg_sw_stall_procpu_c1…","Field <code>SW_SYS_RST</code> writer - SW system reset","Register <code>OPTIONS0</code> writer","Field <code>XTL_FORCE_ISO</code> reader - ","Field <code>XTL_FORCE_ISO</code> writer - ","Field <code>XTL_FORCE_NOISO</code> reader - ","Field <code>XTL_FORCE_NOISO</code> writer - ","Field <code>XTL_FORCE_PD</code> reader - crystall force power down","Field <code>XTL_FORCE_PD</code> writer - crystall force power down","Field <code>XTL_FORCE_PU</code> reader - crystall force power up","Field <code>XTL_FORCE_PU</code> writer - crystall force power up","Bit 25","Bit 25","Bit 28","Bit 28","Bit 6 - BB_I2C force power down","Bit 6 - BB_I2C force power down","Bit 7 - BB_I2C force power up","Bit 7 - BB_I2C force power up","Bit 10 - BB_PLL force power down","Bit 10 - BB_PLL force power down","Bit 11 - BB_PLL force power up","Bit 11 - BB_PLL force power up","Bit 8 - BB_PLL _I2C force power down","Bit 8 - BB_PLL _I2C force power down","Bit 9 - BB_PLL_I2C force power up","Bit 9 - BB_PLL_I2C force power up","Bit 20 - BIAS_CORE follow CK8M","Bit 20 - BIAS_CORE follow CK8M","Bit 21 - BIAS_CORE force power down","Bit 21 - BIAS_CORE force power down","Bit 22 - BIAS_CORE force power up","Bit 22 - BIAS_CORE force power up","Bit 16 - BIAS_SLEEP force no sleep","Bit 16 - BIAS_SLEEP force no sleep","Bit 15 - BIAS_SLEEP force sleep","Bit 15 - BIAS_SLEEP force sleep","Bit 17 - BIAS_I2C follow CK8M","Bit 17 - BIAS_I2C follow CK8M","Bit 18 - BIAS_I2C force power down","Bit 18 - BIAS_I2C force power down","Bit 19 - BIAS_I2C force power up","Bit 19 - BIAS_I2C force power up","Bit 14 - BIAS_SLEEP follow CK8M","Bit 14 - BIAS_SLEEP follow CK8M","Writes raw bits to the register.","","","Bit 30 - digital core force no reset in deep sleep","Bit 30 - digital core force no reset in deep sleep","Bit 29 - digital wrap force reset in deep sleep","Bit 29 - digital wrap force reset in deep sleep","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 24","Bit 24","Bit 27","Bit 27","Bit 4 - APP CPU SW reset","Bit 5 - PRO CPU SW reset","Bits 0:1 - {reg_sw_stall_appcpu_c1[5:0] …","Bits 0:1 - {reg_sw_stall_appcpu_c1[5:0] …","Bits 2:3 - {reg_sw_stall_procpu_c1[5:0] …","Bits 2:3 - {reg_sw_stall_procpu_c1[5:0] …","Bit 31 - SW system reset","","","","Bit 23","Bit 23","Bit 26","Bit 26","Bit 12 - crystall force power down","Bit 12 - crystall force power down","Bit 13 - crystall force power up","Bit 13 - crystall force power up","Field <code>FASTMEM_FOLW_CPU</code> reader - 1: Fast RTC memory PD …","Field <code>FASTMEM_FOLW_CPU</code> writer - 1: Fast RTC memory PD …","Field <code>FASTMEM_FORCE_ISO</code> reader - Fast RTC memory force ISO","Field <code>FASTMEM_FORCE_ISO</code> writer - Fast RTC memory force ISO","Field <code>FASTMEM_FORCE_LPD</code> reader - Fast RTC memory force PD","Field <code>FASTMEM_FORCE_LPD</code> writer - Fast RTC memory force PD","Field <code>FASTMEM_FORCE_LPU</code> reader - Fast RTC memory force no …","Field <code>FASTMEM_FORCE_LPU</code> writer - Fast RTC memory force no …","Field <code>FASTMEM_FORCE_NOISO</code> reader - Fast RTC memory force …","Field <code>FASTMEM_FORCE_NOISO</code> writer - Fast RTC memory force …","Field <code>FASTMEM_FORCE_PD</code> reader - Fast RTC memory force …","Field <code>FASTMEM_FORCE_PD</code> writer - Fast RTC memory force …","Field <code>FASTMEM_FORCE_PU</code> reader - Fast RTC memory force …","Field <code>FASTMEM_FORCE_PU</code> writer - Fast RTC memory force …","Field <code>FASTMEM_PD_EN</code> reader - enable power down fast RTC …","Field <code>FASTMEM_PD_EN</code> writer - enable power down fast RTC …","Field <code>FORCE_ISO</code> reader - rtc_peri force ISO","Field <code>FORCE_ISO</code> writer - rtc_peri force ISO","Field <code>FORCE_NOISO</code> reader - rtc_peri force no ISO","Field <code>FORCE_NOISO</code> writer - rtc_peri force no ISO","Field <code>FORCE_PD</code> reader - rtc_peri force power down","Field <code>FORCE_PD</code> writer - rtc_peri force power down","Field <code>FORCE_PU</code> reader - rtc_peri force power up","Field <code>FORCE_PU</code> writer - rtc_peri force power up","Field <code>PD_EN</code> reader - enable power down rtc_peri in sleep","Field <code>PD_EN</code> writer - enable power down rtc_peri in sleep","You can <code>read</code> this register and get <code>pwc::R</code>.  You can <code>reset</code>, …","Register <code>PWC</code> reader","Field <code>SLOWMEM_FOLW_CPU</code> reader - 1: RTC memory PD following …","Field <code>SLOWMEM_FOLW_CPU</code> writer - 1: RTC memory PD following …","Field <code>SLOWMEM_FORCE_ISO</code> reader - RTC memory force ISO","Field <code>SLOWMEM_FORCE_ISO</code> writer - RTC memory force ISO","Field <code>SLOWMEM_FORCE_LPD</code> reader - RTC memory force PD","Field <code>SLOWMEM_FORCE_LPD</code> writer - RTC memory force PD","Field <code>SLOWMEM_FORCE_LPU</code> reader - RTC memory force no PD","Field <code>SLOWMEM_FORCE_LPU</code> writer - RTC memory force no PD","Field <code>SLOWMEM_FORCE_NOISO</code> reader - RTC memory force no ISO","Field <code>SLOWMEM_FORCE_NOISO</code> writer - RTC memory force no ISO","Field <code>SLOWMEM_FORCE_PD</code> reader - RTC memory force power down","Field <code>SLOWMEM_FORCE_PD</code> writer - RTC memory force power down","Field <code>SLOWMEM_FORCE_PU</code> reader - RTC memory force power up","Field <code>SLOWMEM_FORCE_PU</code> writer - RTC memory force power up","Field <code>SLOWMEM_PD_EN</code> reader - enable power down RTC memory …","Field <code>SLOWMEM_PD_EN</code> writer - enable power down RTC memory …","Register <code>PWC</code> writer","Writes raw bits to the register.","","","Bit 6 - 1: Fast RTC memory PD following CPU 0: fast RTC …","Bit 6 - 1: Fast RTC memory PD following CPU 0: fast RTC …","Bit 1 - Fast RTC memory force ISO","Bit 1 - Fast RTC memory force ISO","Bit 7 - Fast RTC memory force PD","Bit 7 - Fast RTC memory force PD","Bit 8 - Fast RTC memory force no PD","Bit 8 - Fast RTC memory force no PD","Bit 0 - Fast RTC memory force no ISO","Bit 0 - Fast RTC memory force no ISO","Bit 12 - Fast RTC memory force power down","Bit 12 - Fast RTC memory force power down","Bit 13 - Fast RTC memory force power up","Bit 13 - Fast RTC memory force power up","Bit 14 - enable power down fast RTC memory in sleep","Bit 14 - enable power down fast RTC memory in sleep","Bit 4 - rtc_peri force ISO","Bit 4 - rtc_peri force ISO","Bit 5 - rtc_peri force no ISO","Bit 5 - rtc_peri force no ISO","Bit 18 - rtc_peri force power down","Bit 18 - rtc_peri force power down","Bit 19 - rtc_peri force power up","Bit 19 - rtc_peri force power up","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 20 - enable power down rtc_peri in sleep","Bit 20 - enable power down rtc_peri in sleep","Bit 9 - 1: RTC memory PD following CPU 0: RTC memory PD …","Bit 9 - 1: RTC memory PD following CPU 0: RTC memory PD …","Bit 3 - RTC memory force ISO","Bit 3 - RTC memory force ISO","Bit 10 - RTC memory force PD","Bit 10 - RTC memory force PD","Bit 11 - RTC memory force no PD","Bit 11 - RTC memory force no PD","Bit 2 - RTC memory force no ISO","Bit 2 - RTC memory force no ISO","Bit 15 - RTC memory force power down","Bit 15 - RTC memory force power down","Bit 16 - RTC memory force power up","Bit 16 - RTC memory force power up","Bit 17 - enable power down RTC memory in sleep","Bit 17 - enable power down RTC memory in sleep","","","","Field <code>DBIAS_SLP</code> reader - RTC_DBIAS during sleep","Field <code>DBIAS_SLP</code> writer - RTC_DBIAS during sleep","Field <code>DBIAS_WAK</code> reader - RTC_DBIAS during wakeup","Field <code>DBIAS_WAK</code> writer - RTC_DBIAS during wakeup","Field <code>DBOOST_FORCE_PD</code> reader - RTC_DBOOST force power down","Field <code>DBOOST_FORCE_PD</code> writer - RTC_DBOOST force power down","Field <code>DBOOST_FORCE_PU</code> reader - RTC_DBOOST force power up","Field <code>DBOOST_FORCE_PU</code> writer - RTC_DBOOST force power up","Field <code>DIG_DBIAS_SLP</code> reader - DIG_REG_DBIAS during sleep","Field <code>DIG_DBIAS_SLP</code> writer - DIG_REG_DBIAS during sleep","Field <code>DIG_DBIAS_WAK</code> reader - DIG_REG_DBIAS during wakeup","Field <code>DIG_DBIAS_WAK</code> writer - DIG_REG_DBIAS during wakeup","Field <code>FORCE_PD</code> reader - RTC_REG force power down (for …","Field <code>FORCE_PD</code> writer - RTC_REG force power down (for …","Field <code>FORCE_PU</code> reader - RTC_REG force power up","Field <code>FORCE_PU</code> writer - RTC_REG force power up","Register <code>REG</code> reader","You can <code>read</code> this register and get <code>reg::R</code>.  You can <code>reset</code>, …","Field <code>SCK_DCAP_FORCE</code> reader - N/A","Field <code>SCK_DCAP_FORCE</code> writer - N/A","Field <code>SCK_DCAP</code> reader - SCK_DCAP","Field <code>SCK_DCAP</code> writer - SCK_DCAP","Register <code>REG</code> writer","Writes raw bits to the register.","","","Bits 22:24 - RTC_DBIAS during sleep","Bits 22:24 - RTC_DBIAS during sleep","Bits 25:27 - RTC_DBIAS during wakeup","Bits 25:27 - RTC_DBIAS during wakeup","Bit 28 - RTC_DBOOST force power down","Bit 28 - RTC_DBOOST force power down","Bit 29 - RTC_DBOOST force power up","Bit 29 - RTC_DBOOST force power up","Bits 8:10 - DIG_REG_DBIAS during sleep","Bits 8:10 - DIG_REG_DBIAS during sleep","Bits 11:13 - DIG_REG_DBIAS during wakeup","Bits 11:13 - DIG_REG_DBIAS during wakeup","Bit 30 - RTC_REG force power down (for RTC_REG power down …","Bit 30 - RTC_REG force power down (for RTC_REG power down …","Bit 31 - RTC_REG force power up","Bit 31 - RTC_REG force power up","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 14:21 - SCK_DCAP","Bits 14:21 - SCK_DCAP","Bit 7 - N/A","Bit 7 - N/A","","","","Field <code>APPCPU_STAT_VECTOR_SEL</code> reader - APP CPU state vector …","Field <code>APPCPU_STAT_VECTOR_SEL</code> writer - APP CPU state vector …","Field <code>PROCPU_STAT_VECTOR_SEL</code> reader - PRO CPU state vector …","Field <code>PROCPU_STAT_VECTOR_SEL</code> writer - PRO CPU state vector …","Register <code>RESET_STATE</code> reader","Field <code>RESET_CAUSE_APPCPU</code> reader - reset cause of APP CPU","Field <code>RESET_CAUSE_PROCPU</code> reader - reset cause of PRO CPU","You can <code>read</code> this register and get <code>reset_state::R</code>.  You …","Register <code>RESET_STATE</code> writer","Bit 12 - APP CPU state vector sel","Bit 12 - APP CPU state vector sel","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 13 - PRO CPU state vector sel","Bit 13 - PRO CPU state vector sel","Bits 6:11 - reset cause of APP CPU","Bits 0:5 - reset cause of PRO CPU","","","","Register <code>SDIO_ACT_CONF</code> reader","You can <code>read</code> this register and get <code>sdio_act_conf::R</code>.  You …","Field <code>SDIO_ACT_DNUM</code> reader - ","Field <code>SDIO_ACT_DNUM</code> writer - ","Register <code>SDIO_ACT_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 22:31","Bits 22:31","","","","Field <code>DREFH_SDIO</code> reader - SW option for DREFH_SDIO. Only …","Field <code>DREFH_SDIO</code> writer - SW option for DREFH_SDIO. Only …","Field <code>DREFL_SDIO</code> reader - SW option for DREFL_SDIO. Only …","Field <code>DREFL_SDIO</code> writer - SW option for DREFL_SDIO. Only …","Field <code>DREFM_SDIO</code> reader - SW option for DREFM_SDIO. Only …","Field <code>DREFM_SDIO</code> writer - SW option for DREFM_SDIO. Only …","Register <code>SDIO_CONF</code> reader","Field <code>REG1P8_READY</code> reader - read only register for …","You can <code>read</code> this register and get <code>sdio_conf::R</code>.  You can …","Field <code>SDIO_FORCE</code> reader - 1: use SW option to control …","Field <code>SDIO_FORCE</code> writer - 1: use SW option to control …","Field <code>SDIO_PD_EN</code> reader - power down SDIO_REG in sleep. …","Field <code>SDIO_PD_EN</code> writer - power down SDIO_REG in sleep. …","Field <code>SDIO_TIEH</code> reader - SW option for SDIO_TIEH. Only …","Field <code>SDIO_TIEH</code> writer - SW option for SDIO_TIEH. Only …","Register <code>SDIO_CONF</code> writer","Field <code>XPD_SDIO</code> reader - SW option for XPD_SDIO_REG. Only …","Field <code>XPD_SDIO</code> writer - SW option for XPD_SDIO_REG. Only …","Writes raw bits to the register.","","","Bits 29:30 - SW option for DREFH_SDIO. Only active when …","Bits 29:30 - SW option for DREFH_SDIO. Only active when …","Bits 25:26 - SW option for DREFL_SDIO. Only active when …","Bits 25:26 - SW option for DREFL_SDIO. Only active when …","Bits 27:28 - SW option for DREFM_SDIO. Only active when …","Bits 27:28 - SW option for DREFM_SDIO. Only active when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 24 - read only register for REG1P8_READY","Bit 22 - 1: use SW option to control SDIO_REG 0: use state …","Bit 22 - 1: use SW option to control SDIO_REG 0: use state …","Bit 21 - power down SDIO_REG in sleep. Only active when …","Bit 21 - power down SDIO_REG in sleep. Only active when …","Bit 23 - SW option for SDIO_TIEH. Only active when …","Bit 23 - SW option for SDIO_TIEH. Only active when …","","","","Bit 31 - SW option for XPD_SDIO_REG. Only active when …","Bit 31 - SW option for XPD_SDIO_REG. Only active when …","Field <code>DEEP_SLP_REJECT_EN</code> reader - enable reject for deep …","Field <code>DEEP_SLP_REJECT_EN</code> writer - enable reject for deep …","Field <code>GPIO_REJECT_EN</code> reader - enable GPIO reject","Field <code>GPIO_REJECT_EN</code> writer - enable GPIO reject","Field <code>LIGHT_SLP_REJECT_EN</code> reader - enable reject for light …","Field <code>LIGHT_SLP_REJECT_EN</code> writer - enable reject for light …","Register <code>SLP_REJECT_CONF</code> reader","Field <code>REJECT_CAUSE</code> reader - sleep reject cause","Field <code>SDIO_REJECT_EN</code> reader - enable SDIO reject","Field <code>SDIO_REJECT_EN</code> writer - enable SDIO reject","You can <code>read</code> this register and get <code>slp_reject_conf::R</code>.  …","Register <code>SLP_REJECT_CONF</code> writer","Writes raw bits to the register.","","","Bit 27 - enable reject for deep sleep","Bit 27 - enable reject for deep sleep","Returns the argument unchanged.","Bit 24 - enable GPIO reject","Bit 24 - enable GPIO reject","Calls <code>U::from(self)</code>.","Bit 26 - enable reject for light sleep","Bit 26 - enable reject for light sleep","Bits 28:31 - sleep reject cause","Bit 25 - enable SDIO reject","Bit 25 - enable SDIO reject","","","","Register <code>SLP_TIMER0</code> reader","You can <code>read</code> this register and get <code>slp_timer0::R</code>.  You can …","Field <code>SLP_VAL_LO</code> reader - RTC sleep timer low 32 bits","Field <code>SLP_VAL_LO</code> writer - RTC sleep timer low 32 bits","Register <code>SLP_TIMER0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - RTC sleep timer low 32 bits","Bits 0:31 - RTC sleep timer low 32 bits","","","","Field <code>MAIN_TIMER_ALARM_EN</code> reader - timer alarm enable bit","Field <code>MAIN_TIMER_ALARM_EN</code> writer - timer alarm enable bit","Register <code>SLP_TIMER1</code> reader","You can <code>read</code> this register and get <code>slp_timer1::R</code>.  You can …","Field <code>SLP_VAL_HI</code> reader - RTC sleep timer high 16 bits","Field <code>SLP_VAL_HI</code> writer - RTC sleep timer high 16 bits","Register <code>SLP_TIMER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - timer alarm enable bit","Bit 16 - timer alarm enable bit","Bits 0:15 - RTC sleep timer high 16 bits","Bits 0:15 - RTC sleep timer high 16 bits","","","","Field <code>APB2RTC_BRIDGE_SEL</code> reader - 1: APB to RTC using …","Field <code>APB2RTC_BRIDGE_SEL</code> writer - 1: APB to RTC using …","Register <code>STATE0</code> reader","Field <code>SDIO_ACTIVE_IND</code> reader - SDIO active indication","Field <code>SLEEP_EN</code> reader - sleep enable bit","Field <code>SLEEP_EN</code> writer - sleep enable bit","Field <code>SLP_REJECT</code> reader - sleep reject bit","Field <code>SLP_REJECT</code> writer - sleep reject bit","Field <code>SLP_WAKEUP</code> reader - sleep wakeup bit","Field <code>SLP_WAKEUP</code> writer - sleep wakeup bit","You can <code>read</code> this register and get <code>state0::R</code>.  You can …","Field <code>TOUCH_SLP_TIMER_EN</code> reader - touch timer enable bit","Field <code>TOUCH_SLP_TIMER_EN</code> writer - touch timer enable bit","Field <code>TOUCH_WAKEUP_FORCE_EN</code> reader - touch controller …","Field <code>TOUCH_WAKEUP_FORCE_EN</code> writer - touch controller …","Field <code>ULP_CP_SLP_TIMER_EN</code> reader - ULP-coprocessor timer …","Field <code>ULP_CP_SLP_TIMER_EN</code> writer - ULP-coprocessor timer …","Field <code>ULP_CP_WAKEUP_FORCE_EN</code> reader - ULP-coprocessor …","Field <code>ULP_CP_WAKEUP_FORCE_EN</code> writer - ULP-coprocessor …","Register <code>STATE0</code> writer","Bit 22 - 1: APB to RTC using bridge 0: APB to RTC using …","Bit 22 - 1: APB to RTC using bridge 0: APB to RTC using …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 28 - SDIO active indication","Bit 31 - sleep enable bit","Bit 31 - sleep enable bit","Bit 30 - sleep reject bit","Bit 30 - sleep reject bit","Bit 29 - sleep wakeup bit","Bit 29 - sleep wakeup bit","Bit 23 - touch timer enable bit","Bit 23 - touch timer enable bit","Bit 20 - touch controller force wake up","Bit 20 - touch controller force wake up","","","","Bit 24 - ULP-coprocessor timer enable bit","Bit 24 - ULP-coprocessor timer enable bit","Bit 21 - ULP-coprocessor force wake up","Bit 21 - ULP-coprocessor force wake up","Register <code>STORE0</code> reader","Field <code>SCRATCH0</code> reader - 32-bit general purpose retention …","Field <code>SCRATCH0</code> writer - 32-bit general purpose retention …","You can <code>read</code> this register and get <code>store0::R</code>.  You can …","Register <code>STORE0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 32-bit general purpose retention register","Bits 0:31 - 32-bit general purpose retention register","","","","Register <code>STORE1</code> reader","Field <code>SCRATCH1</code> reader - 32-bit general purpose retention …","Field <code>SCRATCH1</code> writer - 32-bit general purpose retention …","You can <code>read</code> this register and get <code>store1::R</code>.  You can …","Register <code>STORE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 32-bit general purpose retention register","Bits 0:31 - 32-bit general purpose retention register","","","","Register <code>STORE2</code> reader","Field <code>SCRATCH2</code> reader - 32-bit general purpose retention …","Field <code>SCRATCH2</code> writer - 32-bit general purpose retention …","You can <code>read</code> this register and get <code>store2::R</code>.  You can …","Register <code>STORE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 32-bit general purpose retention register","Bits 0:31 - 32-bit general purpose retention register","","","","Register <code>STORE3</code> reader","Field <code>SCRATCH3</code> reader - 32-bit general purpose retention …","Field <code>SCRATCH3</code> writer - 32-bit general purpose retention …","You can <code>read</code> this register and get <code>store3::R</code>.  You can …","Register <code>STORE3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 32-bit general purpose retention register","Bits 0:31 - 32-bit general purpose retention register","","","","Register <code>STORE4</code> reader","Field <code>SCRATCH4</code> reader - 32-bit general purpose retention …","Field <code>SCRATCH4</code> writer - 32-bit general purpose retention …","You can <code>read</code> this register and get <code>store4::R</code>.  You can …","Register <code>STORE4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 32-bit general purpose retention register","Bits 0:31 - 32-bit general purpose retention register","","","","Register <code>STORE5</code> reader","Field <code>SCRATCH5</code> reader - 32-bit general purpose retention …","Field <code>SCRATCH5</code> writer - 32-bit general purpose retention …","You can <code>read</code> this register and get <code>store5::R</code>.  You can …","Register <code>STORE5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 32-bit general purpose retention register","Bits 0:31 - 32-bit general purpose retention register","","","","Register <code>STORE6</code> reader","Field <code>SCRATCH6</code> reader - 32-bit general purpose retention …","Field <code>SCRATCH6</code> writer - 32-bit general purpose retention …","You can <code>read</code> this register and get <code>store6::R</code>.  You can …","Register <code>STORE6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 32-bit general purpose retention register","Bits 0:31 - 32-bit general purpose retention register","","","","Register <code>STORE7</code> reader","Field <code>SCRATCH7</code> reader - 32-bit general purpose retention …","Field <code>SCRATCH7</code> writer - 32-bit general purpose retention …","You can <code>read</code> this register and get <code>store7::R</code>.  You can …","Register <code>STORE7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 32-bit general purpose retention register","Bits 0:31 - 32-bit general purpose retention register","","","","Register <code>SW_CPU_STALL</code> reader","You can <code>read</code> this register and get <code>sw_cpu_stall::R</code>.  You …","Field <code>SW_STALL_APPCPU_C1</code> reader - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_APPCPU_C1</code> writer - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_PROCPU_C1</code> reader - {reg_sw_stall_procpu_c1…","Field <code>SW_STALL_PROCPU_C1</code> writer - {reg_sw_stall_procpu_c1…","Register <code>SW_CPU_STALL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 20:25 - {reg_sw_stall_appcpu_c1[5:0] …","Bits 20:25 - {reg_sw_stall_appcpu_c1[5:0] …","Bits 26:31 - {reg_sw_stall_procpu_c1[5:0] …","Bits 26:31 - {reg_sw_stall_procpu_c1[5:0] …","","","","Field <code>DTEST_RTC</code> reader - DTEST_RTC","Field <code>DTEST_RTC</code> writer - DTEST_RTC","Field <code>ENT_RTC</code> reader - ENT_RTC","Field <code>ENT_RTC</code> writer - ENT_RTC","Register <code>TEST_MUX</code> reader","You can <code>read</code> this register and get <code>test_mux::R</code>.  You can …","Register <code>TEST_MUX</code> writer","Writes raw bits to the register.","","","Bits 30:31 - DTEST_RTC","Bits 30:31 - DTEST_RTC","Bit 29 - ENT_RTC","Bit 29 - ENT_RTC","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>TIME0</code> reader","You can <code>read</code> this register and get <code>time0::R</code>.  See API.","Field <code>TIME_LO</code> reader - RTC timer low 32 bits","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - RTC timer low 32 bits","","","","Register <code>TIME1</code> reader","You can <code>read</code> this register and get <code>time1::R</code>.  See API.","Field <code>TIME_HI</code> reader - RTC timer high 16 bits","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - RTC timer high 16 bits","","","","Register <code>TIME_UPDATE</code> reader","You can <code>read</code> this register and get <code>time_update::R</code>.  You …","Field <code>TIME_UPDATE</code> writer - Set 1: to update register with …","Field <code>TIME_VALID</code> reader - To indicate the register is …","Register <code>TIME_UPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Set 1: to update register with RTC timer","Bit 30 - To indicate the register is updated","","","","Field <code>CK8M_WAIT</code> reader - CK8M wait cycles in slow_clk_rtc","Field <code>CK8M_WAIT</code> writer - CK8M wait cycles in slow_clk_rtc","Field <code>CPU_STALL_EN</code> reader - CPU stall enable bit","Field <code>CPU_STALL_EN</code> writer - CPU stall enable bit","Field <code>CPU_STALL_WAIT</code> reader - CPU stall wait cycles in …","Field <code>CPU_STALL_WAIT</code> writer - CPU stall wait cycles in …","Field <code>PLL_BUF_WAIT</code> reader - PLL wait cycles in slow_clk_rtc","Field <code>PLL_BUF_WAIT</code> writer - PLL wait cycles in slow_clk_rtc","Register <code>TIMER1</code> reader","You can <code>read</code> this register and get <code>timer1::R</code>.  You can …","Register <code>TIMER1</code> writer","Field <code>XTL_BUF_WAIT</code> reader - XTAL wait cycles in …","Field <code>XTL_BUF_WAIT</code> writer - XTAL wait cycles in …","Writes raw bits to the register.","","","Bits 6:13 - CK8M wait cycles in slow_clk_rtc","Bits 6:13 - CK8M wait cycles in slow_clk_rtc","Bit 0 - CPU stall enable bit","Bit 0 - CPU stall enable bit","Bits 1:5 - CPU stall wait cycles in fast_clk_rtc","Bits 1:5 - CPU stall wait cycles in fast_clk_rtc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - PLL wait cycles in slow_clk_rtc","Bits 24:31 - PLL wait cycles in slow_clk_rtc","","","","Bits 14:23 - XTAL wait cycles in slow_clk_rtc","Bits 14:23 - XTAL wait cycles in slow_clk_rtc","Field <code>MIN_TIME_CK8M_OFF</code> reader - minimal cycles in …","Field <code>MIN_TIME_CK8M_OFF</code> writer - minimal cycles in …","Register <code>TIMER2</code> reader","You can <code>read</code> this register and get <code>timer2::R</code>.  You can …","Field <code>ULPCP_TOUCH_START_WAIT</code> reader - wait cycles in …","Field <code>ULPCP_TOUCH_START_WAIT</code> writer - wait cycles in …","Register <code>TIMER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - minimal cycles in slow_clk_rtc for CK8M in …","Bits 24:31 - minimal cycles in slow_clk_rtc for CK8M in …","","","","Bits 15:23 - wait cycles in slow_clk_rtc before …","Bits 15:23 - wait cycles in slow_clk_rtc before …","Register <code>TIMER3</code> reader","Field <code>ROM_RAM_POWERUP_TIMER</code> reader - ","Field <code>ROM_RAM_POWERUP_TIMER</code> writer - ","Field <code>ROM_RAM_WAIT_TIMER</code> reader - ","Field <code>ROM_RAM_WAIT_TIMER</code> writer - ","You can <code>read</code> this register and get <code>timer3::R</code>.  You can …","Register <code>TIMER3</code> writer","Field <code>WIFI_POWERUP_TIMER</code> reader - ","Field <code>WIFI_POWERUP_TIMER</code> writer - ","Field <code>WIFI_WAIT_TIMER</code> reader - ","Field <code>WIFI_WAIT_TIMER</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 25:31","Bits 25:31","Bits 16:24","Bits 16:24","","","","Bits 9:15","Bits 9:15","Bits 0:8","Bits 0:8","Field <code>DG_WRAP_POWERUP_TIMER</code> reader - ","Field <code>DG_WRAP_POWERUP_TIMER</code> writer - ","Field <code>DG_WRAP_WAIT_TIMER</code> reader - ","Field <code>DG_WRAP_WAIT_TIMER</code> writer - ","Field <code>POWERUP_TIMER</code> reader - ","Field <code>POWERUP_TIMER</code> writer - ","Register <code>TIMER4</code> reader","You can <code>read</code> this register and get <code>timer4::R</code>.  You can …","Register <code>TIMER4</code> writer","Field <code>WAIT_TIMER</code> reader - ","Field <code>WAIT_TIMER</code> writer - ","Writes raw bits to the register.","","","Bits 25:31","Bits 25:31","Bits 16:24","Bits 16:24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 9:15","Bits 9:15","","","","Bits 0:8","Bits 0:8","Field <code>MIN_SLP_VAL</code> reader - minimal sleep cycles in …","Field <code>MIN_SLP_VAL</code> writer - minimal sleep cycles in …","Register <code>TIMER5</code> reader","Field <code>RTCMEM_POWERUP_TIMER</code> reader - ","Field <code>RTCMEM_POWERUP_TIMER</code> writer - ","Field <code>RTCMEM_WAIT_TIMER</code> reader - ","Field <code>RTCMEM_WAIT_TIMER</code> writer - ","You can <code>read</code> this register and get <code>timer5::R</code>.  You can …","Field <code>ULP_CP_SUBTIMER_PREDIV</code> reader - ","Field <code>ULP_CP_SUBTIMER_PREDIV</code> writer - ","Register <code>TIMER5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:15 - minimal sleep cycles in slow_clk_rtc","Bits 8:15 - minimal sleep cycles in slow_clk_rtc","Bits 25:31","Bits 25:31","Bits 16:24","Bits 16:24","","","","Bits 0:7","Bits 0:7","Field <code>GPIO_WAKEUP_FILTER</code> reader - enable filter for gpio …","Field <code>GPIO_WAKEUP_FILTER</code> writer - enable filter for gpio …","Register <code>WAKEUP_STATE</code> reader","Register <code>WAKEUP_STATE</code> writer","Field <code>WAKEUP_CAUSE</code> reader - wakeup cause","Field <code>WAKEUP_ENA</code> reader - wakeup enable bitmap","Field <code>WAKEUP_ENA</code> writer - wakeup enable bitmap","You can <code>read</code> this register and get <code>wakeup_state::R</code>.  You …","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 22 - enable filter for gpio wakeup event","Bit 22 - enable filter for gpio wakeup event","Calls <code>U::from(self)</code>.","","","","Bits 0:10 - wakeup cause","Bits 11:21 - wakeup enable bitmap","Bits 11:21 - wakeup enable bitmap","Register <code>WDTCONFIG0</code> reader","Register <code>WDTCONFIG0</code> writer","You can <code>read</code> this register and get <code>wdtconfig0::R</code>.  You can …","Field <code>WDT_APPCPU_RESET_EN</code> reader - enable WDT reset APP CPU","Field <code>WDT_APPCPU_RESET_EN</code> writer - enable WDT reset APP CPU","Field <code>WDT_CPU_RESET_LENGTH</code> reader - CPU reset counter …","Field <code>WDT_CPU_RESET_LENGTH</code> writer - CPU reset counter …","Field <code>WDT_EDGE_INT_EN</code> reader - N/A","Field <code>WDT_EDGE_INT_EN</code> writer - N/A","Field <code>WDT_EN</code> reader - enable RTC WDT","Field <code>WDT_EN</code> writer - enable RTC WDT","Field <code>WDT_FLASHBOOT_MOD_EN</code> reader - enable WDT in flash …","Field <code>WDT_FLASHBOOT_MOD_EN</code> writer - enable WDT in flash …","Field <code>WDT_LEVEL_INT_EN</code> reader - N/A","Field <code>WDT_LEVEL_INT_EN</code> writer - N/A","Field <code>WDT_PAUSE_IN_SLP</code> reader - pause WDT in sleep","Field <code>WDT_PAUSE_IN_SLP</code> writer - pause WDT in sleep","Field <code>WDT_PROCPU_RESET_EN</code> reader - enable WDT reset PRO CPU","Field <code>WDT_PROCPU_RESET_EN</code> writer - enable WDT reset PRO CPU","Field <code>WDT_STG0</code> reader - 1: interrupt stage en 2: CPU reset …","Field <code>WDT_STG0</code> writer - 1: interrupt stage en 2: CPU reset …","Field <code>WDT_STG1</code> reader - 1: interrupt stage en 2: CPU reset …","Field <code>WDT_STG1</code> writer - 1: interrupt stage en 2: CPU reset …","Field <code>WDT_STG2</code> reader - 1: interrupt stage en 2: CPU reset …","Field <code>WDT_STG2</code> writer - 1: interrupt stage en 2: CPU reset …","Field <code>WDT_STG3</code> reader - 1: interrupt stage en 2: CPU reset …","Field <code>WDT_STG3</code> writer - 1: interrupt stage en 2: CPU reset …","Field <code>WDT_SYS_RESET_LENGTH</code> reader - system reset counter …","Field <code>WDT_SYS_RESET_LENGTH</code> writer - system reset counter …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 8 - enable WDT reset APP CPU","Bit 8 - enable WDT reset APP CPU","Bits 14:16 - CPU reset counter length","Bits 14:16 - CPU reset counter length","Bit 18 - N/A","Bit 18 - N/A","Bit 31 - enable RTC WDT","Bit 31 - enable RTC WDT","Bit 10 - enable WDT in flash boot","Bit 10 - enable WDT in flash boot","Bit 17 - N/A","Bit 17 - N/A","Bit 7 - pause WDT in sleep","Bit 7 - pause WDT in sleep","Bit 9 - enable WDT reset PRO CPU","Bit 9 - enable WDT reset PRO CPU","Bits 28:30 - 1: interrupt stage en 2: CPU reset stage en …","Bits 28:30 - 1: interrupt stage en 2: CPU reset stage en …","Bits 25:27 - 1: interrupt stage en 2: CPU reset stage en …","Bits 25:27 - 1: interrupt stage en 2: CPU reset stage en …","Bits 22:24 - 1: interrupt stage en 2: CPU reset stage en …","Bits 22:24 - 1: interrupt stage en 2: CPU reset stage en …","Bits 19:21 - 1: interrupt stage en 2: CPU reset stage en …","Bits 19:21 - 1: interrupt stage en 2: CPU reset stage en …","Bits 11:13 - system reset counter length","Bits 11:13 - system reset counter length","Register <code>WDTCONFIG1</code> reader","Register <code>WDTCONFIG1</code> writer","You can <code>read</code> this register and get <code>wdtconfig1::R</code>.  You can …","Field <code>WDT_STG0_HOLD</code> reader - ","Field <code>WDT_STG0_HOLD</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","Register <code>WDTCONFIG2</code> reader","Register <code>WDTCONFIG2</code> writer","You can <code>read</code> this register and get <code>wdtconfig2::R</code>.  You can …","Field <code>WDT_STG1_HOLD</code> reader - ","Field <code>WDT_STG1_HOLD</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","Register <code>WDTCONFIG3</code> reader","Register <code>WDTCONFIG3</code> writer","You can <code>read</code> this register and get <code>wdtconfig3::R</code>.  You can …","Field <code>WDT_STG2_HOLD</code> reader - ","Field <code>WDT_STG2_HOLD</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","Register <code>WDTCONFIG4</code> reader","Register <code>WDTCONFIG4</code> writer","You can <code>read</code> this register and get <code>wdtconfig4::R</code>.  You can …","Field <code>WDT_STG3_HOLD</code> reader - ","Field <code>WDT_STG3_HOLD</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","Register <code>WDTFEED</code> writer","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>WDT_FEED</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31","Register <code>WDTWPROTECT</code> reader","Register <code>WDTWPROTECT</code> writer","You can <code>read</code> this register and get <code>wdtwprotect::R</code>.  You …","Field <code>WDT_WKEY</code> reader - ","Field <code>WDT_WKEY</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31","Bits 0:31","CMD (rw) register accessor: ","CTRL (rw) register accessor: ","DATA (rw) register accessor: ","DEBUG_STATUS (rw) register accessor: ","INT_CLR (rw) register accessor: ","INT_EN (rw) register accessor: ","INT_RAW (rw) register accessor: ","INT_ST (rw) register accessor: ","Register block","SCL_HIGH_PERIOD (rw) register accessor: ","SCL_LOW_PERIOD (rw) register accessor: ","SCL_START_PERIOD (rw) register accessor: ","SCL_STOP_PERIOD (rw) register accessor: ","SDA_DUTY (rw) register accessor: ","SLAVE_ADDR (rw) register accessor: ","TIMEOUT (rw) register accessor: ","","","","0x48 - ","","0x04 - ","","0x1c - ","","0x08 - ","Returns the argument unchanged.","","0x24 - ","","0x28 - ","","0x20 - ","","0x2c - ","Calls <code>U::from(self)</code>.","","0x38 - ","","0x00 - ","","0x40 - ","","0x44 - ","","0x30 - ","","0x10 - ","","0x0c - ","","","","You can <code>read</code> this register and get <code>cmd::R</code>.  You can <code>reset</code>, …","Field <code>DONE</code> reader - Bit is set by HW when command is done","Field <code>DONE</code> writer - Bit is set by HW when command is done","Register <code>CMD</code> reader","Field <code>VAL</code> reader - Command content","Field <code>VAL</code> writer - Command content","Register <code>CMD</code> writer","Writes raw bits to the register.","","","Bit 31 - Bit is set by HW when command is done","Bit 31 - Bit is set by HW when command is done","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:13 - Command content","Bits 0:13 - Command content","You can <code>read</code> this register and get <code>ctrl::R</code>.  You can <code>reset</code>…","Field <code>MS_MODE</code> reader - Master (1) or slave (0)","Field <code>MS_MODE</code> writer - Master (1) or slave (0)","Register <code>CTRL</code> reader","Field <code>RX_LSB_FIRST</code> reader - Receive LSB first","Field <code>RX_LSB_FIRST</code> writer - Receive LSB first","Field <code>SCL_FORCE_OUT</code> reader - SCL is push-pull (1) or …","Field <code>SCL_FORCE_OUT</code> writer - SCL is push-pull (1) or …","Field <code>SDA_FORCE_OUT</code> reader - SDA is push-pull (1) or …","Field <code>SDA_FORCE_OUT</code> writer - SDA is push-pull (1) or …","Field <code>TRANS_START</code> reader - Force to generate start …","Field <code>TRANS_START</code> writer - Force to generate start …","Field <code>TX_LSB_FIRST</code> reader - Send LSB first","Field <code>TX_LSB_FIRST</code> writer - Send LSB first","Register <code>CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - Master (1) or slave (0)","Bit 4 - Master (1) or slave (0)","Bit 7 - Receive LSB first","Bit 7 - Receive LSB first","Bit 1 - SCL is push-pull (1) or open-drain (0)","Bit 1 - SCL is push-pull (1) or open-drain (0)","Bit 0 - SDA is push-pull (1) or open-drain (0)","Bit 0 - SDA is push-pull (1) or open-drain (0)","Bit 5 - Force to generate start condition","Bit 5 - Force to generate start condition","","","Bit 6 - Send LSB first","Bit 6 - Send LSB first","","You can <code>read</code> this register and get <code>data::R</code>.  You can <code>reset</code>…","Register <code>DATA</code> reader","Register <code>DATA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ACK_VAL</code> reader - The value of an acknowledge signal …","Field <code>ACK_VAL</code> writer - The value of an acknowledge signal …","Field <code>ARB_LOST</code> reader - When working as a master, lost …","Field <code>ARB_LOST</code> writer - When working as a master, lost …","Field <code>BUS_BUSY</code> reader - operation is in progress","Field <code>BUS_BUSY</code> writer - operation is in progress","Field <code>BYTE_TRANS</code> reader - 8 bit transmit done","Field <code>BYTE_TRANS</code> writer - 8 bit transmit done","You can <code>read</code> this register and get <code>debug_status::R</code>.  You …","Field <code>MAIN_STATE</code> reader - state of the main state machine","Field <code>MAIN_STATE</code> writer - state of the main state machine","Register <code>DEBUG_STATUS</code> reader","Field <code>SCL_STATE</code> reader - state of SCL state machine","Field <code>SCL_STATE</code> writer - state of SCL state machine","Field <code>SLAVE_ADDR_MATCH</code> reader - When working as a slave, …","Field <code>SLAVE_ADDR_MATCH</code> writer - When working as a slave, …","Field <code>SLAVE_RW</code> reader - When working as a slave, the value …","Field <code>SLAVE_RW</code> writer - When working as a slave, the value …","Field <code>TIMED_OUT</code> reader - Transfer has timed out","Field <code>TIMED_OUT</code> writer - Transfer has timed out","Register <code>DEBUG_STATUS</code> writer","Bit 0 - The value of an acknowledge signal on the bus","Bit 0 - The value of an acknowledge signal on the bus","Bit 3 - When working as a master, lost control of I2C bus","Bit 3 - When working as a master, lost control of I2C bus","Writes raw bits to the register.","","","Bit 4 - operation is in progress","Bit 4 - operation is in progress","Bit 6 - 8 bit transmit done","Bit 6 - 8 bit transmit done","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 25:27 - state of the main state machine","Bits 25:27 - state of the main state machine","Bits 28:30 - state of SCL state machine","Bits 28:30 - state of SCL state machine","Bit 5 - When working as a slave, whether address was …","Bit 5 - When working as a slave, whether address was …","Bit 1 - When working as a slave, the value of R/W bit …","Bit 1 - When working as a slave, the value of R/W bit …","Bit 2 - Transfer has timed out","Bit 2 - Transfer has timed out","","","","Field <code>ARBITRATION_LOST_INT_CLR</code> reader - ","Field <code>ARBITRATION_LOST_INT_CLR</code> writer - ","You can <code>read</code> this register and get <code>int_clr::R</code>.  You can …","Field <code>MASTER_TRANS_COMPLETE_INT_CLR</code> reader - ","Field <code>MASTER_TRANS_COMPLETE_INT_CLR</code> writer - ","Register <code>INT_CLR</code> reader","Field <code>SLAVE_TRANS_COMPLETE_INT_CLR</code> reader - ","Field <code>SLAVE_TRANS_COMPLETE_INT_CLR</code> writer - ","Field <code>TIME_OUT_INT_CLR</code> writer - ","Field <code>TRANS_COMPLETE_INT_CLR</code> reader - ","Field <code>TRANS_COMPLETE_INT_CLR</code> writer - ","Register <code>INT_CLR</code> writer","Bit 5","Bit 5","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6","Bit 6","Bit 4","Bit 4","Bit 8","Bit 7","Bit 7","","","","You can <code>read</code> this register and get <code>int_en::R</code>.  You can …","Register <code>INT_EN</code> reader","Register <code>INT_EN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ARBITRATION_LOST_INT_RAW</code> reader - Master lost …","Field <code>ARBITRATION_LOST_INT_RAW</code> writer - Master lost …","You can <code>read</code> this register and get <code>int_raw::R</code>.  You can …","Field <code>MASTER_TRANS_COMPLETE_INT_RAW</code> reader - ","Field <code>MASTER_TRANS_COMPLETE_INT_RAW</code> writer - ","Register <code>INT_RAW</code> reader","Field <code>SLAVE_TRANS_COMPLETE_INT_RAW</code> reader - Slave accepted …","Field <code>SLAVE_TRANS_COMPLETE_INT_RAW</code> writer - Slave accepted …","Field <code>TIME_OUT_INT_RAW</code> reader - time out interrupt raw …","Field <code>TRANS_COMPLETE_INT_RAW</code> reader - Stop condition has …","Field <code>TRANS_COMPLETE_INT_RAW</code> writer - Stop condition has …","Register <code>INT_RAW</code> writer","Bit 4 - Master lost arbitration","Bit 4 - Master lost arbitration","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5","Bit 5","Bit 3 - Slave accepted 1 byte and address matched","Bit 3 - Slave accepted 1 byte and address matched","Bit 7 - time out interrupt raw status","Bit 6 - Stop condition has been detected interrupt raw …","Bit 6 - Stop condition has been detected interrupt raw …","","","","You can <code>read</code> this register and get <code>int_st::R</code>.  You can …","Register <code>INT_ST</code> reader","Register <code>INT_ST</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>SCL_HIGH_PERIOD</code> reader","Field <code>SCL_HIGH_PERIOD</code> reader - Number of FAST_CLK cycles …","You can <code>read</code> this register and get <code>scl_high_period::R</code>.  …","Field <code>SCL_HIGH_PERIOD</code> writer - Number of FAST_CLK cycles …","Register <code>SCL_HIGH_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - Number of FAST_CLK cycles for SCL to be high","Bits 0:19 - Number of FAST_CLK cycles for SCL to be high","","","","Register <code>SCL_LOW_PERIOD</code> reader","Field <code>SCL_LOW_PERIOD</code> reader - number of cycles that scl == …","You can <code>read</code> this register and get <code>scl_low_period::R</code>.  You …","Field <code>SCL_LOW_PERIOD</code> writer - number of cycles that scl == …","Register <code>SCL_LOW_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - number of cycles that scl == 0","Bits 0:24 - number of cycles that scl == 0","","","","Register <code>SCL_START_PERIOD</code> reader","Field <code>SCL_START_PERIOD</code> reader - Number of FAST_CLK cycles …","You can <code>read</code> this register and get <code>scl_start_period::R</code>.  …","Field <code>SCL_START_PERIOD</code> writer - Number of FAST_CLK cycles …","Register <code>SCL_START_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - Number of FAST_CLK cycles to wait before …","Bits 0:19 - Number of FAST_CLK cycles to wait before …","","","","Register <code>SCL_STOP_PERIOD</code> reader","Field <code>SCL_STOP_PERIOD</code> reader - Number of FAST_CLK cycles …","You can <code>read</code> this register and get <code>scl_stop_period::R</code>.  …","Field <code>SCL_STOP_PERIOD</code> writer - Number of FAST_CLK cycles …","Register <code>SCL_STOP_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - Number of FAST_CLK cycles to wait before …","Bits 0:19 - Number of FAST_CLK cycles to wait before …","","","","Register <code>SDA_DUTY</code> reader","Field <code>SDA_DUTY</code> reader - Number of FAST_CLK cycles SDA will …","You can <code>read</code> this register and get <code>sda_duty::R</code>.  You can …","Field <code>SDA_DUTY</code> writer - Number of FAST_CLK cycles SDA will …","Register <code>SDA_DUTY</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - Number of FAST_CLK cycles SDA will switch …","Bits 0:19 - Number of FAST_CLK cycles SDA will switch …","","","","Register <code>SLAVE_ADDR</code> reader","Field <code>SLAVE_ADDR</code> reader - local slave address","You can <code>read</code> this register and get <code>slave_addr::R</code>.  You can …","Field <code>SLAVE_ADDR</code> writer - local slave address","Register <code>SLAVE_ADDR</code> writer","Field <code>_10BIT</code> reader - Set if local slave address is 10-bit","Field <code>_10BIT</code> writer - Set if local slave address is 10-bit","Bit 31 - Set if local slave address is 10-bit","Bit 31 - Set if local slave address is 10-bit","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:14 - local slave address","Bits 0:14 - local slave address","","","","Register <code>TIMEOUT</code> reader","Field <code>TIMEOUT</code> reader - Maximum number of FAST_CLK cycles …","You can <code>read</code> this register and get <code>timeout::R</code>.  You can …","Field <code>TIMEOUT</code> writer - Maximum number of FAST_CLK cycles …","Register <code>TIMEOUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - Maximum number of FAST_CLK cycles that the …","Bits 0:19 - Maximum number of FAST_CLK cycles that the …","","","","ADC_PAD (rw) register accessor: ","DATE (rw) register accessor: ","DIG_PAD_HOLD (rw) register accessor: ","ENABLE (rw) register accessor: ","ENABLE_W1TC (w) register accessor: ","ENABLE_W1TS (w) register accessor: ","EXT_WAKEUP0 (rw) register accessor: ","HALL_SENS (rw) register accessor: ","IN (r) register accessor: ","OUT (rw) register accessor: ","OUT_W1TC (w) register accessor: ","OUT_W1TS (w) register accessor: ","PAD_DAC1 (rw) register accessor: ","PAD_DAC2 (rw) register accessor: ","PIN (rw) register accessor: ","RTC_DEBUG_SEL (rw) register accessor: ","Register block","SAR_I2C_IO (rw) register accessor: ","SENSOR_PADS (rw) register accessor: ","STATUS (rw) register accessor: ","STATUS_W1TC (w) register accessor: ","STATUS_W1TS (w) register accessor: ","TOUCH_CFG (rw) register accessor: ","TOUCH_PAD0 (rw) register accessor: ","TOUCH_PAD1 (rw) register accessor: ","TOUCH_PAD2 (rw) register accessor: ","TOUCH_PAD3 (rw) register accessor: ","TOUCH_PAD4 (rw) register accessor: ","TOUCH_PAD5 (rw) register accessor: ","TOUCH_PAD6 (rw) register accessor: ","TOUCH_PAD7 (rw) register accessor: ","TOUCH_PAD8 (rw) register accessor: ","TOUCH_PAD9 (rw) register accessor: ","XTAL_32K_PAD (rw) register accessor: ","XTL_EXT_CTR (rw) register accessor: ","","0x80 - ","","","","0xc8 - ","","0x74 - ","","0x0c - ","","0x14 - ","","0x10 - ","","0xbc - ","Returns the argument unchanged.","","0x78 - ","","0x24 - ","Calls <code>U::from(self)</code>.","","0x00 - ","","0x08 - ","","0x04 - ","","0x84 - ","","0x88 - ","","0x28..0x70 - ","Iterator for array of: 0x28..0x70 - ","","0x70 - ","","0xc4 - ","","0x7c - ","","0x18 - ","","0x20 - ","","0x1c - ","","0x90 - ","","0x94 - ","","0x98 - ","","0x9c - ","","0xa0 - ","","0xa4 - ","","0xa8 - ","","0xac - ","","0xb0 - ","","0xb4 - ","","0xb8 - ","","","","","0x8c - ","","0xc0 - ","Field <code>ADC1_FUN_IE</code> reader - the input enable of the pad","Field <code>ADC1_FUN_IE</code> writer - the input enable of the pad","Field <code>ADC1_FUN_SEL</code> reader - the functional selection …","Field <code>ADC1_FUN_SEL</code> writer - the functional selection …","Field <code>ADC1_HOLD</code> reader - hold the current value of the …","Field <code>ADC1_HOLD</code> writer - hold the current value of the …","Field <code>ADC1_MUX_SEL</code> reader - Ò1Ó select the digital …","Field <code>ADC1_MUX_SEL</code> writer - Ò1Ó select the digital …","Field <code>ADC1_SLP_IE</code> reader - the input enable of the pad in …","Field <code>ADC1_SLP_IE</code> writer - the input enable of the pad in …","Field <code>ADC1_SLP_SEL</code> reader - the sleep status selection …","Field <code>ADC1_SLP_SEL</code> writer - the sleep status selection …","Field <code>ADC2_FUN_IE</code> reader - the input enable of the pad","Field <code>ADC2_FUN_IE</code> writer - the input enable of the pad","Field <code>ADC2_FUN_SEL</code> reader - the functional selection …","Field <code>ADC2_FUN_SEL</code> writer - the functional selection …","Field <code>ADC2_HOLD</code> reader - hold the current value of the …","Field <code>ADC2_HOLD</code> writer - hold the current value of the …","Field <code>ADC2_MUX_SEL</code> reader - Ò1Ó select the digital …","Field <code>ADC2_MUX_SEL</code> writer - Ò1Ó select the digital …","Field <code>ADC2_SLP_IE</code> reader - the input enable of the pad in …","Field <code>ADC2_SLP_IE</code> writer - the input enable of the pad in …","Field <code>ADC2_SLP_SEL</code> reader - the sleep status selection …","Field <code>ADC2_SLP_SEL</code> writer - the sleep status selection …","You can <code>read</code> this register and get <code>adc_pad::R</code>.  You can …","Register <code>ADC_PAD</code> reader","Register <code>ADC_PAD</code> writer","Bit 23 - the input enable of the pad","Bit 23 - the input enable of the pad","Bits 26:27 - the functional selection signal of the pad","Bits 26:27 - the functional selection signal of the pad","Bit 31 - hold the current value of the output when setting …","Bit 31 - hold the current value of the output when setting …","Bit 29 - Ò1Ó select the digital function Ó0Óslection …","Bit 29 - Ò1Ó select the digital function Ó0Óslection …","Bit 24 - the input enable of the pad in sleep status","Bit 24 - the input enable of the pad in sleep status","Bit 25 - the sleep status selection signal of the pad","Bit 25 - the sleep status selection signal of the pad","Bit 18 - the input enable of the pad","Bit 18 - the input enable of the pad","Bits 21:22 - the functional selection signal of the pad","Bits 21:22 - the functional selection signal of the pad","Bit 30 - hold the current value of the output when setting …","Bit 30 - hold the current value of the output when setting …","Bit 28 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - Ò1Ó select the digital function Ó0Óslection …","Bit 19 - the input enable of the pad in sleep status","Bit 19 - the input enable of the pad in sleep status","Bit 20 - the sleep status selection signal of the pad","Bit 20 - the sleep status selection signal of the pad","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>IO_DATE</code> reader - date","Field <code>IO_DATE</code> writer - date","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - date","Bits 0:27 - date","","","","Field <code>DIG_PAD_HOLD</code> reader - select the digital pad hold …","You can <code>read</code> this register and get <code>dig_pad_hold::R</code>.  You …","Field <code>DIG_PAD_HOLD</code> writer - select the digital pad hold …","Register <code>DIG_PAD_HOLD</code> reader","Register <code>DIG_PAD_HOLD</code> writer","Writes raw bits to the register.","","","Bits 0:31 - select the digital pad hold value.","Bits 0:31 - select the digital pad hold value.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ENABLE</code> reader - GPIO0~17 output enable","You can <code>read</code> this register and get <code>enable::R</code>.  You can …","Field <code>ENABLE</code> writer - GPIO0~17 output enable","Register <code>ENABLE</code> reader","Register <code>ENABLE</code> writer","Writes raw bits to the register.","","","Bits 14:31 - GPIO0~17 output enable","Bits 14:31 - GPIO0~17 output enable","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>ENABLE_W1TC</code> writer - GPIO0~17 output enable write 1 …","Register <code>ENABLE_W1TC</code> writer","Writes raw bits to the register.","","","Bits 14:31 - GPIO0~17 output enable write 1 to clear","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>ENABLE_W1TS</code> writer - GPIO0~17 output enable write 1 …","Register <code>ENABLE_W1TS</code> writer","Writes raw bits to the register.","","","Bits 14:31 - GPIO0~17 output enable write 1 to set","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>ext_wakeup0::R</code>.  You …","Register <code>EXT_WAKEUP0</code> reader","Field <code>SEL</code> reader - select the wakeup source Ó0Ó select …","Field <code>SEL</code> writer - select the wakeup source Ó0Ó select …","Register <code>EXT_WAKEUP0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 27:31 - select the wakeup source Ó0Ó select GPIO0 …","Bits 27:31 - select the wakeup source Ó0Ó select GPIO0 …","","","","Field <code>HALL_PHASE</code> reader - Reverse phase of hall sensor","Field <code>HALL_PHASE</code> writer - Reverse phase of hall sensor","You can <code>read</code> this register and get <code>hall_sens::R</code>.  You can …","Register <code>HALL_SENS</code> reader","Register <code>HALL_SENS</code> writer","Field <code>XPD_HALL</code> reader - Power on hall sensor and connect …","Field <code>XPD_HALL</code> writer - Power on hall sensor and connect …","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30 - Reverse phase of hall sensor","Bit 30 - Reverse phase of hall sensor","Calls <code>U::from(self)</code>.","","","","Bit 31 - Power on hall sensor and connect to VP and VN","Bit 31 - Power on hall sensor and connect to VP and VN","You can <code>read</code> this register and get <code>in_::R</code>.  See API.","Field <code>NEXT</code> reader - GPIO0~17 input value","Register <code>IN</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 14:31 - GPIO0~17 input value","","","","Field <code>DATA</code> reader - GPIO0~17 output value","Field <code>DATA</code> writer - GPIO0~17 output value","You can <code>read</code> this register and get <code>out::R</code>.  You can <code>reset</code>, …","Register <code>OUT</code> reader","Register <code>OUT</code> writer","Writes raw bits to the register.","","","Bits 14:31 - GPIO0~17 output value","Bits 14:31 - GPIO0~17 output value","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>OUT_DATA_W1TC</code> writer - GPIO0~17 output value write 1 …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Register <code>OUT_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 14:31 - GPIO0~17 output value write 1 to clear","","","","Field <code>OUT_DATA_W1TS</code> writer - GPIO0~17 output value write 1 …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Register <code>OUT_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 14:31 - GPIO0~17 output value write 1 to set","","","","You can <code>read</code> this register and get <code>pad_dac1::R</code>.  You can …","Field <code>PDAC1_DAC</code> reader - PAD DAC1 control code.","Field <code>PDAC1_DAC</code> writer - PAD DAC1 control code.","Field <code>PDAC1_DAC_XPD_FORCE</code> reader - Power on DAC1. Usually …","Field <code>PDAC1_DAC_XPD_FORCE</code> writer - Power on DAC1. Usually …","Field <code>PDAC1_DRV</code> reader - the driver strength of the pad","Field <code>PDAC1_DRV</code> writer - the driver strength of the pad","Field <code>PDAC1_FUN_IE</code> reader - the input enable of the pad","Field <code>PDAC1_FUN_IE</code> writer - the input enable of the pad","Field <code>PDAC1_FUN_SEL</code> reader - the functional selection …","Field <code>PDAC1_FUN_SEL</code> writer - the functional selection …","Field <code>PDAC1_HOLD</code> reader - hold the current value of the …","Field <code>PDAC1_HOLD</code> writer - hold the current value of the …","Field <code>PDAC1_MUX_SEL</code> reader - Ò1Ó select the digital …","Field <code>PDAC1_MUX_SEL</code> writer - Ò1Ó select the digital …","Field <code>PDAC1_RDE</code> reader - the pull down enable of the pad","Field <code>PDAC1_RDE</code> writer - the pull down enable of the pad","Field <code>PDAC1_RUE</code> reader - the pull up enable of the pad","Field <code>PDAC1_RUE</code> writer - the pull up enable of the pad","Field <code>PDAC1_SLP_IE</code> reader - the input enable of the pad in …","Field <code>PDAC1_SLP_IE</code> writer - the input enable of the pad in …","Field <code>PDAC1_SLP_OE</code> reader - the output enable of the pad …","Field <code>PDAC1_SLP_OE</code> writer - the output enable of the pad …","Field <code>PDAC1_SLP_SEL</code> reader - the sleep status selection …","Field <code>PDAC1_SLP_SEL</code> writer - the sleep status selection …","Field <code>PDAC1_XPD_DAC</code> reader - Power on DAC1. Usually we …","Field <code>PDAC1_XPD_DAC</code> writer - Power on DAC1. Usually we …","Register <code>PAD_DAC1</code> reader","Register <code>PAD_DAC1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 19:26 - PAD DAC1 control code.","Bits 19:26 - PAD DAC1 control code.","Bit 10 - Power on DAC1. Usually we need to tristate PDAC1 …","Bit 10 - Power on DAC1. Usually we need to tristate PDAC1 …","Bits 30:31 - the driver strength of the pad","Bits 30:31 - the driver strength of the pad","Bit 11 - the input enable of the pad","Bit 11 - the input enable of the pad","Bits 15:16 - the functional selection signal of the pad","Bits 15:16 - the functional selection signal of the pad","Bit 29 - hold the current value of the output when setting …","Bit 29 - hold the current value of the output when setting …","Bit 17 - Ò1Ó select the digital function Ó0Óslection …","Bit 17 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - the pull down enable of the pad","Bit 28 - the pull down enable of the pad","Bit 27 - the pull up enable of the pad","Bit 27 - the pull up enable of the pad","Bit 13 - the input enable of the pad in sleep status","Bit 13 - the input enable of the pad in sleep status","Bit 12 - the output enable of the pad in sleep status","Bit 12 - the output enable of the pad in sleep status","Bit 14 - the sleep status selection signal of the pad","Bit 14 - the sleep status selection signal of the pad","Bit 18 - Power on DAC1. Usually we need to tristate PDAC1 …","Bit 18 - Power on DAC1. Usually we need to tristate PDAC1 …","","","","You can <code>read</code> this register and get <code>pad_dac2::R</code>.  You can …","Field <code>PDAC2_DAC</code> reader - PAD DAC2 control code.","Field <code>PDAC2_DAC</code> writer - PAD DAC2 control code.","Field <code>PDAC2_DAC_XPD_FORCE</code> reader - Power on DAC2. Usually …","Field <code>PDAC2_DAC_XPD_FORCE</code> writer - Power on DAC2. Usually …","Field <code>PDAC2_DRV</code> reader - the driver strength of the pad","Field <code>PDAC2_DRV</code> writer - the driver strength of the pad","Field <code>PDAC2_FUN_IE</code> reader - the input enable of the pad","Field <code>PDAC2_FUN_IE</code> writer - the input enable of the pad","Field <code>PDAC2_FUN_SEL</code> reader - the functional selection …","Field <code>PDAC2_FUN_SEL</code> writer - the functional selection …","Field <code>PDAC2_HOLD</code> reader - hold the current value of the …","Field <code>PDAC2_HOLD</code> writer - hold the current value of the …","Field <code>PDAC2_MUX_SEL</code> reader - Ò1Ó select the digital …","Field <code>PDAC2_MUX_SEL</code> writer - Ò1Ó select the digital …","Field <code>PDAC2_RDE</code> reader - the pull down enable of the pad","Field <code>PDAC2_RDE</code> writer - the pull down enable of the pad","Field <code>PDAC2_RUE</code> reader - the pull up enable of the pad","Field <code>PDAC2_RUE</code> writer - the pull up enable of the pad","Field <code>PDAC2_SLP_IE</code> reader - the input enable of the pad in …","Field <code>PDAC2_SLP_IE</code> writer - the input enable of the pad in …","Field <code>PDAC2_SLP_OE</code> reader - the output enable of the pad …","Field <code>PDAC2_SLP_OE</code> writer - the output enable of the pad …","Field <code>PDAC2_SLP_SEL</code> reader - the sleep status selection …","Field <code>PDAC2_SLP_SEL</code> writer - the sleep status selection …","Field <code>PDAC2_XPD_DAC</code> reader - Power on DAC2. Usually we …","Field <code>PDAC2_XPD_DAC</code> writer - Power on DAC2. Usually we …","Register <code>PAD_DAC2</code> reader","Register <code>PAD_DAC2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 19:26 - PAD DAC2 control code.","Bits 19:26 - PAD DAC2 control code.","Bit 10 - Power on DAC2. Usually we need to tristate PDAC2 …","Bit 10 - Power on DAC2. Usually we need to tristate PDAC2 …","Bits 30:31 - the driver strength of the pad","Bits 30:31 - the driver strength of the pad","Bit 11 - the input enable of the pad","Bit 11 - the input enable of the pad","Bits 15:16 - the functional selection signal of the pad","Bits 15:16 - the functional selection signal of the pad","Bit 29 - hold the current value of the output when setting …","Bit 29 - hold the current value of the output when setting …","Bit 17 - Ò1Ó select the digital function Ó0Óslection …","Bit 17 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - the pull down enable of the pad","Bit 28 - the pull down enable of the pad","Bit 27 - the pull up enable of the pad","Bit 27 - the pull up enable of the pad","Bit 13 - the input enable of the pad in sleep status","Bit 13 - the input enable of the pad in sleep status","Bit 12 - the output enable of the pad in sleep status","Bit 12 - the output enable of the pad in sleep status","Bit 14 - the sleep status selection signal of the pad","Bit 14 - the sleep status selection signal of the pad","Bit 18 - Power on DAC2. Usually we need to tristate PDAC1 …","Bit 18 - Power on DAC2. Usually we need to tristate PDAC1 …","","","","Field <code>INT_TYPE</code> reader - if set to 0: GPIO interrupt …","Field <code>INT_TYPE</code> writer - if set to 0: GPIO interrupt …","Field <code>PAD_DRIVER</code> reader - if set to 0: normal output if …","Field <code>PAD_DRIVER</code> writer - if set to 0: normal output if …","You can <code>read</code> this register and get <code>pin::R</code>.  You can <code>reset</code>, …","Register <code>PIN%s</code> reader","Register <code>PIN%s</code> writer","Field <code>WAKEUP_ENABLE</code> reader - GPIO wake up enable only …","Field <code>WAKEUP_ENABLE</code> writer - GPIO wake up enable only …","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 7:9 - if set to 0: GPIO interrupt disable if set to …","Bits 7:9 - if set to 0: GPIO interrupt disable if set to …","Calls <code>U::from(self)</code>.","Bit 2 - if set to 0: normal output if set to 1: open drain","Bit 2 - if set to 0: normal output if set to 1: open drain","","","","Bit 10 - GPIO wake up enable only available in light sleep","Bit 10 - GPIO wake up enable only available in light sleep","Field <code>DEBUG_12M_NO_GATING</code> reader - ","Field <code>DEBUG_12M_NO_GATING</code> writer - ","Field <code>DEBUG_SEL0</code> reader - ","Field <code>DEBUG_SEL0</code> writer - ","Field <code>DEBUG_SEL1</code> reader - ","Field <code>DEBUG_SEL1</code> writer - ","Field <code>DEBUG_SEL2</code> reader - ","Field <code>DEBUG_SEL2</code> writer - ","Field <code>DEBUG_SEL3</code> reader - ","Field <code>DEBUG_SEL3</code> writer - ","Field <code>DEBUG_SEL4</code> reader - ","Field <code>DEBUG_SEL4</code> writer - ","Register <code>RTC_DEBUG_SEL</code> reader","You can <code>read</code> this register and get <code>rtc_debug_sel::R</code>.  You …","Register <code>RTC_DEBUG_SEL</code> writer","Writes raw bits to the register.","","","Bit 25","Bit 25","Bits 0:4","Bits 0:4","Bits 5:9","Bits 5:9","Bits 10:14","Bits 10:14","Bits 15:19","Bits 15:19","Bits 20:24","Bits 20:24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>SAR_I2C_IO</code> reader","Field <code>SAR_DEBUG_BIT_SEL</code> reader - ","Field <code>SAR_DEBUG_BIT_SEL</code> writer - ","You can <code>read</code> this register and get <code>sar_i2c_io::R</code>.  You can …","Field <code>SAR_I2C_SCL_SEL</code> reader - Ò0Ó using TOUCH_PAD[0] as …","Field <code>SAR_I2C_SCL_SEL</code> writer - Ò0Ó using TOUCH_PAD[0] as …","Field <code>SAR_I2C_SDA_SEL</code> reader - Ò0Ó using TOUCH_PAD[1] as …","Field <code>SAR_I2C_SDA_SEL</code> writer - Ò0Ó using TOUCH_PAD[1] as …","Register <code>SAR_I2C_IO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 23:27","Bits 23:27","Bits 28:29 - Ò0Ó using TOUCH_PAD[0] as i2c clk Ò1Ó …","Bits 28:29 - Ò0Ó using TOUCH_PAD[0] as i2c clk Ò1Ó …","Bits 30:31 - Ò0Ó using TOUCH_PAD[1] as i2c sda Ò1Ó …","Bits 30:31 - Ò0Ó using TOUCH_PAD[1] as i2c sda Ò1Ó …","","","","Register <code>SENSOR_PADS</code> reader","Field <code>SENSE1_FUN_IE</code> reader - the input enable of the pad","Field <code>SENSE1_FUN_IE</code> writer - the input enable of the pad","Field <code>SENSE1_FUN_SEL</code> reader - the functional selection …","Field <code>SENSE1_FUN_SEL</code> writer - the functional selection …","Field <code>SENSE1_HOLD</code> reader - hold the current value of the …","Field <code>SENSE1_HOLD</code> writer - hold the current value of the …","Field <code>SENSE1_MUX_SEL</code> reader - Ò1Ó select the digital …","Field <code>SENSE1_MUX_SEL</code> writer - Ò1Ó select the digital …","Field <code>SENSE1_SLP_IE</code> reader - the input enable of the pad …","Field <code>SENSE1_SLP_IE</code> writer - the input enable of the pad …","Field <code>SENSE1_SLP_SEL</code> reader - the sleep status selection …","Field <code>SENSE1_SLP_SEL</code> writer - the sleep status selection …","Field <code>SENSE2_FUN_IE</code> reader - the input enable of the pad","Field <code>SENSE2_FUN_IE</code> writer - the input enable of the pad","Field <code>SENSE2_FUN_SEL</code> reader - the functional selection …","Field <code>SENSE2_FUN_SEL</code> writer - the functional selection …","Field <code>SENSE2_HOLD</code> reader - hold the current value of the …","Field <code>SENSE2_HOLD</code> writer - hold the current value of the …","Field <code>SENSE2_MUX_SEL</code> reader - Ò1Ó select the digital …","Field <code>SENSE2_MUX_SEL</code> writer - Ò1Ó select the digital …","Field <code>SENSE2_SLP_IE</code> reader - the input enable of the pad …","Field <code>SENSE2_SLP_IE</code> writer - the input enable of the pad …","Field <code>SENSE2_SLP_SEL</code> reader - the sleep status selection …","Field <code>SENSE2_SLP_SEL</code> writer - the sleep status selection …","Field <code>SENSE3_FUN_IE</code> reader - the input enable of the pad","Field <code>SENSE3_FUN_IE</code> writer - the input enable of the pad","Field <code>SENSE3_FUN_SEL</code> reader - the functional selection …","Field <code>SENSE3_FUN_SEL</code> writer - the functional selection …","Field <code>SENSE3_HOLD</code> reader - hold the current value of the …","Field <code>SENSE3_HOLD</code> writer - hold the current value of the …","Field <code>SENSE3_MUX_SEL</code> reader - Ò1Ó select the digital …","Field <code>SENSE3_MUX_SEL</code> writer - Ò1Ó select the digital …","Field <code>SENSE3_SLP_IE</code> reader - the input enable of the pad …","Field <code>SENSE3_SLP_IE</code> writer - the input enable of the pad …","Field <code>SENSE3_SLP_SEL</code> reader - the sleep status selection …","Field <code>SENSE3_SLP_SEL</code> writer - the sleep status selection …","Field <code>SENSE4_FUN_IE</code> reader - the input enable of the pad","Field <code>SENSE4_FUN_IE</code> writer - the input enable of the pad","Field <code>SENSE4_FUN_SEL</code> reader - the functional selection …","Field <code>SENSE4_FUN_SEL</code> writer - the functional selection …","Field <code>SENSE4_HOLD</code> reader - hold the current value of the …","Field <code>SENSE4_HOLD</code> writer - hold the current value of the …","Field <code>SENSE4_MUX_SEL</code> reader - Ò1Ó select the digital …","Field <code>SENSE4_MUX_SEL</code> writer - Ò1Ó select the digital …","Field <code>SENSE4_SLP_IE</code> reader - the input enable of the pad …","Field <code>SENSE4_SLP_IE</code> writer - the input enable of the pad …","Field <code>SENSE4_SLP_SEL</code> reader - the sleep status selection …","Field <code>SENSE4_SLP_SEL</code> writer - the sleep status selection …","You can <code>read</code> this register and get <code>sensor_pads::R</code>.  You …","Register <code>SENSOR_PADS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19 - the input enable of the pad","Bit 19 - the input enable of the pad","Bits 22:23 - the functional selection signal of the pad","Bits 22:23 - the functional selection signal of the pad","Bit 31 - hold the current value of the output when setting …","Bit 31 - hold the current value of the output when setting …","Bit 27 - Ò1Ó select the digital function Ó0Óslection …","Bit 27 - Ò1Ó select the digital function Ó0Óslection …","Bit 20 - the input enable of the pad in sleep status","Bit 20 - the input enable of the pad in sleep status","Bit 21 - the sleep status selection signal of the pad","Bit 21 - the sleep status selection signal of the pad","Bit 14 - the input enable of the pad","Bit 14 - the input enable of the pad","Bits 17:18 - the functional selection signal of the pad","Bits 17:18 - the functional selection signal of the pad","Bit 30 - hold the current value of the output when setting …","Bit 30 - hold the current value of the output when setting …","Bit 26 - Ò1Ó select the digital function Ó0Óslection …","Bit 26 - Ò1Ó select the digital function Ó0Óslection …","Bit 15 - the input enable of the pad in sleep status","Bit 15 - the input enable of the pad in sleep status","Bit 16 - the sleep status selection signal of the pad","Bit 16 - the sleep status selection signal of the pad","Bit 9 - the input enable of the pad","Bit 9 - the input enable of the pad","Bits 12:13 - the functional selection signal of the pad","Bits 12:13 - the functional selection signal of the pad","Bit 29 - hold the current value of the output when setting …","Bit 29 - hold the current value of the output when setting …","Bit 25 - Ò1Ó select the digital function Ó0Óslection …","Bit 25 - Ò1Ó select the digital function Ó0Óslection …","Bit 10 - the input enable of the pad in sleep status","Bit 10 - the input enable of the pad in sleep status","Bit 11 - the sleep status selection signal of the pad","Bit 11 - the sleep status selection signal of the pad","Bit 4 - the input enable of the pad","Bit 4 - the input enable of the pad","Bits 7:8 - the functional selection signal of the pad","Bits 7:8 - the functional selection signal of the pad","Bit 28 - hold the current value of the output when setting …","Bit 28 - hold the current value of the output when setting …","Bit 24 - Ò1Ó select the digital function Ó0Óslection …","Bit 24 - Ò1Ó select the digital function Ó0Óslection …","Bit 5 - the input enable of the pad in sleep status","Bit 5 - the input enable of the pad in sleep status","Bit 6 - the sleep status selection signal of the pad","Bit 6 - the sleep status selection signal of the pad","","","","Field <code>INT</code> reader - GPIO0~17 interrupt status","Field <code>INT</code> writer - GPIO0~17 interrupt status","Register <code>STATUS</code> reader","You can <code>read</code> this register and get <code>status::R</code>.  You can …","Register <code>STATUS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 14:31 - GPIO0~17 interrupt status","Bits 14:31 - GPIO0~17 interrupt status","Calls <code>U::from(self)</code>.","","","","Field <code>STATUS_INT_W1TC</code> writer - GPIO0~17 interrupt status …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Register <code>STATUS_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 14:31 - GPIO0~17 interrupt status write 1 to clear","","","","Field <code>STATUS_INT_W1TS</code> writer - GPIO0~17 interrupt status …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Register <code>STATUS_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 14:31 - GPIO0~17 interrupt status write 1 to set","","","","Register <code>TOUCH_CFG</code> reader","You can <code>read</code> this register and get <code>touch_cfg::R</code>.  You can …","Field <code>TOUCH_DCUR</code> reader - touch sensor bias current. …","Field <code>TOUCH_DCUR</code> writer - touch sensor bias current. …","Field <code>TOUCH_DRANGE</code> reader - touch sensor saw wave voltage …","Field <code>TOUCH_DRANGE</code> writer - touch sensor saw wave voltage …","Field <code>TOUCH_DREFH</code> reader - touch sensor saw wave top …","Field <code>TOUCH_DREFH</code> writer - touch sensor saw wave top …","Field <code>TOUCH_DREFL</code> reader - touch sensor saw wave bottom …","Field <code>TOUCH_DREFL</code> writer - touch sensor saw wave bottom …","Field <code>TOUCH_XPD_BIAS</code> reader - touch sensor bias power on.","Field <code>TOUCH_XPD_BIAS</code> writer - touch sensor bias power on.","Register <code>TOUCH_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 23:24 - touch sensor bias current. Should have option …","Bits 23:24 - touch sensor bias current. Should have option …","Bits 25:26 - touch sensor saw wave voltage range.","Bits 25:26 - touch sensor saw wave voltage range.","Bits 29:30 - touch sensor saw wave top voltage.","Bits 29:30 - touch sensor saw wave top voltage.","Bits 27:28 - touch sensor saw wave bottom voltage.","Bits 27:28 - touch sensor saw wave bottom voltage.","Bit 31 - touch sensor bias power on.","Bit 31 - touch sensor bias power on.","","","","Field <code>DAC</code> reader - touch sensor slope control. 3-bit for …","Field <code>DAC</code> writer - touch sensor slope control. 3-bit for …","Field <code>DRV</code> reader - the driver strength of the pad","Field <code>DRV</code> writer - the driver strength of the pad","Field <code>FUN_IE</code> reader - the input enable of the pad","Field <code>FUN_IE</code> writer - the input enable of the pad","Field <code>FUN_SEL</code> reader - the functional selection signal of …","Field <code>FUN_SEL</code> writer - the functional selection signal of …","Field <code>HOLD</code> reader - hold the current value of the output …","Field <code>HOLD</code> writer - hold the current value of the output …","Field <code>MUX_SEL</code> reader - Ò1Ó select the digital function …","Field <code>MUX_SEL</code> writer - Ò1Ó select the digital function …","Register <code>TOUCH_PAD0</code> reader","Field <code>RDE</code> reader - the pull down enable of the pad","Field <code>RDE</code> writer - the pull down enable of the pad","Field <code>RUE</code> reader - the pull up enable of the pad","Field <code>RUE</code> writer - the pull up enable of the pad","Field <code>SLP_IE</code> reader - the input enable of the pad in sleep …","Field <code>SLP_IE</code> writer - the input enable of the pad in sleep …","Field <code>SLP_OE</code> reader - the output enable of the pad in …","Field <code>SLP_OE</code> writer - the output enable of the pad in …","Field <code>SLP_SEL</code> reader - the sleep status selection signal …","Field <code>SLP_SEL</code> writer - the sleep status selection signal …","Field <code>START</code> reader - start touch sensor.","Field <code>START</code> writer - start touch sensor.","Field <code>TIE_OPT</code> reader - default touch sensor tie option. 0: …","Field <code>TIE_OPT</code> writer - default touch sensor tie option. 0: …","You can <code>read</code> this register and get <code>touch_pad0::R</code>.  You can …","Field <code>TO_GPIO</code> reader - connect the rtc pad input to …","Field <code>TO_GPIO</code> writer - connect the rtc pad input to …","Register <code>TOUCH_PAD0</code> writer","Field <code>XPD</code> reader - touch sensor power on.","Field <code>XPD</code> writer - touch sensor power on.","Writes raw bits to the register.","","","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 29:30 - the driver strength of the pad","Bits 29:30 - the driver strength of the pad","Returns the argument unchanged.","Bit 13 - the input enable of the pad","Bit 13 - the input enable of the pad","Bits 17:18 - the functional selection signal of the pad","Bits 17:18 - the functional selection signal of the pad","Bit 31 - hold the current value of the output when setting …","Bit 31 - hold the current value of the output when setting …","Calls <code>U::from(self)</code>.","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - the pull down enable of the pad","Bit 28 - the pull down enable of the pad","Bit 27 - the pull up enable of the pad","Bit 27 - the pull up enable of the pad","Bit 15 - the input enable of the pad in sleep status","Bit 15 - the input enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 16 - the sleep status selection signal of the pad","Bit 16 - the sleep status selection signal of the pad","Bit 22 - start touch sensor.","Bit 22 - start touch sensor.","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 12 - connect the rtc pad input to digital pad input …","Bit 12 - connect the rtc pad input to digital pad input …","","","","Bit 20 - touch sensor power on.","Bit 20 - touch sensor power on.","Field <code>DAC</code> reader - touch sensor slope control. 3-bit for …","Field <code>DAC</code> writer - touch sensor slope control. 3-bit for …","Field <code>DRV</code> reader - the driver strength of the pad","Field <code>DRV</code> writer - the driver strength of the pad","Field <code>FUN_IE</code> reader - the input enable of the pad","Field <code>FUN_IE</code> writer - the input enable of the pad","Field <code>FUN_SEL</code> reader - the functional selection signal of …","Field <code>FUN_SEL</code> writer - the functional selection signal of …","Field <code>HOLD</code> reader - ","Field <code>HOLD</code> writer - ","Field <code>MUX_SEL</code> reader - Ò1Ó select the digital function …","Field <code>MUX_SEL</code> writer - Ò1Ó select the digital function …","Register <code>TOUCH_PAD1</code> reader","Field <code>RDE</code> reader - the pull down enable of the pad","Field <code>RDE</code> writer - the pull down enable of the pad","Field <code>RUE</code> reader - the pull up enable of the pad","Field <code>RUE</code> writer - the pull up enable of the pad","Field <code>SLP_IE</code> reader - the input enable of the pad in sleep …","Field <code>SLP_IE</code> writer - the input enable of the pad in sleep …","Field <code>SLP_OE</code> reader - the output enable of the pad in …","Field <code>SLP_OE</code> writer - the output enable of the pad in …","Field <code>SLP_SEL</code> reader - the sleep status selection signal …","Field <code>SLP_SEL</code> writer - the sleep status selection signal …","Field <code>START</code> reader - start touch sensor.","Field <code>START</code> writer - start touch sensor.","Field <code>TIE_OPT</code> reader - default touch sensor tie option. 0: …","Field <code>TIE_OPT</code> writer - default touch sensor tie option. 0: …","You can <code>read</code> this register and get <code>touch_pad1::R</code>.  You can …","Field <code>TO_GPIO</code> reader - connect the rtc pad input to …","Field <code>TO_GPIO</code> writer - connect the rtc pad input to …","Register <code>TOUCH_PAD1</code> writer","Field <code>XPD</code> reader - touch sensor power on.","Field <code>XPD</code> writer - touch sensor power on.","Writes raw bits to the register.","","","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 29:30 - the driver strength of the pad","Bits 29:30 - the driver strength of the pad","Returns the argument unchanged.","Bit 13 - the input enable of the pad","Bit 13 - the input enable of the pad","Bits 17:18 - the functional selection signal of the pad","Bits 17:18 - the functional selection signal of the pad","Bit 31","Bit 31","Calls <code>U::from(self)</code>.","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - the pull down enable of the pad","Bit 28 - the pull down enable of the pad","Bit 27 - the pull up enable of the pad","Bit 27 - the pull up enable of the pad","Bit 15 - the input enable of the pad in sleep status","Bit 15 - the input enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 16 - the sleep status selection signal of the pad","Bit 16 - the sleep status selection signal of the pad","Bit 22 - start touch sensor.","Bit 22 - start touch sensor.","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 12 - connect the rtc pad input to digital pad input …","Bit 12 - connect the rtc pad input to digital pad input …","","","","Bit 20 - touch sensor power on.","Bit 20 - touch sensor power on.","Field <code>DAC</code> reader - touch sensor slope control. 3-bit for …","Field <code>DAC</code> writer - touch sensor slope control. 3-bit for …","Field <code>DRV</code> reader - the driver strength of the pad","Field <code>DRV</code> writer - the driver strength of the pad","Field <code>FUN_IE</code> reader - the input enable of the pad","Field <code>FUN_IE</code> writer - the input enable of the pad","Field <code>FUN_SEL</code> reader - the functional selection signal of …","Field <code>FUN_SEL</code> writer - the functional selection signal of …","Field <code>HOLD</code> reader - hold the current value of the output …","Field <code>HOLD</code> writer - hold the current value of the output …","Field <code>MUX_SEL</code> reader - Ò1Ó select the digital function …","Field <code>MUX_SEL</code> writer - Ò1Ó select the digital function …","Register <code>TOUCH_PAD2</code> reader","Field <code>RDE</code> reader - the pull down enable of the pad","Field <code>RDE</code> writer - the pull down enable of the pad","Field <code>RUE</code> reader - the pull up enable of the pad","Field <code>RUE</code> writer - the pull up enable of the pad","Field <code>SLP_IE</code> reader - the input enable of the pad in sleep …","Field <code>SLP_IE</code> writer - the input enable of the pad in sleep …","Field <code>SLP_OE</code> reader - the output enable of the pad in …","Field <code>SLP_OE</code> writer - the output enable of the pad in …","Field <code>SLP_SEL</code> reader - the sleep status selection signal …","Field <code>SLP_SEL</code> writer - the sleep status selection signal …","Field <code>START</code> reader - start touch sensor.","Field <code>START</code> writer - start touch sensor.","Field <code>TIE_OPT</code> reader - default touch sensor tie option. 0: …","Field <code>TIE_OPT</code> writer - default touch sensor tie option. 0: …","You can <code>read</code> this register and get <code>touch_pad2::R</code>.  You can …","Field <code>TO_GPIO</code> reader - connect the rtc pad input to …","Field <code>TO_GPIO</code> writer - connect the rtc pad input to …","Register <code>TOUCH_PAD2</code> writer","Field <code>XPD</code> reader - touch sensor power on.","Field <code>XPD</code> writer - touch sensor power on.","Writes raw bits to the register.","","","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 29:30 - the driver strength of the pad","Bits 29:30 - the driver strength of the pad","Returns the argument unchanged.","Bit 13 - the input enable of the pad","Bit 13 - the input enable of the pad","Bits 17:18 - the functional selection signal of the pad","Bits 17:18 - the functional selection signal of the pad","Bit 31 - hold the current value of the output when setting …","Bit 31 - hold the current value of the output when setting …","Calls <code>U::from(self)</code>.","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - the pull down enable of the pad","Bit 28 - the pull down enable of the pad","Bit 27 - the pull up enable of the pad","Bit 27 - the pull up enable of the pad","Bit 15 - the input enable of the pad in sleep status","Bit 15 - the input enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 16 - the sleep status selection signal of the pad","Bit 16 - the sleep status selection signal of the pad","Bit 22 - start touch sensor.","Bit 22 - start touch sensor.","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 12 - connect the rtc pad input to digital pad input …","Bit 12 - connect the rtc pad input to digital pad input …","","","","Bit 20 - touch sensor power on.","Bit 20 - touch sensor power on.","Field <code>DAC</code> reader - touch sensor slope control. 3-bit for …","Field <code>DAC</code> writer - touch sensor slope control. 3-bit for …","Field <code>DRV</code> reader - the driver strength of the pad","Field <code>DRV</code> writer - the driver strength of the pad","Field <code>FUN_IE</code> reader - the input enable of the pad","Field <code>FUN_IE</code> writer - the input enable of the pad","Field <code>FUN_SEL</code> reader - the functional selection signal of …","Field <code>FUN_SEL</code> writer - the functional selection signal of …","Field <code>HOLD</code> reader - hold the current value of the output …","Field <code>HOLD</code> writer - hold the current value of the output …","Field <code>MUX_SEL</code> reader - Ò1Ó select the digital function …","Field <code>MUX_SEL</code> writer - Ò1Ó select the digital function …","Register <code>TOUCH_PAD3</code> reader","Field <code>RDE</code> reader - the pull down enable of the pad","Field <code>RDE</code> writer - the pull down enable of the pad","Field <code>RUE</code> reader - the pull up enable of the pad","Field <code>RUE</code> writer - the pull up enable of the pad","Field <code>SLP_IE</code> reader - the input enable of the pad in sleep …","Field <code>SLP_IE</code> writer - the input enable of the pad in sleep …","Field <code>SLP_OE</code> reader - the output enable of the pad in …","Field <code>SLP_OE</code> writer - the output enable of the pad in …","Field <code>SLP_SEL</code> reader - the sleep status selection signal …","Field <code>SLP_SEL</code> writer - the sleep status selection signal …","Field <code>START</code> reader - start touch sensor.","Field <code>START</code> writer - start touch sensor.","Field <code>TIE_OPT</code> reader - default touch sensor tie option. 0: …","Field <code>TIE_OPT</code> writer - default touch sensor tie option. 0: …","You can <code>read</code> this register and get <code>touch_pad3::R</code>.  You can …","Field <code>TO_GPIO</code> reader - connect the rtc pad input to …","Field <code>TO_GPIO</code> writer - connect the rtc pad input to …","Register <code>TOUCH_PAD3</code> writer","Field <code>XPD</code> reader - touch sensor power on.","Field <code>XPD</code> writer - touch sensor power on.","Writes raw bits to the register.","","","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 29:30 - the driver strength of the pad","Bits 29:30 - the driver strength of the pad","Returns the argument unchanged.","Bit 13 - the input enable of the pad","Bit 13 - the input enable of the pad","Bits 17:18 - the functional selection signal of the pad","Bits 17:18 - the functional selection signal of the pad","Bit 31 - hold the current value of the output when setting …","Bit 31 - hold the current value of the output when setting …","Calls <code>U::from(self)</code>.","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - the pull down enable of the pad","Bit 28 - the pull down enable of the pad","Bit 27 - the pull up enable of the pad","Bit 27 - the pull up enable of the pad","Bit 15 - the input enable of the pad in sleep status","Bit 15 - the input enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 16 - the sleep status selection signal of the pad","Bit 16 - the sleep status selection signal of the pad","Bit 22 - start touch sensor.","Bit 22 - start touch sensor.","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 12 - connect the rtc pad input to digital pad input …","Bit 12 - connect the rtc pad input to digital pad input …","","","","Bit 20 - touch sensor power on.","Bit 20 - touch sensor power on.","Field <code>DAC</code> reader - touch sensor slope control. 3-bit for …","Field <code>DAC</code> writer - touch sensor slope control. 3-bit for …","Field <code>DRV</code> reader - the driver strength of the pad","Field <code>DRV</code> writer - the driver strength of the pad","Field <code>FUN_IE</code> reader - the input enable of the pad","Field <code>FUN_IE</code> writer - the input enable of the pad","Field <code>FUN_SEL</code> reader - the functional selection signal of …","Field <code>FUN_SEL</code> writer - the functional selection signal of …","Field <code>HOLD</code> reader - hold the current value of the output …","Field <code>HOLD</code> writer - hold the current value of the output …","Field <code>MUX_SEL</code> reader - Ò1Ó select the digital function …","Field <code>MUX_SEL</code> writer - Ò1Ó select the digital function …","Register <code>TOUCH_PAD4</code> reader","Field <code>RDE</code> reader - the pull down enable of the pad","Field <code>RDE</code> writer - the pull down enable of the pad","Field <code>RUE</code> reader - the pull up enable of the pad","Field <code>RUE</code> writer - the pull up enable of the pad","Field <code>SLP_IE</code> reader - the input enable of the pad in sleep …","Field <code>SLP_IE</code> writer - the input enable of the pad in sleep …","Field <code>SLP_OE</code> reader - the output enable of the pad in …","Field <code>SLP_OE</code> writer - the output enable of the pad in …","Field <code>SLP_SEL</code> reader - the sleep status selection signal …","Field <code>SLP_SEL</code> writer - the sleep status selection signal …","Field <code>START</code> reader - start touch sensor.","Field <code>START</code> writer - start touch sensor.","Field <code>TIE_OPT</code> reader - default touch sensor tie option. 0: …","Field <code>TIE_OPT</code> writer - default touch sensor tie option. 0: …","You can <code>read</code> this register and get <code>touch_pad4::R</code>.  You can …","Field <code>TO_GPIO</code> reader - connect the rtc pad input to …","Field <code>TO_GPIO</code> writer - connect the rtc pad input to …","Register <code>TOUCH_PAD4</code> writer","Field <code>XPD</code> reader - touch sensor power on.","Field <code>XPD</code> writer - touch sensor power on.","Writes raw bits to the register.","","","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 29:30 - the driver strength of the pad","Bits 29:30 - the driver strength of the pad","Returns the argument unchanged.","Bit 13 - the input enable of the pad","Bit 13 - the input enable of the pad","Bits 17:18 - the functional selection signal of the pad","Bits 17:18 - the functional selection signal of the pad","Bit 31 - hold the current value of the output when setting …","Bit 31 - hold the current value of the output when setting …","Calls <code>U::from(self)</code>.","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - the pull down enable of the pad","Bit 28 - the pull down enable of the pad","Bit 27 - the pull up enable of the pad","Bit 27 - the pull up enable of the pad","Bit 15 - the input enable of the pad in sleep status","Bit 15 - the input enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 16 - the sleep status selection signal of the pad","Bit 16 - the sleep status selection signal of the pad","Bit 22 - start touch sensor.","Bit 22 - start touch sensor.","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 12 - connect the rtc pad input to digital pad input …","Bit 12 - connect the rtc pad input to digital pad input …","","","","Bit 20 - touch sensor power on.","Bit 20 - touch sensor power on.","Field <code>DAC</code> reader - touch sensor slope control. 3-bit for …","Field <code>DAC</code> writer - touch sensor slope control. 3-bit for …","Field <code>DRV</code> reader - the driver strength of the pad","Field <code>DRV</code> writer - the driver strength of the pad","Field <code>FUN_IE</code> reader - the input enable of the pad","Field <code>FUN_IE</code> writer - the input enable of the pad","Field <code>FUN_SEL</code> reader - the functional selection signal of …","Field <code>FUN_SEL</code> writer - the functional selection signal of …","Field <code>HOLD</code> reader - hold the current value of the output …","Field <code>HOLD</code> writer - hold the current value of the output …","Field <code>MUX_SEL</code> reader - Ò1Ó select the digital function …","Field <code>MUX_SEL</code> writer - Ò1Ó select the digital function …","Register <code>TOUCH_PAD5</code> reader","Field <code>RDE</code> reader - the pull down enable of the pad","Field <code>RDE</code> writer - the pull down enable of the pad","Field <code>RUE</code> reader - the pull up enable of the pad","Field <code>RUE</code> writer - the pull up enable of the pad","Field <code>SLP_IE</code> reader - the input enable of the pad in sleep …","Field <code>SLP_IE</code> writer - the input enable of the pad in sleep …","Field <code>SLP_OE</code> reader - the output enable of the pad in …","Field <code>SLP_OE</code> writer - the output enable of the pad in …","Field <code>SLP_SEL</code> reader - the sleep status selection signal …","Field <code>SLP_SEL</code> writer - the sleep status selection signal …","Field <code>START</code> reader - start touch sensor.","Field <code>START</code> writer - start touch sensor.","Field <code>TIE_OPT</code> reader - default touch sensor tie option. 0: …","Field <code>TIE_OPT</code> writer - default touch sensor tie option. 0: …","You can <code>read</code> this register and get <code>touch_pad5::R</code>.  You can …","Field <code>TO_GPIO</code> reader - connect the rtc pad input to …","Field <code>TO_GPIO</code> writer - connect the rtc pad input to …","Register <code>TOUCH_PAD5</code> writer","Field <code>XPD</code> reader - touch sensor power on.","Field <code>XPD</code> writer - touch sensor power on.","Writes raw bits to the register.","","","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 29:30 - the driver strength of the pad","Bits 29:30 - the driver strength of the pad","Returns the argument unchanged.","Bit 13 - the input enable of the pad","Bit 13 - the input enable of the pad","Bits 17:18 - the functional selection signal of the pad","Bits 17:18 - the functional selection signal of the pad","Bit 31 - hold the current value of the output when setting …","Bit 31 - hold the current value of the output when setting …","Calls <code>U::from(self)</code>.","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - the pull down enable of the pad","Bit 28 - the pull down enable of the pad","Bit 27 - the pull up enable of the pad","Bit 27 - the pull up enable of the pad","Bit 15 - the input enable of the pad in sleep status","Bit 15 - the input enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 16 - the sleep status selection signal of the pad","Bit 16 - the sleep status selection signal of the pad","Bit 22 - start touch sensor.","Bit 22 - start touch sensor.","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 12 - connect the rtc pad input to digital pad input …","Bit 12 - connect the rtc pad input to digital pad input …","","","","Bit 20 - touch sensor power on.","Bit 20 - touch sensor power on.","Field <code>DAC</code> reader - touch sensor slope control. 3-bit for …","Field <code>DAC</code> writer - touch sensor slope control. 3-bit for …","Field <code>DRV</code> reader - the driver strength of the pad","Field <code>DRV</code> writer - the driver strength of the pad","Field <code>FUN_IE</code> reader - the input enable of the pad","Field <code>FUN_IE</code> writer - the input enable of the pad","Field <code>FUN_SEL</code> reader - the functional selection signal of …","Field <code>FUN_SEL</code> writer - the functional selection signal of …","Field <code>HOLD</code> reader - hold the current value of the output …","Field <code>HOLD</code> writer - hold the current value of the output …","Field <code>MUX_SEL</code> reader - Ò1Ó select the digital function …","Field <code>MUX_SEL</code> writer - Ò1Ó select the digital function …","Register <code>TOUCH_PAD6</code> reader","Field <code>RDE</code> reader - the pull down enable of the pad","Field <code>RDE</code> writer - the pull down enable of the pad","Field <code>RUE</code> reader - the pull up enable of the pad","Field <code>RUE</code> writer - the pull up enable of the pad","Field <code>SLP_IE</code> reader - the input enable of the pad in sleep …","Field <code>SLP_IE</code> writer - the input enable of the pad in sleep …","Field <code>SLP_OE</code> reader - the output enable of the pad in …","Field <code>SLP_OE</code> writer - the output enable of the pad in …","Field <code>SLP_SEL</code> reader - the sleep status selection signal …","Field <code>SLP_SEL</code> writer - the sleep status selection signal …","Field <code>START</code> reader - start touch sensor.","Field <code>START</code> writer - start touch sensor.","Field <code>TIE_OPT</code> reader - default touch sensor tie option. 0: …","Field <code>TIE_OPT</code> writer - default touch sensor tie option. 0: …","You can <code>read</code> this register and get <code>touch_pad6::R</code>.  You can …","Field <code>TO_GPIO</code> reader - connect the rtc pad input to …","Field <code>TO_GPIO</code> writer - connect the rtc pad input to …","Register <code>TOUCH_PAD6</code> writer","Field <code>XPD</code> reader - touch sensor power on.","Field <code>XPD</code> writer - touch sensor power on.","Writes raw bits to the register.","","","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 29:30 - the driver strength of the pad","Bits 29:30 - the driver strength of the pad","Returns the argument unchanged.","Bit 13 - the input enable of the pad","Bit 13 - the input enable of the pad","Bits 17:18 - the functional selection signal of the pad","Bits 17:18 - the functional selection signal of the pad","Bit 31 - hold the current value of the output when setting …","Bit 31 - hold the current value of the output when setting …","Calls <code>U::from(self)</code>.","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - the pull down enable of the pad","Bit 28 - the pull down enable of the pad","Bit 27 - the pull up enable of the pad","Bit 27 - the pull up enable of the pad","Bit 15 - the input enable of the pad in sleep status","Bit 15 - the input enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 16 - the sleep status selection signal of the pad","Bit 16 - the sleep status selection signal of the pad","Bit 22 - start touch sensor.","Bit 22 - start touch sensor.","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 12 - connect the rtc pad input to digital pad input …","Bit 12 - connect the rtc pad input to digital pad input …","","","","Bit 20 - touch sensor power on.","Bit 20 - touch sensor power on.","Field <code>DAC</code> reader - touch sensor slope control. 3-bit for …","Field <code>DAC</code> writer - touch sensor slope control. 3-bit for …","Field <code>DRV</code> reader - the driver strength of the pad","Field <code>DRV</code> writer - the driver strength of the pad","Field <code>FUN_IE</code> reader - the input enable of the pad","Field <code>FUN_IE</code> writer - the input enable of the pad","Field <code>FUN_SEL</code> reader - the functional selection signal of …","Field <code>FUN_SEL</code> writer - the functional selection signal of …","Field <code>HOLD</code> reader - hold the current value of the output …","Field <code>HOLD</code> writer - hold the current value of the output …","Field <code>MUX_SEL</code> reader - Ò1Ó select the digital function …","Field <code>MUX_SEL</code> writer - Ò1Ó select the digital function …","Register <code>TOUCH_PAD7</code> reader","Field <code>RDE</code> reader - the pull down enable of the pad","Field <code>RDE</code> writer - the pull down enable of the pad","Field <code>RUE</code> reader - the pull up enable of the pad","Field <code>RUE</code> writer - the pull up enable of the pad","Field <code>SLP_IE</code> reader - the input enable of the pad in sleep …","Field <code>SLP_IE</code> writer - the input enable of the pad in sleep …","Field <code>SLP_OE</code> reader - the output enable of the pad in …","Field <code>SLP_OE</code> writer - the output enable of the pad in …","Field <code>SLP_SEL</code> reader - the sleep status selection signal …","Field <code>SLP_SEL</code> writer - the sleep status selection signal …","Field <code>START</code> reader - start touch sensor.","Field <code>START</code> writer - start touch sensor.","Field <code>TIE_OPT</code> reader - default touch sensor tie option. 0: …","Field <code>TIE_OPT</code> writer - default touch sensor tie option. 0: …","You can <code>read</code> this register and get <code>touch_pad7::R</code>.  You can …","Field <code>TO_GPIO</code> reader - connect the rtc pad input to …","Field <code>TO_GPIO</code> writer - connect the rtc pad input to …","Register <code>TOUCH_PAD7</code> writer","Field <code>XPD</code> reader - touch sensor power on.","Field <code>XPD</code> writer - touch sensor power on.","Writes raw bits to the register.","","","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 29:30 - the driver strength of the pad","Bits 29:30 - the driver strength of the pad","Returns the argument unchanged.","Bit 13 - the input enable of the pad","Bit 13 - the input enable of the pad","Bits 17:18 - the functional selection signal of the pad","Bits 17:18 - the functional selection signal of the pad","Bit 31 - hold the current value of the output when setting …","Bit 31 - hold the current value of the output when setting …","Calls <code>U::from(self)</code>.","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 19 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - the pull down enable of the pad","Bit 28 - the pull down enable of the pad","Bit 27 - the pull up enable of the pad","Bit 27 - the pull up enable of the pad","Bit 15 - the input enable of the pad in sleep status","Bit 15 - the input enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 14 - the output enable of the pad in sleep status","Bit 16 - the sleep status selection signal of the pad","Bit 16 - the sleep status selection signal of the pad","Bit 22 - start touch sensor.","Bit 22 - start touch sensor.","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 12 - connect the rtc pad input to digital pad input …","Bit 12 - connect the rtc pad input to digital pad input …","","","","Bit 20 - touch sensor power on.","Bit 20 - touch sensor power on.","Field <code>DAC</code> reader - touch sensor slope control. 3-bit for …","Field <code>DAC</code> writer - touch sensor slope control. 3-bit for …","Register <code>TOUCH_PAD8</code> reader","Field <code>START</code> reader - start touch sensor.","Field <code>START</code> writer - start touch sensor.","Field <code>TIE_OPT</code> reader - default touch sensor tie option. 0: …","Field <code>TIE_OPT</code> writer - default touch sensor tie option. 0: …","You can <code>read</code> this register and get <code>touch_pad8::R</code>.  You can …","Field <code>TO_GPIO</code> reader - connect the rtc pad input to …","Field <code>TO_GPIO</code> writer - connect the rtc pad input to …","Register <code>TOUCH_PAD8</code> writer","Field <code>XPD</code> reader - touch sensor power on.","Field <code>XPD</code> writer - touch sensor power on.","Writes raw bits to the register.","","","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 23:25 - touch sensor slope control. 3-bit for each …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22 - start touch sensor.","Bit 22 - start touch sensor.","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 19 - connect the rtc pad input to digital pad input …","Bit 19 - connect the rtc pad input to digital pad input …","","","","Bit 20 - touch sensor power on.","Bit 20 - touch sensor power on.","Field <code>DAC</code> reader - touch sensor slope control. 3-bit for …","Field <code>DAC</code> writer - touch sensor slope control. 3-bit for …","Register <code>TOUCH_PAD9</code> reader","Field <code>START</code> reader - start touch sensor.","Field <code>START</code> writer - start touch sensor.","Field <code>TIE_OPT</code> reader - default touch sensor tie option. 0: …","Field <code>TIE_OPT</code> writer - default touch sensor tie option. 0: …","You can <code>read</code> this register and get <code>touch_pad9::R</code>.  You can …","Field <code>TO_GPIO</code> reader - connect the rtc pad input to …","Field <code>TO_GPIO</code> writer - connect the rtc pad input to …","Register <code>TOUCH_PAD9</code> writer","Field <code>XPD</code> reader - touch sensor power on.","Field <code>XPD</code> writer - touch sensor power on.","Writes raw bits to the register.","","","Bits 23:25 - touch sensor slope control. 3-bit for each …","Bits 23:25 - touch sensor slope control. 3-bit for each …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22 - start touch sensor.","Bit 22 - start touch sensor.","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 21 - default touch sensor tie option. 0: tie low 1: …","Bit 19 - connect the rtc pad input to digital pad input …","Bit 19 - connect the rtc pad input to digital pad input …","","","","Bit 20 - touch sensor power on.","Bit 20 - touch sensor power on.","Field <code>DAC_XTAL_32K</code> reader - 32K XTAL bias current DAC.","Field <code>DAC_XTAL_32K</code> writer - 32K XTAL bias current DAC.","Field <code>DBIAS_XTAL_32K</code> reader - 32K XTAL self-bias reference …","Field <code>DBIAS_XTAL_32K</code> writer - 32K XTAL self-bias reference …","Field <code>DRES_XTAL_32K</code> reader - 32K XTAL resistor bias …","Field <code>DRES_XTAL_32K</code> writer - 32K XTAL resistor bias …","Register <code>XTAL_32K_PAD</code> reader","Register <code>XTAL_32K_PAD</code> writer","Field <code>X32N_DRV</code> reader - the driver strength of the pad","Field <code>X32N_DRV</code> writer - the driver strength of the pad","Field <code>X32N_FUN_IE</code> reader - the input enable of the pad","Field <code>X32N_FUN_IE</code> writer - the input enable of the pad","Field <code>X32N_FUN_SEL</code> reader - the functional selection …","Field <code>X32N_FUN_SEL</code> writer - the functional selection …","Field <code>X32N_HOLD</code> reader - hold the current value of the …","Field <code>X32N_HOLD</code> writer - hold the current value of the …","Field <code>X32N_MUX_SEL</code> reader - Ò1Ó select the digital …","Field <code>X32N_MUX_SEL</code> writer - Ò1Ó select the digital …","Field <code>X32N_RDE</code> reader - the pull down enable of the pad","Field <code>X32N_RDE</code> writer - the pull down enable of the pad","Field <code>X32N_RUE</code> reader - the pull up enable of the pad","Field <code>X32N_RUE</code> writer - the pull up enable of the pad","Field <code>X32N_SLP_IE</code> reader - the input enable of the pad in …","Field <code>X32N_SLP_IE</code> writer - the input enable of the pad in …","Field <code>X32N_SLP_OE</code> reader - the output enable of the pad in …","Field <code>X32N_SLP_OE</code> writer - the output enable of the pad in …","Field <code>X32N_SLP_SEL</code> reader - the sleep status selection …","Field <code>X32N_SLP_SEL</code> writer - the sleep status selection …","Field <code>X32P_DRV</code> reader - the driver strength of the pad","Field <code>X32P_DRV</code> writer - the driver strength of the pad","Field <code>X32P_FUN_IE</code> reader - the input enable of the pad","Field <code>X32P_FUN_IE</code> writer - the input enable of the pad","Field <code>X32P_FUN_SEL</code> reader - the functional selection …","Field <code>X32P_FUN_SEL</code> writer - the functional selection …","Field <code>X32P_HOLD</code> reader - hold the current value of the …","Field <code>X32P_HOLD</code> writer - hold the current value of the …","Field <code>X32P_MUX_SEL</code> reader - Ò1Ó select the digital …","Field <code>X32P_MUX_SEL</code> writer - Ò1Ó select the digital …","Field <code>X32P_RDE</code> reader - the pull down enable of the pad","Field <code>X32P_RDE</code> writer - the pull down enable of the pad","Field <code>X32P_RUE</code> reader - the pull up enable of the pad","Field <code>X32P_RUE</code> writer - the pull up enable of the pad","Field <code>X32P_SLP_IE</code> reader - the input enable of the pad in …","Field <code>X32P_SLP_IE</code> writer - the input enable of the pad in …","Field <code>X32P_SLP_OE</code> reader - the output enable of the pad in …","Field <code>X32P_SLP_OE</code> writer - the output enable of the pad in …","Field <code>X32P_SLP_SEL</code> reader - the sleep status selection …","Field <code>X32P_SLP_SEL</code> writer - the sleep status selection …","Field <code>XPD_XTAL_32K</code> reader - Power up 32kHz crystal …","Field <code>XPD_XTAL_32K</code> writer - Power up 32kHz crystal …","You can <code>read</code> this register and get <code>xtal_32k_pad::R</code>.  You …","Writes raw bits to the register.","","","Bits 20:21 - 32K XTAL bias current DAC.","Bits 20:21 - 32K XTAL bias current DAC.","Bits 1:2 - 32K XTAL self-bias reference control.","Bits 1:2 - 32K XTAL self-bias reference control.","Bits 3:4 - 32K XTAL resistor bias control.","Bits 3:4 - 32K XTAL resistor bias control.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 30:31 - the driver strength of the pad","Bits 30:31 - the driver strength of the pad","Bit 11 - the input enable of the pad","Bit 11 - the input enable of the pad","Bits 15:16 - the functional selection signal of the pad","Bits 15:16 - the functional selection signal of the pad","Bit 29 - hold the current value of the output when setting …","Bit 29 - hold the current value of the output when setting …","Bit 18 - Ò1Ó select the digital function Ó0Óslection …","Bit 18 - Ò1Ó select the digital function Ó0Óslection …","Bit 28 - the pull down enable of the pad","Bit 28 - the pull down enable of the pad","Bit 27 - the pull up enable of the pad","Bit 27 - the pull up enable of the pad","Bit 13 - the input enable of the pad in sleep status","Bit 13 - the input enable of the pad in sleep status","Bit 12 - the output enable of the pad in sleep status","Bit 12 - the output enable of the pad in sleep status","Bit 14 - the sleep status selection signal of the pad","Bit 14 - the sleep status selection signal of the pad","Bits 25:26 - the driver strength of the pad","Bits 25:26 - the driver strength of the pad","Bit 5 - the input enable of the pad","Bit 5 - the input enable of the pad","Bits 9:10 - the functional selection signal of the pad","Bits 9:10 - the functional selection signal of the pad","Bit 24 - hold the current value of the output when setting …","Bit 24 - hold the current value of the output when setting …","Bit 17 - Ò1Ó select the digital function Ó0Óslection …","Bit 17 - Ò1Ó select the digital function Ó0Óslection …","Bit 23 - the pull down enable of the pad","Bit 23 - the pull down enable of the pad","Bit 22 - the pull up enable of the pad","Bit 22 - the pull up enable of the pad","Bit 7 - the input enable of the pad in sleep status","Bit 7 - the input enable of the pad in sleep status","Bit 6 - the output enable of the pad in sleep status","Bit 6 - the output enable of the pad in sleep status","Bit 8 - the sleep status selection signal of the pad","Bit 8 - the sleep status selection signal of the pad","Bit 19 - Power up 32kHz crystal oscillator","Bit 19 - Power up 32kHz crystal oscillator","Register <code>XTL_EXT_CTR</code> reader","Field <code>SEL</code> reader - select the external xtl power source …","Field <code>SEL</code> writer - select the external xtl power source …","Register <code>XTL_EXT_CTR</code> writer","You can <code>read</code> this register and get <code>xtl_ext_ctr::R</code>.  You …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 27:31 - select the external xtl power source Ó0Ó …","Bits 27:31 - select the external xtl power source Ó0Ó …","","","","BLKSIZ (rw) register accessor: Card data block size …","BMOD (rw) register accessor: Burst mode transfer …","BUFADDR (r) register accessor: Host buffer address pointer …","BUFFIFO (rw) register accessor: CPU write and read …","BYTCNT (rw) register accessor: Data transfer length …","CARDTHRCTL (rw) register accessor: Card Threshold Control …","CDETECT (r) register accessor: Card detect register","CLKDIV (rw) register accessor: Clock divider configuration …","CLKENA (rw) register accessor: Clock enable register","CLKSRC (rw) register accessor: Clock source selection …","CLK_EDGE_SEL (rw) register accessor: SDIO control register.","CMD (rw) register accessor: Command and boot configuration …","CMDARG (rw) register accessor: Command argument data …","CTRL (rw) register accessor: Control register","CTYPE (rw) register accessor: Card bus width configuration …","DBADDR (rw) register accessor: Descriptor base address …","DEBNCE (rw) register accessor: Debounce filter time …","DSCADDR (r) register accessor: Host descriptor address …","EMMCDDR (rw) register accessor: eMMC DDR register","ENSHIFT (rw) register accessor: Enable Phase Shift register","FIFOTH (rw) register accessor: FIFO configuration register","HCON (r) register accessor: Hardware feature register","IDINTEN (rw) register accessor: IDMAC interrupt enable …","IDSTS (rw) register accessor: IDMAC status register","INTMASK (rw) register accessor: SDIO interrupt mask …","MINTSTS (r) register accessor: Masked interrupt status …","PLDMND (w) register accessor: Poll demand configuration …","RESP0 (r) register accessor: Response data register","RESP1 (r) register accessor: Long response data register","RESP2 (r) register accessor: Long response data register","RESP3 (r) register accessor: Long response data register","RINTSTS (rw) register accessor: Raw interrupt status …","RST_N (rw) register accessor: Card reset register","Register block","STATUS (r) register accessor: SD/MMC status register","TBBCNT (r) register accessor: Transferred byte count …","TCBCNT (r) register accessor: Transferred byte count …","TMOUT (rw) register accessor: Data and response timeout …","UHS (rw) register accessor: UHS-1 register","USRID (rw) register accessor: User ID (scratchpad) register","VERID (r) register accessor: Version ID (scratchpad) …","WRTPRT (r) register accessor: Card write protection (WP) …","Card data block size configuration register","0x1c - Card data block size configuration register","Burst mode transfer configuration register","0x80 - Burst mode transfer configuration register","","","Host buffer address pointer register","0x98 - Host buffer address pointer register","CPU write and read transmit data by FIFO","0x200 - CPU write and read transmit data by FIFO","Data transfer length configuration register","0x20 - Data transfer length configuration register","Card Threshold Control register","0x100 - Card Threshold Control register","Card detect register","0x50 - Card detect register","SDIO control register.","0x800 - SDIO control register.","Clock divider configuration register","0x08 - Clock divider configuration register","Clock enable register","0x10 - Clock enable register","Clock source selection register","0x0c - Clock source selection register","Command and boot configuration register","0x2c - Command and boot configuration register","Command argument data register","0x28 - Command argument data register","Control register","0x00 - Control register","Card bus width configuration register","0x18 - Card bus width configuration register","Descriptor base address register","0x88 - Descriptor base address register","Debounce filter time configuration register","0x64 - Debounce filter time configuration register","Host descriptor address pointer","0x94 - Host descriptor address pointer","eMMC DDR register","0x10c - eMMC DDR register","Enable Phase Shift register","0x110 - Enable Phase Shift register","FIFO configuration register","0x4c - FIFO configuration register","Returns the argument unchanged.","Hardware feature register","0x70 - Hardware feature register","IDMAC interrupt enable register","0x90 - IDMAC interrupt enable register","IDMAC status register","0x8c - IDMAC status register","SDIO interrupt mask register","0x24 - SDIO interrupt mask register","Calls <code>U::from(self)</code>.","Masked interrupt status register","0x40 - Masked interrupt status register","Poll demand configuration register","0x84 - Poll demand configuration register","Response data register","0x30 - Response data register","Long response data register","0x34 - Long response data register","Long response data register","0x38 - Long response data register","Long response data register","0x3c - Long response data register","Raw interrupt status register","0x44 - Raw interrupt status register","Card reset register","0x78 - Card reset register","SD/MMC status register","0x48 - SD/MMC status register","Transferred byte count register","0x60 - Transferred byte count register","Transferred byte count register","0x5c - Transferred byte count register","Data and response timeout configuration register","0x14 - Data and response timeout configuration register","","","","UHS-1 register","0x74 - UHS-1 register","User ID (scratchpad) register","0x68 - User ID (scratchpad) register","Version ID (scratchpad) register","0x6c - Version ID (scratchpad) register","Card write protection (WP) status register","0x54 - Card write protection (WP) status register","Card data block size configuration register","Field <code>BLOCK_SIZE</code> reader - Block size.","Field <code>BLOCK_SIZE</code> writer - Block size.","Register <code>BLKSIZ</code> reader","Register <code>BLKSIZ</code> writer","Writes raw bits to the register.","Bits 0:15 - Block size.","Bits 0:15 - Block size.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Burst mode transfer configuration register","Field <code>DE</code> reader - IDMAC Enable. When set, the IDMAC is …","Field <code>DE</code> writer - IDMAC Enable. When set, the IDMAC is …","Field <code>FB</code> reader - Fixed Burst. Controls whether the AHB …","Field <code>FB</code> writer - Fixed Burst. Controls whether the AHB …","Field <code>PBL</code> reader - Programmable Burst Length. These bits …","Field <code>PBL</code> writer - Programmable Burst Length. These bits …","Register <code>BMOD</code> reader","Field <code>SWR</code> reader - Software Reset. When set, the DMA …","Field <code>SWR</code> writer - Software Reset. When set, the DMA …","Register <code>BMOD</code> writer","Writes raw bits to the register.","","","Bit 7 - IDMAC Enable. When set, the IDMAC is enabled.","Bit 7 - IDMAC Enable. When set, the IDMAC is enabled.","Bit 1 - Fixed Burst. Controls whether the AHB Master …","Bit 1 - Fixed Burst. Controls whether the AHB Master …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:10 - Programmable Burst Length. These bits indicate …","Bits 8:10 - Programmable Burst Length. These bits indicate …","Bit 0 - Software Reset. When set, the DMA Controller …","Bit 0 - Software Reset. When set, the DMA Controller …","","","","Field <code>BUFADDR</code> reader - Host Buffer Address Pointer, …","Host buffer address pointer register","Register <code>BUFADDR</code> reader","","","Bits 0:31 - Host Buffer Address Pointer, updated by IDMAC …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUFFIFO</code> reader - CPU write and read transmit data by …","CPU write and read transmit data by FIFO","Field <code>BUFFIFO</code> writer - CPU write and read transmit data by …","Register <code>BUFFIFO</code> reader","Register <code>BUFFIFO</code> writer","Writes raw bits to the register.","","","Bits 0:31 - CPU write and read transmit data by FIFO. This …","Bits 0:31 - CPU write and read transmit data by FIFO. This …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Data transfer length configuration register","Field <code>BYTE_COUNT</code> reader - Number of bytes to be …","Field <code>BYTE_COUNT</code> writer - Number of bytes to be …","Register <code>BYTCNT</code> reader","Register <code>BYTCNT</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Number of bytes to be transferred, should be …","Bits 0:31 - Number of bytes to be transferred, should be …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CARDCLRINTEN</code> reader - Busy clear interrupt …","Field <code>CARDCLRINTEN</code> writer - Busy clear interrupt …","Field <code>CARDRDTHREN</code> reader - Card read threshold enable. 1’…","Field <code>CARDRDTHREN</code> writer - Card read threshold enable. 1’…","Card Threshold Control register","Field <code>CARDTHRESHOLD</code> reader - The inside FIFO size is …","Field <code>CARDTHRESHOLD</code> writer - The inside FIFO size is …","Field <code>CARDWRTHREN</code> reader - Applicable when HS400 mode is …","Field <code>CARDWRTHREN</code> writer - Applicable when HS400 mode is …","Register <code>CARDTHRCTL</code> reader","Register <code>CARDTHRCTL</code> writer","Writes raw bits to the register.","","","Bit 1 - Busy clear interrupt generation: 1’b0-Busy clear …","Bit 1 - Busy clear interrupt generation: 1’b0-Busy clear …","Bit 0 - Card read threshold enable. 1’b0-Card read …","Bit 0 - Card read threshold enable. 1’b0-Card read …","Bits 16:31 - The inside FIFO size is 512,This register is …","Bits 16:31 - The inside FIFO size is 512,This register is …","Bit 2 - Applicable when HS400 mode is enabled. 1’b0-Card …","Bit 2 - Applicable when HS400 mode is enabled. 1’b0-Card …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CARD_DETECT_N</code> reader - Value on sdhost_card_detect_n …","Card detect register","Register <code>CDETECT</code> reader","","","Bits 0:1 - Value on sdhost_card_detect_n input ports (1 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CCLKIN_EDGE_DRV_SEL</code> reader - It’s used to select …","Field <code>CCLKIN_EDGE_DRV_SEL</code> writer - It’s used to select …","Field <code>CCLKIN_EDGE_SAM_SEL</code> reader - It’s used to select …","Field <code>CCLKIN_EDGE_SAM_SEL</code> writer - It’s used to select …","Field <code>CCLKIN_EDGE_SLF_SEL</code> reader - It’s used to select …","Field <code>CCLKIN_EDGE_SLF_SEL</code> writer - It’s used to select …","Field <code>CCLK_EN</code> reader - Sdio clock enable","Field <code>CCLK_EN</code> writer - Sdio clock enable","Field <code>CCLLKIN_EDGE_H</code> reader - The high level of the …","Field <code>CCLLKIN_EDGE_H</code> writer - The high level of the …","Field <code>CCLLKIN_EDGE_L</code> reader - The low level of the divider …","Field <code>CCLLKIN_EDGE_L</code> writer - The low level of the divider …","Field <code>CCLLKIN_EDGE_N</code> reader - The value should be equal to …","Field <code>CCLLKIN_EDGE_N</code> writer - The value should be equal to …","SDIO control register.","Field <code>ESDIO_MODE</code> reader - Enable esdio mode.","Field <code>ESDIO_MODE</code> writer - Enable esdio mode.","Field <code>ESD_MODE</code> reader - Enable esd mode.","Field <code>ESD_MODE</code> writer - Enable esd mode.","Register <code>CLK_EDGE_SEL</code> reader","Register <code>CLK_EDGE_SEL</code> writer","Writes raw bits to the register.","","","Bit 23 - Sdio clock enable","Bit 23 - Sdio clock enable","Bits 0:2 - It’s used to select the clock phase of the …","Bits 0:2 - It’s used to select the clock phase of the …","Bits 3:5 - It’s used to select the clock phase of the …","Bits 3:5 - It’s used to select the clock phase of the …","Bits 6:8 - It’s used to select the clock phase of the …","Bits 6:8 - It’s used to select the clock phase of the …","Bits 9:12 - The high level of the divider clock. The value …","Bits 9:12 - The high level of the divider clock. The value …","Bits 13:16 - The low level of the divider clock. The value …","Bits 13:16 - The low level of the divider clock. The value …","Bits 17:20 - The value should be equal to CCLKIN_EDGE_L.","Bits 17:20 - The value should be equal to CCLKIN_EDGE_L.","Bit 22 - Enable esd mode.","Bit 22 - Enable esd mode.","Bit 21 - Enable esdio mode.","Bit 21 - Enable esdio mode.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Clock divider configuration register","Field <code>CLK_DIVIDER0</code> reader - Clock divider0 value. Clock …","Field <code>CLK_DIVIDER0</code> writer - Clock divider0 value. Clock …","Field <code>CLK_DIVIDER1</code> reader - Clock divider1 value. Clock …","Field <code>CLK_DIVIDER1</code> writer - Clock divider1 value. Clock …","Field <code>CLK_DIVIDER2</code> reader - Clock divider2 value. Clock …","Field <code>CLK_DIVIDER2</code> writer - Clock divider2 value. Clock …","Field <code>CLK_DIVIDER3</code> reader - Clock divider3 value. Clock …","Field <code>CLK_DIVIDER3</code> writer - Clock divider3 value. Clock …","Register <code>CLKDIV</code> reader","Register <code>CLKDIV</code> writer","Writes raw bits to the register.","","","Bits 0:7 - Clock divider0 value. Clock divisor is 2<em>n, </em>…","Bits 0:7 - Clock divider0 value. Clock divisor is 2<em>n, </em>…","Bits 8:15 - Clock divider1 value. Clock divisor is 2<em>n, </em>…","Bits 8:15 - Clock divider1 value. Clock divisor is 2<em>n, </em>…","Bits 16:23 - Clock divider2 value. Clock divisor is 2<em>n, </em>…","Bits 16:23 - Clock divider2 value. Clock divisor is 2<em>n, </em>…","Bits 24:31 - Clock divider3 value. Clock divisor is 2<em>n, </em>…","Bits 24:31 - Clock divider3 value. Clock divisor is 2<em>n, </em>…","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CCLK_ENABLE</code> reader - Clock-enable control for two SD …","Field <code>CCLK_ENABLE</code> writer - Clock-enable control for two SD …","Clock enable register","Field <code>LP_ENABLE</code> reader - Disable clock when the card is in …","Field <code>LP_ENABLE</code> writer - Disable clock when the card is in …","Register <code>CLKENA</code> reader","Register <code>CLKENA</code> writer","Writes raw bits to the register.","","","Bits 0:1 - Clock-enable control for two SD card clocks and …","Bits 0:1 - Clock-enable control for two SD card clocks and …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:17 - Disable clock when the card is in IDLE state. …","Bits 16:17 - Disable clock when the card is in IDLE state. …","","","","Field <code>CLKSRC</code> reader - Clock divider source for two SD …","Clock source selection register","Field <code>CLKSRC</code> writer - Clock divider source for two SD …","Register <code>CLKSRC</code> reader","Register <code>CLKSRC</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Clock divider source for two SD cards is …","Bits 0:3 - Clock divider source for two SD cards is …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CARD_NUMBER</code> reader - Card number in use. Represents …","Field <code>CARD_NUMBER</code> writer - Card number in use. Represents …","Field <code>CCS_EXPECTED</code> reader - Expected Command Completion …","Field <code>CCS_EXPECTED</code> writer - Expected Command Completion …","Field <code>CHECK_RESPONSE_CRC</code> reader - 0: Do not check; 1: …","Field <code>CHECK_RESPONSE_CRC</code> writer - 0: Do not check; 1: …","Command and boot configuration register","Field <code>DATA_EXPECTED</code> reader - 0: No data transfer expected; …","Field <code>DATA_EXPECTED</code> writer - 0: No data transfer expected; …","Field <code>INDEX</code> reader - Command index.","Field <code>INDEX</code> writer - Command index.","Register <code>CMD</code> reader","Field <code>READ_CEATA_DEVICE</code> reader - Read access flag. 0: Host …","Field <code>READ_CEATA_DEVICE</code> writer - Read access flag. 0: Host …","Field <code>READ_WRITE</code> reader - 0: Read from card; 1: Write to …","Field <code>READ_WRITE</code> writer - 0: Read from card; 1: Write to …","Field <code>RESPONSE_EXPECT</code> reader - 0: No response expected …","Field <code>RESPONSE_EXPECT</code> writer - 0: No response expected …","Field <code>RESPONSE_LENGTH</code> reader - 0: Short response expected …","Field <code>RESPONSE_LENGTH</code> writer - 0: Short response expected …","Field <code>SEND_AUTO_STOP</code> reader - 0: No stop command is sent …","Field <code>SEND_AUTO_STOP</code> writer - 0: No stop command is sent …","Field <code>SEND_INITIALIZATION</code> reader - 0: Do not send …","Field <code>SEND_INITIALIZATION</code> writer - 0: Do not send …","Field <code>START_CMD</code> reader - Start command. Once command is …","Field <code>START_CMD</code> writer - Start command. Once command is …","Field <code>STOP_ABORT_CMD</code> reader - 0: Neither stop nor abort …","Field <code>STOP_ABORT_CMD</code> writer - 0: Neither stop nor abort …","Field <code>TRANSFER_MODE</code> reader - Block data transfer command; …","Field <code>TRANSFER_MODE</code> writer - Block data transfer command; …","Field <code>UPDATE_CLOCK_REGISTERS_ONLY</code> reader - 0: Normal …","Field <code>UPDATE_CLOCK_REGISTERS_ONLY</code> writer - 0: Normal …","Field <code>USE_HOLE</code> reader - Use Hold Register. 0: CMD and DATA …","Field <code>USE_HOLE</code> writer - Use Hold Register. 0: CMD and DATA …","Register <code>CMD</code> writer","Field <code>WAIT_PRVDATA_COMPLETE</code> reader - 0: Send command at …","Field <code>WAIT_PRVDATA_COMPLETE</code> writer - 0: Send command at …","Writes raw bits to the register.","","","Bits 16:20 - Card number in use. Represents physical slot …","Bits 16:20 - Card number in use. Represents physical slot …","Bit 23 - Expected Command Completion Signal (CCS) …","Bit 23 - Expected Command Completion Signal (CCS) …","Bit 8 - 0: Do not check; 1: Check response CRC. Some of …","Bit 8 - 0: Do not check; 1: Check response CRC. Some of …","Bit 9 - 0: No data transfer expected; 1: Data transfer …","Bit 9 - 0: No data transfer expected; 1: Data transfer …","Returns the argument unchanged.","Bits 0:5 - Command index.","Bits 0:5 - Command index.","Calls <code>U::from(self)</code>.","Bit 22 - Read access flag. 0: Host is not performing read …","Bit 22 - Read access flag. 0: Host is not performing read …","Bit 10 - 0: Read from card; 1: Write to card. Don’t care …","Bit 10 - 0: Read from card; 1: Write to card. Don’t care …","Bit 6 - 0: No response expected from card; 1: Response …","Bit 6 - 0: No response expected from card; 1: Response …","Bit 7 - 0: Short response expected from card; 1: Long …","Bit 7 - 0: Short response expected from card; 1: Long …","Bit 12 - 0: No stop command is sent at the end of data …","Bit 12 - 0: No stop command is sent at the end of data …","Bit 15 - 0: Do not send initialization sequence (80 clocks …","Bit 15 - 0: Do not send initialization sequence (80 clocks …","Bit 31 - Start command. Once command is served by the CIU, …","Bit 31 - Start command. Once command is served by the CIU, …","Bit 14 - 0: Neither stop nor abort command can stop …","Bit 14 - 0: Neither stop nor abort command can stop …","Bit 11 - Block data transfer command; 1: Stream data …","Bit 11 - Block data transfer command; 1: Stream data …","","","","Bit 21 - 0: Normal command sequence; 1: Do not send …","Bit 21 - 0: Normal command sequence; 1: Do not send …","Bit 29 - Use Hold Register. 0: CMD and DATA sent to card …","Bit 29 - Use Hold Register. 0: CMD and DATA sent to card …","Bit 13 - 0: Send command at once, even if previous data …","Bit 13 - 0: Send command at once, even if previous data …","Field <code>CMDARG</code> reader - Value indicates command argument to …","Command argument data register","Field <code>CMDARG</code> writer - Value indicates command argument to …","Register <code>CMDARG</code> reader","Register <code>CMDARG</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Value indicates command argument to be passed …","Bits 0:31 - Value indicates command argument to be passed …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ABORT_READ_DATA</code> reader - After a suspend-command is …","Field <code>ABORT_READ_DATA</code> writer - After a suspend-command is …","Field <code>CEATA_DEVICE_INTERRUPT_STATUS</code> reader - Software …","Field <code>CEATA_DEVICE_INTERRUPT_STATUS</code> writer - Software …","Field <code>CONTROLLER_RESET</code> reader - To reset controller, …","Field <code>CONTROLLER_RESET</code> writer - To reset controller, …","Control register","Field <code>DMA_RESET</code> reader - To reset DMA interface, firmware …","Field <code>DMA_RESET</code> writer - To reset DMA interface, firmware …","Field <code>FIFO_RESET</code> reader - To reset FIFO, firmware should …","Field <code>FIFO_RESET</code> writer - To reset FIFO, firmware should …","Field <code>INT_ENABLE</code> reader - Global interrupt enable/disable …","Field <code>INT_ENABLE</code> writer - Global interrupt enable/disable …","Register <code>CTRL</code> reader","Field <code>READ_WAIT</code> reader - For sending read-wait to SDIO …","Field <code>READ_WAIT</code> writer - For sending read-wait to SDIO …","Field <code>SEND_AUTO_STOP_CCSD</code> reader - Always Set …","Field <code>SEND_AUTO_STOP_CCSD</code> writer - Always Set …","Field <code>SEND_CCSD</code> reader - When set, SD/MMC sends CCSD to …","Field <code>SEND_CCSD</code> writer - When set, SD/MMC sends CCSD to …","Field <code>SEND_IRQ_RESPONSE</code> reader - Bit automatically clears …","Field <code>SEND_IRQ_RESPONSE</code> writer - Bit automatically clears …","Register <code>CTRL</code> writer","Bit 8 - After a suspend-command is issued during a …","Bit 8 - After a suspend-command is issued during a …","Writes raw bits to the register.","","","Bit 11 - Software should appropriately write to this bit …","Bit 11 - Software should appropriately write to this bit …","Bit 0 - To reset controller, firmware should set this bit. …","Bit 0 - To reset controller, firmware should set this bit. …","Bit 2 - To reset DMA interface, firmware should set bit to …","Bit 2 - To reset DMA interface, firmware should set bit to …","Bit 1 - To reset FIFO, firmware should set bit to 1. This …","Bit 1 - To reset FIFO, firmware should set bit to 1. This …","Returns the argument unchanged.","Bit 4 - Global interrupt enable/disable bit. 0: Disable; …","Bit 4 - Global interrupt enable/disable bit. 0: Disable; …","Calls <code>U::from(self)</code>.","Bit 6 - For sending read-wait to SDIO cards.","Bit 6 - For sending read-wait to SDIO cards.","Bit 10 - Always Set SDHOST_SEND_AUTO_STOP_CCSD and …","Bit 10 - Always Set SDHOST_SEND_AUTO_STOP_CCSD and …","Bit 9 - When set, SD/MMC sends CCSD to the CE-ATA device. …","Bit 9 - When set, SD/MMC sends CCSD to the CE-ATA device. …","Bit 7 - Bit automatically clears once response is sent. To …","Bit 7 - Bit automatically clears once response is sent. To …","","","","Field <code>CARD_WIDTH4</code> reader - One bit per card indicates if …","Field <code>CARD_WIDTH4</code> writer - One bit per card indicates if …","Field <code>CARD_WIDTH8</code> reader - One bit per card indicates if …","Field <code>CARD_WIDTH8</code> writer - One bit per card indicates if …","Card bus width configuration register","Register <code>CTYPE</code> reader","Register <code>CTYPE</code> writer","Writes raw bits to the register.","","","Bits 0:1 - One bit per card indicates if card is 1-bit or …","Bits 0:1 - One bit per card indicates if card is 1-bit or …","Bits 16:17 - One bit per card indicates if card is in …","Bits 16:17 - One bit per card indicates if card is in …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBADDR</code> reader - Start of Descriptor List. Contains …","Descriptor base address register","Field <code>DBADDR</code> writer - Start of Descriptor List. Contains …","Register <code>DBADDR</code> reader","Register <code>DBADDR</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Start of Descriptor List. Contains the base …","Bits 0:31 - Start of Descriptor List. Contains the base …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Debounce filter time configuration register","Field <code>DEBOUNCE_COUNT</code> reader - Number of host clocks (clk) …","Field <code>DEBOUNCE_COUNT</code> writer - Number of host clocks (clk) …","Register <code>DEBNCE</code> reader","Register <code>DEBNCE</code> writer","Writes raw bits to the register.","","","Bits 0:23 - Number of host clocks (clk) used by debounce …","Bits 0:23 - Number of host clocks (clk) used by debounce …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DSCADDR</code> reader - Host Descriptor Address Pointer, …","Host descriptor address pointer","Register <code>DSCADDR</code> reader","","","Bits 0:31 - Host Descriptor Address Pointer, updated by …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","eMMC DDR register","Field <code>HALFSTARTBIT</code> reader - Control for start bit …","Field <code>HALFSTARTBIT</code> writer - Control for start bit …","Field <code>HS400_MODE</code> reader - Set 1 to enable HS400 mode.","Field <code>HS400_MODE</code> writer - Set 1 to enable HS400 mode.","Register <code>EMMCDDR</code> reader","Register <code>EMMCDDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:1 - Control for start bit detection mechanism …","Bits 0:1 - Control for start bit detection mechanism …","Bit 31 - Set 1 to enable HS400 mode.","Bit 31 - Set 1 to enable HS400 mode.","Calls <code>U::from(self)</code>.","","","","Field <code>ENABLE_SHIFT</code> reader - Control for the amount of …","Field <code>ENABLE_SHIFT</code> writer - Control for the amount of …","Enable Phase Shift register","Register <code>ENSHIFT</code> reader","Register <code>ENSHIFT</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Control for the amount of phase shift provided …","Bits 0:3 - Control for the amount of phase shift provided …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_MULTIPLE_TRANSACTION_SIZE</code> reader - Burst size of …","Field <code>DMA_MULTIPLE_TRANSACTION_SIZE</code> writer - Burst size of …","FIFO configuration register","Register <code>FIFOTH</code> reader","Field <code>RX_WMARK</code> reader - FIFO threshold watermark level …","Field <code>RX_WMARK</code> writer - FIFO threshold watermark level …","Field <code>TX_WMARK</code> reader - FIFO threshold watermark level …","Field <code>TX_WMARK</code> writer - FIFO threshold watermark level …","Register <code>FIFOTH</code> writer","Writes raw bits to the register.","","","Bits 28:30 - Burst size of multiple transaction, should be …","Bits 28:30 - Burst size of multiple transaction, should be …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:26 - FIFO threshold watermark level when receiving …","Bits 16:26 - FIFO threshold watermark level when receiving …","","","Bits 0:11 - FIFO threshold watermark level when …","Bits 0:11 - FIFO threshold watermark level when …","","Field <code>ADDR_WIDTH</code> reader - Register address width is 32.","Field <code>BUS_TYPE</code> reader - Register config is APB bus.","Field <code>CARD_NUM</code> reader - Support card number is 2.","Field <code>CARD_TYPE</code> reader - Hardware support SDIO and MMC.","Field <code>DATA_WIDTH</code> reader - Regisger data widht is 32.","Field <code>DMA_WIDTH</code> reader - DMA data witdth is 32.","Hardware feature register","Field <code>HOLD</code> reader - Have a hold regiser in data path .","Field <code>NUM_CLK_DIV</code> reader - Have 4 clk divider in design .","Register <code>HCON</code> reader","Field <code>RAM_INDISE</code> reader - Inside RAM in SDMMC module.","Bits 10:15 - Register address width is 32.","","","Bit 6 - Register config is APB bus.","Bits 1:5 - Support card number is 2.","Bit 0 - Hardware support SDIO and MMC.","Bits 7:9 - Regisger data widht is 32.","Bits 18:20 - DMA data witdth is 32.","Returns the argument unchanged.","Bit 22 - Have a hold regiser in data path .","Calls <code>U::from(self)</code>.","Bits 24:25 - Have 4 clk divider in design .","Bit 21 - Inside RAM in SDMMC module.","","","","Field <code>AI</code> reader - Abnormal Interrupt Summary Enable. When …","Field <code>AI</code> writer - Abnormal Interrupt Summary Enable. When …","Field <code>CES</code> reader - Card Error summary Interrupt Enable. …","Field <code>CES</code> writer - Card Error summary Interrupt Enable. …","Field <code>DU</code> reader - Descriptor Unavailable Interrupt. When …","Field <code>DU</code> writer - Descriptor Unavailable Interrupt. When …","Field <code>FBE</code> reader - Fatal Bus Error Enable. When set with …","Field <code>FBE</code> writer - Fatal Bus Error Enable. When set with …","IDMAC interrupt enable register","Field <code>NI</code> reader - Normal Interrupt Summary Enable. When …","Field <code>NI</code> writer - Normal Interrupt Summary Enable. When …","Register <code>IDINTEN</code> reader","Field <code>RI</code> reader - Receive Interrupt Enable. When set with …","Field <code>RI</code> writer - Receive Interrupt Enable. When set with …","Field <code>TI</code> reader - Transmit Interrupt Enable. When set with …","Field <code>TI</code> writer - Transmit Interrupt Enable. When set with …","Register <code>IDINTEN</code> writer","Bit 9 - Abnormal Interrupt Summary Enable. When set, an …","Bit 9 - Abnormal Interrupt Summary Enable. When set, an …","Writes raw bits to the register.","","","Bit 5 - Card Error summary Interrupt Enable. When set, it …","Bit 5 - Card Error summary Interrupt Enable. When set, it …","Bit 4 - Descriptor Unavailable Interrupt. When set along …","Bit 4 - Descriptor Unavailable Interrupt. When set along …","Bit 2 - Fatal Bus Error Enable. When set with Abnormal …","Bit 2 - Fatal Bus Error Enable. When set with Abnormal …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - Normal Interrupt Summary Enable. When set, a …","Bit 8 - Normal Interrupt Summary Enable. When set, a …","Bit 1 - Receive Interrupt Enable. When set with Normal …","Bit 1 - Receive Interrupt Enable. When set with Normal …","Bit 0 - Transmit Interrupt Enable. When set with Normal …","Bit 0 - Transmit Interrupt Enable. When set with Normal …","","","","Field <code>AIS</code> reader - Abnormal Interrupt Summary. Logical OR …","Field <code>AIS</code> writer - Abnormal Interrupt Summary. Logical OR …","Field <code>CES</code> reader - Card Error Summary. Indicates the …","Field <code>CES</code> writer - Card Error Summary. Indicates the …","Field <code>DU</code> reader - Descriptor Unavailable Interrupt. This …","Field <code>DU</code> writer - Descriptor Unavailable Interrupt. This …","Field <code>FBE_CODE</code> reader - Fatal Bus Error Code. Indicates …","Field <code>FBE_CODE</code> writer - Fatal Bus Error Code. Indicates …","Field <code>FBE</code> reader - Fatal Bus Error Interrupt. Indicates …","Field <code>FBE</code> writer - Fatal Bus Error Interrupt. Indicates …","Field <code>FSM</code> reader - DMAC FSM present state. 0: DMA_IDLE …","Field <code>FSM</code> writer - DMAC FSM present state. 0: DMA_IDLE …","IDMAC status register","Field <code>NIS</code> reader - Normal Interrupt Summary. Logical OR of …","Field <code>NIS</code> writer - Normal Interrupt Summary. Logical OR of …","Register <code>IDSTS</code> reader","Field <code>RI</code> reader - Receive Interrupt. Indicates the …","Field <code>RI</code> writer - Receive Interrupt. Indicates the …","Field <code>TI</code> reader - Transmit Interrupt. Indicates that data …","Field <code>TI</code> writer - Transmit Interrupt. Indicates that data …","Register <code>IDSTS</code> writer","Bit 9 - Abnormal Interrupt Summary. Logical OR of the …","Bit 9 - Abnormal Interrupt Summary. Logical OR of the …","Writes raw bits to the register.","","","Bit 5 - Card Error Summary. Indicates the status of the …","Bit 5 - Card Error Summary. Indicates the status of the …","Bit 4 - Descriptor Unavailable Interrupt. This bit is set …","Bit 4 - Descriptor Unavailable Interrupt. This bit is set …","Bit 2 - Fatal Bus Error Interrupt. Indicates that a Bus …","Bit 2 - Fatal Bus Error Interrupt. Indicates that a Bus …","Bits 10:12 - Fatal Bus Error Code. Indicates the type of …","Bits 10:12 - Fatal Bus Error Code. Indicates the type of …","Returns the argument unchanged.","Bits 13:16 - DMAC FSM present state. 0: DMA_IDLE (idle …","Bits 13:16 - DMAC FSM present state. 0: DMA_IDLE (idle …","Calls <code>U::from(self)</code>.","Bit 8 - Normal Interrupt Summary. Logical OR of the …","Bit 8 - Normal Interrupt Summary. Logical OR of the …","Bit 1 - Receive Interrupt. Indicates the completion of …","Bit 1 - Receive Interrupt. Indicates the completion of …","Bit 0 - Transmit Interrupt. Indicates that data …","Bit 0 - Transmit Interrupt. Indicates that data …","","","","SDIO interrupt mask register","Field <code>INT_MASK</code> reader - These bits used to mask unwanted …","Field <code>INT_MASK</code> writer - These bits used to mask unwanted …","Register <code>INTMASK</code> reader","Field <code>SDIO_INT_MASK</code> reader - SDIO interrupt mask, one bit …","Field <code>SDIO_INT_MASK</code> writer - SDIO interrupt mask, one bit …","Register <code>INTMASK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:15 - These bits used to mask unwanted interrupts. A …","Bits 0:15 - These bits used to mask unwanted interrupts. A …","Calls <code>U::from(self)</code>.","Bits 16:17 - SDIO interrupt mask, one bit for each card. …","Bits 16:17 - SDIO interrupt mask, one bit for each card. …","","","","Field <code>INT_STATUS_MSK</code> reader - Interrupt enabled only if …","Masked interrupt status register","Register <code>MINTSTS</code> reader","Field <code>SDIO_INTERRUPT_MSK</code> reader - Interrupt from SDIO …","","","Returns the argument unchanged.","Bits 0:15 - Interrupt enabled only if corresponding bit in …","Calls <code>U::from(self)</code>.","Bits 16:17 - Interrupt from SDIO card, one bit for each …","","","","Field <code>PD</code> writer - Poll Demand. If the OWNER bit of a …","Poll demand configuration register","Register <code>PLDMND</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Poll Demand. If the OWNER bit of a descriptor …","","","","Register <code>RESP0</code> reader","Response data register","Field <code>RESPONSE0</code> reader - Bit[31:0] of response.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Bit[31:0] of response.","","","","Register <code>RESP1</code> reader","Long response data register","Field <code>RESPONSE1</code> reader - Bit[63:32] of long response.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Bit[63:32] of long response.","","","","Register <code>RESP2</code> reader","Long response data register","Field <code>RESPONSE2</code> reader - Bit[95:64] of long response.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Bit[95:64] of long response.","","","","Register <code>RESP3</code> reader","Long response data register","Field <code>RESPONSE3</code> reader - Bit[127:96] of long response.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Bit[127:96] of long response.","","","","Field <code>INT_STATUS_RAW</code> reader - Setting a bit clears the …","Field <code>INT_STATUS_RAW</code> writer - Setting a bit clears the …","Register <code>RINTSTS</code> reader","Raw interrupt status register","Field <code>SDIO_INTERRUPT_RAW</code> reader - Interrupt from SDIO …","Field <code>SDIO_INTERRUPT_RAW</code> writer - Interrupt from SDIO …","Register <code>RINTSTS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:15 - Setting a bit clears the corresponding …","Bits 0:15 - Setting a bit clears the corresponding …","Calls <code>U::from(self)</code>.","Bits 16:17 - Interrupt from SDIO card, one bit for each …","Bits 16:17 - Interrupt from SDIO card, one bit for each …","","","","Field <code>CARD_RESET</code> reader - Hardware reset. 1: Active mode; …","Field <code>CARD_RESET</code> writer - Hardware reset. 1: Active mode; …","Register <code>RST_N</code> reader","Card reset register","Register <code>RST_N</code> writer","Writes raw bits to the register.","","","Bits 0:1 - Hardware reset. 1: Active mode; 0: Reset. These …","Bits 0:1 - Hardware reset. 1: Active mode; 0: Reset. These …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COMMAND_FSM_STATES</code> reader - Command FSM states. 0: …","Field <code>DATA_3_STATUS</code> reader - Raw selected sdhost_card_data…","Field <code>DATA_BUSY</code> reader - Inverted version of raw selected …","Field <code>DATA_STATE_MC_BUSY</code> reader - Data transmit or receive …","Field <code>FIFO_COUNT</code> reader - FIFO count, number of filled …","Field <code>FIFO_EMPTY</code> reader - FIFO is empty status.","Field <code>FIFO_FULL</code> reader - FIFO is full status.","Field <code>FIFO_RX_WATERMARK</code> reader - FIFO reached Receive …","Field <code>FIFO_TX_WATERMARK</code> reader - FIFO reached Transmit …","Register <code>STATUS</code> reader","Field <code>RESPONSE_INDEX</code> reader - Index of previous response, …","SD/MMC status register","","","Bits 4:7 - Command FSM states. 0: Idle; 1: Send init …","Bit 8 - Raw selected sdhost_card_data[3], checks whether …","Bit 9 - Inverted version of raw selected sdhost_card_data[0…","Bit 10 - Data transmit or receive state-machine is busy.","Bits 17:29 - FIFO count, number of filled locations in …","Bit 2 - FIFO is empty status.","Bit 3 - FIFO is full status.","Bit 0 - FIFO reached Receive watermark level, not …","Bit 1 - FIFO reached Transmit watermark level, not …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 11:16 - Index of previous response, including any …","","","","Register <code>TBBCNT</code> reader","Field <code>TBBCNT</code> reader - Number of bytes transferred between …","Transferred byte count register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Number of bytes transferred between Host/DMA …","","","","Register <code>TCBCNT</code> reader","Field <code>TCBCNT</code> reader - Number of bytes transferred by CIU …","Transferred byte count register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Number of bytes transferred by CIU unit to …","","","","Field <code>DATA_TIMEOUT</code> reader - Value for card data read …","Field <code>DATA_TIMEOUT</code> writer - Value for card data read …","Register <code>TMOUT</code> reader","Field <code>RESPONSE_TIMEOUT</code> reader - Response timeout value. …","Field <code>RESPONSE_TIMEOUT</code> writer - Response timeout value. …","Data and response timeout configuration register","Register <code>TMOUT</code> writer","Writes raw bits to the register.","","","Bits 8:31 - Value for card data read timeout. This value …","Bits 8:31 - Value for card data read timeout. This value …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - Response timeout value. Value is specified in …","Bits 0:7 - Response timeout value. Value is specified in …","","","","Field <code>DDR</code> reader - DDR mode selecton,1 bit for each card. …","Field <code>DDR</code> writer - DDR mode selecton,1 bit for each card. …","Register <code>UHS</code> reader","UHS-1 register","Register <code>UHS</code> writer","Writes raw bits to the register.","","","Bits 16:17 - DDR mode selecton,1 bit for each card. …","Bits 16:17 - DDR mode selecton,1 bit for each card. …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>USRID</code> reader","Field <code>USRID</code> reader - User identification register, value …","User ID (scratchpad) register","Field <code>USRID</code> writer - User identification register, value …","Register <code>USRID</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - User identification register, value set by …","Bits 0:31 - User identification register, value set by …","Register <code>VERID</code> reader","Version ID (scratchpad) register","Field <code>VERSIONID</code> reader - Hardware version register. Can …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Hardware version register. Can also be read by …","Register <code>WRTPRT</code> reader","Field <code>WRITE_PROTECT</code> reader - Value on …","Card write protection (WP) status register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:1 - Value on sdhost_card_write_prt input ports (1 …","Register block","SARDATE (rw) register accessor: ","SAR_ATTEN1 (rw) register accessor: ","SAR_ATTEN2 (rw) register accessor: ","SAR_DAC_CTRL1 (rw) register accessor: ","SAR_DAC_CTRL2 (rw) register accessor: ","SAR_I2C_CTRL (rw) register accessor: ","SAR_MEAS_CTRL (rw) register accessor: ","SAR_MEAS_CTRL2 (rw) register accessor: ","SAR_MEAS_START1 (rw) register accessor: ","SAR_MEAS_START2 (rw) register accessor: ","SAR_MEAS_WAIT1 (rw) register accessor: ","SAR_MEAS_WAIT2 (rw) register accessor: ","SAR_MEM_WR_CTRL (rw) register accessor: ","SAR_NOUSE (rw) register accessor: ","SAR_READ_CTRL (rw) register accessor: ","SAR_READ_CTRL2 (rw) register accessor: ","SAR_READ_STATUS1 (r) register accessor: ","SAR_READ_STATUS2 (r) register accessor: ","SAR_SLAVE_ADDR1 (rw) register accessor: ","SAR_SLAVE_ADDR2 (rw) register accessor: ","SAR_SLAVE_ADDR3 (rw) register accessor: ","SAR_SLAVE_ADDR4 (rw) register accessor: ","SAR_START_FORCE (rw) register accessor: ","SAR_TOUCH_CTRL1 (rw) register accessor: ","SAR_TOUCH_CTRL2 (rw) register accessor: ","SAR_TOUCH_ENABLE (rw) register accessor: ","SAR_TOUCH_OUT1 (r) register accessor: ","SAR_TOUCH_OUT2 (r) register accessor: ","SAR_TOUCH_OUT3 (r) register accessor: ","SAR_TOUCH_OUT4 (r) register accessor: ","SAR_TOUCH_OUT5 (r) register accessor: ","SAR_TOUCH_THRES1 (rw) register accessor: ","SAR_TOUCH_THRES2 (rw) register accessor: ","SAR_TOUCH_THRES3 (rw) register accessor: ","SAR_TOUCH_THRES4 (rw) register accessor: ","SAR_TOUCH_THRES5 (rw) register accessor: ","SAR_TSENS_CTRL (rw) register accessor: ","ULP_CP_SLEEP_CYC0 (rw) register accessor: ","ULP_CP_SLEEP_CYC1 (rw) register accessor: ","ULP_CP_SLEEP_CYC2 (rw) register accessor: ","ULP_CP_SLEEP_CYC3 (rw) register accessor: ","ULP_CP_SLEEP_CYC4 (rw) register accessor: ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","0x34 - ","","0x38 - ","","0x98 - ","","0x9c - ","","0x50 - ","","0x10 - ","","0xa0 - ","","0x54 - ","","0x94 - ","","0x08 - ","","0x0c - ","","0x30 - ","","0xf8 - ","","0x00 - ","","0x90 - ","","0x04 - ","","0x14 - ","","0x3c - ","","0x40 - ","","0x44 - ","","0x48 - ","","0x2c - ","","0x58 - ","","0x84 - ","","0x8c - ","","0x70 - ","","0x74 - ","","0x78 - ","","0x7c - ","","0x80 - ","","0x5c - ","","0x60 - ","","0x64 - ","","0x68 - ","","0x6c - ","","0x4c - ","","0xfc - ","","","","","0x18 - ","","0x1c - ","","0x20 - ","","0x24 - ","","0x28 - ","Register <code>SAR_ATTEN1</code> reader","Field <code>SAR1_ATTEN</code> reader - 2-bit attenuation for each pad …","Field <code>SAR1_ATTEN</code> writer - 2-bit attenuation for each pad …","You can <code>read</code> this register and get <code>sar_atten1::R</code>.  You can …","Register <code>SAR_ATTEN1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 2-bit attenuation for each pad 11:1dB 10:6dB …","Bits 0:31 - 2-bit attenuation for each pad 11:1dB 10:6dB …","","","","Register <code>SAR_ATTEN2</code> reader","Field <code>SAR2_ATTEN</code> reader - 2-bit attenuation for each pad …","Field <code>SAR2_ATTEN</code> writer - 2-bit attenuation for each pad …","You can <code>read</code> this register and get <code>sar_atten2::R</code>.  You can …","Register <code>SAR_ATTEN2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - 2-bit attenuation for each pad 11:1dB 10:6dB …","Bits 0:31 - 2-bit attenuation for each pad 11:1dB 10:6dB …","","","","Field <code>DAC_CLK_FORCE_HIGH</code> reader - 1: force PDAC_CLK to high","Field <code>DAC_CLK_FORCE_HIGH</code> writer - 1: force PDAC_CLK to high","Field <code>DAC_CLK_FORCE_LOW</code> reader - 1: force PDAC_CLK to low","Field <code>DAC_CLK_FORCE_LOW</code> writer - 1: force PDAC_CLK to low","Field <code>DAC_CLK_INV</code> reader - 1: invert PDAC_CLK","Field <code>DAC_CLK_INV</code> writer - 1: invert PDAC_CLK","Field <code>DAC_DIG_FORCE</code> reader - 1: DAC1 &amp; DAC2 use DMA 0: …","Field <code>DAC_DIG_FORCE</code> writer - 1: DAC1 &amp; DAC2 use DMA 0: …","Field <code>DEBUG_BIT_SEL</code> reader - ","Field <code>DEBUG_BIT_SEL</code> writer - ","Register <code>SAR_DAC_CTRL1</code> reader","You can <code>read</code> this register and get <code>sar_dac_ctrl1::R</code>.  You …","Field <code>SW_FSTEP</code> reader - frequency step for CW generator …","Field <code>SW_FSTEP</code> writer - frequency step for CW generator …","Field <code>SW_TONE_EN</code> reader - 1: enable CW generator 0: …","Field <code>SW_TONE_EN</code> writer - 1: enable CW generator 0: …","Register <code>SAR_DAC_CTRL1</code> writer","Writes raw bits to the register.","","","Bit 24 - 1: force PDAC_CLK to high","Bit 24 - 1: force PDAC_CLK to high","Bit 23 - 1: force PDAC_CLK to low","Bit 23 - 1: force PDAC_CLK to low","Bit 25 - 1: invert PDAC_CLK","Bit 25 - 1: invert PDAC_CLK","Bit 22 - 1: DAC1 &amp; DAC2 use DMA 0: DAC1 &amp; DAC2 do not use …","Bit 22 - 1: DAC1 &amp; DAC2 use DMA 0: DAC1 &amp; DAC2 do not use …","Bits 17:21","Bits 17:21","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - frequency step for CW generator can be used to …","Bits 0:15 - frequency step for CW generator can be used to …","Bit 16 - 1: enable CW generator 0: disable CW generator","Bit 16 - 1: enable CW generator 0: disable CW generator","","","","Field <code>DAC_CW_EN1</code> reader - 1: to select CW generator as …","Field <code>DAC_CW_EN1</code> writer - 1: to select CW generator as …","Field <code>DAC_CW_EN2</code> reader - 1: to select CW generator as …","Field <code>DAC_CW_EN2</code> writer - 1: to select CW generator as …","Field <code>DAC_DC1</code> reader - DC offset for DAC1 CW generator","Field <code>DAC_DC1</code> writer - DC offset for DAC1 CW generator","Field <code>DAC_DC2</code> reader - DC offset for DAC2 CW generator","Field <code>DAC_DC2</code> writer - DC offset for DAC2 CW generator","Field <code>DAC_INV1</code> reader - 00: do not invert any bits 01: …","Field <code>DAC_INV1</code> writer - 00: do not invert any bits 01: …","Field <code>DAC_INV2</code> reader - 00: do not invert any bits 01: …","Field <code>DAC_INV2</code> writer - 00: do not invert any bits 01: …","Field <code>DAC_SCALE1</code> reader - 00: no scale 01: scale to 1/2 …","Field <code>DAC_SCALE1</code> writer - 00: no scale 01: scale to 1/2 …","Field <code>DAC_SCALE2</code> reader - 00: no scale 01: scale to 1/2 …","Field <code>DAC_SCALE2</code> writer - 00: no scale 01: scale to 1/2 …","Register <code>SAR_DAC_CTRL2</code> reader","You can <code>read</code> this register and get <code>sar_dac_ctrl2::R</code>.  You …","Register <code>SAR_DAC_CTRL2</code> writer","Writes raw bits to the register.","","","Bit 24 - 1: to select CW generator as source to PDAC1_DAC…","Bit 24 - 1: to select CW generator as source to PDAC1_DAC…","Bit 25 - 1: to select CW generator as source to PDAC2_DAC…","Bit 25 - 1: to select CW generator as source to PDAC2_DAC…","Bits 0:7 - DC offset for DAC1 CW generator","Bits 0:7 - DC offset for DAC1 CW generator","Bits 8:15 - DC offset for DAC2 CW generator","Bits 8:15 - DC offset for DAC2 CW generator","Bits 20:21 - 00: do not invert any bits 01: invert all …","Bits 20:21 - 00: do not invert any bits 01: invert all …","Bits 22:23 - 00: do not invert any bits 01: invert all …","Bits 22:23 - 00: do not invert any bits 01: invert all …","Bits 16:17 - 00: no scale 01: scale to 1/2 10: scale to …","Bits 16:17 - 00: no scale 01: scale to 1/2 10: scale to …","Bits 18:19 - 00: no scale 01: scale to 1/2 10: scale to …","Bits 18:19 - 00: no scale 01: scale to 1/2 10: scale to …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>SAR_I2C_CTRL</code> reader","Field <code>SAR_I2C_CTRL</code> reader - I2C control data only active …","You can <code>read</code> this register and get <code>sar_i2c_ctrl::R</code>.  You …","Field <code>SAR_I2C_CTRL</code> writer - I2C control data only active …","Field <code>SAR_I2C_START_FORCE</code> reader - 1: I2C started by SW 0: …","Field <code>SAR_I2C_START_FORCE</code> writer - 1: I2C started by SW 0: …","Field <code>SAR_I2C_START</code> reader - start I2C only active when …","Field <code>SAR_I2C_START</code> writer - start I2C only active when …","Register <code>SAR_I2C_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - I2C control data only active when …","Bits 0:27 - I2C control data only active when …","Bit 28 - start I2C only active when …","Bit 28 - start I2C only active when …","Bit 29 - 1: I2C started by SW 0: I2C started by FSM","Bit 29 - 1: I2C started by SW 0: I2C started by FSM","","","","Field <code>AMP_RST_FB_FSM</code> reader - ","Field <code>AMP_RST_FB_FSM</code> writer - ","Field <code>AMP_SHORT_REF_FSM</code> reader - ","Field <code>AMP_SHORT_REF_FSM</code> writer - ","Field <code>AMP_SHORT_REF_GND_FSM</code> reader - ","Field <code>AMP_SHORT_REF_GND_FSM</code> writer - ","Register <code>SAR_MEAS_CTRL</code> reader","Field <code>SAR2_XPD_WAIT</code> reader - ","Field <code>SAR2_XPD_WAIT</code> writer - ","You can <code>read</code> this register and get <code>sar_meas_ctrl::R</code>.  You …","Field <code>SAR_RSTB_FSM</code> reader - ","Field <code>SAR_RSTB_FSM</code> writer - ","Register <code>SAR_MEAS_CTRL</code> writer","Field <code>XPD_SAR_AMP_FSM</code> reader - ","Field <code>XPD_SAR_AMP_FSM</code> writer - ","Field <code>XPD_SAR_FSM</code> reader - ","Field <code>XPD_SAR_FSM</code> writer - ","Bits 4:7","Bits 4:7","Bits 8:11","Bits 8:11","Bits 12:15","Bits 12:15","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31","Bits 24:31","Bits 20:23","Bits 20:23","","","","Bits 0:3","Bits 0:3","Bits 16:19","Bits 16:19","Field <code>AMP_RST_FB_FORCE</code> reader - ","Field <code>AMP_RST_FB_FORCE</code> writer - ","Field <code>AMP_RST_FB_FSM_IDLE</code> reader - ","Field <code>AMP_RST_FB_FSM_IDLE</code> writer - ","Field <code>AMP_SHORT_REF_FORCE</code> reader - ","Field <code>AMP_SHORT_REF_FORCE</code> writer - ","Field <code>AMP_SHORT_REF_FSM_IDLE</code> reader - ","Field <code>AMP_SHORT_REF_FSM_IDLE</code> writer - ","Field <code>AMP_SHORT_REF_GND_FORCE</code> reader - ","Field <code>AMP_SHORT_REF_GND_FORCE</code> writer - ","Field <code>AMP_SHORT_REF_GND_FSM_IDLE</code> reader - ","Field <code>AMP_SHORT_REF_GND_FSM_IDLE</code> writer - ","Register <code>SAR_MEAS_CTRL2</code> reader","Field <code>SAR1_DAC_XPD_FSM_IDLE</code> reader - ","Field <code>SAR1_DAC_XPD_FSM_IDLE</code> writer - ","Field <code>SAR1_DAC_XPD_FSM</code> reader - ","Field <code>SAR1_DAC_XPD_FSM</code> writer - ","Field <code>SAR2_RSTB_FORCE</code> reader - ","Field <code>SAR2_RSTB_FORCE</code> writer - ","You can <code>read</code> this register and get <code>sar_meas_ctrl2::R</code>.  You …","Field <code>SAR_RSTB_FSM_IDLE</code> reader - ","Field <code>SAR_RSTB_FSM_IDLE</code> writer - ","Register <code>SAR_MEAS_CTRL2</code> writer","Field <code>XPD_SAR_AMP_FSM_IDLE</code> reader - ","Field <code>XPD_SAR_AMP_FSM_IDLE</code> writer - ","Field <code>XPD_SAR_FSM_IDLE</code> reader - ","Field <code>XPD_SAR_FSM_IDLE</code> writer - ","Bits 13:14","Bits 13:14","Bit 6","Bit 6","Bits 15:16","Bits 15:16","Bit 7","Bit 7","Bits 17:18","Bits 17:18","Bit 8","Bit 8","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3","Bits 0:3","Bit 4","Bit 4","Bits 11:12","Bits 11:12","Bit 10","Bit 10","","","","Bit 5","Bit 5","Bit 9","Bit 9","Field <code>MEAS1_DATA_SAR</code> reader - SAR ADC1 data","Field <code>MEAS1_DONE_SAR</code> reader - SAR ADC1 conversion done …","Field <code>MEAS1_START_FORCE</code> reader - 1: SAR ADC1 controller …","Field <code>MEAS1_START_FORCE</code> writer - 1: SAR ADC1 controller …","Field <code>MEAS1_START_SAR</code> reader - SAR ADC1 controller (in …","Field <code>MEAS1_START_SAR</code> writer - SAR ADC1 controller (in …","Register <code>SAR_MEAS_START1</code> reader","Field <code>SAR1_EN_PAD_FORCE</code> reader - 1: SAR ADC1 pad enable …","Field <code>SAR1_EN_PAD_FORCE</code> writer - 1: SAR ADC1 pad enable …","Field <code>SAR1_EN_PAD</code> reader - SAR ADC1 pad enable bitmap only …","Field <code>SAR1_EN_PAD</code> writer - SAR ADC1 pad enable bitmap only …","You can <code>read</code> this register and get <code>sar_meas_start1::R</code>.  …","Register <code>SAR_MEAS_START1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - SAR ADC1 data","Bit 16 - SAR ADC1 conversion done indication","Bit 18 - 1: SAR ADC1 controller (in RTC) is started by SW …","Bit 18 - 1: SAR ADC1 controller (in RTC) is started by SW …","Bit 17 - SAR ADC1 controller (in RTC) starts conversion …","Bit 17 - SAR ADC1 controller (in RTC) starts conversion …","Bits 19:30 - SAR ADC1 pad enable bitmap only active when …","Bits 19:30 - SAR ADC1 pad enable bitmap only active when …","Bit 31 - 1: SAR ADC1 pad enable bitmap is controlled by SW …","Bit 31 - 1: SAR ADC1 pad enable bitmap is controlled by SW …","","","","Field <code>MEAS2_DATA_SAR</code> reader - SAR ADC2 data","Field <code>MEAS2_DONE_SAR</code> reader - SAR ADC2 conversion done …","Field <code>MEAS2_START_FORCE</code> reader - 1: SAR ADC2 controller …","Field <code>MEAS2_START_FORCE</code> writer - 1: SAR ADC2 controller …","Field <code>MEAS2_START_SAR</code> reader - SAR ADC2 controller (in …","Field <code>MEAS2_START_SAR</code> writer - SAR ADC2 controller (in …","Register <code>SAR_MEAS_START2</code> reader","Field <code>SAR2_EN_PAD_FORCE</code> reader - 1: SAR ADC2 pad enable …","Field <code>SAR2_EN_PAD_FORCE</code> writer - 1: SAR ADC2 pad enable …","Field <code>SAR2_EN_PAD</code> reader - SAR ADC2 pad enable bitmap only …","Field <code>SAR2_EN_PAD</code> writer - SAR ADC2 pad enable bitmap only …","You can <code>read</code> this register and get <code>sar_meas_start2::R</code>.  …","Register <code>SAR_MEAS_START2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - SAR ADC2 data","Bit 16 - SAR ADC2 conversion done indication","Bit 18 - 1: SAR ADC2 controller (in RTC) is started by SW …","Bit 18 - 1: SAR ADC2 controller (in RTC) is started by SW …","Bit 17 - SAR ADC2 controller (in RTC) starts conversion …","Bit 17 - SAR ADC2 controller (in RTC) starts conversion …","Bits 19:30 - SAR ADC2 pad enable bitmap only active when …","Bits 19:30 - SAR ADC2 pad enable bitmap only active when …","Bit 31 - 1: SAR ADC2 pad enable bitmap is controlled by SW …","Bit 31 - 1: SAR ADC2 pad enable bitmap is controlled by SW …","","","","Register <code>SAR_MEAS_WAIT1</code> reader","Field <code>SAR_AMP_WAIT1</code> reader - ","Field <code>SAR_AMP_WAIT1</code> writer - ","Field <code>SAR_AMP_WAIT2</code> reader - ","Field <code>SAR_AMP_WAIT2</code> writer - ","You can <code>read</code> this register and get <code>sar_meas_wait1::R</code>.  You …","Register <code>SAR_MEAS_WAIT1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15","Bits 0:15","Bits 16:31","Bits 16:31","","","","Field <code>FORCE_XPD_AMP</code> reader - ","Field <code>FORCE_XPD_AMP</code> writer - ","Field <code>FORCE_XPD_SAR</code> reader - ","Field <code>FORCE_XPD_SAR_SW</code> reader - ","Field <code>FORCE_XPD_SAR_SW</code> writer - ","Field <code>FORCE_XPD_SAR</code> writer - ","Register <code>SAR_MEAS_WAIT2</code> reader","Field <code>SAR2_RSTB_WAIT</code> reader - ","Field <code>SAR2_RSTB_WAIT</code> writer - ","Field <code>SAR_AMP_WAIT3</code> reader - ","Field <code>SAR_AMP_WAIT3</code> writer - ","You can <code>read</code> this register and get <code>sar_meas_wait2::R</code>.  You …","Register <code>SAR_MEAS_WAIT2</code> writer","Writes raw bits to the register.","","","Bits 16:17","Bits 16:17","Bits 18:19","Bits 18:19","Bit 0","Bit 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 20:27","Bits 20:27","Bits 0:15","Bits 0:15","","","","Field <code>MEM_WR_ADDR_INIT</code> reader - ","Field <code>MEM_WR_ADDR_INIT</code> writer - ","Field <code>MEM_WR_ADDR_SIZE</code> reader - ","Field <code>MEM_WR_ADDR_SIZE</code> writer - ","Register <code>SAR_MEM_WR_CTRL</code> reader","Field <code>RTC_MEM_WR_OFFST_CLR</code> writer - ","You can <code>read</code> this register and get <code>sar_mem_wr_ctrl::R</code>.  …","Register <code>SAR_MEM_WR_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:10","Bits 0:10","Bits 11:21","Bits 11:21","Bit 22","","","","Register <code>SAR_NOUSE</code> reader","Field <code>SAR_NOUSE</code> reader - ","You can <code>read</code> this register and get <code>sar_nouse::R</code>.  You can …","Field <code>SAR_NOUSE</code> writer - ","Register <code>SAR_NOUSE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>SAR_READ_CTRL</code> reader","Field <code>SAR1_CLK_DIV</code> reader - clock divider","Field <code>SAR1_CLK_DIV</code> writer - clock divider","Field <code>SAR1_CLK_GATED</code> reader - ","Field <code>SAR1_CLK_GATED</code> writer - ","Field <code>SAR1_DATA_INV</code> reader - Invert SAR ADC1 data","Field <code>SAR1_DATA_INV</code> writer - Invert SAR ADC1 data","Field <code>SAR1_DIG_FORCE</code> reader - 1: SAR ADC1 controlled by …","Field <code>SAR1_DIG_FORCE</code> writer - 1: SAR ADC1 controlled by …","Field <code>SAR1_SAMPLE_BIT</code> reader - 00: for 9-bit width 01: for …","Field <code>SAR1_SAMPLE_BIT</code> writer - 00: for 9-bit width 01: for …","Field <code>SAR1_SAMPLE_CYCLE</code> reader - sample cycles for SAR ADC1","Field <code>SAR1_SAMPLE_CYCLE</code> writer - sample cycles for SAR ADC1","Field <code>SAR1_SAMPLE_NUM</code> reader - ","Field <code>SAR1_SAMPLE_NUM</code> writer - ","You can <code>read</code> this register and get <code>sar_read_ctrl::R</code>.  You …","Register <code>SAR_READ_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - clock divider","Bits 0:7 - clock divider","Bit 18","Bit 18","Bit 28 - Invert SAR ADC1 data","Bit 28 - Invert SAR ADC1 data","Bit 27 - 1: SAR ADC1 controlled by DIG ADC1 CTRL 0: SAR …","Bit 27 - 1: SAR ADC1 controlled by DIG ADC1 CTRL 0: SAR …","Bits 16:17 - 00: for 9-bit width 01: for 10-bit width 10: …","Bits 16:17 - 00: for 9-bit width 01: for 10-bit width 10: …","Bits 8:15 - sample cycles for SAR ADC1","Bits 8:15 - sample cycles for SAR ADC1","Bits 19:26","Bits 19:26","","","","Register <code>SAR_READ_CTRL2</code> reader","Field <code>SAR2_CLK_DIV</code> reader - clock divider","Field <code>SAR2_CLK_DIV</code> writer - clock divider","Field <code>SAR2_CLK_GATED</code> reader - ","Field <code>SAR2_CLK_GATED</code> writer - ","Field <code>SAR2_DATA_INV</code> reader - Invert SAR ADC2 data","Field <code>SAR2_DATA_INV</code> writer - Invert SAR ADC2 data","Field <code>SAR2_DIG_FORCE</code> reader - 1: SAR ADC2 controlled by …","Field <code>SAR2_DIG_FORCE</code> writer - 1: SAR ADC2 controlled by …","Field <code>SAR2_PWDET_FORCE</code> reader - ","Field <code>SAR2_PWDET_FORCE</code> writer - ","Field <code>SAR2_SAMPLE_BIT</code> reader - 00: for 9-bit width 01: for …","Field <code>SAR2_SAMPLE_BIT</code> writer - 00: for 9-bit width 01: for …","Field <code>SAR2_SAMPLE_CYCLE</code> reader - sample cycles for SAR ADC2","Field <code>SAR2_SAMPLE_CYCLE</code> writer - sample cycles for SAR ADC2","Field <code>SAR2_SAMPLE_NUM</code> reader - ","Field <code>SAR2_SAMPLE_NUM</code> writer - ","You can <code>read</code> this register and get <code>sar_read_ctrl2::R</code>.  You …","Register <code>SAR_READ_CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - clock divider","Bits 0:7 - clock divider","Bit 18","Bit 18","Bit 29 - Invert SAR ADC2 data","Bit 29 - Invert SAR ADC2 data","Bit 28 - 1: SAR ADC2 controlled by DIG ADC2 CTRL or PWDET …","Bit 28 - 1: SAR ADC2 controlled by DIG ADC2 CTRL or PWDET …","Bit 27","Bit 27","Bits 16:17 - 00: for 9-bit width 01: for 10-bit width 10: …","Bits 16:17 - 00: for 9-bit width 01: for 10-bit width 10: …","Bits 8:15 - sample cycles for SAR ADC2","Bits 8:15 - sample cycles for SAR ADC2","Bits 19:26","Bits 19:26","","","","Register <code>SAR_READ_STATUS1</code> reader","Field <code>SAR1_READER_STATUS</code> reader - ","You can <code>read</code> this register and get <code>sar_read_status1::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>SAR_READ_STATUS2</code> reader","Field <code>SAR2_READER_STATUS</code> reader - ","You can <code>read</code> this register and get <code>sar_read_status2::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>I2C_SLAVE_ADDR0</code> reader - ","Field <code>I2C_SLAVE_ADDR0</code> writer - ","Field <code>I2C_SLAVE_ADDR1</code> reader - ","Field <code>I2C_SLAVE_ADDR1</code> writer - ","Field <code>MEAS_STATUS</code> reader - ","Register <code>SAR_SLAVE_ADDR1</code> reader","You can <code>read</code> this register and get <code>sar_slave_addr1::R</code>.  …","Register <code>SAR_SLAVE_ADDR1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 11:21","Bits 11:21","Bits 0:10","Bits 0:10","Calls <code>U::from(self)</code>.","Bits 22:29","","","","Field <code>I2C_SLAVE_ADDR2</code> reader - ","Field <code>I2C_SLAVE_ADDR2</code> writer - ","Field <code>I2C_SLAVE_ADDR3</code> reader - ","Field <code>I2C_SLAVE_ADDR3</code> writer - ","Register <code>SAR_SLAVE_ADDR2</code> reader","You can <code>read</code> this register and get <code>sar_slave_addr2::R</code>.  …","Register <code>SAR_SLAVE_ADDR2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 11:21","Bits 11:21","Bits 0:10","Bits 0:10","Calls <code>U::from(self)</code>.","","","","Field <code>I2C_SLAVE_ADDR4</code> reader - ","Field <code>I2C_SLAVE_ADDR4</code> writer - ","Field <code>I2C_SLAVE_ADDR5</code> reader - ","Field <code>I2C_SLAVE_ADDR5</code> writer - ","Register <code>SAR_SLAVE_ADDR3</code> reader","You can <code>read</code> this register and get <code>sar_slave_addr3::R</code>.  …","Field <code>TSENS_OUT</code> reader - temperature sensor data out","Field <code>TSENS_RDY_OUT</code> reader - indicate temperature sensor …","Register <code>SAR_SLAVE_ADDR3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 11:21","Bits 11:21","Bits 0:10","Bits 0:10","Calls <code>U::from(self)</code>.","","","Bits 22:29 - temperature sensor data out","Bit 30 - indicate temperature sensor out ready","","Field <code>I2C_DONE</code> reader - indicate I2C done","Field <code>I2C_RDATA</code> reader - I2C read data","Field <code>I2C_SLAVE_ADDR6</code> reader - ","Field <code>I2C_SLAVE_ADDR6</code> writer - ","Field <code>I2C_SLAVE_ADDR7</code> reader - ","Field <code>I2C_SLAVE_ADDR7</code> writer - ","Register <code>SAR_SLAVE_ADDR4</code> reader","You can <code>read</code> this register and get <code>sar_slave_addr4::R</code>.  …","Register <code>SAR_SLAVE_ADDR4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30 - indicate I2C done","Bits 22:29 - I2C read data","Bits 11:21","Bits 11:21","Bits 0:10","Bits 0:10","Calls <code>U::from(self)</code>.","","","","Field <code>PC_INIT</code> reader - initialized PC for ULP-coprocessor","Field <code>PC_INIT</code> writer - initialized PC for ULP-coprocessor","Register <code>SAR_START_FORCE</code> reader","Field <code>SAR1_BIT_WIDTH</code> reader - 00: 9 bit 01: 10 bits 10: …","Field <code>SAR1_BIT_WIDTH</code> writer - 00: 9 bit 01: 10 bits 10: …","Field <code>SAR1_STOP</code> reader - stop SAR ADC1 conversion","Field <code>SAR1_STOP</code> writer - stop SAR ADC1 conversion","Field <code>SAR2_BIT_WIDTH</code> reader - 00: 9 bit 01: 10 bits 10: …","Field <code>SAR2_BIT_WIDTH</code> writer - 00: 9 bit 01: 10 bits 10: …","Field <code>SAR2_EN_TEST</code> reader - SAR2_EN_TEST only active when …","Field <code>SAR2_EN_TEST</code> writer - SAR2_EN_TEST only active when …","Field <code>SAR2_PWDET_CCT</code> reader - SAR2_PWDET_CCT PA power …","Field <code>SAR2_PWDET_CCT</code> writer - SAR2_PWDET_CCT PA power …","Field <code>SAR2_PWDET_EN</code> reader - N/A","Field <code>SAR2_PWDET_EN</code> writer - N/A","Field <code>SAR2_STOP</code> reader - stop SAR ADC2 conversion","Field <code>SAR2_STOP</code> writer - stop SAR ADC2 conversion","Field <code>SARCLK_EN</code> reader - ","Field <code>SARCLK_EN</code> writer - ","You can <code>read</code> this register and get <code>sar_start_force::R</code>.  …","Field <code>ULP_CP_FORCE_START_TOP</code> reader - 1: ULP-coprocessor …","Field <code>ULP_CP_FORCE_START_TOP</code> writer - 1: ULP-coprocessor …","Field <code>ULP_CP_START_TOP</code> reader - Write 1 to start …","Field <code>ULP_CP_START_TOP</code> writer - Write 1 to start …","Register <code>SAR_START_FORCE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 11:21 - initialized PC for ULP-coprocessor","Bits 11:21 - initialized PC for ULP-coprocessor","Bits 0:1 - 00: 9 bit 01: 10 bits 10: 11bits 11: 12bits","Bits 0:1 - 00: 9 bit 01: 10 bits 10: 11bits 11: 12bits","Bit 23 - stop SAR ADC1 conversion","Bit 23 - stop SAR ADC1 conversion","Bits 2:3 - 00: 9 bit 01: 10 bits 10: 11bits 11: 12bits","Bits 2:3 - 00: 9 bit 01: 10 bits 10: 11bits 11: 12bits","Bit 4 - SAR2_EN_TEST only active when reg_sar2_dig_force = …","Bit 4 - SAR2_EN_TEST only active when reg_sar2_dig_force = …","Bits 5:7 - SAR2_PWDET_CCT PA power detector capacitance …","Bits 5:7 - SAR2_PWDET_CCT PA power detector capacitance …","Bit 24 - N/A","Bit 24 - N/A","Bit 22 - stop SAR ADC2 conversion","Bit 22 - stop SAR ADC2 conversion","Bit 10","Bit 10","","","","Bit 8 - 1: ULP-coprocessor is started by SW 0: …","Bit 8 - 1: ULP-coprocessor is started by SW 0: …","Bit 9 - Write 1 to start ULP-coprocessor only active when …","Bit 9 - Write 1 to start ULP-coprocessor only active when …","Field <code>HALL_PHASE_FORCE</code> reader - 1: HALL PHASE is …","Field <code>HALL_PHASE_FORCE</code> writer - 1: HALL PHASE is …","Register <code>SAR_TOUCH_CTRL1</code> reader","You can <code>read</code> this register and get <code>sar_touch_ctrl1::R</code>.  …","Field <code>TOUCH_MEAS_DELAY</code> reader - the meas length (in 8MHz)","Field <code>TOUCH_MEAS_DELAY</code> writer - the meas length (in 8MHz)","Field <code>TOUCH_OUT_1EN</code> reader - 1: wakeup interrupt is …","Field <code>TOUCH_OUT_1EN</code> writer - 1: wakeup interrupt is …","Field <code>TOUCH_OUT_SEL</code> reader - 1: when the counter is …","Field <code>TOUCH_OUT_SEL</code> writer - 1: when the counter is …","Field <code>TOUCH_XPD_WAIT</code> reader - the waiting cycles (in 8MHz) …","Field <code>TOUCH_XPD_WAIT</code> writer - the waiting cycles (in 8MHz) …","Register <code>SAR_TOUCH_CTRL1</code> writer","Field <code>XPD_HALL_FORCE</code> reader - 1: XPD HALL is controlled by …","Field <code>XPD_HALL_FORCE</code> writer - 1: XPD HALL is controlled by …","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 27 - 1: HALL PHASE is controlled by SW 0: HALL PHASE …","Bit 27 - 1: HALL PHASE is controlled by SW 0: HALL PHASE …","Calls <code>U::from(self)</code>.","Bits 0:15 - the meas length (in 8MHz)","Bits 0:15 - the meas length (in 8MHz)","Bit 25 - 1: wakeup interrupt is generated if SET1 is “…","Bit 25 - 1: wakeup interrupt is generated if SET1 is “…","Bit 24 - 1: when the counter is greater then the threshold …","Bit 24 - 1: when the counter is greater then the threshold …","Bits 16:23 - the waiting cycles (in 8MHz) between …","Bits 16:23 - the waiting cycles (in 8MHz) between …","","","","Bit 26 - 1: XPD HALL is controlled by SW. 0: XPD HALL is …","Bit 26 - 1: XPD HALL is controlled by SW. 0: XPD HALL is …","Register <code>SAR_TOUCH_CTRL2</code> reader","You can <code>read</code> this register and get <code>sar_touch_ctrl2::R</code>.  …","Field <code>TOUCH_MEAS_DONE</code> reader - fsm set 1 to indicate touch …","Field <code>TOUCH_MEAS_EN_CLR</code> writer - to clear reg_touch_meas_en","Field <code>TOUCH_MEAS_EN</code> reader - 10-bit register to indicate …","Field <code>TOUCH_SLEEP_CYCLES</code> reader - sleep cycles for timer","Field <code>TOUCH_SLEEP_CYCLES</code> writer - sleep cycles for timer","Field <code>TOUCH_START_EN</code> reader - 1: start touch fsm valid …","Field <code>TOUCH_START_EN</code> writer - 1: start touch fsm valid …","Field <code>TOUCH_START_FORCE</code> reader - 1: to start touch fsm by …","Field <code>TOUCH_START_FORCE</code> writer - 1: to start touch fsm by …","Field <code>TOUCH_START_FSM_EN</code> reader - 1: TOUCH_START &amp; …","Field <code>TOUCH_START_FSM_EN</code> writer - 1: TOUCH_START &amp; …","Register <code>SAR_TOUCH_CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - fsm set 1 to indicate touch touch meas is done","Bits 0:9 - 10-bit register to indicate which pads are “…","Bit 30 - to clear reg_touch_meas_en","Bits 14:29 - sleep cycles for timer","Bits 14:29 - sleep cycles for timer","Bit 12 - 1: start touch fsm valid when …","Bit 12 - 1: start touch fsm valid when …","Bit 13 - 1: to start touch fsm by SW 0: to start touch fsm …","Bit 13 - 1: to start touch fsm by SW 0: to start touch fsm …","Bit 11 - 1: TOUCH_START &amp; TOUCH_XPD is controlled by touch …","Bit 11 - 1: TOUCH_START &amp; TOUCH_XPD is controlled by touch …","","","","Register <code>SAR_TOUCH_ENABLE</code> reader","You can <code>read</code> this register and get <code>sar_touch_enable::R</code>.  …","Field <code>TOUCH_PAD_OUTEN1</code> reader - Bitmap defining SET1 for …","Field <code>TOUCH_PAD_OUTEN1</code> writer - Bitmap defining SET1 for …","Field <code>TOUCH_PAD_OUTEN2</code> reader - Bitmap defining SET2 for …","Field <code>TOUCH_PAD_OUTEN2</code> writer - Bitmap defining SET2 for …","Field <code>TOUCH_PAD_WORKEN</code> reader - Bitmap defining the …","Field <code>TOUCH_PAD_WORKEN</code> writer - Bitmap defining the …","Register <code>SAR_TOUCH_ENABLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 20:29 - Bitmap defining SET1 for generating wakeup …","Bits 20:29 - Bitmap defining SET1 for generating wakeup …","Bits 10:19 - Bitmap defining SET2 for generating wakeup …","Bits 10:19 - Bitmap defining SET2 for generating wakeup …","Bits 0:9 - Bitmap defining the working set during the …","Bits 0:9 - Bitmap defining the working set during the …","","","","Register <code>SAR_TOUCH_OUT1</code> reader","You can <code>read</code> this register and get <code>sar_touch_out1::R</code>.  See …","Field <code>TOUCH_MEAS_OUT0</code> reader - the counter for touch pad 0","Field <code>TOUCH_MEAS_OUT1</code> reader - the counter for touch pad 1","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - the counter for touch pad 0","Bits 0:15 - the counter for touch pad 1","","","","Register <code>SAR_TOUCH_OUT2</code> reader","You can <code>read</code> this register and get <code>sar_touch_out2::R</code>.  See …","Field <code>TOUCH_MEAS_OUT2</code> reader - the counter for touch pad 2","Field <code>TOUCH_MEAS_OUT3</code> reader - the counter for touch pad 3","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - the counter for touch pad 2","Bits 0:15 - the counter for touch pad 3","","","","Register <code>SAR_TOUCH_OUT3</code> reader","You can <code>read</code> this register and get <code>sar_touch_out3::R</code>.  See …","Field <code>TOUCH_MEAS_OUT4</code> reader - the counter for touch pad 4","Field <code>TOUCH_MEAS_OUT5</code> reader - the counter for touch pad 5","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - the counter for touch pad 4","Bits 0:15 - the counter for touch pad 5","","","","Register <code>SAR_TOUCH_OUT4</code> reader","You can <code>read</code> this register and get <code>sar_touch_out4::R</code>.  See …","Field <code>TOUCH_MEAS_OUT6</code> reader - the counter for touch pad 6","Field <code>TOUCH_MEAS_OUT7</code> reader - the counter for touch pad 7","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - the counter for touch pad 6","Bits 0:15 - the counter for touch pad 7","","","","Register <code>SAR_TOUCH_OUT5</code> reader","You can <code>read</code> this register and get <code>sar_touch_out5::R</code>.  See …","Field <code>TOUCH_MEAS_OUT8</code> reader - the counter for touch pad 8","Field <code>TOUCH_MEAS_OUT9</code> reader - the counter for touch pad 9","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - the counter for touch pad 8","Bits 0:15 - the counter for touch pad 9","","","","Register <code>SAR_TOUCH_THRES1</code> reader","You can <code>read</code> this register and get <code>sar_touch_thres1::R</code>.  …","Field <code>TOUCH_OUT_TH0</code> reader - the threshold for touch pad 0","Field <code>TOUCH_OUT_TH0</code> writer - the threshold for touch pad 0","Field <code>TOUCH_OUT_TH1</code> reader - the threshold for touch pad 1","Field <code>TOUCH_OUT_TH1</code> writer - the threshold for touch pad 1","Register <code>SAR_TOUCH_THRES1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - the threshold for touch pad 0","Bits 16:31 - the threshold for touch pad 0","Bits 0:15 - the threshold for touch pad 1","Bits 0:15 - the threshold for touch pad 1","","","","Register <code>SAR_TOUCH_THRES2</code> reader","You can <code>read</code> this register and get <code>sar_touch_thres2::R</code>.  …","Field <code>TOUCH_OUT_TH2</code> reader - the threshold for touch pad 2","Field <code>TOUCH_OUT_TH2</code> writer - the threshold for touch pad 2","Field <code>TOUCH_OUT_TH3</code> reader - the threshold for touch pad 3","Field <code>TOUCH_OUT_TH3</code> writer - the threshold for touch pad 3","Register <code>SAR_TOUCH_THRES2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - the threshold for touch pad 2","Bits 16:31 - the threshold for touch pad 2","Bits 0:15 - the threshold for touch pad 3","Bits 0:15 - the threshold for touch pad 3","","","","Register <code>SAR_TOUCH_THRES3</code> reader","You can <code>read</code> this register and get <code>sar_touch_thres3::R</code>.  …","Field <code>TOUCH_OUT_TH4</code> reader - the threshold for touch pad 4","Field <code>TOUCH_OUT_TH4</code> writer - the threshold for touch pad 4","Field <code>TOUCH_OUT_TH5</code> reader - the threshold for touch pad 5","Field <code>TOUCH_OUT_TH5</code> writer - the threshold for touch pad 5","Register <code>SAR_TOUCH_THRES3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - the threshold for touch pad 4","Bits 16:31 - the threshold for touch pad 4","Bits 0:15 - the threshold for touch pad 5","Bits 0:15 - the threshold for touch pad 5","","","","Register <code>SAR_TOUCH_THRES4</code> reader","You can <code>read</code> this register and get <code>sar_touch_thres4::R</code>.  …","Field <code>TOUCH_OUT_TH6</code> reader - the threshold for touch pad 6","Field <code>TOUCH_OUT_TH6</code> writer - the threshold for touch pad 6","Field <code>TOUCH_OUT_TH7</code> reader - the threshold for touch pad 7","Field <code>TOUCH_OUT_TH7</code> writer - the threshold for touch pad 7","Register <code>SAR_TOUCH_THRES4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - the threshold for touch pad 6","Bits 16:31 - the threshold for touch pad 6","Bits 0:15 - the threshold for touch pad 7","Bits 0:15 - the threshold for touch pad 7","","","","Register <code>SAR_TOUCH_THRES5</code> reader","You can <code>read</code> this register and get <code>sar_touch_thres5::R</code>.  …","Field <code>TOUCH_OUT_TH8</code> reader - the threshold for touch pad 8","Field <code>TOUCH_OUT_TH8</code> writer - the threshold for touch pad 8","Field <code>TOUCH_OUT_TH9</code> reader - the threshold for touch pad 9","Field <code>TOUCH_OUT_TH9</code> writer - the threshold for touch pad 9","Register <code>SAR_TOUCH_THRES5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:31 - the threshold for touch pad 8","Bits 16:31 - the threshold for touch pad 8","Bits 0:15 - the threshold for touch pad 9","Bits 0:15 - the threshold for touch pad 9","","","","Register <code>SAR_TSENS_CTRL</code> reader","You can <code>read</code> this register and get <code>sar_tsens_ctrl::R</code>.  You …","Field <code>TSENS_CLK_DIV</code> reader - temperature sensor clock …","Field <code>TSENS_CLK_DIV</code> writer - temperature sensor clock …","Field <code>TSENS_CLK_GATED</code> reader - ","Field <code>TSENS_CLK_GATED</code> writer - ","Field <code>TSENS_CLK_INV</code> reader - ","Field <code>TSENS_CLK_INV</code> writer - ","Field <code>TSENS_DUMP_OUT</code> reader - temperature sensor dump out …","Field <code>TSENS_DUMP_OUT</code> writer - temperature sensor dump out …","Field <code>TSENS_IN_INV</code> reader - invert temperature sensor data","Field <code>TSENS_IN_INV</code> writer - invert temperature sensor data","Field <code>TSENS_POWER_UP_FORCE</code> reader - 1: dump out &amp; power up …","Field <code>TSENS_POWER_UP_FORCE</code> writer - 1: dump out &amp; power up …","Field <code>TSENS_POWER_UP</code> reader - temperature sensor power up","Field <code>TSENS_POWER_UP</code> writer - temperature sensor power up","Field <code>TSENS_XPD_FORCE</code> reader - ","Field <code>TSENS_XPD_FORCE</code> writer - ","Field <code>TSENS_XPD_WAIT</code> reader - ","Field <code>TSENS_XPD_WAIT</code> writer - ","Register <code>SAR_TSENS_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 16:23 - temperature sensor clock divider","Bits 16:23 - temperature sensor clock divider","Bit 14","Bit 14","Bit 13","Bit 13","Bit 26 - temperature sensor dump out only active when …","Bit 26 - temperature sensor dump out only active when …","Bit 15 - invert temperature sensor data","Bit 15 - invert temperature sensor data","Bit 24 - temperature sensor power up","Bit 24 - temperature sensor power up","Bit 25 - 1: dump out &amp; power up controlled by SW 0: by FSM","Bit 25 - 1: dump out &amp; power up controlled by SW 0: by FSM","Bit 12","Bit 12","Bits 0:11","Bits 0:11","","Register <code>SARDATE</code> reader","You can <code>read</code> this register and get <code>sardate::R</code>.  You can …","Field <code>SAR_DATE</code> reader - ","Field <code>SAR_DATE</code> writer - ","Register <code>SARDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27","Bits 0:27","","","","Register <code>ULP_CP_SLEEP_CYC0</code> reader","Field <code>SLEEP_CYCLES_S0</code> reader - sleep cycles for …","Field <code>SLEEP_CYCLES_S0</code> writer - sleep cycles for …","You can <code>read</code> this register and get <code>ulp_cp_sleep_cyc0::R</code>.  …","Register <code>ULP_CP_SLEEP_CYC0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - sleep cycles for ULP-coprocessor timer","Bits 0:31 - sleep cycles for ULP-coprocessor timer","","","","Register <code>ULP_CP_SLEEP_CYC1</code> reader","Field <code>SLEEP_CYCLES_S1</code> reader - ","Field <code>SLEEP_CYCLES_S1</code> writer - ","You can <code>read</code> this register and get <code>ulp_cp_sleep_cyc1::R</code>.  …","Register <code>ULP_CP_SLEEP_CYC1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>ULP_CP_SLEEP_CYC2</code> reader","Field <code>SLEEP_CYCLES_S2</code> reader - ","Field <code>SLEEP_CYCLES_S2</code> writer - ","You can <code>read</code> this register and get <code>ulp_cp_sleep_cyc2::R</code>.  …","Register <code>ULP_CP_SLEEP_CYC2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>ULP_CP_SLEEP_CYC3</code> reader","Field <code>SLEEP_CYCLES_S3</code> reader - ","Field <code>SLEEP_CYCLES_S3</code> writer - ","You can <code>read</code> this register and get <code>ulp_cp_sleep_cyc3::R</code>.  …","Register <code>ULP_CP_SLEEP_CYC3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>ULP_CP_SLEEP_CYC4</code> reader","Field <code>SLEEP_CYCLES_S4</code> reader - ","Field <code>SLEEP_CYCLES_S4</code> writer - ","You can <code>read</code> this register and get <code>ulp_cp_sleep_cyc4::R</code>.  …","Register <code>ULP_CP_SLEEP_CYC4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register block","SHA1_BUSY (r) register accessor: ","SHA1_CONTINUE (w) register accessor: ","SHA1_LOAD (w) register accessor: ","SHA1_START (w) register accessor: ","SHA256_BUSY (r) register accessor: ","SHA256_CONTINUE (w) register accessor: ","SHA256_LOAD (w) register accessor: ","SHA256_START (w) register accessor: ","SHA384_BUSY (r) register accessor: ","SHA384_CONTINUE (w) register accessor: ","SHA384_LOAD (w) register accessor: ","SHA384_START (w) register accessor: ","SHA512_BUSY (r) register accessor: ","SHA512_CONTINUE (w) register accessor: ","SHA512_LOAD (w) register accessor: ","SHA512_START (w) register accessor: ","TEXT (rw) register accessor: ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","0x8c - ","","0x84 - ","","0x88 - ","","0x80 - ","","0x9c - ","","0x94 - ","","0x98 - ","","0x90 - ","","0xac - ","","0xa4 - ","","0xa8 - ","","0xa0 - ","","0xbc - ","","0xb4 - ","","0xb8 - ","","0xb0 - ","","0x00..0x80 - ","Iterator for array of: 0x00..0x80 - ","","","","Register <code>SHA1_BUSY</code> reader","Field <code>SHA1_BUSY</code> reader - SHA-1 operation status: 1 if the …","You can <code>read</code> this register and get <code>sha1_busy::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - SHA-1 operation status: 1 if the SHA accelerator …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA1_CONTINUE</code> writer - Write 1 to continue the SHA-1 …","Register <code>SHA1_CONTINUE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to continue the SHA-1 operation with …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA1_LOAD</code> writer - Write 1 to finish the SHA-1 …","Register <code>SHA1_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to finish the SHA-1 operation to calculate …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA1_START</code> writer - Write 1 to start an SHA-1 …","Register <code>SHA1_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to start an SHA-1 operation on the first …","","","","Register <code>SHA256_BUSY</code> reader","Field <code>SHA256_BUSY</code> reader - SHA-256 operation status: 1 if …","You can <code>read</code> this register and get <code>sha256_busy::R</code>.  See API…","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - SHA-256 operation status: 1 if the SHA accelerator …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA256_CONTINUE</code> writer - Write 1 to continue the …","Register <code>SHA256_CONTINUE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to continue the SHA-256 operation with …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA256_LOAD</code> writer - Write 1 to finish the SHA-256 …","Register <code>SHA256_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to finish the SHA-256 operation to …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA256_START</code> writer - Write 1 to start an SHA-256 …","Register <code>SHA256_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to start an SHA-256 operation on the first …","","","","Register <code>SHA384_BUSY</code> reader","Field <code>SHA384_BUSY</code> reader - SHA-384 operation status: 1 if …","You can <code>read</code> this register and get <code>sha384_busy::R</code>.  See API…","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - SHA-384 operation status: 1 if the SHA accelerator …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA384_CONTINUE</code> writer - Write 1 to continue the …","Register <code>SHA384_CONTINUE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to continue the SHA-384 operation with …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA384_LOAD</code> writer - Write 1 to finish the SHA-384 …","Register <code>SHA384_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to finish the SHA-384 operation to …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA384_START</code> writer - Write 1 to start an SHA-384 …","Register <code>SHA384_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to start an SHA-384 operation on the first …","","","","Register <code>SHA512_BUSY</code> reader","Field <code>SHA512_BUSY</code> reader - SHA-512 operation status: 1 if …","You can <code>read</code> this register and get <code>sha512_busy::R</code>.  See API…","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - SHA-512 operation status: 1 if the SHA accelerator …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA512_CONTINUE</code> writer - Write 1 to continue the …","Register <code>SHA512_CONTINUE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to continue the SHA-512 operation with …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA512_LOAD</code> writer - Write 1 to finish the SHA-512 …","Register <code>SHA512_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to finish the SHA-512 operation to …","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SHA512_START</code> writer - Write 1 to start an SHA-512 …","Register <code>SHA512_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Write 1 to start an SHA-512 operation on the first …","","","","Register <code>TEXT%s</code> reader","Field <code>TEXT</code> reader - SHA Message block and hash result …","You can <code>read</code> this register and get <code>text::R</code>.  You can <code>reset</code>…","Field <code>TEXT</code> writer - SHA Message block and hash result …","Register <code>TEXT%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - SHA Message block and hash result register.","Bits 0:31 - SHA Message block and hash result register.","","","","AHB_TEST (rw) register accessor: ","BRIDGE_CONF (rw) register accessor: ","CMD_INFOR0 (r) register accessor: ","CMD_INFOR1 (r) register accessor: ","CONF0 (rw) register accessor: ","CONF1 (rw) register accessor: ","DATE (rw) register accessor: ","ID (rw) register accessor: ","INTVEC_TOHOST (w) register accessor: ","RX_DSCR_CONF (rw) register accessor: ","RX_STATUS (r) register accessor: ","Register block","SDIO_CRC_ST0 (r) register accessor: ","SDIO_CRC_ST1 (rw) register accessor: ","SDIO_ST (r) register accessor: ","SEQ_POSITION (rw) register accessor: ","TOKEN_LAT (r) register accessor: ","TX_DSCR_CONF (rw) register accessor: ","TX_STATUS (r) register accessor: ","_0INT_CLR (w) register accessor: ","_0INT_ENA (rw) register accessor: ","_0INT_ENA1 (rw) register accessor: ","_0INT_RAW (r) register accessor: ","_0INT_ST (r) register accessor: ","_0INT_ST1 (r) register accessor: ","_0RXFIFO_PUSH (rw) register accessor: ","_0RX_LINK (rw) register accessor: ","_0TOKEN0 (rw) register accessor: ","_0TOKEN1 (rw) register accessor: ","_0TXFIFO_POP (rw) register accessor: ","_0TX_LINK (rw) register accessor: ","_0_DONE_DSCR_ADDR (r) register accessor: ","_0_DSCR_CNT (r) register accessor: ","_0_DSCR_REC_CONF (rw) register accessor: ","_0_EOF_START_DES (r) register accessor: ","_0_LENGTH (r) register accessor: ","_0_LEN_CONF (rw) register accessor: ","_0_LEN_LIM_CONF (rw) register accessor: ","_0_PUSH_DSCR_ADDR (r) register accessor: ","_0_RXLINK_DSCR (r) register accessor: ","_0_RXLINK_DSCR_BF0 (r) register accessor: ","_0_RXLINK_DSCR_BF1 (r) register accessor: ","_0_RXPKTU_E_DSCR (r) register accessor: ","_0_RXPKTU_H_DSCR (r) register accessor: ","_0_RXPKT_E_DSCR (rw) register accessor: ","_0_RXPKT_H_DSCR (rw) register accessor: ","_0_STATE0 (r) register accessor: ","_0_STATE1 (r) register accessor: ","_0_SUB_START_DES (r) register accessor: ","_0_TO_EOF_BFR_DES_ADDR (r) register accessor: ","_0_TO_EOF_DES_ADDR (r) register accessor: ","_0_TXLINK_DSCR (r) register accessor: ","_0_TXLINK_DSCR_BF0 (r) register accessor: ","_0_TXLINK_DSCR_BF1 (r) register accessor: ","_0_TXPKTU_E_DSCR (r) register accessor: ","_0_TXPKTU_H_DSCR (r) register accessor: ","_0_TXPKT_E_DSCR (rw) register accessor: ","_0_TXPKT_H_DSCR (rw) register accessor: ","_0_TX_EOF_DES_ADDR (r) register accessor: ","_0_TX_ERREOF_DES_ADDR (r) register accessor: ","","0x12c - ","","0x134 - ","","0x118 - ","","0x124 - ","","0xe4 - ","","0x138 - ","","0xe8 - ","","0x128 - ","","0xa8 - ","","0xac - ","","0xb0 - ","","0xf8 - ","","0xf4 - ","","0x108 - ","","0x104 - ","","0x64 - ","","0x68 - ","","0x130 - ","","0x80 - ","","0x78 - ","","0x7c - ","","0xcc - ","","0x9c - ","","0xa0 - ","","0xa4 - ","","0xf0 - ","","0xec - ","","0x100 - ","","0xfc - ","","0x10 - ","","0x0c - ","","0x140 - ","","0x04 - ","","0x08 - ","","0x13c - ","","0x3c - ","","0x28 - ","","0x50 - ","","0x54 - ","","0x40 - ","","0x34 - ","_1INT_CLR (w) register accessor: ","_1INT_ENA (rw) register accessor: ","_1INT_ENA1 (rw) register accessor: ","_1INT_RAW (r) register accessor: ","_1INT_ST (r) register accessor: ","_1INT_ST1 (r) register accessor: ","_1RXFIFO_PUSH (rw) register accessor: ","_1RX_LINK (rw) register accessor: ","_1TOKEN0 (rw) register accessor: ","_1TOKEN1 (rw) register accessor: ","_1TXFIFO_POP (rw) register accessor: ","_1TX_LINK (rw) register accessor: ","_1_RXLINK_DSCR (r) register accessor: ","_1_RXLINK_DSCR_BF0 (r) register accessor: ","_1_RXLINK_DSCR_BF1 (r) register accessor: ","_1_STATE0 (r) register accessor: ","_1_STATE1 (r) register accessor: ","_1_TO_EOF_BFR_DES_ADDR (r) register accessor: ","_1_TO_EOF_DES_ADDR (r) register accessor: ","_1_TXLINK_DSCR (r) register accessor: ","_1_TXLINK_DSCR_BF0 (r) register accessor: ","_1_TXLINK_DSCR_BF1 (r) register accessor: ","_1_TX_EOF_DES_ADDR (r) register accessor: ","_1_TX_ERREOF_DES_ADDR (r) register accessor: ","","0xc0 - ","","0xc4 - ","","0xc8 - ","","0x6c - ","","0x70 - ","","0x8c - ","","0x84 - ","","0x88 - ","","0xd0 - ","","0xb4 - ","","0xb8 - ","","0xbc - ","","0x20 - ","","0x1c - ","","0x148 - ","","0x14 - ","","0x18 - ","","0x144 - ","","0x44 - ","","0x2c - ","","0x58 - ","","0x5c - ","","0x48 - ","","0x38 - ","","0x90 - ","","","","0x74 - ","","0xdc - ","","0xe0 - ","","0x00 - ","","0x60 - ","","0x1f8 - ","Returns the argument unchanged.","","0x1fc - ","Calls <code>U::from(self)</code>.","","0x4c - ","","0x98 - ","","0x24 - ","","0x11c - ","","0x120 - ","","0x94 - ","","0x114 - ","","0xd4 - ","","","","0xd8 - ","","0x30 - ","","Register <code>_0_DONE_DSCR_ADDR</code> reader","Field <code>SLC0_RX_DONE_DSCR_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_0_done_dscr_addr::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_DSCR_CNT</code> reader","Field <code>SLC0_RX_DSCR_CNT_LAT</code> reader - ","Field <code>SLC0_RX_GET_EOF_OCC</code> reader - ","You can <code>read</code> this register and get <code>_0_dscr_cnt::R</code>.  See API…","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9","Bit 16","","","","Register <code>_0_DSCR_REC_CONF</code> reader","Field <code>SLC0_RX_DSCR_REC_LIM</code> reader - ","Field <code>SLC0_RX_DSCR_REC_LIM</code> writer - ","Register <code>_0_DSCR_REC_CONF</code> writer","You can <code>read</code> this register and get <code>_0_dscr_rec_conf::R</code>.  …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9","Bits 0:9","","","","Register <code>_0_EOF_START_DES</code> reader","Field <code>SLC0_EOF_START_DES_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_0_eof_start_des::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_LEN_CONF</code> reader","Field <code>SLC0_LEN_INC_MORE</code> writer - ","Field <code>SLC0_LEN_INC</code> writer - ","Field <code>SLC0_LEN_WDATA</code> writer - ","Field <code>SLC0_LEN_WR</code> writer - ","Field <code>SLC0_RX_GET_USED_DSCR</code> writer - ","Field <code>SLC0_RX_NEW_PKT_IND</code> reader - ","Field <code>SLC0_RX_PACKET_LOAD_EN</code> reader - ","Field <code>SLC0_RX_PACKET_LOAD_EN</code> writer - ","Field <code>SLC0_TX_GET_USED_DSCR</code> writer - ","Field <code>SLC0_TX_NEW_PKT_IND</code> reader - ","Field <code>SLC0_TX_PACKET_LOAD_EN</code> reader - ","Field <code>SLC0_TX_PACKET_LOAD_EN</code> writer - ","Register <code>_0_LEN_CONF</code> writer","You can <code>read</code> this register and get <code>_0_len_conf::R</code>.  You …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 21","Bit 22","Bits 0:19","Bit 20","Bit 25","Bit 27","Bit 23","Bit 23","Bit 26","Bit 28","Bit 24","Bit 24","","","","Register <code>_0_LEN_LIM_CONF</code> reader","Field <code>SLC0_LEN_LIM</code> reader - ","Field <code>SLC0_LEN_LIM</code> writer - ","Register <code>_0_LEN_LIM_CONF</code> writer","You can <code>read</code> this register and get <code>_0_len_lim_conf::R</code>.  …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","Bits 0:19","","","","Register <code>_0_LENGTH</code> reader","Field <code>SLC0_LEN</code> reader - ","You can <code>read</code> this register and get <code>_0_length::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","","","","Register <code>_0_PUSH_DSCR_ADDR</code> reader","Field <code>SLC0_RX_PUSH_DSCR_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_0_push_dscr_addr::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_RXLINK_DSCR</code> reader","Field <code>SLC0_RXLINK_DSCR</code> reader - ","You can <code>read</code> this register and get <code>_0_rxlink_dscr::R</code>.  See …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_RXLINK_DSCR_BF0</code> reader","Field <code>SLC0_RXLINK_DSCR_BF0</code> reader - ","You can <code>read</code> this register and get <code>_0_rxlink_dscr_bf0::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_RXLINK_DSCR_BF1</code> reader","Field <code>SLC0_RXLINK_DSCR_BF1</code> reader - ","You can <code>read</code> this register and get <code>_0_rxlink_dscr_bf1::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_RXPKT_E_DSCR</code> reader","Field <code>SLC0_RX_PKT_E_DSCR_ADDR</code> reader - ","Field <code>SLC0_RX_PKT_E_DSCR_ADDR</code> writer - ","Register <code>_0_RXPKT_E_DSCR</code> writer","You can <code>read</code> this register and get <code>_0_rxpkt_e_dscr::R</code>.  …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>_0_RXPKT_H_DSCR</code> reader","Field <code>SLC0_RX_PKT_H_DSCR_ADDR</code> reader - ","Field <code>SLC0_RX_PKT_H_DSCR_ADDR</code> writer - ","Register <code>_0_RXPKT_H_DSCR</code> writer","You can <code>read</code> this register and get <code>_0_rxpkt_h_dscr::R</code>.  …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>_0_RXPKTU_E_DSCR</code> reader","Field <code>SLC0_RX_PKT_END_DSCR_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_0_rxpktu_e_dscr::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_RXPKTU_H_DSCR</code> reader","Field <code>SLC0_RX_PKT_START_DSCR_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_0_rxpktu_h_dscr::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_STATE0</code> reader","Field <code>SLC0_STATE0</code> reader - ","You can <code>read</code> this register and get <code>_0_state0::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_STATE1</code> reader","Field <code>SLC0_STATE1</code> reader - ","You can <code>read</code> this register and get <code>_0_state1::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_SUB_START_DES</code> reader","Field <code>SLC0_SUB_PAC_START_DSCR_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_0_sub_start_des::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_TO_EOF_BFR_DES_ADDR</code> reader","Field <code>SLC0_TO_EOF_BFR_DES_ADDR</code> reader - ","You can <code>read</code> this register and get …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_TO_EOF_DES_ADDR</code> reader","Field <code>SLC0_TO_EOF_DES_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_0_to_eof_des_addr::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_TX_EOF_DES_ADDR</code> reader","Field <code>SLC0_TX_SUC_EOF_DES_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_0_tx_eof_des_addr::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_TX_ERREOF_DES_ADDR</code> reader","Field <code>SLC0_TX_ERR_EOF_DES_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_0_tx_erreof_des_addr::R</code>…","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_TXLINK_DSCR</code> reader","Field <code>SLC0_TXLINK_DSCR</code> reader - ","You can <code>read</code> this register and get <code>_0_txlink_dscr::R</code>.  See …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_TXLINK_DSCR_BF0</code> reader","Field <code>SLC0_TXLINK_DSCR_BF0</code> reader - ","You can <code>read</code> this register and get <code>_0_txlink_dscr_bf0::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_TXLINK_DSCR_BF1</code> reader","Field <code>SLC0_TXLINK_DSCR_BF1</code> reader - ","You can <code>read</code> this register and get <code>_0_txlink_dscr_bf1::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_TXPKT_E_DSCR</code> reader","Field <code>SLC0_TX_PKT_E_DSCR_ADDR</code> reader - ","Field <code>SLC0_TX_PKT_E_DSCR_ADDR</code> writer - ","Register <code>_0_TXPKT_E_DSCR</code> writer","You can <code>read</code> this register and get <code>_0_txpkt_e_dscr::R</code>.  …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>_0_TXPKT_H_DSCR</code> reader","Field <code>SLC0_TX_PKT_H_DSCR_ADDR</code> reader - ","Field <code>SLC0_TX_PKT_H_DSCR_ADDR</code> writer - ","Register <code>_0_TXPKT_H_DSCR</code> writer","You can <code>read</code> this register and get <code>_0_txpkt_h_dscr::R</code>.  …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","Register <code>_0_TXPKTU_E_DSCR</code> reader","Field <code>SLC0_TX_PKT_END_DSCR_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_0_txpktu_e_dscr::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_0_TXPKTU_H_DSCR</code> reader","Field <code>SLC0_TX_PKT_START_DSCR_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_0_txpktu_h_dscr::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>CMD_DTC_INT_CLR</code> writer - ","Field <code>FRHOST_BIT0_INT_CLR</code> writer - ","Field <code>FRHOST_BIT1_INT_CLR</code> writer - ","Field <code>FRHOST_BIT2_INT_CLR</code> writer - ","Field <code>FRHOST_BIT3_INT_CLR</code> writer - ","Field <code>FRHOST_BIT4_INT_CLR</code> writer - ","Field <code>FRHOST_BIT5_INT_CLR</code> writer - ","Field <code>FRHOST_BIT6_INT_CLR</code> writer - ","Field <code>FRHOST_BIT7_INT_CLR</code> writer - ","Field <code>SLC0_HOST_RD_ACK_INT_CLR</code> writer - ","Field <code>SLC0_RX_DONE_INT_CLR</code> writer - ","Field <code>SLC0_RX_DSCR_ERR_INT_CLR</code> writer - ","Field <code>SLC0_RX_EOF_INT_CLR</code> writer - ","Field <code>SLC0_RX_QUICK_EOF_INT_CLR</code> writer - ","Field <code>SLC0_RX_START_INT_CLR</code> writer - ","Field <code>SLC0_RX_UDF_INT_CLR</code> writer - ","Field <code>SLC0_TOHOST_INT_CLR</code> writer - ","Field <code>SLC0_TOKEN0_1TO0_INT_CLR</code> writer - ","Field <code>SLC0_TOKEN1_1TO0_INT_CLR</code> writer - ","Field <code>SLC0_TX_DONE_INT_CLR</code> writer - ","Field <code>SLC0_TX_DSCR_EMPTY_INT_CLR</code> writer - ","Field <code>SLC0_TX_DSCR_ERR_INT_CLR</code> writer - ","Field <code>SLC0_TX_ERR_EOF_INT_CLR</code> writer - ","Field <code>SLC0_TX_OVF_INT_CLR</code> writer - ","Field <code>SLC0_TX_START_INT_CLR</code> writer - ","Field <code>SLC0_TX_SUC_EOF_INT_CLR</code> writer - ","Field <code>SLC0_WR_RETRY_DONE_INT_CLR</code> writer - ","Register <code>_0INT_CLR</code> writer","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Writes raw bits to the register.","","","Bit 25","Bit 0","Bit 1","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 16","Bit 20","Bit 17","Bit 26","Bit 8","Bit 10","Bit 18","Bit 12","Bit 13","Bit 14","Bit 21","Bit 19","Bit 24","Bit 11","Bit 9","Bit 15","Bit 23","","","","Field <code>CMD_DTC_INT_ENA</code> reader - ","Field <code>CMD_DTC_INT_ENA</code> writer - ","Field <code>FRHOST_BIT0_INT_ENA</code> reader - ","Field <code>FRHOST_BIT0_INT_ENA</code> writer - ","Field <code>FRHOST_BIT1_INT_ENA</code> reader - ","Field <code>FRHOST_BIT1_INT_ENA</code> writer - ","Field <code>FRHOST_BIT2_INT_ENA</code> reader - ","Field <code>FRHOST_BIT2_INT_ENA</code> writer - ","Field <code>FRHOST_BIT3_INT_ENA</code> reader - ","Field <code>FRHOST_BIT3_INT_ENA</code> writer - ","Field <code>FRHOST_BIT4_INT_ENA</code> reader - ","Field <code>FRHOST_BIT4_INT_ENA</code> writer - ","Field <code>FRHOST_BIT5_INT_ENA</code> reader - ","Field <code>FRHOST_BIT5_INT_ENA</code> writer - ","Field <code>FRHOST_BIT6_INT_ENA</code> reader - ","Field <code>FRHOST_BIT6_INT_ENA</code> writer - ","Field <code>FRHOST_BIT7_INT_ENA</code> reader - ","Field <code>FRHOST_BIT7_INT_ENA</code> writer - ","Register <code>_0INT_ENA</code> reader","Field <code>SLC0_HOST_RD_ACK_INT_ENA</code> reader - ","Field <code>SLC0_HOST_RD_ACK_INT_ENA</code> writer - ","Field <code>SLC0_RX_DONE_INT_ENA</code> reader - ","Field <code>SLC0_RX_DONE_INT_ENA</code> writer - ","Field <code>SLC0_RX_DSCR_ERR_INT_ENA</code> reader - ","Field <code>SLC0_RX_DSCR_ERR_INT_ENA</code> writer - ","Field <code>SLC0_RX_EOF_INT_ENA</code> reader - ","Field <code>SLC0_RX_EOF_INT_ENA</code> writer - ","Field <code>SLC0_RX_QUICK_EOF_INT_ENA</code> reader - ","Field <code>SLC0_RX_QUICK_EOF_INT_ENA</code> writer - ","Field <code>SLC0_RX_START_INT_ENA</code> reader - ","Field <code>SLC0_RX_START_INT_ENA</code> writer - ","Field <code>SLC0_RX_UDF_INT_ENA</code> reader - ","Field <code>SLC0_RX_UDF_INT_ENA</code> writer - ","Field <code>SLC0_TOHOST_INT_ENA</code> reader - ","Field <code>SLC0_TOHOST_INT_ENA</code> writer - ","Field <code>SLC0_TOKEN0_1TO0_INT_ENA</code> reader - ","Field <code>SLC0_TOKEN0_1TO0_INT_ENA</code> writer - ","Field <code>SLC0_TOKEN1_1TO0_INT_ENA</code> reader - ","Field <code>SLC0_TOKEN1_1TO0_INT_ENA</code> writer - ","Field <code>SLC0_TX_DONE_INT_ENA</code> reader - ","Field <code>SLC0_TX_DONE_INT_ENA</code> writer - ","Field <code>SLC0_TX_DSCR_EMPTY_INT_ENA</code> reader - ","Field <code>SLC0_TX_DSCR_EMPTY_INT_ENA</code> writer - ","Field <code>SLC0_TX_DSCR_ERR_INT_ENA</code> reader - ","Field <code>SLC0_TX_DSCR_ERR_INT_ENA</code> writer - ","Field <code>SLC0_TX_ERR_EOF_INT_ENA</code> reader - ","Field <code>SLC0_TX_ERR_EOF_INT_ENA</code> writer - ","Field <code>SLC0_TX_OVF_INT_ENA</code> reader - ","Field <code>SLC0_TX_OVF_INT_ENA</code> writer - ","Field <code>SLC0_TX_START_INT_ENA</code> reader - ","Field <code>SLC0_TX_START_INT_ENA</code> writer - ","Field <code>SLC0_TX_SUC_EOF_INT_ENA</code> reader - ","Field <code>SLC0_TX_SUC_EOF_INT_ENA</code> writer - ","Field <code>SLC0_WR_RETRY_DONE_INT_ENA</code> reader - ","Field <code>SLC0_WR_RETRY_DONE_INT_ENA</code> writer - ","Register <code>_0INT_ENA</code> writer","You can <code>read</code> this register and get <code>_0int_ena::R</code>.  You can …","Writes raw bits to the register.","","","Bit 25","Bit 25","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 22","Bit 16","Bit 16","Bit 20","Bit 20","Bit 17","Bit 17","Bit 26","Bit 26","Bit 8","Bit 8","Bit 10","Bit 10","Bit 18","Bit 18","Bit 12","Bit 12","Bit 13","Bit 13","Bit 14","Bit 14","Bit 21","Bit 21","Bit 19","Bit 19","Bit 24","Bit 24","Bit 11","Bit 11","Bit 9","Bit 9","Bit 15","Bit 15","Bit 23","Bit 23","","","","Field <code>CMD_DTC_INT_ENA1</code> reader - ","Field <code>CMD_DTC_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT0_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT0_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT1_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT1_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT2_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT2_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT3_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT3_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT4_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT4_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT5_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT5_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT6_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT6_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT7_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT7_INT_ENA1</code> writer - ","Register <code>_0INT_ENA1</code> reader","Field <code>SLC0_HOST_RD_ACK_INT_ENA1</code> reader - ","Field <code>SLC0_HOST_RD_ACK_INT_ENA1</code> writer - ","Field <code>SLC0_RX_DONE_INT_ENA1</code> reader - ","Field <code>SLC0_RX_DONE_INT_ENA1</code> writer - ","Field <code>SLC0_RX_DSCR_ERR_INT_ENA1</code> reader - ","Field <code>SLC0_RX_DSCR_ERR_INT_ENA1</code> writer - ","Field <code>SLC0_RX_EOF_INT_ENA1</code> reader - ","Field <code>SLC0_RX_EOF_INT_ENA1</code> writer - ","Field <code>SLC0_RX_QUICK_EOF_INT_ENA1</code> reader - ","Field <code>SLC0_RX_QUICK_EOF_INT_ENA1</code> writer - ","Field <code>SLC0_RX_START_INT_ENA1</code> reader - ","Field <code>SLC0_RX_START_INT_ENA1</code> writer - ","Field <code>SLC0_RX_UDF_INT_ENA1</code> reader - ","Field <code>SLC0_RX_UDF_INT_ENA1</code> writer - ","Field <code>SLC0_TOHOST_INT_ENA1</code> reader - ","Field <code>SLC0_TOHOST_INT_ENA1</code> writer - ","Field <code>SLC0_TOKEN0_1TO0_INT_ENA1</code> reader - ","Field <code>SLC0_TOKEN0_1TO0_INT_ENA1</code> writer - ","Field <code>SLC0_TOKEN1_1TO0_INT_ENA1</code> reader - ","Field <code>SLC0_TOKEN1_1TO0_INT_ENA1</code> writer - ","Field <code>SLC0_TX_DONE_INT_ENA1</code> reader - ","Field <code>SLC0_TX_DONE_INT_ENA1</code> writer - ","Field <code>SLC0_TX_DSCR_EMPTY_INT_ENA1</code> reader - ","Field <code>SLC0_TX_DSCR_EMPTY_INT_ENA1</code> writer - ","Field <code>SLC0_TX_DSCR_ERR_INT_ENA1</code> reader - ","Field <code>SLC0_TX_DSCR_ERR_INT_ENA1</code> writer - ","Field <code>SLC0_TX_ERR_EOF_INT_ENA1</code> reader - ","Field <code>SLC0_TX_ERR_EOF_INT_ENA1</code> writer - ","Field <code>SLC0_TX_OVF_INT_ENA1</code> reader - ","Field <code>SLC0_TX_OVF_INT_ENA1</code> writer - ","Field <code>SLC0_TX_START_INT_ENA1</code> reader - ","Field <code>SLC0_TX_START_INT_ENA1</code> writer - ","Field <code>SLC0_TX_SUC_EOF_INT_ENA1</code> reader - ","Field <code>SLC0_TX_SUC_EOF_INT_ENA1</code> writer - ","Field <code>SLC0_WR_RETRY_DONE_INT_ENA1</code> reader - ","Field <code>SLC0_WR_RETRY_DONE_INT_ENA1</code> writer - ","Register <code>_0INT_ENA1</code> writer","You can <code>read</code> this register and get <code>_0int_ena1::R</code>.  You can …","Writes raw bits to the register.","","","Bit 25","Bit 25","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 22","Bit 16","Bit 16","Bit 20","Bit 20","Bit 17","Bit 17","Bit 26","Bit 26","Bit 8","Bit 8","Bit 10","Bit 10","Bit 18","Bit 18","Bit 12","Bit 12","Bit 13","Bit 13","Bit 14","Bit 14","Bit 21","Bit 21","Bit 19","Bit 19","Bit 24","Bit 24","Bit 11","Bit 11","Bit 9","Bit 9","Bit 15","Bit 15","Bit 23","Bit 23","","","","Field <code>CMD_DTC_INT_RAW</code> reader - ","Field <code>FRHOST_BIT0_INT_RAW</code> reader - ","Field <code>FRHOST_BIT1_INT_RAW</code> reader - ","Field <code>FRHOST_BIT2_INT_RAW</code> reader - ","Field <code>FRHOST_BIT3_INT_RAW</code> reader - ","Field <code>FRHOST_BIT4_INT_RAW</code> reader - ","Field <code>FRHOST_BIT5_INT_RAW</code> reader - ","Field <code>FRHOST_BIT6_INT_RAW</code> reader - ","Field <code>FRHOST_BIT7_INT_RAW</code> reader - ","Register <code>_0INT_RAW</code> reader","Field <code>SLC0_HOST_RD_ACK_INT_RAW</code> reader - ","Field <code>SLC0_RX_DONE_INT_RAW</code> reader - ","Field <code>SLC0_RX_DSCR_ERR_INT_RAW</code> reader - ","Field <code>SLC0_RX_EOF_INT_RAW</code> reader - ","Field <code>SLC0_RX_QUICK_EOF_INT_RAW</code> reader - ","Field <code>SLC0_RX_START_INT_RAW</code> reader - ","Field <code>SLC0_RX_UDF_INT_RAW</code> reader - ","Field <code>SLC0_TOHOST_INT_RAW</code> reader - ","Field <code>SLC0_TOKEN0_1TO0_INT_RAW</code> reader - ","Field <code>SLC0_TOKEN1_1TO0_INT_RAW</code> reader - ","Field <code>SLC0_TX_DONE_INT_RAW</code> reader - ","Field <code>SLC0_TX_DSCR_EMPTY_INT_RAW</code> reader - ","Field <code>SLC0_TX_DSCR_ERR_INT_RAW</code> reader - ","Field <code>SLC0_TX_ERR_EOF_INT_RAW</code> reader - ","Field <code>SLC0_TX_OVF_INT_RAW</code> reader - ","Field <code>SLC0_TX_START_INT_RAW</code> reader - ","Field <code>SLC0_TX_SUC_EOF_INT_RAW</code> reader - ","Field <code>SLC0_WR_RETRY_DONE_INT_RAW</code> reader - ","You can <code>read</code> this register and get <code>_0int_raw::R</code>.  See API.","","","Bit 25","Bit 0","Bit 1","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 16","Bit 20","Bit 17","Bit 26","Bit 8","Bit 10","Bit 18","Bit 12","Bit 13","Bit 14","Bit 21","Bit 19","Bit 24","Bit 11","Bit 9","Bit 15","Bit 23","","","","Field <code>CMD_DTC_INT_ST</code> reader - ","Field <code>FRHOST_BIT0_INT_ST</code> reader - ","Field <code>FRHOST_BIT1_INT_ST</code> reader - ","Field <code>FRHOST_BIT2_INT_ST</code> reader - ","Field <code>FRHOST_BIT3_INT_ST</code> reader - ","Field <code>FRHOST_BIT4_INT_ST</code> reader - ","Field <code>FRHOST_BIT5_INT_ST</code> reader - ","Field <code>FRHOST_BIT6_INT_ST</code> reader - ","Field <code>FRHOST_BIT7_INT_ST</code> reader - ","Register <code>_0INT_ST</code> reader","Field <code>SLC0_HOST_RD_ACK_INT_ST</code> reader - ","Field <code>SLC0_RX_DONE_INT_ST</code> reader - ","Field <code>SLC0_RX_DSCR_ERR_INT_ST</code> reader - ","Field <code>SLC0_RX_EOF_INT_ST</code> reader - ","Field <code>SLC0_RX_QUICK_EOF_INT_ST</code> reader - ","Field <code>SLC0_RX_START_INT_ST</code> reader - ","Field <code>SLC0_RX_UDF_INT_ST</code> reader - ","Field <code>SLC0_TOHOST_INT_ST</code> reader - ","Field <code>SLC0_TOKEN0_1TO0_INT_ST</code> reader - ","Field <code>SLC0_TOKEN1_1TO0_INT_ST</code> reader - ","Field <code>SLC0_TX_DONE_INT_ST</code> reader - ","Field <code>SLC0_TX_DSCR_EMPTY_INT_ST</code> reader - ","Field <code>SLC0_TX_DSCR_ERR_INT_ST</code> reader - ","Field <code>SLC0_TX_ERR_EOF_INT_ST</code> reader - ","Field <code>SLC0_TX_OVF_INT_ST</code> reader - ","Field <code>SLC0_TX_START_INT_ST</code> reader - ","Field <code>SLC0_TX_SUC_EOF_INT_ST</code> reader - ","Field <code>SLC0_WR_RETRY_DONE_INT_ST</code> reader - ","You can <code>read</code> this register and get <code>_0int_st::R</code>.  See API.","","","Bit 25","Bit 0","Bit 1","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 16","Bit 20","Bit 17","Bit 26","Bit 8","Bit 10","Bit 18","Bit 12","Bit 13","Bit 14","Bit 21","Bit 19","Bit 24","Bit 11","Bit 9","Bit 15","Bit 23","","","","Field <code>CMD_DTC_INT_ST1</code> reader - ","Field <code>FRHOST_BIT0_INT_ST1</code> reader - ","Field <code>FRHOST_BIT1_INT_ST1</code> reader - ","Field <code>FRHOST_BIT2_INT_ST1</code> reader - ","Field <code>FRHOST_BIT3_INT_ST1</code> reader - ","Field <code>FRHOST_BIT4_INT_ST1</code> reader - ","Field <code>FRHOST_BIT5_INT_ST1</code> reader - ","Field <code>FRHOST_BIT6_INT_ST1</code> reader - ","Field <code>FRHOST_BIT7_INT_ST1</code> reader - ","Register <code>_0INT_ST1</code> reader","Field <code>SLC0_HOST_RD_ACK_INT_ST1</code> reader - ","Field <code>SLC0_RX_DONE_INT_ST1</code> reader - ","Field <code>SLC0_RX_DSCR_ERR_INT_ST1</code> reader - ","Field <code>SLC0_RX_EOF_INT_ST1</code> reader - ","Field <code>SLC0_RX_QUICK_EOF_INT_ST1</code> reader - ","Field <code>SLC0_RX_START_INT_ST1</code> reader - ","Field <code>SLC0_RX_UDF_INT_ST1</code> reader - ","Field <code>SLC0_TOHOST_INT_ST1</code> reader - ","Field <code>SLC0_TOKEN0_1TO0_INT_ST1</code> reader - ","Field <code>SLC0_TOKEN1_1TO0_INT_ST1</code> reader - ","Field <code>SLC0_TX_DONE_INT_ST1</code> reader - ","Field <code>SLC0_TX_DSCR_EMPTY_INT_ST1</code> reader - ","Field <code>SLC0_TX_DSCR_ERR_INT_ST1</code> reader - ","Field <code>SLC0_TX_ERR_EOF_INT_ST1</code> reader - ","Field <code>SLC0_TX_OVF_INT_ST1</code> reader - ","Field <code>SLC0_TX_START_INT_ST1</code> reader - ","Field <code>SLC0_TX_SUC_EOF_INT_ST1</code> reader - ","Field <code>SLC0_WR_RETRY_DONE_INT_ST1</code> reader - ","You can <code>read</code> this register and get <code>_0int_st1::R</code>.  See API.","","","Bit 25","Bit 0","Bit 1","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 16","Bit 20","Bit 17","Bit 26","Bit 8","Bit 10","Bit 18","Bit 12","Bit 13","Bit 14","Bit 21","Bit 19","Bit 24","Bit 11","Bit 9","Bit 15","Bit 23","","","","Register <code>_0RX_LINK</code> reader","Field <code>SLC0_RXLINK_ADDR</code> reader - ","Field <code>SLC0_RXLINK_ADDR</code> writer - ","Field <code>SLC0_RXLINK_PARK</code> reader - ","Field <code>SLC0_RXLINK_RESTART</code> reader - ","Field <code>SLC0_RXLINK_RESTART</code> writer - ","Field <code>SLC0_RXLINK_START</code> reader - ","Field <code>SLC0_RXLINK_START</code> writer - ","Field <code>SLC0_RXLINK_STOP</code> reader - ","Field <code>SLC0_RXLINK_STOP</code> writer - ","Register <code>_0RX_LINK</code> writer","You can <code>read</code> this register and get <code>_0rx_link::R</code>.  You can …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","Bits 0:19","Bit 31","Bit 30","Bit 30","Bit 29","Bit 29","Bit 28","Bit 28","","","","Register <code>_0RXFIFO_PUSH</code> reader","Field <code>SLC0_RXFIFO_PUSH</code> reader - ","Field <code>SLC0_RXFIFO_PUSH</code> writer - ","Field <code>SLC0_RXFIFO_WDATA</code> reader - ","Field <code>SLC0_RXFIFO_WDATA</code> writer - ","Register <code>_0RXFIFO_PUSH</code> writer","You can <code>read</code> this register and get <code>_0rxfifo_push::R</code>.  You …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16","Bit 16","Bits 0:8","Bits 0:8","","","","Register <code>_0TOKEN0</code> reader","Field <code>SLC0_TOKEN0_INC_MORE</code> writer - ","Field <code>SLC0_TOKEN0_INC</code> writer - ","Field <code>SLC0_TOKEN0</code> reader - ","Field <code>SLC0_TOKEN0_WDATA</code> writer - ","Field <code>SLC0_TOKEN0_WR</code> writer - ","Register <code>_0TOKEN0</code> writer","You can <code>read</code> this register and get <code>_0token0::R</code>.  You can …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:27","Bit 13","Bit 14","Bits 0:11","Bit 12","","","","Register <code>_0TOKEN1</code> reader","Field <code>SLC0_TOKEN1_INC_MORE</code> writer - ","Field <code>SLC0_TOKEN1_INC</code> writer - ","Field <code>SLC0_TOKEN1</code> reader - ","Field <code>SLC0_TOKEN1_WDATA</code> writer - ","Field <code>SLC0_TOKEN1_WR</code> writer - ","Register <code>_0TOKEN1</code> writer","You can <code>read</code> this register and get <code>_0token1::R</code>.  You can …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:27","Bit 13","Bit 14","Bits 0:11","Bit 12","","","","Register <code>_0TX_LINK</code> reader","Field <code>SLC0_TXLINK_ADDR</code> reader - ","Field <code>SLC0_TXLINK_ADDR</code> writer - ","Field <code>SLC0_TXLINK_PARK</code> reader - ","Field <code>SLC0_TXLINK_RESTART</code> reader - ","Field <code>SLC0_TXLINK_RESTART</code> writer - ","Field <code>SLC0_TXLINK_START</code> reader - ","Field <code>SLC0_TXLINK_START</code> writer - ","Field <code>SLC0_TXLINK_STOP</code> reader - ","Field <code>SLC0_TXLINK_STOP</code> writer - ","Register <code>_0TX_LINK</code> writer","You can <code>read</code> this register and get <code>_0tx_link::R</code>.  You can …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","Bits 0:19","Bit 31","Bit 30","Bit 30","Bit 29","Bit 29","Bit 28","Bit 28","","","","Register <code>_0TXFIFO_POP</code> reader","Field <code>SLC0_TXFIFO_POP</code> reader - ","Field <code>SLC0_TXFIFO_POP</code> writer - ","Field <code>SLC0_TXFIFO_RDATA</code> reader - ","Register <code>_0TXFIFO_POP</code> writer","You can <code>read</code> this register and get <code>_0txfifo_pop::R</code>.  You …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16","Bit 16","Bits 0:10","","","","Register <code>_1_RXLINK_DSCR</code> reader","Field <code>SLC1_RXLINK_DSCR</code> reader - ","You can <code>read</code> this register and get <code>_1_rxlink_dscr::R</code>.  See …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_1_RXLINK_DSCR_BF0</code> reader","Field <code>SLC1_RXLINK_DSCR_BF0</code> reader - ","You can <code>read</code> this register and get <code>_1_rxlink_dscr_bf0::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_1_RXLINK_DSCR_BF1</code> reader","Field <code>SLC1_RXLINK_DSCR_BF1</code> reader - ","You can <code>read</code> this register and get <code>_1_rxlink_dscr_bf1::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_1_STATE0</code> reader","Field <code>SLC1_STATE0</code> reader - ","You can <code>read</code> this register and get <code>_1_state0::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_1_STATE1</code> reader","Field <code>SLC1_STATE1</code> reader - ","You can <code>read</code> this register and get <code>_1_state1::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_1_TO_EOF_BFR_DES_ADDR</code> reader","Field <code>SLC1_TO_EOF_BFR_DES_ADDR</code> reader - ","You can <code>read</code> this register and get …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_1_TO_EOF_DES_ADDR</code> reader","Field <code>SLC1_TO_EOF_DES_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_1_to_eof_des_addr::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_1_TX_EOF_DES_ADDR</code> reader","Field <code>SLC1_TX_SUC_EOF_DES_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_1_tx_eof_des_addr::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_1_TX_ERREOF_DES_ADDR</code> reader","Field <code>SLC1_TX_ERR_EOF_DES_ADDR</code> reader - ","You can <code>read</code> this register and get <code>_1_tx_erreof_des_addr::R</code>…","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_1_TXLINK_DSCR</code> reader","Field <code>SLC1_TXLINK_DSCR</code> reader - ","You can <code>read</code> this register and get <code>_1_txlink_dscr::R</code>.  See …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_1_TXLINK_DSCR_BF0</code> reader","Field <code>SLC1_TXLINK_DSCR_BF0</code> reader - ","You can <code>read</code> this register and get <code>_1_txlink_dscr_bf0::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>_1_TXLINK_DSCR_BF1</code> reader","Field <code>SLC1_TXLINK_DSCR_BF1</code> reader - ","You can <code>read</code> this register and get <code>_1_txlink_dscr_bf1::R</code>.  …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>FRHOST_BIT10_INT_CLR</code> writer - ","Field <code>FRHOST_BIT11_INT_CLR</code> writer - ","Field <code>FRHOST_BIT12_INT_CLR</code> writer - ","Field <code>FRHOST_BIT13_INT_CLR</code> writer - ","Field <code>FRHOST_BIT14_INT_CLR</code> writer - ","Field <code>FRHOST_BIT15_INT_CLR</code> writer - ","Field <code>FRHOST_BIT8_INT_CLR</code> writer - ","Field <code>FRHOST_BIT9_INT_CLR</code> writer - ","Field <code>SLC1_HOST_RD_ACK_INT_CLR</code> writer - ","Field <code>SLC1_RX_DONE_INT_CLR</code> writer - ","Field <code>SLC1_RX_DSCR_ERR_INT_CLR</code> writer - ","Field <code>SLC1_RX_EOF_INT_CLR</code> writer - ","Field <code>SLC1_RX_START_INT_CLR</code> writer - ","Field <code>SLC1_RX_UDF_INT_CLR</code> writer - ","Field <code>SLC1_TOHOST_INT_CLR</code> writer - ","Field <code>SLC1_TOKEN0_1TO0_INT_CLR</code> writer - ","Field <code>SLC1_TOKEN1_1TO0_INT_CLR</code> writer - ","Field <code>SLC1_TX_DONE_INT_CLR</code> writer - ","Field <code>SLC1_TX_DSCR_EMPTY_INT_CLR</code> writer - ","Field <code>SLC1_TX_DSCR_ERR_INT_CLR</code> writer - ","Field <code>SLC1_TX_ERR_EOF_INT_CLR</code> writer - ","Field <code>SLC1_TX_OVF_INT_CLR</code> writer - ","Field <code>SLC1_TX_START_INT_CLR</code> writer - ","Field <code>SLC1_TX_SUC_EOF_INT_CLR</code> writer - ","Field <code>SLC1_WR_RETRY_DONE_INT_CLR</code> writer - ","Register <code>_1INT_CLR</code> writer","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Writes raw bits to the register.","","","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Bit 0","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 16","Bit 20","Bit 17","Bit 8","Bit 10","Bit 18","Bit 12","Bit 13","Bit 14","Bit 21","Bit 19","Bit 24","Bit 11","Bit 9","Bit 15","Bit 23","","","","Field <code>FRHOST_BIT10_INT_ENA</code> reader - ","Field <code>FRHOST_BIT10_INT_ENA</code> writer - ","Field <code>FRHOST_BIT11_INT_ENA</code> reader - ","Field <code>FRHOST_BIT11_INT_ENA</code> writer - ","Field <code>FRHOST_BIT12_INT_ENA</code> reader - ","Field <code>FRHOST_BIT12_INT_ENA</code> writer - ","Field <code>FRHOST_BIT13_INT_ENA</code> reader - ","Field <code>FRHOST_BIT13_INT_ENA</code> writer - ","Field <code>FRHOST_BIT14_INT_ENA</code> reader - ","Field <code>FRHOST_BIT14_INT_ENA</code> writer - ","Field <code>FRHOST_BIT15_INT_ENA</code> reader - ","Field <code>FRHOST_BIT15_INT_ENA</code> writer - ","Field <code>FRHOST_BIT8_INT_ENA</code> reader - ","Field <code>FRHOST_BIT8_INT_ENA</code> writer - ","Field <code>FRHOST_BIT9_INT_ENA</code> reader - ","Field <code>FRHOST_BIT9_INT_ENA</code> writer - ","Register <code>_1INT_ENA</code> reader","Field <code>SLC1_HOST_RD_ACK_INT_ENA</code> reader - ","Field <code>SLC1_HOST_RD_ACK_INT_ENA</code> writer - ","Field <code>SLC1_RX_DONE_INT_ENA</code> reader - ","Field <code>SLC1_RX_DONE_INT_ENA</code> writer - ","Field <code>SLC1_RX_DSCR_ERR_INT_ENA</code> reader - ","Field <code>SLC1_RX_DSCR_ERR_INT_ENA</code> writer - ","Field <code>SLC1_RX_EOF_INT_ENA</code> reader - ","Field <code>SLC1_RX_EOF_INT_ENA</code> writer - ","Field <code>SLC1_RX_START_INT_ENA</code> reader - ","Field <code>SLC1_RX_START_INT_ENA</code> writer - ","Field <code>SLC1_RX_UDF_INT_ENA</code> reader - ","Field <code>SLC1_RX_UDF_INT_ENA</code> writer - ","Field <code>SLC1_TOHOST_INT_ENA</code> reader - ","Field <code>SLC1_TOHOST_INT_ENA</code> writer - ","Field <code>SLC1_TOKEN0_1TO0_INT_ENA</code> reader - ","Field <code>SLC1_TOKEN0_1TO0_INT_ENA</code> writer - ","Field <code>SLC1_TOKEN1_1TO0_INT_ENA</code> reader - ","Field <code>SLC1_TOKEN1_1TO0_INT_ENA</code> writer - ","Field <code>SLC1_TX_DONE_INT_ENA</code> reader - ","Field <code>SLC1_TX_DONE_INT_ENA</code> writer - ","Field <code>SLC1_TX_DSCR_EMPTY_INT_ENA</code> reader - ","Field <code>SLC1_TX_DSCR_EMPTY_INT_ENA</code> writer - ","Field <code>SLC1_TX_DSCR_ERR_INT_ENA</code> reader - ","Field <code>SLC1_TX_DSCR_ERR_INT_ENA</code> writer - ","Field <code>SLC1_TX_ERR_EOF_INT_ENA</code> reader - ","Field <code>SLC1_TX_ERR_EOF_INT_ENA</code> writer - ","Field <code>SLC1_TX_OVF_INT_ENA</code> reader - ","Field <code>SLC1_TX_OVF_INT_ENA</code> writer - ","Field <code>SLC1_TX_START_INT_ENA</code> reader - ","Field <code>SLC1_TX_START_INT_ENA</code> writer - ","Field <code>SLC1_TX_SUC_EOF_INT_ENA</code> reader - ","Field <code>SLC1_TX_SUC_EOF_INT_ENA</code> writer - ","Field <code>SLC1_WR_RETRY_DONE_INT_ENA</code> reader - ","Field <code>SLC1_WR_RETRY_DONE_INT_ENA</code> writer - ","Register <code>_1INT_ENA</code> writer","You can <code>read</code> this register and get <code>_1int_ena::R</code>.  You can …","Writes raw bits to the register.","","","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Bit 0","Bit 0","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 22","Bit 16","Bit 16","Bit 20","Bit 20","Bit 17","Bit 17","Bit 8","Bit 8","Bit 10","Bit 10","Bit 18","Bit 18","Bit 12","Bit 12","Bit 13","Bit 13","Bit 14","Bit 14","Bit 21","Bit 21","Bit 19","Bit 19","Bit 24","Bit 24","Bit 11","Bit 11","Bit 9","Bit 9","Bit 15","Bit 15","Bit 23","Bit 23","","","","Field <code>FRHOST_BIT10_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT10_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT11_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT11_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT12_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT12_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT13_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT13_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT14_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT14_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT15_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT15_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT8_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT8_INT_ENA1</code> writer - ","Field <code>FRHOST_BIT9_INT_ENA1</code> reader - ","Field <code>FRHOST_BIT9_INT_ENA1</code> writer - ","Register <code>_1INT_ENA1</code> reader","Field <code>SLC1_HOST_RD_ACK_INT_ENA1</code> reader - ","Field <code>SLC1_HOST_RD_ACK_INT_ENA1</code> writer - ","Field <code>SLC1_RX_DONE_INT_ENA1</code> reader - ","Field <code>SLC1_RX_DONE_INT_ENA1</code> writer - ","Field <code>SLC1_RX_DSCR_ERR_INT_ENA1</code> reader - ","Field <code>SLC1_RX_DSCR_ERR_INT_ENA1</code> writer - ","Field <code>SLC1_RX_EOF_INT_ENA1</code> reader - ","Field <code>SLC1_RX_EOF_INT_ENA1</code> writer - ","Field <code>SLC1_RX_START_INT_ENA1</code> reader - ","Field <code>SLC1_RX_START_INT_ENA1</code> writer - ","Field <code>SLC1_RX_UDF_INT_ENA1</code> reader - ","Field <code>SLC1_RX_UDF_INT_ENA1</code> writer - ","Field <code>SLC1_TOHOST_INT_ENA1</code> reader - ","Field <code>SLC1_TOHOST_INT_ENA1</code> writer - ","Field <code>SLC1_TOKEN0_1TO0_INT_ENA1</code> reader - ","Field <code>SLC1_TOKEN0_1TO0_INT_ENA1</code> writer - ","Field <code>SLC1_TOKEN1_1TO0_INT_ENA1</code> reader - ","Field <code>SLC1_TOKEN1_1TO0_INT_ENA1</code> writer - ","Field <code>SLC1_TX_DONE_INT_ENA1</code> reader - ","Field <code>SLC1_TX_DONE_INT_ENA1</code> writer - ","Field <code>SLC1_TX_DSCR_EMPTY_INT_ENA1</code> reader - ","Field <code>SLC1_TX_DSCR_EMPTY_INT_ENA1</code> writer - ","Field <code>SLC1_TX_DSCR_ERR_INT_ENA1</code> reader - ","Field <code>SLC1_TX_DSCR_ERR_INT_ENA1</code> writer - ","Field <code>SLC1_TX_ERR_EOF_INT_ENA1</code> reader - ","Field <code>SLC1_TX_ERR_EOF_INT_ENA1</code> writer - ","Field <code>SLC1_TX_OVF_INT_ENA1</code> reader - ","Field <code>SLC1_TX_OVF_INT_ENA1</code> writer - ","Field <code>SLC1_TX_START_INT_ENA1</code> reader - ","Field <code>SLC1_TX_START_INT_ENA1</code> writer - ","Field <code>SLC1_TX_SUC_EOF_INT_ENA1</code> reader - ","Field <code>SLC1_TX_SUC_EOF_INT_ENA1</code> writer - ","Field <code>SLC1_WR_RETRY_DONE_INT_ENA1</code> reader - ","Field <code>SLC1_WR_RETRY_DONE_INT_ENA1</code> writer - ","Register <code>_1INT_ENA1</code> writer","You can <code>read</code> this register and get <code>_1int_ena1::R</code>.  You can …","Writes raw bits to the register.","","","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Bit 0","Bit 0","Bit 1","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 22","Bit 16","Bit 16","Bit 20","Bit 20","Bit 17","Bit 17","Bit 8","Bit 8","Bit 10","Bit 10","Bit 18","Bit 18","Bit 12","Bit 12","Bit 13","Bit 13","Bit 14","Bit 14","Bit 21","Bit 21","Bit 19","Bit 19","Bit 24","Bit 24","Bit 11","Bit 11","Bit 9","Bit 9","Bit 15","Bit 15","Bit 23","Bit 23","","","","Field <code>FRHOST_BIT10_INT_RAW</code> reader - ","Field <code>FRHOST_BIT11_INT_RAW</code> reader - ","Field <code>FRHOST_BIT12_INT_RAW</code> reader - ","Field <code>FRHOST_BIT13_INT_RAW</code> reader - ","Field <code>FRHOST_BIT14_INT_RAW</code> reader - ","Field <code>FRHOST_BIT15_INT_RAW</code> reader - ","Field <code>FRHOST_BIT8_INT_RAW</code> reader - ","Field <code>FRHOST_BIT9_INT_RAW</code> reader - ","Register <code>_1INT_RAW</code> reader","Field <code>SLC1_HOST_RD_ACK_INT_RAW</code> reader - ","Field <code>SLC1_RX_DONE_INT_RAW</code> reader - ","Field <code>SLC1_RX_DSCR_ERR_INT_RAW</code> reader - ","Field <code>SLC1_RX_EOF_INT_RAW</code> reader - ","Field <code>SLC1_RX_START_INT_RAW</code> reader - ","Field <code>SLC1_RX_UDF_INT_RAW</code> reader - ","Field <code>SLC1_TOHOST_INT_RAW</code> reader - ","Field <code>SLC1_TOKEN0_1TO0_INT_RAW</code> reader - ","Field <code>SLC1_TOKEN1_1TO0_INT_RAW</code> reader - ","Field <code>SLC1_TX_DONE_INT_RAW</code> reader - ","Field <code>SLC1_TX_DSCR_EMPTY_INT_RAW</code> reader - ","Field <code>SLC1_TX_DSCR_ERR_INT_RAW</code> reader - ","Field <code>SLC1_TX_ERR_EOF_INT_RAW</code> reader - ","Field <code>SLC1_TX_OVF_INT_RAW</code> reader - ","Field <code>SLC1_TX_START_INT_RAW</code> reader - ","Field <code>SLC1_TX_SUC_EOF_INT_RAW</code> reader - ","Field <code>SLC1_WR_RETRY_DONE_INT_RAW</code> reader - ","You can <code>read</code> this register and get <code>_1int_raw::R</code>.  See API.","","","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Bit 0","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 16","Bit 20","Bit 17","Bit 8","Bit 10","Bit 18","Bit 12","Bit 13","Bit 14","Bit 21","Bit 19","Bit 24","Bit 11","Bit 9","Bit 15","Bit 23","","","","Field <code>FRHOST_BIT10_INT_ST</code> reader - ","Field <code>FRHOST_BIT11_INT_ST</code> reader - ","Field <code>FRHOST_BIT12_INT_ST</code> reader - ","Field <code>FRHOST_BIT13_INT_ST</code> reader - ","Field <code>FRHOST_BIT14_INT_ST</code> reader - ","Field <code>FRHOST_BIT15_INT_ST</code> reader - ","Field <code>FRHOST_BIT8_INT_ST</code> reader - ","Field <code>FRHOST_BIT9_INT_ST</code> reader - ","Register <code>_1INT_ST</code> reader","Field <code>SLC1_HOST_RD_ACK_INT_ST</code> reader - ","Field <code>SLC1_RX_DONE_INT_ST</code> reader - ","Field <code>SLC1_RX_DSCR_ERR_INT_ST</code> reader - ","Field <code>SLC1_RX_EOF_INT_ST</code> reader - ","Field <code>SLC1_RX_START_INT_ST</code> reader - ","Field <code>SLC1_RX_UDF_INT_ST</code> reader - ","Field <code>SLC1_TOHOST_INT_ST</code> reader - ","Field <code>SLC1_TOKEN0_1TO0_INT_ST</code> reader - ","Field <code>SLC1_TOKEN1_1TO0_INT_ST</code> reader - ","Field <code>SLC1_TX_DONE_INT_ST</code> reader - ","Field <code>SLC1_TX_DSCR_EMPTY_INT_ST</code> reader - ","Field <code>SLC1_TX_DSCR_ERR_INT_ST</code> reader - ","Field <code>SLC1_TX_ERR_EOF_INT_ST</code> reader - ","Field <code>SLC1_TX_OVF_INT_ST</code> reader - ","Field <code>SLC1_TX_START_INT_ST</code> reader - ","Field <code>SLC1_TX_SUC_EOF_INT_ST</code> reader - ","Field <code>SLC1_WR_RETRY_DONE_INT_ST</code> reader - ","You can <code>read</code> this register and get <code>_1int_st::R</code>.  See API.","","","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Bit 0","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 16","Bit 20","Bit 17","Bit 8","Bit 10","Bit 18","Bit 12","Bit 13","Bit 14","Bit 21","Bit 19","Bit 24","Bit 11","Bit 9","Bit 15","Bit 23","","","","Field <code>FRHOST_BIT10_INT_ST1</code> reader - ","Field <code>FRHOST_BIT11_INT_ST1</code> reader - ","Field <code>FRHOST_BIT12_INT_ST1</code> reader - ","Field <code>FRHOST_BIT13_INT_ST1</code> reader - ","Field <code>FRHOST_BIT14_INT_ST1</code> reader - ","Field <code>FRHOST_BIT15_INT_ST1</code> reader - ","Field <code>FRHOST_BIT8_INT_ST1</code> reader - ","Field <code>FRHOST_BIT9_INT_ST1</code> reader - ","Register <code>_1INT_ST1</code> reader","Field <code>SLC1_HOST_RD_ACK_INT_ST1</code> reader - ","Field <code>SLC1_RX_DONE_INT_ST1</code> reader - ","Field <code>SLC1_RX_DSCR_ERR_INT_ST1</code> reader - ","Field <code>SLC1_RX_EOF_INT_ST1</code> reader - ","Field <code>SLC1_RX_START_INT_ST1</code> reader - ","Field <code>SLC1_RX_UDF_INT_ST1</code> reader - ","Field <code>SLC1_TOHOST_INT_ST1</code> reader - ","Field <code>SLC1_TOKEN0_1TO0_INT_ST1</code> reader - ","Field <code>SLC1_TOKEN1_1TO0_INT_ST1</code> reader - ","Field <code>SLC1_TX_DONE_INT_ST1</code> reader - ","Field <code>SLC1_TX_DSCR_EMPTY_INT_ST1</code> reader - ","Field <code>SLC1_TX_DSCR_ERR_INT_ST1</code> reader - ","Field <code>SLC1_TX_ERR_EOF_INT_ST1</code> reader - ","Field <code>SLC1_TX_OVF_INT_ST1</code> reader - ","Field <code>SLC1_TX_START_INT_ST1</code> reader - ","Field <code>SLC1_TX_SUC_EOF_INT_ST1</code> reader - ","Field <code>SLC1_WR_RETRY_DONE_INT_ST1</code> reader - ","You can <code>read</code> this register and get <code>_1int_st1::R</code>.  See API.","","","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Bit 0","Bit 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22","Bit 16","Bit 20","Bit 17","Bit 8","Bit 10","Bit 18","Bit 12","Bit 13","Bit 14","Bit 21","Bit 19","Bit 24","Bit 11","Bit 9","Bit 15","Bit 23","","","","Register <code>_1RX_LINK</code> reader","Field <code>SLC1_BT_PACKET</code> reader - ","Field <code>SLC1_BT_PACKET</code> writer - ","Field <code>SLC1_RXLINK_ADDR</code> reader - ","Field <code>SLC1_RXLINK_ADDR</code> writer - ","Field <code>SLC1_RXLINK_PARK</code> reader - ","Field <code>SLC1_RXLINK_RESTART</code> reader - ","Field <code>SLC1_RXLINK_RESTART</code> writer - ","Field <code>SLC1_RXLINK_START</code> reader - ","Field <code>SLC1_RXLINK_START</code> writer - ","Field <code>SLC1_RXLINK_STOP</code> reader - ","Field <code>SLC1_RXLINK_STOP</code> writer - ","Register <code>_1RX_LINK</code> writer","You can <code>read</code> this register and get <code>_1rx_link::R</code>.  You can …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 20","Bit 20","Bits 0:19","Bits 0:19","Bit 31","Bit 30","Bit 30","Bit 29","Bit 29","Bit 28","Bit 28","","","","Register <code>_1RXFIFO_PUSH</code> reader","Field <code>SLC1_RXFIFO_PUSH</code> reader - ","Field <code>SLC1_RXFIFO_PUSH</code> writer - ","Field <code>SLC1_RXFIFO_WDATA</code> reader - ","Field <code>SLC1_RXFIFO_WDATA</code> writer - ","Register <code>_1RXFIFO_PUSH</code> writer","You can <code>read</code> this register and get <code>_1rxfifo_push::R</code>.  You …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16","Bit 16","Bits 0:8","Bits 0:8","","","","Register <code>_1TOKEN0</code> reader","Field <code>SLC1_TOKEN0_INC_MORE</code> writer - ","Field <code>SLC1_TOKEN0_INC</code> writer - ","Field <code>SLC1_TOKEN0</code> reader - ","Field <code>SLC1_TOKEN0_WDATA</code> writer - ","Field <code>SLC1_TOKEN0_WR</code> writer - ","Register <code>_1TOKEN0</code> writer","You can <code>read</code> this register and get <code>_1token0::R</code>.  You can …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:27","Bit 13","Bit 14","Bits 0:11","Bit 12","","","","Register <code>_1TOKEN1</code> reader","Field <code>SLC1_TOKEN1_INC_MORE</code> writer - ","Field <code>SLC1_TOKEN1_INC</code> writer - ","Field <code>SLC1_TOKEN1</code> reader - ","Field <code>SLC1_TOKEN1_WDATA</code> writer - ","Field <code>SLC1_TOKEN1_WR</code> writer - ","Register <code>_1TOKEN1</code> writer","You can <code>read</code> this register and get <code>_1token1::R</code>.  You can …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:27","Bit 13","Bit 14","Bits 0:11","Bit 12","","","","Register <code>_1TX_LINK</code> reader","Field <code>SLC1_TXLINK_ADDR</code> reader - ","Field <code>SLC1_TXLINK_ADDR</code> writer - ","Field <code>SLC1_TXLINK_PARK</code> reader - ","Field <code>SLC1_TXLINK_RESTART</code> reader - ","Field <code>SLC1_TXLINK_RESTART</code> writer - ","Field <code>SLC1_TXLINK_START</code> reader - ","Field <code>SLC1_TXLINK_START</code> writer - ","Field <code>SLC1_TXLINK_STOP</code> reader - ","Field <code>SLC1_TXLINK_STOP</code> writer - ","Register <code>_1TX_LINK</code> writer","You can <code>read</code> this register and get <code>_1tx_link::R</code>.  You can …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19","Bits 0:19","Bit 31","Bit 30","Bit 30","Bit 29","Bit 29","Bit 28","Bit 28","","","","Register <code>_1TXFIFO_POP</code> reader","Field <code>SLC1_TXFIFO_POP</code> reader - ","Field <code>SLC1_TXFIFO_POP</code> writer - ","Field <code>SLC1_TXFIFO_RDATA</code> reader - ","Register <code>_1TXFIFO_POP</code> writer","You can <code>read</code> this register and get <code>_1txfifo_pop::R</code>.  You …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16","Bit 16","Bits 0:10","","","","Field <code>AHB_TESTADDR</code> reader - ","Field <code>AHB_TESTADDR</code> writer - ","Field <code>AHB_TESTMODE</code> reader - ","Field <code>AHB_TESTMODE</code> writer - ","You can <code>read</code> this register and get <code>ahb_test::R</code>.  You can …","Register <code>AHB_TEST</code> reader","Register <code>AHB_TEST</code> writer","Bits 4:5","Bits 4:5","Bits 0:2","Bits 0:2","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>bridge_conf::R</code>.  You …","Field <code>FIFO_MAP_ENA</code> reader - ","Field <code>FIFO_MAP_ENA</code> writer - ","Field <code>HDA_MAP_128K</code> reader - ","Field <code>HDA_MAP_128K</code> writer - ","Register <code>BRIDGE_CONF</code> reader","Field <code>SLC0_TX_DUMMY_MODE</code> reader - ","Field <code>SLC0_TX_DUMMY_MODE</code> writer - ","Field <code>SLC1_TX_DUMMY_MODE</code> reader - ","Field <code>SLC1_TX_DUMMY_MODE</code> writer - ","Field <code>TXEOF_ENA</code> reader - ","Field <code>TXEOF_ENA</code> writer - ","Field <code>TX_PUSH_IDLE_NUM</code> reader - ","Field <code>TX_PUSH_IDLE_NUM</code> writer - ","Register <code>BRIDGE_CONF</code> writer","Writes raw bits to the register.","","","Bits 8:11","Bits 8:11","Returns the argument unchanged.","Bit 13","Bit 13","Calls <code>U::from(self)</code>.","Bit 12","Bit 12","Bit 14","Bit 14","","","Bits 16:31","Bits 16:31","Bits 0:5","Bits 0:5","","Field <code>CMD_CONTENT0</code> reader - ","You can <code>read</code> this register and get <code>cmd_infor0::R</code>.  See API.","Register <code>CMD_INFOR0</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CMD_CONTENT1</code> reader - ","You can <code>read</code> this register and get <code>cmd_infor1::R</code>.  See API.","Register <code>CMD_INFOR1</code> reader","","","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AHBM_FIFO_RST</code> reader - ","Field <code>AHBM_FIFO_RST</code> writer - ","Field <code>AHBM_RST</code> reader - ","Field <code>AHBM_RST</code> writer - ","You can <code>read</code> this register and get <code>conf0::R</code>.  You can <code>reset</code>…","Register <code>CONF0</code> reader","Field <code>SLC0_RXDATA_BURST_EN</code> reader - ","Field <code>SLC0_RXDATA_BURST_EN</code> writer - ","Field <code>SLC0_RXDSCR_BURST_EN</code> reader - ","Field <code>SLC0_RXDSCR_BURST_EN</code> writer - ","Field <code>SLC0_RXLINK_AUTO_RET</code> reader - ","Field <code>SLC0_RXLINK_AUTO_RET</code> writer - ","Field <code>SLC0_RX_AUTO_WRBACK</code> reader - ","Field <code>SLC0_RX_AUTO_WRBACK</code> writer - ","Field <code>SLC0_RX_LOOP_TEST</code> reader - ","Field <code>SLC0_RX_LOOP_TEST</code> writer - ","Field <code>SLC0_RX_NO_RESTART_CLR</code> reader - ","Field <code>SLC0_RX_NO_RESTART_CLR</code> writer - ","Field <code>SLC0_RX_RST</code> reader - ","Field <code>SLC0_RX_RST</code> writer - ","Field <code>SLC0_TOKEN_AUTO_CLR</code> reader - ","Field <code>SLC0_TOKEN_AUTO_CLR</code> writer - ","Field <code>SLC0_TOKEN_SEL</code> reader - ","Field <code>SLC0_TOKEN_SEL</code> writer - ","Field <code>SLC0_TXDATA_BURST_EN</code> reader - ","Field <code>SLC0_TXDATA_BURST_EN</code> writer - ","Field <code>SLC0_TXDSCR_BURST_EN</code> reader - ","Field <code>SLC0_TXDSCR_BURST_EN</code> writer - ","Field <code>SLC0_TXLINK_AUTO_RET</code> reader - ","Field <code>SLC0_TXLINK_AUTO_RET</code> writer - ","Field <code>SLC0_TX_LOOP_TEST</code> reader - ","Field <code>SLC0_TX_LOOP_TEST</code> writer - ","Field <code>SLC0_TX_RST</code> reader - ","Field <code>SLC0_TX_RST</code> writer - ","Field <code>SLC0_WR_RETRY_MASK_EN</code> reader - ","Field <code>SLC0_WR_RETRY_MASK_EN</code> writer - ","Field <code>SLC1_RXDATA_BURST_EN</code> reader - ","Field <code>SLC1_RXDATA_BURST_EN</code> writer - ","Field <code>SLC1_RXDSCR_BURST_EN</code> reader - ","Field <code>SLC1_RXDSCR_BURST_EN</code> writer - ","Field <code>SLC1_RXLINK_AUTO_RET</code> reader - ","Field <code>SLC1_RXLINK_AUTO_RET</code> writer - ","Field <code>SLC1_RX_AUTO_WRBACK</code> reader - ","Field <code>SLC1_RX_AUTO_WRBACK</code> writer - ","Field <code>SLC1_RX_LOOP_TEST</code> reader - ","Field <code>SLC1_RX_LOOP_TEST</code> writer - ","Field <code>SLC1_RX_NO_RESTART_CLR</code> reader - ","Field <code>SLC1_RX_NO_RESTART_CLR</code> writer - ","Field <code>SLC1_RX_RST</code> reader - ","Field <code>SLC1_RX_RST</code> writer - ","Field <code>SLC1_TOKEN_AUTO_CLR</code> reader - ","Field <code>SLC1_TOKEN_AUTO_CLR</code> writer - ","Field <code>SLC1_TOKEN_SEL</code> reader - ","Field <code>SLC1_TOKEN_SEL</code> writer - ","Field <code>SLC1_TXDATA_BURST_EN</code> reader - ","Field <code>SLC1_TXDATA_BURST_EN</code> writer - ","Field <code>SLC1_TXDSCR_BURST_EN</code> reader - ","Field <code>SLC1_TXDSCR_BURST_EN</code> writer - ","Field <code>SLC1_TXLINK_AUTO_RET</code> reader - ","Field <code>SLC1_TXLINK_AUTO_RET</code> writer - ","Field <code>SLC1_TX_LOOP_TEST</code> reader - ","Field <code>SLC1_TX_LOOP_TEST</code> writer - ","Field <code>SLC1_TX_RST</code> reader - ","Field <code>SLC1_TX_RST</code> writer - ","Field <code>SLC1_WR_RETRY_MASK_EN</code> reader - ","Field <code>SLC1_WR_RETRY_MASK_EN</code> writer - ","Register <code>CONF0</code> writer","Bit 2","Bit 2","Bit 3","Bit 3","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6","Bit 6","Bit 5","Bit 5","Bit 7","Bit 7","Bit 1","Bit 1","Bit 9","Bit 9","Bit 8","Bit 8","Bit 10","Bit 10","Bit 14","Bit 14","Bit 15","Bit 15","Bit 4","Bit 4","Bit 0","Bit 0","Bit 13","Bit 13","Bit 12","Bit 12","Bit 11","Bit 11","Bit 18","Bit 18","Bit 22","Bit 22","Bit 21","Bit 21","Bit 23","Bit 23","Bit 17","Bit 17","Bit 25","Bit 25","Bit 24","Bit 24","Bit 26","Bit 26","Bit 30","Bit 30","Bit 31","Bit 31","Bit 20","Bit 20","Bit 16","Bit 16","Bit 29","Bit 29","Bit 28","Bit 28","Bit 27","Bit 27","Bit 19","Bit 19","","","","Field <code>CLK_EN</code> reader - ","Field <code>CLK_EN</code> writer - ","Field <code>CMD_HOLD_EN</code> reader - ","Field <code>CMD_HOLD_EN</code> writer - ","You can <code>read</code> this register and get <code>conf1::R</code>.  You can <code>reset</code>…","Field <code>HOST_INT_LEVEL_SEL</code> reader - ","Field <code>HOST_INT_LEVEL_SEL</code> writer - ","Register <code>CONF1</code> reader","Field <code>SLC0_CHECK_OWNER</code> reader - ","Field <code>SLC0_CHECK_OWNER</code> writer - ","Field <code>SLC0_LEN_AUTO_CLR</code> reader - ","Field <code>SLC0_LEN_AUTO_CLR</code> writer - ","Field <code>SLC0_RX_CHECK_SUM_EN</code> reader - ","Field <code>SLC0_RX_CHECK_SUM_EN</code> writer - ","Field <code>SLC0_RX_STITCH_EN</code> reader - ","Field <code>SLC0_RX_STITCH_EN</code> writer - ","Field <code>SLC0_TX_CHECK_SUM_EN</code> reader - ","Field <code>SLC0_TX_CHECK_SUM_EN</code> writer - ","Field <code>SLC0_TX_STITCH_EN</code> reader - ","Field <code>SLC0_TX_STITCH_EN</code> writer - ","Field <code>SLC1_CHECK_OWNER</code> reader - ","Field <code>SLC1_CHECK_OWNER</code> writer - ","Field <code>SLC1_RX_CHECK_SUM_EN</code> reader - ","Field <code>SLC1_RX_CHECK_SUM_EN</code> writer - ","Field <code>SLC1_RX_STITCH_EN</code> reader - ","Field <code>SLC1_RX_STITCH_EN</code> writer - ","Field <code>SLC1_TX_CHECK_SUM_EN</code> reader - ","Field <code>SLC1_TX_CHECK_SUM_EN</code> writer - ","Field <code>SLC1_TX_STITCH_EN</code> reader - ","Field <code>SLC1_TX_STITCH_EN</code> writer - ","Register <code>CONF1</code> writer","Writes raw bits to the register.","","","Bit 22","Bit 22","Bit 3","Bit 3","Returns the argument unchanged.","Bit 19","Bit 19","Calls <code>U::from(self)</code>.","Bit 0","Bit 0","Bit 4","Bit 4","Bit 2","Bit 2","Bit 6","Bit 6","Bit 1","Bit 1","Bit 5","Bit 5","Bit 16","Bit 16","Bit 18","Bit 18","Bit 21","Bit 21","Bit 17","Bit 17","Bit 20","Bit 20","","","","Field <code>DATE</code> reader - ","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - ","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ID</code> reader - ","You can <code>read</code> this register and get <code>id::R</code>.  You can <code>reset</code>, …","Field <code>ID</code> writer - ","Register <code>ID</code> reader","Register <code>ID</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>SLC0_TOHOST_INTVEC</code> writer - ","Field <code>SLC1_TOHOST_INTVEC</code> writer - ","Register <code>INTVEC_TOHOST</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","Bits 16:23","","","","Register <code>RX_DSCR_CONF</code> reader","You can <code>read</code> this register and get <code>rx_dscr_conf::R</code>.  You …","Field <code>SLC0_INFOR_NO_REPLACE</code> reader - ","Field <code>SLC0_INFOR_NO_REPLACE</code> writer - ","Field <code>SLC0_RD_RETRY_THRESHOLD</code> reader - ","Field <code>SLC0_RD_RETRY_THRESHOLD</code> writer - ","Field <code>SLC0_RX_EOF_MODE</code> reader - ","Field <code>SLC0_RX_EOF_MODE</code> writer - ","Field <code>SLC0_RX_FILL_EN</code> reader - ","Field <code>SLC0_RX_FILL_EN</code> writer - ","Field <code>SLC0_RX_FILL_MODE</code> reader - ","Field <code>SLC0_RX_FILL_MODE</code> writer - ","Field <code>SLC0_TOKEN_NO_REPLACE</code> reader - ","Field <code>SLC0_TOKEN_NO_REPLACE</code> writer - ","Field <code>SLC1_INFOR_NO_REPLACE</code> reader - ","Field <code>SLC1_INFOR_NO_REPLACE</code> writer - ","Field <code>SLC1_RD_RETRY_THRESHOLD</code> reader - ","Field <code>SLC1_RD_RETRY_THRESHOLD</code> writer - ","Field <code>SLC1_RX_EOF_MODE</code> reader - ","Field <code>SLC1_RX_EOF_MODE</code> writer - ","Field <code>SLC1_RX_FILL_EN</code> reader - ","Field <code>SLC1_RX_FILL_EN</code> writer - ","Field <code>SLC1_RX_FILL_MODE</code> reader - ","Field <code>SLC1_RX_FILL_MODE</code> writer - ","Field <code>SLC1_TOKEN_NO_REPLACE</code> reader - ","Field <code>SLC1_TOKEN_NO_REPLACE</code> writer - ","Register <code>RX_DSCR_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 1","Bits 5:15","Bits 5:15","Bit 3","Bit 3","Bit 4","Bit 4","Bit 2","Bit 2","Bit 0","Bit 0","Bit 17","Bit 17","Bits 21:31","Bits 21:31","Bit 19","Bit 19","Bit 20","Bit 20","Bit 18","Bit 18","Bit 16","Bit 16","","","","Register <code>RX_STATUS</code> reader","You can <code>read</code> this register and get <code>rx_status::R</code>.  See API.","Field <code>SLC0_RX_EMPTY</code> reader - ","Field <code>SLC0_RX_FULL</code> reader - ","Field <code>SLC1_RX_EMPTY</code> reader - ","Field <code>SLC1_RX_FULL</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 0","Bit 17","Bit 16","","","","Field <code>DAT0_CRC_ERR_CNT</code> reader - ","Field <code>DAT1_CRC_ERR_CNT</code> reader - ","Field <code>DAT2_CRC_ERR_CNT</code> reader - ","Field <code>DAT3_CRC_ERR_CNT</code> reader - ","Register <code>SDIO_CRC_ST0</code> reader","You can <code>read</code> this register and get <code>sdio_crc_st0::R</code>.  See …","","","Bits 0:7","Bits 8:15","Bits 16:23","Bits 24:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CMD_CRC_ERR_CNT</code> reader - ","Field <code>ERR_CNT_CLR</code> reader - ","Field <code>ERR_CNT_CLR</code> writer - ","Register <code>SDIO_CRC_ST1</code> reader","You can <code>read</code> this register and get <code>sdio_crc_st1::R</code>.  You …","Register <code>SDIO_CRC_ST1</code> writer","Writes raw bits to the register.","","","Bits 0:7","Bit 31","Bit 31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUS_ST</code> reader - ","Field <code>CMD_ST</code> reader - ","Field <code>FUNC1_ACC_STATE</code> reader - ","Field <code>FUNC2_ACC_STATE</code> reader - ","Field <code>FUNC_ST</code> reader - ","Register <code>SDIO_ST</code> reader","You can <code>read</code> this register and get <code>sdio_st::R</code>.  See API.","Field <code>SDIO_WAKEUP</code> reader - ","","","Bits 12:14","Bits 0:2","Returns the argument unchanged.","Bits 16:20","Bits 24:28","Bits 4:7","Calls <code>U::from(self)</code>.","Bit 8","","","","Register <code>SEQ_POSITION</code> reader","You can <code>read</code> this register and get <code>seq_position::R</code>.  You …","Field <code>SLC0_SEQ_POSITION</code> reader - ","Field <code>SLC0_SEQ_POSITION</code> writer - ","Field <code>SLC1_SEQ_POSITION</code> reader - ","Field <code>SLC1_SEQ_POSITION</code> writer - ","Register <code>SEQ_POSITION</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","","","","Register <code>TOKEN_LAT</code> reader","Field <code>SLC0_TOKEN</code> reader - ","Field <code>SLC1_TOKEN</code> reader - ","You can <code>read</code> this register and get <code>token_lat::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11","Bits 16:27","","","","Register <code>TX_DSCR_CONF</code> reader","You can <code>read</code> this register and get <code>tx_dscr_conf::R</code>.  You …","Register <code>TX_DSCR_CONF</code> writer","Field <code>WR_RETRY_THRESHOLD</code> reader - ","Field <code>WR_RETRY_THRESHOLD</code> writer - ","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:10","Bits 0:10","Register <code>TX_STATUS</code> reader","Field <code>SLC0_TX_EMPTY</code> reader - ","Field <code>SLC0_TX_FULL</code> reader - ","Field <code>SLC1_TX_EMPTY</code> reader - ","Field <code>SLC1_TX_FULL</code> reader - ","You can <code>read</code> this register and get <code>tx_status::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1","Bit 0","Bit 17","Bit 16","","","","HOST_SLC0HOST_FUNC1_INT_ENA (rw) register accessor: ","HOST_SLC0HOST_FUNC2_INT_ENA (rw) register accessor: ","HOST_SLC0HOST_INT_CLR (w) register accessor: ","HOST_SLC0HOST_INT_ENA (rw) register accessor: ","HOST_SLC0HOST_INT_ENA1 (rw) register accessor: ","HOST_SLC0HOST_INT_RAW (r) register accessor: ","HOST_SLC0HOST_INT_ST (r) register accessor: ","HOST_SLC0HOST_LEN_WD (rw) register accessor: ","HOST_SLC0HOST_RX_INFOR (rw) register accessor: ","HOST_SLC0HOST_TOKEN_RDATA (r) register accessor: ","HOST_SLC0HOST_TOKEN_WDATA (rw) register accessor: ","HOST_SLC0_HOST_PF (r) register accessor: ","HOST_SLC1HOST_FUNC1_INT_ENA (rw) register accessor: ","HOST_SLC1HOST_FUNC2_INT_ENA (rw) register accessor: ","HOST_SLC1HOST_INT_CLR (w) register accessor: ","HOST_SLC1HOST_INT_ENA (rw) register accessor: ","HOST_SLC1HOST_INT_ENA1 (rw) register accessor: ","HOST_SLC1HOST_INT_RAW (r) register accessor: ","HOST_SLC1HOST_INT_ST (r) register accessor: ","HOST_SLC1HOST_RX_INFOR (rw) register accessor: ","HOST_SLC1HOST_TOKEN_RDATA (r) register accessor: ","HOST_SLC1HOST_TOKEN_WDATA (rw) register accessor: ","HOST_SLC1_HOST_PF (r) register accessor: ","HOST_SLCHOSTDATE (rw) register accessor: ","HOST_SLCHOSTID (rw) register accessor: ","HOST_SLCHOST_CHECK_SUM0 (r) register accessor: ","HOST_SLCHOST_CHECK_SUM1 (r) register accessor: ","HOST_SLCHOST_CONF (rw) register accessor: ","HOST_SLCHOST_CONF_W0 (rw) register accessor: ","HOST_SLCHOST_CONF_W1 (rw) register accessor: ","HOST_SLCHOST_CONF_W10 (rw) register accessor: ","HOST_SLCHOST_CONF_W11 (rw) register accessor: ","HOST_SLCHOST_CONF_W12 (rw) register accessor: ","HOST_SLCHOST_CONF_W13 (rw) register accessor: ","HOST_SLCHOST_CONF_W14 (rw) register accessor: ","HOST_SLCHOST_CONF_W15 (rw) register accessor: ","HOST_SLCHOST_CONF_W2 (rw) register accessor: ","HOST_SLCHOST_CONF_W3 (rw) register accessor: ","HOST_SLCHOST_CONF_W4 (rw) register accessor: ","HOST_SLCHOST_CONF_W5 (rw) register accessor: ","HOST_SLCHOST_CONF_W6 (rw) register accessor: ","HOST_SLCHOST_CONF_W7 (rw) register accessor: ","HOST_SLCHOST_CONF_W8 (rw) register accessor: ","HOST_SLCHOST_CONF_W9 (rw) register accessor: ","HOST_SLCHOST_FUNC2_0 (rw) register accessor: ","HOST_SLCHOST_FUNC2_1 (rw) register accessor: ","HOST_SLCHOST_FUNC2_2 (rw) register accessor: ","HOST_SLCHOST_GPIO_IN0 (r) register accessor: ","HOST_SLCHOST_GPIO_IN1 (r) register accessor: ","HOST_SLCHOST_GPIO_STATUS0 (r) register accessor: ","HOST_SLCHOST_GPIO_STATUS1 (r) register accessor: ","HOST_SLCHOST_INF_ST (r) register accessor: ","HOST_SLCHOST_PKT_LEN (r) register accessor: ","HOST_SLCHOST_PKT_LEN0 (r) register accessor: ","HOST_SLCHOST_PKT_LEN1 (r) register accessor: ","HOST_SLCHOST_PKT_LEN2 (r) register accessor: ","HOST_SLCHOST_RDCLR0 (rw) register accessor: ","HOST_SLCHOST_RDCLR1 (rw) register accessor: ","HOST_SLCHOST_STATE_W0 (r) register accessor: ","HOST_SLCHOST_STATE_W1 (r) register accessor: ","HOST_SLCHOST_TOKEN_CON (w) register accessor: ","HOST_SLCHOST_WIN_CMD (rw) register accessor: ","HOST_SLC_APBWIN_CONF (rw) register accessor: ","HOST_SLC_APBWIN_RDATA (r) register accessor: ","HOST_SLC_APBWIN_WDATA (rw) register accessor: ","Register block","","","Returns the argument unchanged.","","0x48 - ","","0xdc - ","","0xe4 - ","","0xd4 - ","","0xec - ","","0x114 - ","","0x50 - ","","0x58 - ","","0xfc - ","","0xf4 - ","","0x44 - ","","0xc8 - ","","0x4c - ","","0xe0 - ","","0xe8 - ","","0xd8 - ","","0xf0 - ","","0x118 - ","","0x54 - ","","0x5c - ","","0xf8 - ","","0xc4 - ","","0xcc - ","","0x104 - ","","0x108 - ","","0x100 - ","","0xbc - ","","0xc0 - ","","0x1f0 - ","","0x6c - ","","0x70 - ","","0xa4 - ","","0xa8 - ","","0xac - ","","0xb0 - ","","0xb4 - ","","0xb8 - ","","0x74 - ","","0x78 - ","","0x7c - ","","0x80 - ","","0x88 - ","","0x8c - ","","0x9c - ","","0xa0 - ","","0x10 - ","","0x14 - ","","0x20 - ","","0x3c - ","","0x40 - ","","0x34 - ","","0x38 - ","","0x1f4 - ","","0x60 - ","","0x90 - ","","0x94 - ","","0x98 - ","","0x10c - ","","0x110 - ","","0x64 - ","","0x68 - ","","0xd0 - ","","0x84 - ","","0x178 - ","","0x17c - ","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slc0_host_pf::R</code>.  …","Field <code>HOST_SLC0_PF_DATA</code> reader - ","Register <code>HOST_SLC0_HOST_PF</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_FN1_GPIO_SDIO_INT_ENA</code> reader - ","Field <code>HOST_FN1_GPIO_SDIO_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0HOST_RX_EOF_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0HOST_RX_EOF_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0HOST_RX_SOF_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0HOST_RX_SOF_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0HOST_RX_START_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0HOST_RX_START_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0HOST_TX_START_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0HOST_TX_START_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_EXT_BIT0_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_EXT_BIT0_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_EXT_BIT1_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_EXT_BIT1_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_EXT_BIT2_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_EXT_BIT2_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_EXT_BIT3_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_EXT_BIT3_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_RX_PF_VALID_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_RX_PF_VALID_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_RX_UDF_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_RX_UDF_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC0_TX_OVF_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC0_TX_OVF_INT_ENA</code> writer - ","You can <code>read</code> this register and get …","Register <code>HOST_SLC0HOST_FUNC1_INT_ENA</code> reader","Register <code>HOST_SLC0HOST_FUNC1_INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 25","Bit 25","Bit 19","Bit 19","Bit 20","Bit 20","Bit 21","Bit 21","Bit 22","Bit 22","Bit 24","Bit 24","Bit 23","Bit 23","Bit 18","Bit 18","Bit 16","Bit 16","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Bit 10","Bit 10","Bit 8","Bit 8","Bit 11","Bit 11","Bit 9","Bit 9","Bit 17","Bit 17","Bit 13","Bit 13","Bit 12","Bit 12","Bit 14","Bit 14","Bit 15","Bit 15","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_FN2_GPIO_SDIO_INT_ENA</code> reader - ","Field <code>HOST_FN2_GPIO_SDIO_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0HOST_RX_EOF_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0HOST_RX_EOF_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0HOST_RX_SOF_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0HOST_RX_SOF_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0HOST_RX_START_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0HOST_RX_START_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0HOST_TX_START_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0HOST_TX_START_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_EXT_BIT0_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_EXT_BIT0_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_EXT_BIT1_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_EXT_BIT1_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_EXT_BIT2_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_EXT_BIT2_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_EXT_BIT3_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_EXT_BIT3_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_RX_PF_VALID_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_RX_PF_VALID_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_RX_UDF_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_RX_UDF_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC0_TX_OVF_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC0_TX_OVF_INT_ENA</code> writer - ","You can <code>read</code> this register and get …","Register <code>HOST_SLC0HOST_FUNC2_INT_ENA</code> reader","Register <code>HOST_SLC0HOST_FUNC2_INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 25","Bit 25","Bit 19","Bit 19","Bit 20","Bit 20","Bit 21","Bit 21","Bit 22","Bit 22","Bit 24","Bit 24","Bit 23","Bit 23","Bit 18","Bit 18","Bit 16","Bit 16","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Bit 10","Bit 10","Bit 8","Bit 8","Bit 11","Bit 11","Bit 9","Bit 9","Bit 17","Bit 17","Bit 13","Bit 13","Bit 12","Bit 12","Bit 14","Bit 14","Bit 15","Bit 15","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_GPIO_SDIO_INT_CLR</code> writer - ","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>HOST_SLC0HOST_RX_EOF_INT_CLR</code> writer - ","Field <code>HOST_SLC0HOST_RX_SOF_INT_CLR</code> writer - ","Field <code>HOST_SLC0HOST_RX_START_INT_CLR</code> writer - ","Field <code>HOST_SLC0HOST_TX_START_INT_CLR</code> writer - ","Field <code>HOST_SLC0_EXT_BIT0_INT_CLR</code> writer - ","Field <code>HOST_SLC0_EXT_BIT1_INT_CLR</code> writer - ","Field <code>HOST_SLC0_EXT_BIT2_INT_CLR</code> writer - ","Field <code>HOST_SLC0_EXT_BIT3_INT_CLR</code> writer - ","Field <code>HOST_SLC0_HOST_RD_RETRY_INT_CLR</code> writer - ","Field <code>HOST_SLC0_RX_NEW_PACKET_INT_CLR</code> writer - ","Field <code>HOST_SLC0_RX_PF_VALID_INT_CLR</code> writer - ","Field <code>HOST_SLC0_RX_UDF_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT0_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT1_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT2_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT3_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT4_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT5_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT6_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT7_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOKEN0_0TO1_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOKEN0_1TO0_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOKEN1_0TO1_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TOKEN1_1TO0_INT_CLR</code> writer - ","Field <code>HOST_SLC0_TX_OVF_INT_CLR</code> writer - ","Register <code>HOST_SLC0HOST_INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 25","Bit 19","Bit 20","Bit 21","Bit 22","Bit 24","Bit 23","Bit 18","Bit 16","Bit 0","Bit 1","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Bit 10","Bit 8","Bit 11","Bit 9","Bit 17","Bit 13","Bit 12","Bit 14","Bit 15","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_GPIO_SDIO_INT_ENA</code> reader - ","Field <code>HOST_GPIO_SDIO_INT_ENA</code> writer - ","You can <code>read</code> this register and get <code>host_slc0host_int_ena::R</code>…","Field <code>HOST_SLC0HOST_RX_EOF_INT_ENA</code> reader - ","Field <code>HOST_SLC0HOST_RX_EOF_INT_ENA</code> writer - ","Field <code>HOST_SLC0HOST_RX_SOF_INT_ENA</code> reader - ","Field <code>HOST_SLC0HOST_RX_SOF_INT_ENA</code> writer - ","Field <code>HOST_SLC0HOST_RX_START_INT_ENA</code> reader - ","Field <code>HOST_SLC0HOST_RX_START_INT_ENA</code> writer - ","Field <code>HOST_SLC0HOST_TX_START_INT_ENA</code> reader - ","Field <code>HOST_SLC0HOST_TX_START_INT_ENA</code> writer - ","Field <code>HOST_SLC0_EXT_BIT0_INT_ENA</code> reader - ","Field <code>HOST_SLC0_EXT_BIT0_INT_ENA</code> writer - ","Field <code>HOST_SLC0_EXT_BIT1_INT_ENA</code> reader - ","Field <code>HOST_SLC0_EXT_BIT1_INT_ENA</code> writer - ","Field <code>HOST_SLC0_EXT_BIT2_INT_ENA</code> reader - ","Field <code>HOST_SLC0_EXT_BIT2_INT_ENA</code> writer - ","Field <code>HOST_SLC0_EXT_BIT3_INT_ENA</code> reader - ","Field <code>HOST_SLC0_EXT_BIT3_INT_ENA</code> writer - ","Field <code>HOST_SLC0_HOST_RD_RETRY_INT_ENA</code> reader - ","Field <code>HOST_SLC0_HOST_RD_RETRY_INT_ENA</code> writer - ","Field <code>HOST_SLC0_RX_NEW_PACKET_INT_ENA</code> reader - ","Field <code>HOST_SLC0_RX_NEW_PACKET_INT_ENA</code> writer - ","Field <code>HOST_SLC0_RX_PF_VALID_INT_ENA</code> reader - ","Field <code>HOST_SLC0_RX_PF_VALID_INT_ENA</code> writer - ","Field <code>HOST_SLC0_RX_UDF_INT_ENA</code> reader - ","Field <code>HOST_SLC0_RX_UDF_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT0_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT0_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT1_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT1_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT2_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT2_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT3_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT3_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT4_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT4_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT5_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT5_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT6_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT6_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT7_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT7_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOKEN0_0TO1_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOKEN0_0TO1_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOKEN0_1TO0_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOKEN0_1TO0_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOKEN1_0TO1_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOKEN1_0TO1_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TOKEN1_1TO0_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TOKEN1_1TO0_INT_ENA</code> writer - ","Field <code>HOST_SLC0_TX_OVF_INT_ENA</code> reader - ","Field <code>HOST_SLC0_TX_OVF_INT_ENA</code> writer - ","Register <code>HOST_SLC0HOST_INT_ENA</code> reader","Register <code>HOST_SLC0HOST_INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 25","Bit 25","Bit 19","Bit 19","Bit 20","Bit 20","Bit 21","Bit 21","Bit 22","Bit 22","Bit 24","Bit 24","Bit 23","Bit 23","Bit 18","Bit 18","Bit 16","Bit 16","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Bit 10","Bit 10","Bit 8","Bit 8","Bit 11","Bit 11","Bit 9","Bit 9","Bit 17","Bit 17","Bit 13","Bit 13","Bit 12","Bit 12","Bit 14","Bit 14","Bit 15","Bit 15","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_GPIO_SDIO_INT_ENA1</code> reader - ","Field <code>HOST_GPIO_SDIO_INT_ENA1</code> writer - ","You can <code>read</code> this register and get …","Field <code>HOST_SLC0HOST_RX_EOF_INT_ENA1</code> reader - ","Field <code>HOST_SLC0HOST_RX_EOF_INT_ENA1</code> writer - ","Field <code>HOST_SLC0HOST_RX_SOF_INT_ENA1</code> reader - ","Field <code>HOST_SLC0HOST_RX_SOF_INT_ENA1</code> writer - ","Field <code>HOST_SLC0HOST_RX_START_INT_ENA1</code> reader - ","Field <code>HOST_SLC0HOST_RX_START_INT_ENA1</code> writer - ","Field <code>HOST_SLC0HOST_TX_START_INT_ENA1</code> reader - ","Field <code>HOST_SLC0HOST_TX_START_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_EXT_BIT0_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_EXT_BIT0_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_EXT_BIT1_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_EXT_BIT1_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_EXT_BIT2_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_EXT_BIT2_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_EXT_BIT3_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_EXT_BIT3_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_HOST_RD_RETRY_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_HOST_RD_RETRY_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_RX_NEW_PACKET_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_RX_NEW_PACKET_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_RX_PF_VALID_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_RX_PF_VALID_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_RX_UDF_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_RX_UDF_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT0_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT0_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT1_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT1_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT2_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT2_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT3_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT3_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT4_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT4_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT5_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT5_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT6_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT6_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOHOST_BIT7_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT7_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOKEN0_0TO1_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOKEN0_0TO1_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOKEN0_1TO0_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOKEN0_1TO0_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOKEN1_0TO1_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOKEN1_0TO1_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TOKEN1_1TO0_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TOKEN1_1TO0_INT_ENA1</code> writer - ","Field <code>HOST_SLC0_TX_OVF_INT_ENA1</code> reader - ","Field <code>HOST_SLC0_TX_OVF_INT_ENA1</code> writer - ","Register <code>HOST_SLC0HOST_INT_ENA1</code> reader","Register <code>HOST_SLC0HOST_INT_ENA1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 25","Bit 25","Bit 19","Bit 19","Bit 20","Bit 20","Bit 21","Bit 21","Bit 22","Bit 22","Bit 24","Bit 24","Bit 23","Bit 23","Bit 18","Bit 18","Bit 16","Bit 16","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Bit 10","Bit 10","Bit 8","Bit 8","Bit 11","Bit 11","Bit 9","Bit 9","Bit 17","Bit 17","Bit 13","Bit 13","Bit 12","Bit 12","Bit 14","Bit 14","Bit 15","Bit 15","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_GPIO_SDIO_INT_RAW</code> reader - ","You can <code>read</code> this register and get <code>host_slc0host_int_raw::R</code>…","Field <code>HOST_SLC0HOST_RX_EOF_INT_RAW</code> reader - ","Field <code>HOST_SLC0HOST_RX_SOF_INT_RAW</code> reader - ","Field <code>HOST_SLC0HOST_RX_START_INT_RAW</code> reader - ","Field <code>HOST_SLC0HOST_TX_START_INT_RAW</code> reader - ","Field <code>HOST_SLC0_EXT_BIT0_INT_RAW</code> reader - ","Field <code>HOST_SLC0_EXT_BIT1_INT_RAW</code> reader - ","Field <code>HOST_SLC0_EXT_BIT2_INT_RAW</code> reader - ","Field <code>HOST_SLC0_EXT_BIT3_INT_RAW</code> reader - ","Field <code>HOST_SLC0_HOST_RD_RETRY_INT_RAW</code> reader - ","Field <code>HOST_SLC0_RX_NEW_PACKET_INT_RAW</code> reader - ","Field <code>HOST_SLC0_RX_PF_VALID_INT_RAW</code> reader - ","Field <code>HOST_SLC0_RX_UDF_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT0_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT1_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT2_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT3_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT4_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT5_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT6_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT7_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOKEN0_0TO1_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOKEN0_1TO0_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOKEN1_0TO1_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TOKEN1_1TO0_INT_RAW</code> reader - ","Field <code>HOST_SLC0_TX_OVF_INT_RAW</code> reader - ","Register <code>HOST_SLC0HOST_INT_RAW</code> reader","","","Returns the argument unchanged.","Bit 25","Bit 19","Bit 20","Bit 21","Bit 22","Bit 24","Bit 23","Bit 18","Bit 16","Bit 0","Bit 1","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Bit 10","Bit 8","Bit 11","Bit 9","Bit 17","Bit 13","Bit 12","Bit 14","Bit 15","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_GPIO_SDIO_INT_ST</code> reader - ","You can <code>read</code> this register and get <code>host_slc0host_int_st::R</code>…","Field <code>HOST_SLC0HOST_RX_EOF_INT_ST</code> reader - ","Field <code>HOST_SLC0HOST_RX_SOF_INT_ST</code> reader - ","Field <code>HOST_SLC0HOST_RX_START_INT_ST</code> reader - ","Field <code>HOST_SLC0HOST_TX_START_INT_ST</code> reader - ","Field <code>HOST_SLC0_EXT_BIT0_INT_ST</code> reader - ","Field <code>HOST_SLC0_EXT_BIT1_INT_ST</code> reader - ","Field <code>HOST_SLC0_EXT_BIT2_INT_ST</code> reader - ","Field <code>HOST_SLC0_EXT_BIT3_INT_ST</code> reader - ","Field <code>HOST_SLC0_HOST_RD_RETRY_INT_ST</code> reader - ","Field <code>HOST_SLC0_RX_NEW_PACKET_INT_ST</code> reader - ","Field <code>HOST_SLC0_RX_PF_VALID_INT_ST</code> reader - ","Field <code>HOST_SLC0_RX_UDF_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT0_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT1_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT2_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT3_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT4_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT5_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT6_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOHOST_BIT7_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOKEN0_0TO1_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOKEN0_1TO0_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOKEN1_0TO1_INT_ST</code> reader - ","Field <code>HOST_SLC0_TOKEN1_1TO0_INT_ST</code> reader - ","Field <code>HOST_SLC0_TX_OVF_INT_ST</code> reader - ","Register <code>HOST_SLC0HOST_INT_ST</code> reader","","","Returns the argument unchanged.","Bit 25","Bit 19","Bit 20","Bit 21","Bit 22","Bit 24","Bit 23","Bit 18","Bit 16","Bit 0","Bit 1","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Bit 10","Bit 8","Bit 11","Bit 9","Bit 17","Bit 13","Bit 12","Bit 14","Bit 15","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLC0HOST_LEN_WD</code> reader - ","You can <code>read</code> this register and get <code>host_slc0host_len_wd::R</code>…","Field <code>HOST_SLC0HOST_LEN_WD</code> writer - ","Register <code>HOST_SLC0HOST_LEN_WD</code> reader","Register <code>HOST_SLC0HOST_LEN_WD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLC0HOST_RX_INFOR</code> reader - ","You can <code>read</code> this register and get …","Field <code>HOST_SLC0HOST_RX_INFOR</code> writer - ","Register <code>HOST_SLC0HOST_RX_INFOR</code> reader","Register <code>HOST_SLC0HOST_RX_INFOR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19","Bits 0:19","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_HOSTSLC0_TOKEN1</code> reader - ","You can <code>read</code> this register and get …","Field <code>HOST_SLC0_RX_PF_EOF</code> reader - ","Field <code>HOST_SLC0_RX_PF_VALID</code> reader - ","Field <code>HOST_SLC0_TOKEN0</code> reader - ","Register <code>HOST_SLC0HOST_TOKEN_RDATA</code> reader","","","Returns the argument unchanged.","Bits 16:27","Bits 28:31","Bit 12","Bits 0:11","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLC0HOST_TOKEN0_WD</code> reader - ","Field <code>HOST_SLC0HOST_TOKEN0_WD</code> writer - ","Field <code>HOST_SLC0HOST_TOKEN1_WD</code> reader - ","Field <code>HOST_SLC0HOST_TOKEN1_WD</code> writer - ","You can <code>read</code> this register and get …","Register <code>HOST_SLC0HOST_TOKEN_WDATA</code> reader","Register <code>HOST_SLC0HOST_TOKEN_WDATA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:11","Bits 0:11","Bits 16:27","Bits 16:27","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slc1_host_pf::R</code>.  …","Field <code>HOST_SLC1_PF_DATA</code> reader - ","Register <code>HOST_SLC1_HOST_PF</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_FN1_SLC1HOST_RX_EOF_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1HOST_RX_EOF_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1HOST_RX_SOF_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1HOST_RX_SOF_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1HOST_RX_START_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1HOST_RX_START_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1HOST_TX_START_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1HOST_TX_START_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_EXT_BIT0_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_EXT_BIT0_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_EXT_BIT1_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_EXT_BIT1_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_EXT_BIT2_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_EXT_BIT2_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_EXT_BIT3_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_EXT_BIT3_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_RX_PF_VALID_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_RX_PF_VALID_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_RX_UDF_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_RX_UDF_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_TX_OVF_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_TX_OVF_INT_ENA</code> writer - ","Field <code>HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA</code> reader - ","Field <code>HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA</code> writer - ","You can <code>read</code> this register and get …","Register <code>HOST_SLC1HOST_FUNC1_INT_ENA</code> reader","Register <code>HOST_SLC1HOST_FUNC1_INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 25","Bit 25","Bit 19","Bit 19","Bit 20","Bit 20","Bit 21","Bit 21","Bit 22","Bit 22","Bit 24","Bit 24","Bit 18","Bit 18","Bit 16","Bit 16","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Bit 10","Bit 10","Bit 8","Bit 8","Bit 11","Bit 11","Bit 9","Bit 9","Bit 17","Bit 17","Bit 23","Bit 23","Bit 13","Bit 13","Bit 12","Bit 12","Bit 14","Bit 14","Bit 15","Bit 15","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_FN2_SLC1HOST_RX_EOF_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1HOST_RX_EOF_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1HOST_RX_SOF_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1HOST_RX_SOF_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1HOST_RX_START_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1HOST_RX_START_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1HOST_TX_START_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1HOST_TX_START_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_EXT_BIT0_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_EXT_BIT0_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_EXT_BIT1_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_EXT_BIT1_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_EXT_BIT2_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_EXT_BIT2_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_EXT_BIT3_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_EXT_BIT3_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_RX_PF_VALID_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_RX_PF_VALID_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_RX_UDF_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_RX_UDF_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_TX_OVF_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_TX_OVF_INT_ENA</code> writer - ","Field <code>HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA</code> reader - ","Field <code>HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA</code> writer - ","You can <code>read</code> this register and get …","Register <code>HOST_SLC1HOST_FUNC2_INT_ENA</code> reader","Register <code>HOST_SLC1HOST_FUNC2_INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 25","Bit 25","Bit 19","Bit 19","Bit 20","Bit 20","Bit 21","Bit 21","Bit 22","Bit 22","Bit 24","Bit 24","Bit 18","Bit 18","Bit 16","Bit 16","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Bit 10","Bit 10","Bit 8","Bit 8","Bit 11","Bit 11","Bit 9","Bit 9","Bit 17","Bit 17","Bit 23","Bit 23","Bit 13","Bit 13","Bit 12","Bit 12","Bit 14","Bit 14","Bit 15","Bit 15","Calls <code>U::from(self)</code>.","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>HOST_SLC1HOST_RX_EOF_INT_CLR</code> writer - ","Field <code>HOST_SLC1HOST_RX_SOF_INT_CLR</code> writer - ","Field <code>HOST_SLC1HOST_RX_START_INT_CLR</code> writer - ","Field <code>HOST_SLC1HOST_TX_START_INT_CLR</code> writer - ","Field <code>HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR</code> writer - ","Field <code>HOST_SLC1_EXT_BIT0_INT_CLR</code> writer - ","Field <code>HOST_SLC1_EXT_BIT1_INT_CLR</code> writer - ","Field <code>HOST_SLC1_EXT_BIT2_INT_CLR</code> writer - ","Field <code>HOST_SLC1_EXT_BIT3_INT_CLR</code> writer - ","Field <code>HOST_SLC1_HOST_RD_RETRY_INT_CLR</code> writer - ","Field <code>HOST_SLC1_RX_PF_VALID_INT_CLR</code> writer - ","Field <code>HOST_SLC1_RX_UDF_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT0_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT1_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT2_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT3_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT4_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT5_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT6_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT7_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOKEN0_0TO1_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOKEN0_1TO0_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOKEN1_0TO1_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TOKEN1_1TO0_INT_CLR</code> writer - ","Field <code>HOST_SLC1_TX_OVF_INT_CLR</code> writer - ","Field <code>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR</code> writer - ","Register <code>HOST_SLC1HOST_INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 25","Bit 19","Bit 20","Bit 21","Bit 22","Bit 24","Bit 18","Bit 16","Bit 0","Bit 1","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Bit 10","Bit 8","Bit 11","Bit 9","Bit 17","Bit 23","Bit 13","Bit 12","Bit 14","Bit 15","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slc1host_int_ena::R</code>…","Field <code>HOST_SLC1HOST_RX_EOF_INT_ENA</code> reader - ","Field <code>HOST_SLC1HOST_RX_EOF_INT_ENA</code> writer - ","Field <code>HOST_SLC1HOST_RX_SOF_INT_ENA</code> reader - ","Field <code>HOST_SLC1HOST_RX_SOF_INT_ENA</code> writer - ","Field <code>HOST_SLC1HOST_RX_START_INT_ENA</code> reader - ","Field <code>HOST_SLC1HOST_RX_START_INT_ENA</code> writer - ","Field <code>HOST_SLC1HOST_TX_START_INT_ENA</code> reader - ","Field <code>HOST_SLC1HOST_TX_START_INT_ENA</code> writer - ","Field <code>HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA</code> reader - ","Field <code>HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA</code> writer - ","Field <code>HOST_SLC1_EXT_BIT0_INT_ENA</code> reader - ","Field <code>HOST_SLC1_EXT_BIT0_INT_ENA</code> writer - ","Field <code>HOST_SLC1_EXT_BIT1_INT_ENA</code> reader - ","Field <code>HOST_SLC1_EXT_BIT1_INT_ENA</code> writer - ","Field <code>HOST_SLC1_EXT_BIT2_INT_ENA</code> reader - ","Field <code>HOST_SLC1_EXT_BIT2_INT_ENA</code> writer - ","Field <code>HOST_SLC1_EXT_BIT3_INT_ENA</code> reader - ","Field <code>HOST_SLC1_EXT_BIT3_INT_ENA</code> writer - ","Field <code>HOST_SLC1_HOST_RD_RETRY_INT_ENA</code> reader - ","Field <code>HOST_SLC1_HOST_RD_RETRY_INT_ENA</code> writer - ","Field <code>HOST_SLC1_RX_PF_VALID_INT_ENA</code> reader - ","Field <code>HOST_SLC1_RX_PF_VALID_INT_ENA</code> writer - ","Field <code>HOST_SLC1_RX_UDF_INT_ENA</code> reader - ","Field <code>HOST_SLC1_RX_UDF_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT0_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT0_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT1_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT1_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT2_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT2_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT3_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT3_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT4_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT4_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT5_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT5_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT6_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT6_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT7_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT7_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOKEN0_0TO1_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOKEN0_0TO1_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOKEN0_1TO0_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOKEN0_1TO0_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOKEN1_0TO1_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOKEN1_0TO1_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TOKEN1_1TO0_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TOKEN1_1TO0_INT_ENA</code> writer - ","Field <code>HOST_SLC1_TX_OVF_INT_ENA</code> reader - ","Field <code>HOST_SLC1_TX_OVF_INT_ENA</code> writer - ","Field <code>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA</code> reader - ","Field <code>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA</code> writer - ","Register <code>HOST_SLC1HOST_INT_ENA</code> reader","Register <code>HOST_SLC1HOST_INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 25","Bit 25","Bit 19","Bit 19","Bit 20","Bit 20","Bit 21","Bit 21","Bit 22","Bit 22","Bit 24","Bit 24","Bit 18","Bit 18","Bit 16","Bit 16","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Bit 10","Bit 10","Bit 8","Bit 8","Bit 11","Bit 11","Bit 9","Bit 9","Bit 17","Bit 17","Bit 23","Bit 23","Bit 13","Bit 13","Bit 12","Bit 12","Bit 14","Bit 14","Bit 15","Bit 15","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>HOST_SLC1HOST_RX_EOF_INT_ENA1</code> reader - ","Field <code>HOST_SLC1HOST_RX_EOF_INT_ENA1</code> writer - ","Field <code>HOST_SLC1HOST_RX_SOF_INT_ENA1</code> reader - ","Field <code>HOST_SLC1HOST_RX_SOF_INT_ENA1</code> writer - ","Field <code>HOST_SLC1HOST_RX_START_INT_ENA1</code> reader - ","Field <code>HOST_SLC1HOST_RX_START_INT_ENA1</code> writer - ","Field <code>HOST_SLC1HOST_TX_START_INT_ENA1</code> reader - ","Field <code>HOST_SLC1HOST_TX_START_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_EXT_BIT0_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_EXT_BIT0_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_EXT_BIT1_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_EXT_BIT1_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_EXT_BIT2_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_EXT_BIT2_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_EXT_BIT3_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_EXT_BIT3_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_HOST_RD_RETRY_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_HOST_RD_RETRY_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_RX_PF_VALID_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_RX_PF_VALID_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_RX_UDF_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_RX_UDF_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT0_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT0_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT1_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT1_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT2_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT2_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT3_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT3_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT4_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT4_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT5_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT5_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT6_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT6_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOHOST_BIT7_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT7_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOKEN0_0TO1_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOKEN0_0TO1_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOKEN0_1TO0_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOKEN0_1TO0_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOKEN1_0TO1_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOKEN1_0TO1_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TOKEN1_1TO0_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TOKEN1_1TO0_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_TX_OVF_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_TX_OVF_INT_ENA1</code> writer - ","Field <code>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1</code> reader - ","Field <code>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1</code> writer - ","Register <code>HOST_SLC1HOST_INT_ENA1</code> reader","Register <code>HOST_SLC1HOST_INT_ENA1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 25","Bit 25","Bit 19","Bit 19","Bit 20","Bit 20","Bit 21","Bit 21","Bit 22","Bit 22","Bit 24","Bit 24","Bit 18","Bit 18","Bit 16","Bit 16","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Bit 4","Bit 4","Bit 5","Bit 5","Bit 6","Bit 6","Bit 7","Bit 7","Bit 10","Bit 10","Bit 8","Bit 8","Bit 11","Bit 11","Bit 9","Bit 9","Bit 17","Bit 17","Bit 23","Bit 23","Bit 13","Bit 13","Bit 12","Bit 12","Bit 14","Bit 14","Bit 15","Bit 15","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slc1host_int_raw::R</code>…","Field <code>HOST_SLC1HOST_RX_EOF_INT_RAW</code> reader - ","Field <code>HOST_SLC1HOST_RX_SOF_INT_RAW</code> reader - ","Field <code>HOST_SLC1HOST_RX_START_INT_RAW</code> reader - ","Field <code>HOST_SLC1HOST_TX_START_INT_RAW</code> reader - ","Field <code>HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW</code> reader - ","Field <code>HOST_SLC1_EXT_BIT0_INT_RAW</code> reader - ","Field <code>HOST_SLC1_EXT_BIT1_INT_RAW</code> reader - ","Field <code>HOST_SLC1_EXT_BIT2_INT_RAW</code> reader - ","Field <code>HOST_SLC1_EXT_BIT3_INT_RAW</code> reader - ","Field <code>HOST_SLC1_HOST_RD_RETRY_INT_RAW</code> reader - ","Field <code>HOST_SLC1_RX_PF_VALID_INT_RAW</code> reader - ","Field <code>HOST_SLC1_RX_UDF_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT0_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT1_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT2_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT3_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT4_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT5_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT6_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT7_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOKEN0_0TO1_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOKEN0_1TO0_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOKEN1_0TO1_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TOKEN1_1TO0_INT_RAW</code> reader - ","Field <code>HOST_SLC1_TX_OVF_INT_RAW</code> reader - ","Field <code>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW</code> reader - ","Register <code>HOST_SLC1HOST_INT_RAW</code> reader","","","Returns the argument unchanged.","Bit 25","Bit 19","Bit 20","Bit 21","Bit 22","Bit 24","Bit 18","Bit 16","Bit 0","Bit 1","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Bit 10","Bit 8","Bit 11","Bit 9","Bit 17","Bit 23","Bit 13","Bit 12","Bit 14","Bit 15","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slc1host_int_st::R</code>…","Field <code>HOST_SLC1HOST_RX_EOF_INT_ST</code> reader - ","Field <code>HOST_SLC1HOST_RX_SOF_INT_ST</code> reader - ","Field <code>HOST_SLC1HOST_RX_START_INT_ST</code> reader - ","Field <code>HOST_SLC1HOST_TX_START_INT_ST</code> reader - ","Field <code>HOST_SLC1_BT_RX_NEW_PACKET_INT_ST</code> reader - ","Field <code>HOST_SLC1_EXT_BIT0_INT_ST</code> reader - ","Field <code>HOST_SLC1_EXT_BIT1_INT_ST</code> reader - ","Field <code>HOST_SLC1_EXT_BIT2_INT_ST</code> reader - ","Field <code>HOST_SLC1_EXT_BIT3_INT_ST</code> reader - ","Field <code>HOST_SLC1_HOST_RD_RETRY_INT_ST</code> reader - ","Field <code>HOST_SLC1_RX_PF_VALID_INT_ST</code> reader - ","Field <code>HOST_SLC1_RX_UDF_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT0_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT1_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT2_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT3_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT4_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT5_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT6_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOHOST_BIT7_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOKEN0_0TO1_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOKEN0_1TO0_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOKEN1_0TO1_INT_ST</code> reader - ","Field <code>HOST_SLC1_TOKEN1_1TO0_INT_ST</code> reader - ","Field <code>HOST_SLC1_TX_OVF_INT_ST</code> reader - ","Field <code>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST</code> reader - ","Register <code>HOST_SLC1HOST_INT_ST</code> reader","","","Returns the argument unchanged.","Bit 25","Bit 19","Bit 20","Bit 21","Bit 22","Bit 24","Bit 18","Bit 16","Bit 0","Bit 1","Bit 2","Bit 3","Bit 4","Bit 5","Bit 6","Bit 7","Bit 10","Bit 8","Bit 11","Bit 9","Bit 17","Bit 23","Bit 13","Bit 12","Bit 14","Bit 15","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLC1HOST_RX_INFOR</code> reader - ","You can <code>read</code> this register and get …","Field <code>HOST_SLC1HOST_RX_INFOR</code> writer - ","Register <code>HOST_SLC1HOST_RX_INFOR</code> reader","Register <code>HOST_SLC1HOST_RX_INFOR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19","Bits 0:19","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_HOSTSLC1_TOKEN1</code> reader - ","You can <code>read</code> this register and get …","Field <code>HOST_SLC1_RX_PF_EOF</code> reader - ","Field <code>HOST_SLC1_RX_PF_VALID</code> reader - ","Field <code>HOST_SLC1_TOKEN0</code> reader - ","Register <code>HOST_SLC1HOST_TOKEN_RDATA</code> reader","","","Returns the argument unchanged.","Bits 16:27","Bits 28:31","Bit 12","Bits 0:11","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLC1HOST_TOKEN0_WD</code> reader - ","Field <code>HOST_SLC1HOST_TOKEN0_WD</code> writer - ","Field <code>HOST_SLC1HOST_TOKEN1_WD</code> reader - ","Field <code>HOST_SLC1HOST_TOKEN1_WD</code> writer - ","You can <code>read</code> this register and get …","Register <code>HOST_SLC1HOST_TOKEN_WDATA</code> reader","Register <code>HOST_SLC1HOST_TOKEN_WDATA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:11","Bits 0:11","Bits 16:27","Bits 16:27","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLC_APBWIN_ADDR</code> reader - ","Field <code>HOST_SLC_APBWIN_ADDR</code> writer - ","You can <code>read</code> this register and get <code>host_slc_apbwin_conf::R</code>…","Field <code>HOST_SLC_APBWIN_START</code> reader - ","Field <code>HOST_SLC_APBWIN_START</code> writer - ","Field <code>HOST_SLC_APBWIN_WR</code> reader - ","Field <code>HOST_SLC_APBWIN_WR</code> writer - ","Register <code>HOST_SLC_APBWIN_CONF</code> reader","Register <code>HOST_SLC_APBWIN_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:27","Bits 0:27","Bit 29","Bit 29","Bit 28","Bit 28","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLC_APBWIN_RDATA</code> reader - ","You can <code>read</code> this register and get <code>host_slc_apbwin_rdata::R</code>…","Register <code>HOST_SLC_APBWIN_RDATA</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLC_APBWIN_WDATA</code> reader - ","You can <code>read</code> this register and get <code>host_slc_apbwin_wdata::R</code>…","Field <code>HOST_SLC_APBWIN_WDATA</code> writer - ","Register <code>HOST_SLC_APBWIN_WDATA</code> reader","Register <code>HOST_SLC_APBWIN_WDATA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CHECK_SUM0</code> reader - ","You can <code>read</code> this register and get …","Register <code>HOST_SLCHOST_CHECK_SUM0</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CHECK_SUM1</code> reader - ","You can <code>read</code> this register and get …","Register <code>HOST_SLCHOST_CHECK_SUM1</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_FRC_NEG_SAMP</code> reader - ","Field <code>HOST_FRC_NEG_SAMP</code> writer - ","Field <code>HOST_FRC_POS_SAMP</code> reader - ","Field <code>HOST_FRC_POS_SAMP</code> writer - ","Field <code>HOST_FRC_QUICK_IN</code> reader - ","Field <code>HOST_FRC_QUICK_IN</code> writer - ","Field <code>HOST_FRC_SDIO11</code> reader - ","Field <code>HOST_FRC_SDIO11</code> writer - ","Field <code>HOST_FRC_SDIO20</code> reader - ","Field <code>HOST_FRC_SDIO20</code> writer - ","Field <code>HOST_HSPEED_CON_EN</code> reader - ","Field <code>HOST_HSPEED_CON_EN</code> writer - ","Field <code>HOST_SDIO20_INT_DELAY</code> reader - ","Field <code>HOST_SDIO20_INT_DELAY</code> writer - ","Field <code>HOST_SDIO_PAD_PULLUP</code> reader - ","Field <code>HOST_SDIO_PAD_PULLUP</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf::R</code>.  …","Register <code>HOST_SLCHOST_CONF</code> reader","Register <code>HOST_SLCHOST_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 10:14","Bits 10:14","Bits 15:19","Bits 15:19","Bits 20:24","Bits 20:24","Bits 0:4","Bits 0:4","Bits 5:9","Bits 5:9","Bit 27","Bit 27","Bit 25","Bit 25","Bit 26","Bit 26","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF0</code> reader - ","Field <code>HOST_SLCHOST_CONF0</code> writer - ","Field <code>HOST_SLCHOST_CONF1</code> reader - ","Field <code>HOST_SLCHOST_CONF1</code> writer - ","Field <code>HOST_SLCHOST_CONF2</code> reader - ","Field <code>HOST_SLCHOST_CONF2</code> writer - ","Field <code>HOST_SLCHOST_CONF3</code> reader - ","Field <code>HOST_SLCHOST_CONF3</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w0::R</code>…","Register <code>HOST_SLCHOST_CONF_W0</code> reader","Register <code>HOST_SLCHOST_CONF_W0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF4</code> reader - ","Field <code>HOST_SLCHOST_CONF4</code> writer - ","Field <code>HOST_SLCHOST_CONF5</code> reader - ","Field <code>HOST_SLCHOST_CONF5</code> writer - ","Field <code>HOST_SLCHOST_CONF6</code> reader - ","Field <code>HOST_SLCHOST_CONF6</code> writer - ","Field <code>HOST_SLCHOST_CONF7</code> reader - ","Field <code>HOST_SLCHOST_CONF7</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w1::R</code>…","Register <code>HOST_SLCHOST_CONF_W1</code> reader","Register <code>HOST_SLCHOST_CONF_W1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF40</code> reader - ","Field <code>HOST_SLCHOST_CONF40</code> writer - ","Field <code>HOST_SLCHOST_CONF41</code> reader - ","Field <code>HOST_SLCHOST_CONF41</code> writer - ","Field <code>HOST_SLCHOST_CONF42</code> reader - ","Field <code>HOST_SLCHOST_CONF42</code> writer - ","Field <code>HOST_SLCHOST_CONF43</code> reader - ","Field <code>HOST_SLCHOST_CONF43</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w10::R</code>…","Register <code>HOST_SLCHOST_CONF_W10</code> reader","Register <code>HOST_SLCHOST_CONF_W10</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF44</code> reader - ","Field <code>HOST_SLCHOST_CONF44</code> writer - ","Field <code>HOST_SLCHOST_CONF45</code> reader - ","Field <code>HOST_SLCHOST_CONF45</code> writer - ","Field <code>HOST_SLCHOST_CONF46</code> reader - ","Field <code>HOST_SLCHOST_CONF46</code> writer - ","Field <code>HOST_SLCHOST_CONF47</code> reader - ","Field <code>HOST_SLCHOST_CONF47</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w11::R</code>…","Register <code>HOST_SLCHOST_CONF_W11</code> reader","Register <code>HOST_SLCHOST_CONF_W11</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF48</code> reader - ","Field <code>HOST_SLCHOST_CONF48</code> writer - ","Field <code>HOST_SLCHOST_CONF49</code> reader - ","Field <code>HOST_SLCHOST_CONF49</code> writer - ","Field <code>HOST_SLCHOST_CONF50</code> reader - ","Field <code>HOST_SLCHOST_CONF50</code> writer - ","Field <code>HOST_SLCHOST_CONF51</code> reader - ","Field <code>HOST_SLCHOST_CONF51</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w12::R</code>…","Register <code>HOST_SLCHOST_CONF_W12</code> reader","Register <code>HOST_SLCHOST_CONF_W12</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF52</code> reader - ","Field <code>HOST_SLCHOST_CONF52</code> writer - ","Field <code>HOST_SLCHOST_CONF53</code> reader - ","Field <code>HOST_SLCHOST_CONF53</code> writer - ","Field <code>HOST_SLCHOST_CONF54</code> reader - ","Field <code>HOST_SLCHOST_CONF54</code> writer - ","Field <code>HOST_SLCHOST_CONF55</code> reader - ","Field <code>HOST_SLCHOST_CONF55</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w13::R</code>…","Register <code>HOST_SLCHOST_CONF_W13</code> reader","Register <code>HOST_SLCHOST_CONF_W13</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF56</code> reader - ","Field <code>HOST_SLCHOST_CONF56</code> writer - ","Field <code>HOST_SLCHOST_CONF57</code> reader - ","Field <code>HOST_SLCHOST_CONF57</code> writer - ","Field <code>HOST_SLCHOST_CONF58</code> reader - ","Field <code>HOST_SLCHOST_CONF58</code> writer - ","Field <code>HOST_SLCHOST_CONF59</code> reader - ","Field <code>HOST_SLCHOST_CONF59</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w14::R</code>…","Register <code>HOST_SLCHOST_CONF_W14</code> reader","Register <code>HOST_SLCHOST_CONF_W14</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF60</code> reader - ","Field <code>HOST_SLCHOST_CONF60</code> writer - ","Field <code>HOST_SLCHOST_CONF61</code> reader - ","Field <code>HOST_SLCHOST_CONF61</code> writer - ","Field <code>HOST_SLCHOST_CONF62</code> reader - ","Field <code>HOST_SLCHOST_CONF62</code> writer - ","Field <code>HOST_SLCHOST_CONF63</code> reader - ","Field <code>HOST_SLCHOST_CONF63</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w15::R</code>…","Register <code>HOST_SLCHOST_CONF_W15</code> reader","Register <code>HOST_SLCHOST_CONF_W15</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF10</code> reader - ","Field <code>HOST_SLCHOST_CONF10</code> writer - ","Field <code>HOST_SLCHOST_CONF11</code> reader - ","Field <code>HOST_SLCHOST_CONF11</code> writer - ","Field <code>HOST_SLCHOST_CONF8</code> reader - ","Field <code>HOST_SLCHOST_CONF8</code> writer - ","Field <code>HOST_SLCHOST_CONF9</code> reader - ","Field <code>HOST_SLCHOST_CONF9</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w2::R</code>…","Register <code>HOST_SLCHOST_CONF_W2</code> reader","Register <code>HOST_SLCHOST_CONF_W2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF12</code> reader - ","Field <code>HOST_SLCHOST_CONF12</code> writer - ","Field <code>HOST_SLCHOST_CONF13</code> reader - ","Field <code>HOST_SLCHOST_CONF13</code> writer - ","Field <code>HOST_SLCHOST_CONF14</code> reader - ","Field <code>HOST_SLCHOST_CONF14</code> writer - ","Field <code>HOST_SLCHOST_CONF15</code> reader - ","Field <code>HOST_SLCHOST_CONF15</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w3::R</code>…","Register <code>HOST_SLCHOST_CONF_W3</code> reader","Register <code>HOST_SLCHOST_CONF_W3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF16</code> reader - SLC timeout value","Field <code>HOST_SLCHOST_CONF16</code> writer - SLC timeout value","Field <code>HOST_SLCHOST_CONF17</code> reader - SLC timeout enable","Field <code>HOST_SLCHOST_CONF17</code> writer - SLC timeout enable","Field <code>HOST_SLCHOST_CONF18</code> reader - ","Field <code>HOST_SLCHOST_CONF18</code> writer - ","Field <code>HOST_SLCHOST_CONF19</code> reader - Interrupt to target CPU","Field <code>HOST_SLCHOST_CONF19</code> writer - Interrupt to target CPU","You can <code>read</code> this register and get <code>host_slchost_conf_w4::R</code>…","Register <code>HOST_SLCHOST_CONF_W4</code> reader","Register <code>HOST_SLCHOST_CONF_W4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7 - SLC timeout value","Bits 0:7 - SLC timeout value","Bits 8:15 - SLC timeout enable","Bits 8:15 - SLC timeout enable","Bits 16:23","Bits 16:23","Bits 24:31 - Interrupt to target CPU","Bits 24:31 - Interrupt to target CPU","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF20</code> reader - ","Field <code>HOST_SLCHOST_CONF20</code> writer - ","Field <code>HOST_SLCHOST_CONF21</code> reader - ","Field <code>HOST_SLCHOST_CONF21</code> writer - ","Field <code>HOST_SLCHOST_CONF22</code> reader - ","Field <code>HOST_SLCHOST_CONF22</code> writer - ","Field <code>HOST_SLCHOST_CONF23</code> reader - ","Field <code>HOST_SLCHOST_CONF23</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w5::R</code>…","Register <code>HOST_SLCHOST_CONF_W5</code> reader","Register <code>HOST_SLCHOST_CONF_W5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF24</code> reader - ","Field <code>HOST_SLCHOST_CONF24</code> writer - ","Field <code>HOST_SLCHOST_CONF25</code> reader - ","Field <code>HOST_SLCHOST_CONF25</code> writer - ","Field <code>HOST_SLCHOST_CONF26</code> reader - ","Field <code>HOST_SLCHOST_CONF26</code> writer - ","Field <code>HOST_SLCHOST_CONF27</code> reader - ","Field <code>HOST_SLCHOST_CONF27</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w6::R</code>…","Register <code>HOST_SLCHOST_CONF_W6</code> reader","Register <code>HOST_SLCHOST_CONF_W6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF28</code> reader - ","Field <code>HOST_SLCHOST_CONF28</code> writer - ","Field <code>HOST_SLCHOST_CONF29</code> reader - ","Field <code>HOST_SLCHOST_CONF29</code> writer - ","Field <code>HOST_SLCHOST_CONF30</code> reader - ","Field <code>HOST_SLCHOST_CONF30</code> writer - ","Field <code>HOST_SLCHOST_CONF31</code> reader - ","Field <code>HOST_SLCHOST_CONF31</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w7::R</code>…","Register <code>HOST_SLCHOST_CONF_W7</code> reader","Register <code>HOST_SLCHOST_CONF_W7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF32</code> reader - ","Field <code>HOST_SLCHOST_CONF32</code> writer - ","Field <code>HOST_SLCHOST_CONF33</code> reader - ","Field <code>HOST_SLCHOST_CONF33</code> writer - ","Field <code>HOST_SLCHOST_CONF34</code> reader - ","Field <code>HOST_SLCHOST_CONF34</code> writer - ","Field <code>HOST_SLCHOST_CONF35</code> reader - ","Field <code>HOST_SLCHOST_CONF35</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w8::R</code>…","Register <code>HOST_SLCHOST_CONF_W8</code> reader","Register <code>HOST_SLCHOST_CONF_W8</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_CONF36</code> reader - ","Field <code>HOST_SLCHOST_CONF36</code> writer - ","Field <code>HOST_SLCHOST_CONF37</code> reader - ","Field <code>HOST_SLCHOST_CONF37</code> writer - ","Field <code>HOST_SLCHOST_CONF38</code> reader - ","Field <code>HOST_SLCHOST_CONF38</code> writer - ","Field <code>HOST_SLCHOST_CONF39</code> reader - ","Field <code>HOST_SLCHOST_CONF39</code> writer - ","You can <code>read</code> this register and get <code>host_slchost_conf_w9::R</code>…","Register <code>HOST_SLCHOST_CONF_W9</code> reader","Register <code>HOST_SLCHOST_CONF_W9</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7","Bits 0:7","Bits 8:15","Bits 8:15","Bits 16:23","Bits 16:23","Bits 24:31","Bits 24:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slchost_func2_0::R</code>…","Field <code>HOST_SLC_FUNC2_INT</code> reader - ","Field <code>HOST_SLC_FUNC2_INT</code> writer - ","Register <code>HOST_SLCHOST_FUNC2_0</code> reader","Register <code>HOST_SLCHOST_FUNC2_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 24","Bit 24","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slchost_func2_1::R</code>…","Field <code>HOST_SLC_FUNC2_INT_EN</code> reader - ","Field <code>HOST_SLC_FUNC2_INT_EN</code> writer - ","Register <code>HOST_SLCHOST_FUNC2_1</code> reader","Register <code>HOST_SLCHOST_FUNC2_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slchost_func2_2::R</code>…","Field <code>HOST_SLC_FUNC1_MDSTAT</code> reader - ","Field <code>HOST_SLC_FUNC1_MDSTAT</code> writer - ","Register <code>HOST_SLCHOST_FUNC2_2</code> reader","Register <code>HOST_SLCHOST_FUNC2_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0","Bit 0","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_GPIO_SDIO_IN0</code> reader - ","You can <code>read</code> this register and get <code>host_slchost_gpio_in0::R</code>…","Register <code>HOST_SLCHOST_GPIO_IN0</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_GPIO_SDIO_IN1</code> reader - ","You can <code>read</code> this register and get <code>host_slchost_gpio_in1::R</code>…","Register <code>HOST_SLCHOST_GPIO_IN1</code> reader","","","Returns the argument unchanged.","Bits 0:7","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_GPIO_SDIO_INT0</code> reader - ","You can <code>read</code> this register and get …","Register <code>HOST_SLCHOST_GPIO_STATUS0</code> reader","","","Returns the argument unchanged.","Bits 0:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_GPIO_SDIO_INT1</code> reader - ","You can <code>read</code> this register and get …","Register <code>HOST_SLCHOST_GPIO_STATUS1</code> reader","","","Returns the argument unchanged.","Bits 0:7","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SDIO20_MODE</code> reader - ","Field <code>HOST_SDIO_NEG_SAMP</code> reader - ","Field <code>HOST_SDIO_QUICK_IN</code> reader - ","You can <code>read</code> this register and get <code>host_slchost_inf_st::R</code>. …","Register <code>HOST_SLCHOST_INF_ST</code> reader","","","Returns the argument unchanged.","Bits 0:4","Bits 5:9","Bits 10:14","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_HOSTSLC0_LEN_CHECK</code> reader - ","Field <code>HOST_HOSTSLC0_LEN</code> reader - ","You can <code>read</code> this register and get <code>host_slchost_pkt_len::R</code>…","Register <code>HOST_SLCHOST_PKT_LEN</code> reader","","","Returns the argument unchanged.","Bits 0:19","Bits 20:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_HOSTSLC0_LEN0</code> reader - ","You can <code>read</code> this register and get <code>host_slchost_pkt_len0::R</code>…","Register <code>HOST_SLCHOST_PKT_LEN0</code> reader","","","Returns the argument unchanged.","Bits 0:19","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_HOSTSLC0_LEN1</code> reader - ","You can <code>read</code> this register and get <code>host_slchost_pkt_len1::R</code>…","Register <code>HOST_SLCHOST_PKT_LEN1</code> reader","","","Returns the argument unchanged.","Bits 0:19","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_HOSTSLC0_LEN2</code> reader - ","You can <code>read</code> this register and get <code>host_slchost_pkt_len2::R</code>…","Register <code>HOST_SLCHOST_PKT_LEN2</code> reader","","","Returns the argument unchanged.","Bits 0:19","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slchost_rdclr0::R</code>. …","Field <code>HOST_SLCHOST_SLC0_BIT6_CLRADDR</code> reader - ","Field <code>HOST_SLCHOST_SLC0_BIT6_CLRADDR</code> writer - ","Field <code>HOST_SLCHOST_SLC0_BIT7_CLRADDR</code> reader - ","Field <code>HOST_SLCHOST_SLC0_BIT7_CLRADDR</code> writer - ","Register <code>HOST_SLCHOST_RDCLR0</code> reader","Register <code>HOST_SLCHOST_RDCLR0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 9:17","Bits 9:17","Bits 0:8","Bits 0:8","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slchost_rdclr1::R</code>. …","Field <code>HOST_SLCHOST_SLC1_BIT6_CLRADDR</code> reader - ","Field <code>HOST_SLCHOST_SLC1_BIT6_CLRADDR</code> writer - ","Field <code>HOST_SLCHOST_SLC1_BIT7_CLRADDR</code> reader - ","Field <code>HOST_SLCHOST_SLC1_BIT7_CLRADDR</code> writer - ","Register <code>HOST_SLCHOST_RDCLR1</code> reader","Register <code>HOST_SLCHOST_RDCLR1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 9:17","Bits 9:17","Bits 0:8","Bits 0:8","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_STATE0</code> reader - ","Field <code>HOST_SLCHOST_STATE1</code> reader - ","Field <code>HOST_SLCHOST_STATE2</code> reader - ","Field <code>HOST_SLCHOST_STATE3</code> reader - ","You can <code>read</code> this register and get <code>host_slchost_state_w0::R</code>…","Register <code>HOST_SLCHOST_STATE_W0</code> reader","","","Returns the argument unchanged.","Bits 0:7","Bits 8:15","Bits 16:23","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLCHOST_STATE4</code> reader - ","Field <code>HOST_SLCHOST_STATE5</code> reader - ","Field <code>HOST_SLCHOST_STATE6</code> reader - ","Field <code>HOST_SLCHOST_STATE7</code> reader - ","You can <code>read</code> this register and get <code>host_slchost_state_w1::R</code>…","Register <code>HOST_SLCHOST_STATE_W1</code> reader","","","Returns the argument unchanged.","Bits 0:7","Bits 8:15","Bits 16:23","Bits 24:31","Calls <code>U::from(self)</code>.","","","","Field <code>HOST_SLC0HOST_LEN_WR</code> writer - ","Field <code>HOST_SLC0HOST_TOKEN0_DEC</code> writer - ","Field <code>HOST_SLC0HOST_TOKEN0_WR</code> writer - ","Field <code>HOST_SLC0HOST_TOKEN1_DEC</code> writer - ","Field <code>HOST_SLC0HOST_TOKEN1_WR</code> writer - ","Field <code>HOST_SLC1HOST_TOKEN0_DEC</code> writer - ","Field <code>HOST_SLC1HOST_TOKEN0_WR</code> writer - ","Field <code>HOST_SLC1HOST_TOKEN1_DEC</code> writer - ","Field <code>HOST_SLC1HOST_TOKEN1_WR</code> writer - ","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Register <code>HOST_SLCHOST_TOKEN_CON</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 8","Bit 0","Bit 2","Bit 1","Bit 3","Bit 4","Bit 6","Bit 5","Bit 7","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slchost_win_cmd::R</code>…","Register <code>HOST_SLCHOST_WIN_CMD</code> reader","Register <code>HOST_SLCHOST_WIN_CMD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slchostdate::R</code>.  …","Field <code>HOST_SLCHOST_DATE</code> reader - ","Field <code>HOST_SLCHOST_DATE</code> writer - ","Register <code>HOST_SLCHOSTDATE</code> reader","Register <code>HOST_SLCHOSTDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>host_slchostid::R</code>.  You …","Field <code>HOST_SLCHOST_ID</code> reader - ","Field <code>HOST_SLCHOST_ID</code> writer - ","Register <code>HOST_SLCHOSTID</code> reader","Register <code>HOST_SLCHOSTID</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","ADDR (rw) register accessor: ","CACHE_FCTRL (rw) register accessor: ","CACHE_SCTRL (rw) register accessor: ","CLOCK (rw) register accessor: ","CMD (rw) register accessor: ","CTRL (rw) register accessor: ","CTRL1 (rw) register accessor: ","CTRL2 (rw) register accessor: ","DATE (r) register accessor: ","DMA_CONF (rw) register accessor: ","DMA_INT_CLR (rw) register accessor: ","DMA_INT_ENA (rw) register accessor: ","DMA_INT_RAW (r) register accessor: ","DMA_INT_ST (r) register accessor: ","DMA_IN_LINK (rw) register accessor: ","DMA_OUT_LINK (rw) register accessor: ","DMA_RSTATUS (r) register accessor: ","DMA_STATUS (r) register accessor: ","DMA_TSTATUS (r) register accessor: ","EXT0 (rw) register accessor: ","EXT1 (rw) register accessor: ","EXT2 (r) register accessor: ","EXT3 (rw) register accessor: ","INLINK_DSCR (r) register accessor: ","INLINK_DSCR_BF0 (r) register accessor: ","INLINK_DSCR_BF1 (r) register accessor: ","IN_ERR_EOF_DES_ADDR (r) register accessor: ","IN_SUC_EOF_DES_ADDR (r) register accessor: ","MISO_DLEN (rw) register accessor: ","MOSI_DLEN (rw) register accessor: ","OUTLINK_DSCR (r) register accessor: ","OUTLINK_DSCR_BF0 (r) register accessor: ","OUTLINK_DSCR_BF1 (r) register accessor: ","OUT_EOF_BFR_DES_ADDR (r) register accessor: ","OUT_EOF_DES_ADDR (r) register accessor: ","PIN (rw) register accessor: ","RD_STATUS (rw) register accessor: ","Register block","SLAVE (rw) register accessor: ","SLAVE1 (rw) register accessor: ","SLAVE2 (rw) register accessor: ","SLAVE3 (rw) register accessor: ","SLV_RDBUF_DLEN (rw) register accessor: ","SLV_RD_BIT (rw) register accessor: ","SLV_WRBUF_DLEN (rw) register accessor: ","SLV_WR_STATUS (rw) register accessor: ","SRAM_CMD (rw) register accessor: ","SRAM_DRD_CMD (rw) register accessor: ","SRAM_DWR_CMD (rw) register accessor: ","TX_CRC (rw) register accessor: ","USER (rw) register accessor: ","USER1 (rw) register accessor: ","USER2 (rw) register accessor: ","W0 (rw) register accessor: ","W1 (rw) register accessor: ","W10 (rw) register accessor: ","W11 (rw) register accessor: ","W12 (rw) register accessor: ","W13 (rw) register accessor: ","W14 (rw) register accessor: ","W15 (rw) register accessor: ","W2 (rw) register accessor: ","W3 (rw) register accessor: ","W4 (rw) register accessor: ","W5 (rw) register accessor: ","W6 (rw) register accessor: ","W7 (rw) register accessor: ","W8 (rw) register accessor: ","W9 (rw) register accessor: ","","0x04 - ","","","","0x50 - ","","0x54 - ","","0x18 - ","","0x00 - ","","0x08 - ","","0x0c - ","","0x14 - ","","0x3fc - ","","0x100 - ","","0x108 - ","","0x11c - ","","0x110 - ","","0x114 - ","","0x118 - ","","0x104 - ","","0x148 - ","","0x10c - ","","0x14c - ","","0xf0 - ","","0xf4 - ","","0xf8 - ","","0xfc - ","Returns the argument unchanged.","","0x120 - ","","0x124 - ","","0x128 - ","","0x12c - ","","0x130 - ","Calls <code>U::from(self)</code>.","","0x2c - ","","0x28 - ","","0x134 - ","","0x138 - ","","0x13c - ","","0x140 - ","","0x144 - ","","0x34 - ","","0x10 - ","","0x38 - ","","0x3c - ","","0x40 - ","","0x44 - ","","0x64 - ","","0x4c - ","","0x30 - ","","0x48 - ","","0x58 - ","","0x5c - ","","0x60 - ","","","","0xc0 - ","","","0x1c - ","","0x20 - ","","0x24 - ","","0x80 - ","","0x84 - ","","0xa8 - ","","0xac - ","","0xb0 - ","","0xb4 - ","","0xb8 - ","","0xbc - ","","0x88 - ","","0x8c - ","","0x90 - ","","0x94 - ","","0x98 - ","","0x9c - ","","0xa0 - ","","0xa4 - ","You can <code>read</code> this register and get <code>addr::R</code>.  You can <code>reset</code>…","Register <code>ADDR</code> reader","Register <code>ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cache_fctrl::R</code>.  You …","Field <code>CACHE_FLASH_PES_EN</code> reader - For SPI0 spi1 send …","Field <code>CACHE_FLASH_PES_EN</code> writer - For SPI0 spi1 send …","Field <code>CACHE_FLASH_USR_CMD</code> reader - For SPI0 cache read …","Field <code>CACHE_FLASH_USR_CMD</code> writer - For SPI0 cache read …","Field <code>CACHE_REQ_EN</code> reader - For SPI0 Cache access enable …","Field <code>CACHE_REQ_EN</code> writer - For SPI0 Cache access enable …","Field <code>CACHE_USR_CMD_4BYTE</code> reader - For SPI0 cache read …","Field <code>CACHE_USR_CMD_4BYTE</code> writer - For SPI0 cache read …","Register <code>CACHE_FCTRL</code> reader","Register <code>CACHE_FCTRL</code> writer","Writes raw bits to the register.","","","Bit 3 - For SPI0 spi1 send suspend command before cache …","Bit 3 - For SPI0 spi1 send suspend command before cache …","Bit 2 - For SPI0 cache read flash for user define command …","Bit 2 - For SPI0 cache read flash for user define command …","Bit 0 - For SPI0 Cache access enable 1: enable 0:disable.","Bit 0 - For SPI0 Cache access enable 1: enable 0:disable.","Bit 1 - For SPI0 cache read flash with 4 bytes command 1: …","Bit 1 - For SPI0 cache read flash with 4 bytes command 1: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cache_sctrl::R</code>.  You …","Field <code>CACHE_SRAM_USR_RCMD</code> reader - For SPI0 In the spi …","Field <code>CACHE_SRAM_USR_RCMD</code> writer - For SPI0 In the spi …","Field <code>CACHE_SRAM_USR_WCMD</code> reader - For SPI0 In the spi …","Field <code>CACHE_SRAM_USR_WCMD</code> writer - For SPI0 In the spi …","Register <code>CACHE_SCTRL</code> reader","Field <code>SRAM_ADDR_BITLEN</code> reader - For SPI0 In the sram mode …","Field <code>SRAM_ADDR_BITLEN</code> writer - For SPI0 In the sram mode …","Field <code>SRAM_BYTES_LEN</code> reader - For SPI0 In the sram mode it …","Field <code>SRAM_BYTES_LEN</code> writer - For SPI0 In the sram mode it …","Field <code>SRAM_DUMMY_CYCLELEN</code> reader - For SPI0 In the sram …","Field <code>SRAM_DUMMY_CYCLELEN</code> writer - For SPI0 In the sram …","Field <code>USR_RD_SRAM_DUMMY</code> reader - For SPI0 In the spi sram …","Field <code>USR_RD_SRAM_DUMMY</code> writer - For SPI0 In the spi sram …","Field <code>USR_SRAM_DIO</code> reader - For SPI0 In the spi sram mode …","Field <code>USR_SRAM_DIO</code> writer - For SPI0 In the spi sram mode …","Field <code>USR_SRAM_QIO</code> reader - For SPI0 In the spi sram mode …","Field <code>USR_SRAM_QIO</code> writer - For SPI0 In the spi sram mode …","Field <code>USR_WR_SRAM_DUMMY</code> reader - For SPI0 In the spi sram …","Field <code>USR_WR_SRAM_DUMMY</code> writer - For SPI0 In the spi sram …","Register <code>CACHE_SCTRL</code> writer","Writes raw bits to the register.","","","Bit 5 - For SPI0 In the spi sram mode cache read sram for …","Bit 5 - For SPI0 In the spi sram mode cache read sram for …","Bit 28 - For SPI0 In the spi sram mode cache write sram …","Bit 28 - For SPI0 In the spi sram mode cache write sram …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 22:27 - For SPI0 In the sram mode it is the length in …","Bits 22:27 - For SPI0 In the sram mode it is the length in …","Bits 6:13 - For SPI0 In the sram mode it is the byte …","Bits 6:13 - For SPI0 In the sram mode it is the byte …","Bits 14:21 - For SPI0 In the sram mode it is the length in …","Bits 14:21 - For SPI0 In the sram mode it is the length in …","","","","Bit 4 - For SPI0 In the spi sram mode it is the enable bit …","Bit 4 - For SPI0 In the spi sram mode it is the enable bit …","Bit 1 - For SPI0 In the spi sram mode spi dual I/O mode …","Bit 1 - For SPI0 In the spi sram mode spi dual I/O mode …","Bit 2 - For SPI0 In the spi sram mode spi quad I/O mode …","Bit 2 - For SPI0 In the spi sram mode spi quad I/O mode …","Bit 3 - For SPI0 In the spi sram mode it is the enable bit …","Bit 3 - For SPI0 In the spi sram mode it is the enable bit …","Field <code>CLKCNT_H</code> reader - In the master mode it must be …","Field <code>CLKCNT_H</code> writer - In the master mode it must be …","Field <code>CLKCNT_L</code> reader - In the master mode it must be …","Field <code>CLKCNT_L</code> writer - In the master mode it must be …","Field <code>CLKCNT_N</code> reader - In the master mode it is the …","Field <code>CLKCNT_N</code> writer - In the master mode it is the …","Field <code>CLKDIV_PRE</code> reader - In the master mode it is …","Field <code>CLKDIV_PRE</code> writer - In the master mode it is …","Field <code>CLK_EQU_SYSCLK</code> reader - In the master mode 1: …","Field <code>CLK_EQU_SYSCLK</code> writer - In the master mode 1: …","You can <code>read</code> this register and get <code>clock::R</code>.  You can <code>reset</code>…","Register <code>CLOCK</code> reader","Register <code>CLOCK</code> writer","Writes raw bits to the register.","","","Bit 31 - In the master mode 1: spi_clk is eqaul to system …","Bit 31 - In the master mode 1: spi_clk is eqaul to system …","Bits 6:11 - In the master mode it must be …","Bits 6:11 - In the master mode it must be …","Bits 0:5 - In the master mode it must be equal to …","Bits 0:5 - In the master mode it must be equal to …","Bits 12:17 - In the master mode it is the divider of …","Bits 12:17 - In the master mode it is the divider of …","Bits 18:30 - In the master mode it is pre-divider of …","Bits 18:30 - In the master mode it is pre-divider of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>cmd::R</code>.  You can <code>reset</code>, …","Field <code>FLASH_BE</code> reader - Block erase enable. A 64KB block …","Field <code>FLASH_BE</code> writer - Block erase enable. A 64KB block …","Field <code>FLASH_CE</code> reader - Chip erase enable. Chip erase …","Field <code>FLASH_CE</code> writer - Chip erase enable. Chip erase …","Field <code>FLASH_DP</code> reader - Drive Flash into power down. An …","Field <code>FLASH_DP</code> writer - Drive Flash into power down. An …","Field <code>FLASH_HPM</code> reader - Drive Flash into high performance …","Field <code>FLASH_HPM</code> writer - Drive Flash into high performance …","Field <code>FLASH_PER</code> reader - program erase resume bit program …","Field <code>FLASH_PER</code> writer - program erase resume bit program …","Field <code>FLASH_PES</code> reader - program erase suspend bit program …","Field <code>FLASH_PES</code> writer - program erase suspend bit program …","Field <code>FLASH_PP</code> reader - Page program enable(1 byte ~256 …","Field <code>FLASH_PP</code> writer - Page program enable(1 byte ~256 …","Field <code>FLASH_RDID</code> reader - Read JEDEC ID . Read ID command …","Field <code>FLASH_RDID</code> writer - Read JEDEC ID . Read ID command …","Field <code>FLASH_RDSR</code> reader - Read status register-1. Read …","Field <code>FLASH_RDSR</code> writer - Read status register-1. Read …","Field <code>FLASH_READ</code> reader - Read flash enable. Read flash …","Field <code>FLASH_READ</code> writer - Read flash enable. Read flash …","Field <code>FLASH_RES</code> reader - This bit combined with …","Field <code>FLASH_RES</code> writer - This bit combined with …","Field <code>FLASH_SE</code> reader - Sector erase enable. A 4KB sector …","Field <code>FLASH_SE</code> writer - Sector erase enable. A 4KB sector …","Field <code>FLASH_WRDI</code> reader - Write flash disable. Write …","Field <code>FLASH_WRDI</code> writer - Write flash disable. Write …","Field <code>FLASH_WREN</code> reader - Write flash enable. Write enable …","Field <code>FLASH_WREN</code> writer - Write flash enable. Write enable …","Field <code>FLASH_WRSR</code> reader - Write status register enable. …","Field <code>FLASH_WRSR</code> writer - Write status register enable. …","Register <code>CMD</code> reader","Field <code>USR</code> reader - User define command enable. An …","Field <code>USR</code> writer - User define command enable. An …","Register <code>CMD</code> writer","Writes raw bits to the register.","","","Bit 23 - Block erase enable. A 64KB block is erased via …","Bit 23 - Block erase enable. A 64KB block is erased via …","Bit 22 - Chip erase enable. Chip erase operation will be …","Bit 22 - Chip erase enable. Chip erase operation will be …","Bit 21 - Drive Flash into power down. An operation will be …","Bit 21 - Drive Flash into power down. An operation will be …","Bit 19 - Drive Flash into high performance mode. The bit …","Bit 19 - Drive Flash into high performance mode. The bit …","Bit 16 - program erase resume bit program erase suspend …","Bit 16 - program erase resume bit program erase suspend …","Bit 17 - program erase suspend bit program erase suspend …","Bit 17 - program erase suspend bit program erase suspend …","Bit 25 - Page program enable(1 byte ~256 bytes data to be …","Bit 25 - Page program enable(1 byte ~256 bytes data to be …","Bit 28 - Read JEDEC ID . Read ID command will be sent when …","Bit 28 - Read JEDEC ID . Read ID command will be sent when …","Bit 27 - Read status register-1. Read status operation …","Bit 27 - Read status register-1. Read status operation …","Bit 31 - Read flash enable. Read flash operation will be …","Bit 31 - Read flash enable. Read flash operation will be …","Bit 20 - This bit combined with reg_resandres bit releases …","Bit 20 - This bit combined with reg_resandres bit releases …","Bit 24 - Sector erase enable. A 4KB sector is erased via …","Bit 24 - Sector erase enable. A 4KB sector is erased via …","Bit 29 - Write flash disable. Write disable command will …","Bit 29 - Write flash disable. Write disable command will …","Bit 30 - Write flash enable. Write enable command will be …","Bit 30 - Write flash enable. Write enable command will be …","Bit 26 - Write status register enable. Write status …","Bit 26 - Write status register enable. Write status …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 18 - User define command enable. An operation will be …","Bit 18 - User define command enable. An operation will be …","You can <code>read</code> this register and get <code>ctrl::R</code>.  You can <code>reset</code>…","Field <code>FASTRD_MODE</code> reader - This bit enable the bits: …","Field <code>FASTRD_MODE</code> writer - This bit enable the bits: …","Field <code>FCS_CRC_EN</code> reader - For SPI1 initialize crc32 module …","Field <code>FCS_CRC_EN</code> writer - For SPI1 initialize crc32 module …","Field <code>FREAD_DIO</code> reader - In the read operations address …","Field <code>FREAD_DIO</code> writer - In the read operations address …","Field <code>FREAD_DUAL</code> reader - In the read operations read-data …","Field <code>FREAD_DUAL</code> writer - In the read operations read-data …","Field <code>FREAD_QIO</code> reader - In the read operations address …","Field <code>FREAD_QIO</code> writer - In the read operations address …","Field <code>FREAD_QUAD</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> writer - In the read operations read-data …","Register <code>CTRL</code> reader","Field <code>RD_BIT_ORDER</code> reader - In read-data (MISO) phase 1: …","Field <code>RD_BIT_ORDER</code> writer - In read-data (MISO) phase 1: …","Field <code>RESANDRES</code> reader - The Device ID is read out to …","Field <code>RESANDRES</code> writer - The Device ID is read out to …","Field <code>TX_CRC_EN</code> reader - For SPI1 enable crc32 when …","Field <code>TX_CRC_EN</code> writer - For SPI1 enable crc32 when …","Register <code>CTRL</code> writer","Field <code>WAIT_FLASH_IDLE_EN</code> reader - wait flash idle when …","Field <code>WAIT_FLASH_IDLE_EN</code> writer - wait flash idle when …","Field <code>WP</code> reader - Write protect signal output when SPI is …","Field <code>WP</code> writer - Write protect signal output when SPI is …","Field <code>WRSR_2B</code> reader - two bytes data will be written to …","Field <code>WRSR_2B</code> writer - two bytes data will be written to …","Field <code>WR_BIT_ORDER</code> reader - In command address write-data …","Field <code>WR_BIT_ORDER</code> writer - In command address write-data …","Writes raw bits to the register.","","","Bit 13 - This bit enable the bits: spi_fread_qio …","Bit 13 - This bit enable the bits: spi_fread_qio …","Bit 10 - For SPI1 initialize crc32 module before writing …","Bit 10 - For SPI1 initialize crc32 module before writing …","Bit 23 - In the read operations address phase and …","Bit 23 - In the read operations address phase and …","Bit 14 - In the read operations read-data phase apply 2 …","Bit 14 - In the read operations read-data phase apply 2 …","Bit 24 - In the read operations address phase and …","Bit 24 - In the read operations address phase and …","Bit 20 - In the read operations read-data phase apply 4 …","Bit 20 - In the read operations read-data phase apply 4 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 25 - In read-data (MISO) phase 1: LSB first 0: MSB …","Bit 25 - In read-data (MISO) phase 1: LSB first 0: MSB …","Bit 15 - The Device ID is read out to SPI_RD_STATUS …","Bit 15 - The Device ID is read out to SPI_RD_STATUS …","","","Bit 11 - For SPI1 enable crc32 when writing encrypted data …","Bit 11 - For SPI1 enable crc32 when writing encrypted data …","","Bit 12 - wait flash idle when program flash or erase …","Bit 12 - wait flash idle when program flash or erase …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 26 - In command address write-data (MOSI) phases 1: …","Bit 26 - In command address write-data (MOSI) phases 1: …","Bit 22 - two bytes data will be written to status register …","Bit 22 - two bytes data will be written to status register …","Field <code>CS_HOLD_DELAY</code> reader - SPI cs signal is delayed by …","Field <code>CS_HOLD_DELAY_RES</code> reader - Delay cycles of resume …","Field <code>CS_HOLD_DELAY_RES</code> writer - Delay cycles of resume …","Field <code>CS_HOLD_DELAY</code> writer - SPI cs signal is delayed by …","You can <code>read</code> this register and get <code>ctrl1::R</code>.  You can <code>reset</code>…","Register <code>CTRL1</code> reader","Register <code>CTRL1</code> writer","Writes raw bits to the register.","","","Bits 28:31 - SPI cs signal is delayed by spi clock cycles","Bits 28:31 - SPI cs signal is delayed by spi clock cycles","Bits 16:27 - Delay cycles of resume Flash when resume …","Bits 16:27 - Delay cycles of resume Flash when resume …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CK_OUT_HIGH_MODE</code> reader - modify spi clock duty …","Field <code>CK_OUT_HIGH_MODE</code> writer - modify spi clock duty …","Field <code>CK_OUT_LOW_MODE</code> reader - modify spi clock duty ratio …","Field <code>CK_OUT_LOW_MODE</code> writer - modify spi clock duty ratio …","Field <code>CS_DELAY_MODE</code> reader - spi_cs signal is delayed by …","Field <code>CS_DELAY_MODE</code> writer - spi_cs signal is delayed by …","Field <code>CS_DELAY_NUM</code> reader - spi_cs signal is delayed by …","Field <code>CS_DELAY_NUM</code> writer - spi_cs signal is delayed by …","You can <code>read</code> this register and get <code>ctrl2::R</code>.  You can <code>reset</code>…","Field <code>HOLD_TIME</code> reader - delay cycles of cs pin by spi …","Field <code>HOLD_TIME</code> writer - delay cycles of cs pin by spi …","Field <code>MISO_DELAY_MODE</code> reader - MISO signals are delayed by …","Field <code>MISO_DELAY_MODE</code> writer - MISO signals are delayed by …","Field <code>MISO_DELAY_NUM</code> reader - MISO signals are delayed by …","Field <code>MISO_DELAY_NUM</code> writer - MISO signals are delayed by …","Field <code>MOSI_DELAY_MODE</code> reader - MOSI signals are delayed by …","Field <code>MOSI_DELAY_MODE</code> writer - MOSI signals are delayed by …","Field <code>MOSI_DELAY_NUM</code> reader - MOSI signals are delayed by …","Field <code>MOSI_DELAY_NUM</code> writer - MOSI signals are delayed by …","Register <code>CTRL2</code> reader","Field <code>SETUP_TIME</code> reader - (cycles-1) of ¡°prepare¡± …","Field <code>SETUP_TIME</code> writer - (cycles-1) of ¡°prepare¡± …","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Bits 12:15 - modify spi clock duty ratio when the value is …","Bits 12:15 - modify spi clock duty ratio when the value is …","Bits 8:11 - modify spi clock duty ratio when the value is …","Bits 8:11 - modify spi clock duty ratio when the value is …","Bits 26:27 - spi_cs signal is delayed by spi_clk . 0: zero …","Bits 26:27 - spi_cs signal is delayed by spi_clk . 0: zero …","Bits 28:31 - spi_cs signal is delayed by system clock …","Bits 28:31 - spi_cs signal is delayed by system clock …","Returns the argument unchanged.","Bits 4:7 - delay cycles of cs pin by spi clock, this bits …","Bits 4:7 - delay cycles of cs pin by spi clock, this bits …","Calls <code>U::from(self)</code>.","Bits 16:17 - MISO signals are delayed by spi_clk. 0: zero …","Bits 16:17 - MISO signals are delayed by spi_clk. 0: zero …","Bits 18:20 - MISO signals are delayed by system clock …","Bits 18:20 - MISO signals are delayed by system clock …","Bits 21:22 - MOSI signals are delayed by spi_clk. 0: zero …","Bits 21:22 - MOSI signals are delayed by spi_clk. 0: zero …","Bits 23:25 - MOSI signals are delayed by system clock …","Bits 23:25 - MOSI signals are delayed by system clock …","Bits 0:3 - (cycles-1) of ¡°prepare¡± phase by spi …","Bits 0:3 - (cycles-1) of ¡°prepare¡± phase by spi …","","","","Field <code>DATE</code> reader - SPI register version.","You can <code>read</code> this register and get <code>date::R</code>.  See API.","Register <code>DATE</code> reader","","","Bits 0:27 - SPI register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AHBM_FIFO_RST</code> reader - reset spi dma ahb master fifo …","Field <code>AHBM_FIFO_RST</code> writer - reset spi dma ahb master fifo …","Field <code>AHBM_RST</code> reader - reset spi dma ahb master.","Field <code>AHBM_RST</code> writer - reset spi dma ahb master.","You can <code>read</code> this register and get <code>dma_conf::R</code>.  You can …","Field <code>DMA_CONTINUE</code> reader - spi dma continue tx/rx data.","Field <code>DMA_CONTINUE</code> writer - spi dma continue tx/rx data.","Field <code>DMA_RX_STOP</code> reader - spi dma read data stop when in …","Field <code>DMA_RX_STOP</code> writer - spi dma read data stop when in …","Field <code>DMA_TX_STOP</code> reader - spi dma write data stop when in …","Field <code>DMA_TX_STOP</code> writer - spi dma write data stop when in …","Field <code>INDSCR_BURST_EN</code> reader - read descriptor use burst …","Field <code>INDSCR_BURST_EN</code> writer - read descriptor use burst …","Field <code>IN_LOOP_TEST</code> reader - Set bit to test in link.","Field <code>IN_LOOP_TEST</code> writer - Set bit to test in link.","Field <code>IN_RST</code> reader - The bit is used to reset in dma fsm …","Field <code>IN_RST</code> writer - The bit is used to reset in dma fsm …","Field <code>OUTDSCR_BURST_EN</code> reader - read descriptor use burst …","Field <code>OUTDSCR_BURST_EN</code> writer - read descriptor use burst …","Field <code>OUT_AUTO_WRBACK</code> reader - when the link is empty jump …","Field <code>OUT_AUTO_WRBACK</code> writer - when the link is empty jump …","Field <code>OUT_DATA_BURST_EN</code> reader - spi dma read data from …","Field <code>OUT_DATA_BURST_EN</code> writer - spi dma read data from …","Field <code>OUT_EOF_MODE</code> reader - out eof flag generation mode . …","Field <code>OUT_EOF_MODE</code> writer - out eof flag generation mode . …","Field <code>OUT_LOOP_TEST</code> reader - Set bit to test out link.","Field <code>OUT_LOOP_TEST</code> writer - Set bit to test out link.","Field <code>OUT_RST</code> reader - The bit is used to reset out dma …","Field <code>OUT_RST</code> writer - The bit is used to reset out dma …","Register <code>DMA_CONF</code> reader","Register <code>DMA_CONF</code> writer","Bit 4 - reset spi dma ahb master fifo pointer.","Bit 4 - reset spi dma ahb master fifo pointer.","Bit 5 - reset spi dma ahb master.","Bit 5 - reset spi dma ahb master.","Writes raw bits to the register.","","","Bit 16 - spi dma continue tx/rx data.","Bit 16 - spi dma continue tx/rx data.","Bit 14 - spi dma read data stop when in continue tx/rx …","Bit 14 - spi dma read data stop when in continue tx/rx …","Bit 15 - spi dma write data stop when in continue tx/rx …","Bit 15 - spi dma write data stop when in continue tx/rx …","Returns the argument unchanged.","Bit 6 - Set bit to test in link.","Bit 6 - Set bit to test in link.","Bit 2 - The bit is used to reset in dma fsm and in data …","Bit 2 - The bit is used to reset in dma fsm and in data …","Bit 11 - read descriptor use burst mode when write data to …","Bit 11 - read descriptor use burst mode when write data to …","Calls <code>U::from(self)</code>.","Bit 8 - when the link is empty jump to next automatically.","Bit 8 - when the link is empty jump to next automatically.","Bit 12 - spi dma read data from memory in burst mode.","Bit 12 - spi dma read data from memory in burst mode.","Bit 9 - out eof flag generation mode . 1: when dma pop all …","Bit 9 - out eof flag generation mode . 1: when dma pop all …","Bit 7 - Set bit to test out link.","Bit 7 - Set bit to test out link.","Bit 3 - The bit is used to reset out dma fsm and out data …","Bit 3 - The bit is used to reset out dma fsm and out data …","Bit 10 - read descriptor use burst mode when read data for …","Bit 10 - read descriptor use burst mode when read data for …","","","","You can <code>read</code> this register and get <code>dma_in_link::R</code>.  You …","Field <code>INLINK_ADDR</code> reader - The address of the first inlink …","Field <code>INLINK_ADDR</code> writer - The address of the first inlink …","Field <code>INLINK_AUTO_RET</code> reader - when the bit is set inlink …","Field <code>INLINK_AUTO_RET</code> writer - when the bit is set inlink …","Field <code>INLINK_RESTART</code> reader - Set the bit to mount on new …","Field <code>INLINK_RESTART</code> writer - Set the bit to mount on new …","Field <code>INLINK_START</code> reader - Set the bit to start to use …","Field <code>INLINK_START</code> writer - Set the bit to start to use …","Field <code>INLINK_STOP</code> reader - Set the bit to stop to use …","Field <code>INLINK_STOP</code> writer - Set the bit to stop to use …","Register <code>DMA_IN_LINK</code> reader","Register <code>DMA_IN_LINK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19 - The address of the first inlink descriptor.","Bits 0:19 - The address of the first inlink descriptor.","Bit 20 - when the bit is set inlink descriptor returns to …","Bit 20 - when the bit is set inlink descriptor returns to …","Bit 30 - Set the bit to mount on new inlink descriptors.","Bit 30 - Set the bit to mount on new inlink descriptors.","Bit 29 - Set the bit to start to use inlink descriptor.","Bit 29 - Set the bit to start to use inlink descriptor.","Bit 28 - Set the bit to stop to use inlink descriptor.","Bit 28 - Set the bit to stop to use inlink descriptor.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dma_int_clr::R</code>.  You …","Field <code>INLINK_DSCR_EMPTY_INT_CLR</code> reader - The clear bit for …","Field <code>INLINK_DSCR_EMPTY_INT_CLR</code> writer - The clear bit for …","Field <code>INLINK_DSCR_ERROR_INT_CLR</code> reader - The clear bit for …","Field <code>INLINK_DSCR_ERROR_INT_CLR</code> writer - The clear bit for …","Field <code>IN_DONE_INT_CLR</code> reader - The clear bit for …","Field <code>IN_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>IN_ERR_EOF_INT_CLR</code> reader - The clear bit for …","Field <code>IN_ERR_EOF_INT_CLR</code> writer - The clear bit for …","Field <code>IN_SUC_EOF_INT_CLR</code> reader - The clear bit for …","Field <code>IN_SUC_EOF_INT_CLR</code> writer - The clear bit for …","Field <code>OUTLINK_DSCR_ERROR_INT_CLR</code> reader - The clear bit …","Field <code>OUTLINK_DSCR_ERROR_INT_CLR</code> writer - The clear bit …","Field <code>OUT_DONE_INT_CLR</code> reader - The clear bit for …","Field <code>OUT_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>OUT_EOF_INT_CLR</code> reader - The clear bit for sending a …","Field <code>OUT_EOF_INT_CLR</code> writer - The clear bit for sending a …","Field <code>OUT_TOTAL_EOF_INT_CLR</code> reader - The clear bit for …","Field <code>OUT_TOTAL_EOF_INT_CLR</code> writer - The clear bit for …","Register <code>DMA_INT_CLR</code> reader","Register <code>DMA_INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - The clear bit for completing usage of a inlink …","Bit 3 - The clear bit for completing usage of a inlink …","Bit 4 - The clear bit for receiving error.","Bit 4 - The clear bit for receiving error.","Bit 5 - The clear bit for completing receiving all the …","Bit 5 - The clear bit for completing receiving all the …","Bit 0 - The clear bit for lack of enough inlink …","Bit 0 - The clear bit for lack of enough inlink …","Bit 2 - The clear bit for inlink descriptor error.","Bit 2 - The clear bit for inlink descriptor error.","Calls <code>U::from(self)</code>.","Bit 6 - The clear bit for completing usage of a outlink …","Bit 6 - The clear bit for completing usage of a outlink …","Bit 7 - The clear bit for sending a packet to host done.","Bit 7 - The clear bit for sending a packet to host done.","Bit 8 - The clear bit for sending all the packets to host …","Bit 8 - The clear bit for sending all the packets to host …","Bit 1 - The clear bit for outlink descriptor error.","Bit 1 - The clear bit for outlink descriptor error.","","","","You can <code>read</code> this register and get <code>dma_int_ena::R</code>.  You …","Field <code>INLINK_DSCR_EMPTY_INT_ENA</code> reader - The enable bit …","Field <code>INLINK_DSCR_EMPTY_INT_ENA</code> writer - The enable bit …","Field <code>INLINK_DSCR_ERROR_INT_ENA</code> reader - The enable bit …","Field <code>INLINK_DSCR_ERROR_INT_ENA</code> writer - The enable bit …","Field <code>IN_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>IN_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>IN_ERR_EOF_INT_ENA</code> reader - The enable bit for …","Field <code>IN_ERR_EOF_INT_ENA</code> writer - The enable bit for …","Field <code>IN_SUC_EOF_INT_ENA</code> reader - The enable bit for …","Field <code>IN_SUC_EOF_INT_ENA</code> writer - The enable bit for …","Field <code>OUTLINK_DSCR_ERROR_INT_ENA</code> reader - The enable bit …","Field <code>OUTLINK_DSCR_ERROR_INT_ENA</code> writer - The enable bit …","Field <code>OUT_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>OUT_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>OUT_EOF_INT_ENA</code> reader - The enable bit for sending …","Field <code>OUT_EOF_INT_ENA</code> writer - The enable bit for sending …","Field <code>OUT_TOTAL_EOF_INT_ENA</code> reader - The enable bit for …","Field <code>OUT_TOTAL_EOF_INT_ENA</code> writer - The enable bit for …","Register <code>DMA_INT_ENA</code> reader","Register <code>DMA_INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - The enable bit for completing usage of a inlink …","Bit 3 - The enable bit for completing usage of a inlink …","Bit 4 - The enable bit for receiving error.","Bit 4 - The enable bit for receiving error.","Bit 5 - The enable bit for completing receiving all the …","Bit 5 - The enable bit for completing receiving all the …","Bit 0 - The enable bit for lack of enough inlink …","Bit 0 - The enable bit for lack of enough inlink …","Bit 2 - The enable bit for inlink descriptor error.","Bit 2 - The enable bit for inlink descriptor error.","Calls <code>U::from(self)</code>.","Bit 6 - The enable bit for completing usage of a outlink …","Bit 6 - The enable bit for completing usage of a outlink …","Bit 7 - The enable bit for sending a packet to host done.","Bit 7 - The enable bit for sending a packet to host done.","Bit 8 - The enable bit for sending all the packets to host …","Bit 8 - The enable bit for sending all the packets to host …","Bit 1 - The enable bit for outlink descriptor error.","Bit 1 - The enable bit for outlink descriptor error.","","","","You can <code>read</code> this register and get <code>dma_int_raw::R</code>.  See API…","Field <code>INLINK_DSCR_EMPTY_INT_RAW</code> reader - The raw bit for …","Field <code>INLINK_DSCR_ERROR_INT_RAW</code> reader - The raw bit for …","Field <code>IN_DONE_INT_RAW</code> reader - The raw bit for completing …","Field <code>IN_ERR_EOF_INT_RAW</code> reader - The raw bit for …","Field <code>IN_SUC_EOF_INT_RAW</code> reader - The raw bit for …","Field <code>OUTLINK_DSCR_ERROR_INT_RAW</code> reader - The raw bit for …","Field <code>OUT_DONE_INT_RAW</code> reader - The raw bit for completing …","Field <code>OUT_EOF_INT_RAW</code> reader - The raw bit for sending a …","Field <code>OUT_TOTAL_EOF_INT_RAW</code> reader - The raw bit for …","Register <code>DMA_INT_RAW</code> reader","","","Returns the argument unchanged.","Bit 3 - The raw bit for completing usage of a inlink …","Bit 4 - The raw bit for receiving error.","Bit 5 - The raw bit for completing receiving all the …","Bit 0 - The raw bit for lack of enough inlink descriptors.","Bit 2 - The raw bit for inlink descriptor error.","Calls <code>U::from(self)</code>.","Bit 6 - The raw bit for completing usage of a outlink …","Bit 7 - The raw bit for sending a packet to host done.","Bit 8 - The raw bit for sending all the packets to host …","Bit 1 - The raw bit for outlink descriptor error.","","","","You can <code>read</code> this register and get <code>dma_int_st::R</code>.  See API.","Field <code>INLINK_DSCR_EMPTY_INT_ST</code> reader - The status bit for …","Field <code>INLINK_DSCR_ERROR_INT_ST</code> reader - The status bit for …","Field <code>IN_DONE_INT_ST</code> reader - The status bit for …","Field <code>IN_ERR_EOF_INT_ST</code> reader - The status bit for …","Field <code>IN_SUC_EOF_INT_ST</code> reader - The status bit for …","Field <code>OUTLINK_DSCR_ERROR_INT_ST</code> reader - The status bit …","Field <code>OUT_DONE_INT_ST</code> reader - The status bit for …","Field <code>OUT_EOF_INT_ST</code> reader - The status bit for sending a …","Field <code>OUT_TOTAL_EOF_INT_ST</code> reader - The status bit for …","Register <code>DMA_INT_ST</code> reader","","","Returns the argument unchanged.","Bit 3 - The status bit for completing usage of a inlink …","Bit 4 - The status bit for receiving error.","Bit 5 - The status bit for completing receiving all the …","Bit 0 - The status bit for lack of enough inlink …","Bit 2 - The status bit for inlink descriptor error.","Calls <code>U::from(self)</code>.","Bit 6 - The status bit for completing usage of a outlink …","Bit 7 - The status bit for sending a packet to host done.","Bit 8 - The status bit for sending all the packets to host …","Bit 1 - The status bit for outlink descriptor error.","","","","You can <code>read</code> this register and get <code>dma_out_link::R</code>.  You …","Field <code>OUTLINK_ADDR</code> reader - The address of the first …","Field <code>OUTLINK_ADDR</code> writer - The address of the first …","Field <code>OUTLINK_RESTART</code> reader - Set the bit to mount on new …","Field <code>OUTLINK_RESTART</code> writer - Set the bit to mount on new …","Field <code>OUTLINK_START</code> reader - Set the bit to start to use …","Field <code>OUTLINK_START</code> writer - Set the bit to start to use …","Field <code>OUTLINK_STOP</code> reader - Set the bit to stop to use …","Field <code>OUTLINK_STOP</code> writer - Set the bit to stop to use …","Register <code>DMA_OUT_LINK</code> reader","Register <code>DMA_OUT_LINK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - The address of the first outlink descriptor.","Bits 0:19 - The address of the first outlink descriptor.","Bit 30 - Set the bit to mount on new outlink descriptors.","Bit 30 - Set the bit to mount on new outlink descriptors.","Bit 29 - Set the bit to start to use outlink descriptor.","Bit 29 - Set the bit to start to use outlink descriptor.","Bit 28 - Set the bit to stop to use outlink descriptor.","Bit 28 - Set the bit to stop to use outlink descriptor.","","","","Field <code>DMA_OUT_STATUS</code> reader - spi dma read data from …","You can <code>read</code> this register and get <code>dma_rstatus::R</code>.  See API…","Register <code>DMA_RSTATUS</code> reader","","","Bits 0:31 - spi dma read data from memory status.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_RX_EN</code> reader - spi dma read data status bit.","You can <code>read</code> this register and get <code>dma_status::R</code>.  See API.","Field <code>DMA_TX_EN</code> reader - spi dma write data status bit.","Register <code>DMA_STATUS</code> reader","","","Bit 0 - spi dma read data status bit.","Bit 1 - spi dma write data status bit.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_IN_STATUS</code> reader - spi dma write data to memory …","You can <code>read</code> this register and get <code>dma_tstatus::R</code>.  See API…","Register <code>DMA_TSTATUS</code> reader","","","Bits 0:31 - spi dma write data to memory status.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>ext0::R</code>.  You can <code>reset</code>…","Register <code>EXT0</code> reader","Field <code>T_PP_ENA</code> reader - page program delay enable.","Field <code>T_PP_ENA</code> writer - page program delay enable.","Field <code>T_PP_SHIFT</code> reader - page program delay time shift .","Field <code>T_PP_SHIFT</code> writer - page program delay time shift .","Field <code>T_PP_TIME</code> reader - page program delay time by system …","Field <code>T_PP_TIME</code> writer - page program delay time by system …","Register <code>EXT0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - page program delay enable.","Bit 31 - page program delay enable.","Bits 16:19 - page program delay time shift .","Bits 16:19 - page program delay time shift .","Bits 0:11 - page program delay time by system clock.","Bits 0:11 - page program delay time by system clock.","","","","You can <code>read</code> this register and get <code>ext1::R</code>.  You can <code>reset</code>…","Register <code>EXT1</code> reader","Field <code>T_ERASE_ENA</code> reader - erase flash delay enable.","Field <code>T_ERASE_ENA</code> writer - erase flash delay enable.","Field <code>T_ERASE_SHIFT</code> reader - erase flash delay time shift.","Field <code>T_ERASE_SHIFT</code> writer - erase flash delay time shift.","Field <code>T_ERASE_TIME</code> reader - erase flash delay time by …","Field <code>T_ERASE_TIME</code> writer - erase flash delay time by …","Register <code>EXT1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - erase flash delay enable.","Bit 31 - erase flash delay enable.","Bits 16:19 - erase flash delay time shift.","Bits 16:19 - erase flash delay time shift.","Bits 0:11 - erase flash delay time by system clock.","Bits 0:11 - erase flash delay time by system clock.","","","","You can <code>read</code> this register and get <code>ext2::R</code>.  See API.","Register <code>EXT2</code> reader","Field <code>ST</code> reader - The status of spi state machine .","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - The status of spi state machine .","","","","You can <code>read</code> this register and get <code>ext3::R</code>.  You can <code>reset</code>…","Field <code>INT_HOLD_ENA</code> reader - This register is for two SPI …","Field <code>INT_HOLD_ENA</code> writer - This register is for two SPI …","Register <code>EXT3</code> reader","Register <code>EXT3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:1 - This register is for two SPI masters to share …","Bits 0:1 - This register is for two SPI masters to share …","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_IN_ERR_EOF_DES_ADDR</code> reader - The inlink …","You can <code>read</code> this register and get <code>in_err_eof_des_addr::R</code>. …","Register <code>IN_ERR_EOF_DES_ADDR</code> reader","","","Bits 0:31 - The inlink descriptor address when spi dma …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_IN_SUC_EOF_DES_ADDR</code> reader - The last inlink …","You can <code>read</code> this register and get <code>in_suc_eof_des_addr::R</code>. …","Register <code>IN_SUC_EOF_DES_ADDR</code> reader","","","Bits 0:31 - The last inlink descriptor address when spi …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_INLINK_DSCR</code> reader - The content of current in …","You can <code>read</code> this register and get <code>inlink_dscr::R</code>.  See API…","Register <code>INLINK_DSCR</code> reader","","","Bits 0:31 - The content of current in descriptor pointer.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_INLINK_DSCR_BF0</code> reader - The content of next in …","You can <code>read</code> this register and get <code>inlink_dscr_bf0::R</code>.  …","Register <code>INLINK_DSCR_BF0</code> reader","","","Bits 0:31 - The content of next in descriptor pointer.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_INLINK_DSCR_BF1</code> reader - The content of current …","You can <code>read</code> this register and get <code>inlink_dscr_bf1::R</code>.  …","Register <code>INLINK_DSCR_BF1</code> reader","","","Bits 0:31 - The content of current in descriptor data …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>miso_dlen::R</code>.  You can …","Register <code>MISO_DLEN</code> reader","Field <code>USR_MISO_DBITLEN</code> reader - The length in bits of …","Field <code>USR_MISO_DBITLEN</code> writer - The length in bits of …","Register <code>MISO_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:23 - The length in bits of read-data. The register …","Bits 0:23 - The length in bits of read-data. The register …","You can <code>read</code> this register and get <code>mosi_dlen::R</code>.  You can …","Register <code>MOSI_DLEN</code> reader","Field <code>USR_MOSI_DBITLEN</code> reader - The length in bits of …","Field <code>USR_MOSI_DBITLEN</code> writer - The length in bits of …","Register <code>MOSI_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:23 - The length in bits of write-data. The register …","Bits 0:23 - The length in bits of write-data. The register …","Field <code>DMA_OUT_EOF_BFR_DES_ADDR</code> reader - The address of …","You can <code>read</code> this register and get <code>out_eof_bfr_des_addr::R</code>…","Register <code>OUT_EOF_BFR_DES_ADDR</code> reader","","","Bits 0:31 - The address of buffer relative to the outlink …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_OUT_EOF_DES_ADDR</code> reader - The last outlink …","You can <code>read</code> this register and get <code>out_eof_des_addr::R</code>.  …","Register <code>OUT_EOF_DES_ADDR</code> reader","","","Bits 0:31 - The last outlink descriptor address when spi …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_OUTLINK_DSCR</code> reader - The content of current out …","You can <code>read</code> this register and get <code>outlink_dscr::R</code>.  See …","Register <code>OUTLINK_DSCR</code> reader","","","Bits 0:31 - The content of current out descriptor pointer.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_OUTLINK_DSCR_BF0</code> reader - The content of next …","You can <code>read</code> this register and get <code>outlink_dscr_bf0::R</code>.  …","Register <code>OUTLINK_DSCR_BF0</code> reader","","","Bits 0:31 - The content of next out descriptor pointer.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_OUTLINK_DSCR_BF1</code> reader - The content of current …","You can <code>read</code> this register and get <code>outlink_dscr_bf1::R</code>.  …","Register <code>OUTLINK_DSCR_BF1</code> reader","","","Bits 0:31 - The content of current out descriptor data …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CK_DIS</code> reader - 1: spi clk out disable 0: spi clk …","Field <code>CK_DIS</code> writer - 1: spi clk out disable 0: spi clk …","Field <code>CK_IDLE_EDGE</code> reader - 1: spi clk line is high when …","Field <code>CK_IDLE_EDGE</code> writer - 1: spi clk line is high when …","Field <code>CS0_DIS</code> reader - SPI CS0 pin enable, 1: disable CS0, …","Field <code>CS0_DIS</code> writer - SPI CS0 pin enable, 1: disable CS0, …","Field <code>CS1_DIS</code> reader - SPI CS1 pin enable, 1: disable CS1, …","Field <code>CS1_DIS</code> writer - SPI CS1 pin enable, 1: disable CS1, …","Field <code>CS2_DIS</code> reader - SPI CS2 pin enable, 1: disable CS2, …","Field <code>CS2_DIS</code> writer - SPI CS2 pin enable, 1: disable CS2, …","Field <code>CS_KEEP_ACTIVE</code> reader - spi cs line keep low when …","Field <code>CS_KEEP_ACTIVE</code> writer - spi cs line keep low when …","Field <code>MASTER_CK_SEL</code> reader - In the master mode spi cs …","Field <code>MASTER_CK_SEL</code> writer - In the master mode spi cs …","Field <code>MASTER_CS_POL</code> reader - In the master mode the bits …","Field <code>MASTER_CS_POL</code> writer - In the master mode the bits …","You can <code>read</code> this register and get <code>pin::R</code>.  You can <code>reset</code>, …","Register <code>PIN</code> reader","Register <code>PIN</code> writer","Writes raw bits to the register.","","","Bit 5 - 1: spi clk out disable 0: spi clk out enable","Bit 5 - 1: spi clk out disable 0: spi clk out enable","Bit 29 - 1: spi clk line is high when idle 0: spi clk line …","Bit 29 - 1: spi clk line is high when idle 0: spi clk line …","Bit 0 - SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 …","Bit 0 - SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 …","Bit 1 - SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 …","Bit 1 - SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 …","Bit 2 - SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 …","Bit 2 - SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 …","Bit 30 - spi cs line keep low when the bit is set.","Bit 30 - spi cs line keep low when the bit is set.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 11:13 - In the master mode spi cs line is enable as …","Bits 11:13 - In the master mode spi cs line is enable as …","Bits 6:8 - In the master mode the bits are the polarity of …","Bits 6:8 - In the master mode the bits are the polarity of …","","","","Register <code>RD_STATUS</code> reader","You can <code>read</code> this register and get <code>rd_status::R</code>.  You can …","Field <code>STATUS_EXT</code> reader - In the slave mode,it is the …","Field <code>STATUS_EXT</code> writer - In the slave mode,it is the …","Field <code>STATUS</code> reader - In the slave mode, it is the status …","Field <code>STATUS</code> writer - In the slave mode, it is the status …","Register <code>RD_STATUS</code> writer","Field <code>WB_MODE</code> reader - Mode bits in the flash fast read …","Field <code>WB_MODE</code> writer - Mode bits in the flash fast read …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - In the slave mode, it is the status for master …","Bits 0:15 - In the slave mode, it is the status for master …","Bits 24:31 - In the slave mode,it is the status for master …","Bits 24:31 - In the slave mode,it is the status for master …","","","","Bits 16:23 - Mode bits in the flash fast read mode, it is …","Bits 16:23 - Mode bits in the flash fast read mode, it is …","Field <code>CS_I_MODE</code> reader - In the slave mode this bits used …","Field <code>CS_I_MODE</code> writer - In the slave mode this bits used …","Field <code>INT_EN</code> reader - Interrupt enable bits for the below …","Field <code>INT_EN</code> writer - Interrupt enable bits for the below …","Field <code>MODE</code> reader - 1: slave mode 0: master mode.","Field <code>MODE</code> writer - 1: slave mode 0: master mode.","Register <code>SLAVE</code> reader","You can <code>read</code> this register and get <code>slave::R</code>.  You can <code>reset</code>…","Field <code>SLV_CMD_DEFINE</code> reader - 1: slave mode commands are …","Field <code>SLV_CMD_DEFINE</code> writer - 1: slave mode commands are …","Field <code>SLV_LAST_COMMAND</code> reader - In the slave mode it is …","Field <code>SLV_LAST_STATE</code> reader - In the slave mode it is the …","Field <code>SLV_RD_BUF_DONE</code> reader - The interrupt raw bit for …","Field <code>SLV_RD_BUF_DONE</code> writer - The interrupt raw bit for …","Field <code>SLV_RD_STA_DONE</code> reader - The interrupt raw bit for …","Field <code>SLV_RD_STA_DONE</code> writer - The interrupt raw bit for …","Field <code>SLV_WR_BUF_DONE</code> reader - The interrupt raw bit for …","Field <code>SLV_WR_BUF_DONE</code> writer - The interrupt raw bit for …","Field <code>SLV_WR_RD_BUF_EN</code> reader - write and read buffer …","Field <code>SLV_WR_RD_BUF_EN</code> writer - write and read buffer …","Field <code>SLV_WR_RD_STA_EN</code> reader - write and read status …","Field <code>SLV_WR_RD_STA_EN</code> writer - write and read status …","Field <code>SLV_WR_STA_DONE</code> reader - The interrupt raw bit for …","Field <code>SLV_WR_STA_DONE</code> writer - The interrupt raw bit for …","Field <code>SYNC_RESET</code> reader - Software reset enable, reset the …","Field <code>SYNC_RESET</code> writer - Software reset enable, reset the …","Field <code>TRANS_CNT</code> reader - The operations counter in both …","Field <code>TRANS_DONE</code> reader - The interrupt raw bit for the …","Field <code>TRANS_DONE</code> writer - The interrupt raw bit for the …","Register <code>SLAVE</code> writer","Writes raw bits to the register.","","","Bits 10:11 - In the slave mode this bits used to …","Bits 10:11 - In the slave mode this bits used to …","Returns the argument unchanged.","Bits 5:9 - Interrupt enable bits for the below 5 sources","Bits 5:9 - Interrupt enable bits for the below 5 sources","Calls <code>U::from(self)</code>.","Bit 30 - 1: slave mode 0: master mode.","Bit 30 - 1: slave mode 0: master mode.","Bit 27 - 1: slave mode commands are defined in SPI_SLAVE3. …","Bit 27 - 1: slave mode commands are defined in SPI_SLAVE3. …","Bits 17:19 - In the slave mode it is the value of command.","Bits 20:22 - In the slave mode it is the state of spi …","Bit 0 - The interrupt raw bit for the completion of …","Bit 0 - The interrupt raw bit for the completion of …","Bit 2 - The interrupt raw bit for the completion of …","Bit 2 - The interrupt raw bit for the completion of …","Bit 1 - The interrupt raw bit for the completion of …","Bit 1 - The interrupt raw bit for the completion of …","Bit 29 - write and read buffer enable in the slave mode","Bit 29 - write and read buffer enable in the slave mode","Bit 28 - write and read status enable in the slave mode","Bit 28 - write and read status enable in the slave mode","Bit 3 - The interrupt raw bit for the completion of …","Bit 3 - The interrupt raw bit for the completion of …","Bit 31 - Software reset enable, reset the spi clock line …","Bit 31 - Software reset enable, reset the spi clock line …","Bits 23:26 - The operations counter in both the master …","Bit 4 - The interrupt raw bit for the completion of any …","Bit 4 - The interrupt raw bit for the completion of any …","","","","Register <code>SLAVE1</code> reader","You can <code>read</code> this register and get <code>slave1::R</code>.  You can …","Field <code>SLV_RDBUF_DUMMY_EN</code> reader - In the slave mode it is …","Field <code>SLV_RDBUF_DUMMY_EN</code> writer - In the slave mode it is …","Field <code>SLV_RDSTA_DUMMY_EN</code> reader - In the slave mode it is …","Field <code>SLV_RDSTA_DUMMY_EN</code> writer - In the slave mode it is …","Field <code>SLV_RD_ADDR_BITLEN</code> reader - In the slave mode it is …","Field <code>SLV_RD_ADDR_BITLEN</code> writer - In the slave mode it is …","Field <code>SLV_STATUS_BITLEN</code> reader - In the slave mode it is …","Field <code>SLV_STATUS_BITLEN</code> writer - In the slave mode it is …","Field <code>SLV_STATUS_FAST_EN</code> reader - In the slave mode enable …","Field <code>SLV_STATUS_FAST_EN</code> writer - In the slave mode enable …","Field <code>SLV_STATUS_READBACK</code> reader - In the slave mode …","Field <code>SLV_STATUS_READBACK</code> writer - In the slave mode …","Field <code>SLV_WRBUF_DUMMY_EN</code> reader - In the slave mode it is …","Field <code>SLV_WRBUF_DUMMY_EN</code> writer - In the slave mode it is …","Field <code>SLV_WRSTA_DUMMY_EN</code> reader - In the slave mode it is …","Field <code>SLV_WRSTA_DUMMY_EN</code> writer - In the slave mode it is …","Field <code>SLV_WR_ADDR_BITLEN</code> reader - In the slave mode it is …","Field <code>SLV_WR_ADDR_BITLEN</code> writer - In the slave mode it is …","Register <code>SLAVE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 10:15 - In the slave mode it is the address length in …","Bits 10:15 - In the slave mode it is the address length in …","Bit 0 - In the slave mode it is the enable bit of dummy …","Bit 0 - In the slave mode it is the enable bit of dummy …","Bit 2 - In the slave mode it is the enable bit of dummy …","Bit 2 - In the slave mode it is the enable bit of dummy …","Bits 27:31 - In the slave mode it is the length of status …","Bits 27:31 - In the slave mode it is the length of status …","Bit 26 - In the slave mode enable fast read status.","Bit 26 - In the slave mode enable fast read status.","Bit 25 - In the slave mode 1:read register of …","Bit 25 - In the slave mode 1:read register of …","Bits 4:9 - In the slave mode it is the address length in …","Bits 4:9 - In the slave mode it is the address length in …","Bit 1 - In the slave mode it is the enable bit of dummy …","Bit 1 - In the slave mode it is the enable bit of dummy …","Bit 3 - In the slave mode it is the enable bit of dummy …","Bit 3 - In the slave mode it is the enable bit of dummy …","","","","Register <code>SLAVE2</code> reader","You can <code>read</code> this register and get <code>slave2::R</code>.  You can …","Field <code>SLV_RDBUF_DUMMY_CYCLELEN</code> reader - In the slave mode …","Field <code>SLV_RDBUF_DUMMY_CYCLELEN</code> writer - In the slave mode …","Field <code>SLV_RDSTA_DUMMY_CYCLELEN</code> reader - In the slave mode …","Field <code>SLV_RDSTA_DUMMY_CYCLELEN</code> writer - In the slave mode …","Field <code>SLV_WRBUF_DUMMY_CYCLELEN</code> reader - In the slave mode …","Field <code>SLV_WRBUF_DUMMY_CYCLELEN</code> writer - In the slave mode …","Field <code>SLV_WRSTA_DUMMY_CYCLELEN</code> reader - In the slave mode …","Field <code>SLV_WRSTA_DUMMY_CYCLELEN</code> writer - In the slave mode …","Register <code>SLAVE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 16:23 - In the slave mode it is the length in spi_clk …","Bits 16:23 - In the slave mode it is the length in spi_clk …","Bits 0:7 - In the slave mode it is the length in spi_clk …","Bits 0:7 - In the slave mode it is the length in spi_clk …","Bits 24:31 - In the slave mode it is the length in spi_clk …","Bits 24:31 - In the slave mode it is the length in spi_clk …","Bits 8:15 - In the slave mode it is the length in spi_clk …","Bits 8:15 - In the slave mode it is the length in spi_clk …","","","","Register <code>SLAVE3</code> reader","You can <code>read</code> this register and get <code>slave3::R</code>.  You can …","Field <code>SLV_RDBUF_CMD_VALUE</code> reader - In the slave mode it is …","Field <code>SLV_RDBUF_CMD_VALUE</code> writer - In the slave mode it is …","Field <code>SLV_RDSTA_CMD_VALUE</code> reader - In the slave mode it is …","Field <code>SLV_RDSTA_CMD_VALUE</code> writer - In the slave mode it is …","Field <code>SLV_WRBUF_CMD_VALUE</code> reader - In the slave mode it is …","Field <code>SLV_WRBUF_CMD_VALUE</code> writer - In the slave mode it is …","Field <code>SLV_WRSTA_CMD_VALUE</code> reader - In the slave mode it is …","Field <code>SLV_WRSTA_CMD_VALUE</code> writer - In the slave mode it is …","Register <code>SLAVE3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - In the slave mode it is the value of …","Bits 0:7 - In the slave mode it is the value of …","Bits 16:23 - In the slave mode it is the value of …","Bits 16:23 - In the slave mode it is the value of …","Bits 8:15 - In the slave mode it is the value of …","Bits 8:15 - In the slave mode it is the value of …","Bits 24:31 - In the slave mode it is the value of …","Bits 24:31 - In the slave mode it is the value of …","","","","Register <code>SLV_RD_BIT</code> reader","Field <code>SLV_RDATA_BIT</code> reader - In the slave mode it is the …","Field <code>SLV_RDATA_BIT</code> writer - In the slave mode it is the …","You can <code>read</code> this register and get <code>slv_rd_bit::R</code>.  You can …","Register <code>SLV_RD_BIT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - In the slave mode it is the bit length of read …","Bits 0:23 - In the slave mode it is the bit length of read …","","","","Register <code>SLV_RDBUF_DLEN</code> reader","Field <code>SLV_RDBUF_DBITLEN</code> reader - In the slave mode it is …","Field <code>SLV_RDBUF_DBITLEN</code> writer - In the slave mode it is …","You can <code>read</code> this register and get <code>slv_rdbuf_dlen::R</code>.  You …","Register <code>SLV_RDBUF_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - In the slave mode it is the length in bits for …","Bits 0:23 - In the slave mode it is the length in bits for …","","","","Register <code>SLV_WR_STATUS</code> reader","You can <code>read</code> this register and get <code>slv_wr_status::R</code>.  You …","Field <code>SLV_WR_ST</code> reader - In the slave mode this register …","Field <code>SLV_WR_ST</code> writer - In the slave mode this register …","Register <code>SLV_WR_STATUS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - In the slave mode this register are the status …","Bits 0:31 - In the slave mode this register are the status …","","","","Register <code>SLV_WRBUF_DLEN</code> reader","Field <code>SLV_WRBUF_DBITLEN</code> reader - In the slave mode it is …","Field <code>SLV_WRBUF_DBITLEN</code> writer - In the slave mode it is …","You can <code>read</code> this register and get <code>slv_wrbuf_dlen::R</code>.  You …","Register <code>SLV_WRBUF_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - In the slave mode it is the length in bits for …","Bits 0:23 - In the slave mode it is the length in bits for …","","","","Register <code>SRAM_CMD</code> reader","You can <code>read</code> this register and get <code>sram_cmd::R</code>.  You can …","Field <code>SRAM_DIO</code> reader - For SPI0 SRAM DIO mode enable . …","Field <code>SRAM_DIO</code> writer - For SPI0 SRAM DIO mode enable . …","Field <code>SRAM_QIO</code> reader - For SPI0 SRAM QIO mode enable . …","Field <code>SRAM_QIO</code> writer - For SPI0 SRAM QIO mode enable . …","Field <code>SRAM_RSTIO</code> reader - For SPI0 SRAM IO mode reset …","Field <code>SRAM_RSTIO</code> writer - For SPI0 SRAM IO mode reset …","Register <code>SRAM_CMD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - For SPI0 SRAM DIO mode enable . SRAM DIO enable …","Bit 0 - For SPI0 SRAM DIO mode enable . SRAM DIO enable …","Bit 1 - For SPI0 SRAM QIO mode enable . SRAM QIO enable …","Bit 1 - For SPI0 SRAM QIO mode enable . SRAM QIO enable …","Bit 4 - For SPI0 SRAM IO mode reset enable. SRAM IO mode …","Bit 4 - For SPI0 SRAM IO mode reset enable. SRAM IO mode …","","","","Field <code>CACHE_SRAM_USR_RD_CMD_BITLEN</code> reader - For SPI0 When …","Field <code>CACHE_SRAM_USR_RD_CMD_BITLEN</code> writer - For SPI0 When …","Field <code>CACHE_SRAM_USR_RD_CMD_VALUE</code> reader - For SPI0 When …","Field <code>CACHE_SRAM_USR_RD_CMD_VALUE</code> writer - For SPI0 When …","Register <code>SRAM_DRD_CMD</code> reader","You can <code>read</code> this register and get <code>sram_drd_cmd::R</code>.  You …","Register <code>SRAM_DRD_CMD</code> writer","Writes raw bits to the register.","","","Bits 28:31 - For SPI0 When cache mode is enable it is the …","Bits 28:31 - For SPI0 When cache mode is enable it is the …","Bits 0:15 - For SPI0 When cache mode is enable it is the …","Bits 0:15 - For SPI0 When cache mode is enable it is the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_SRAM_USR_WR_CMD_BITLEN</code> reader - For SPI0 When …","Field <code>CACHE_SRAM_USR_WR_CMD_BITLEN</code> writer - For SPI0 When …","Field <code>CACHE_SRAM_USR_WR_CMD_VALUE</code> reader - For SPI0 When …","Field <code>CACHE_SRAM_USR_WR_CMD_VALUE</code> writer - For SPI0 When …","Register <code>SRAM_DWR_CMD</code> reader","You can <code>read</code> this register and get <code>sram_dwr_cmd::R</code>.  You …","Register <code>SRAM_DWR_CMD</code> writer","Writes raw bits to the register.","","","Bits 28:31 - For SPI0 When cache mode is enable it is the …","Bits 28:31 - For SPI0 When cache mode is enable it is the …","Bits 0:15 - For SPI0 When cache mode is enable it is the …","Bits 0:15 - For SPI0 When cache mode is enable it is the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATA</code> reader - For SPI1 the value of crc32 for 256 …","Field <code>DATA</code> writer - For SPI1 the value of crc32 for 256 …","Register <code>TX_CRC</code> reader","You can <code>read</code> this register and get <code>tx_crc::R</code>.  You can …","Register <code>TX_CRC</code> writer","Writes raw bits to the register.","","","Bits 0:31 - For SPI1 the value of crc32 for 256 bits data.","Bits 0:31 - For SPI1 the value of crc32 for 256 bits data.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CK_I_EDGE</code> reader - In the slave mode the bit is same …","Field <code>CK_I_EDGE</code> writer - In the slave mode the bit is same …","Field <code>CK_OUT_EDGE</code> reader - the bit combined with …","Field <code>CK_OUT_EDGE</code> writer - the bit combined with …","Field <code>CS_HOLD</code> reader - spi cs keep low when spi is in …","Field <code>CS_HOLD</code> writer - spi cs keep low when spi is in …","Field <code>CS_SETUP</code> reader - spi cs is enable when spi is in …","Field <code>CS_SETUP</code> writer - spi cs is enable when spi is in …","Field <code>DOUTDIN</code> reader - Set the bit to enable full duplex …","Field <code>DOUTDIN</code> writer - Set the bit to enable full duplex …","Field <code>FWRITE_DIO</code> reader - In the write operations address …","Field <code>FWRITE_DIO</code> writer - In the write operations address …","Field <code>FWRITE_DUAL</code> reader - In the write operations …","Field <code>FWRITE_DUAL</code> writer - In the write operations …","Field <code>FWRITE_QIO</code> reader - In the write operations address …","Field <code>FWRITE_QIO</code> writer - In the write operations address …","Field <code>FWRITE_QUAD</code> reader - In the write operations …","Field <code>FWRITE_QUAD</code> writer - In the write operations …","Register <code>USER</code> reader","Field <code>RD_BYTE_ORDER</code> reader - In read-data (MISO) phase 1: …","Field <code>RD_BYTE_ORDER</code> writer - In read-data (MISO) phase 1: …","Field <code>SIO</code> reader - Set the bit to enable 3-line half …","Field <code>SIO</code> writer - Set the bit to enable 3-line half …","You can <code>read</code> this register and get <code>user::R</code>.  You can <code>reset</code>…","Field <code>USR_ADDR_HOLD</code> reader - spi is hold at address state …","Field <code>USR_ADDR_HOLD</code> writer - spi is hold at address state …","Field <code>USR_ADDR</code> reader - This bit enable the address phase …","Field <code>USR_ADDR</code> writer - This bit enable the address phase …","Field <code>USR_CMD_HOLD</code> reader - spi is hold at command state …","Field <code>USR_CMD_HOLD</code> writer - spi is hold at command state …","Field <code>USR_COMMAND</code> reader - This bit enable the command …","Field <code>USR_COMMAND</code> writer - This bit enable the command …","Field <code>USR_DIN_HOLD</code> reader - spi is hold at data in state …","Field <code>USR_DIN_HOLD</code> writer - spi is hold at data in state …","Field <code>USR_DOUT_HOLD</code> reader - spi is hold at data out state …","Field <code>USR_DOUT_HOLD</code> writer - spi is hold at data out state …","Field <code>USR_DUMMY_HOLD</code> reader - spi is hold at dummy state …","Field <code>USR_DUMMY_HOLD</code> writer - spi is hold at dummy state …","Field <code>USR_DUMMY_IDLE</code> reader - spi clock is disable in …","Field <code>USR_DUMMY_IDLE</code> writer - spi clock is disable in …","Field <code>USR_DUMMY</code> reader - This bit enable the dummy phase …","Field <code>USR_DUMMY</code> writer - This bit enable the dummy phase …","Field <code>USR_HOLD_POL</code> reader - It is combined with hold bits …","Field <code>USR_HOLD_POL</code> writer - It is combined with hold bits …","Field <code>USR_MISO_HIGHPART</code> reader - read-data phase only …","Field <code>USR_MISO_HIGHPART</code> writer - read-data phase only …","Field <code>USR_MISO</code> reader - This bit enable the read-data …","Field <code>USR_MISO</code> writer - This bit enable the read-data …","Field <code>USR_MOSI_HIGHPART</code> reader - write-data phase only …","Field <code>USR_MOSI_HIGHPART</code> writer - write-data phase only …","Field <code>USR_MOSI</code> reader - This bit enable the write-data …","Field <code>USR_MOSI</code> writer - This bit enable the write-data …","Field <code>USR_PREP_HOLD</code> reader - spi is hold at prepare state …","Field <code>USR_PREP_HOLD</code> writer - spi is hold at prepare state …","Register <code>USER</code> writer","Field <code>WR_BYTE_ORDER</code> reader - In command address write-data …","Field <code>WR_BYTE_ORDER</code> writer - In command address write-data …","Writes raw bits to the register.","","","Bit 6 - In the slave mode the bit is same as …","Bit 6 - In the slave mode the bit is same as …","Bit 7 - the bit combined with spi_mosi_delay_mode bits to …","Bit 7 - the bit combined with spi_mosi_delay_mode bits to …","Bit 4 - spi cs keep low when spi is in ¡°done¡± phase. …","Bit 4 - spi cs keep low when spi is in ¡°done¡± phase. …","Bit 5 - spi cs is enable when spi is in ¡°prepare¡± …","Bit 5 - spi cs is enable when spi is in ¡°prepare¡± …","Bit 0 - Set the bit to enable full duplex communication. …","Bit 0 - Set the bit to enable full duplex communication. …","Returns the argument unchanged.","Bit 14 - In the write operations address phase and …","Bit 14 - In the write operations address phase and …","Bit 12 - In the write operations read-data phase apply 2 …","Bit 12 - In the write operations read-data phase apply 2 …","Bit 15 - In the write operations address phase and …","Bit 15 - In the write operations address phase and …","Bit 13 - In the write operations read-data phase apply 4 …","Bit 13 - In the write operations read-data phase apply 4 …","Calls <code>U::from(self)</code>.","Bit 10 - In read-data (MISO) phase 1: big-endian 0: …","Bit 10 - In read-data (MISO) phase 1: big-endian 0: …","Bit 16 - Set the bit to enable 3-line half duplex …","Bit 16 - Set the bit to enable 3-line half duplex …","","","","Bit 30 - This bit enable the address phase of an operation.","Bit 30 - This bit enable the address phase of an operation.","Bit 21 - spi is hold at address state the bit combined …","Bit 21 - spi is hold at address state the bit combined …","Bit 22 - spi is hold at command state the bit combined …","Bit 22 - spi is hold at command state the bit combined …","Bit 31 - This bit enable the command phase of an operation.","Bit 31 - This bit enable the command phase of an operation.","Bit 19 - spi is hold at data in state the bit combined …","Bit 19 - spi is hold at data in state the bit combined …","Bit 18 - spi is hold at data out state the bit combined …","Bit 18 - spi is hold at data out state the bit combined …","Bit 29 - This bit enable the dummy phase of an operation.","Bit 29 - This bit enable the dummy phase of an operation.","Bit 20 - spi is hold at dummy state the bit combined with …","Bit 20 - spi is hold at dummy state the bit combined with …","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 17 - It is combined with hold bits to set the polarity …","Bit 17 - It is combined with hold bits to set the polarity …","Bit 28 - This bit enable the read-data phase of an …","Bit 28 - This bit enable the read-data phase of an …","Bit 24 - read-data phase only access to high-part of the …","Bit 24 - read-data phase only access to high-part of the …","Bit 27 - This bit enable the write-data phase of an …","Bit 27 - This bit enable the write-data phase of an …","Bit 25 - write-data phase only access to high-part of the …","Bit 25 - write-data phase only access to high-part of the …","Bit 23 - spi is hold at prepare state the bit combined …","Bit 23 - spi is hold at prepare state the bit combined …","Bit 11 - In command address write-data (MOSI) phases 1: …","Bit 11 - In command address write-data (MOSI) phases 1: …","Register <code>USER1</code> reader","You can <code>read</code> this register and get <code>user1::R</code>.  You can <code>reset</code>…","Field <code>USR_ADDR_BITLEN</code> reader - The length in bits of …","Field <code>USR_DUMMY_CYCLELEN</code> reader - The length in spi_clk …","Field <code>USR_DUMMY_CYCLELEN</code> writer - The length in spi_clk …","Register <code>USER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 26:31 - The length in bits of address phase. The …","Bits 0:7 - The length in spi_clk cycles of dummy phase. …","Bits 0:7 - The length in spi_clk cycles of dummy phase. …","Register <code>USER2</code> reader","You can <code>read</code> this register and get <code>user2::R</code>.  You can <code>reset</code>…","Field <code>USR_COMMAND_BITLEN</code> reader - The length in bits of …","Field <code>USR_COMMAND_BITLEN</code> writer - The length in bits of …","Field <code>USR_COMMAND_VALUE</code> reader - The value of command.","Field <code>USR_COMMAND_VALUE</code> writer - The value of command.","Register <code>USER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 28:31 - The length in bits of command phase. The …","Bits 28:31 - The length in bits of command phase. The …","Bits 0:15 - The value of command.","Bits 0:15 - The value of command.","Field <code>BUF0</code> reader - data buffer","Field <code>BUF0</code> writer - data buffer","Register <code>W0</code> reader","Register <code>W0</code> writer","You can <code>read</code> this register and get <code>w0::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF1</code> reader - data buffer","Field <code>BUF1</code> writer - data buffer","Register <code>W1</code> reader","Register <code>W1</code> writer","You can <code>read</code> this register and get <code>w1::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF10</code> reader - data buffer","Field <code>BUF10</code> writer - data buffer","Register <code>W10</code> reader","Register <code>W10</code> writer","You can <code>read</code> this register and get <code>w10::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF11</code> reader - data buffer","Field <code>BUF11</code> writer - data buffer","Register <code>W11</code> reader","Register <code>W11</code> writer","You can <code>read</code> this register and get <code>w11::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF12</code> reader - data buffer","Field <code>BUF12</code> writer - data buffer","Register <code>W12</code> reader","Register <code>W12</code> writer","You can <code>read</code> this register and get <code>w12::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF13</code> reader - data buffer","Field <code>BUF13</code> writer - data buffer","Register <code>W13</code> reader","Register <code>W13</code> writer","You can <code>read</code> this register and get <code>w13::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF14</code> reader - data buffer","Field <code>BUF14</code> writer - data buffer","Register <code>W14</code> reader","Register <code>W14</code> writer","You can <code>read</code> this register and get <code>w14::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF15</code> reader - data buffer","Field <code>BUF15</code> writer - data buffer","Register <code>W15</code> reader","Register <code>W15</code> writer","You can <code>read</code> this register and get <code>w15::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF2</code> reader - data buffer","Field <code>BUF2</code> writer - data buffer","Register <code>W2</code> reader","Register <code>W2</code> writer","You can <code>read</code> this register and get <code>w2::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF3</code> reader - data buffer","Field <code>BUF3</code> writer - data buffer","Register <code>W3</code> reader","Register <code>W3</code> writer","You can <code>read</code> this register and get <code>w3::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF4</code> reader - data buffer","Field <code>BUF4</code> writer - data buffer","Register <code>W4</code> reader","Register <code>W4</code> writer","You can <code>read</code> this register and get <code>w4::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF5</code> reader - data buffer","Field <code>BUF5</code> writer - data buffer","Register <code>W5</code> reader","Register <code>W5</code> writer","You can <code>read</code> this register and get <code>w5::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF6</code> reader - data buffer","Field <code>BUF6</code> writer - data buffer","Register <code>W6</code> reader","Register <code>W6</code> writer","You can <code>read</code> this register and get <code>w6::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF7</code> reader - data buffer","Field <code>BUF7</code> writer - data buffer","Register <code>W7</code> reader","Register <code>W7</code> writer","You can <code>read</code> this register and get <code>w7::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF8</code> reader - data buffer","Field <code>BUF8</code> writer - data buffer","Register <code>W8</code> reader","Register <code>W8</code> writer","You can <code>read</code> this register and get <code>w8::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF9</code> reader - data buffer","Field <code>BUF9</code> writer - data buffer","Register <code>W9</code> reader","Register <code>W9</code> writer","You can <code>read</code> this register and get <code>w9::R</code>.  You can <code>reset</code>, …","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","INT_CLR_TIMERS (w) register accessor: ","INT_ENA_TIMERS (rw) register accessor: ","INT_RAW_TIMERS (r) register accessor: ","INT_ST_TIMERS (r) register accessor: ","LACTALARMHI (rw) register accessor: ","LACTALARMLO (rw) register accessor: ","LACTCONFIG (rw) register accessor: ","LACTHI (r) register accessor: ","LACTLO (r) register accessor: ","LACTLOAD (w) register accessor: ","LACTLOADHI (rw) register accessor: ","LACTLOADLO (rw) register accessor: ","LACTRTC (rw) register accessor: ","LACTUPDATE (w) register accessor: ","NTIMERS_DATE (rw) register accessor: ","RTCCALICFG (rw) register accessor: ","RTCCALICFG1 (r) register accessor: ","Register block","T0ALARMHI (rw) register accessor: ","T0ALARMLO (rw) register accessor: ","T0CONFIG (rw) register accessor: ","T0HI (r) register accessor: ","T0LO (r) register accessor: ","T0LOAD (w) register accessor: ","T0LOADHI (rw) register accessor: ","T0LOADLO (rw) register accessor: ","T0UPDATE (rw) register accessor: ","T1ALARMHI (rw) register accessor: ","T1ALARMLO (rw) register accessor: ","T1CONFIG (rw) register accessor: ","T1HI (r) register accessor: ","T1LO (r) register accessor: ","T1LOAD (w) register accessor: ","T1LOADHI (rw) register accessor: ","T1LOADLO (rw) register accessor: ","T1UPDATE (rw) register accessor: ","TIMGCLK (rw) register accessor: ","WDTCONFIG0 (rw) register accessor: ","WDTCONFIG1 (rw) register accessor: ","WDTCONFIG2 (rw) register accessor: ","WDTCONFIG3 (rw) register accessor: ","WDTCONFIG4 (rw) register accessor: ","WDTCONFIG5 (rw) register accessor: ","WDTFEED (w) register accessor: ","WDTWPROTECT (rw) register accessor: ","","","Returns the argument unchanged.","","0xa4 - ","","0x98 - ","","0x9c - ","","0xa0 - ","Calls <code>U::from(self)</code>.","","0x88 - ","","0x84 - ","","0x70 - ","","0x7c - ","","0x78 - ","","0x94 - ","","0x90 - ","","0x8c - ","","0x74 - ","","0x80 - ","","0xf8 - ","","0x68 - ","","0x6c - ","","0x14 - ","","0x10 - ","","0x00 - ","","0x08 - ","","0x04 - ","","0x20 - ","","0x1c - ","","0x18 - ","","0x0c - ","","0x38 - ","","0x34 - ","","0x24 - ","","0x2c - ","","0x28 - ","","0x44 - ","","0x40 - ","","0x3c - ","","0x30 - ","","0xfc - ","","","","","0x48 - ","","0x4c - ","","0x50 - ","","0x54 - ","","0x58 - ","","0x5c - ","","0x60 - ","","0x64 - ","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>LACT_INT_CLR</code> writer - ","Field <code>T0_INT_CLR</code> writer - interrupt when timer0 alarm","Field <code>T1_INT_CLR</code> writer - interrupt when timer1 alarm","Register <code>INT_CLR_TIMERS</code> writer","Field <code>WDT_INT_CLR</code> writer - Interrupt when an interrupt …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3","Bit 0 - interrupt when timer0 alarm","Bit 1 - interrupt when timer1 alarm","","","","Bit 2 - Interrupt when an interrupt stage timeout","You can <code>read</code> this register and get <code>int_ena_timers::R</code>.  You …","Field <code>LACT_INT_ENA</code> reader - ","Field <code>LACT_INT_ENA</code> writer - ","Register <code>INT_ENA_TIMERS</code> reader","Field <code>T0_INT_ENA</code> reader - interrupt when timer0 alarm","Field <code>T0_INT_ENA</code> writer - interrupt when timer0 alarm","Field <code>T1_INT_ENA</code> reader - interrupt when timer1 alarm","Field <code>T1_INT_ENA</code> writer - interrupt when timer1 alarm","Register <code>INT_ENA_TIMERS</code> writer","Field <code>WDT_INT_ENA</code> reader - Interrupt when an interrupt …","Field <code>WDT_INT_ENA</code> writer - Interrupt when an interrupt …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3","Bit 3","Bit 0 - interrupt when timer0 alarm","Bit 0 - interrupt when timer0 alarm","Bit 1 - interrupt when timer1 alarm","Bit 1 - interrupt when timer1 alarm","","","","Bit 2 - Interrupt when an interrupt stage timeout","Bit 2 - Interrupt when an interrupt stage timeout","You can <code>read</code> this register and get <code>int_raw_timers::R</code>.  See …","Field <code>LACT_INT_RAW</code> reader - ","Register <code>INT_RAW_TIMERS</code> reader","Field <code>T0_INT_RAW</code> reader - interrupt when timer0 alarm","Field <code>T1_INT_RAW</code> reader - interrupt when timer1 alarm","Field <code>WDT_INT_RAW</code> reader - Interrupt when an interrupt …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3","Bit 0 - interrupt when timer0 alarm","Bit 1 - interrupt when timer1 alarm","","","","Bit 2 - Interrupt when an interrupt stage timeout","You can <code>read</code> this register and get <code>int_st_timers::R</code>.  See …","Field <code>LACT_INT_ST</code> reader - ","Register <code>INT_ST_TIMERS</code> reader","Field <code>T0_INT_ST</code> reader - interrupt when timer0 alarm","Field <code>T1_INT_ST</code> reader - interrupt when timer1 alarm","Field <code>WDT_INT_ST</code> reader - Interrupt when an interrupt …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3","Bit 0 - interrupt when timer0 alarm","Bit 1 - interrupt when timer1 alarm","","","","Bit 2 - Interrupt when an interrupt stage timeout","You can <code>read</code> this register and get <code>lactalarmhi::R</code>.  You …","Field <code>LACT_ALARM_HI</code> reader - ","Field <code>LACT_ALARM_HI</code> writer - ","Register <code>LACTALARMHI</code> reader","Register <code>LACTALARMHI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","You can <code>read</code> this register and get <code>lactalarmlo::R</code>.  You …","Field <code>LACT_ALARM_LO</code> reader - ","Field <code>LACT_ALARM_LO</code> writer - ","Register <code>LACTALARMLO</code> reader","Register <code>LACTALARMLO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","You can <code>read</code> this register and get <code>lactconfig::R</code>.  You can …","Field <code>LACT_ALARM_EN</code> reader - ","Field <code>LACT_ALARM_EN</code> writer - ","Field <code>LACT_AUTORELOAD</code> reader - ","Field <code>LACT_AUTORELOAD</code> writer - ","Field <code>LACT_CPST_EN</code> reader - ","Field <code>LACT_CPST_EN</code> writer - ","Field <code>LACT_DIVIDER</code> reader - ","Field <code>LACT_DIVIDER</code> writer - ","Field <code>LACT_EDGE_INT_EN</code> reader - ","Field <code>LACT_EDGE_INT_EN</code> writer - ","Field <code>LACT_EN</code> reader - ","Field <code>LACT_EN</code> writer - ","Field <code>LACT_INCREASE</code> reader - ","Field <code>LACT_INCREASE</code> writer - ","Field <code>LACT_LAC_EN</code> reader - ","Field <code>LACT_LAC_EN</code> writer - ","Field <code>LACT_LEVEL_INT_EN</code> reader - ","Field <code>LACT_LEVEL_INT_EN</code> writer - ","Field <code>LACT_RTC_ONLY</code> reader - ","Field <code>LACT_RTC_ONLY</code> writer - ","Register <code>LACTCONFIG</code> reader","Register <code>LACTCONFIG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10","Bit 10","Bit 29","Bit 29","Bit 8","Bit 8","Bits 13:28","Bits 13:28","Bit 12","Bit 12","Bit 31","Bit 31","Bit 30","Bit 30","Bit 9","Bit 9","Bit 11","Bit 11","Bit 7","Bit 7","","","","You can <code>read</code> this register and get <code>lacthi::R</code>.  See API.","Field <code>LACT_HI</code> reader - ","Register <code>LACTHI</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>lactlo::R</code>.  See API.","Field <code>LACT_LO</code> reader - ","Register <code>LACTLO</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>LACT_LOAD</code> writer - ","Register <code>LACTLOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","You can <code>read</code> this register and get <code>lactloadhi::R</code>.  You can …","Field <code>LACT_LOAD_HI</code> reader - ","Field <code>LACT_LOAD_HI</code> writer - ","Register <code>LACTLOADHI</code> reader","Register <code>LACTLOADHI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","You can <code>read</code> this register and get <code>lactloadlo::R</code>.  You can …","Field <code>LACT_LOAD_LO</code> reader - ","Field <code>LACT_LOAD_LO</code> writer - ","Register <code>LACTLOADLO</code> reader","Register <code>LACTLOADLO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","Bits 0:31","","","","You can <code>read</code> this register and get <code>lactrtc::R</code>.  You can …","Field <code>LACT_RTC_STEP_LEN</code> reader - ","Field <code>LACT_RTC_STEP_LEN</code> writer - ","Register <code>LACTRTC</code> reader","Register <code>LACTRTC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 6:31","Bits 6:31","","","","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>LACT_UPDATE</code> writer - ","Register <code>LACTUPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>NTIMERS_DATE</code> reader - Version of this regfile","You can <code>read</code> this register and get <code>ntimers_date::R</code>.  You …","Field <code>NTIMERS_DATE</code> writer - Version of this regfile","Register <code>NTIMERS_DATE</code> reader","Register <code>NTIMERS_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Version of this regfile","Bits 0:27 - Version of this regfile","","","","Register <code>RTCCALICFG</code> reader","You can <code>read</code> this register and get <code>rtccalicfg::R</code>.  You can …","Field <code>RTC_CALI_CLK_SEL</code> reader - ","Field <code>RTC_CALI_CLK_SEL</code> writer - ","Field <code>RTC_CALI_MAX</code> reader - ","Field <code>RTC_CALI_MAX</code> writer - ","Field <code>RTC_CALI_RDY</code> reader - ","Field <code>RTC_CALI_START_CYCLING</code> reader - ","Field <code>RTC_CALI_START_CYCLING</code> writer - ","Field <code>RTC_CALI_START</code> reader - ","Field <code>RTC_CALI_START</code> writer - ","Register <code>RTCCALICFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 13:14","Bits 13:14","Bits 16:30","Bits 16:30","Bit 15","Bit 31","Bit 31","Bit 12","Bit 12","","","","Register <code>RTCCALICFG1</code> reader","You can <code>read</code> this register and get <code>rtccalicfg1::R</code>.  See API…","Field <code>RTC_CALI_VALUE</code> reader - ","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 7:31","","","","Field <code>ALARM_HI</code> reader - Timer 0 time-base counter value …","Field <code>ALARM_HI</code> writer - Timer 0 time-base counter value …","Register <code>T0ALARMHI</code> reader","You can <code>read</code> this register and get <code>t0alarmhi::R</code>.  You can …","Register <code>T0ALARMHI</code> writer","Bits 0:31 - Timer 0 time-base counter value higher 32 bits …","Bits 0:31 - Timer 0 time-base counter value higher 32 bits …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_LO</code> reader - Timer 0 time-base counter value …","Field <code>ALARM_LO</code> writer - Timer 0 time-base counter value …","Register <code>T0ALARMLO</code> reader","You can <code>read</code> this register and get <code>t0alarmlo::R</code>.  You can …","Register <code>T0ALARMLO</code> writer","Bits 0:31 - Timer 0 time-base counter value lower 32 bits …","Bits 0:31 - Timer 0 time-base counter value lower 32 bits …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_EN</code> reader - When set alarm is enabled","Field <code>ALARM_EN</code> writer - When set alarm is enabled","Field <code>AUTORELOAD</code> reader - When set timer 0 auto-reload at …","Field <code>AUTORELOAD</code> writer - When set timer 0 auto-reload at …","Field <code>DIVIDER</code> reader - Timer 0 clock (T0_clk) prescale …","Field <code>DIVIDER</code> writer - Timer 0 clock (T0_clk) prescale …","Field <code>EDGE_INT_EN</code> reader - When set edge type interrupt …","Field <code>EDGE_INT_EN</code> writer - When set edge type interrupt …","Field <code>EN</code> reader - When set timer 0 time-base counter is …","Field <code>EN</code> writer - When set timer 0 time-base counter is …","Field <code>INCREASE</code> reader - When set timer 0 time-base counter …","Field <code>INCREASE</code> writer - When set timer 0 time-base counter …","Field <code>LEVEL_INT_EN</code> reader - When set level type interrupt …","Field <code>LEVEL_INT_EN</code> writer - When set level type interrupt …","Register <code>T0CONFIG</code> reader","You can <code>read</code> this register and get <code>t0config::R</code>.  You can …","Register <code>T0CONFIG</code> writer","Bit 10 - When set alarm is enabled","Bit 10 - When set alarm is enabled","Bit 29 - When set timer 0 auto-reload at alarming is …","Bit 29 - When set timer 0 auto-reload at alarming is …","Writes raw bits to the register.","","","Bits 13:28 - Timer 0 clock (T0_clk) prescale value.","Bits 13:28 - Timer 0 clock (T0_clk) prescale value.","Bit 12 - When set edge type interrupt will be generated …","Bit 12 - When set edge type interrupt will be generated …","Bit 31 - When set timer 0 time-base counter is enabled","Bit 31 - When set timer 0 time-base counter is enabled","Returns the argument unchanged.","Bit 30 - When set timer 0 time-base counter increment. …","Bit 30 - When set timer 0 time-base counter increment. …","Calls <code>U::from(self)</code>.","Bit 11 - When set level type interrupt will be generated …","Bit 11 - When set level type interrupt will be generated …","","","","Field <code>HI</code> reader - Register to store timer 0 time-base …","Register <code>T0HI</code> reader","You can <code>read</code> this register and get <code>t0hi::R</code>.  See API.","","","Returns the argument unchanged.","Bits 0:31 - Register to store timer 0 time-base counter …","Calls <code>U::from(self)</code>.","","","","Field <code>LO</code> reader - Register to store timer 0 time-base …","Register <code>T0LO</code> reader","You can <code>read</code> this register and get <code>t0lo::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Register to store timer 0 time-base counter …","","","","Field <code>LOAD</code> writer - Write any value will trigger timer 0 …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Register <code>T0LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Write any value will trigger timer 0 time-base …","","","","Field <code>LOAD_HI</code> reader - higher 32 bits of the value that …","Field <code>LOAD_HI</code> writer - higher 32 bits of the value that …","Register <code>T0LOADHI</code> reader","You can <code>read</code> this register and get <code>t0loadhi::R</code>.  You can …","Register <code>T0LOADHI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - higher 32 bits of the value that will load …","Bits 0:31 - higher 32 bits of the value that will load …","","","","Field <code>LOAD_LO</code> reader - Lower 32 bits of the value that …","Field <code>LOAD_LO</code> writer - Lower 32 bits of the value that …","Register <code>T0LOADLO</code> reader","You can <code>read</code> this register and get <code>t0loadlo::R</code>.  You can …","Register <code>T0LOADLO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Lower 32 bits of the value that will load into …","Bits 0:31 - Lower 32 bits of the value that will load into …","","","","Register <code>T0UPDATE</code> reader","You can <code>read</code> this register and get <code>t0update::R</code>.  You can …","Field <code>UPDATE</code> reader - Write any value will trigger a timer …","Field <code>UPDATE</code> writer - Write any value will trigger a timer …","Register <code>T0UPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - Write any value will trigger a timer 0 time-base …","Bit 31 - Write any value will trigger a timer 0 time-base …","Field <code>ALARM_HI</code> reader - Timer 1 time-base counter value …","Field <code>ALARM_HI</code> writer - Timer 1 time-base counter value …","Register <code>T1ALARMHI</code> reader","You can <code>read</code> this register and get <code>t1alarmhi::R</code>.  You can …","Register <code>T1ALARMHI</code> writer","Bits 0:31 - Timer 1 time-base counter value higher 32 bits …","Bits 0:31 - Timer 1 time-base counter value higher 32 bits …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_LO</code> reader - Timer 1 time-base counter value …","Field <code>ALARM_LO</code> writer - Timer 1 time-base counter value …","Register <code>T1ALARMLO</code> reader","You can <code>read</code> this register and get <code>t1alarmlo::R</code>.  You can …","Register <code>T1ALARMLO</code> writer","Bits 0:31 - Timer 1 time-base counter value lower 32 bits …","Bits 0:31 - Timer 1 time-base counter value lower 32 bits …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_EN</code> reader - When set alarm is enabled","Field <code>ALARM_EN</code> writer - When set alarm is enabled","Field <code>AUTORELOAD</code> reader - When set timer 1 auto-reload at …","Field <code>AUTORELOAD</code> writer - When set timer 1 auto-reload at …","Field <code>DIVIDER</code> reader - Timer 1 clock (T1_clk) prescale …","Field <code>DIVIDER</code> writer - Timer 1 clock (T1_clk) prescale …","Field <code>EDGE_INT_EN</code> reader - When set edge type interrupt …","Field <code>EDGE_INT_EN</code> writer - When set edge type interrupt …","Field <code>EN</code> reader - When set timer 1 time-base counter is …","Field <code>EN</code> writer - When set timer 1 time-base counter is …","Field <code>INCREASE</code> reader - When set timer 1 time-base counter …","Field <code>INCREASE</code> writer - When set timer 1 time-base counter …","Field <code>LEVEL_INT_EN</code> reader - When set level type interrupt …","Field <code>LEVEL_INT_EN</code> writer - When set level type interrupt …","Register <code>T1CONFIG</code> reader","You can <code>read</code> this register and get <code>t1config::R</code>.  You can …","Register <code>T1CONFIG</code> writer","Bit 10 - When set alarm is enabled","Bit 10 - When set alarm is enabled","Bit 29 - When set timer 1 auto-reload at alarming is …","Bit 29 - When set timer 1 auto-reload at alarming is …","Writes raw bits to the register.","","","Bits 13:28 - Timer 1 clock (T1_clk) prescale value.","Bits 13:28 - Timer 1 clock (T1_clk) prescale value.","Bit 12 - When set edge type interrupt will be generated …","Bit 12 - When set edge type interrupt will be generated …","Bit 31 - When set timer 1 time-base counter is enabled","Bit 31 - When set timer 1 time-base counter is enabled","Returns the argument unchanged.","Bit 30 - When set timer 1 time-base counter increment. …","Bit 30 - When set timer 1 time-base counter increment. …","Calls <code>U::from(self)</code>.","Bit 11 - When set level type interrupt will be generated …","Bit 11 - When set level type interrupt will be generated …","","","","Field <code>HI</code> reader - Register to store timer 1 time-base …","Register <code>T1HI</code> reader","You can <code>read</code> this register and get <code>t1hi::R</code>.  See API.","","","Returns the argument unchanged.","Bits 0:31 - Register to store timer 1 time-base counter …","Calls <code>U::from(self)</code>.","","","","Field <code>LO</code> reader - Register to store timer 1 time-base …","Register <code>T1LO</code> reader","You can <code>read</code> this register and get <code>t1lo::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Register to store timer 1 time-base counter …","","","","Field <code>LOAD</code> writer - Write any value will trigger timer 1 …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Register <code>T1LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Write any value will trigger timer 1 time-base …","","","","Field <code>LOAD_HI</code> reader - higher 32 bits of the value that …","Field <code>LOAD_HI</code> writer - higher 32 bits of the value that …","Register <code>T1LOADHI</code> reader","You can <code>read</code> this register and get <code>t1loadhi::R</code>.  You can …","Register <code>T1LOADHI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - higher 32 bits of the value that will load …","Bits 0:31 - higher 32 bits of the value that will load …","","","","Field <code>LOAD_LO</code> reader - Lower 32 bits of the value that …","Field <code>LOAD_LO</code> writer - Lower 32 bits of the value that …","Register <code>T1LOADLO</code> reader","You can <code>read</code> this register and get <code>t1loadlo::R</code>.  You can …","Register <code>T1LOADLO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Lower 32 bits of the value that will load into …","Bits 0:31 - Lower 32 bits of the value that will load into …","","","","Register <code>T1UPDATE</code> reader","You can <code>read</code> this register and get <code>t1update::R</code>.  You can …","Field <code>UPDATE</code> reader - Write any value will trigger a timer …","Field <code>UPDATE</code> writer - Write any value will trigger a timer …","Register <code>T1UPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - Write any value will trigger a timer 1 time-base …","Bit 31 - Write any value will trigger a timer 1 time-base …","Field <code>CLK_EN</code> reader - Force clock enable for this regfile","Field <code>CLK_EN</code> writer - Force clock enable for this regfile","Register <code>TIMGCLK</code> reader","You can <code>read</code> this register and get <code>timgclk::R</code>.  You can …","Register <code>TIMGCLK</code> writer","Writes raw bits to the register.","","","Bit 31 - Force clock enable for this regfile","Bit 31 - Force clock enable for this regfile","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","1: Interrupt","0: 100ns","0: 100ns","6: 1.6us","6: 1.6us","1: 200ns","1: 200ns","2: 300ns","2: 300ns","7: 3.2us","7: 3.2us","3: 400ns","3: 400ns","4: 500ns","4: 500ns","5: 800ns","5: 800ns","0: Off","Register <code>WDTCONFIG0</code> reader","2: Reset CPU","3: Reset system","Register <code>WDTCONFIG0</code> writer","You can <code>read</code> this register and get <code>wdtconfig0::R</code>.  You can …","length of CPU reset selection. 0: 100ns 1: 200ns 2: 300ns …","Field <code>WDT_CPU_RESET_LENGTH</code> reader - length of CPU reset …","Field <code>WDT_CPU_RESET_LENGTH</code> writer - length of CPU reset …","Field <code>WDT_EDGE_INT_EN</code> reader - When set edge type …","Field <code>WDT_EDGE_INT_EN</code> writer - When set edge type …","Field <code>WDT_EN</code> reader - When set SWDT is enabled","Field <code>WDT_EN</code> writer - When set SWDT is enabled","Field <code>WDT_FLASHBOOT_MOD_EN</code> reader - When set flash boot …","Field <code>WDT_FLASHBOOT_MOD_EN</code> writer - When set flash boot …","Field <code>WDT_LEVEL_INT_EN</code> reader - When set level type …","Field <code>WDT_LEVEL_INT_EN</code> writer - When set level type …","Field <code>WDT_STG0</code> reader - Stage 0 configuration. 0: off 1: …","Field <code>WDT_STG0</code> writer - Stage 0 configuration. 0: off 1: …","Field <code>WDT_STG1</code> reader - Stage 1 configuration. 0: off 1: …","Field <code>WDT_STG1</code> writer - Stage 1 configuration. 0: off 1: …","Field <code>WDT_STG2</code> reader - Stage 2 configuration. 0: off 1: …","Field <code>WDT_STG2</code> writer - Stage 2 configuration. 0: off 1: …","Stage 3 configuration. 0: off 1: interrupt 2: reset CPU 3: …","Field <code>WDT_STG3</code> reader - Stage 3 configuration. 0: off 1: …","Field <code>WDT_STG3</code> writer - Stage 3 configuration. 0: off 1: …","length of system reset selection. 0: 100ns 1: 200ns 2: …","Field <code>WDT_SYS_RESET_LENGTH</code> reader - length of system reset …","Field <code>WDT_SYS_RESET_LENGTH</code> writer - length of system reset …","Writes raw bits to the register.","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Interrupt","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Interrupt","100ns","100ns","1.6us","1.6us","200ns","200ns","300ns","300ns","3.2us","3.2us","400ns","400ns","500ns","500ns","800ns","800ns","Off","Reset CPU","Reset system","100ns","100ns","1.6us","1.6us","200ns","200ns","300ns","300ns","3.2us","3.2us","400ns","400ns","500ns","500ns","800ns","800ns","Off","Reset CPU","Reset system","","","","","","","","","","","","","Get enumerated values variant","Get enumerated values variant","Get enumerated values variant","Bits 18:20 - length of CPU reset selection. 0: 100ns 1: …","Bits 18:20 - length of CPU reset selection. 0: 100ns 1: …","Bit 22 - When set edge type interrupt generation is enabled","Bit 22 - When set edge type interrupt generation is enabled","Bit 31 - When set SWDT is enabled","Bit 31 - When set SWDT is enabled","Bit 14 - When set flash boot protection is enabled","Bit 14 - When set flash boot protection is enabled","Bit 21 - When set level type interrupt generation is …","Bit 21 - When set level type interrupt generation is …","Bits 29:30 - Stage 0 configuration. 0: off 1: interrupt 2: …","Bits 29:30 - Stage 0 configuration. 0: off 1: interrupt 2: …","Bits 27:28 - Stage 1 configuration. 0: off 1: interrupt 2: …","Bits 27:28 - Stage 1 configuration. 0: off 1: interrupt 2: …","Bits 25:26 - Stage 2 configuration. 0: off 1: interrupt 2: …","Bits 25:26 - Stage 2 configuration. 0: off 1: interrupt 2: …","Bits 23:24 - Stage 3 configuration. 0: off 1: interrupt 2: …","Bits 23:24 - Stage 3 configuration. 0: off 1: interrupt 2: …","Bits 15:17 - length of system reset selection. 0: 100ns 1: …","Bits 15:17 - length of system reset selection. 0: 100ns 1: …","Register <code>WDTCONFIG1</code> reader","Register <code>WDTCONFIG1</code> writer","You can <code>read</code> this register and get <code>wdtconfig1::R</code>.  You can …","Field <code>WDT_CLK_PRESCALE</code> reader - SWDT clock prescale value. …","Field <code>WDT_CLK_PRESCALE</code> writer - SWDT clock prescale value. …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 16:31 - SWDT clock prescale value. Period = 12.5ns * …","Bits 16:31 - SWDT clock prescale value. Period = 12.5ns * …","Register <code>WDTCONFIG2</code> reader","Register <code>WDTCONFIG2</code> writer","You can <code>read</code> this register and get <code>wdtconfig2::R</code>.  You can …","Field <code>WDT_STG0_HOLD</code> reader - Stage 0 timeout value in SWDT …","Field <code>WDT_STG0_HOLD</code> writer - Stage 0 timeout value in SWDT …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 0 timeout value in SWDT clock cycles","Bits 0:31 - Stage 0 timeout value in SWDT clock cycles","Register <code>WDTCONFIG3</code> reader","Register <code>WDTCONFIG3</code> writer","You can <code>read</code> this register and get <code>wdtconfig3::R</code>.  You can …","Field <code>WDT_STG1_HOLD</code> reader - Stage 1 timeout value in SWDT …","Field <code>WDT_STG1_HOLD</code> writer - Stage 1 timeout value in SWDT …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 1 timeout value in SWDT clock cycles","Bits 0:31 - Stage 1 timeout value in SWDT clock cycles","Register <code>WDTCONFIG4</code> reader","Register <code>WDTCONFIG4</code> writer","You can <code>read</code> this register and get <code>wdtconfig4::R</code>.  You can …","Field <code>WDT_STG2_HOLD</code> reader - Stage 2 timeout value in SWDT …","Field <code>WDT_STG2_HOLD</code> writer - Stage 2 timeout value in SWDT …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 2 timeout value in SWDT clock cycles","Bits 0:31 - Stage 2 timeout value in SWDT clock cycles","Register <code>WDTCONFIG5</code> reader","Register <code>WDTCONFIG5</code> writer","You can <code>read</code> this register and get <code>wdtconfig5::R</code>.  You can …","Field <code>WDT_STG3_HOLD</code> reader - Stage 3 timeout value in SWDT …","Field <code>WDT_STG3_HOLD</code> writer - Stage 3 timeout value in SWDT …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 3 timeout value in SWDT clock cycles","Bits 0:31 - Stage 3 timeout value in SWDT clock cycles","Register <code>WDTFEED</code> writer","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>WDT_FEED</code> writer - Write any value will feed SWDT","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Write any value will feed SWDT","Register <code>WDTWPROTECT</code> reader","Register <code>WDTWPROTECT</code> writer","You can <code>read</code> this register and get <code>wdtwprotect::R</code>.  You …","Field <code>WDT_WKEY</code> reader - If change its value from default …","Field <code>WDT_WKEY</code> writer - If change its value from default …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - If change its value from default then write …","Bits 0:31 - If change its value from default then write …","ARB_LOST_CAP (r) register accessor: Arbitration Lost …","BUS_TIMING_0 (rw) register accessor: Bus Timing Register 0","BUS_TIMING_1 (rw) register accessor: Bus Timing Register 1","CLOCK_DIVIDER (rw) register accessor: Clock Divider …","CMD (w) register accessor: Command Register","DATA_0 (rw) register accessor: Data register 0","DATA_1 (rw) register accessor: Data register 1","DATA_10 (rw) register accessor: Data register 10","DATA_11 (rw) register accessor: Data register 11","DATA_12 (rw) register accessor: Data register 12","DATA_2 (rw) register accessor: Data register 2","DATA_3 (rw) register accessor: Data register 3","DATA_4 (rw) register accessor: Data register 4","DATA_5 (rw) register accessor: Data register 5","DATA_6 (rw) register accessor: Data register 6","DATA_7 (rw) register accessor: Data register 7","DATA_8 (rw) register accessor: Data register 8","DATA_9 (rw) register accessor: Data register 9","ERR_CODE_CAP (r) register accessor: Error Code Capture …","ERR_WARNING_LIMIT (rw) register accessor: Error Warning …","INT_ENA (rw) register accessor: Interrupt Enable Register","INT_RAW (r) register accessor: Interrupt Register","MODE (rw) register accessor: Mode Register","RX_ERR_CNT (rw) register accessor: Receive Error Counter …","RX_MESSAGE_CNT (r) register accessor: Receive Message …","Register block","STATUS (r) register accessor: Status register","TX_ERR_CNT (rw) register accessor: Transmit Error Counter …","Arbitration Lost Capture Register","0x2c - Arbitration Lost Capture Register","","","Bus Timing Register 0","0x18 - Bus Timing Register 0","Bus Timing Register 1","0x1c - Bus Timing Register 1","Clock Divider register","0x7c - Clock Divider register","Command Register","0x04 - Command Register","Data register 0","0x40 - Data register 0","Data register 1","0x44 - Data register 1","Data register 10","0x68 - Data register 10","Data register 11","0x6c - Data register 11","Data register 12","0x70 - Data register 12","Data register 2","0x48 - Data register 2","Data register 3","0x4c - Data register 3","Data register 4","0x50 - Data register 4","Data register 5","0x54 - Data register 5","Data register 6","0x58 - Data register 6","Data register 7","0x5c - Data register 7","Data register 8","0x60 - Data register 8","Data register 9","0x64 - Data register 9","Error Code Capture Register","0x30 - Error Code Capture Register","Error Warning Limit Register","0x34 - Error Warning Limit Register","Returns the argument unchanged.","Interrupt Enable Register","0x10 - Interrupt Enable Register","Interrupt Register","0x0c - Interrupt Register","Calls <code>U::from(self)</code>.","Mode Register","0x00 - Mode Register","Receive Error Counter Register","0x38 - Receive Error Counter Register","Receive Message Counter Register","0x74 - Receive Message Counter Register","Status register","0x08 - Status register","","","Transmit Error Counter Register","0x3c - Transmit Error Counter Register","","Field <code>ARB_LOST_CAP</code> reader - This register contains …","Arbitration Lost Capture Register","Register <code>ARB_LOST_CAP</code> reader","Bits 0:4 - This register contains information about the …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BAUD_PRESC</code> reader - Baud Rate Prescaler, determines …","Field <code>BAUD_PRESC</code> writer - Baud Rate Prescaler, determines …","Bus Timing Register 0","Register <code>BUS_TIMING_0</code> reader","Field <code>SYNC_JUMP_WIDTH</code> reader - Synchronization Jump Width …","Field <code>SYNC_JUMP_WIDTH</code> writer - Synchronization Jump Width …","Register <code>BUS_TIMING_0</code> writer","Bits 0:5 - Baud Rate Prescaler, determines the frequency …","Bits 0:5 - Baud Rate Prescaler, determines the frequency …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 6:7 - Synchronization Jump Width (SJW), 1 \\\\verb+~+ 14 …","Bits 6:7 - Synchronization Jump Width (SJW), 1 \\\\verb+~+ 14 …","","","","Bus Timing Register 1","Register <code>BUS_TIMING_1</code> reader","Field <code>TIME_SAMP</code> reader - The number of sample points. 0: …","Field <code>TIME_SAMP</code> writer - The number of sample points. 0: …","Field <code>TIME_SEG1</code> reader - The width of PBS1.","Field <code>TIME_SEG1</code> writer - The width of PBS1.","Field <code>TIME_SEG2</code> reader - The width of PBS2.","Field <code>TIME_SEG2</code> writer - The width of PBS2.","Register <code>BUS_TIMING_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - The number of sample points. 0: the bus is sampled …","Bit 7 - The number of sample points. 0: the bus is sampled …","Bits 0:3 - The width of PBS1.","Bits 0:3 - The width of PBS1.","Bits 4:6 - The width of PBS2.","Bits 4:6 - The width of PBS2.","","","","Field <code>CD</code> reader - These bits are used to configure …","Field <code>CD</code> writer - These bits are used to configure …","Clock Divider register","Field <code>CLOCK_OFF</code> reader - This bit can be configured under …","Field <code>CLOCK_OFF</code> writer - This bit can be configured under …","Register <code>CLOCK_DIVIDER</code> reader","Register <code>CLOCK_DIVIDER</code> writer","Writes raw bits to the register.","","","Bits 0:7 - These bits are used to configure frequency …","Bits 0:7 - These bits are used to configure frequency …","Bit 8 - This bit can be configured under reset mode. 1: …","Bit 8 - This bit can be configured under reset mode. 1: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ABORT_TX</code> writer - Set the bit to 1 to cancel a …","Field <code>CLR_OVERRUN</code> writer - Set the bit to 1 to clear the …","Command Register","Field <code>RELEASE_BUF</code> writer - Set the bit to 1 to release the …","Field <code>SELF_RX_REQ</code> writer - Self reception request command. …","Field <code>TX_REQ</code> writer - Set the bit to 1 to allow the …","Register <code>CMD</code> writer","Bit 1 - Set the bit to 1 to cancel a pending transmission …","Writes raw bits to the register.","","","Bit 3 - Set the bit to 1 to clear the data overrun status …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set the bit to 1 to release the RX buffer.","Bit 4 - Self reception request command. Set the bit to 1 …","","","Bit 0 - Set the bit to 1 to allow the driving nodes start …","","Data register 0","Register <code>DATA_0</code> reader","Field <code>TX_BYTE_0</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_0</code> writer - In reset mode, it is acceptance …","Register <code>DATA_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 0 …","Bits 0:7 - In reset mode, it is acceptance code register 0 …","","Data register 1","Register <code>DATA_1</code> reader","Field <code>TX_BYTE_1</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_1</code> writer - In reset mode, it is acceptance …","Register <code>DATA_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 1 …","Bits 0:7 - In reset mode, it is acceptance code register 1 …","","Data register 10","Register <code>DATA_10</code> reader","Field <code>TX_BYTE_10</code> reader - Stored the 10th byte information …","Field <code>TX_BYTE_10</code> writer - Stored the 10th byte information …","Register <code>DATA_10</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - Stored the 10th byte information of the data to …","Bits 0:7 - Stored the 10th byte information of the data to …","","Data register 11","Register <code>DATA_11</code> reader","Field <code>TX_BYTE_11</code> reader - Stored the 11th byte information …","Field <code>TX_BYTE_11</code> writer - Stored the 11th byte information …","Register <code>DATA_11</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - Stored the 11th byte information of the data to …","Bits 0:7 - Stored the 11th byte information of the data to …","","Data register 12","Register <code>DATA_12</code> reader","Field <code>TX_BYTE_12</code> reader - Stored the 12th byte information …","Field <code>TX_BYTE_12</code> writer - Stored the 12th byte information …","Register <code>DATA_12</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - Stored the 12th byte information of the data to …","Bits 0:7 - Stored the 12th byte information of the data to …","","Data register 2","Register <code>DATA_2</code> reader","Field <code>TX_BYTE_2</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_2</code> writer - In reset mode, it is acceptance …","Register <code>DATA_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 2 …","Bits 0:7 - In reset mode, it is acceptance code register 2 …","","Data register 3","Register <code>DATA_3</code> reader","Field <code>TX_BYTE_3</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_3</code> writer - In reset mode, it is acceptance …","Register <code>DATA_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 3 …","Bits 0:7 - In reset mode, it is acceptance code register 3 …","","Data register 4","Register <code>DATA_4</code> reader","Field <code>TX_BYTE_4</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_4</code> writer - In reset mode, it is acceptance …","Register <code>DATA_4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance mask register 0 …","Bits 0:7 - In reset mode, it is acceptance mask register 0 …","","Data register 5","Register <code>DATA_5</code> reader","Field <code>TX_BYTE_5</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_5</code> writer - In reset mode, it is acceptance …","Register <code>DATA_5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance mask register 1 …","Bits 0:7 - In reset mode, it is acceptance mask register 1 …","","Data register 6","Register <code>DATA_6</code> reader","Field <code>TX_BYTE_6</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_6</code> writer - In reset mode, it is acceptance …","Register <code>DATA_6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance mask register 2 …","Bits 0:7 - In reset mode, it is acceptance mask register 2 …","","Data register 7","Register <code>DATA_7</code> reader","Field <code>TX_BYTE_7</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_7</code> writer - In reset mode, it is acceptance …","Register <code>DATA_7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance mask register 3 …","Bits 0:7 - In reset mode, it is acceptance mask register 3 …","","Data register 8","Register <code>DATA_8</code> reader","Field <code>TX_BYTE_8</code> reader - Stored the 8th byte information …","Field <code>TX_BYTE_8</code> writer - Stored the 8th byte information …","Register <code>DATA_8</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - Stored the 8th byte information of the data to …","Bits 0:7 - Stored the 8th byte information of the data to …","","Data register 9","Register <code>DATA_9</code> reader","Field <code>TX_BYTE_9</code> reader - Stored the 9th byte information …","Field <code>TX_BYTE_9</code> writer - Stored the 9th byte information …","Register <code>DATA_9</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - Stored the 9th byte information of the data to …","Bits 0:7 - Stored the 9th byte information of the data to …","","Field <code>ECC_DIRECTION</code> reader - This register contains …","Field <code>ECC_SEGMENT</code> reader - This register contains …","Field <code>ECC_TYPE</code> reader - This register contains information …","Error Code Capture Register","Register <code>ERR_CODE_CAP</code> reader","","","Bit 5 - This register contains information about …","Bits 0:4 - This register contains information about the …","Bits 6:7 - This register contains information about error …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ERR_WARNING_LIMIT</code> reader - Error warning threshold. …","Error Warning Limit Register","Field <code>ERR_WARNING_LIMIT</code> writer - Error warning threshold. …","Register <code>ERR_WARNING_LIMIT</code> reader","Register <code>ERR_WARNING_LIMIT</code> writer","Writes raw bits to the register.","","","Bits 0:7 - Error warning threshold. In the case when any …","Bits 0:7 - Error warning threshold. In the case when any …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ARB_LOST_INT_ENA</code> reader - Set this bit to 1 to …","Field <code>ARB_LOST_INT_ENA</code> writer - Set this bit to 1 to …","Field <code>BUS_ERR_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>BUS_ERR_INT_ENA</code> writer - Set this bit to 1 to enable …","Field <code>ERR_PASSIVE_INT_ENA</code> reader - Set this bit to 1 to …","Field <code>ERR_PASSIVE_INT_ENA</code> writer - Set this bit to 1 to …","Field <code>ERR_WARN_INT_ENA</code> reader - Set this bit to 1 to …","Field <code>ERR_WARN_INT_ENA</code> writer - Set this bit to 1 to …","Interrupt Enable Register","Field <code>OVERRUN_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>OVERRUN_INT_ENA</code> writer - Set this bit to 1 to enable …","Register <code>INT_ENA</code> reader","Field <code>RX_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>RX_INT_ENA</code> writer - Set this bit to 1 to enable …","Field <code>TX_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>TX_INT_ENA</code> writer - Set this bit to 1 to enable …","Register <code>INT_ENA</code> writer","Bit 6 - Set this bit to 1 to enable arbitration lost …","Bit 6 - Set this bit to 1 to enable arbitration lost …","Writes raw bits to the register.","","","Bit 7 - Set this bit to 1 to enable error interrupt.","Bit 7 - Set this bit to 1 to enable error interrupt.","Bit 5 - Set this bit to 1 to enable error passive …","Bit 5 - Set this bit to 1 to enable error passive …","Bit 2 - Set this bit to 1 to enable error warning …","Bit 2 - Set this bit to 1 to enable error warning …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to 1 to enable data overrun interrupt.","Bit 3 - Set this bit to 1 to enable data overrun interrupt.","Bit 0 - Set this bit to 1 to enable receive interrupt.","Bit 0 - Set this bit to 1 to enable receive interrupt.","","","Bit 1 - Set this bit to 1 to enable transmit interrupt.","Bit 1 - Set this bit to 1 to enable transmit interrupt.","","Field <code>ARB_LOST_INT_ST</code> reader - Arbitration lost interrupt. …","Field <code>BUS_ERR_INT_ST</code> reader - Error interrupt. If this bit …","Field <code>ERR_PASSIVE_INT_ST</code> reader - Error passive interrupt. …","Field <code>ERR_WARN_INT_ST</code> reader - Error warning interrupt. If …","Interrupt Register","Field <code>OVERRUN_INT_ST</code> reader - Data overrun interrupt. If …","Register <code>INT_RAW</code> reader","Field <code>RX_INT_ST</code> reader - Receive interrupt. If this bit is …","Field <code>TX_INT_ST</code> reader - Transmit interrupt. If this bit …","Bit 6 - Arbitration lost interrupt. If this bit is set to …","","","Bit 7 - Error interrupt. If this bit is set to 1, it …","Bit 5 - Error passive interrupt. If this bit is set to 1, …","Bit 2 - Error warning interrupt. If this bit is set to 1, …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - Data overrun interrupt. If this bit is set to 1, …","Bit 0 - Receive interrupt. If this bit is set to 1, it …","","","Bit 1 - Transmit interrupt. If this bit is set to 1, it …","","Field <code>LISTEN_ONLY_MODE</code> reader - 1: Listen only mode. In …","Field <code>LISTEN_ONLY_MODE</code> writer - 1: Listen only mode. In …","Mode Register","Register <code>MODE</code> reader","Field <code>RESET_MODE</code> reader - This bit is used to configure …","Field <code>RESET_MODE</code> writer - This bit is used to configure …","Field <code>RX_FILTER_MODE</code> reader - This bit is used to …","Field <code>RX_FILTER_MODE</code> writer - This bit is used to …","Field <code>SELF_TEST_MODE</code> reader - 1: Self test mode. In this …","Field <code>SELF_TEST_MODE</code> writer - 1: Self test mode. In this …","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - 1: Listen only mode. In this mode the nodes will …","Bit 1 - 1: Listen only mode. In this mode the nodes will …","Bit 0 - This bit is used to configure the operating mode …","Bit 0 - This bit is used to configure the operating mode …","Bit 3 - This bit is used to configure the filter mode. 0: …","Bit 3 - This bit is used to configure the filter mode. 0: …","Bit 2 - 1: Self test mode. In this mode the TX nodes can …","Bit 2 - 1: Self test mode. In this mode the TX nodes can …","","","","Register <code>RX_ERR_CNT</code> reader","Field <code>RX_ERR_CNT</code> reader - The RX error counter register, …","Receive Error Counter Register","Field <code>RX_ERR_CNT</code> writer - The RX error counter register, …","Register <code>RX_ERR_CNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - The RX error counter register, reflects value …","Bits 0:7 - The RX error counter register, reflects value …","","","","Register <code>RX_MESSAGE_CNT</code> reader","Receive Message Counter Register","Field <code>RX_MESSAGE_COUNTER</code> reader - This register reflects …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:6 - This register reflects the number of messages …","","","","Field <code>BUS_OFF_ST</code> reader - 1: In bus-off status, the TWAI …","Field <code>ERR_ST</code> reader - 1: At least one of the RX/TX error …","Field <code>MISS_ST</code> reader - This bit reflects whether the data …","Field <code>OVERRUN_ST</code> reader - 1: The RX FIFO is full and data …","Register <code>STATUS</code> reader","Field <code>RX_BUF_ST</code> reader - 1: The data in the RX buffer is …","Field <code>RX_ST</code> reader - 1: The TWAI Controller is receiving a …","Status register","Field <code>TX_BUF_ST</code> reader - 1: The TX buffer is empty, the …","Field <code>TX_COMPLETE</code> reader - 1: The TWAI controller has …","Field <code>TX_ST</code> reader - 1: The TWAI Controller is …","","","Bit 7 - 1: In bus-off status, the TWAI Controller is no …","Bit 6 - 1: At least one of the RX/TX error counter has …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - This bit reflects whether the data packet in the …","Bit 1 - 1: The RX FIFO is full and data overrun has …","Bit 0 - 1: The data in the RX buffer is not empty, with at …","Bit 4 - 1: The TWAI Controller is receiving a message from …","","","Bit 2 - 1: The TX buffer is empty, the CPU may write a …","Bit 3 - 1: The TWAI controller has successfully received a …","Bit 5 - 1: The TWAI Controller is transmitting a message …","","Register <code>TX_ERR_CNT</code> reader","Field <code>TX_ERR_CNT</code> reader - The TX error counter register, …","Transmit Error Counter Register","Field <code>TX_ERR_CNT</code> writer - The TX error counter register, …","Register <code>TX_ERR_CNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - The TX error counter register, reflects value …","Bits 0:7 - The TX error counter register, reflects value …","","AT_CMD_CHAR (rw) register accessor: ","AT_CMD_GAPTOUT (rw) register accessor: ","AT_CMD_POSTCNT (rw) register accessor: ","AT_CMD_PRECNT (rw) register accessor: ","AUTOBAUD (rw) register accessor: ","CLKDIV (rw) register accessor: ","CONF0 (rw) register accessor: ","CONF1 (rw) register accessor: ","DATE (rw) register accessor: ","FIFO (rw) register accessor: ","FLOW_CONF (rw) register accessor: ","HIGHPULSE (r) register accessor: ","ID (rw) register accessor: ","IDLE_CONF (rw) register accessor: ","INT_CLR (w) register accessor: ","INT_ENA (rw) register accessor: ","INT_RAW (r) register accessor: ","INT_ST (r) register accessor: ","LOWPULSE (r) register accessor: ","MEM_CNT_STATUS (r) register accessor: ","MEM_CONF (rw) register accessor: ","MEM_RX_STATUS (r) register accessor: ","MEM_TX_STATUS (r) register accessor: ","NEGPULSE (r) register accessor: ","POSPULSE (r) register accessor: ","RS485_CONF (rw) register accessor: ","RXD_CNT (r) register accessor: ","Register block","SLEEP_CONF (rw) register accessor: ","STATUS (r) register accessor: ","SWFC_CONF (rw) register accessor: ","","0x54 - ","","0x50 - ","","0x4c - ","","0x48 - ","","0x18 - ","","","","0x14 - ","","0x20 - ","","0x24 - ","","0x78 - ","","0x00 - ","","0x34 - ","Returns the argument unchanged.","","0x2c - ","","0x7c - ","","0x40 - ","","0x10 - ","","0x0c - ","","0x04 - ","","0x08 - ","Calls <code>U::from(self)</code>.","","0x28 - ","","0x64 - ","","0x58 - ","","0x60 - ","","0x5c - ","","0x6c - ","","0x68 - ","","0x44 - ","","0x30 - ","","0x38 - ","","0x1c - ","","0x3c - ","","","","Field <code>AT_CMD_CHAR</code> reader - This register is used to …","You can <code>read</code> this register and get <code>at_cmd_char::R</code>.  You …","Field <code>AT_CMD_CHAR</code> writer - This register is used to …","Field <code>CHAR_NUM</code> reader - This register is used to configure …","Field <code>CHAR_NUM</code> writer - This register is used to configure …","Register <code>AT_CMD_CHAR</code> reader","Register <code>AT_CMD_CHAR</code> writer","Bits 0:7 - This register is used to configure the content …","Bits 0:7 - This register is used to configure the content …","Writes raw bits to the register.","","","Bits 8:15 - This register is used to configure the num of …","Bits 8:15 - This register is used to configure the num of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>at_cmd_gaptout::R</code>.  You …","Register <code>AT_CMD_GAPTOUT</code> reader","Field <code>RX_GAP_TOUT</code> reader - This register is used to …","Field <code>RX_GAP_TOUT</code> writer - This register is used to …","Register <code>AT_CMD_GAPTOUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - This register is used to configure the …","Bits 0:23 - This register is used to configure the …","","","","You can <code>read</code> this register and get <code>at_cmd_postcnt::R</code>.  You …","Field <code>POST_IDLE_NUM</code> reader - This register is used to …","Field <code>POST_IDLE_NUM</code> writer - This register is used to …","Register <code>AT_CMD_POSTCNT</code> reader","Register <code>AT_CMD_POSTCNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - This register is used to configure the …","Bits 0:23 - This register is used to configure the …","","","","You can <code>read</code> this register and get <code>at_cmd_precnt::R</code>.  You …","Field <code>PRE_IDLE_NUM</code> reader - This register is used to …","Field <code>PRE_IDLE_NUM</code> writer - This register is used to …","Register <code>AT_CMD_PRECNT</code> reader","Register <code>AT_CMD_PRECNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - This register is used to configure the idle …","Bits 0:23 - This register is used to configure the idle …","","","","You can <code>read</code> this register and get <code>autobaud::R</code>.  You can …","Field <code>EN</code> reader - This is the enable bit for detecting …","Field <code>EN</code> writer - This is the enable bit for detecting …","Field <code>GLITCH_FILT</code> reader - when input pulse width is lower …","Field <code>GLITCH_FILT</code> writer - when input pulse width is lower …","Register <code>AUTOBAUD</code> reader","Register <code>AUTOBAUD</code> writer","Writes raw bits to the register.","","","Bit 0 - This is the enable bit for detecting baudrate.","Bit 0 - This is the enable bit for detecting baudrate.","Returns the argument unchanged.","Bits 8:15 - when input pulse width is lower then this …","Bits 8:15 - when input pulse width is lower then this …","Calls <code>U::from(self)</code>.","","","","Field <code>CLKDIV</code> reader - The register value is the integer …","You can <code>read</code> this register and get <code>clkdiv::R</code>.  You can …","Field <code>CLKDIV</code> writer - The register value is the integer …","Field <code>FRAG</code> reader - The register value is the decimal part …","Field <code>FRAG</code> writer - The register value is the decimal part …","Register <code>CLKDIV</code> reader","Register <code>CLKDIV</code> writer","Writes raw bits to the register.","","","Bits 0:19 - The register value is the integer part of the …","Bits 0:19 - The register value is the integer part of the …","Bits 20:23 - The register value is the decimal part of the …","Bits 20:23 - The register value is the decimal part of the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BIT_NUM</code> reader - This registe is used to set the …","Field <code>BIT_NUM</code> writer - This registe is used to set the …","Field <code>CLK_EN</code> reader - 1.force clock on for …","Field <code>CLK_EN</code> writer - 1.force clock on for …","You can <code>read</code> this register and get <code>conf0::R</code>.  You can <code>reset</code>…","Field <code>CTS_INV</code> reader - Set this bit to inverse the level …","Field <code>CTS_INV</code> writer - Set this bit to inverse the level …","Field <code>DSR_INV</code> reader - Set this bit to inverse the level …","Field <code>DSR_INV</code> writer - Set this bit to inverse the level …","Field <code>DTR_INV</code> reader - Set this bit to inverse the level …","Field <code>DTR_INV</code> writer - Set this bit to inverse the level …","Field <code>ERR_WR_MASK</code> reader - 1.receiver stops storing data …","Field <code>ERR_WR_MASK</code> writer - 1.receiver stops storing data …","Field <code>IRDA_DPLX</code> reader - Set this bit to enable irda …","Field <code>IRDA_DPLX</code> writer - Set this bit to enable irda …","Field <code>IRDA_EN</code> reader - Set this bit to enable irda …","Field <code>IRDA_EN</code> writer - Set this bit to enable irda …","Field <code>IRDA_RX_INV</code> reader - Set this bit to inverse the …","Field <code>IRDA_RX_INV</code> writer - Set this bit to inverse the …","Field <code>IRDA_TX_EN</code> reader - This is the start enable bit for …","Field <code>IRDA_TX_EN</code> writer - This is the start enable bit for …","Field <code>IRDA_TX_INV</code> reader - Set this bit to inverse the …","Field <code>IRDA_TX_INV</code> writer - Set this bit to inverse the …","Field <code>IRDA_WCTL</code> reader - 1.the irda transmitter’s 11th …","Field <code>IRDA_WCTL</code> writer - 1.the irda transmitter’s 11th …","Field <code>LOOPBACK</code> reader - Set this bit to enable uart …","Field <code>LOOPBACK</code> writer - Set this bit to enable uart …","Field <code>PARITY_EN</code> reader - Set this bit to enable uart …","Field <code>PARITY_EN</code> writer - Set this bit to enable uart …","Field <code>PARITY</code> reader - This register is used to configure …","Field <code>PARITY</code> writer - This register is used to configure …","Register <code>CONF0</code> reader","Field <code>RTS_INV</code> reader - Set this bit to inverse the level …","Field <code>RTS_INV</code> writer - Set this bit to inverse the level …","Field <code>RXD_INV</code> reader - Set this bit to inverse the level …","Field <code>RXD_INV</code> writer - Set this bit to inverse the level …","Field <code>RXFIFO_RST</code> reader - Set this bit to reset uart …","Field <code>RXFIFO_RST</code> writer - Set this bit to reset uart …","Field <code>STOP_BIT_NUM</code> reader - This register is used to set …","Field <code>STOP_BIT_NUM</code> writer - This register is used to set …","Field <code>SW_DTR</code> reader - This register is used to configure …","Field <code>SW_DTR</code> writer - This register is used to configure …","Field <code>SW_RTS</code> reader - This register is used to configure …","Field <code>SW_RTS</code> writer - This register is used to configure …","Field <code>TICK_REF_ALWAYS_ON</code> reader - This register is used to …","Field <code>TICK_REF_ALWAYS_ON</code> writer - This register is used to …","Field <code>TXD_BRK</code> reader - Set this bit to enbale transmitter …","Field <code>TXD_BRK</code> writer - Set this bit to enbale transmitter …","Field <code>TXD_INV</code> reader - Set this bit to inverse the level …","Field <code>TXD_INV</code> writer - Set this bit to inverse the level …","Field <code>TXFIFO_RST</code> reader - Set this bit to reset uart …","Field <code>TXFIFO_RST</code> writer - Set this bit to reset uart …","Field <code>TX_FLOW_EN</code> reader - Set this bit to enable …","Field <code>TX_FLOW_EN</code> writer - Set this bit to enable …","Register <code>CONF0</code> writer","Bits 2:3 - This registe is used to set the length of data: …","Bits 2:3 - This registe is used to set the length of data: …","Writes raw bits to the register.","","","Bit 25 - 1.force clock on for registers.support clock only …","Bit 25 - 1.force clock on for registers.support clock only …","Bit 20 - Set this bit to inverse the level value of uart …","Bit 20 - Set this bit to inverse the level value of uart …","Bit 21 - Set this bit to inverse the level value of uart …","Bit 21 - Set this bit to inverse the level value of uart …","Bit 24 - Set this bit to inverse the level value of uart …","Bit 24 - Set this bit to inverse the level value of uart …","Bit 26 - 1.receiver stops storing data int fifo when data …","Bit 26 - 1.receiver stops storing data int fifo when data …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - Set this bit to enable irda loopback mode.","Bit 9 - Set this bit to enable irda loopback mode.","Bit 16 - Set this bit to enable irda protocol.","Bit 16 - Set this bit to enable irda protocol.","Bit 13 - Set this bit to inverse the level value of irda …","Bit 13 - Set this bit to inverse the level value of irda …","Bit 10 - This is the start enable bit for irda transmitter.","Bit 10 - This is the start enable bit for irda transmitter.","Bit 12 - Set this bit to inverse the level value of irda …","Bit 12 - Set this bit to inverse the level value of irda …","Bit 11 - 1.the irda transmitter’s 11th bit is the same …","Bit 11 - 1.the irda transmitter’s 11th bit is the same …","Bit 14 - Set this bit to enable uart loopback test mode.","Bit 14 - Set this bit to enable uart loopback test mode.","Bit 0 - This register is used to configure the parity …","Bit 0 - This register is used to configure the parity …","Bit 1 - Set this bit to enable uart parity check.","Bit 1 - Set this bit to enable uart parity check.","Bit 23 - Set this bit to inverse the level value of uart …","Bit 23 - Set this bit to inverse the level value of uart …","Bit 19 - Set this bit to inverse the level value of uart …","Bit 19 - Set this bit to inverse the level value of uart …","Bit 17 - Set this bit to reset uart receiver’s fifo.","Bit 17 - Set this bit to reset uart receiver’s fifo.","Bits 4:5 - This register is used to set the length of stop …","Bits 4:5 - This register is used to set the length of stop …","Bit 7 - This register is used to configure the software …","Bit 7 - This register is used to configure the software …","Bit 6 - This register is used to configure the software …","Bit 6 - This register is used to configure the software …","Bit 27 - This register is used to select the clock.1.apb …","Bit 27 - This register is used to select the clock.1.apb …","","","Bit 15 - Set this bit to enable transmitter’s flow …","Bit 15 - Set this bit to enable transmitter’s flow …","Bit 8 - Set this bit to enbale transmitter to send 0 when …","Bit 8 - Set this bit to enbale transmitter to send 0 when …","Bit 22 - Set this bit to inverse the level value of uart …","Bit 22 - Set this bit to inverse the level value of uart …","Bit 18 - Set this bit to reset uart transmitter’s fifo.","Bit 18 - Set this bit to reset uart transmitter’s fifo.","","You can <code>read</code> this register and get <code>conf1::R</code>.  You can <code>reset</code>…","Register <code>CONF1</code> reader","Field <code>RXFIFO_FULL_THRHD</code> reader - When receiver receives …","Field <code>RXFIFO_FULL_THRHD</code> writer - When receiver receives …","Field <code>RX_FLOW_EN</code> reader - This is the flow enable bit for …","Field <code>RX_FLOW_EN</code> writer - This is the flow enable bit for …","Field <code>RX_FLOW_THRHD</code> reader - when receiver receives more …","Field <code>RX_FLOW_THRHD</code> writer - when receiver receives more …","Field <code>RX_TOUT_EN</code> reader - This is the enble bit for uart …","Field <code>RX_TOUT_EN</code> writer - This is the enble bit for uart …","Field <code>RX_TOUT_THRHD</code> reader - This register is used to …","Field <code>RX_TOUT_THRHD</code> writer - This register is used to …","Field <code>TXFIFO_EMPTY_THRHD</code> reader - when the data amount in …","Field <code>TXFIFO_EMPTY_THRHD</code> writer - when the data amount in …","Register <code>CONF1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - This is the flow enable bit for uart receiver. …","Bit 23 - This is the flow enable bit for uart receiver. …","Bits 16:22 - when receiver receives more data than its …","Bits 16:22 - when receiver receives more data than its …","Bit 31 - This is the enble bit for uart receiver’s …","Bit 31 - This is the enble bit for uart receiver’s …","Bits 24:30 - This register is used to configure the …","Bits 24:30 - This register is used to configure the …","Bits 0:6 - When receiver receives more data than its …","Bits 0:6 - When receiver receives more data than its …","","","Bits 8:14 - when the data amount in transmitter fifo is …","Bits 8:14 - when the data amount in transmitter fifo is …","","Field <code>DATE</code> reader - ","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - ","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31","Bits 0:31","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>fifo::R</code>.  You can <code>reset</code>…","Register <code>FIFO</code> reader","Field <code>RXFIFO_RD_BYTE</code> reader - This register stores one …","Field <code>RXFIFO_RD_BYTE</code> writer - This register stores one …","Register <code>FIFO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - This register stores one byte data read by rx …","Bits 0:7 - This register stores one byte data read by rx …","","","","You can <code>read</code> this register and get <code>flow_conf::R</code>.  You can …","Field <code>FORCE_XOFF</code> reader - Set this bit to set ctsn to …","Field <code>FORCE_XOFF</code> writer - Set this bit to set ctsn to …","Field <code>FORCE_XON</code> reader - Set this bit to clear ctsn to …","Field <code>FORCE_XON</code> writer - Set this bit to clear ctsn to …","Register <code>FLOW_CONF</code> reader","Field <code>SEND_XOFF</code> reader - Set this bit to send xoff char. …","Field <code>SEND_XOFF</code> writer - Set this bit to send xoff char. …","Field <code>SEND_XON</code> reader - Set this bit to send xon char. it …","Field <code>SEND_XON</code> writer - Set this bit to send xon char. it …","Field <code>SW_FLOW_CON_EN</code> reader - Set this bit to enable …","Field <code>SW_FLOW_CON_EN</code> writer - Set this bit to enable …","Register <code>FLOW_CONF</code> writer","Field <code>XONOFF_DEL</code> reader - Set this bit to remove flow …","Field <code>XONOFF_DEL</code> writer - Set this bit to remove flow …","Writes raw bits to the register.","","","Bit 3 - Set this bit to set ctsn to enable the transmitter …","Bit 3 - Set this bit to set ctsn to enable the transmitter …","Bit 2 - Set this bit to clear ctsn to stop the transmitter …","Bit 2 - Set this bit to clear ctsn to stop the transmitter …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - Set this bit to send xoff char. it is cleared by …","Bit 5 - Set this bit to send xoff char. it is cleared by …","Bit 4 - Set this bit to send xon char. it is cleared by …","Bit 4 - Set this bit to send xon char. it is cleared by …","Bit 0 - Set this bit to enable software flow control. it …","Bit 0 - Set this bit to enable software flow control. it …","","","","Bit 1 - Set this bit to remove flow control char from the …","Bit 1 - Set this bit to remove flow control char from the …","You can <code>read</code> this register and get <code>highpulse::R</code>.  See API.","Field <code>MIN_CNT</code> reader - This register stores the value of …","Register <code>HIGHPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the value of the maxinum …","","","","Field <code>ID</code> reader - ","You can <code>read</code> this register and get <code>id::R</code>.  You can <code>reset</code>, …","Field <code>ID</code> writer - ","Register <code>ID</code> reader","Register <code>ID</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31","Bits 0:31","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>idle_conf::R</code>.  You can …","Register <code>IDLE_CONF</code> reader","Field <code>RX_IDLE_THRHD</code> reader - when receiver takes more time …","Field <code>RX_IDLE_THRHD</code> writer - when receiver takes more time …","Field <code>TX_BRK_NUM</code> reader - This register is used to …","Field <code>TX_BRK_NUM</code> writer - This register is used to …","Field <code>TX_IDLE_NUM</code> reader - This register is used to …","Field <code>TX_IDLE_NUM</code> writer - This register is used to …","Register <code>IDLE_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - when receiver takes more time than this …","Bits 0:9 - when receiver takes more time than this …","","","Bits 20:27 - This register is used to configure the num of …","Bits 20:27 - This register is used to configure the num of …","Bits 10:19 - This register is used to configure the …","Bits 10:19 - This register is used to configure the …","","Field <code>AT_CMD_CHAR_DET_INT_CLR</code> writer - Set this bit to …","Field <code>BRK_DET_INT_CLR</code> writer - Set this bit to clear the …","Field <code>CTS_CHG_INT_CLR</code> writer - Set this bit to clear the …","Field <code>DSR_CHG_INT_CLR</code> writer - Set this bit to clear the …","Field <code>FRM_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>GLITCH_DET_INT_CLR</code> writer - Set this bit to clear …","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>PARITY_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_CLASH_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_FRM_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_PARITY_ERR_INT_CLR</code> writer - Set this bit to …","Field <code>RXFIFO_FULL_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_TOUT_INT_CLR</code> writer - Set this bit to clear …","Field <code>SW_XOFF_INT_CLR</code> writer - Set this bit to clear the …","Field <code>SW_XON_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TXFIFO_EMPTY_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_BRK_DONE_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_BRK_IDLE_DONE_INT_CLR</code> writer - Set this bit to …","Field <code>TX_DONE_INT_CLR</code> writer - Set this bit to clear the …","Register <code>INT_CLR</code> writer","Bit 18 - Set this bit to clear the at_cmd_char_det_int_raw …","Writes raw bits to the register.","","","Bit 7 - Set this bit to clear the brk_det_int_raw …","Bit 6 - Set this bit to clear the cts_chg_int_raw …","Bit 5 - Set this bit to clear the dsr_chg_int_raw …","Bit 3 - Set this bit to clear frm_err_int_raw interrupt.","Returns the argument unchanged.","Bit 11 - Set this bit to clear the glitch_det_int_raw …","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to clear parity_err_int_raw interrupt.","Bit 17 - Set this bit to clear the rs485_clash_int_raw …","Bit 16 - Set this bit to clear the rs485_frm_err_int_raw …","Bit 15 - Set this bit to clear the …","Bit 0 - Set this bit to clear the rxfifo_full_int_raw …","Bit 4 - Set this bit to clear rxfifo_ovf_int_raw interrupt.","Bit 8 - Set this bit to clear the rxfifo_tout_int_raw …","Bit 10 - Set this bit to clear the sw_xon_int_raw …","Bit 9 - Set this bit to clear the sw_xon_int_raw interrupt.","","","Bit 12 - Set this bit to clear the tx_brk_done_int_raw …","Bit 13 - Set this bit to clear the …","Bit 14 - Set this bit to clear the tx_done_int_raw …","Bit 1 - Set this bit to clear txfifo_empty_int_raw …","","Field <code>AT_CMD_CHAR_DET_INT_ENA</code> reader - This is the enable …","Field <code>AT_CMD_CHAR_DET_INT_ENA</code> writer - This is the enable …","Field <code>BRK_DET_INT_ENA</code> reader - This is the enable bit for …","Field <code>BRK_DET_INT_ENA</code> writer - This is the enable bit for …","Field <code>CTS_CHG_INT_ENA</code> reader - This is the enable bit for …","Field <code>CTS_CHG_INT_ENA</code> writer - This is the enable bit for …","Field <code>DSR_CHG_INT_ENA</code> reader - This is the enable bit for …","Field <code>DSR_CHG_INT_ENA</code> writer - This is the enable bit for …","Field <code>FRM_ERR_INT_ENA</code> reader - This is the enable bit for …","Field <code>FRM_ERR_INT_ENA</code> writer - This is the enable bit for …","Field <code>GLITCH_DET_INT_ENA</code> reader - This is the enable bit …","Field <code>GLITCH_DET_INT_ENA</code> writer - This is the enable bit …","You can <code>read</code> this register and get <code>int_ena::R</code>.  You can …","Field <code>PARITY_ERR_INT_ENA</code> reader - This is the enable bit …","Field <code>PARITY_ERR_INT_ENA</code> writer - This is the enable bit …","Register <code>INT_ENA</code> reader","Field <code>RS485_CLASH_INT_ENA</code> reader - This is the enable bit …","Field <code>RS485_CLASH_INT_ENA</code> writer - This is the enable bit …","Field <code>RS485_FRM_ERR_INT_ENA</code> reader - This is the enable …","Field <code>RS485_FRM_ERR_INT_ENA</code> writer - This is the enable …","Field <code>RS485_PARITY_ERR_INT_ENA</code> reader - This is the enable …","Field <code>RS485_PARITY_ERR_INT_ENA</code> writer - This is the enable …","Field <code>RXFIFO_FULL_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_FULL_INT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_TOUT_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_TOUT_INT_ENA</code> writer - This is the enable bit …","Field <code>SW_XOFF_INT_ENA</code> reader - This is the enable bit for …","Field <code>SW_XOFF_INT_ENA</code> writer - This is the enable bit for …","Field <code>SW_XON_INT_ENA</code> reader - This is the enable bit for …","Field <code>SW_XON_INT_ENA</code> writer - This is the enable bit for …","Field <code>TXFIFO_EMPTY_INT_ENA</code> reader - This is the enable bit …","Field <code>TXFIFO_EMPTY_INT_ENA</code> writer - This is the enable bit …","Field <code>TX_BRK_DONE_INT_ENA</code> reader - This is the enable bit …","Field <code>TX_BRK_DONE_INT_ENA</code> writer - This is the enable bit …","Field <code>TX_BRK_IDLE_DONE_INT_ENA</code> reader - This is the enable …","Field <code>TX_BRK_IDLE_DONE_INT_ENA</code> writer - This is the enable …","Field <code>TX_DONE_INT_ENA</code> reader - This is the enable bit for …","Field <code>TX_DONE_INT_ENA</code> writer - This is the enable bit for …","Register <code>INT_ENA</code> writer","Bit 18 - This is the enable bit for at_cmd_char_det_int_st …","Bit 18 - This is the enable bit for at_cmd_char_det_int_st …","Writes raw bits to the register.","","","Bit 7 - This is the enable bit for brk_det_int_st register.","Bit 7 - This is the enable bit for brk_det_int_st register.","Bit 6 - This is the enable bit for cts_chg_int_st register.","Bit 6 - This is the enable bit for cts_chg_int_st register.","Bit 5 - This is the enable bit for dsr_chg_int_st register.","Bit 5 - This is the enable bit for dsr_chg_int_st register.","Bit 3 - This is the enable bit for frm_err_int_st register.","Bit 3 - This is the enable bit for frm_err_int_st register.","Returns the argument unchanged.","Bit 11 - This is the enable bit for glitch_det_int_st …","Bit 11 - This is the enable bit for glitch_det_int_st …","Calls <code>U::from(self)</code>.","Bit 2 - This is the enable bit for parity_err_int_st …","Bit 2 - This is the enable bit for parity_err_int_st …","Bit 17 - This is the enable bit for rs485_clash_int_st …","Bit 17 - This is the enable bit for rs485_clash_int_st …","Bit 16 - This is the enable bit for …","Bit 16 - This is the enable bit for …","Bit 15 - This is the enable bit for …","Bit 15 - This is the enable bit for …","Bit 0 - This is the enable bit for rxfifo_full_int_st …","Bit 0 - This is the enable bit for rxfifo_full_int_st …","Bit 4 - This is the enable bit for rxfifo_ovf_int_st …","Bit 4 - This is the enable bit for rxfifo_ovf_int_st …","Bit 8 - This is the enable bit for rxfifo_tout_int_st …","Bit 8 - This is the enable bit for rxfifo_tout_int_st …","Bit 10 - This is the enable bit for sw_xoff_int_st …","Bit 10 - This is the enable bit for sw_xoff_int_st …","Bit 9 - This is the enable bit for sw_xon_int_st register.","Bit 9 - This is the enable bit for sw_xon_int_st register.","","","Bit 12 - This is the enable bit for tx_brk_done_int_st …","Bit 12 - This is the enable bit for tx_brk_done_int_st …","Bit 13 - This is the enable bit for …","Bit 13 - This is the enable bit for …","Bit 14 - This is the enable bit for tx_done_int_st …","Bit 14 - This is the enable bit for tx_done_int_st …","Bit 1 - This is the enable bit for rxfifo_full_int_st …","Bit 1 - This is the enable bit for rxfifo_full_int_st …","","Field <code>AT_CMD_CHAR_DET_INT_RAW</code> reader - This interrupt raw …","Field <code>BRK_DET_INT_RAW</code> reader - This interrupt raw bit …","Field <code>CTS_CHG_INT_RAW</code> reader - This interrupt raw bit …","Field <code>DSR_CHG_INT_RAW</code> reader - This interrupt raw bit …","Field <code>FRM_ERR_INT_RAW</code> reader - This interrupt raw bit …","Field <code>GLITCH_DET_INT_RAW</code> reader - This interrupt raw bit …","You can <code>read</code> this register and get <code>int_raw::R</code>.  See API.","Field <code>PARITY_ERR_INT_RAW</code> reader - This interrupt raw bit …","Register <code>INT_RAW</code> reader","Field <code>RS485_CLASH_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RS485_FRM_ERR_INT_RAW</code> reader - This interrupt raw …","Field <code>RS485_PARITY_ERR_INT_RAW</code> reader - This interrupt raw …","Field <code>RXFIFO_FULL_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_OVF_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_TOUT_INT_RAW</code> reader - This interrupt raw bit …","Field <code>SW_XOFF_INT_RAW</code> reader - This interrupt raw bit …","Field <code>SW_XON_INT_RAW</code> reader - This interrupt raw bit turns …","Field <code>TXFIFO_EMPTY_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TX_BRK_DONE_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TX_BRK_IDLE_DONE_INT_RAW</code> reader - This interrupt raw …","Field <code>TX_DONE_INT_RAW</code> reader - This interrupt raw bit …","Bit 18 - This interrupt raw bit turns to high level when …","","","Bit 7 - This interrupt raw bit turns to high level when …","Bit 6 - This interrupt raw bit turns to high level when …","Bit 5 - This interrupt raw bit turns to high level when …","Bit 3 - This interrupt raw bit turns to high level when …","Returns the argument unchanged.","Bit 11 - This interrupt raw bit turns to high level when …","Calls <code>U::from(self)</code>.","Bit 2 - This interrupt raw bit turns to high level when …","Bit 17 - This interrupt raw bit turns to high level when …","Bit 16 - This interrupt raw bit turns to high level when …","Bit 15 - This interrupt raw bit turns to high level when …","Bit 0 - This interrupt raw bit turns to high level when …","Bit 4 - This interrupt raw bit turns to high level when …","Bit 8 - This interrupt raw bit turns to high level when …","Bit 10 - This interrupt raw bit turns to high level when …","Bit 9 - This interrupt raw bit turns to high level when …","","","Bit 12 - This interrupt raw bit turns to high level when …","Bit 13 - This interrupt raw bit turns to high level when …","Bit 14 - This interrupt raw bit turns to high level when …","Bit 1 - This interrupt raw bit turns to high level when …","","Field <code>AT_CMD_CHAR_DET_INT_ST</code> reader - This is the status …","Field <code>BRK_DET_INT_ST</code> reader - This is the status bit for …","Field <code>CTS_CHG_INT_ST</code> reader - This is the status bit for …","Field <code>DSR_CHG_INT_ST</code> reader - This is the status bit for …","Field <code>FRM_ERR_INT_ST</code> reader - This is the status bit for …","Field <code>GLITCH_DET_INT_ST</code> reader - This is the status bit …","You can <code>read</code> this register and get <code>int_st::R</code>.  See API.","Field <code>PARITY_ERR_INT_ST</code> reader - This is the status bit …","Register <code>INT_ST</code> reader","Field <code>RS485_CLASH_INT_ST</code> reader - This is the status bit …","Field <code>RS485_FRM_ERR_INT_ST</code> reader - This is the status bit …","Field <code>RS485_PARITY_ERR_INT_ST</code> reader - This is the status …","Field <code>RXFIFO_FULL_INT_ST</code> reader - This is the status bit …","Field <code>RXFIFO_OVF_INT_ST</code> reader - This is the status bit …","Field <code>RXFIFO_TOUT_INT_ST</code> reader - This is the status bit …","Field <code>SW_XOFF_INT_ST</code> reader - This is the status bit for …","Field <code>SW_XON_INT_ST</code> reader - This is the status bit for …","Field <code>TXFIFO_EMPTY_INT_ST</code> reader - This is the status bit …","Field <code>TX_BRK_DONE_INT_ST</code> reader - This is the status bit …","Field <code>TX_BRK_IDLE_DONE_INT_ST</code> reader - This is the stauts …","Field <code>TX_DONE_INT_ST</code> reader - This is the status bit for …","Bit 18 - This is the status bit for at_cmd_det_int_raw …","","","Bit 7 - This is the status bit for brk_det_int_raw when …","Bit 6 - This is the status bit for cts_chg_int_raw when …","Bit 5 - This is the status bit for dsr_chg_int_raw when …","Bit 3 - This is the status bit for frm_err_int_raw when …","Returns the argument unchanged.","Bit 11 - This is the status bit for glitch_det_int_raw …","Calls <code>U::from(self)</code>.","Bit 2 - This is the status bit for parity_err_int_raw when …","Bit 17 - This is the status bit for rs485_clash_int_raw …","Bit 16 - This is the status bit for rs485_fm_err_int_raw …","Bit 15 - This is the status bit for …","Bit 0 - This is the status bit for rxfifo_full_int_raw …","Bit 4 - This is the status bit for rxfifo_ovf_int_raw when …","Bit 8 - This is the status bit for rxfifo_tout_int_raw …","Bit 10 - This is the status bit for sw_xoff_int_raw when …","Bit 9 - This is the status bit for sw_xon_int_raw when …","","","Bit 12 - This is the status bit for tx_brk_done_int_raw …","Bit 13 - This is the stauts bit for …","Bit 14 - This is the status bit for tx_done_int_raw when …","Bit 1 - This is the status bit for txfifo_empty_int_raw …","","You can <code>read</code> this register and get <code>lowpulse::R</code>.  See API.","Field <code>MIN_CNT</code> reader - This register stores the value of …","Register <code>LOWPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the value of the minimum …","","","","You can <code>read</code> this register and get <code>mem_cnt_status::R</code>.  See …","Register <code>MEM_CNT_STATUS</code> reader","Field <code>RX_MEM_CNT</code> reader - Refer to the rxfifo_cnt’s …","Field <code>TX_MEM_CNT</code> reader - Refer to the txfifo_cnt’s …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Refer to the rxfifo_cnt’s description.","","","Bits 3:5 - Refer to the txfifo_cnt’s description.","","You can <code>read</code> this register and get <code>mem_conf::R</code>.  You can …","Field <code>MEM_PD</code> reader - Set this bit to power down mem.when …","Field <code>MEM_PD</code> writer - Set this bit to power down mem.when …","Register <code>MEM_CONF</code> reader","Field <code>RX_FLOW_THRHD_H3</code> reader - Refer to the rx_flow_thrhd…","Field <code>RX_FLOW_THRHD_H3</code> writer - Refer to the rx_flow_thrhd…","Field <code>RX_MEM_FULL_THRHD</code> reader - Refer to the …","Field <code>RX_MEM_FULL_THRHD</code> writer - Refer to the …","Field <code>RX_SIZE</code> reader - This register is used to configure …","Field <code>RX_SIZE</code> writer - This register is used to configure …","Field <code>RX_TOUT_THRHD_H3</code> reader - Refer to the rx_tout_thrhd…","Field <code>RX_TOUT_THRHD_H3</code> writer - Refer to the rx_tout_thrhd…","Field <code>TX_MEM_EMPTY_THRHD</code> reader - Refer to …","Field <code>TX_MEM_EMPTY_THRHD</code> writer - Refer to …","Field <code>TX_SIZE</code> reader - This register is used to configure …","Field <code>TX_SIZE</code> writer - This register is used to configure …","Register <code>MEM_CONF</code> writer","Field <code>XOFF_THRESHOLD_H2</code> reader - Refer to the …","Field <code>XOFF_THRESHOLD_H2</code> writer - Refer to the …","Field <code>XON_THRESHOLD_H2</code> reader - Refer to the …","Field <code>XON_THRESHOLD_H2</code> writer - Refer to the …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to power down mem.when reg_mem_pd …","Bit 0 - Set this bit to power down mem.when reg_mem_pd …","Bits 15:17 - Refer to the rx_flow_thrhd’s description.","Bits 15:17 - Refer to the rx_flow_thrhd’s description.","Bits 25:27 - Refer to the rxfifo_full_thrhd’s …","Bits 25:27 - Refer to the rxfifo_full_thrhd’s …","Bits 3:6 - This register is used to configure the amount …","Bits 3:6 - This register is used to configure the amount …","Bits 18:20 - Refer to the rx_tout_thrhd’s description.","Bits 18:20 - Refer to the rx_tout_thrhd’s description.","","","Bits 28:30 - Refer to txfifo_empty_thrhd’s description.","Bits 28:30 - Refer to txfifo_empty_thrhd’s description.","Bits 7:10 - This register is used to configure the amount …","Bits 7:10 - This register is used to configure the amount …","","Bits 23:24 - Refer to the uart_xoff_threshold’s …","Bits 23:24 - Refer to the uart_xoff_threshold’s …","Bits 21:22 - Refer to the uart_xon_threshold’s …","Bits 21:22 - Refer to the uart_xon_threshold’s …","Field <code>MEM_RX_RD_ADDR</code> reader - This register stores the rx …","Field <code>MEM_RX_STATUS</code> reader - This register stores the …","You can <code>read</code> this register and get <code>mem_rx_status::R</code>.  See …","Field <code>MEM_RX_WR_ADDR</code> reader - This register stores the rx …","Register <code>MEM_RX_STATUS</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 2:12 - This register stores the rx mem read address","Bits 0:23 - This register stores the current uart rx mem …","Bits 13:23 - This register stores the rx mem write address","","","","Field <code>MEM_TX_STATUS</code> reader - ","You can <code>read</code> this register and get <code>mem_tx_status::R</code>.  See …","Register <code>MEM_TX_STATUS</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23","","","","Field <code>NEGEDGE_MIN_CNT</code> reader - This register stores the …","You can <code>read</code> this register and get <code>negpulse::R</code>.  See API.","Register <code>NEGPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the count of rxd negedge …","","","","Field <code>POSEDGE_MIN_CNT</code> reader - This register stores the …","You can <code>read</code> this register and get <code>pospulse::R</code>.  See API.","Register <code>POSPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the count of rxd posedge …","","","","Field <code>DL0_EN</code> reader - Set this bit to delay the stop bit …","Field <code>DL0_EN</code> writer - Set this bit to delay the stop bit …","Field <code>DL1_EN</code> reader - Set this bit to delay the stop bit …","Field <code>DL1_EN</code> writer - Set this bit to delay the stop bit …","Register <code>RS485_CONF</code> reader","Field <code>RS485RXBY_TX_EN</code> reader - 1: enable rs485’s …","Field <code>RS485RXBY_TX_EN</code> writer - 1: enable rs485’s …","Field <code>RS485TX_RX_EN</code> reader - Set this bit to enable …","Field <code>RS485TX_RX_EN</code> writer - Set this bit to enable …","You can <code>read</code> this register and get <code>rs485_conf::R</code>.  You can …","Field <code>RS485_EN</code> reader - Set this bit to choose rs485 mode.","Field <code>RS485_EN</code> writer - Set this bit to choose rs485 mode.","Field <code>RS485_RX_DLY_NUM</code> reader - This register is used to …","Field <code>RS485_RX_DLY_NUM</code> writer - This register is used to …","Field <code>RS485_TX_DLY_NUM</code> reader - This register is used to …","Field <code>RS485_TX_DLY_NUM</code> writer - This register is used to …","Register <code>RS485_CONF</code> writer","Writes raw bits to the register.","","","Bit 1 - Set this bit to delay the stop bit by 1 bit.","Bit 1 - Set this bit to delay the stop bit by 1 bit.","Bit 2 - Set this bit to delay the stop bit by 1 bit.","Bit 2 - Set this bit to delay the stop bit by 1 bit.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to choose rs485 mode.","Bit 0 - Set this bit to choose rs485 mode.","Bit 5 - This register is used to delay the receiver’s …","Bit 5 - This register is used to delay the receiver’s …","Bits 6:9 - This register is used to delay the transmitter…","Bits 6:9 - This register is used to delay the transmitter…","Bit 4 - 1: enable rs485’s transmitter to send data when …","Bit 4 - 1: enable rs485’s transmitter to send data when …","Bit 3 - Set this bit to enable loopback transmitter’s …","Bit 3 - Set this bit to enable loopback transmitter’s …","","","","Register <code>RXD_CNT</code> reader","You can <code>read</code> this register and get <code>rxd_cnt::R</code>.  See API.","Field <code>RXD_EDGE_CNT</code> reader - This register stores the count …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register stores the count of rxd edge …","","","","Field <code>ACTIVE_THRESHOLD</code> reader - When the input rxd edge …","Field <code>ACTIVE_THRESHOLD</code> writer - When the input rxd edge …","Register <code>SLEEP_CONF</code> reader","You can <code>read</code> this register and get <code>sleep_conf::R</code>.  You can …","Register <code>SLEEP_CONF</code> writer","Bits 0:9 - When the input rxd edge changes more than this …","Bits 0:9 - When the input rxd edge changes more than this …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CTSN</code> reader - This register stores the level value …","Field <code>DSRN</code> reader - This register stores the level value …","Field <code>DTRN</code> reader - The register represent the level value …","Register <code>STATUS</code> reader","Field <code>RTSN</code> reader - This register represent the level …","Field <code>RXD</code> reader - This register stores the level value of …","Field <code>RXFIFO_CNT</code> reader - (rx_mem_cnt rxfifo_cnt) stores …","You can <code>read</code> this register and get <code>status::R</code>.  See API.","Field <code>ST_URX_OUT</code> reader - This register stores the value …","Field <code>ST_UTX_OUT</code> reader - This register stores the value …","Field <code>TXD</code> reader - This register represent the level value …","Field <code>TXFIFO_CNT</code> reader - (tx_mem_cnt txfifo_cnt) stores …","","","Bit 14 - This register stores the level value of the …","Bit 13 - This register stores the level value of the …","Bit 29 - The register represent the level value of the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - This register represent the level value of the …","Bit 15 - This register stores the level value of the …","Bits 0:7 - (rx_mem_cnt rxfifo_cnt) stores the byte num of …","Bits 8:11 - This register stores the value of receiver’s …","Bits 24:27 - This register stores the value of transmitter…","","","Bit 31 - This register represent the level value of the …","Bits 16:23 - (tx_mem_cnt txfifo_cnt) stores the byte num …","","Register <code>SWFC_CONF</code> reader","You can <code>read</code> this register and get <code>swfc_conf::R</code>.  You can …","Register <code>SWFC_CONF</code> writer","Field <code>XOFF_CHAR</code> reader - This register stores the xoff …","Field <code>XOFF_CHAR</code> writer - This register stores the xoff …","Field <code>XOFF_THRESHOLD</code> reader - When the data amount in …","Field <code>XOFF_THRESHOLD</code> writer - When the data amount in …","Field <code>XON_CHAR</code> reader - This register stores the xon flow …","Field <code>XON_CHAR</code> writer - This register stores the xon flow …","Field <code>XON_THRESHOLD</code> reader - when the data amount in …","Field <code>XON_THRESHOLD</code> writer - when the data amount in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 24:31 - This register stores the xoff flow control …","Bits 24:31 - This register stores the xoff flow control …","Bits 8:15 - When the data amount in receiver’s fifo is …","Bits 8:15 - When the data amount in receiver’s fifo is …","Bits 16:23 - This register stores the xon flow control …","Bits 16:23 - This register stores the xon flow control …","Bits 0:7 - when the data amount in receiver’s fifo is …","Bits 0:7 - when the data amount in receiver’s fifo is …","ACK_NUM (rw) register accessor: ","AHB_TEST (rw) register accessor: ","CONF0 (rw) register accessor: ","CONF1 (rw) register accessor: ","DATE (rw) register accessor: ","DMA_IN_DSCR (r) register accessor: ","DMA_IN_DSCR_BF0 (r) register accessor: ","DMA_IN_DSCR_BF1 (r) register accessor: ","DMA_IN_ERR_EOF_DES_ADDR (r) register accessor: ","DMA_IN_LINK (rw) register accessor: ","DMA_IN_POP (rw) register accessor: ","DMA_IN_STATUS (r) register accessor: ","DMA_IN_SUC_EOF_DES_ADDR (r) register accessor: ","DMA_OUT_DSCR (r) register accessor: ","DMA_OUT_DSCR_BF0 (r) register accessor: ","DMA_OUT_DSCR_BF1 (r) register accessor: ","DMA_OUT_EOF_BFR_DES_ADDR (r) register accessor: ","DMA_OUT_EOF_DES_ADDR (r) register accessor: ","DMA_OUT_LINK (rw) register accessor: ","DMA_OUT_PUSH (rw) register accessor: ","DMA_OUT_STATUS (r) register accessor: ","ESCAPE_CONF (rw) register accessor: ","ESC_CONF0 (rw) register accessor: ","ESC_CONF1 (rw) register accessor: ","ESC_CONF2 (rw) register accessor: ","ESC_CONF3 (rw) register accessor: ","HUNG_CONF (rw) register accessor: ","INT_CLR (w) register accessor: ","INT_ENA (rw) register accessor: ","INT_RAW (r) register accessor: ","INT_ST (r) register accessor: ","PKT_THRES (rw) register accessor: ","Q0_WORD0 (rw) register accessor: ","Q0_WORD1 (rw) register accessor: ","Q1_WORD0 (rw) register accessor: ","Q1_WORD1 (rw) register accessor: ","Q2_WORD0 (rw) register accessor: ","Q2_WORD1 (rw) register accessor: ","Q3_WORD0 (rw) register accessor: ","Q3_WORD1 (rw) register accessor: ","Q4_WORD0 (rw) register accessor: ","Q4_WORD1 (rw) register accessor: ","Q5_WORD0 (rw) register accessor: ","Q5_WORD1 (rw) register accessor: ","Q6_WORD0 (rw) register accessor: ","Q6_WORD1 (rw) register accessor: ","QUICK_SENT (rw) register accessor: ","RX_HEAD (r) register accessor: ","Register block","STATE0 (r) register accessor: ","STATE1 (r) register accessor: ","","0x6c - ","","0x48 - ","","","","0x00 - ","","0x2c - ","","0xfc - ","","0x4c - ","","0x50 - ","","0x54 - ","","0x40 - ","","0x28 - ","","0x20 - ","","0x1c - ","","0x3c - ","","0x58 - ","","0x5c - ","","0x60 - ","","0x44 - ","","0x38 - ","","0x24 - ","","0x18 - ","","0x14 - ","","0xb0 - ","","0xb4 - ","","0xb8 - ","","0xbc - ","","0x64 - ","Returns the argument unchanged.","","0x68 - ","","0x10 - ","","0x0c - ","","0x04 - ","","0x08 - ","Calls <code>U::from(self)</code>.","","0xc0 - ","","0x78 - ","","0x7c - ","","0x80 - ","","0x84 - ","","0x88 - ","","0x8c - ","","0x90 - ","","0x94 - ","","0x98 - ","","0x9c - ","","0xa0 - ","","0xa4 - ","","0xa8 - ","","0xac - ","","0x74 - ","","0x70 - ","","0x30 - ","","0x34 - ","","","","You can <code>read</code> this register and get <code>ack_num::R</code>.  You can …","Register <code>ACK_NUM</code> reader","Register <code>ACK_NUM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AHB_TESTADDR</code> reader - The two bits represent ahb bus …","Field <code>AHB_TESTADDR</code> writer - The two bits represent ahb bus …","Field <code>AHB_TESTMODE</code> reader - bit2 is ahb bus test enable …","Field <code>AHB_TESTMODE</code> writer - bit2 is ahb bus test enable …","You can <code>read</code> this register and get <code>ahb_test::R</code>.  You can …","Register <code>AHB_TEST</code> reader","Register <code>AHB_TEST</code> writer","Bits 4:5 - The two bits represent ahb bus address bit[20:19…","Bits 4:5 - The two bits represent ahb bus address bit[20:19…","Bits 0:2 - bit2 is ahb bus test enable ,bit1 is used to …","Bits 0:2 - bit2 is ahb bus test enable ,bit1 is used to …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AHBM_FIFO_RST</code> reader - Set this bit to reset dma ahb …","Field <code>AHBM_FIFO_RST</code> writer - Set this bit to reset dma ahb …","Field <code>AHBM_RST</code> reader - Set this bit to reset dma ahb …","Field <code>AHBM_RST</code> writer - Set this bit to reset dma ahb …","Field <code>CLK_EN</code> reader - Set this bit to enable clock-gating …","Field <code>CLK_EN</code> writer - Set this bit to enable clock-gating …","You can <code>read</code> this register and get <code>conf0::R</code>.  You can <code>reset</code>…","Field <code>CRC_REC_EN</code> reader - Set this bit to enable receiver…","Field <code>CRC_REC_EN</code> writer - Set this bit to enable receiver…","Field <code>ENCODE_CRC_EN</code> reader - Set this bit to enable crc …","Field <code>ENCODE_CRC_EN</code> writer - Set this bit to enable crc …","Field <code>HEAD_EN</code> reader - Set this bit to enable to use head …","Field <code>HEAD_EN</code> writer - Set this bit to enable to use head …","Field <code>INDSCR_BURST_EN</code> reader - Set this bit to enable DMA …","Field <code>INDSCR_BURST_EN</code> writer - Set this bit to enable DMA …","Field <code>IN_LOOP_TEST</code> reader - Set this bit to enable loop …","Field <code>IN_LOOP_TEST</code> writer - Set this bit to enable loop …","Field <code>IN_RST</code> reader - Set this bit to reset in link …","Field <code>IN_RST</code> writer - Set this bit to reset in link …","Field <code>LEN_EOF_EN</code> reader - Set this bit to enable to use …","Field <code>LEN_EOF_EN</code> writer - Set this bit to enable to use …","Field <code>MEM_TRANS_EN</code> reader - ","Field <code>MEM_TRANS_EN</code> writer - ","Field <code>OUTDSCR_BURST_EN</code> reader - Set this bit to enable DMA …","Field <code>OUTDSCR_BURST_EN</code> writer - Set this bit to enable DMA …","Field <code>OUT_AUTO_WRBACK</code> reader - when in link’s length is …","Field <code>OUT_AUTO_WRBACK</code> writer - when in link’s length is …","Field <code>OUT_DATA_BURST_EN</code> reader - Set this bit to enable …","Field <code>OUT_DATA_BURST_EN</code> writer - Set this bit to enable …","Field <code>OUT_EOF_MODE</code> reader - Set this bit to produce eof …","Field <code>OUT_EOF_MODE</code> writer - Set this bit to produce eof …","Field <code>OUT_LOOP_TEST</code> reader - Set this bit to enable loop …","Field <code>OUT_LOOP_TEST</code> writer - Set this bit to enable loop …","Field <code>OUT_NO_RESTART_CLR</code> reader - don’t use","Field <code>OUT_NO_RESTART_CLR</code> writer - don’t use","Field <code>OUT_RST</code> reader - Set this bit to reset out link …","Field <code>OUT_RST</code> writer - Set this bit to reset out link …","Register <code>CONF0</code> reader","Field <code>SEPER_EN</code> reader - Set this bit to use special char …","Field <code>SEPER_EN</code> writer - Set this bit to use special char …","Field <code>UART0_CE</code> reader - Set this bit to use UART to …","Field <code>UART0_CE</code> writer - Set this bit to use UART to …","Field <code>UART1_CE</code> reader - Set this bit to use UART1 to …","Field <code>UART1_CE</code> writer - Set this bit to use UART1 to …","Field <code>UART2_CE</code> reader - Set this bit to use UART2 to …","Field <code>UART2_CE</code> writer - Set this bit to use UART2 to …","Field <code>UART_IDLE_EOF_EN</code> reader - Set this bit to enable to …","Field <code>UART_IDLE_EOF_EN</code> writer - Set this bit to enable to …","Field <code>UART_RX_BRK_EOF_EN</code> reader - Set this bit to enable …","Field <code>UART_RX_BRK_EOF_EN</code> writer - Set this bit to enable …","Register <code>CONF0</code> writer","Bit 2 - Set this bit to reset dma ahb fifo.","Bit 2 - Set this bit to reset dma ahb fifo.","Bit 3 - Set this bit to reset dma ahb interface.","Bit 3 - Set this bit to reset dma ahb interface.","Writes raw bits to the register.","","","Bit 22 - Set this bit to enable clock-gating for read or …","Bit 22 - Set this bit to enable clock-gating for read or …","Bit 18 - Set this bit to enable receiver’’s ability of …","Bit 18 - Set this bit to enable receiver’’s ability of …","Bit 21 - Set this bit to enable crc calculation for data …","Bit 21 - Set this bit to enable crc calculation for data …","Returns the argument unchanged.","Bit 17 - Set this bit to enable to use head packet before …","Bit 17 - Set this bit to enable to use head packet before …","Bit 4 - Set this bit to enable loop test for in links.","Bit 4 - Set this bit to enable loop test for in links.","Bit 0 - Set this bit to reset in link operations.","Bit 0 - Set this bit to reset in link operations.","Bit 13 - Set this bit to enable DMA out links to use burst …","Bit 13 - Set this bit to enable DMA out links to use burst …","Calls <code>U::from(self)</code>.","Bit 20 - Set this bit to enable to use packet_len in …","Bit 20 - Set this bit to enable to use packet_len in …","Bit 15","Bit 15","Bit 6 - when in link’s length is 0 go on to use the next …","Bit 6 - when in link’s length is 0 go on to use the next …","Bit 14 - Set this bit to enable DMA burst MODE","Bit 14 - Set this bit to enable DMA burst MODE","Bit 8 - Set this bit to produce eof after DMA pops all …","Bit 8 - Set this bit to produce eof after DMA pops all …","Bit 5 - Set this bit to enable loop test for out links.","Bit 5 - Set this bit to enable loop test for out links.","Bit 7 - don’t use","Bit 7 - don’t use","Bit 1 - Set this bit to reset out link operations.","Bit 1 - Set this bit to reset out link operations.","Bit 12 - Set this bit to enable DMA in links to use burst …","Bit 12 - Set this bit to enable DMA in links to use burst …","Bit 16 - Set this bit to use special char to separate the …","Bit 16 - Set this bit to use special char to separate the …","","","","Bit 9 - Set this bit to use UART to transmit or receive …","Bit 9 - Set this bit to use UART to transmit or receive …","Bit 10 - Set this bit to use UART1 to transmit or receive …","Bit 10 - Set this bit to use UART1 to transmit or receive …","Bit 11 - Set this bit to use UART2 to transmit or receive …","Bit 11 - Set this bit to use UART2 to transmit or receive …","Bit 19 - Set this bit to enable to use idle time when the …","Bit 19 - Set this bit to enable to use idle time when the …","Bit 23 - Set this bit to enable to use brk char as the end …","Bit 23 - Set this bit to enable to use brk char as the end …","Field <code>CHECK_OWNER</code> reader - Set this bit to check the owner …","Field <code>CHECK_OWNER</code> writer - Set this bit to check the owner …","Field <code>CHECK_SEQ_EN</code> reader - Set this bit to enable decoder …","Field <code>CHECK_SEQ_EN</code> writer - Set this bit to enable decoder …","Field <code>CHECK_SUM_EN</code> reader - Set this bit to enable decoder …","Field <code>CHECK_SUM_EN</code> writer - Set this bit to enable decoder …","You can <code>read</code> this register and get <code>conf1::R</code>.  You can <code>reset</code>…","Field <code>CRC_DISABLE</code> reader - Set this bit to disable crc …","Field <code>CRC_DISABLE</code> writer - Set this bit to disable crc …","Field <code>DMA_INFIFO_FULL_THRS</code> reader - when data amount in …","Field <code>DMA_INFIFO_FULL_THRS</code> writer - when data amount in …","Register <code>CONF1</code> reader","Field <code>SAVE_HEAD</code> reader - Set this bit to save packet …","Field <code>SAVE_HEAD</code> writer - Set this bit to save packet …","Field <code>SW_START</code> reader - Set this bit to start inserting …","Field <code>SW_START</code> writer - Set this bit to start inserting …","Field <code>TX_ACK_NUM_RE</code> reader - Set this bit to enable …","Field <code>TX_ACK_NUM_RE</code> writer - Set this bit to enable …","Field <code>TX_CHECK_SUM_RE</code> reader - Set this bit to enable …","Field <code>TX_CHECK_SUM_RE</code> writer - Set this bit to enable …","Register <code>CONF1</code> writer","Field <code>WAIT_SW_START</code> reader - Set this bit to enable …","Field <code>WAIT_SW_START</code> writer - Set this bit to enable …","Writes raw bits to the register.","","","Bit 6 - Set this bit to check the owner bit in link …","Bit 6 - Set this bit to check the owner bit in link …","Bit 1 - Set this bit to enable decoder to check seq num in …","Bit 1 - Set this bit to enable decoder to check seq num in …","Bit 0 - Set this bit to enable decoder to check check_sum …","Bit 0 - Set this bit to enable decoder to check check_sum …","Bit 2 - Set this bit to disable crc calculation.","Bit 2 - Set this bit to disable crc calculation.","Bits 9:20 - when data amount in link descriptor’s fifo …","Bits 9:20 - when data amount in link descriptor’s fifo …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to save packet header .","Bit 3 - Set this bit to save packet header .","Bit 8 - Set this bit to start inserting the packet header.","Bit 8 - Set this bit to start inserting the packet header.","","","Bit 5 - Set this bit to enable hardware replace ack num in …","Bit 5 - Set this bit to enable hardware replace ack num in …","Bit 4 - Set this bit to enable hardware replace check_sum …","Bit 4 - Set this bit to enable hardware replace check_sum …","","Bit 7 - Set this bit to enable software way to add packet …","Bit 7 - Set this bit to enable software way to add packet …","Field <code>DATE</code> reader - version information","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - version information","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - version information","Bits 0:31 - version information","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dma_in_dscr::R</code>.  See API…","Field <code>INLINK_DSCR</code> reader - The content of current in link …","Register <code>DMA_IN_DSCR</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The content of current in link descriptor’s …","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dma_in_dscr_bf0::R</code>.  …","Field <code>INLINK_DSCR_BF0</code> reader - The content of current in …","Register <code>DMA_IN_DSCR_BF0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The content of current in link descriptor’s …","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dma_in_dscr_bf1::R</code>.  …","Field <code>INLINK_DSCR_BF1</code> reader - The content of current in …","Register <code>DMA_IN_DSCR_BF1</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The content of current in link descriptor’s …","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get …","Field <code>IN_ERR_EOF_DES_ADDR</code> reader - This register stores …","Register <code>DMA_IN_ERR_EOF_DES_ADDR</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of in link …","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dma_in_link::R</code>.  You …","Field <code>INLINK_ADDR</code> reader - This register stores the least …","Field <code>INLINK_ADDR</code> writer - This register stores the least …","Field <code>INLINK_AUTO_RET</code> reader - 1:when a packet is wrong in …","Field <code>INLINK_AUTO_RET</code> writer - 1:when a packet is wrong in …","Field <code>INLINK_PARK</code> reader - 1:the in link descriptor’s …","Field <code>INLINK_RESTART</code> reader - Set this bit to mount on new …","Field <code>INLINK_RESTART</code> writer - Set this bit to mount on new …","Field <code>INLINK_START</code> reader - Set this bit to start dealing …","Field <code>INLINK_START</code> writer - Set this bit to start dealing …","Field <code>INLINK_STOP</code> reader - Set this bit to stop dealing …","Field <code>INLINK_STOP</code> writer - Set this bit to stop dealing …","Register <code>DMA_IN_LINK</code> reader","Register <code>DMA_IN_LINK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19 - This register stores the least 20 bits of the …","Bits 0:19 - This register stores the least 20 bits of the …","Bit 20 - 1:when a packet is wrong in link descriptor …","Bit 20 - 1:when a packet is wrong in link descriptor …","Bit 31 - 1:the in link descriptor’s fsm is in idle …","Bit 30 - Set this bit to mount on new in link descriptors","Bit 30 - Set this bit to mount on new in link descriptors","Bit 29 - Set this bit to start dealing with the in link …","Bit 29 - Set this bit to start dealing with the in link …","Bit 28 - Set this bit to stop dealing with the in link …","Bit 28 - Set this bit to stop dealing with the in link …","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dma_in_pop::R</code>.  You can …","Field <code>INFIFO_POP</code> reader - Set this bit to pop data in in …","Field <code>INFIFO_POP</code> writer - Set this bit to pop data in in …","Field <code>INFIFO_RDATA</code> reader - This register stores the data …","Register <code>DMA_IN_POP</code> reader","Register <code>DMA_IN_POP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 16 - Set this bit to pop data in in link descriptor’…","Bit 16 - Set this bit to pop data in in link descriptor’…","Bits 0:11 - This register stores the data pop from in link …","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dma_in_status::R</code>.  See …","Field <code>IN_EMPTY</code> reader - ","Field <code>IN_FULL</code> reader - ","Register <code>DMA_IN_STATUS</code> reader","Field <code>RX_ERR_CAUSE</code> reader - This register stores the …","","","Returns the argument unchanged.","Bit 1","Bit 0","Calls <code>U::from(self)</code>.","Bits 4:6 - This register stores the errors caused in out …","","","","You can <code>read</code> this register and get …","Field <code>IN_SUC_EOF_DES_ADDR</code> reader - This register stores …","Register <code>DMA_IN_SUC_EOF_DES_ADDR</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of in link …","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>dma_out_dscr::R</code>.  See …","Field <code>OUTLINK_DSCR</code> reader - The content of current out …","Register <code>DMA_OUT_DSCR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of current out link descriptor’s …","","","","You can <code>read</code> this register and get <code>dma_out_dscr_bf0::R</code>.  …","Field <code>OUTLINK_DSCR_BF0</code> reader - The content of current out …","Register <code>DMA_OUT_DSCR_BF0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of current out link descriptor’s …","","","","You can <code>read</code> this register and get <code>dma_out_dscr_bf1::R</code>.  …","Field <code>OUTLINK_DSCR_BF1</code> reader - The content of current out …","Register <code>DMA_OUT_DSCR_BF1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of current out link descriptor’s …","","","","You can <code>read</code> this register and get …","Field <code>OUT_EOF_BFR_DES_ADDR</code> reader - This register stores …","Register <code>DMA_OUT_EOF_BFR_DES_ADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of out link …","","","","You can <code>read</code> this register and get <code>dma_out_eof_des_addr::R</code>…","Field <code>OUT_EOF_DES_ADDR</code> reader - This register stores the …","Register <code>DMA_OUT_EOF_DES_ADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of out link …","","","","You can <code>read</code> this register and get <code>dma_out_link::R</code>.  You …","Field <code>OUTLINK_ADDR</code> reader - This register stores the least …","Field <code>OUTLINK_ADDR</code> writer - This register stores the least …","Field <code>OUTLINK_PARK</code> reader - 1£º the out link descriptor…","Field <code>OUTLINK_RESTART</code> reader - Set this bit to mount on …","Field <code>OUTLINK_RESTART</code> writer - Set this bit to mount on …","Field <code>OUTLINK_START</code> reader - Set this bit to start dealing …","Field <code>OUTLINK_START</code> writer - Set this bit to start dealing …","Field <code>OUTLINK_STOP</code> reader - Set this bit to stop dealing …","Field <code>OUTLINK_STOP</code> writer - Set this bit to stop dealing …","Register <code>DMA_OUT_LINK</code> reader","Register <code>DMA_OUT_LINK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the least 20 bits of the …","Bits 0:19 - This register stores the least 20 bits of the …","Bit 31 - 1£º the out link descriptor’s fsm is in idle …","Bit 30 - Set this bit to mount on new out link descriptors","Bit 30 - Set this bit to mount on new out link descriptors","Bit 29 - Set this bit to start dealing with the out link …","Bit 29 - Set this bit to start dealing with the out link …","Bit 28 - Set this bit to stop dealing with the out link …","Bit 28 - Set this bit to stop dealing with the out link …","","","","You can <code>read</code> this register and get <code>dma_out_push::R</code>.  You …","Field <code>OUTFIFO_PUSH</code> reader - Set this bit to push data in …","Field <code>OUTFIFO_PUSH</code> writer - Set this bit to push data in …","Field <code>OUTFIFO_WDATA</code> reader - This is the data need to be …","Field <code>OUTFIFO_WDATA</code> writer - This is the data need to be …","Register <code>DMA_OUT_PUSH</code> reader","Register <code>DMA_OUT_PUSH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - Set this bit to push data in out link descriptor…","Bit 16 - Set this bit to push data in out link descriptor…","Bits 0:8 - This is the data need to be pushed into out …","Bits 0:8 - This is the data need to be pushed into out …","","","","You can <code>read</code> this register and get <code>dma_out_status::R</code>.  See …","Field <code>OUT_EMPTY</code> reader - 1:DMA in link descriptor’s fifo …","Field <code>OUT_FULL</code> reader - 1:DMA out link descriptor’s fifo …","Register <code>DMA_OUT_STATUS</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - 1:DMA in link descriptor’s fifo is empty.","Bit 0 - 1:DMA out link descriptor’s fifo is full.","","","","You can <code>read</code> this register and get <code>esc_conf0::R</code>.  You can …","Register <code>ESC_CONF0</code> reader","Field <code>SEPER_CHAR</code> reader - This register stores the …","Field <code>SEPER_CHAR</code> writer - This register stores the …","Field <code>SEPER_ESC_CHAR0</code> reader - This register stores thee …","Field <code>SEPER_ESC_CHAR0</code> writer - This register stores thee …","Field <code>SEPER_ESC_CHAR1</code> reader - This register stores the …","Field <code>SEPER_ESC_CHAR1</code> writer - This register stores the …","Register <code>ESC_CONF0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - This register stores the seperator char …","Bits 0:7 - This register stores the seperator char …","Bits 8:15 - This register stores thee first char used to …","Bits 8:15 - This register stores thee first char used to …","Bits 16:23 - This register stores the second char used to …","Bits 16:23 - This register stores the second char used to …","","","","You can <code>read</code> this register and get <code>esc_conf1::R</code>.  You can …","Field <code>ESC_SEQ0_CHAR0</code> reader - This register stores the …","Field <code>ESC_SEQ0_CHAR0</code> writer - This register stores the …","Field <code>ESC_SEQ0_CHAR1</code> reader - This register stores the …","Field <code>ESC_SEQ0_CHAR1</code> writer - This register stores the …","Field <code>ESC_SEQ0</code> reader - This register stores the first …","Field <code>ESC_SEQ0</code> writer - This register stores the first …","Register <code>ESC_CONF1</code> reader","Register <code>ESC_CONF1</code> writer","Writes raw bits to the register.","","","Bits 0:7 - This register stores the first substitute char …","Bits 0:7 - This register stores the first substitute char …","Bits 8:15 - This register stores the first char used to …","Bits 8:15 - This register stores the first char used to …","Bits 16:23 - This register stores the second char used to …","Bits 16:23 - This register stores the second char used to …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>esc_conf2::R</code>.  You can …","Field <code>ESC_SEQ1_CHAR0</code> reader - This register stores the …","Field <code>ESC_SEQ1_CHAR0</code> writer - This register stores the …","Field <code>ESC_SEQ1_CHAR1</code> reader - This register stores the …","Field <code>ESC_SEQ1_CHAR1</code> writer - This register stores the …","Field <code>ESC_SEQ1</code> reader - This register stores the flow …","Field <code>ESC_SEQ1</code> writer - This register stores the flow …","Register <code>ESC_CONF2</code> reader","Register <code>ESC_CONF2</code> writer","Writes raw bits to the register.","","","Bits 0:7 - This register stores the flow control char to …","Bits 0:7 - This register stores the flow control char to …","Bits 8:15 - This register stores the first char used to …","Bits 8:15 - This register stores the first char used to …","Bits 16:23 - This register stores the second char used to …","Bits 16:23 - This register stores the second char used to …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>esc_conf3::R</code>.  You can …","Field <code>ESC_SEQ2_CHAR0</code> reader - This register stores the …","Field <code>ESC_SEQ2_CHAR0</code> writer - This register stores the …","Field <code>ESC_SEQ2_CHAR1</code> reader - This register stores the …","Field <code>ESC_SEQ2_CHAR1</code> writer - This register stores the …","Field <code>ESC_SEQ2</code> reader - This register stores the …","Field <code>ESC_SEQ2</code> writer - This register stores the …","Register <code>ESC_CONF3</code> reader","Register <code>ESC_CONF3</code> writer","Writes raw bits to the register.","","","Bits 0:7 - This register stores the flow_control char to …","Bits 0:7 - This register stores the flow_control char to …","Bits 8:15 - This register stores the first char used to …","Bits 8:15 - This register stores the first char used to …","Bits 16:23 - This register stores the second char used to …","Bits 16:23 - This register stores the second char used to …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>escape_conf::R</code>.  You …","Register <code>ESCAPE_CONF</code> reader","Field <code>RX_11_ESC_EN</code> reader - Set this bit to enable flow …","Field <code>RX_11_ESC_EN</code> writer - Set this bit to enable flow …","Field <code>RX_13_ESC_EN</code> reader - Set this bit to enable flow …","Field <code>RX_13_ESC_EN</code> writer - Set this bit to enable flow …","Field <code>RX_C0_ESC_EN</code> reader - Set this bit to enable 0xc0 …","Field <code>RX_C0_ESC_EN</code> writer - Set this bit to enable 0xc0 …","Field <code>RX_DB_ESC_EN</code> reader - Set this bit to enable 0xdb …","Field <code>RX_DB_ESC_EN</code> writer - Set this bit to enable 0xdb …","Field <code>TX_11_ESC_EN</code> reader - Set this bit to enable flow …","Field <code>TX_11_ESC_EN</code> writer - Set this bit to enable flow …","Field <code>TX_13_ESC_EN</code> reader - Set this bit to enable flow …","Field <code>TX_13_ESC_EN</code> writer - Set this bit to enable flow …","Field <code>TX_C0_ESC_EN</code> reader - Set this bit to enable 0xc0 …","Field <code>TX_C0_ESC_EN</code> writer - Set this bit to enable 0xc0 …","Field <code>TX_DB_ESC_EN</code> reader - Set this bit to enable 0xdb …","Field <code>TX_DB_ESC_EN</code> writer - Set this bit to enable 0xdb …","Register <code>ESCAPE_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - Set this bit to enable flow control char 0x11 …","Bit 6 - Set this bit to enable flow control char 0x11 …","Bit 7 - Set this bit to enable flow control char 0x13 …","Bit 7 - Set this bit to enable flow control char 0x13 …","Bit 4 - Set this bit to enable 0xc0 char replace when DMA …","Bit 4 - Set this bit to enable 0xc0 char replace when DMA …","Bit 5 - Set this bit to enable 0xdb char replace when DMA …","Bit 5 - Set this bit to enable 0xdb char replace when DMA …","","","Bit 2 - Set this bit to enable flow control char 0x11 …","Bit 2 - Set this bit to enable flow control char 0x11 …","Bit 3 - Set this bit to enable flow control char 0x13 …","Bit 3 - Set this bit to enable flow control char 0x13 …","Bit 0 - Set this bit to enable 0xc0 char decode when DMA …","Bit 0 - Set this bit to enable 0xc0 char decode when DMA …","Bit 1 - Set this bit to enable 0xdb char decode when DMA …","Bit 1 - Set this bit to enable 0xdb char decode when DMA …","","You can <code>read</code> this register and get <code>hung_conf::R</code>.  You can …","Register <code>HUNG_CONF</code> reader","Field <code>RXFIFO_TIMEOUT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_TIMEOUT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_TIMEOUT</code> reader - This register stores the …","Field <code>RXFIFO_TIMEOUT_SHIFT</code> reader - The tick count is …","Field <code>RXFIFO_TIMEOUT_SHIFT</code> writer - The tick count is …","Field <code>RXFIFO_TIMEOUT</code> writer - This register stores the …","Field <code>TXFIFO_TIMEOUT_ENA</code> reader - The enable bit for …","Field <code>TXFIFO_TIMEOUT_ENA</code> writer - The enable bit for …","Field <code>TXFIFO_TIMEOUT</code> reader - This register stores the …","Field <code>TXFIFO_TIMEOUT_SHIFT</code> reader - The tick count is …","Field <code>TXFIFO_TIMEOUT_SHIFT</code> writer - The tick count is …","Field <code>TXFIFO_TIMEOUT</code> writer - This register stores the …","Register <code>HUNG_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 12:19 - This register stores the timeout value.when …","Bits 12:19 - This register stores the timeout value.when …","Bit 23 - This is the enable bit for DMA send data timeout","Bit 23 - This is the enable bit for DMA send data timeout","Bits 20:22 - The tick count is cleared when its value &gt;=(17…","Bits 20:22 - The tick count is cleared when its value &gt;=(17…","","","Bits 0:7 - This register stores the timeout value.when DMA …","Bits 0:7 - This register stores the timeout value.when DMA …","Bit 11 - The enable bit for txfifo receive data timeout","Bit 11 - The enable bit for txfifo receive data timeout","Bits 8:10 - The tick count is cleared when its value &gt;=(17…","Bits 8:10 - The tick count is cleared when its value &gt;=(17…","","Field <code>DMA_INFIFO_FULL_WM_INT_CLR</code> writer - ","You can <code>reset</code>, <code>write</code>, <code>write_with_zero</code> this register using …","Field <code>IN_DONE_INT_CLR</code> writer - ","Field <code>IN_DSCR_EMPTY_INT_CLR</code> writer - ","Field <code>IN_DSCR_ERR_INT_CLR</code> writer - ","Field <code>IN_ERR_EOF_INT_CLR</code> writer - ","Field <code>IN_SUC_EOF_INT_CLR</code> writer - ","Field <code>OUTLINK_EOF_ERR_INT_CLR</code> writer - ","Field <code>OUT_DONE_INT_CLR</code> writer - ","Field <code>OUT_DSCR_ERR_INT_CLR</code> writer - ","Field <code>OUT_EOF_INT_CLR</code> writer - ","Field <code>OUT_TOTAL_EOF_INT_CLR</code> writer - ","Field <code>RX_HUNG_INT_CLR</code> writer - ","Field <code>RX_START_INT_CLR</code> writer - ","Field <code>SEND_A_Q_INT_CLR</code> writer - ","Field <code>SEND_S_Q_INT_CLR</code> writer - ","Field <code>TX_HUNG_INT_CLR</code> writer - ","Field <code>TX_START_INT_CLR</code> writer - ","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 16","Returns the argument unchanged.","Bit 4","Bit 11","Bit 9","Bit 6","Bit 5","Calls <code>U::from(self)</code>.","Bit 7","Bit 10","Bit 8","Bit 13","Bit 12","Bit 2","Bit 0","Bit 15","Bit 14","","","Bit 3","Bit 1","","Field <code>DMA_INFIFO_FULL_WM_INT_ENA</code> reader - ","Field <code>DMA_INFIFO_FULL_WM_INT_ENA</code> writer - ","You can <code>read</code> this register and get <code>int_ena::R</code>.  You can …","Field <code>IN_DONE_INT_ENA</code> reader - ","Field <code>IN_DONE_INT_ENA</code> writer - ","Field <code>IN_DSCR_EMPTY_INT_ENA</code> reader - ","Field <code>IN_DSCR_EMPTY_INT_ENA</code> writer - ","Field <code>IN_DSCR_ERR_INT_ENA</code> reader - ","Field <code>IN_DSCR_ERR_INT_ENA</code> writer - ","Field <code>IN_ERR_EOF_INT_ENA</code> reader - ","Field <code>IN_ERR_EOF_INT_ENA</code> writer - ","Field <code>IN_SUC_EOF_INT_ENA</code> reader - ","Field <code>IN_SUC_EOF_INT_ENA</code> writer - ","Field <code>OUTLINK_EOF_ERR_INT_ENA</code> reader - ","Field <code>OUTLINK_EOF_ERR_INT_ENA</code> writer - ","Field <code>OUT_DONE_INT_ENA</code> reader - ","Field <code>OUT_DONE_INT_ENA</code> writer - ","Field <code>OUT_DSCR_ERR_INT_ENA</code> reader - ","Field <code>OUT_DSCR_ERR_INT_ENA</code> writer - ","Field <code>OUT_EOF_INT_ENA</code> reader - ","Field <code>OUT_EOF_INT_ENA</code> writer - ","Field <code>OUT_TOTAL_EOF_INT_ENA</code> reader - ","Field <code>OUT_TOTAL_EOF_INT_ENA</code> writer - ","Register <code>INT_ENA</code> reader","Field <code>RX_HUNG_INT_ENA</code> reader - ","Field <code>RX_HUNG_INT_ENA</code> writer - ","Field <code>RX_START_INT_ENA</code> reader - ","Field <code>RX_START_INT_ENA</code> writer - ","Field <code>SEND_A_Q_INT_ENA</code> reader - ","Field <code>SEND_A_Q_INT_ENA</code> writer - ","Field <code>SEND_S_Q_INT_ENA</code> reader - ","Field <code>SEND_S_Q_INT_ENA</code> writer - ","Field <code>TX_HUNG_INT_ENA</code> reader - ","Field <code>TX_HUNG_INT_ENA</code> writer - ","Field <code>TX_START_INT_ENA</code> reader - ","Field <code>TX_START_INT_ENA</code> writer - ","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 16","Bit 16","Returns the argument unchanged.","Bit 4","Bit 4","Bit 11","Bit 11","Bit 9","Bit 9","Bit 6","Bit 6","Bit 5","Bit 5","Calls <code>U::from(self)</code>.","Bit 7","Bit 7","Bit 10","Bit 10","Bit 8","Bit 8","Bit 13","Bit 13","Bit 12","Bit 12","Bit 2","Bit 2","Bit 0","Bit 0","Bit 15","Bit 15","Bit 14","Bit 14","","","Bit 3","Bit 3","Bit 1","Bit 1","","Field <code>DMA_INFIFO_FULL_WM_INT_RAW</code> reader - ","You can <code>read</code> this register and get <code>int_raw::R</code>.  See API.","Field <code>IN_DONE_INT_RAW</code> reader - when a in link descriptor …","Field <code>IN_DSCR_EMPTY_INT_RAW</code> reader - when there are not …","Field <code>IN_DSCR_ERR_INT_RAW</code> reader - when there are some …","Field <code>IN_ERR_EOF_INT_RAW</code> reader - when there are some …","Field <code>IN_SUC_EOF_INT_RAW</code> reader - when a data packet has …","Field <code>OUTLINK_EOF_ERR_INT_RAW</code> reader - when there are some …","Field <code>OUT_DONE_INT_RAW</code> reader - when a out link descriptor …","Field <code>OUT_DSCR_ERR_INT_RAW</code> reader - when there are some …","Field <code>OUT_EOF_INT_RAW</code> reader - when the current descriptor…","Field <code>OUT_TOTAL_EOF_INT_RAW</code> reader - When all data have …","Register <code>INT_RAW</code> reader","Field <code>RX_HUNG_INT_RAW</code> reader - when DMA takes a lot of …","Field <code>RX_START_INT_RAW</code> reader - when a separator char has …","Field <code>SEND_A_Q_INT_RAW</code> reader - When use always_send …","Field <code>SEND_S_Q_INT_RAW</code> reader - When use single send …","Field <code>TX_HUNG_INT_RAW</code> reader - when DMA takes a lot of …","Field <code>TX_START_INT_RAW</code> reader - when DMA detects a …","","","Bit 16","Returns the argument unchanged.","Bit 4 - when a in link descriptor has been completed it …","Bit 11 - when there are not enough in links for DMA it …","Bit 9 - when there are some errors about the out link …","Bit 6 - when there are some errors about eof in in link …","Bit 5 - when a data packet has been received it will …","Calls <code>U::from(self)</code>.","Bit 7 - when a out link descriptor is completed it will …","Bit 10 - when there are some errors about the in link …","Bit 8 - when the current descriptor’s eof bit is 1 it …","Bit 13 - When all data have been send it will produce …","Bit 12 - when there are some errors about eof in outlink …","Bit 2 - when DMA takes a lot of time to receive a data it …","Bit 0 - when a separator char has been send it will …","Bit 15 - When use always_send registers to send a series …","Bit 14 - When use single send registers to send a short …","","","Bit 3 - when DMA takes a lot of time to read a data from …","Bit 1 - when DMA detects a separator char it will produce …","","Field <code>DMA_INFIFO_FULL_WM_INT_ST</code> reader - ","You can <code>read</code> this register and get <code>int_st::R</code>.  See API.","Field <code>IN_DONE_INT_ST</code> reader - ","Field <code>IN_DSCR_EMPTY_INT_ST</code> reader - ","Field <code>IN_DSCR_ERR_INT_ST</code> reader - ","Field <code>IN_ERR_EOF_INT_ST</code> reader - ","Field <code>IN_SUC_EOF_INT_ST</code> reader - ","Field <code>OUTLINK_EOF_ERR_INT_ST</code> reader - ","Field <code>OUT_DONE_INT_ST</code> reader - ","Field <code>OUT_DSCR_ERR_INT_ST</code> reader - ","Field <code>OUT_EOF_INT_ST</code> reader - ","Field <code>OUT_TOTAL_EOF_INT_ST</code> reader - ","Register <code>INT_ST</code> reader","Field <code>RX_HUNG_INT_ST</code> reader - ","Field <code>RX_START_INT_ST</code> reader - ","Field <code>SEND_A_Q_INT_ST</code> reader - ","Field <code>SEND_S_Q_INT_ST</code> reader - ","Field <code>TX_HUNG_INT_ST</code> reader - ","Field <code>TX_START_INT_ST</code> reader - ","","","Bit 16","Returns the argument unchanged.","Bit 4","Bit 11","Bit 9","Bit 6","Bit 5","Calls <code>U::from(self)</code>.","Bit 7","Bit 10","Bit 8","Bit 13","Bit 12","Bit 2","Bit 0","Bit 15","Bit 14","","","Bit 3","Bit 1","","You can <code>read</code> this register and get <code>pkt_thres::R</code>.  You can …","Field <code>PKT_THRS</code> reader - when the amount of packet payload …","Field <code>PKT_THRS</code> writer - when the amount of packet payload …","Register <code>PKT_THRES</code> reader","Register <code>PKT_THRES</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:12 - when the amount of packet payload is greater …","Bits 0:12 - when the amount of packet payload is greater …","","","","You can <code>read</code> this register and get <code>q0_word0::R</code>.  You can …","Register <code>Q0_WORD0</code> reader","Field <code>SEND_Q0_WORD0</code> reader - This register stores the …","Field <code>SEND_Q0_WORD0</code> writer - This register stores the …","Register <code>Q0_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q0_word1::R</code>.  You can …","Register <code>Q0_WORD1</code> reader","Field <code>SEND_Q0_WORD1</code> reader - This register stores the …","Field <code>SEND_Q0_WORD1</code> writer - This register stores the …","Register <code>Q0_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q1_word0::R</code>.  You can …","Register <code>Q1_WORD0</code> reader","Field <code>SEND_Q1_WORD0</code> reader - This register stores the …","Field <code>SEND_Q1_WORD0</code> writer - This register stores the …","Register <code>Q1_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q1_word1::R</code>.  You can …","Register <code>Q1_WORD1</code> reader","Field <code>SEND_Q1_WORD1</code> reader - This register stores the …","Field <code>SEND_Q1_WORD1</code> writer - This register stores the …","Register <code>Q1_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q2_word0::R</code>.  You can …","Register <code>Q2_WORD0</code> reader","Field <code>SEND_Q2_WORD0</code> reader - This register stores the …","Field <code>SEND_Q2_WORD0</code> writer - This register stores the …","Register <code>Q2_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q2_word1::R</code>.  You can …","Register <code>Q2_WORD1</code> reader","Field <code>SEND_Q2_WORD1</code> reader - This register stores the …","Field <code>SEND_Q2_WORD1</code> writer - This register stores the …","Register <code>Q2_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q3_word0::R</code>.  You can …","Register <code>Q3_WORD0</code> reader","Field <code>SEND_Q3_WORD0</code> reader - This register stores the …","Field <code>SEND_Q3_WORD0</code> writer - This register stores the …","Register <code>Q3_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q3_word1::R</code>.  You can …","Register <code>Q3_WORD1</code> reader","Field <code>SEND_Q3_WORD1</code> reader - This register stores the …","Field <code>SEND_Q3_WORD1</code> writer - This register stores the …","Register <code>Q3_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q4_word0::R</code>.  You can …","Register <code>Q4_WORD0</code> reader","Field <code>SEND_Q4_WORD0</code> reader - This register stores the …","Field <code>SEND_Q4_WORD0</code> writer - This register stores the …","Register <code>Q4_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q4_word1::R</code>.  You can …","Register <code>Q4_WORD1</code> reader","Field <code>SEND_Q4_WORD1</code> reader - This register stores the …","Field <code>SEND_Q4_WORD1</code> writer - This register stores the …","Register <code>Q4_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q5_word0::R</code>.  You can …","Register <code>Q5_WORD0</code> reader","Field <code>SEND_Q5_WORD0</code> reader - This register stores the …","Field <code>SEND_Q5_WORD0</code> writer - This register stores the …","Register <code>Q5_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q5_word1::R</code>.  You can …","Register <code>Q5_WORD1</code> reader","Field <code>SEND_Q5_WORD1</code> reader - This register stores the …","Field <code>SEND_Q5_WORD1</code> writer - This register stores the …","Register <code>Q5_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q6_word0::R</code>.  You can …","Register <code>Q6_WORD0</code> reader","Field <code>SEND_Q6_WORD0</code> reader - This register stores the …","Field <code>SEND_Q6_WORD0</code> writer - This register stores the …","Register <code>Q6_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","You can <code>read</code> this register and get <code>q6_word1::R</code>.  You can …","Register <code>Q6_WORD1</code> reader","Field <code>SEND_Q6_WORD1</code> reader - This register stores the …","Field <code>SEND_Q6_WORD1</code> writer - This register stores the …","Register <code>Q6_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the content of short …","Bits 0:31 - This register stores the content of short …","","","","Field <code>ALWAYS_SEND_EN</code> reader - Set this bit to enable …","Field <code>ALWAYS_SEND_EN</code> writer - Set this bit to enable …","Field <code>ALWAYS_SEND_NUM</code> reader - The bits are used to choose …","Field <code>ALWAYS_SEND_NUM</code> writer - The bits are used to choose …","You can <code>read</code> this register and get <code>quick_sent::R</code>.  You can …","Register <code>QUICK_SENT</code> reader","Field <code>SINGLE_SEND_EN</code> reader - Set this bit to enable send …","Field <code>SINGLE_SEND_EN</code> writer - Set this bit to enable send …","Field <code>SINGLE_SEND_NUM</code> reader - The bits are used to choose …","Field <code>SINGLE_SEND_NUM</code> writer - The bits are used to choose …","Register <code>QUICK_SENT</code> writer","Bit 7 - Set this bit to enable continuously send the same …","Bit 7 - Set this bit to enable continuously send the same …","Bits 4:6 - The bits are used to choose which short packet","Bits 4:6 - The bits are used to choose which short packet","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to enable send a short packet","Bit 3 - Set this bit to enable send a short packet","Bits 0:2 - The bits are used to choose which short packet","Bits 0:2 - The bits are used to choose which short packet","","","","Register <code>RX_HEAD</code> reader","Field <code>RX_HEAD</code> reader - This register stores the packet …","You can <code>read</code> this register and get <code>rx_head::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the packet header …","","","","Register <code>STATE0</code> reader","Field <code>STATE0</code> reader - ","You can <code>read</code> this register and get <code>state0::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Register <code>STATE1</code> reader","Field <code>STATE1</code> reader - ","You can <code>read</code> this register and get <code>state1::R</code>.  See API.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","",""],"i":[0,89,0,89,0,89,1,1,1,1,0,89,0,89,1,0,89,0,89,0,89,1,0,89,0,89,1,1,1,1,0,89,1,1,0,89,0,89,0,89,0,89,1,1,0,89,1,0,89,1,0,89,0,0,89,1,0,89,1,0,89,1,1,1,1,1,0,89,0,0,89,1,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,0,0,89,1,0,89,0,89,1,0,89,1,0,89,0,89,1,1,1,1,0,89,1,0,89,0,89,0,89,0,89,0,89,1,0,89,1,1,0,89,1,1,0,89,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,0,89,0,89,0,89,1,0,0,89,1,0,89,1,0,89,1,0,89,1,0,89,1,1,1,1,1,0,0,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,89,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,89,1,2,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,0,0,0,0,0,1,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,1,2,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,89,1,2,0,0,0,0,0,0,0,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,89,1,2,0,0,0,0,0,1,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,89,89,0,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,89,1,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,89,1,2,0,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,89,1,2,0,0,0,0,0,0,0,0,0,0,0,0,53,53,0,53,53,0,53,53,0,53,53,0,53,0,53,0,53,53,53,53,53,0,0,0,0,0,102,106,106,104,102,106,106,106,106,106,0,0,0,13986,13986,13986,108,13986,13986,13986,13986,0,0,0,0,0,110,113,113,113,113,111,110,113,113,113,0,0,0,0,0,115,118,118,118,118,116,115,118,118,118,0,0,0,120,121,121,121,121,120,121,121,121,0,0,0,0,0,123,126,126,126,126,124,123,126,126,126,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,54,0,54,0,54,54,54,54,54,54,0,54,54,54,54,54,54,0,54,54,54,0,54,0,54,54,54,0,54,0,54,54,54,54,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,139,142,142,142,142,140,139,140,139,140,139,140,139,140,139,140,139,140,139,140,139,140,139,140,139,140,139,140,139,140,139,142,142,142,0,0,0,0,0,0,0,0,0,0,0,168,171,171,171,171,169,168,169,168,169,168,169,168,171,171,171,0,0,0,0,0,0,0,0,0,0,0,179,182,182,182,182,180,179,180,179,180,179,180,179,182,182,182,0,0,0,0,0,190,193,193,193,193,191,190,193,193,193,0,0,0,0,0,195,198,198,198,198,196,195,198,198,198,0,0,0,0,0,200,202,202,203,203,203,203,203,203,203,0,0,0,0,0,205,208,208,206,205,208,208,208,208,208,0,0,0,0,0,210,213,213,211,210,213,213,213,213,213,0,0,0,0,0,215,218,218,218,218,216,215,218,218,218,0,0,0,0,0,0,0,0,0,0,0,0,0,220,223,223,221,220,221,220,223,223,221,220,221,220,221,220,223,223,223,0,0,0,0,0,233,236,236,236,236,236,236,236,234,233,0,0,0,55,55,55,55,55,55,55,55,0,0,0,0,0,0,0,0,0,0,0,239,242,242,240,239,240,239,240,239,240,239,242,242,242,242,242,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,56,56,0,56,0,56,0,56,0,0,0,0,618,13987,13987,13987,13987,618,13987,13987,13987,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,621,623,621,623,621,623,623,624,624,624,624,621,623,621,623,621,623,624,624,624,0,0,0,0,0,636,638,638,639,639,639,639,639,639,639,0,0,0,0,0,641,643,643,644,644,644,644,644,644,644,0,0,0,0,0,646,648,648,649,649,649,649,649,649,649,0,0,0,0,0,651,653,653,654,654,654,654,654,654,654,0,0,0,0,0,656,659,659,657,656,659,659,659,659,659,0,0,0,0,0,661,664,664,662,661,664,664,664,664,664,0,0,0,0,0,666,669,669,667,666,669,669,669,669,669,0,0,0,0,0,671,674,674,672,671,674,674,674,674,674,0,0,0,0,0,676,679,679,677,676,679,679,679,679,679,0,0,0,0,0,681,684,684,682,681,684,684,684,684,684,0,0,0,0,0,686,689,689,687,686,689,689,689,689,689,0,0,0,0,0,691,694,694,692,691,694,694,694,694,694,0,0,0,0,0,696,699,699,699,697,696,699,699,699,699,0,0,0,0,0,701,704,704,704,702,701,704,704,704,704,0,0,0,0,0,706,709,709,709,707,706,709,709,709,709,0,0,0,0,0,711,714,714,714,712,711,714,714,714,714,0,0,0,0,0,716,719,719,719,717,716,719,719,719,719,0,0,0,0,0,721,724,724,724,722,721,724,724,724,724,0,0,0,0,0,726,729,729,729,727,726,729,729,729,729,0,0,0,0,0,731,734,734,734,734,732,731,734,734,734,0,0,0,0,0,736,739,739,739,739,737,736,739,739,739,0,0,0,0,0,741,744,744,744,744,742,741,744,744,744,0,0,0,0,0,746,749,749,749,749,747,746,749,749,749,0,0,0,0,0,751,754,754,754,754,752,751,754,754,754,0,0,0,0,0,756,759,759,759,759,757,756,759,759,759,0,0,0,0,0,761,764,764,764,764,762,761,764,764,764,0,0,0,0,0,766,769,769,769,769,767,766,769,769,769,0,0,0,0,0,771,774,774,774,774,772,771,774,774,774,0,0,0,0,0,776,779,779,779,779,777,776,779,779,779,0,0,0,0,0,781,784,784,784,784,782,781,784,784,784,0,0,0,0,0,786,789,789,789,789,787,786,789,789,789,0,0,0,0,0,791,794,794,794,794,792,791,794,794,794,0,0,0,0,0,796,799,799,799,799,797,796,799,799,799,0,0,0,0,0,801,804,804,804,804,802,801,804,804,804,0,0,0,0,0,806,809,809,809,809,807,806,809,809,809,0,0,0,0,0,811,814,814,814,814,812,811,814,814,814,0,0,0,0,0,816,819,819,819,819,817,816,819,819,819,0,0,0,0,0,821,824,824,824,824,822,821,824,824,824,0,0,0,0,0,826,829,829,829,829,827,826,829,829,829,0,0,0,0,0,831,834,834,834,834,832,831,834,834,834,0,0,0,0,0,836,839,839,839,839,837,836,839,839,839,0,0,0,0,0,841,844,844,844,844,842,841,844,844,844,0,0,0,0,0,846,849,849,849,849,849,849,849,847,846,0,0,0,0,0,851,854,854,854,854,854,854,854,852,851,0,0,0,0,0,856,859,859,859,859,859,859,859,857,856,0,0,0,0,0,861,864,864,864,864,864,864,864,862,861,0,0,0,0,0,866,869,869,869,869,869,869,869,867,866,0,0,0,0,0,871,874,874,874,874,874,874,874,872,871,0,0,0,0,0,876,879,879,879,879,879,879,879,877,876,0,0,0,0,0,881,883,883,884,884,884,884,884,884,884,0,0,0,0,0,886,888,888,889,889,889,889,889,889,889,0,0,0,0,0,891,893,893,894,894,894,894,894,894,894,0,0,0,0,0,896,898,898,899,899,899,899,899,899,899,0,0,0,0,0,901,903,903,904,904,904,904,904,904,904,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,906,906,909,906,906,909,906,909,906,909,906,909,906,909,906,909,906,909,906,909,906,909,906,909,910,910,910,910,910,910,910,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,932,934,932,934,932,934,932,934,932,934,932,934,932,934,932,934,932,934,932,934,932,934,934,935,935,935,935,935,935,935,0,0,0,0,0,957,959,959,960,960,960,960,960,960,960,0,0,0,0,0,0,0,0,0,962,965,965,965,965,963,962,963,962,963,962,965,965,965,0,0,0,0,0,0,0,0,0,971,974,974,974,974,972,971,972,971,972,971,974,974,974,0,0,0,0,0,0,0,0,0,980,983,983,983,983,981,980,981,980,981,980,983,983,983,0,0,0,0,0,0,0,0,0,989,992,992,992,992,990,989,990,989,990,989,992,992,992,0,0,0,0,0,998,1000,1000,1001,1001,1001,1001,1001,1001,1001,0,0,0,0,0,1003,1005,1005,1006,1006,1006,1006,1006,1006,1006,0,0,0,0,0,1008,1010,1010,1011,1011,1011,1011,1011,1011,1011,0,0,0,0,0,1013,1015,1015,1016,1016,1016,1016,1016,1016,1016,0,0,0,0,0,1018,1020,1020,1021,1021,1021,1021,1021,1021,1021,0,0,0,0,0,0,0,0,0,1023,1025,1023,1025,1023,1025,1025,1026,1026,1026,1026,1026,1026,1026,0,0,0,13988,13988,13988,13988,1032,13988,13988,13988,0,0,0,13989,13989,13989,13989,1034,13989,13989,13989,0,0,0,13990,13990,13990,13990,1036,13990,13990,13990,0,0,0,13991,13991,13991,13991,1038,13991,13991,13991,0,0,0,13992,13992,13992,13992,1040,13992,13992,13992,0,0,0,13993,13993,13993,13993,1042,13993,13993,13993,0,0,0,13994,13994,13994,13994,1044,13994,13994,13994,0,0,0,13995,13995,13995,13995,1046,13995,13995,13995,0,0,0,1048,13996,13996,13996,13996,13996,13996,13996,0,0,0,0,0,0,0,0,0,0,0,0,0,1050,1050,1050,1050,1050,1056,1050,1050,1050,1050,1056,1057,1057,1057,1057,1057,1057,1057,0,0,0,1063,13997,13997,13997,13997,13997,13997,13997,0,0,0,1065,13998,13998,13998,13998,13998,13998,13998,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1067,1067,1067,1071,1067,1071,1067,1071,1067,1071,1067,1071,1067,1071,1067,1071,1072,1072,1072,1072,1072,1072,1072,0,0,0,1085,13999,13999,13999,13999,13999,13999,13999,0,0,0,1087,14000,14000,14000,14000,14000,14000,14000,0,0,0,1089,14001,14001,14001,14001,14001,14001,14001,0,0,0,1091,14002,14002,14002,14002,14002,14002,14002,0,0,0,1093,14003,14003,14003,14003,14003,14003,14003,0,0,0,1095,14004,14004,14004,14004,14004,14004,14004,0,0,0,0,0,1097,1099,1099,1100,1100,1100,1100,1100,1100,1100,0,0,0,0,0,1102,1104,1104,1105,1105,1105,1105,1105,1105,1105,0,0,0,0,0,1107,1109,1109,1110,1110,1110,1110,1110,1110,1110,0,0,0,0,0,1112,1114,1114,1115,1115,1115,1115,1115,1115,1115,0,0,0,0,0,1117,1119,1119,1120,1120,1120,1120,1120,1120,1120,0,0,0,0,0,1122,1124,1124,1125,1125,1125,1125,1125,1125,1125,0,0,0,0,0,1127,1129,1129,1130,1130,1130,1130,1130,1130,1130,0,0,0,0,0,1132,1134,1134,1135,1135,1135,1135,1135,1135,1135,0,0,0,0,0,1137,1139,1139,1140,1140,1140,1140,1140,1140,1140,0,0,0,0,0,1142,1144,1144,1145,1145,1145,1145,1145,1145,1145,0,0,0,1147,14005,14005,14005,14005,14005,14005,14005,0,0,0,1149,14006,14006,14006,14006,14006,14006,14006,0,0,0,1151,14007,14007,14007,14007,14007,14007,14007,0,0,0,0,0,1153,1155,1155,1156,1156,1156,1156,1156,1156,1156,0,0,0,1158,14008,14008,14008,14008,14008,14008,14008,0,0,0,0,0,1160,1162,1162,1163,1163,1163,1163,1163,1163,1163,0,0,0,0,0,1165,1167,1167,1168,1168,1168,1168,1168,1168,1168,0,0,0,0,0,1170,1172,1172,1173,1173,1173,1173,1173,1173,1173,0,0,0,0,0,1175,1177,1177,1178,1178,1178,1178,1178,1178,1178,0,0,0,0,0,1180,1182,1182,1183,1183,1183,1183,1183,1183,1183,0,0,0,0,0,1185,1187,1187,1188,1188,1188,1188,1188,1188,1188,0,0,0,0,0,1190,1192,1192,1193,1193,1193,1193,1193,1193,1193,0,0,0,0,0,1195,1197,1197,1198,1198,1198,1198,1198,1198,1198,0,0,0,0,0,1200,1202,1202,1203,1203,1203,1203,1203,1203,1203,0,0,0,0,0,1205,1207,1207,1208,1208,1208,1208,1208,1208,1208,0,0,0,0,0,1210,1212,1212,1213,1213,1213,1213,1213,1213,1213,0,0,0,0,0,1215,1217,1217,1218,1218,1218,1218,1218,1218,1218,0,0,0,0,0,1220,1222,1222,1223,1223,1223,1223,1223,1223,1223,0,0,0,0,0,1225,1227,1227,1228,1228,1228,1228,1228,1228,1228,0,0,0,0,0,1230,1232,1232,1233,1233,1233,1233,1233,1233,1233,0,0,0,0,0,1235,1237,1237,1238,1238,1238,1238,1238,1238,1238,0,0,0,0,0,1240,1242,1242,1243,1243,1243,1243,1243,1243,1243,0,0,0,0,0,1245,1247,1247,1248,1248,1248,1248,1248,1248,1248,0,0,0,0,0,1250,1252,1252,1253,1253,1253,1253,1253,1253,1253,0,0,0,0,0,1255,1257,1257,1258,1258,1258,1258,1258,1258,1258,0,0,0,0,0,1260,1262,1262,1263,1263,1263,1263,1263,1263,1263,0,0,0,0,0,1265,1267,1267,1268,1268,1268,1268,1268,1268,1268,0,0,0,0,0,1270,1272,1272,1273,1273,1273,1273,1273,1273,1273,0,0,0,0,0,1275,1277,1277,1278,1278,1278,1278,1278,1278,1278,0,0,0,0,0,1280,1282,1282,1283,1283,1283,1283,1283,1283,1283,0,0,0,0,0,1285,1287,1287,1288,1288,1288,1288,1288,1288,1288,0,0,0,0,0,1290,1292,1292,1293,1293,1293,1293,1293,1293,1293,0,0,0,0,0,1295,1297,1297,1298,1298,1298,1298,1298,1298,1298,0,0,0,0,0,1300,1302,1302,1303,1303,1303,1303,1303,1303,1303,0,0,0,0,0,1305,1307,1307,1308,1308,1308,1308,1308,1308,1308,0,0,0,0,0,1310,1312,1312,1313,1313,1313,1313,1313,1313,1313,0,0,0,0,0,1315,1317,1317,1318,1318,1318,1318,1318,1318,1318,0,0,0,0,0,1320,1322,1322,1323,1323,1323,1323,1323,1323,1323,0,0,0,0,0,1325,1327,1327,1328,1328,1328,1328,1328,1328,1328,0,0,0,0,0,1330,1332,1332,1333,1333,1333,1333,1333,1333,1333,0,0,0,0,0,1335,1337,1337,1338,1338,1338,1338,1338,1338,1338,0,0,0,0,0,1340,1342,1342,1343,1343,1343,1343,1343,1343,1343,0,0,0,0,0,1345,1347,1347,1348,1348,1348,1348,1348,1348,1348,0,0,0,0,0,1350,1352,1352,1353,1353,1353,1353,1353,1353,1353,0,0,0,0,0,1355,1357,1357,1358,1358,1358,1358,1358,1358,1358,0,0,0,0,0,1360,1362,1362,1363,1363,1363,1363,1363,1363,1363,0,0,0,0,0,1365,1367,1367,1368,1368,1368,1368,1368,1368,1368,0,0,0,0,0,1370,1372,1372,1373,1373,1373,1373,1373,1373,1373,0,0,0,0,0,1375,1377,1377,1378,1378,1378,1378,1378,1378,1378,0,0,0,0,0,1380,1382,1382,1383,1383,1383,1383,1383,1383,1383,0,0,0,0,0,1385,1387,1387,1388,1388,1388,1388,1388,1388,1388,0,0,0,0,0,1390,1392,1392,1393,1393,1393,1393,1393,1393,1393,0,0,0,0,0,1395,1397,1397,1398,1398,1398,1398,1398,1398,1398,0,0,0,0,0,1400,1402,1402,1403,1403,1403,1403,1403,1403,1403,0,0,0,0,0,1405,1407,1407,1408,1408,1408,1408,1408,1408,1408,0,0,0,0,0,1410,1412,1412,1413,1413,1413,1413,1413,1413,1413,0,0,0,0,0,1415,1417,1417,1418,1418,1418,1418,1418,1418,1418,0,0,0,0,0,1420,1422,1422,1423,1423,1423,1423,1423,1423,1423,0,0,0,0,0,1425,1427,1427,1428,1428,1428,1428,1428,1428,1428,0,0,0,0,0,1430,1432,1432,1433,1433,1433,1433,1433,1433,1433,0,0,0,0,0,1435,1437,1437,1438,1438,1438,1438,1438,1438,1438,0,0,0,0,0,1440,1442,1442,1443,1443,1443,1443,1443,1443,1443,0,0,0,0,0,1445,1447,1447,1448,1448,1448,1448,1448,1448,1448,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1450,1453,1453,1451,1450,1451,1450,1453,1453,1451,1450,1451,1450,1451,1450,1451,1450,1453,1453,1453,0,0,0,0,0,0,0,1465,1468,1468,1466,1465,1466,1465,1468,1468,1468,1468,1468,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1472,1475,1475,1473,1472,1473,1472,1473,1472,1473,1472,1473,1472,1473,1472,1473,1472,1473,1472,1473,1472,1473,1472,1473,1472,1473,1472,1473,1472,1475,1475,1475,1475,1475,0,0,0,0,0,1501,1504,1504,1502,1501,1504,1504,1504,1504,1504,0,0,0,0,0,1506,1509,1509,1507,1506,1509,1509,1509,1509,1509,0,0,0,0,0,1511,1514,1514,1512,1511,1514,1514,1514,1514,1514,0,0,0,0,0,1516,1519,1519,1517,1516,1519,1519,1519,1519,1519,0,0,0,0,0,1521,1524,1524,1522,1521,1524,1524,1524,1524,1524,0,0,0,0,0,1526,1529,1529,1527,1526,1529,1529,1529,1529,1529,0,0,0,0,0,0,0,0,0,1531,1534,1534,1532,1531,1532,1531,1534,1534,1532,1531,1534,1534,1534,0,0,0,0,0,1540,1543,1543,1541,1540,1543,1543,1543,1543,1543,0,0,0,0,0,0,0,1545,1548,1548,1546,1545,1548,1546,1545,1548,1548,1548,1548,0,0,0,0,0,1552,1555,1555,1553,1552,1555,1555,1555,1555,1555,0,0,0,0,0,1557,1560,1560,1558,1557,1560,1560,1560,1560,1560,0,0,0,0,0,1562,1565,1565,1563,1562,1565,1565,1565,1565,1565,0,0,0,0,0,1567,1570,1570,1568,1567,1570,1570,1570,1570,1570,0,0,0,0,0,1572,1575,1575,1573,1572,1575,1575,1575,1575,1575,0,0,0,0,0,1577,1580,1580,1578,1577,1580,1580,1580,1580,1580,0,0,0,0,0,1582,1585,1585,1583,1582,1585,1585,1585,1585,1585,0,0,0,0,0,1587,1590,1590,1588,1587,1590,1590,1590,1590,1590,0,0,0,0,0,1592,1595,1595,1593,1592,1595,1595,1595,1595,1595,0,0,0,0,0,1597,1600,1600,1598,1597,1600,1600,1600,1600,1600,0,0,0,0,0,1602,1605,1605,1603,1602,1605,1605,1605,1605,1605,0,0,0,0,0,1607,1610,1610,1608,1607,1610,1610,1610,1610,1610,0,0,0,0,0,1612,1615,1615,1613,1612,1615,1615,1615,1615,1615,0,0,0,0,0,1617,1620,1620,1618,1617,1620,1620,1620,1620,1620,0,0,0,0,0,1622,1625,1625,1623,1622,1625,1625,1625,1625,1625,0,0,0,0,0,1627,1630,1630,1628,1627,1630,1630,1630,1630,1630,0,0,0,0,0,0,0,0,0,0,0,1632,1634,1632,1634,1634,1635,1635,1635,1635,1632,1634,1632,1634,1635,1635,1635,0,0,0,0,0,0,0,1643,1646,1646,1646,1646,1644,1643,1644,1643,1646,1646,1646,0,0,0,0,0,0,0,1650,1653,1653,1653,1651,1650,1651,1650,1653,1653,1653,1653,0,0,0,0,0,1657,1660,1660,1660,1658,1657,1660,1660,1660,1660,0,0,0,0,0,1662,1665,1665,1665,1663,1662,1665,1665,1665,1665,0,0,0,0,0,1667,1670,1670,1670,1668,1667,1670,1670,1670,1670,0,0,0,0,0,1672,1675,1675,1675,1673,1672,1675,1675,1675,1675,0,0,0,0,0,1677,1680,1680,1680,1678,1677,1680,1680,1680,1680,0,0,0,0,0,1682,1685,1685,1685,1683,1682,1685,1685,1685,1685,0,0,0,0,0,1687,1690,1690,1690,1688,1687,1690,1690,1690,1690,0,0,0,0,0,1692,1695,1695,1695,1693,1692,1695,1695,1695,1695,0,0,0,0,0,1697,1700,1700,1700,1698,1697,1700,1700,1700,1700,0,0,0,0,0,1702,1705,1705,1705,1703,1702,1705,1705,1705,1705,0,0,0,0,0,1707,1710,1710,1710,1708,1707,1710,1710,1710,1710,0,0,0,0,0,1712,1715,1715,1715,1713,1712,1715,1715,1715,1715,0,0,0,0,0,1717,1720,1720,1720,1718,1717,1720,1720,1720,1720,0,0,0,0,0,1722,1725,1725,1725,1723,1722,1725,1725,1725,1725,0,0,0,0,0,1727,1730,1730,1730,1728,1727,1730,1730,1730,1730,0,0,0,0,0,1732,1735,1735,1735,1733,1732,1735,1735,1735,1735,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1737,1740,1740,1740,1740,1738,1737,1738,1737,1738,1737,1738,1737,1738,1737,1738,1737,1740,1740,1740,0,0,0,0,0,0,0,0,0,0,0,1752,1752,14009,14009,14009,1752,1752,1752,14009,1752,1752,1752,1752,14009,14009,14009,0,0,0,0,0,0,0,0,1762,1762,1762,1762,14010,14010,14010,1762,14010,1762,14010,14010,14010,0,0,0,0,0,1769,1772,1772,1772,1772,1770,1769,1772,1772,1772,0,0,0,0,0,1774,1777,1777,1777,1777,1775,1774,1777,1777,1777,0,0,0,0,0,1779,1782,1782,1782,1782,1780,1779,1782,1782,1782,0,0,0,0,0,1784,1787,1787,1787,1787,1785,1784,1787,1787,1787,0,0,0,0,0,1789,1792,1792,1792,1792,1790,1789,1792,1792,1792,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1794,1797,1797,1795,1794,1797,1795,1794,1795,1794,1795,1794,1795,1794,1797,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1797,1797,1795,1794,1797,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,1795,1794,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1851,1854,1854,1852,1851,1854,1852,1851,1852,1851,1852,1851,1852,1851,1854,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1854,1854,1852,1851,1854,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,1852,1851,0,0,0,0,0,1908,1911,1911,1911,1911,1909,1908,1911,1911,1911,0,0,0,0,0,1913,1916,1916,1916,1916,1914,1913,1916,1916,1916,0,0,0,0,0,1918,1921,1921,1921,1921,1919,1918,1921,1921,1921,0,0,0,0,0,1923,1926,1926,1926,1926,1924,1923,1926,1926,1926,0,0,0,0,0,1928,1931,1931,1931,1931,1929,1928,1931,1931,1931,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1933,1935,1938,1938,1938,1938,1933,1933,1935,1933,1933,1935,1933,1935,1933,1935,1933,1935,1933,1935,1933,1935,1933,1935,1933,1935,1933,1935,1933,1933,1938,1938,1938,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1961,1964,1964,1964,1964,1962,1961,1962,1961,1962,1961,1962,1961,1962,1961,1962,1961,1962,1961,1962,1961,1962,1961,1962,1961,1962,1961,1964,1964,1964,0,0,0,0,0,1986,1989,1989,1989,1989,1987,1986,1989,1989,1989,0,0,0,0,0,0,0,0,0,1991,1994,1994,1994,1994,1992,1991,1992,1991,1992,1991,1994,1994,1994,0,0,0,0,0,0,0,0,0,2000,2003,2003,2003,2003,2001,2000,2001,2000,2001,2000,2003,2003,2003,0,0,0,0,0,0,0,0,0,2009,2012,2012,2012,2012,2010,2009,2010,2009,2010,2009,2012,2012,2012,0,0,0,0,0,0,0,0,0,2018,2021,2021,2021,2021,2019,2018,2019,2018,2019,2018,2021,2021,2021,0,0,0,0,0,2027,2030,2030,2030,2030,2028,2027,2030,2030,2030,0,0,0,0,0,2032,2035,2035,2035,2035,2033,2032,2035,2035,2035,0,0,0,0,0,2037,2040,2040,2040,2040,2038,2037,2040,2040,2040,0,0,0,0,0,2042,2045,2045,2045,2045,2043,2042,2045,2045,2045,0,0,0,0,0,2047,2050,2050,2050,2050,2048,2047,2050,2050,2050,0,0,0,0,0,0,0,0,0,2052,2055,2055,2055,2055,2053,2052,2053,2052,2053,2052,2055,2055,2055,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2061,2064,2064,2064,2064,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2061,2062,2064,2064,2064,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2127,2130,2130,2130,2130,2128,2127,2128,2127,2128,2127,2128,2127,2128,2127,2128,2130,2130,2130,0,0,0,14011,14011,14011,14011,2141,14011,14011,14011,0,0,0,14012,14012,14012,14012,2143,14012,14012,14012,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2145,2148,2148,2148,2148,2146,2145,2146,2145,2146,2145,2146,2145,2146,2145,2146,2145,2146,2145,2146,2145,2146,2145,2146,2145,2146,2148,2148,2148,0,0,0,14013,14013,14013,14013,2169,14013,14013,14013,0,0,0,0,0,0,0,0,2171,2174,2174,2174,2174,2172,2171,2172,2171,2172,2174,2174,2174,0,0,0,14014,14014,14014,14014,2179,14014,14014,14014,0,0,0,14015,14015,14015,14015,2181,14015,14015,14015,0,0,0,0,0,0,0,0,0,0,0,0,0,2183,2190,2190,2190,2190,2184,2184,2184,2184,2184,2183,2184,2184,2184,2184,2190,2190,2190,0,0,0,14016,14016,14016,14016,2196,14016,14016,14016,0,0,0,14017,14017,14017,14017,2198,14017,14017,14017,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2200,2205,2205,2205,2205,2201,2201,2201,2200,2201,2200,2201,2200,2201,2200,2201,2200,2201,2200,2201,2205,2205,2205,0,0,0,14018,14018,14018,14018,2218,14018,14018,14018,0,0,0,14019,14019,14019,14019,2220,14019,14019,14019,0,0,0,14020,14020,14020,14020,2222,14020,14020,14020,0,0,0,14021,14021,14021,14021,2224,14021,14021,14021,0,0,0,14022,14022,14022,14022,2226,14022,14022,14022,0,0,0,14023,14023,14023,14023,2228,14023,14023,14023,0,0,0,0,0,2230,2233,2233,2233,2233,2231,2230,2233,2233,2233,0,0,0,0,0,2235,2238,2238,2238,2238,2236,2235,2238,2238,2238,0,0,0,0,0,2240,2243,2243,2243,2243,2241,2240,2243,2243,2243,0,0,0,0,0,2245,2248,2248,2248,2248,2246,2245,2248,2248,2248,0,0,0,0,0,2250,2253,2253,2253,2253,2251,2250,2253,2253,2253,0,0,0,0,0,2255,2258,2258,2258,2258,2256,2255,2258,2258,2258,0,0,0,0,0,2260,2263,2263,2263,2263,2261,2260,2263,2263,2263,0,0,0,0,0,2265,2268,2268,2268,2268,2266,2265,2268,2268,2268,0,0,0,0,0,2270,2273,2273,2273,2273,2271,2270,2273,2273,2273,0,0,0,0,0,2275,2278,2278,2278,2278,2276,2275,2278,2278,2278,0,0,0,14024,14024,14024,14024,2280,14024,14024,14024,0,0,0,14025,14025,14025,14025,2282,14025,14025,14025,0,0,0,14026,14026,14026,14026,2284,14026,14026,14026,0,0,0,0,0,2286,2289,2289,2289,2289,2287,2286,2289,2289,2289,0,0,0,14027,14027,14027,14027,2291,14027,14027,14027,0,0,0,0,0,2293,2296,2296,2296,2296,2294,2293,2296,2296,2296,0,0,0,0,0,2298,2301,2301,2301,2301,2299,2298,2301,2301,2301,0,0,0,0,0,2303,2306,2306,2306,2306,2304,2303,2306,2306,2306,0,0,0,0,0,2308,2311,2311,2311,2311,2309,2308,2311,2311,2311,0,0,0,0,0,2313,2316,2316,2316,2316,2314,2313,2316,2316,2316,0,0,0,0,0,2318,2321,2321,2321,2321,2319,2318,2321,2321,2321,0,0,0,0,0,2323,2326,2326,2326,2326,2324,2323,2326,2326,2326,0,0,0,0,0,2328,2331,2331,2331,2331,2329,2328,2331,2331,2331,0,0,0,0,0,2333,2336,2336,2336,2336,2334,2333,2336,2336,2336,0,0,0,0,0,2338,2341,2341,2341,2341,2339,2338,2341,2341,2341,0,0,0,0,0,2343,2346,2346,2346,2346,2344,2343,2346,2346,2346,0,0,0,0,0,2348,2351,2351,2351,2351,2349,2348,2351,2351,2351,0,0,0,0,0,2353,2356,2356,2356,2356,2354,2353,2356,2356,2356,0,0,0,0,0,2358,2361,2361,2361,2361,2359,2358,2361,2361,2361,0,0,0,0,0,2363,2366,2366,2366,2366,2364,2363,2366,2366,2366,0,0,0,0,0,2368,2371,2371,2371,2371,2369,2368,2371,2371,2371,0,0,0,0,0,2373,2376,2376,2376,2376,2374,2373,2376,2376,2376,0,0,0,0,0,2378,2381,2381,2381,2381,2379,2378,2381,2381,2381,0,0,0,0,0,2383,2386,2386,2386,2386,2384,2383,2386,2386,2386,0,0,0,0,0,2388,2391,2391,2391,2391,2389,2388,2391,2391,2391,0,0,0,0,0,2393,2396,2396,2396,2396,2394,2393,2396,2396,2396,0,0,0,0,0,2398,2401,2401,2401,2401,2399,2398,2401,2401,2401,0,0,0,0,0,2403,2406,2406,2406,2406,2404,2403,2406,2406,2406,0,0,0,0,0,2408,2411,2411,2411,2411,2409,2408,2411,2411,2411,0,0,0,0,0,2413,2416,2416,2416,2416,2414,2413,2416,2416,2416,0,0,0,0,0,2418,2421,2421,2421,2421,2419,2418,2421,2421,2421,0,0,0,0,0,2423,2426,2426,2426,2426,2424,2423,2426,2426,2426,0,0,0,0,0,2428,2431,2431,2431,2431,2429,2428,2431,2431,2431,0,0,0,0,0,2433,2436,2436,2436,2436,2434,2433,2436,2436,2436,0,0,0,0,0,2438,2441,2441,2441,2441,2439,2438,2441,2441,2441,0,0,0,0,0,2443,2446,2446,2446,2446,2444,2443,2446,2446,2446,0,0,0,0,0,2448,2451,2451,2451,2451,2449,2448,2451,2451,2451,0,0,0,0,0,2453,2456,2456,2456,2456,2454,2453,2456,2456,2456,0,0,0,0,0,2458,2461,2461,2461,2461,2459,2458,2461,2461,2461,0,0,0,0,0,2463,2466,2466,2466,2466,2464,2463,2466,2466,2466,0,0,0,0,0,2468,2471,2471,2471,2471,2469,2468,2471,2471,2471,0,0,0,0,0,2473,2476,2476,2476,2476,2474,2473,2476,2476,2476,0,0,0,0,0,2478,2481,2481,2481,2481,2479,2478,2481,2481,2481,0,0,0,0,0,2483,2486,2486,2486,2486,2484,2483,2486,2486,2486,0,0,0,0,0,2488,2491,2491,2491,2491,2489,2488,2491,2491,2491,0,0,0,0,0,2493,2496,2496,2496,2496,2494,2493,2496,2496,2496,0,0,0,0,0,2498,2501,2501,2501,2501,2499,2498,2501,2501,2501,0,0,0,0,0,2503,2506,2506,2506,2506,2504,2503,2506,2506,2506,0,0,0,0,0,2508,2511,2511,2511,2511,2509,2508,2511,2511,2511,0,0,0,0,0,2513,2516,2516,2516,2516,2514,2513,2516,2516,2516,0,0,0,0,0,2518,2521,2521,2521,2521,2519,2518,2521,2521,2521,0,0,0,0,0,2523,2526,2526,2526,2526,2524,2523,2526,2526,2526,0,0,0,0,0,2528,2531,2531,2531,2531,2529,2528,2531,2531,2531,0,0,0,0,0,2533,2536,2536,2536,2536,2534,2533,2536,2536,2536,0,0,0,0,0,2538,2541,2541,2541,2541,2539,2538,2541,2541,2541,0,0,0,0,0,2543,2546,2546,2546,2546,2544,2543,2546,2546,2546,0,0,0,0,0,2548,2551,2551,2551,2551,2549,2548,2551,2551,2551,0,0,0,0,0,2553,2556,2556,2556,2556,2554,2553,2556,2556,2556,0,0,0,0,0,2558,2561,2561,2561,2561,2559,2558,2561,2561,2561,0,0,0,0,0,0,0,0,0,2563,2565,2565,2566,2566,2566,2566,2563,2565,2563,2565,2566,2566,2566,0,0,0,0,0,0,0,0,0,2572,2574,2574,2575,2575,2575,2575,2572,2574,2572,2574,2575,2575,2575,0,0,0,0,0,2581,2584,2584,2584,2584,2582,2581,2584,2584,2584,0,0,0,0,0,2586,2589,2589,2589,2589,2587,2586,2589,2589,2589,0,0,0,0,0,2591,2594,2594,2594,2594,2592,2591,2594,2594,2594,0,0,0,0,0,2596,2599,2599,2599,2599,2597,2596,2599,2599,2599,0,0,0,0,0,0,0,0,0,2601,2603,2603,2604,2604,2604,2604,2601,2603,2601,2603,2604,2604,2604,0,0,0,0,0,2610,2613,2613,2613,2613,2611,2610,2613,2613,2613,0,0,0,0,0,2615,2618,2618,2618,2618,2616,2615,2618,2618,2618,0,0,0,0,0,2620,2623,2623,2623,2623,2621,2620,2623,2623,2623,0,0,0,0,0,2625,2628,2628,2628,2628,2626,2625,2628,2628,2628,0,0,0,0,0,2630,2633,2633,2633,2633,2631,2630,2633,2633,2633,0,0,0,0,0,2635,2638,2638,2638,2638,2636,2635,2638,2638,2638,0,0,0,0,0,2640,2643,2643,2643,2643,2641,2640,2643,2643,2643,0,0,0,0,0,2645,2648,2648,2648,2648,2646,2645,2648,2648,2648,0,0,0,0,0,2650,2653,2653,2653,2653,2651,2650,2653,2653,2653,0,0,0,0,0,2655,2658,2658,2658,2658,2656,2655,2658,2658,2658,0,0,0,0,0,2660,2663,2663,2663,2663,2661,2660,2663,2663,2663,0,0,0,0,0,2665,2668,2668,2668,2668,2666,2665,2668,2668,2668,0,0,0,0,0,2670,2673,2673,2673,2673,2671,2670,2673,2673,2673,0,0,0,0,0,2675,2678,2678,2678,2678,2676,2675,2678,2678,2678,0,0,0,0,0,2680,2683,2683,2683,2683,2681,2680,2683,2683,2683,0,0,0,0,0,2685,2688,2688,2688,2688,2686,2685,2688,2688,2688,0,0,0,0,0,2690,2693,2693,2693,2693,2691,2690,2693,2693,2693,0,0,0,0,0,2695,2698,2698,2698,2698,2696,2695,2698,2698,2698,0,0,0,0,0,2700,2703,2703,2703,2703,2701,2700,2703,2703,2703,0,0,0,0,0,2705,2708,2708,2708,2708,2706,2705,2708,2708,2708,0,0,0,0,0,2710,2713,2713,2713,2713,2711,2710,2713,2713,2713,0,0,0,0,0,2715,2718,2718,2718,2718,2716,2715,2718,2718,2718,0,0,0,0,0,2720,2723,2723,2723,2723,2721,2720,2723,2723,2723,0,0,0,0,0,2725,2728,2728,2728,2728,2726,2725,2728,2728,2728,0,0,0,0,0,2730,2733,2733,2733,2733,2731,2730,2733,2733,2733,0,0,0,0,0,2735,2738,2738,2738,2738,2736,2735,2738,2738,2738,0,0,0,0,0,0,0,0,0,0,0,2740,2743,2743,2743,2743,2741,2740,2741,2740,2741,2740,2741,2740,2743,2743,2743,0,0,0,0,0,0,0,0,0,2751,2754,2754,2754,2754,2752,2751,2752,2751,2752,2751,2754,2754,2754,0,0,0,0,0,2760,2763,2763,2763,2763,2761,2760,2763,2763,2763,0,0,0,0,0,2765,2768,2768,2768,2768,2766,2765,2768,2768,2768,0,0,0,0,0,2770,2773,2773,2773,2773,2771,2770,2773,2773,2773,0,0,0,0,0,2775,2778,2778,2778,2778,2776,2775,2778,2778,2778,0,0,0,0,0,0,0,0,0,0,0,2780,2782,2780,2782,2782,2783,2783,2783,2783,2780,2782,2780,2782,2783,2783,2783,0,0,0,0,0,2791,2794,2794,2794,2794,2792,2791,2794,2794,2794,0,0,0,0,0,2796,2799,2799,2799,2799,2799,2799,2799,2797,2796,0,0,0,0,0,2801,2804,2804,2804,2804,2804,2804,2804,2802,2801,0,0,0,0,0,0,0,0,0,0,0,2806,2809,2809,2809,2809,2809,2809,2809,2807,2806,2807,2806,2807,2806,2807,2806,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,0,57,57,57,0,57,0,57,0,57,0,57,0,57,0,57,57,0,57,0,57,0,57,0,57,57,0,57,57,57,57,0,0,0,0,0,0,0,14028,14028,14028,14028,2890,2890,2890,2890,2890,14028,14028,14028,0,0,0,14029,14029,14029,14029,2896,14029,14029,14029,0,0,0,0,0,0,0,2898,2903,2903,2903,2903,2899,2899,2899,2898,2903,2903,2903,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2905,2908,2908,2908,2908,2906,2905,2906,2905,2906,2905,2906,2905,2906,2906,2905,2906,2906,2906,2906,2905,2906,2908,2908,2908,0,0,0,0,0,0,0,0,0,0,0,0,0,2925,2928,2928,2928,2928,2926,2925,2926,2926,2925,2926,2925,2926,2926,2926,2928,2928,2928,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2938,2943,2943,2943,2943,2939,2939,2939,2938,2939,2938,2939,2939,2939,2939,2939,2939,2943,2943,2943,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2953,2966,2966,2966,2966,2954,2954,2954,2954,2954,2954,2954,2954,2954,2954,2954,2953,2966,2966,2966,0,0,0,0,0,0,0,0,0,2968,2971,2971,2969,2968,2971,2971,2969,2968,2971,2971,2971,2969,2968,0,0,0,0,0,2977,2980,2980,2980,2980,2980,2980,2980,2978,2977,0,0,0,0,0,2982,2985,2985,2985,2985,2985,2985,2985,2983,2982,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2987,2988,2987,2990,2990,2988,2987,2988,2987,2988,2987,2988,2988,2987,2988,2988,2988,2990,2990,2988,2987,2988,2990,2990,2990,0,0,0,0,0,0,0,0,0,0,0,0,0,3007,3009,3009,3010,3010,3007,3010,3010,3007,3009,3007,3009,3010,3010,3010,3007,3007,3007,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3020,3025,3025,3021,3021,3025,3025,3021,3020,3021,3020,3021,3021,3021,3021,3025,3025,3025,3021,3021,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3035,3037,3035,3037,3037,3038,3038,3035,3037,3035,3037,3035,3037,3035,3037,3035,3037,3035,3037,3035,3037,3038,3038,3035,3037,3038,3038,3038,0,0,0,14030,14030,14030,14030,3058,14030,14030,14030,0,0,0,14031,14031,14031,14031,3060,14031,14031,14031,0,0,0,14032,14032,14032,14032,3062,14032,14032,14032,0,0,0,14033,14033,14033,14033,3064,14033,14033,14033,0,0,0,14034,14034,14034,14034,3066,14034,14034,14034,0,0,0,14035,14035,14035,14035,3068,14035,14035,14035,0,0,0,14036,14036,14036,14036,3070,14036,14036,14036,0,0,0,14037,14037,14037,14037,3072,14037,14037,14037,0,0,0,0,0,3074,3075,3074,3077,3077,3077,3077,3077,3077,3077,0,0,0,0,0,3079,3080,3079,3082,3082,3082,3082,3082,3082,3082,0,0,0,0,0,3084,3085,3084,3087,3087,3087,3087,3087,3087,3087,0,0,0,0,0,3089,3090,3089,3092,3092,3092,3092,3092,3092,3092,0,0,0,0,0,3094,3095,3094,3097,3097,3097,3097,3097,3097,3097,0,0,0,0,0,3099,3100,3099,3102,3102,3102,3102,3102,3102,3102,0,0,0,0,0,3104,3105,3104,3107,3107,3107,3107,3107,3107,3107,0,0,0,0,0,3109,3110,3109,3112,3112,3112,3112,3112,3112,3112,0,0,0,14038,14038,14038,14038,3114,14038,14038,14038,0,0,0,14039,14039,14039,14039,3116,14039,14039,14039,0,0,0,14040,14040,14040,14040,3118,14040,14040,14040,0,0,0,14041,14041,14041,14041,3120,14041,14041,14041,0,0,0,14042,14042,14042,14042,3122,14042,14042,14042,0,0,0,14043,14043,14043,14043,3124,14043,14043,14043,0,0,0,14044,14044,14044,14044,3126,14044,14044,14044,0,0,0,14045,14045,14045,14045,3128,14045,14045,14045,0,0,0,0,0,3130,3131,3130,3133,3133,3133,3133,3133,3133,3133,0,0,0,0,0,3135,3136,3135,3138,3138,3138,3138,3138,3138,3138,0,0,0,0,0,3140,3141,3140,3143,3143,3143,3143,3143,3143,3143,0,0,0,0,0,3145,3146,3145,3148,3148,3148,3148,3148,3148,3148,0,0,0,0,0,3150,3151,3150,3153,3153,3153,3153,3153,3153,3153,0,0,0,0,0,3155,3156,3155,3158,3158,3158,3158,3158,3158,3158,0,0,0,0,0,3160,3161,3160,3163,3163,3163,3163,3163,3163,3163,0,0,0,0,0,3165,3166,3165,3168,3168,3168,3168,3168,3168,3168,0,0,0,0,14046,14046,14046,14046,3170,3170,14046,14046,14046,0,0,0,0,14047,14047,14047,14047,3173,3173,14047,14047,14047,0,0,0,14048,14048,14048,14048,3176,14048,14048,14048,0,0,0,0,0,0,0,0,0,0,0,3178,3181,3181,3181,3181,3179,3178,3179,3178,3179,3178,3179,3178,3181,3181,3181,0,0,0,14049,14049,14049,14049,3189,14049,14049,14049,0,0,0,0,14050,14050,14050,14050,3191,3191,14050,14050,14050,0,0,0,14051,14051,14051,14051,3194,14051,14051,14051,0,0,0,14052,14052,14052,14052,3196,14052,14052,14052,0,0,0,0,0,3198,3199,3198,3201,3201,3201,3201,3201,3201,3201,0,0,0,0,0,3203,3204,3203,3206,3206,3206,3206,3206,3206,3206,0,0,0,0,0,3208,3209,3208,3211,3211,3211,3211,3211,3211,3211,0,0,0,0,0,0,0,0,0,0,0,3213,3215,3213,3215,3213,3215,3213,3215,3215,3216,3216,3216,3216,3216,3216,3216,0,0,0,14053,14053,14053,14053,3224,14053,14053,14053,0,0,0,0,0,3226,3227,3226,3229,3229,3229,3229,3229,3229,3229,0,0,0,0,0,3231,3232,3231,3234,3234,3234,3234,3234,3234,3234,0,0,0,0,0,3236,3237,3236,3239,3239,3239,3239,3239,3239,3239,0,0,0,0,0,0,0,0,0,3241,3244,3244,3242,3241,3244,3244,3242,3241,3242,3241,3244,3244,3244,0,0,0,0,0,0,0,3250,3253,3253,3253,3253,3251,3250,3251,3250,3253,3253,3253,0,0,0,0,0,0,0,3257,3260,3260,3258,3257,3260,3260,3258,3257,3260,3260,3260,0,0,0,0,0,0,0,3264,3267,3267,3265,3264,3265,3264,3267,3267,3267,3267,3267,0,0,0,0,0,3271,3274,3274,3272,3271,3274,3274,3274,3274,3274,0,0,0,14054,14054,3276,14054,14054,14054,14054,14054,0,0,0,0,3278,3279,3279,3279,3279,3278,3278,3279,3279,3279,0,0,0,0,0,0,0,3282,3285,3285,3285,3285,3283,3282,3283,3282,3285,3285,3285,0,0,0,0,14055,14055,14055,14055,3289,3289,14055,14055,14055,0,0,0,0,14056,14056,14056,14056,3292,3292,14056,14056,14056,0,0,0,14057,14057,3295,14057,14057,14057,14057,14057,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,0,58,58,58,58,58,58,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3311,3313,3313,3314,3314,3311,3313,3311,3313,3311,3313,3311,3313,3311,3313,3314,3314,3311,3313,3311,3313,3311,3313,3311,3313,3311,3313,3314,3314,3314,3311,3313,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3338,3341,3341,3339,3338,3339,3338,3339,3338,3339,3338,3339,3338,3339,3338,3339,3338,3339,3338,3339,3338,3339,3338,3339,3338,3339,3338,3339,3338,3339,3338,3339,3338,3341,3341,3341,3341,3341,0,0,0,0,0,0,0,0,0,0,0,3371,3374,3374,3374,3374,3372,3371,3372,3371,3372,3371,3372,3371,3374,3374,3374,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3382,3385,3385,3383,3382,3383,3382,3383,3382,3383,3382,3385,3383,3382,3383,3382,3385,3383,3382,3383,3382,3383,3382,3383,3382,3383,3382,3385,3385,3383,3382,3383,3382,3385,0,0,0,0,0,3411,3414,3414,3414,3414,3412,3411,3414,3414,3414,0,0,0,3416,14058,14058,14058,14058,14058,14058,14058,0,0,14059,14059,14059,14059,14059,14059,14059,0,0,14060,14060,14060,14060,14060,14060,14060,0,0,14061,14061,14061,14061,14061,14061,14061,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3417,3419,3419,3420,3420,3417,3419,3417,3419,3417,3419,3417,3419,3420,3420,3417,3419,3417,3419,3417,3419,3417,3419,3417,3419,3417,3419,3417,3419,3417,3419,3417,3419,3417,3419,3417,3419,3417,3419,3417,3419,3417,3419,3420,3420,3417,3419,3420,0,0,0,3460,14062,14062,14062,14062,14062,14062,14062,0,0,14063,14063,14063,14063,14063,14063,14063,0,0,14064,14064,14064,14064,14064,14064,14064,0,0,14065,14065,14065,14065,14065,14065,14065,0,0,0,0,0,0,0,59,59,0,59,0,59,0,59,0,59,0,59,59,59,0,59,59,59,59,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3467,3470,3470,3468,3467,3468,3467,3470,3468,3467,3470,3468,3467,3468,3467,3468,3467,3470,3470,3470,0,0,0,0,0,0,0,0,0,3482,3485,3485,3483,3482,3483,3482,3485,3483,3482,3485,3485,3485,3485,0,0,0,3491,14066,14066,14066,14066,14066,14066,14066,0,0,0,0,0,0,0,0,0,0,0,0,0,3492,3495,3495,3493,3492,3493,3492,3493,3492,3495,3493,3492,3493,3492,3495,3495,3495,3495,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3505,3508,3508,3506,3505,3506,3505,3508,3506,3505,3508,3506,3505,3506,3505,3506,3505,3506,3505,3506,3505,3506,3505,3506,3505,3508,3508,3506,3505,3508,0,0,0,0,0,3530,3533,3533,3533,3533,3531,3530,3533,3533,3533,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,0,60,60,60,0,60,0,60,60,60,60,0,0,0,0,0,0,0,3565,3567,3565,3567,3567,3568,3568,3568,3568,3568,3568,3568,0,0,0,3572,14067,14067,14067,14067,14067,14067,14067,0,0,0,0,0,0,0,0,0,0,0,3573,3575,3575,3576,3576,3576,3576,3573,3575,3573,3575,3573,3575,3576,3576,3576,0,0,0,3584,14068,14068,14068,14068,14068,14068,14068,0,0,0,0,0,0,0,0,0,0,0,3585,3587,3587,3588,3588,3588,3588,3585,3587,3585,3587,3585,3587,3588,3588,3588,0,0,0,3596,14069,14069,14069,14069,14069,14069,14069,0,0,0,0,0,0,0,0,0,0,0,3597,3599,3599,3600,3600,3600,3600,3597,3599,3597,3599,3597,3599,3600,3600,3600,0,0,0,3608,14070,14070,14070,14070,14070,14070,14070,0,0,0,0,0,0,0,0,0,0,0,3609,3611,3611,3612,3612,3612,3612,3609,3611,3609,3611,3609,3611,3612,3612,3612,0,0,0,3620,14071,14071,14071,14071,14071,14071,14071,0,0,0,0,0,0,0,0,0,0,0,3621,3623,3623,3624,3624,3624,3624,3621,3623,3621,3623,3621,3623,3624,3624,3624,0,0,0,3632,14072,14072,14072,14072,14072,14072,14072,0,0,0,0,0,0,0,0,0,0,0,3633,3635,3635,3636,3636,3636,3636,3633,3635,3633,3635,3633,3635,3636,3636,3636,0,0,0,3644,14073,14073,14073,14073,14073,14073,14073,0,0,0,0,0,0,0,0,0,0,0,3645,3647,3647,3648,3648,3648,3648,3645,3647,3645,3647,3645,3647,3648,3648,3648,0,0,0,3656,14074,14074,14074,14074,14074,14074,14074,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3657,3659,3657,3659,3659,3660,3660,3657,3659,3657,3659,3657,3659,3657,3659,3660,3657,3659,3660,3657,3659,3657,3659,3657,3659,3657,3659,3657,3659,3657,3659,3657,3659,3657,3659,3657,3659,3657,3659,3657,3659,3660,3660,3657,3659,3660,3657,3659,0,0,0,0,0,14075,14075,14075,14075,3700,3700,3700,14075,14075,14075,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14076,14076,14076,14076,3704,3704,3704,3704,3704,3704,3704,3704,3704,3704,3704,3704,14076,14076,14076,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3717,3720,3720,3718,3717,3718,3717,3720,3720,3718,3717,3718,3717,3718,3717,3718,3717,3720,3720,3720,3718,3717,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3734,3737,3737,3735,3734,3735,3734,3737,3737,3735,3734,3735,3734,3735,3734,3735,3734,3735,3734,3735,3734,3737,3737,3737,0,0,0,0,0,0,0,0,0,0,0,0,0,3753,3756,3756,3756,3756,3754,3753,3754,3753,3754,3753,3754,3753,3754,3753,3756,3756,3756,0,0,0,0,0,0,0,3766,3769,3769,3769,3769,3767,3766,3767,3766,3769,3769,3769,0,0,0,0,14077,14077,14077,14077,3773,3773,14077,14077,14077,0,0,0,0,0,0,0,0,0,0,0,14078,14078,14078,14078,3776,3776,3776,3776,3776,3776,3776,3776,3776,14078,14078,14078,0,0,0,0,14079,14079,14079,14079,3786,3786,14079,14079,14079,0,0,0,0,0,3789,3792,3792,3792,3792,3790,3789,3792,3792,3792,0,0,0,0,0,0,0,3794,3797,3797,3797,3797,3795,3794,3797,3797,3797,3795,3794,0,0,0,0,0,0,0,0,0,0,14080,14080,14080,3801,14080,3801,3801,3801,3801,3801,3801,3801,14080,14080,14080,0,0,14081,14081,14081,14081,14081,14081,14081,0,0,0,0,0,0,61,61,61,0,61,61,0,61,61,61,0,61,61,61,61,0,0,0,3814,3814,3815,3815,3815,3815,3815,3815,3815,0,0,0,3817,3818,3818,3817,3818,3818,3818,3818,3818,0,0,0,14082,14082,3820,14082,14082,14082,14082,14082,0,0,0,3822,3823,3823,3822,3823,3823,3823,3823,3823,0,0,0,0,0,0,62,62,62,62,0,62,0,62,0,62,0,62,0,62,62,62,62,0,0,0,0,0,3830,3833,3833,3833,3833,3831,3830,3833,3833,3833,0,0,0,0,0,3835,3838,3838,3838,3838,3836,3835,3838,3838,3838,0,0,0,0,0,3840,3843,3843,3843,3843,3841,3840,3843,3843,3843,0,0,0,0,0,3845,3848,3848,3846,3845,3848,3848,3848,3848,3848,0,0,0,0,0,3850,3853,3853,3853,3853,3853,3853,3853,3851,3850,0,0,0,0,0,0,0,0,0,0,0,0,3860,0,3879,0,0,0,0,0,3856,3869,0,3870,3871,3858,3861,3862,3863,3864,3865,3866,0,3860,3855,3857,3858,3861,3862,3863,3864,3865,3866,3857,3857,3867,3868,3870,3871,3855,3855,3858,3862,3863,3867,3868,3857,3855,3855,3873,3855,3870,3871,3858,3861,3862,3863,3864,3865,3866,3873,3855,3855,3879,3858,3861,3864,3865,3866,3855,3855,3855,3870,3871,3858,3861,3862,3863,3864,3865,3866,3870,3871,3858,3861,3862,3863,3864,3865,3866,3855,3855,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,0,63,0,63,0,63,63,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,63,0,63,63,0,63,63,0,63,0,63,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,63,63,63,0,0,0,3918,14083,14083,14083,14083,14083,14083,14083,0,0,0,3920,14084,14084,14084,14084,14084,14084,14084,0,0,0,3922,14085,14085,14085,14085,14085,14085,14085,0,0,0,3924,14086,14086,14086,14086,14086,14086,14086,0,0,0,0,0,3926,3929,3929,3927,3926,3929,3929,3929,3929,3929,0,0,0,0,0,0,0,3931,3934,3934,3932,3931,3932,3931,3934,3934,3934,3934,3934,0,0,0,0,0,14087,14087,3938,3938,3938,14087,14087,14087,14087,14087,0,0,0,14088,14088,14088,14088,3942,14088,14088,14088,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3944,3947,3947,3947,3947,3945,3944,3945,3944,3945,3944,3945,3944,3945,3944,3945,3947,3947,3947,0,0,0,0,0,3958,3961,3961,3959,3958,3961,3961,3961,3961,3961,0,0,0,0,0,3963,3966,3966,3964,3963,3966,3966,3966,3966,3966,0,0,0,0,0,3968,3971,3971,3969,3968,3971,3971,3971,3971,3971,0,0,0,0,0,3973,3976,3976,3974,3973,3976,3976,3976,3976,3976,0,0,0,0,0,3978,3981,3981,3979,3978,3981,3981,3981,3981,3981,0,0,0,0,0,3983,3986,3986,3984,3983,3986,3986,3986,3986,3986,0,0,0,0,0,0,0,0,0,3988,3991,3991,3991,3989,3988,3989,3988,3991,3989,3988,3991,3991,3991,0,0,0,0,0,0,0,0,0,0,0,3997,4000,4000,4000,4000,3998,3997,3998,3997,3998,3997,3998,3997,4000,4000,4000,0,0,0,0,0,4008,4011,4011,4009,4008,4011,4011,4011,4011,4011,0,0,0,0,0,4013,4016,4016,4014,4013,4016,4016,4016,4016,4016,0,0,0,0,0,4018,4021,4021,4019,4018,4021,4021,4021,4021,4021,0,0,0,0,0,4023,4026,4026,4024,4023,4026,4026,4026,4026,4026,0,0,0,0,0,4028,4031,4031,4031,4031,4029,4028,4031,4031,4031,0,0,0,0,0,4033,4036,4036,4036,4036,4034,4033,4036,4036,4036,0,0,0,0,0,4038,4041,4041,4041,4041,4039,4038,4041,4041,4041,0,0,0,0,0,4043,4046,4046,4046,4046,4044,4043,4046,4046,4046,0,0,0,14089,14089,14089,14089,4048,14089,14089,14089,0,0,0,14090,14090,14090,14090,4050,14090,14090,14090,0,0,0,14091,14091,14091,14091,4052,14091,14091,14091,0,0,0,14092,14092,14092,14092,4054,14092,14092,14092,0,0,0,0,0,0,0,0,0,0,0,0,0,4056,4059,4059,4057,4056,4059,4057,4056,4057,4056,4059,4057,4056,4059,4059,4059,4057,4056,0,0,0,0,0,4069,4072,4072,4072,4072,4070,4069,4072,4072,4072,0,0,0,0,0,4074,4077,4077,4077,4075,4074,4077,4077,4077,4077,0,0,0,0,0,4079,4082,4082,4082,4080,4079,4082,4082,4082,4082,0,0,0,0,0,4084,4087,4087,4087,4087,4085,4084,4087,4087,4087,0,0,0,0,0,4089,4092,4092,4092,4092,4090,4089,4092,4092,4092,0,0,0,0,0,4094,4097,4097,4097,4097,4095,4094,4097,4097,4097,0,0,0,0,0,4099,4102,4102,4102,4102,4100,4099,4102,4102,4102,0,0,0,14093,14093,14093,14093,4104,14093,14093,14093,0,0,0,0,0,64,64,0,64,64,64,0,64,0,64,64,64,64,64,0,64,0,0,0,0,0,4110,4113,4113,4113,4113,4111,4110,4113,4113,4113,0,0,0,0,0,4115,4118,4118,4118,4118,4116,4115,4118,4118,4118,0,0,0,0,0,0,0,4120,4123,4123,4123,4123,4121,4120,4121,4120,4123,4123,4123,0,0,0,0,0,4127,4130,4130,4130,4130,4128,4127,4130,4130,4130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,65,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,65,65,65,65,65,0,0,0,0,0,0,0,4145,4148,4148,4146,4145,4148,4148,4148,4148,4148,4146,4145,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4152,4159,4159,4153,4153,4159,4153,4153,4153,4152,4153,4159,4153,4153,4153,4152,4153,4152,4153,4152,4153,4152,4153,4152,4153,4152,4153,4152,4153,4152,4159,4159,4159,0,0,0,0,0,0,0,4180,4183,4183,4181,4180,4183,4183,4183,4183,4183,4181,4180,0,0,0,0,0,0,0,0,0,0,0,4187,4190,4190,4188,4187,4190,4190,4188,4187,4188,4187,4188,4187,4190,4190,4190,0,0,0,0,0,4198,4201,4201,4199,4198,4201,4201,4201,4201,4201,0,0,0,0,0,4203,4206,4206,4204,4203,4206,4206,4206,4206,4206,0,0,0,0,0,4208,4211,4211,4209,4208,4211,4211,4211,4211,4211,0,0,0,0,0,4213,4216,4216,4214,4213,4216,4216,4216,4216,4216,0,0,0,0,0,4218,4221,4221,4219,4218,4221,4221,4221,4221,4221,0,0,0,0,0,4223,4226,4226,4224,4223,4226,4226,4226,4226,4226,0,0,0,0,0,4228,4231,4231,4229,4228,4231,4231,4231,4231,4231,0,0,0,0,0,4233,4236,4236,4234,4233,4236,4236,4236,4236,4236,0,0,0,0,0,4238,4241,4241,4241,4241,4239,4238,4241,4241,4241,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,66,66,0,66,66,0,66,0,66,0,66,0,66,0,66,66,0,66,0,66,0,66,0,66,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,66,66,66,0,0,0,0,0,0,0,4267,4270,4270,4268,4267,4268,4267,4270,4270,4270,4270,4270,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4274,4277,4277,4275,4274,4277,4277,4275,4274,4275,4274,4275,4274,4275,4274,4275,4274,4275,4274,4277,4277,4275,4274,4277,0,0,0,14094,14094,4293,14094,14094,14094,14094,14094,0,0,0,0,0,4295,4298,4298,4296,4295,4298,4298,4298,4298,4298,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4300,4303,4303,4301,4300,4303,4303,4301,4300,4301,4300,4301,4300,4301,4300,4301,4300,4303,4303,4301,4300,4301,4300,4303,0,0,0,4319,14095,14095,14095,14095,14095,14095,14095,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4320,4320,4320,4321,4321,4320,4321,4321,4320,4320,4320,4320,4320,4320,4320,4320,4321,4321,4320,4320,4321,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4335,4337,4335,4337,4337,4338,4338,4335,4337,4338,4338,4335,4337,4335,4337,4335,4337,4335,4337,4335,4337,4335,4337,4335,4337,4335,4337,4338,4338,4335,4337,4335,4337,4338,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4364,4364,14096,14096,4364,14096,14096,4364,4364,4364,4364,4364,4364,4364,4364,14096,14096,4364,4364,14096,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4378,4378,14097,14097,4378,14097,14097,4378,4378,4378,4378,4378,4378,4378,4378,14097,14097,4378,4378,14097,0,0,0,0,0,0,14098,14098,14098,14098,4392,4392,14098,14098,4392,4392,14098,0,0,0,0,0,0,0,4397,4400,4400,4400,4400,4398,4397,4398,4397,4400,4400,4400,0,0,0,0,0,4404,4407,4407,4407,4407,4405,4404,4407,4407,4407,0,0,0,0,0,4409,4412,4412,4412,4412,4410,4409,4412,4412,4412,0,0,0,0,0,4414,4417,4417,4417,4417,4415,4414,4417,4417,4417,0,0,0,0,0,4419,4422,4422,4422,4422,4420,4419,4422,4422,4422,0,0,0,0,0,4424,4427,4427,4427,4427,4425,4424,4427,4427,4427,0,0,0,0,0,4429,4432,4432,4432,4432,4430,4429,4432,4432,4432,0,0,0,0,0,0,0,4434,4437,4437,4437,4437,4435,4434,4435,4434,4437,4437,4437,0,0,0,0,0,4441,4444,4444,4444,4444,4442,4441,4444,4444,4444,0,0,0,0,0,4446,4449,4449,4449,4449,4447,4446,4449,4449,4449,0,0,0,0,0,0,0,4451,4453,4453,4454,4454,4454,4454,4451,4453,4454,4454,4454,0,0,0,0,0,0,0,0,0,0,0,0,0,4458,4458,14099,14099,4458,4458,14099,14099,4458,4458,4458,4458,4458,4458,14099,14099,4458,14099,0,0,0,0,0,4470,4473,4473,4473,4473,4471,4470,4473,4473,4473,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,67,67,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,67,67,67,0,0,0,0,0,0,0,4520,4522,4520,4522,4522,4523,4523,4523,4523,4523,4523,4523,0,0,0,0,0,0,0,0,0,0,0,0,0,4527,4530,4530,4528,4527,4528,4527,4528,4527,4528,4527,4528,4527,4530,4530,4530,4530,4530,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4540,4543,4543,4543,4543,4541,4540,4541,4540,4541,4540,4541,4540,4541,4540,4541,4540,4541,4540,4541,4540,4541,4540,4541,4540,4543,4543,4541,4540,4541,4540,4541,4540,4541,4540,4541,4540,4541,4540,4541,4540,4541,4540,4541,4540,4543,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4581,4584,4584,4584,4584,4582,4581,4582,4581,4584,4584,4582,4581,4582,4581,4582,4581,4582,4581,4584,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4596,4599,4599,4597,4596,4597,4596,4597,4596,4597,4596,4599,4597,4596,4599,4597,4596,4597,4596,4597,4596,4599,4599,4599,0,0,0,0,0,0,0,4615,4618,4618,4618,4618,4616,4615,4618,4618,4616,4615,4618,0,0,0,0,0,4622,4625,4625,4625,4625,4623,4622,4625,4625,4625,0,0,0,0,0,0,0,4627,4630,4630,4628,4627,4628,4627,4630,4630,4630,4630,4630,0,0,0,0,0,0,0,4634,4637,4637,4635,4634,4635,4634,4637,4637,4637,4637,4637,0,0,0,0,0,0,0,0,0,0,0,4641,4644,4644,4642,4641,4642,4641,4642,4641,4642,4641,4644,4644,4644,4644,4644,0,0,0,0,0,4652,4655,4655,4655,4653,4652,4655,4655,4655,4655,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4657,4660,4660,4658,4657,4658,4657,4658,4657,4658,4657,4658,4657,4658,4657,4658,4657,4660,4660,4658,4657,4658,4657,4660,4660,4660,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4678,4681,4681,4679,4678,4681,4681,4679,4678,4679,4678,4679,4678,4681,4681,4679,4678,4679,4678,4679,4678,4681,0,0,0,14100,14100,14100,4695,14100,14100,14100,14100,0,0,0,0,0,0,0,0,0,0,0,0,4697,4700,4700,4700,4698,4697,4698,4698,4697,4698,4697,4698,4697,4700,4700,4700,4700,0,0,0,0,0,0,4709,4712,4712,4712,4710,4709,4710,4712,4712,4712,4712,0,0,0,14101,14101,14101,4715,14101,14101,14101,14101,0,0,0,14102,14102,14102,4717,14102,14102,14102,14102,0,0,0,14103,14103,14103,4719,14103,14103,14103,14103,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4721,4722,4722,4722,4721,4721,4721,4721,4721,4722,4721,4721,4721,4721,4721,4721,4721,4721,4721,4722,4722,4721,4721,4721,4722,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4740,4743,4743,4743,4741,4740,4741,4740,4741,4740,4741,4740,4741,4740,4743,4741,4740,4741,4740,4741,4740,4741,4740,4741,4740,4741,4740,4741,4740,4741,4740,4743,4743,4741,4740,4741,4740,4741,4740,4741,4740,4743,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14104,14104,14104,4777,4777,4777,4777,4777,14104,4777,4777,4777,4777,4777,4777,4777,4777,14104,14104,4777,4777,4777,4777,14104,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14105,14105,14105,4795,4795,4795,4795,4795,14105,4795,4795,4795,4795,4795,4795,4795,4795,14105,14105,4795,4795,4795,4795,14105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4813,4815,4813,4815,4815,4816,4816,4813,4815,4816,4813,4815,4813,4815,4813,4815,4816,4813,4815,4813,4815,4813,4815,4813,4815,4813,4815,4813,4815,4813,4815,4813,4815,4816,4816,4816,0,0,0,0,0,0,0,0,0,4844,4847,4847,4847,4847,4845,4844,4845,4844,4845,4844,4847,4847,4847,0,0,0,14106,14106,14106,14106,4853,14106,14106,14106,0,0,0,14107,14107,14107,14107,4855,14107,14107,14107,0,0,0,14108,14108,14108,14108,4857,14108,14108,14108,0,0,0,14109,14109,14109,14109,4859,14109,14109,14109,0,0,0,0,0,0,0,0,0,0,0,0,4861,4864,4864,4864,4864,4862,4861,4862,4862,4861,4862,4861,4862,4861,4864,4864,4864,0,0,0,0,0,0,0,4873,4876,4876,4876,4876,4874,4873,4874,4873,4876,4876,4876,0,0,0,14110,14110,14110,14110,4880,14110,14110,14110,0,0,0,14111,14111,14111,14111,4882,14111,14111,14111,0,0,0,14112,14112,14112,14112,4884,14112,14112,14112,0,0,0,0,0,0,0,0,0,0,0,4886,4889,4889,4887,4886,4887,4886,4889,4889,4887,4886,4887,4886,4889,4889,4889,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4897,4900,4900,4900,4900,4898,4897,4898,4897,4898,4897,4898,4897,4900,4900,4898,4897,4898,4897,4898,4897,4898,4897,4898,4897,4898,4897,4898,4897,4898,4897,4900,0,0,0,0,0,0,0,4924,4927,4927,4927,4927,4927,4927,4925,4924,4925,4924,4927,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4931,4934,4934,4934,4932,4931,4934,4932,4931,4932,4931,4932,4931,4932,4931,4932,4931,4934,4934,4934,0,0,0,0,0,0,0,0,0,0,0,0,0,4946,4948,4946,4948,4946,4948,4946,4948,4948,4949,4949,4949,4949,4946,4948,4949,4949,4949,0,0,0,0,0,0,0,4959,4962,4962,4960,4959,4962,4962,4960,4959,4962,4962,4962,0,0,0,0,0,4966,4969,4969,4969,4969,4967,4966,4969,4969,4969,0,0,0,0,0,0,0,0,0,0,0,4971,4974,4974,4974,4974,4972,4971,4972,4971,4974,4974,4972,4971,4972,4971,4974,0,0,0,0,0,0,0,0,0,0,0,4982,4985,4985,4983,4982,4983,4982,4985,4985,4983,4982,4983,4982,4985,4985,4985,0,0,0,0,0,14113,14113,14113,14113,4993,14113,14113,4993,4993,14113,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4997,5000,5000,4998,4997,5000,5000,4998,4997,4998,4997,4998,4997,4998,4997,4998,4997,4998,4997,5000,5000,4998,4997,4998,4997,4998,4997,4998,4997,4998,4997,4998,4997,4998,4997,5000,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,68,68,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,68,0,68,68,68,68,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5065,5068,5068,5068,5066,5065,5066,5065,5066,5065,5066,5065,5068,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5068,5068,5068,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5090,5093,5093,5093,5091,5090,5091,5090,5091,5090,5091,5090,5093,5091,5090,5091,5090,5091,5090,5091,5090,5091,5090,5091,5090,5091,5090,5093,5093,5093,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5115,5118,5118,5118,5116,5115,5116,5115,5116,5115,5116,5115,5118,5116,5115,5116,5115,5116,5115,5116,5115,5116,5115,5116,5115,5116,5115,5118,5118,5118,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5140,5143,5143,5143,5141,5140,5141,5140,5141,5140,5141,5140,5143,5141,5140,5141,5140,5141,5140,5141,5140,5141,5140,5141,5140,5141,5140,5143,5143,5143,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5165,5168,5168,5168,5166,5165,5166,5165,5166,5165,5166,5165,5168,5166,5165,5166,5165,5166,5165,5166,5165,5166,5165,5166,5165,5166,5165,5168,5168,5168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5190,5193,5193,5193,5191,5190,5191,5190,5191,5190,5191,5190,5193,5191,5190,5191,5190,5191,5190,5191,5190,5191,5190,5191,5190,5191,5190,5193,5193,5193,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5215,5218,5218,5218,5216,5215,5216,5215,5216,5215,5216,5215,5218,5216,5215,5216,5215,5216,5215,5216,5215,5216,5215,5216,5215,5216,5215,5218,5218,5218,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5240,5243,5243,5243,5241,5240,5241,5240,5241,5240,5241,5240,5243,5241,5240,5241,5240,5241,5240,5241,5240,5241,5240,5241,5240,5241,5240,5243,5243,5243,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5265,5268,5268,5268,5266,5265,5266,5265,5266,5265,5266,5265,5268,5266,5265,5266,5265,5266,5265,5266,5265,5266,5265,5266,5265,5266,5265,5268,5268,5268,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5290,5293,5293,5293,5291,5290,5291,5290,5291,5290,5291,5290,5293,5291,5290,5291,5290,5291,5290,5291,5290,5291,5290,5291,5290,5291,5290,5293,5293,5293,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5315,5318,5318,5318,5316,5315,5316,5315,5316,5315,5316,5315,5318,5316,5315,5316,5315,5316,5315,5316,5315,5316,5315,5316,5315,5316,5315,5318,5318,5318,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5340,5343,5343,5343,5341,5340,5341,5340,5341,5340,5341,5340,5343,5341,5340,5341,5340,5341,5340,5341,5340,5341,5340,5341,5340,5341,5340,5343,5343,5343,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5365,5368,5368,5368,5366,5365,5366,5365,5366,5365,5366,5365,5368,5366,5365,5366,5365,5366,5365,5366,5365,5366,5365,5366,5365,5366,5365,5368,5368,5368,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5390,5393,5393,5393,5391,5390,5391,5390,5391,5390,5391,5390,5393,5391,5390,5391,5390,5391,5390,5391,5390,5391,5390,5391,5390,5391,5390,5393,5393,5393,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5415,5418,5418,5418,5416,5415,5416,5415,5416,5415,5416,5415,5418,5416,5415,5416,5415,5416,5415,5416,5415,5416,5415,5416,5415,5416,5415,5418,5418,5418,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5440,5443,5443,5443,5441,5440,5441,5440,5441,5440,5441,5440,5443,5441,5440,5441,5440,5441,5440,5441,5440,5441,5440,5441,5440,5441,5440,5443,5443,5443,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5465,5468,5468,5468,5466,5465,5466,5465,5466,5465,5466,5465,5468,5466,5465,5466,5465,5466,5465,5466,5465,5466,5465,5466,5465,5466,5465,5468,5468,5468,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5490,5493,5493,5493,5491,5490,5491,5490,5491,5490,5491,5490,5493,5491,5490,5491,5490,5491,5490,5491,5490,5491,5490,5491,5490,5491,5490,5493,5493,5493,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5515,5518,5518,5518,5516,5515,5516,5515,5516,5515,5516,5515,5518,5516,5515,5516,5515,5516,5515,5516,5515,5516,5515,5516,5515,5516,5515,5518,5518,5518,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5540,5543,5543,5543,5541,5540,5541,5540,5541,5540,5541,5540,5543,5541,5540,5541,5540,5541,5540,5541,5540,5541,5540,5541,5540,5541,5540,5543,5543,5543,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5565,5568,5568,5568,5566,5565,5566,5565,5566,5565,5566,5565,5568,5566,5565,5566,5565,5566,5565,5566,5565,5566,5565,5566,5565,5566,5565,5568,5568,5568,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5590,5593,5593,5593,5591,5590,5591,5590,5591,5590,5591,5590,5593,5591,5590,5591,5590,5591,5590,5591,5590,5591,5590,5591,5590,5591,5590,5593,5593,5593,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5615,5618,5618,5618,5616,5615,5616,5615,5616,5615,5616,5615,5618,5616,5615,5616,5615,5616,5615,5616,5615,5616,5615,5616,5615,5616,5615,5618,5618,5618,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5640,5643,5643,5643,5641,5640,5641,5640,5641,5640,5641,5640,5643,5641,5640,5641,5640,5641,5640,5641,5640,5641,5640,5641,5640,5641,5640,5643,5643,5643,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5665,5668,5668,5668,5666,5665,5666,5665,5666,5665,5666,5665,5668,5666,5665,5666,5665,5666,5665,5666,5665,5666,5665,5666,5665,5666,5665,5668,5668,5668,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5690,5693,5693,5693,5691,5690,5691,5690,5691,5690,5691,5690,5693,5691,5690,5691,5690,5691,5690,5691,5690,5691,5690,5691,5690,5691,5690,5693,5693,5693,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5715,5718,5718,5718,5716,5715,5716,5715,5716,5715,5716,5715,5718,5716,5715,5716,5715,5716,5715,5716,5715,5716,5715,5716,5715,5716,5715,5718,5718,5718,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5740,5743,5743,5743,5741,5740,5741,5740,5741,5740,5741,5740,5743,5741,5740,5741,5740,5741,5740,5741,5740,5741,5740,5741,5740,5741,5740,5743,5743,5743,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5765,5768,5768,5768,5766,5765,5766,5765,5766,5765,5766,5765,5768,5766,5765,5766,5765,5766,5765,5766,5765,5766,5765,5766,5765,5766,5765,5768,5768,5768,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5790,5793,5793,5793,5791,5790,5791,5790,5791,5790,5791,5790,5793,5791,5790,5791,5790,5791,5790,5791,5790,5791,5790,5791,5790,5791,5790,5793,5793,5793,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5815,5818,5818,5818,5816,5815,5816,5815,5816,5815,5816,5815,5818,5816,5815,5816,5815,5816,5815,5816,5815,5816,5815,5816,5815,5816,5815,5818,5818,5818,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5840,5843,5843,5843,5841,5840,5841,5840,5841,5840,5841,5840,5843,5841,5840,5841,5840,5841,5840,5841,5840,5841,5840,5841,5840,5841,5840,5843,5843,5843,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5865,5868,5868,5868,5866,5865,5866,5865,5866,5865,5866,5865,5868,5866,5865,5866,5865,5866,5865,5866,5865,5866,5865,5866,5865,5866,5865,5868,5868,5868,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5890,5893,5893,5893,5891,5890,5891,5890,5891,5890,5891,5890,5893,5891,5890,5891,5890,5891,5890,5891,5890,5891,5890,5891,5890,5891,5890,5893,5893,5893,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5915,5918,5918,5918,5916,5915,5916,5915,5916,5915,5916,5915,5918,5916,5915,5916,5915,5916,5915,5916,5915,5916,5915,5916,5915,5916,5915,5918,5918,5918,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5940,5943,5943,5943,5941,5940,5941,5940,5941,5940,5941,5940,5943,5941,5940,5941,5940,5941,5940,5941,5940,5941,5940,5941,5940,5941,5940,5943,5943,5943,0,0,0,0,0,0,0,0,0,5965,5968,5968,5966,5965,5966,5965,5966,5965,5968,5968,5968,5968,5968,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,69,69,0,69,0,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,0,69,69,0,69,69,0,69,69,0,69,69,0,69,69,69,69,69,69,69,69,69,69,0,69,69,0,69,69,0,69,0,69,0,69,0,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,69,0,69,69,0,69,69,0,69,69,0,69,69,0,69,69,69,69,69,69,69,69,69,69,0,69,69,0,69,69,69,69,69,0,0,0,0,0,5994,5996,5996,5997,5997,5997,5997,5997,5997,5997,0,0,0,0,0,5999,6002,6002,6000,5999,6002,6002,6002,6002,6002,0,0,0,0,0,0,0,0,0,6004,6007,6007,6007,6005,6004,6007,6005,6004,6005,6004,6007,6007,6007,0,0,0,0,0,0,0,0,0,0,0,0,0,6013,6016,6016,6014,6013,6014,6013,6014,6013,6014,6013,6014,6013,6016,6016,6016,6016,6016,0,0,0,0,0,6026,6029,6029,6027,6026,6029,6029,6029,6029,6029,0,0,0,14114,14114,6031,14114,14114,14114,14114,14114,0,0,0,0,0,6033,6036,6036,6036,6034,6033,6036,6036,6036,6036,0,0,0,0,0,0,0,0,0,0,0,0,0,6038,6041,6041,6039,6038,6039,6038,6041,6041,6039,6038,6039,6038,6039,6038,6041,6041,6041,0,0,0,14115,14115,6051,14115,14115,14115,14115,14115,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6053,6054,6054,6053,6053,6053,6053,6053,6053,6053,6053,6053,6053,6053,6053,6053,6053,6053,6053,6054,6053,6053,6053,6053,6054,6053,6053,6053,6053,6054,6054,6054,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6079,6082,6082,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6080,6079,6082,6080,6079,6080,6079,6080,6079,6080,6079,6082,6080,6079,6080,6079,6080,6079,6080,6079,6082,6082,6082,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14116,14116,6130,6130,6130,6130,6130,6130,6130,6130,6130,6130,6130,6130,6130,6130,6130,6130,14116,6130,6130,6130,6130,14116,6130,6130,6130,6130,14116,14116,14116,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14117,14117,6155,6155,6155,6155,6155,6155,6155,6155,6155,6155,6155,6155,6155,6155,6155,6155,14117,6155,6155,6155,6155,14117,6155,6155,6155,6155,14117,14117,14117,0,0,0,0,0,0,0,0,0,0,0,6180,6183,6183,6183,6181,6180,6183,6181,6180,6181,6180,6181,6180,6183,6183,6183,0,0,0,0,0,0,0,0,0,0,0,0,0,6191,6194,6194,6192,6191,6192,6191,6192,6191,6192,6191,6192,6191,6194,6194,6194,6194,6194,0,0,0,0,0,6204,6207,6207,6205,6204,6207,6207,6207,6207,6207,0,0,0,14118,14118,6209,14118,14118,14118,14118,14118,0,0,0,0,0,6211,6214,6214,6214,6212,6211,6214,6214,6214,6214,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6216,6219,6219,6217,6216,6217,6216,6219,6219,6217,6216,6217,6216,6217,6216,6217,6216,6219,6219,6219,0,0,0,14119,14119,6231,14119,14119,14119,14119,14119,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,70,70,70,0,70,0,70,0,0,0,14120,14120,6307,14120,14120,14120,14120,14120,0,0,0,0,0,0,0,0,0,0,0,0,6309,6312,6312,6310,6309,6310,6309,6310,6309,6310,6309,6309,6312,6312,6312,6312,6312,0,0,0,14121,14121,6321,14121,14121,14121,14121,14121,0,0,0,0,0,0,0,0,0,0,0,0,6323,6326,6326,6324,6323,6324,6323,6324,6323,6324,6323,6323,6326,6326,6326,6326,6326,0,0,0,14122,14122,6335,14122,14122,14122,14122,14122,0,0,0,0,0,0,0,0,0,0,0,0,6337,6340,6340,6338,6337,6338,6337,6338,6337,6338,6337,6337,6340,6340,6340,6340,6340,0,0,0,0,0,14123,14123,6349,6349,6349,14123,14123,14123,14123,14123,0,0,0,0,0,0,0,0,0,0,6353,6354,6354,6353,6356,6353,6356,6353,6356,6353,6354,6354,6354,6354,6354,0,0,0,0,0,6363,6366,6366,6364,6363,6366,6366,6366,6366,6366,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6368,6371,6371,6369,6368,6369,6368,6369,6368,6369,6368,6369,6368,6369,6368,6371,6371,6371,6371,6371,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6383,6386,6386,6384,6383,6384,6383,6384,6383,6384,6383,6384,6383,6384,6383,6386,6386,6386,6386,6386,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6398,6401,6401,6399,6398,6399,6398,6399,6398,6399,6398,6399,6398,6399,6398,6401,6401,6401,6401,6401,0,0,0,0,0,6413,6416,6416,6414,6413,6416,6416,6416,6416,6416,0,0,0,0,0,6418,6421,6421,6419,6418,6421,6421,6421,6421,6421,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6423,6426,6426,6424,6423,6424,6423,6424,6423,6424,6423,6424,6423,6424,6423,6424,6423,6424,6423,6424,6423,6424,6423,6424,6423,6424,6423,6426,6426,6426,6426,6426,0,0,0,0,0,6450,6453,6453,6451,6450,6453,6453,6453,6453,6453,0,0,0,0,0,6455,6458,6458,6456,6455,6458,6458,6458,6458,6458,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6460,6463,6463,6461,6460,6461,6460,6461,6460,6461,6460,6461,6460,6461,6460,6461,6460,6461,6460,6461,6460,6461,6460,6461,6460,6461,6460,6463,6463,6463,6463,6463,0,0,0,0,0,6487,6490,6490,6488,6487,6490,6490,6490,6490,6490,0,0,0,0,0,6492,6495,6495,6493,6492,6495,6495,6495,6495,6495,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6497,6500,6500,6498,6497,6498,6497,6498,6497,6498,6497,6498,6497,6498,6497,6498,6497,6498,6497,6498,6497,6498,6497,6498,6497,6498,6497,6500,6500,6500,6500,6500,0,0,0,0,0,6524,6527,6527,6525,6524,6527,6527,6527,6527,6527,0,0,0,0,0,6529,6532,6532,6530,6529,6532,6532,6532,6532,6532,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6534,6540,6540,6535,6535,6535,6535,6534,6535,6534,6535,6534,6535,6534,6535,6534,6535,6534,6540,6540,6540,6540,6540,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6552,6555,6555,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6553,6552,6555,6555,6555,6555,6555,0,0,0,0,0,0,0,0,0,0,0,6587,6590,6590,6588,6587,6588,6587,6588,6587,6588,6587,6590,6590,6590,6590,6590,0,0,0,0,14124,14124,6598,6598,14124,14124,14124,14124,14124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6601,6604,6604,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6602,6601,6604,6604,6604,6604,6604,0,0,0,0,0,0,0,0,0,0,0,6636,6639,6639,6637,6636,6637,6636,6637,6636,6637,6636,6639,6639,6639,6639,6639,0,0,0,0,14125,14125,6647,6647,14125,14125,14125,14125,14125,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6650,6653,6653,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6651,6650,6653,6653,6653,6653,6653,0,0,0,0,0,0,0,0,0,0,0,6685,6688,6688,6686,6685,6686,6685,6686,6685,6686,6685,6688,6688,6688,6688,6688,0,0,0,0,14126,14126,6696,6696,14126,14126,14126,14126,14126,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6699,6702,6702,6700,6699,6700,6699,6700,6699,6700,6699,6700,6699,6700,6699,6702,6702,6702,6702,6702,6700,6699,6700,6699,6700,6699,6700,6699,6700,6699,6700,6699,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6726,6729,6729,6727,6726,6727,6726,6727,6726,6727,6726,6727,6726,6727,6726,6729,6729,6729,6729,6729,6727,6726,6727,6726,6727,6726,6727,6726,6727,6726,6727,6726,0,0,0,0,0,0,0,0,0,6753,6756,6756,6756,6754,6753,6754,6753,6754,6753,6756,6756,6756,6756,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6762,6765,6765,6765,6763,6762,6763,6762,6763,6762,6763,6762,6763,6762,6763,6762,6763,6762,6765,6765,6765,6765,0,0,0,0,0,0,0,0,0,0,0,6779,6782,6782,6782,6780,6779,6780,6779,6780,6779,6780,6779,6782,6782,6782,6782,0,0,0,0,0,6790,6793,6793,6793,6791,6790,6793,6793,6793,6793,0,0,0,0,0,6795,6798,6798,6798,6796,6795,6798,6798,6798,6798,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6800,6803,6803,6801,6800,6801,6800,6801,6800,6801,6800,6801,6800,6801,6800,6803,6803,6803,6803,6803,6801,6800,6801,6800,6801,6800,6801,6800,6801,6800,6801,6800,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6827,6830,6830,6828,6827,6828,6827,6828,6827,6828,6827,6828,6827,6828,6827,6830,6830,6830,6830,6830,6828,6827,6828,6827,6828,6827,6828,6827,6828,6827,6828,6827,0,0,0,0,0,0,0,0,0,6854,6857,6857,6857,6855,6854,6855,6854,6855,6854,6857,6857,6857,6857,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6863,6866,6866,6866,6864,6863,6864,6863,6864,6863,6864,6863,6864,6863,6864,6863,6864,6863,6866,6866,6866,6866,0,0,0,0,0,0,0,0,0,0,0,6880,6883,6883,6883,6881,6880,6881,6880,6881,6880,6881,6880,6883,6883,6883,6883,0,0,0,0,0,6891,6894,6894,6894,6892,6891,6894,6894,6894,6894,0,0,0,0,0,6896,6899,6899,6899,6897,6896,6899,6899,6899,6899,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6901,6904,6904,6902,6901,6902,6901,6902,6901,6902,6901,6902,6901,6902,6901,6904,6904,6904,6904,6904,6902,6901,6902,6901,6902,6901,6902,6901,6902,6901,6902,6901,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6928,6931,6931,6929,6928,6929,6928,6929,6928,6929,6928,6929,6928,6929,6928,6931,6931,6931,6931,6931,6929,6928,6929,6928,6929,6928,6929,6928,6929,6928,6929,6928,0,0,0,0,0,0,0,0,0,6955,6958,6958,6958,6956,6955,6956,6955,6956,6955,6958,6958,6958,6958,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6964,6967,6967,6967,6965,6964,6965,6964,6965,6964,6965,6964,6965,6964,6965,6964,6965,6964,6967,6967,6967,6967,0,0,0,0,0,0,0,0,0,0,0,6981,6984,6984,6984,6982,6981,6982,6981,6982,6981,6982,6981,6984,6984,6984,6984,0,0,0,0,0,6992,6995,6995,6995,6993,6992,6995,6995,6995,6995,0,0,0,0,0,6997,7000,7000,7000,6998,6997,7000,7000,7000,7000,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7002,7003,7003,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7003,7003,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7002,7003,7003,7003,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7034,7037,7037,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7037,7037,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7035,7034,7037,7037,7037,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14127,14127,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,14127,14127,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,7097,14127,14127,14127,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14128,14128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,14128,14128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,7128,14128,14128,14128,0,0,0,0,0,0,0,0,0,7159,7162,7162,7162,7162,7160,7159,7160,7159,7160,7159,7162,7162,7162,0,0,0,0,0,0,0,0,0,7168,7171,7171,7171,7171,7169,7168,7169,7168,7169,7168,7171,7171,7171,0,0,0,0,0,0,0,7177,7180,7180,7180,7180,7178,7177,7178,7177,7180,7180,7180,0,0,0,0,14129,14129,14129,14129,7184,7184,14129,14129,14129,0,0,0,0,0,0,0,0,0,0,0,0,0,7187,7190,7190,7190,7190,7188,7187,7188,7187,7188,7187,7188,7187,7188,7187,7190,7190,7190,0,0,0,0,0,0,0,0,0,7200,7203,7203,7203,7203,7201,7200,7201,7200,7201,7200,7203,7203,7203,0,0,0,0,0,0,0,7209,7212,7212,7212,7212,7210,7209,7210,7209,7212,7212,7212,0,0,0,0,14130,14130,14130,14130,7216,7216,14130,14130,14130,0,0,0,0,0,0,0,0,0,0,0,0,0,7219,7222,7222,7222,7222,7220,7219,7220,7219,7220,7219,7220,7219,7220,7219,7222,7222,7222,0,0,0,0,0,0,0,0,0,7232,7235,7235,7235,7235,7233,7232,7233,7232,7233,7232,7235,7235,7235,0,0,0,0,0,0,0,7241,7244,7244,7244,7244,7242,7241,7242,7241,7244,7244,7244,0,0,0,0,14131,14131,14131,14131,7248,7248,14131,14131,14131,0,0,0,0,0,0,0,0,0,0,0,0,0,7251,7254,7254,7254,7254,7252,7251,7252,7251,7252,7251,7252,7251,7252,7251,7254,7254,7254,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7264,7267,7267,7265,7264,7265,7264,7265,7264,7267,7267,7265,7264,7265,7264,7265,7264,7267,7267,7267,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7279,7282,7282,7282,7280,7279,7280,7279,7282,7280,7279,7280,7279,7280,7279,7280,7279,7280,7279,7280,7279,7282,7282,7282,0,0,0,0,0,7298,7301,7301,7299,7298,7301,7301,7301,7301,7301,0,0,71,71,71,71,0,71,71,71,71,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7304,7307,7307,7305,7304,7305,7304,7305,7304,7305,7304,7307,7307,7305,7304,7305,7304,7307,7307,7307,7305,7304,7305,7304,0,0,0,0,0,0,0,0,0,0,0,0,72,72,0,72,0,72,72,0,72,0,72,0,72,0,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,72,0,72,72,0,72,72,0,72,72,0,72,72,0,72,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7334,7337,7337,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7335,7334,7337,7337,7337,7337,7337,0,0,0,0,0,7371,7374,7374,7372,7371,7374,7374,7374,7374,7374,0,0,0,0,0,0,0,0,0,0,7376,7377,7377,7376,7376,7376,7376,7376,7376,7376,7376,7377,7377,7377,7377,7377,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7386,7389,7389,7387,7386,7387,7386,7387,7386,7387,7386,7387,7386,7387,7386,7387,7386,7387,7386,7389,7389,7389,7389,7389,0,0,0,0,0,0,0,0,0,0,14132,14132,7405,7405,7405,7405,7405,7405,7405,7405,14132,14132,14132,14132,14132,0,0,0,0,0,0,0,0,0,0,14133,14133,7414,7414,7414,7414,7414,7414,7414,7414,14133,14133,14133,14133,14133,0,0,0,14134,14134,7423,14134,14134,14134,14134,14134,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7425,7428,7428,7426,7425,7426,7425,7426,7425,7426,7425,7426,7425,7426,7425,7426,7425,7426,7425,7426,7425,7426,7425,7428,7428,7426,7425,7426,7425,7426,7425,7426,7425,7426,7425,7428,7428,7428,0,0,0,0,0,0,0,7458,7461,7461,7459,7458,7459,7458,7461,7461,7461,7461,7461,0,0,0,0,0,0,0,7465,7468,7468,7466,7465,7466,7465,7468,7468,7468,7468,7468,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7472,7476,7476,7473,7476,7473,7472,7476,7473,7472,7473,7472,7473,7472,7476,7476,7476,7473,7472,7473,7472,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,73,0,73,73,0,73,73,0,73,73,0,73,73,0,73,73,0,73,73,0,73,73,0,73,73,0,73,0,73,0,73,0,73,73,73,73,73,0,0,0,0,0,0,0,7501,7503,7503,7504,7504,7504,7504,7501,7503,7504,7504,7504,0,0,0,0,0,7508,7511,7511,7511,7511,7511,7511,7509,7508,7511,0,0,0,7513,14135,14135,14135,14135,14135,14135,14135,0,0,0,0,0,0,0,7515,7518,7518,7516,7515,7516,7515,7518,7518,7518,7518,7518,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7522,7525,7525,7523,7522,7523,7522,7523,7522,7523,7522,7525,7523,7522,7525,7523,7522,7523,7522,7525,7525,7525,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7539,7541,7541,7542,7542,7542,7539,7541,7539,7541,7542,7539,7541,7539,7541,7539,7541,7539,7541,7539,7541,7539,7541,7539,7541,7539,7541,7542,7542,7539,7541,7539,7541,7542,0,0,0,7568,14136,14136,14136,14136,14136,14136,14136,0,0,0,0,0,0,0,0,0,0,0,7569,7569,14137,14137,14137,14137,7569,7569,7569,7569,7569,7569,7569,14137,14137,14137,0,0,0,0,0,7579,7582,7582,7580,7579,7582,7582,7582,7582,7582,0,0,0,0,0,0,7584,7585,7585,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7584,7585,7585,7585,7585,7585,0,0,0,0,0,0,0,0,0,0,0,7590,7593,7593,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7590,7591,7591,7590,7591,7591,7590,7591,7591,7590,7591,7593,7593,7593,7593,7593,0,0,0,0,0,0,14138,14138,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,7601,14138,14138,14138,14138,14138,0,0,0,0,0,0,14139,14139,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,7606,14139,14139,14139,14139,14139,0,0,74,74,0,74,74,74,74,74,74,0,0,14140,14140,14140,14140,14140,14140,14140,0,0,0,0,0,0,0,0,0,0,0,0,75,75,0,75,75,0,75,75,0,75,75,0,75,0,75,0,75,0,75,0,75,75,75,75,0,75,75,0,75,75,0,75,75,0,0,0,14141,14141,7623,14141,14141,14141,14141,14141,0,0,0,0,0,7625,7628,7628,7628,7626,7625,7628,7628,7628,7628,0,0,0,7630,14142,14142,14142,14142,14142,14142,14142,0,0,0,0,0,7631,7634,7634,7634,7634,7632,7631,7634,7634,7634,0,0,0,0,0,7636,7639,7639,7639,7639,7637,7636,7639,7639,7639,0,0,0,7641,7642,7642,7642,7642,7641,7642,7642,7642,0,0,0,0,0,7644,7647,7647,7647,7647,7645,7644,7647,7647,7647,0,0,0,7649,7650,7650,7650,7650,7649,7650,7650,7650,0,0,0,7652,14143,14143,14143,14143,14143,14143,14143,0,0,0,7653,14144,14144,14144,14144,14144,14144,14144,0,0,0,7654,14145,14145,14145,14145,14145,14145,14145,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,76,0,76,76,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,76,0,76,0,76,0,76,0,76,0,76,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,76,76,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,76,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7710,7712,7712,7713,7713,7710,7712,7713,7713,7710,7712,7710,7712,7710,7712,7710,7712,7710,7712,7713,7713,7710,7712,7713,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7729,7732,7732,7730,7729,7730,7729,7730,7729,7730,7729,7732,7730,7729,7730,7729,7732,7730,7729,7732,7732,7732,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7746,7749,7749,7747,7746,7747,7746,7747,7747,7746,7749,7749,7747,7746,7747,7746,7747,7746,7747,7746,7747,7746,7747,7746,7747,7746,7747,7746,7749,7749,7749,0,0,0,7796,7795,7796,7797,7798,0,0,0,0,7795,0,0,0,0,0,0,0,0,0,0,0,7798,0,0,0,0,0,0,0,7794,7794,7794,7794,0,0,0,0,0,0,0,0,7796,0,7798,0,0,0,0,7796,7797,0,0,7772,7774,7777,7774,7775,7794,7795,7796,7797,7798,7775,7794,7795,7796,7797,7798,7778,7777,7779,7776,7772,7774,7772,7774,7772,7774,7778,7772,7774,7772,7774,7772,7774,7772,7774,7776,7794,7795,7796,7797,7798,7772,7774,7772,7774,7772,7774,7785,7785,7785,7785,7772,7774,7772,7774,7794,7795,7796,7797,7798,7772,7774,7794,7795,7796,7797,7798,7775,7794,7795,7796,7797,7798,7775,7794,7795,7796,7797,7798,7809,7807,7809,7808,7773,7807,7773,7784,7784,7784,7784,7809,7773,7809,7808,7777,7776,7772,7774,7775,7794,7795,7796,7797,7798,7775,7794,7795,7796,7797,7798,7775,7794,7795,7796,7797,7798,7784,7807,7809,7808,7773,7777,7779,7772,7774,0,0,0,0,0,0,0,7812,7815,7815,7813,7812,7813,7812,7815,7815,7815,7815,7815,0,0,0,0,0,7819,7822,7822,7820,7819,7822,7822,7822,7822,7822,0,0,0,14146,14146,14146,14146,7824,14146,14146,14146,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7826,7827,7827,7826,7829,7829,7826,7829,7826,7829,7826,7829,7826,7829,7826,7829,7826,7829,7826,7829,7826,7829,7826,7827,7829,7826,7829,7826,7829,7826,7829,7826,7829,7826,7829,7826,7829,7826,7829,7826,7829,7826,7829,7826,7827,7829,7826,7829,7826,7827,7827,7827,7829,7826,7829,7826,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7877,7880,7880,7878,7877,7878,7877,7878,7877,7880,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7880,7878,7877,7878,7877,7878,7877,7878,7877,7878,7877,7880,7880,7880,7878,7877,7878,7877,7878,7877,0,0,0,0,0,0,7932,7935,7935,7935,7935,7933,7932,7932,7935,7935,7935,0,0,0,14147,14147,7938,14147,14147,14147,14147,14147,0,0,0,0,0,0,0,7940,7943,7943,7941,7940,7941,7940,7943,7943,7943,7943,7943,0,0,0,0,0,0,0,7947,7950,7950,7950,7950,7950,7950,7950,7948,7947,7948,7947,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7954,7956,7954,7956,7956,7957,7957,7957,7957,7954,7956,7954,7956,7954,7956,7954,7956,7954,7956,7954,7956,7954,7956,7954,7956,7954,7956,7954,7956,7954,7956,7954,7956,7954,7956,7954,7956,7957,7957,7957,7954,7956,7954,7956,0,0,0,0,0,0,0,0,0,0,0,7993,7994,7994,7993,7994,7994,7993,7993,7993,7993,7993,7993,7993,7994,7994,7994,7993,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8004,8007,8007,8005,8004,8007,8007,8005,8004,8005,8004,8005,8004,8005,8004,8005,8004,8005,8004,8007,8007,8007,8005,8004,8005,8004,0,0,0,0,0,0,0,0,0,0,0,14148,14148,8025,14148,14148,8025,8025,8025,8025,8025,8025,14148,14148,14148,8025,8025,0,0,0,0,0,0,0,0,0,0,0,14149,14149,8035,14149,14149,8035,8035,8035,8035,8035,8035,8035,14149,14149,14149,8035,0,0,0,0,14150,14150,14150,14150,8045,8045,14150,14150,14150,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8048,8050,8050,8051,8051,8048,8050,8048,8050,8051,8051,8048,8050,8048,8050,8050,8050,8048,8050,8048,8050,8050,8051,8051,8051,8048,8050,8048,8050,8048,8050,8048,8050,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8108,8111,8111,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8111,8111,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8109,8108,8111,8111,8111,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8153,8156,8156,8154,8153,8154,8153,8154,8153,8154,8153,8154,8153,8154,8153,8154,8153,8154,8153,8156,8156,8154,8153,8154,8153,8156,8156,8156,0,0,0,0,0,0,0,0,0,8176,8178,8178,8179,8179,8179,8179,8176,8178,8176,8176,8179,8179,8179,0,0,0,0,0,8185,8188,8188,8188,8188,8186,8185,8188,8188,8188,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8190,8193,8193,8191,8190,8191,8190,8191,8190,8193,8193,8191,8191,8190,8191,8190,8191,8190,8193,8193,8193,8191,8190,0,0,0,0,0,0,0,0,0,0,0,0,8208,8211,8211,8209,8208,8211,8209,8208,8211,8209,8208,8209,8209,8208,8211,8211,8211,0,0,0,0,0,8220,8223,8223,8223,8223,8221,8220,8223,8223,8223,0,0,0,0,0,0,0,8225,8228,8228,8228,8228,8226,8225,8226,8225,8228,8228,8228,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8232,8234,8234,8235,8235,8235,8235,8232,8232,8234,8232,8234,8232,8234,8232,8234,8232,8234,8235,8235,8235,8232,8234,8232,8234,0,0,0,0,0,8252,8255,8255,8255,8255,8253,8252,8255,8255,8255,0,0,0,0,0,8257,8260,8260,8260,8260,8258,8257,8260,8260,8260,0,0,0,0,0,8262,8265,8265,8265,8265,8263,8262,8265,8265,8265,0,0,0,0,0,8267,8270,8270,8270,8270,8268,8267,8270,8270,8270,0,0,0,0,0,8272,8275,8275,8275,8275,8273,8272,8275,8275,8275,0,0,0,0,0,8277,8280,8280,8280,8280,8278,8277,8280,8280,8280,0,0,0,0,0,8282,8285,8285,8285,8285,8283,8282,8285,8285,8285,0,0,0,0,0,8287,8290,8290,8290,8290,8288,8287,8290,8290,8290,0,0,0,0,0,0,0,8292,8295,8295,8295,8295,8293,8292,8293,8292,8295,8295,8295,0,0,0,0,0,0,0,8299,8302,8302,8300,8299,8300,8299,8302,8302,8302,8302,8302,0,0,0,14151,14151,14151,14151,8306,14151,14151,14151,0,0,0,14152,14152,14152,14152,8308,14152,14152,14152,0,0,0,0,0,8310,8311,8311,8311,8311,8310,8313,8311,8311,8311,0,0,0,0,0,0,0,0,0,0,0,0,0,8315,8318,8318,8316,8315,8316,8315,8316,8315,8318,8318,8316,8315,8318,8318,8318,8316,8315,0,0,0,0,0,0,0,8328,8331,8331,8331,8331,8329,8328,8331,8331,8331,8329,8328,0,0,0,0,0,0,0,0,0,0,0,8335,8338,8338,8338,8338,8336,8335,8336,8335,8338,8338,8338,8336,8335,8336,8335,0,0,0,0,0,0,0,0,0,0,0,8346,8349,8349,8347,8346,8347,8346,8349,8349,8347,8346,8349,8349,8349,8347,8346,0,0,0,0,0,0,0,0,0,0,0,8357,8360,8360,8360,8360,8358,8357,8358,8357,8358,8357,8360,8360,8360,8358,8357,0,0,0,0,0,0,0,0,8368,8371,8371,8371,8369,8368,8371,8371,8371,8371,8369,8369,8368,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8376,8379,8379,8379,8379,8379,8379,8379,8377,8376,8377,8376,8377,8376,8377,8376,8377,8376,8377,8376,8377,8376,8377,8376,8377,8376,8377,8376,8377,8376,8377,8376,8377,8376,0,0,0,0,0,8405,8408,8408,8408,8408,8408,8408,8408,8406,8405,0,0,0,0,0,8410,8413,8413,8413,8413,8413,8413,8413,8411,8410,0,0,0,0,0,8415,8418,8418,8418,8418,8418,8418,8418,8416,8415,0,0,0,0,0,8420,8423,8423,8423,8423,8423,8423,8423,8421,8420,0,0,0,8425,8426,8426,8426,8426,8426,8426,8426,8425,0,0,0,0,0,8428,8431,8431,8431,8431,8431,8431,8431,8429,8428,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,78,78,0,78,0,78,0,78,0,78,78,0,78,0,78,0,78,0,78,78,0,78,0,78,0,78,0,78,0,78,0,78,0,78,78,78,78,0,0,0,0,0,0,0,8448,8451,8451,8449,8448,8451,8451,8451,8451,8451,8449,8448,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8455,8458,8458,8458,8458,8456,8455,8456,8455,8456,8455,8456,8455,8456,8455,8458,8458,8456,8455,8458,0,0,0,8470,14153,14153,14153,14153,14153,14153,14153,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8471,8473,8471,8473,8473,8474,8474,8471,8473,8471,8473,8474,8474,8471,8473,8471,8473,8471,8473,8471,8473,8471,8473,8474,8474,8474,0,0,0,0,0,0,0,0,0,0,0,0,8492,8494,8494,8495,8495,8495,8495,8492,8494,8492,8494,8494,8492,8494,8495,8495,8495,0,0,0,8504,14154,14154,14154,14154,14154,14154,14154,0,0,0,0,0,0,0,0,0,0,0,0,8505,8507,8507,8508,8508,8508,8508,8505,8507,8505,8507,8505,8505,8507,8508,8508,8508,0,0,0,8517,14155,14155,14155,14155,14155,14155,14155,0,0,0,0,0,8518,8521,8521,8521,8521,8519,8518,8521,8521,8521,0,0,0,0,0,8523,8526,8526,8526,8526,8524,8523,8526,8526,8526,0,0,0,0,0,8528,8531,8531,8531,8531,8529,8528,8531,8531,8531,0,0,0,0,0,8533,8536,8536,8536,8536,8534,8533,8536,8536,8536,0,0,0,0,0,8538,8541,8541,8541,8541,8539,8538,8541,8541,8541,0,0,0,0,0,0,0,8543,8545,8545,8546,8546,8546,8546,8543,8545,8546,8546,8546,0,0,0,0,0,8550,8553,8553,8553,8553,8551,8550,8553,8553,8553,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,77,77,77,0,77,0,77,0,77,0,77,0,77,0,77,77,0,77,0,77,77,0,77,0,77,0,77,0,77,0,77,0,77,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,0,77,77,77,77,0,77,0,77,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8589,8591,8589,8591,8589,8591,8589,8591,8589,8591,8589,8591,8589,8591,8589,8591,8589,8591,8589,8591,8589,8591,8589,8591,8591,8592,8592,8592,8592,8592,8592,8592,0,0,0,0,0,8616,8619,8619,8619,8619,8617,8616,8619,8619,8619,0,0,0,0,0,8621,8624,8624,8622,8621,8624,8624,8624,8624,8624,0,0,0,0,0,8626,8629,8629,8627,8626,8629,8629,8629,8629,8629,0,0,0,8631,8632,8632,8631,8632,8632,8632,8632,8632,0,0,0,8634,8635,8635,8634,8635,8635,8635,8635,8635,0,0,0,0,0,8637,8640,8640,8640,8640,8638,8637,8640,8640,8640,0,0,0,0,0,0,0,8642,8645,8645,8645,8643,8642,8645,8645,8645,8645,8643,8642,0,0,0,14156,14156,14156,14156,8649,14156,14156,14156,0,0,0,0,0,8651,8654,8654,8652,8651,8654,8654,8654,8654,8654,0,0,0,8656,8657,8657,8657,8657,8656,8657,8657,8657,0,0,0,8659,8660,8660,8660,8660,8659,8660,8660,8660,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8662,8665,8665,8665,8665,8663,8662,8663,8662,8663,8662,8663,8662,8663,8662,8663,8662,8663,8662,8663,8662,8663,8662,8663,8662,8663,8662,8663,8662,8663,8662,8665,8665,8665,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8691,8694,8694,8694,8694,8692,8691,8692,8691,8692,8691,8692,8691,8692,8691,8692,8691,8692,8691,8692,8691,8692,8691,8692,8691,8692,8691,8692,8691,8692,8691,8694,8694,8694,0,0,0,0,0,0,0,0,0,8720,8723,8723,8723,8721,8720,8723,8721,8720,8723,8723,8723,8721,8720,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8729,8732,8732,8730,8729,8730,8729,8730,8729,8730,8729,8730,8729,8730,8729,8732,8732,8732,8732,8732,0,0,0,0,0,0,0,0,0,8744,8747,8747,8747,8747,8745,8744,8745,8744,8745,8744,8747,8747,8747,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8753,8756,8756,8756,8756,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8754,8753,8756,8756,8756,0,0,0,0,0,8804,8807,8807,8807,8805,8804,8807,8807,8807,8807,0,0,0,8809,8810,8810,8810,8810,8809,8810,8810,8810,0,0,0,8812,8813,8813,8813,8813,8812,8813,8813,8813,0,0,0,0,0,0,0,0,0,0,0,0,0,8815,8818,8818,8818,8818,8816,8815,8816,8815,8816,8815,8816,8815,8816,8815,8818,8818,8818,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8828,8831,8831,8829,8828,8829,8828,8831,8829,8828,8829,8828,8829,8828,8831,8829,8828,8829,8828,8829,8828,8829,8828,8829,8828,8829,8828,8829,8828,8829,8828,8829,8828,8831,8831,8831,8829,8828,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8861,8864,8864,8862,8861,8862,8861,8864,8862,8861,8862,8861,8862,8861,8864,8862,8861,8862,8861,8862,8861,8862,8861,8862,8861,8862,8861,8862,8861,8862,8861,8862,8861,8864,8864,8864,8862,8861,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8894,8897,8897,8895,8894,8895,8894,8897,8895,8894,8895,8894,8895,8894,8897,8895,8894,8895,8894,8895,8894,8895,8894,8895,8894,8895,8894,8895,8894,8895,8894,8895,8894,8897,8897,8897,8895,8894,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8927,8930,8930,8928,8927,8928,8927,8930,8928,8927,8928,8927,8928,8927,8930,8928,8927,8928,8927,8928,8927,8928,8927,8928,8927,8928,8927,8928,8927,8928,8927,8928,8927,8930,8930,8930,8928,8927,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8960,8963,8963,8961,8960,8961,8960,8963,8961,8960,8961,8960,8961,8960,8963,8961,8960,8961,8960,8961,8960,8961,8960,8961,8960,8961,8960,8961,8960,8961,8960,8961,8960,8963,8963,8963,8961,8960,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8993,8996,8996,8994,8993,8994,8993,8996,8994,8993,8994,8993,8994,8993,8996,8994,8993,8994,8993,8994,8993,8994,8993,8994,8993,8994,8993,8994,8993,8994,8993,8994,8993,8996,8996,8996,8994,8993,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9026,9029,9029,9027,9026,9027,9026,9029,9027,9026,9027,9026,9027,9026,9029,9027,9026,9027,9026,9027,9026,9027,9026,9027,9026,9027,9026,9027,9026,9027,9026,9027,9026,9029,9029,9029,9027,9026,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9059,9062,9062,9060,9059,9060,9059,9062,9060,9059,9060,9059,9060,9059,9062,9060,9059,9060,9059,9060,9059,9060,9059,9060,9059,9060,9059,9060,9059,9060,9059,9060,9059,9062,9062,9062,9060,9059,0,0,0,0,0,0,0,0,0,0,0,0,0,9092,9095,9095,9093,9092,9095,9095,9093,9092,9093,9092,9093,9092,9095,9095,9095,9093,9092,0,0,0,0,0,0,0,0,0,0,0,0,0,9105,9108,9108,9106,9105,9108,9108,9106,9105,9106,9105,9106,9105,9108,9108,9108,9106,9105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9118,9121,9121,9119,9118,9119,9118,9119,9118,9121,9121,9121,9121,9121,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,9119,9118,0,0,0,0,0,9169,9172,9172,9172,9172,9170,9169,9172,9172,9172,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,79,0,79,79,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,79,0,79,0,79,0,79,0,79,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,0,79,79,79,79,0,79,0,79,0,79,0,79,0,0,0,0,0,9215,9216,9215,9218,9218,9218,9218,9218,9218,9218,0,0,0,0,0,0,0,0,0,0,0,9220,9223,9223,9221,9220,9221,9220,9223,9223,9221,9220,9221,9220,9223,9223,9223,0,0,0,14157,14157,9231,14157,14157,14157,14157,14157,0,0,0,0,0,9233,9236,9236,9234,9233,9236,9236,9236,9236,9236,0,0,0,0,0,9238,9241,9241,9239,9238,9241,9241,9241,9241,9241,0,0,0,0,0,0,0,0,0,0,0,9243,9246,9246,9244,9243,9244,9243,9244,9243,9244,9243,9246,9246,9246,9246,9246,0,0,0,14158,14158,9254,14158,14158,14158,14158,14158,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9256,9259,9259,9257,9256,9257,9256,9257,9256,9257,9256,9257,9256,9257,9256,9257,9256,9257,9256,9257,9256,9259,9259,9259,9259,9259,0,0,0,0,0,0,0,0,0,0,0,9277,9280,9280,9278,9277,9278,9277,9278,9277,9278,9277,9280,9280,9280,9280,9280,0,0,0,0,0,0,0,9288,9291,9291,9289,9288,9291,9291,9289,9288,9291,9291,9291,0,0,0,0,0,9295,9298,9298,9296,9295,9298,9298,9298,9298,9298,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9300,9303,9303,9301,9300,9301,9300,9301,9300,9301,9300,9303,9301,9300,9303,9301,9300,9301,9300,9301,9300,9301,9300,9301,9300,9301,9300,9301,9300,9301,9300,9301,9300,9303,9303,9303,9301,9300,9301,9300,9301,9300,0,0,0,0,0,9337,9340,9340,9338,9337,9340,9340,9340,9340,9340,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9342,9344,9344,9345,9345,9342,9344,9342,9344,9342,9344,9342,9344,9345,9342,9344,9345,9342,9344,9342,9344,9342,9344,9342,9344,9345,9345,9345,0,0,0,0,0,0,0,9365,9368,9368,9366,9365,9366,9365,9368,9368,9368,9368,9368,0,0,0,0,0,9372,9375,9375,9373,9372,9375,9375,9375,9375,9375,0,0,0,0,0,9377,9380,9380,9378,9377,9380,9380,9380,9380,9380,0,0,0,14159,14159,9382,14159,14159,14159,14159,14159,0,0,0,0,0,0,0,9384,9387,9387,9387,9385,9384,9385,9384,9387,9387,9387,9387,0,0,0,0,0,9391,9394,9394,9392,9391,9394,9394,9394,9394,9394,0,0,0,0,0,0,0,0,0,9396,9399,9399,9397,9396,9399,9399,9397,9396,9399,9399,9397,9396,9399,0,0,0,0,0,0,0,0,0,0,0,9405,14160,14160,9405,9405,9405,9405,9405,14160,9405,14160,9405,9405,14160,14160,14160,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9415,9417,9417,9418,9418,9415,9417,9415,9417,9415,9417,9418,9418,9415,9417,9415,9417,9415,9417,9418,9418,9418,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9432,9434,9434,9435,9435,9432,9434,9432,9434,9432,9434,9432,9434,9435,9432,9434,9435,9432,9434,9432,9434,9432,9434,9435,9435,9435,0,0,0,0,0,0,0,9453,9456,9456,9456,9454,9453,9456,9454,9453,9456,9456,9456,0,0,0,0,14161,14161,14161,9460,14161,9460,14161,14161,14161,0,0,0,9463,9464,9464,9464,9464,9463,9464,9464,9464,0,0,0,14162,14162,14162,14162,9466,14162,14162,14162,0,0,0,14163,14163,14163,14163,9468,14163,14163,14163,0,0,0,14164,14164,14164,14164,9470,14164,14164,14164,0,0,0,14165,14165,14165,14165,9472,14165,14165,14165,0,0,0,0,0,0,0,9474,9477,9477,9477,9475,9474,9477,9475,9474,9477,9477,9477,0,0,0,0,0,9481,9484,9484,9482,9481,9484,9484,9484,9484,9484,0,0,0,0,0,0,0,0,0,0,0,0,14166,14166,9486,9486,9486,9486,9486,9486,9486,9486,9486,14166,14166,9486,14166,14166,14166,0,0,0,14167,14167,14167,14167,9497,14167,14167,14167,0,0,0,14168,14168,14168,14168,9499,14168,14168,14168,0,0,0,0,0,0,0,9501,9504,9504,9502,9501,9504,9504,9502,9501,9504,9504,9504,0,0,0,0,0,9508,9511,9511,9509,9508,9511,9511,9511,9511,9511,0,0,0,0,0,9513,9516,9516,9516,9516,9516,9516,9516,9514,9513,0,0,0,14169,14169,14169,14169,14169,14169,14169,9518,0,0,0,14170,14170,14170,14170,14170,14170,14170,9520,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,80,80,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,0,80,80,80,80,0,80,0,80,0,80,0,80,0,80,0,0,0,0,0,9564,9567,9567,9567,9567,9565,9564,9567,9567,9567,0,0,0,0,0,9569,9572,9572,9572,9572,9570,9569,9572,9572,9572,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9574,9577,9577,9575,9574,9575,9574,9575,9574,9575,9574,9575,9574,9577,9577,9575,9574,9575,9574,9577,9577,9577,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9591,9594,9594,9592,9591,9592,9591,9592,9591,9592,9591,9592,9591,9592,9591,9592,9591,9592,9591,9594,9594,9594,9594,9594,0,0,0,0,0,0,0,0,0,9610,9613,9613,9613,9613,9611,9610,9611,9610,9611,9610,9613,9613,9613,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9619,9621,9619,9621,9619,9621,9621,9622,9622,9622,9622,9619,9621,9619,9621,9622,9622,9622,9619,9621,9619,9621,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9636,9638,9636,9638,9636,9638,9636,9638,9636,9638,9636,9638,9638,9639,9639,9639,9639,9636,9638,9636,9638,9636,9638,9636,9638,9639,9639,9639,9636,9638,9636,9638,0,0,0,0,0,0,0,0,0,0,0,0,0,9663,9668,9668,9668,9668,9664,9664,9664,9663,9664,9663,9664,9663,9664,9663,9668,9668,9668,0,0,0,0,0,0,0,0,0,0,0,0,0,9676,9681,9681,9681,9681,9677,9677,9677,9676,9677,9676,9677,9676,9677,9676,9681,9681,9681,0,0,0,0,0,0,0,9689,9692,9692,9692,9692,9690,9689,9690,9689,9692,9692,9692,0,0,0,0,0,0,0,0,0,0,0,0,0,9696,9699,9699,9697,9696,9697,9696,9697,9696,9699,9699,9697,9696,9697,9696,9699,9699,9699,0,0,0,0,0,0,0,0,9709,9712,9712,9712,9712,9710,9709,9710,9709,9709,9712,9712,9712,0,0,0,0,0,9717,9720,9720,9720,9720,9718,9717,9720,9720,9720,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9722,9725,9725,9725,9725,9723,9722,9723,9722,9723,9722,9723,9722,9723,9722,9723,9722,9723,9722,9725,9725,9725,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9739,9742,9742,9742,9742,9740,9739,9740,9739,9740,9739,9740,9739,9740,9739,9740,9739,9740,9739,9740,9739,9742,9742,9742,0,0,0,14171,14171,14171,14171,9758,14171,14171,14171,0,0,0,14172,14172,14172,14172,9760,14172,14172,14172,0,0,0,0,0,0,0,0,9762,9765,9765,9765,9763,9762,9763,9762,9765,9763,9765,9765,9765,0,0,0,0,0,0,0,9770,9773,9773,9773,9771,9770,9771,9770,9773,9773,9773,9773,0,0,0,0,0,0,0,0,0,9777,9780,9780,9780,9778,9777,9778,9777,9780,9780,9780,9778,9778,9780,0,0,0,0,0,0,0,0,0,9786,9791,9791,9791,9787,9787,9787,9786,9787,9786,9791,9791,9791,9791,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9795,9798,9798,9798,9798,9796,9795,9796,9795,9796,9795,9796,9795,9796,9795,9796,9795,9796,9795,9796,9795,9796,9795,9798,9798,9798,9796,9795,9796,9795,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9820,9823,9823,9823,9821,9820,9823,9821,9820,9821,9820,9821,9820,9821,9820,9823,9823,9823,9821,9820,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9835,9839,9839,9839,9839,9836,9836,9835,9836,9835,9836,9835,9836,9835,9836,9835,9839,9839,9839,0,0,0,0,0,0,0,0,0,9849,9852,9852,9852,9852,9850,9849,9850,9849,9850,9849,9852,9852,9852,0,0,0,0,14173,14173,14173,14173,9858,9858,14173,14173,14173,0,0,0,0,14174,14174,14174,14174,9861,9861,14174,14174,14174,0,0,0,0,14175,14175,14175,14175,9864,9864,14175,14175,14175,0,0,0,0,14176,14176,14176,14176,9867,9867,14176,14176,14176,0,0,0,0,14177,14177,14177,14177,9870,9870,14177,14177,14177,0,0,0,0,0,0,0,9873,9876,9876,9876,9876,9874,9873,9874,9873,9876,9876,9876,0,0,0,0,0,0,0,9880,9883,9883,9883,9883,9881,9880,9881,9880,9883,9883,9883,0,0,0,0,0,0,0,9887,9890,9890,9890,9890,9888,9887,9888,9887,9890,9890,9890,0,0,0,0,0,0,0,9894,9897,9897,9897,9897,9895,9894,9895,9894,9897,9897,9897,0,0,0,0,0,0,0,9901,9904,9904,9904,9904,9902,9901,9902,9901,9904,9904,9904,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9908,9911,9911,9911,9911,9911,9911,9909,9908,9909,9908,9909,9908,9909,9908,9909,9908,9909,9908,9909,9908,9909,9908,9909,9908,9911,0,0,0,0,0,9929,9932,9932,9932,9932,9930,9929,9932,9932,9932,0,0,0,0,0,9934,9937,9937,9937,9937,9935,9934,9937,9937,9937,0,0,0,0,0,9939,9942,9942,9942,9942,9940,9939,9942,9942,9942,0,0,0,0,0,9944,9947,9947,9947,9947,9945,9944,9947,9947,9947,0,0,0,0,0,9949,9952,9952,9952,9952,9950,9949,9952,9952,9952,0,0,0,0,0,9954,9957,9957,9957,9957,9955,9954,9957,9957,9957,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,81,81,81,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,0,81,81,81,81,81,0,0,0,14178,14178,14178,14178,9976,14178,14178,14178,0,0,0,9978,9979,9979,9979,9979,9978,9979,9979,9979,0,0,0,9981,9982,9982,9982,9982,9981,9982,9982,9982,0,0,0,9984,9985,9985,9985,9985,9984,9985,9985,9985,0,0,0,14179,14179,14179,14179,9987,14179,14179,14179,0,0,0,9989,9990,9990,9990,9990,9989,9990,9990,9990,0,0,0,9992,9993,9993,9993,9993,9992,9993,9993,9993,0,0,0,9995,9996,9996,9996,9996,9995,9996,9996,9996,0,0,0,14180,14180,14180,14180,9998,14180,14180,14180,0,0,0,10000,10001,10001,10001,10001,10000,10001,10001,10001,0,0,0,10003,10004,10004,10004,10004,10003,10004,10004,10004,0,0,0,10006,10007,10007,10007,10007,10006,10007,10007,10007,0,0,0,14181,14181,14181,14181,10009,14181,14181,14181,0,0,0,10011,10012,10012,10012,10012,10011,10012,10012,10012,0,0,0,10014,10015,10015,10015,10015,10014,10015,10015,10015,0,0,0,10017,10018,10018,10018,10018,10017,10018,10018,10018,0,0,0,0,0,10020,10023,10023,10023,10023,10021,10020,10023,10023,10023,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,82,82,0,82,0,82,0,82,0,82,0,82,0,82,82,0,82,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,0,82,82,82,0,82,0,82,82,0,0,0,14182,14182,14182,14182,10108,14182,14182,14182,0,0,0,0,14183,14183,14183,14183,10110,10110,14183,14183,14183,0,0,0,0,0,10113,10116,10116,10116,10116,10114,10113,10116,10116,10116,0,0,0,14184,14184,14184,14184,10118,14184,14184,14184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10120,10121,10121,10121,10121,10120,10120,10120,10120,10120,10127,10127,10120,10120,10127,10127,10120,10121,10121,10121,0,0,0,0,0,10135,10138,10138,10138,10138,10136,10135,10138,10138,10138,0,0,0,14185,14185,14185,14185,10140,14185,14185,14185,0,0,0,14186,14186,14186,14186,10142,14186,14186,14186,0,0,0,14187,14187,14187,14187,10144,14187,14187,14187,0,0,0,14188,14188,14188,14188,10146,14188,14188,14188,0,0,0,14189,14189,14189,14189,10148,14189,14189,14189,0,0,0,0,0,10150,10153,10153,10153,10153,10151,10150,10153,10153,10153,0,0,0,0,0,10155,10158,10158,10158,10158,10156,10155,10158,10158,10158,0,0,0,14190,14190,14190,14190,10160,14190,14190,14190,0,0,0,14191,14191,14191,14191,10162,14191,14191,14191,0,0,0,14192,14192,14192,14192,10164,14192,14192,14192,0,0,0,14193,14193,14193,14193,10166,14193,14193,14193,0,0,0,14194,14194,14194,14194,10168,14194,14194,14194,0,0,0,14195,14195,14195,14195,10170,14195,14195,14195,0,0,0,14196,14196,14196,14196,10172,14196,14196,14196,0,0,0,14197,14197,14197,14197,10174,14197,14197,14197,0,0,0,14198,14198,14198,14198,10176,14198,14198,14198,0,0,0,14199,14199,14199,14199,10178,14199,14199,14199,0,0,0,14200,14200,14200,14200,10180,14200,14200,14200,0,0,0,14201,14201,14201,14201,10182,14201,14201,14201,0,0,0,0,0,10184,10187,10187,10187,10187,10185,10184,10187,10187,10187,0,0,0,0,0,10189,10192,10192,10192,10192,10190,10189,10192,10192,10192,0,0,0,14202,14202,14202,14202,10194,14202,14202,14202,0,0,0,14203,14203,14203,14203,10196,14203,14203,14203,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10198,10199,10199,10198,10198,10198,10198,10198,10198,10198,10198,10198,10199,10199,10198,10198,10198,10198,10198,10198,10198,10198,10198,10198,10198,10198,10198,10198,10198,10198,10198,10198,10199,10199,10199,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10227,10230,10230,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10230,10230,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10228,10227,10230,10230,10230,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10284,10287,10287,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10287,10287,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10285,10284,10287,10287,10287,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14204,14204,10341,10341,10341,10341,10341,10341,10341,10341,10341,14204,14204,10341,10341,10341,10341,10341,10341,10341,10341,10341,10341,10341,10341,10341,10341,10341,10341,10341,10341,14204,14204,14204,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14205,14205,10369,10369,10369,10369,10369,10369,10369,10369,10369,14205,14205,10369,10369,10369,10369,10369,10369,10369,10369,10369,10369,10369,10369,10369,10369,10369,10369,10369,10369,14205,14205,14205,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14206,14206,10397,10397,10397,10397,10397,10397,10397,10397,10397,14206,14206,10397,10397,10397,10397,10397,10397,10397,10397,10397,10397,10397,10397,10397,10397,10397,10397,10397,10397,14206,14206,14206,0,0,0,0,0,0,0,0,0,0,0,0,10425,10428,10428,10428,10428,10426,10425,10426,10426,10425,10426,10425,10426,10425,10428,10428,10428,0,0,0,0,0,0,0,10437,10440,10440,10440,10440,10438,10437,10438,10437,10440,10440,10440,0,0,0,0,0,0,0,0,10444,10447,10447,10447,10447,10445,10444,10444,10444,10444,10447,10447,10447,0,0,0,0,0,0,0,0,10452,10455,10455,10455,10455,10453,10452,10452,10452,10452,10455,10455,10455,0,0,0,0,0,0,0,0,0,0,0,0,10460,10463,10463,10463,10463,10461,10460,10461,10461,10460,10461,10460,10461,10460,10463,10463,10463,0,0,0,0,0,0,10472,10475,10475,10475,10475,10473,10472,10473,10475,10475,10475,0,0,0,14207,14207,14207,14207,10478,14207,14207,14207,0,0,0,14208,14208,14208,14208,10480,14208,14208,14208,0,0,0,14209,14209,14209,14209,10482,14209,14209,14209,0,0,0,14210,14210,14210,14210,10484,14210,14210,14210,0,0,0,14211,14211,14211,14211,10486,14211,14211,14211,0,0,0,14212,14212,14212,14212,10488,14212,14212,14212,0,0,0,14213,14213,14213,14213,10490,14213,14213,14213,0,0,0,14214,14214,14214,14214,10492,14214,14214,14214,0,0,0,14215,14215,14215,14215,10494,14215,14215,14215,0,0,0,14216,14216,14216,14216,10496,14216,14216,14216,0,0,0,14217,14217,14217,14217,10498,14217,14217,14217,0,0,0,14218,14218,14218,14218,10500,14218,14218,14218,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10502,10503,10503,10502,10502,10502,10502,10502,10502,10502,10502,10503,10503,10502,10502,10502,10502,10502,10502,10502,10502,10502,10502,10502,10502,10502,10502,10502,10502,10502,10503,10503,10503,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10529,10532,10532,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10532,10532,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10530,10529,10532,10532,10532,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10582,10585,10585,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10585,10585,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10583,10582,10585,10585,10585,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14219,14219,10635,10635,10635,10635,10635,10635,10635,10635,14219,14219,10635,10635,10635,10635,10635,10635,10635,10635,10635,10635,10635,10635,10635,10635,10635,10635,10635,14219,14219,14219,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14220,14220,10661,10661,10661,10661,10661,10661,10661,10661,14220,14220,10661,10661,10661,10661,10661,10661,10661,10661,10661,10661,10661,10661,10661,10661,10661,10661,10661,14220,14220,14220,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14221,14221,10687,10687,10687,10687,10687,10687,10687,10687,14221,14221,10687,10687,10687,10687,10687,10687,10687,10687,10687,10687,10687,10687,10687,10687,10687,10687,10687,14221,14221,14221,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10713,10716,10716,10716,10716,10714,10713,10714,10713,10714,10714,10713,10714,10713,10714,10713,10716,10716,10716,0,0,0,0,0,0,0,10727,10730,10730,10730,10730,10728,10727,10728,10727,10730,10730,10730,0,0,0,0,0,0,0,0,10734,10737,10737,10737,10737,10735,10734,10734,10734,10734,10737,10737,10737,0,0,0,0,0,0,0,0,10742,10745,10745,10745,10745,10743,10742,10742,10742,10742,10745,10745,10745,0,0,0,0,0,0,0,0,0,0,0,0,10750,10753,10753,10753,10753,10751,10750,10751,10751,10750,10751,10750,10751,10750,10753,10753,10753,0,0,0,0,0,0,10762,10765,10765,10765,10765,10763,10762,10763,10765,10765,10765,0,0,0,0,0,0,0,10768,10770,10768,10770,10770,10771,10771,10771,10771,10771,10771,10771,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10775,10778,10778,10776,10775,10778,10776,10775,10778,10776,10775,10776,10775,10778,10778,10776,10775,10776,10775,10778,0,0,0,14222,14222,10790,14222,14222,14222,14222,14222,0,0,0,14223,14223,10792,14223,14223,14223,14223,14223,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10794,10796,10794,10796,10796,10797,10797,10797,10797,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10794,10796,10797,10797,10797,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10861,10864,10864,10862,10861,10862,10861,10864,10862,10861,10864,10862,10861,10862,10861,10862,10861,10862,10861,10862,10861,10862,10861,10862,10861,10862,10861,10862,10861,10862,10861,10862,10861,10864,10864,10864,0,0,0,0,0,10892,10895,10895,10893,10892,10895,10895,10895,10895,10895,0,0,0,0,0,10897,10900,10900,10900,10898,10897,10900,10900,10900,10900,0,0,0,0,10902,10903,10903,10903,10903,10902,10902,10903,10903,10903,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10906,10909,10909,10909,10909,10907,10906,10907,10906,10907,10906,10907,10906,10907,10906,10907,10906,10907,10906,10907,10906,10907,10906,10907,10906,10907,10906,10907,10906,10909,10909,10909,0,0,0,0,0,0,14224,14224,14224,14224,10933,10933,10933,10933,14224,14224,14224,0,0,0,0,0,0,14225,14225,10938,10938,10938,10938,14225,14225,14225,14225,14225,0,0,0,0,0,0,10943,10947,10947,10944,10944,10943,10947,10947,10947,10947,10947,0,0,0,0,0,0,0,0,14226,14226,10949,10949,14226,10949,10949,10949,14226,10949,14226,14226,14226,0,0,0,0,0,0,0,10956,10959,10959,10959,10959,10957,10956,10957,10956,10959,10959,10959,0,0,0,0,14227,14227,14227,14227,10963,10963,14227,14227,14227,0,0,0,0,0,10966,10969,10969,10969,10969,10969,10969,10969,10967,10966,0,0,0,0,0,0,14228,14228,14228,14228,10971,10971,10971,10971,14228,14228,14228,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,83,83,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,0,83,83,83,83,83,0,0,0,14229,14229,14229,11041,14229,14229,14229,14229,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11043,11046,11046,11046,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11044,11043,11046,11046,11046,11046,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11098,11101,11101,11101,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11099,11098,11101,11101,11101,11101,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11153,11154,11154,11154,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11153,11154,11154,11154,11154,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11181,11184,11184,11184,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11182,11181,11184,11184,11184,11184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11236,11239,11239,11239,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11237,11236,11239,11239,11239,11239,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14230,14230,14230,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,11291,14230,14230,14230,14230,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14231,14231,14231,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,11318,14231,14231,14231,14231,0,0,0,0,0,11345,11348,11348,11348,11346,11345,11348,11348,11348,11348,0,0,0,0,0,11350,11353,11353,11353,11351,11350,11353,11353,11353,11353,0,0,0,0,0,0,14232,14232,14232,11355,11355,11355,11355,14232,14232,14232,14232,0,0,0,0,0,0,0,11360,11363,11363,11363,11361,11360,11361,11360,11363,11363,11363,11363,0,0,0,14233,14233,14233,11367,14233,14233,14233,14233,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11369,11372,11372,11372,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11370,11369,11372,11372,11372,11372,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11424,11427,11427,11427,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11425,11424,11427,11427,11427,11427,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11479,11480,11480,11480,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11479,11480,11480,11480,11480,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11507,11510,11510,11510,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11508,11507,11510,11510,11510,11510,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11562,11565,11565,11565,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11563,11562,11565,11565,11565,11565,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14234,14234,14234,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,11617,14234,14234,14234,14234,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14235,14235,14235,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,11644,14235,14235,14235,14235,0,0,0,0,0,11671,11674,11674,11674,11672,11671,11674,11674,11674,11674,0,0,0,0,0,0,14236,14236,14236,11676,11676,11676,11676,14236,14236,14236,14236,0,0,0,0,0,0,0,11681,11684,11684,11684,11682,11681,11682,11681,11684,11684,11684,11684,0,0,0,0,0,0,0,0,0,11688,11691,11691,11691,11689,11688,11689,11688,11689,11688,11691,11691,11691,11691,0,0,0,14237,14237,14237,11697,14237,14237,14237,14237,0,0,0,0,0,11699,11702,11702,11702,11700,11699,11702,11702,11702,11702,0,0,0,14238,14238,14238,11704,14238,14238,14238,14238,0,0,0,14239,14239,14239,11706,14239,14239,14239,14239,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11708,11711,11711,11711,11709,11708,11709,11708,11709,11708,11709,11708,11709,11708,11709,11708,11709,11708,11709,11708,11711,11711,11711,11711,0,0,0,0,0,0,0,0,0,0,0,11727,11730,11730,11730,11728,11727,11728,11727,11728,11727,11728,11727,11730,11730,11730,11730,0,0,0,0,0,0,0,0,0,0,0,11738,11741,11741,11741,11739,11738,11739,11738,11739,11738,11739,11738,11741,11741,11741,11741,0,0,0,0,0,0,0,0,0,0,0,11749,11752,11752,11752,11750,11749,11750,11749,11750,11749,11750,11749,11752,11752,11752,11752,0,0,0,0,0,0,0,0,0,0,0,11760,11763,11763,11763,11761,11760,11761,11760,11761,11760,11761,11760,11763,11763,11763,11763,0,0,0,0,0,0,0,0,0,0,0,11771,11774,11774,11774,11772,11771,11772,11771,11772,11771,11772,11771,11774,11774,11774,11774,0,0,0,0,0,0,0,0,0,0,0,11782,11785,11785,11785,11783,11782,11783,11782,11783,11782,11783,11782,11785,11785,11785,11785,0,0,0,0,0,0,0,0,0,0,0,11793,11796,11796,11796,11794,11793,11794,11793,11794,11793,11794,11793,11796,11796,11796,11796,0,0,0,0,0,0,0,0,0,0,0,11804,11807,11807,11807,11805,11804,11805,11804,11805,11804,11805,11804,11807,11807,11807,11807,0,0,0,0,0,0,0,0,0,0,0,11815,11818,11818,11818,11816,11815,11816,11815,11816,11815,11816,11815,11818,11818,11818,11818,0,0,0,0,0,0,0,0,0,0,0,11826,11829,11829,11829,11827,11826,11827,11826,11827,11826,11827,11826,11829,11829,11829,11829,0,0,0,0,0,0,0,0,0,0,0,11837,11840,11840,11840,11838,11837,11838,11837,11838,11837,11838,11837,11840,11840,11840,11840,0,0,0,0,0,0,0,0,0,0,0,11848,11851,11851,11851,11849,11848,11849,11848,11849,11848,11849,11848,11851,11851,11851,11851,0,0,0,0,0,0,0,0,0,0,0,11859,11862,11862,11862,11860,11859,11860,11859,11860,11859,11860,11859,11862,11862,11862,11862,0,0,0,0,0,0,0,0,0,0,0,11870,11873,11873,11873,11871,11870,11871,11870,11871,11870,11871,11870,11873,11873,11873,11873,0,0,0,0,0,0,0,0,0,0,0,11881,11884,11884,11884,11882,11881,11882,11881,11882,11881,11882,11881,11884,11884,11884,11884,0,0,0,0,0,0,0,0,0,0,0,11892,11895,11895,11895,11893,11892,11893,11892,11893,11892,11893,11892,11895,11895,11895,11895,0,0,0,0,0,11903,11906,11906,11906,11904,11903,11906,11906,11906,11906,0,0,0,0,0,11908,11911,11911,11911,11909,11908,11911,11911,11911,11911,0,0,0,0,0,11913,11916,11916,11916,11914,11913,11916,11916,11916,11916,0,0,0,14240,14240,14240,11918,14240,14240,14240,14240,0,0,0,14241,14241,14241,11920,14241,14241,14241,14241,0,0,0,14242,14242,14242,11922,14242,14242,14242,14242,0,0,0,14243,14243,14243,11924,14243,14243,14243,14243,0,0,0,0,0,14244,14244,14244,11926,11926,11926,14244,14244,14244,14244,0,0,0,0,14245,14245,14245,11930,11930,14245,14245,14245,14245,0,0,0,14246,14246,14246,11933,14246,14246,14246,14246,0,0,0,14247,14247,14247,11935,14247,14247,14247,14247,0,0,0,14248,14248,14248,11937,14248,14248,14248,14248,0,0,0,0,0,0,0,11939,11942,11942,11942,11940,11939,11940,11939,11942,11942,11942,11942,0,0,0,0,0,0,0,11946,11949,11949,11949,11947,11946,11947,11946,11949,11949,11949,11949,0,0,0,0,0,0,14249,14249,14249,11953,11953,11953,11953,14249,14249,14249,14249,0,0,0,0,0,0,14250,14250,14250,11958,11958,11958,11958,14250,14250,14250,14250,0,0,0,0,0,0,0,0,0,0,0,11963,11964,11964,11964,11963,11963,11963,11963,11963,11963,11963,11963,11963,11964,11964,11964,11964,0,0,0,11974,14251,14251,14251,14251,14251,14251,14251,0,0,0,0,0,11975,11978,11978,11978,11976,11975,11978,11978,11978,11978,0,0,0,0,0,11980,11983,11983,11983,11981,11980,11983,11983,11983,11983,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,84,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,84,0,84,0,84,0,84,0,84,0,84,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,84,84,0,84,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,84,0,0,0,12053,14252,14252,14252,14252,14252,14252,14252,0,0,0,0,0,0,0,0,0,0,0,12054,12057,12057,12055,12054,12055,12054,12055,12054,12055,12054,12057,12057,12057,12057,12057,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12065,12068,12068,12066,12065,12066,12065,12068,12068,12066,12065,12066,12065,12066,12065,12068,12068,12068,12066,12065,12066,12065,12066,12065,12066,12065,0,0,0,0,0,0,0,0,0,0,0,0,0,12086,12089,12089,12087,12086,12087,12086,12087,12086,12087,12086,12087,12086,12089,12089,12089,12089,12089,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12099,12102,12102,12100,12099,12100,12099,12100,12099,12100,12099,12100,12099,12100,12099,12100,12099,12100,12099,12100,12099,12100,12099,12100,12099,12100,12099,12100,12099,12100,12099,12100,12099,12102,12102,12102,12102,12102,12100,12099,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12134,12137,12137,12135,12134,12135,12134,12135,12134,12135,12134,12135,12134,12135,12134,12137,12137,12135,12134,12135,12134,12137,12137,12135,12134,12137,12135,12134,12135,12134,12135,12134,12135,12134,0,0,0,0,0,0,0,12163,12166,12166,12164,12163,12164,12163,12166,12166,12166,12166,12166,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12170,12173,12173,12171,12170,12171,12170,12171,12170,12171,12170,12173,12171,12170,12173,12171,12170,12171,12170,12171,12170,12171,12170,12171,12170,12173,12173,12173,0,0,0,14253,14253,12193,14253,14253,14253,14253,14253,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12195,12197,12195,12197,12197,12198,12198,12195,12197,12195,12197,12195,12197,12198,12195,12197,12195,12197,12195,12197,12198,12195,12197,12195,12197,12195,12197,12195,12197,12195,12197,12195,12197,12198,12198,12198,0,0,0,0,0,0,0,0,0,0,0,0,0,12226,12229,12229,12229,12227,12226,12227,12226,12227,12226,12227,12226,12227,12226,12229,12229,12229,12229,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12239,12242,12242,12242,12240,12239,12240,12239,12240,12239,12240,12239,12240,12239,12242,12240,12239,12240,12239,12240,12239,12240,12239,12242,12242,12242,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12260,12263,12263,12263,12261,12260,12261,12260,12261,12260,12261,12260,12261,12260,12263,12261,12260,12261,12260,12261,12260,12261,12260,12263,12263,12263,0,0,0,0,0,0,0,0,0,0,0,14254,14254,14254,12281,12281,12281,12281,12281,14254,12281,12281,12281,12281,14254,14254,14254,0,0,0,0,0,0,0,0,0,0,0,14255,14255,14255,12291,12291,12291,12291,12291,14255,12291,12291,12291,12291,14255,14255,14255,0,0,0,0,0,0,0,0,0,0,0,12301,12304,12304,12304,12304,12302,12301,12302,12301,12302,12301,12302,12301,12304,12304,12304,0,0,0,14256,14256,12312,14256,14256,14256,14256,14256,0,0,0,0,14257,14257,12314,12314,14257,14257,14257,14257,14257,0,0,0,14258,14258,12317,14258,14258,14258,14258,14258,0,0,0,0,0,0,0,0,0,12319,12322,12322,12322,12322,12320,12319,12320,12319,12320,12319,12322,12322,12322,0,0,0,0,0,0,0,0,0,12328,12331,12331,12331,12331,12329,12328,12329,12328,12329,12328,12331,12331,12331,0,0,0,14259,14259,14259,14259,12337,14259,14259,14259,0,0,0,0,0,12339,12342,12342,12342,12340,12339,12342,12342,12342,12342,0,0,0,14260,14260,12344,14260,14260,14260,14260,14260,0,0,0,14261,14261,12346,14261,14261,14261,14261,14261,0,0,0,14262,14262,12348,14262,14262,14262,14262,14262,0,0,0,14263,14263,12350,14263,14263,14263,14263,14263,0,0,0,14264,14264,12352,14264,14264,14264,14264,14264,0,0,0,0,0,12354,12357,12357,12357,12357,12357,12357,12357,12355,12354,0,0,0,0,0,12359,12362,12362,12362,12362,12362,12362,12362,12360,12359,0,0,0,14265,14265,12364,14265,14265,14265,14265,14265,0,0,0,14266,14266,12366,14266,14266,14266,14266,14266,0,0,0,14267,14267,12368,14267,14267,14267,14267,14267,0,0,0,14268,14268,12370,14268,14268,14268,14268,14268,0,0,0,14269,14269,12372,14269,14269,14269,14269,14269,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12374,12377,12377,12375,12374,12375,12374,12375,12374,12375,12374,12375,12374,12375,12374,12377,12377,12375,12374,12375,12374,12377,12377,12377,0,0,0,0,0,0,0,0,0,12393,12396,12396,12396,12396,12394,12393,12394,12393,12396,12396,12396,12394,12393,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12402,12405,12405,12403,12402,12405,12403,12402,12405,12403,12402,12403,12402,12403,12403,12403,12402,12403,12402,12403,12402,12403,12402,12403,12402,12403,12402,12403,12402,12403,12403,12402,12405,12405,12405,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12432,12435,12435,12435,12435,12433,12432,12433,12432,12433,12432,12433,12432,12433,12432,12433,12432,12433,12432,12433,12432,12433,12432,12435,12435,12435,0,0,0,0,0,0,0,0,0,0,0,12453,12456,12456,12456,12456,12454,12453,12454,12453,12454,12453,12454,12453,12456,12456,12456,0,0,0,0,0,0,0,0,0,0,0,12464,12467,12467,12467,12467,12465,12464,12465,12464,12465,12464,12465,12464,12467,12467,12467,0,0,0,0,0,12475,12478,12478,12478,12478,12476,12475,12478,12478,12478,0,0,0,0,0,12480,12483,12483,12483,12483,12481,12480,12483,12483,12483,0,0,0,0,0,12485,12488,12488,12488,12488,12486,12485,12488,12488,12488,0,0,0,0,0,12490,12493,12493,12493,12493,12491,12490,12493,12493,12493,0,0,0,0,0,0,0,0,0,12495,12498,12498,12498,12498,12496,12495,12496,12495,12496,12495,12498,12498,12498,0,0,0,0,0,0,0,12504,12507,12507,12505,12504,12505,12504,12507,12507,12507,12507,12507,0,0,0,0,0,0,0,12511,12514,12514,12512,12511,12512,12511,12514,12514,12514,12514,12514,0,0,0,0,0,12518,12521,12521,12519,12518,12521,12521,12521,12521,12521,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12523,12526,12526,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12526,12524,12523,12524,12523,12524,12523,12524,12523,12526,12524,12523,12524,12523,12526,12526,12526,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,12524,12523,0,0,0,0,0,0,12580,12584,12584,12584,12584,12584,12584,12584,12581,12581,12580,0,0,0,0,0,0,0,12586,12589,12589,12589,12589,12589,12589,12589,12587,12586,12587,12586,0,0,0,0,0,12593,12596,12596,12594,12593,12596,12596,12596,12596,12596,0,0,0,0,0,12598,12601,12601,12599,12598,12601,12601,12601,12601,12601,0,0,0,0,0,12603,12606,12606,12604,12603,12606,12606,12606,12606,12606,0,0,0,0,0,12608,12611,12611,12609,12608,12611,12611,12611,12611,12611,0,0,0,0,0,12613,12616,12616,12614,12613,12616,12616,12616,12616,12616,0,0,0,0,0,12618,12621,12621,12619,12618,12621,12621,12621,12621,12621,0,0,0,0,0,12623,12626,12626,12624,12623,12626,12626,12626,12626,12626,0,0,0,0,0,12628,12631,12631,12629,12628,12631,12631,12631,12631,12631,0,0,0,0,0,12633,12636,12636,12634,12633,12636,12636,12636,12636,12636,0,0,0,0,0,12638,12641,12641,12639,12638,12641,12641,12641,12641,12641,0,0,0,0,0,12643,12646,12646,12644,12643,12646,12646,12646,12646,12646,0,0,0,0,0,12648,12651,12651,12649,12648,12651,12651,12651,12651,12651,0,0,0,0,0,12653,12656,12656,12654,12653,12656,12656,12656,12656,12656,0,0,0,0,0,12658,12661,12661,12659,12658,12661,12661,12661,12661,12661,0,0,0,0,0,12663,12666,12666,12664,12663,12666,12666,12666,12666,12666,0,0,0,0,0,12668,12671,12671,12669,12668,12671,12671,12671,12671,12671,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,85,85,85,0,85,0,85,0,85,0,85,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,85,85,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,85,0,0,0,0,0,0,12717,12718,12718,12718,12718,12717,12717,12717,12718,12718,12718,12717,0,0,0,0,0,0,0,0,0,0,0,12723,12726,12726,12726,12726,12724,12723,12724,12723,12724,12723,12726,12726,12726,12724,12723,0,0,0,0,0,0,14270,14270,14270,14270,12734,12734,12734,14270,14270,14270,12734,0,0,0,0,0,0,14271,14271,14271,14271,12739,12739,12739,14271,14271,14271,12739,0,0,0,0,0,12744,12747,12747,12747,12747,12745,12744,12747,12747,12747,0,0,0,0,0,12749,12752,12752,12752,12752,12750,12749,12752,12752,12752,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12754,12757,12757,12757,12757,12755,12754,12755,12754,12755,12754,12755,12754,12755,12754,12755,12754,12755,12754,12755,12754,12755,12754,12755,12754,12757,12757,12757,0,0,0,14272,14272,14272,14272,12777,14272,14272,14272,0,0,0,14273,14273,14273,14273,12779,14273,14273,14273,0,0,0,12781,12782,12782,12782,12782,12781,12782,12782,12782,0,0,0,0,0,12784,12787,12787,12787,12787,12785,12784,12787,12787,12787,0,0,0,0,0,12789,12792,12792,12792,12792,12790,12789,12792,12792,12792,0,0,0,0,0,12794,12797,12797,12797,12797,12795,12794,12797,12797,12797,0,0,0,12799,12800,12800,12800,12800,12799,12800,12800,12800,0,0,0,0,0,12802,12805,12805,12805,12805,12803,12802,12805,12805,12805,0,0,0,0,0,0,0,0,0,0,0,0,12807,12810,12810,12810,12810,12808,12807,12808,12807,12808,12808,12807,12808,12807,12810,12810,12810,0,0,0,14274,14274,14274,14274,12819,14274,14274,14274,0,0,0,0,0,12821,12823,12823,12824,12824,12824,12824,12824,12824,12824,0,0,0,0,0,12826,12828,12828,12829,12829,12829,12829,12829,12829,12829,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12831,12833,12831,12833,12833,12834,12834,12831,12833,12831,12833,12831,12833,12834,12831,12833,12834,12831,12833,12834,12834,12834,0,0,0,14275,14275,14275,12848,14275,14275,14275,14275,0,0,0,14276,14276,14276,14276,12850,14276,14276,14276,0,0,0,12852,12853,12853,12853,12853,12852,12853,12853,12853,0,0,0,0,0,12855,12858,12858,12858,12858,12856,12855,12858,12858,12858,0,0,0,0,0,12860,12863,12863,12863,12863,12861,12860,12863,12863,12863,0,0,0,0,0,12865,12868,12868,12868,12868,12868,12868,12868,12866,12865,0,0,0,0,0,12870,12872,12872,12873,12873,12873,12873,12873,12873,12873,0,0,0,0,0,12875,12877,12877,12878,12878,12878,12878,12878,12878,12878,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12880,12882,12880,12882,12882,12883,12883,12880,12882,12880,12882,12880,12882,12883,12880,12882,12883,12880,12882,12883,12883,12883,0,0,0,14277,14277,14277,12897,14277,14277,14277,14277,0,0,0,14278,14278,14278,14278,12899,14278,14278,14278,0,0,0,12901,12902,12902,12902,12902,12901,12902,12902,12902,0,0,0,0,0,12904,12907,12907,12907,12907,12905,12904,12907,12907,12907,0,0,0,0,0,12909,12912,12912,12912,12912,12910,12909,12912,12912,12912,0,0,0,0,0,12914,12917,12917,12917,12917,12917,12917,12917,12915,12914,0,0,0,0,0,12919,12922,12922,12920,12919,12922,12922,12922,12922,12922,12927,12925,12926,12925,12926,12925,12926,12925,12926,12925,12926,12925,12926,12925,12926,12925,12926,12927,0,12927,12927,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12924,12935,12925,12926,12927,12935,12925,12926,12927,12925,12926,12927,12925,12926,12927,12925,12926,12927,12935,12925,12926,12927,12928,12935,12925,12926,12927,12929,12930,12931,12930,12931,12930,12931,12930,12931,12930,12931,12930,12931,12930,12931,12930,12931,12929,12929,12929,12932,12933,12932,12933,12932,12933,12932,12933,12932,12933,12932,12933,12932,12933,12932,12933,12928,12928,12928,12935,12925,12926,12927,12935,12925,12926,12927,12935,12925,12926,12927,12930,12931,12929,12934,12924,12934,12924,12934,12924,12934,12924,12934,12924,12934,12924,12934,12924,12934,12924,12934,12924,12934,12924,0,0,0,0,0,12944,12947,12947,12947,12947,12947,12947,12947,12945,12944,0,0,0,0,0,12949,12952,12952,12952,12952,12952,12952,12952,12950,12949,0,0,0,0,0,12954,12957,12957,12957,12957,12957,12957,12957,12955,12954,0,0,0,0,0,12959,12962,12962,12962,12962,12962,12962,12962,12960,12959,0,0,0,0,0,12964,12967,12967,12967,12967,12967,12967,12967,12965,12964,0,0,0,12969,12970,12970,12970,12970,12970,12970,12970,12969,0,0,0,0,0,12972,12975,12975,12975,12975,12975,12975,12975,12973,12972,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,86,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,0,86,86,0,86,0,86,86,0,86,0,86,0,86,0,86,86,86,0,86,86,0,0,0,13004,14279,14279,14279,14279,14279,14279,14279,0,0,0,0,0,0,0,13006,13008,13008,13009,13009,13009,13009,13006,13008,13009,13009,13009,0,0,0,0,0,0,0,0,0,13013,13016,13016,13016,13016,13014,13013,13014,13013,13014,13013,13016,13016,13016,0,0,0,0,0,0,0,13022,13025,13025,13023,13022,13023,13022,13025,13025,13025,13025,13025,0,0,0,0,0,0,0,13029,13029,13030,13030,13029,13030,13030,13029,13029,13030,13030,13029,13030,0,0,0,0,0,13036,13039,13039,13039,13039,13039,13039,13037,13036,13039,0,0,0,0,0,13041,13044,13044,13044,13044,13044,13044,13042,13041,13044,0,0,0,0,0,13046,13049,13049,13049,13049,13049,13049,13047,13046,13049,0,0,0,0,0,13051,13054,13054,13054,13054,13054,13054,13052,13051,13054,0,0,0,0,0,13056,13059,13059,13059,13059,13059,13059,13057,13056,13059,0,0,0,0,0,13061,13064,13064,13064,13064,13064,13064,13062,13061,13064,0,0,0,0,0,13066,13069,13069,13069,13069,13069,13069,13067,13066,13069,0,0,0,0,0,13071,13074,13074,13074,13074,13074,13074,13072,13071,13074,0,0,0,0,0,13076,13079,13079,13079,13079,13079,13079,13077,13076,13079,0,0,0,0,0,13081,13084,13084,13084,13084,13084,13084,13082,13081,13084,0,0,0,0,0,13086,13089,13089,13089,13089,13089,13089,13087,13086,13089,0,0,0,0,0,13091,13094,13094,13094,13094,13094,13094,13092,13091,13094,0,0,0,0,0,13096,13099,13099,13099,13099,13099,13099,13097,13096,13099,0,0,0,0,0,14280,14280,13101,13101,13101,14280,14280,14280,14280,14280,0,0,0,0,0,13105,13108,13108,13106,13105,13108,13108,13108,13108,13108,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13110,13112,13112,13113,13113,13110,13112,13110,13112,13110,13112,13113,13113,13110,13112,13110,13112,13113,13113,13110,13112,13113,0,0,0,0,0,0,0,0,0,13127,14281,14281,13127,13127,13127,14281,14281,13127,13127,14281,14281,13127,14281,0,0,0,0,0,0,0,0,0,0,0,13135,13138,13138,13138,13138,13136,13135,13136,13135,13136,13135,13136,13135,13138,13138,13138,0,0,0,0,0,13146,13149,13149,13149,13149,13147,13146,13149,13149,13149,0,0,0,14282,14282,14282,14282,13151,14282,14282,14282,0,0,0,0,0,0,0,0,0,0,0,14283,14283,13153,13153,14283,14283,13153,13153,13153,13153,14283,14283,13153,13153,13153,14283,0,0,0,0,0,13163,13166,13166,13166,13166,13166,13166,13164,13163,13166,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,87,0,87,0,87,0,87,0,87,87,87,0,87,0,87,0,87,0,87,0,87,0,87,87,0,87,0,87,0,87,0,87,0,87,0,87,0,87,87,0,87,0,87,0,87,0,87,0,87,0,87,0,87,0,87,0,87,0,87,0,87,0,87,87,87,87,0,0,0,0,0,0,0,13198,13200,13200,13201,13201,13198,13200,13201,13201,13201,13201,13201,0,0,0,0,0,13205,13208,13208,13208,13208,13206,13205,13208,13208,13208,0,0,0,0,0,13210,13213,13213,13213,13213,13211,13210,13213,13213,13213,0,0,0,0,0,13215,13218,13218,13218,13218,13216,13215,13218,13218,13218,0,0,0,0,0,0,0,13220,13223,13223,13221,13220,13223,13221,13220,13223,13223,13223,13223,0,0,0,0,0,0,0,13227,13230,13230,13228,13227,13228,13227,13230,13230,13230,13230,13230,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13234,13236,13236,13237,13237,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13237,13237,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13234,13236,13237,13237,13234,13236,13234,13236,13234,13236,13234,13236,13237,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13289,13292,13292,13292,13292,13290,13289,13290,13289,13290,13289,13290,13289,13290,13289,13292,13292,13290,13289,13292,0,0,0,0,0,13304,13307,13307,13305,13304,13307,13307,13307,13307,13307,0,0,0,0,0,13309,13312,13312,13312,13312,13310,13309,13312,13312,13312,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13314,13317,13317,13315,13314,13315,13314,13317,13317,13315,13314,13315,13314,13315,13314,13317,13317,13317,13315,13314,0,0,0,14284,14284,14284,14284,13329,14284,14284,14284,0,0,0,0,0,13331,13334,13334,13334,13332,13331,13334,13334,13334,13334,0,0,0,0,0,0,0,0,0,13336,13339,13339,13339,13339,13337,13336,13339,13339,13337,13336,13337,13336,13339,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13345,13345,13346,13346,13345,13345,13345,13345,13346,13345,13346,13345,13345,13345,13345,13345,13345,13345,13345,13345,13346,13346,13345,13345,13345,13345,13346,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13366,13368,13368,13369,13369,13366,13368,13366,13368,13366,13368,13366,13368,13369,13366,13368,13369,13366,13368,13366,13368,13366,13368,13366,13368,13366,13368,13366,13368,13366,13368,13366,13368,13366,13368,13369,13369,13366,13368,13366,13368,13366,13368,13366,13368,13369,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13407,14285,14285,13407,13407,13407,13407,14285,13407,14285,13407,13407,13407,13407,13407,13407,13407,13407,13407,14285,14285,13407,13407,13407,13407,14285,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13427,14286,14286,13427,13427,13427,13427,14286,13427,14286,13427,13427,13427,13427,13427,13427,13427,13427,13427,14286,14286,13427,13427,13427,13427,14286,0,0,0,14287,14287,14287,14287,13447,14287,14287,14287,0,0,0,0,14288,14288,14288,14288,13449,14288,14288,13449,14288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13452,13455,13455,13455,13455,13453,13452,13453,13452,13453,13452,13453,13452,13453,13452,13455,13455,13453,13452,13453,13452,13455,13453,13452,13453,13452,0,0,0,0,0,14289,14289,14289,14289,13473,13473,13473,14289,14289,14289,0,0,0,14290,14290,14290,14290,13477,14290,14290,14290,0,0,0,14291,14291,14291,14291,13479,14291,14291,14291,0,0,0,14292,14292,14292,14292,13481,14292,14292,14292,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13483,13486,13486,13484,13483,13484,13483,13486,13486,13484,13483,13484,13483,13484,13483,13484,13483,13484,13483,13486,13486,13486,0,0,0,14293,14293,14293,14293,13500,14293,14293,14293,0,0,0,0,0,13502,13504,13504,13505,13505,13505,13505,13505,13505,13505,0,0,0,0,0,0,0,0,0,0,0,0,14294,14294,13507,13507,13507,14294,14294,13507,13507,13507,13507,13507,14294,14294,13507,13507,14294,0,0,0,0,0,0,0,0,0,0,0,13518,13521,13521,13521,13521,13521,13521,13521,13519,13518,13519,13518,13519,13518,13519,13518,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,88,88,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,88,0,88,0,88,0,88,0,88,0,88,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,0,88,88,88,88,0,0,0,13579,14295,14295,14295,14295,14295,14295,14295,0,0,0,0,0,0,0,13580,13582,13580,13582,13582,13583,13583,13583,13583,13583,13583,13583,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13587,13589,13587,13589,13589,13590,13590,13587,13589,13587,13589,13587,13589,13590,13587,13589,13587,13589,13587,13589,13587,13589,13590,13587,13589,13587,13589,13587,13589,13587,13589,13587,13589,13587,13589,13587,13589,13587,13589,13587,13589,13587,13589,13590,13590,13590,13587,13589,13587,13589,13587,13589,13587,13589,13587,13589,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13638,13641,13641,13639,13638,13639,13638,13639,13638,13639,13638,13639,13638,13641,13641,13639,13638,13639,13638,13641,13641,13639,13638,13639,13638,13641,13639,13638,0,0,0,0,0,13661,13664,13664,13662,13661,13664,13664,13664,13664,13664,0,0,0,14296,14296,14296,13666,14296,14296,14296,14296,0,0,0,14297,14297,14297,13668,14297,14297,14297,14297,0,0,0,14298,14298,14298,13670,14298,14298,14298,14298,0,0,0,14299,14299,14299,13672,14299,14299,14299,14299,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13674,13677,13677,13677,13675,13674,13675,13674,13675,13675,13674,13675,13674,13675,13674,13677,13677,13677,13677,0,0,0,0,0,0,13688,13691,13691,13691,13689,13688,13689,13691,13691,13691,13691,0,0,0,0,0,14300,14300,14300,13694,13694,14300,13694,14300,14300,14300,0,0,0,14301,14301,14301,13698,14301,14301,14301,14301,0,0,0,14302,14302,14302,14302,13700,14302,14302,14302,0,0,0,14303,14303,14303,14303,13702,14303,14303,14303,0,0,0,14304,14304,14304,14304,13704,14304,14304,14304,0,0,0,14305,14305,14305,14305,13706,14305,14305,14305,0,0,0,14306,14306,14306,14306,13708,14306,14306,14306,0,0,0,0,0,0,0,0,0,0,0,0,13710,13713,13713,13713,13713,13711,13710,13711,13711,13710,13711,13710,13711,13710,13713,13713,13713,0,0,0,0,0,0,0,13722,13725,13725,13725,13725,13723,13722,13723,13722,13725,13725,13725,0,0,0,0,14307,14307,14307,14307,13729,13729,14307,14307,14307,0,0,0,0,0,0,0,0,0,13732,13735,13735,13735,13735,13733,13732,13733,13732,13733,13732,13735,13735,13735,0,0,0,0,0,0,0,0,0,13741,13744,13744,13742,13741,13742,13741,13742,13741,13744,13744,13744,13744,13744,0,0,0,0,0,0,0,0,0,13750,13753,13753,13751,13750,13751,13750,13751,13750,13753,13753,13753,13753,13753,0,0,0,0,0,0,0,0,0,13759,13762,13762,13760,13759,13760,13759,13760,13759,13762,13762,13762,13762,13762,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13768,13771,13771,13771,13771,13769,13768,13769,13768,13769,13768,13769,13768,13771,13771,13769,13768,13769,13768,13769,13768,13769,13768,13771,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13787,13790,13790,13790,13790,13788,13787,13788,13787,13788,13787,13790,13790,13788,13787,13788,13787,13788,13787,13790,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13802,13803,13803,13802,13803,13802,13802,13802,13802,13802,13803,13802,13802,13802,13802,13802,13802,13802,13802,13802,13803,13803,13802,13802,13803,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13821,13824,13824,13822,13821,13824,13822,13821,13822,13821,13822,13821,13822,13821,13822,13821,13824,13822,13821,13822,13821,13822,13821,13822,13821,13822,13821,13822,13821,13822,13821,13822,13821,13822,13821,13824,13824,13822,13821,13822,13821,13824,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14308,14308,13858,14308,13858,13858,13858,13858,13858,14308,13858,13858,13858,13858,13858,13858,13858,13858,13858,14308,14308,13858,13858,14308,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14309,14309,13876,14309,13876,13876,13876,13876,13876,14309,13876,13876,13876,13876,13876,13876,13876,13876,13876,14309,14309,13876,13876,14309,0,0,0,0,0,13894,13897,13897,13897,13897,13895,13894,13897,13897,13897,0,0,0,0,0,13899,13902,13902,13902,13902,13900,13899,13902,13902,13902,0,0,0,0,0,13904,13907,13907,13907,13907,13905,13904,13907,13907,13907,0,0,0,0,0,13909,13912,13912,13912,13912,13910,13909,13912,13912,13912,0,0,0,0,0,13914,13917,13917,13917,13917,13915,13914,13917,13917,13917,0,0,0,0,0,13919,13922,13922,13922,13922,13920,13919,13922,13922,13922,0,0,0,0,0,13924,13927,13927,13927,13927,13925,13924,13927,13927,13927,0,0,0,0,0,13929,13932,13932,13932,13932,13930,13929,13932,13932,13932,0,0,0,0,0,13934,13937,13937,13937,13937,13935,13934,13937,13937,13937,0,0,0,0,0,13939,13942,13942,13942,13942,13940,13939,13942,13942,13942,0,0,0,0,0,13944,13947,13947,13947,13947,13945,13944,13947,13947,13947,0,0,0,0,0,13949,13952,13952,13952,13952,13950,13949,13952,13952,13952,0,0,0,0,0,13954,13957,13957,13957,13957,13955,13954,13957,13957,13957,0,0,0,0,0,13959,13962,13962,13962,13962,13960,13959,13962,13962,13962,0,0,0,0,0,13964,13967,13967,13967,13967,13965,13964,13967,13967,13967,0,0,0,0,0,0,0,0,0,0,0,13969,13971,13969,13971,13971,13972,13972,13972,13972,13969,13971,13969,13971,13972,13972,13972,0,0,0,14310,14310,14310,14310,13980,14310,14310,14310,0,0,0,14311,14311,14311,14311,13982,14311,14311,14311,0,0,0,14312,14312,14312,14312,13984,14312,14312,14312],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[1,1],[2,2],[3,-1,[]],[4,-1,[]],[5,-1,[]],[6,-1,[]],[7,-1,[]],[8,-1,[]],[9,-1,[]],[10,-1,[]],[11,-1,[]],[12,-1,[]],[13,-1,[]],[14,-1,[]],[15,-1,[]],[16,-1,[]],[17,-1,[]],[18,-1,[]],[19,-1,[]],[20,-1,[]],[21,-1,[]],[22,-1,[]],[23,-1,[]],[24,-1,[]],[25,-1,[]],[26,-1,[]],[27,-1,[]],[28,-1,[]],[29,-1,[]],[30,-1,[]],[31,-1,[]],[32,-1,[]],[33,-1,[]],[34,-1,[]],[35,-1,[]],[36,-1,[]],[37,-1,[]],[38,-1,[]],[39,-1,[]],[40,-1,[]],[41,-1,[]],[42,-1,[]],[43,-1,[]],[44,-1,[]],[45,-1,[]],[46,-1,[]],[47,-1,[]],[48,-1,[]],0,0,0,0,0,[[1,1],49],0,[[3,50],51],[[4,50],51],[[5,50],51],[[6,50],51],[[7,50],51],[[8,50],51],[[9,50],51],[[10,50],51],[[11,50],51],[[12,50],51],[[13,50],51],[[14,50],51],[[15,50],51],[[16,50],51],[[17,50],51],[[18,50],51],[[19,50],51],[[20,50],51],[[21,50],51],[[22,50],51],[[23,50],51],[[24,50],51],[[25,50],51],[[26,50],51],[[27,50],51],[[28,50],51],[[29,50],51],[[30,50],51],[[31,50],51],[[32,50],51],[[33,50],51],[[34,50],51],[[35,50],51],[[36,50],51],[[37,50],51],[[38,50],51],[[39,50],51],[[40,50],51],[[41,50],51],[[42,50],51],[[43,50],51],[[44,50],51],[[45,50],51],[[46,50],51],[[47,50],51],[[48,50],51],[[1,50],51],[[2,50],51],0,[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,0,0,[1,52],0,[[],53],[[],54],[[],55],[[],56],[[],57],[[],58],[[],59],[[],60],[[],61],[[],62],[[],63],[[],64],[[],65],[[],66],[[],66],[[],67],[[],67],[[],68],[[],69],[[],70],[[],70],[[],71],[[],72],[[],73],[[],74],[[],75],[[],76],[[],77],[[],78],[[],79],[[],80],[[],81],[[],82],[[],83],[[],84],[[],84],[[],84],[[],84],[[],85],[[],85],[[],86],[[],87],[[],87],[[],87],[[],88],[[],88],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[],3],[[],4],[[],5],[[],6],[[],7],[[],8],[[],9],[[],10],[[],11],[[],12],[[],13],[[],14],[[],15],[[],16],[[],17],[[],18],[[],19],[[],20],[[],21],[[],22],[[],23],[[],24],[[],25],[[],26],[[],27],[[],28],[[],29],[[],30],[[],31],[[],32],[[],33],[[],34],[[],35],[[],36],[[],37],[[],38],[[],39],[[],40],[[],41],[[],42],[[],43],[[],44],[[],45],[[],46],[[],47],[[],48],[[],89],[[],[[90,[89]]]],0,0,[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[52,[[91,[1,2]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],0,[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[53,93],[-1,-1,[]],0,[53,94],[-1,-2,[],[]],0,[[53,95],96],[53,[[0,[[98,[],[[97,[96]]]]]]]],0,[53,99],0,[53,100],0,[[53,95],101],[53,[[0,[[98,[],[[97,[101]]]]]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[102,103],102],[-1,-2,[],[]],[-1,-2,[],[]],[104,105],[102,[[107,[106]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[108,109],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[110,103],110],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[111,112],[110,[[114,[113]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[115,103],115],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[116,117],[115,[[119,[118]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[120,103],120],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[120,[[122,[121]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[123,103],123],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[124,125],[123,[[127,[126]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[54,128],0,[54,129],0,[54,130],0,[[54,95],131],[54,131],[54,131],[54,131],[54,131],[54,[[0,[[98,[],[[97,[131]]]]]]]],0,[[54,95],132],[54,132],[54,132],[54,132],[54,132],[54,[[0,[[98,[],[[97,[132]]]]]]]],0,[54,133],[-1,-2,[],[]],[-1,-2,[],[]],0,[54,134],0,[54,135],[-1,-1,[]],[-1,-2,[],[]],0,[54,136],0,[54,137],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,[54,138],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[139,103],139],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[140,141],[139,[[143,[142]]]],[140,144],[139,[[145,[142]]]],[140,146],[139,[[147,[142]]]],[140,148],[139,[[149,[142]]]],[140,150],[139,[[151,[142]]]],[140,152],[139,[[153,[142]]]],[140,154],[139,[[155,[142]]]],[140,156],[139,[[157,[142]]]],[140,158],[139,[[159,[142]]]],[140,160],[139,[[161,[142]]]],[140,162],[139,[[163,[142]]]],[140,164],[139,[[165,[142]]]],[140,166],[139,[[167,[142]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[168,103],168],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[169,170],[168,[[172,[171]]]],[169,173],[168,[[174,[171]]]],[169,175],[168,[[176,[171]]]],[169,177],[168,[[178,[171]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[179,103],179],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[180,181],[179,[[183,[182]]]],[180,184],[179,[[185,[182]]]],[180,186],[179,[[187,[182]]]],[180,188],[179,[[189,[182]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[190,103],190],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[191,192],[190,[[194,[193]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[195,103],195],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[196,197],[195,[[199,[198]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[200,201],[202,[[204,[203]]]],[[202,103],202],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[205,103],205],[-1,-2,[],[]],[-1,-2,[],[]],[206,207],[205,[[209,[208]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[210,103],210],[-1,-2,[],[]],[-1,-2,[],[]],[211,212],[210,[[214,[213]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[215,103],215],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[216,217],[215,[[219,[218]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[220,103],220],[-1,-2,[],[]],[-1,-2,[],[]],[221,222],[220,[[224,[223]]]],[221,225],[220,[[226,[223]]]],[-1,-1,[]],[-1,-2,[],[]],[221,227],[220,[[228,[223]]]],[221,229],[220,[[230,[223]]]],[221,231],[220,[[232,[223]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[233,103],233],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[234,235],[233,[[237,[236]]]],0,0,0,[55,238],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[239,103],239],[-1,-2,[],[]],[-1,-2,[],[]],[240,241],[239,[[243,[242]]]],[240,244],[239,[[245,[242]]]],[240,246],[239,[[247,[242]]]],[240,248],[239,[[249,[242]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[56,250],0,[56,251],0,[56,252],0,[56,253],0,[56,254],0,[56,255],0,[56,256],0,[56,257],0,[56,258],0,[56,259],0,[56,260],0,[56,261],0,[56,262],0,[56,263],0,[56,264],0,[56,265],0,[56,266],0,[56,267],0,[56,268],0,[56,269],0,[56,270],0,[56,271],0,[56,272],0,[56,273],0,[56,274],0,[56,275],0,[56,276],0,[56,277],0,[56,278],0,[56,279],0,[56,280],0,[56,281],0,[56,282],0,[56,283],0,[56,284],0,[56,285],0,[56,286],0,[56,287],0,[56,288],0,[56,289],0,[56,290],0,[56,291],0,[56,292],0,[56,293],0,[56,294],0,[56,295],0,[56,296],0,[56,297],0,[56,298],0,[56,299],0,[56,300],0,[56,301],0,[56,302],0,[56,303],0,[56,304],0,[56,305],0,[56,306],0,[56,307],0,[56,308],0,[56,309],0,[56,310],0,[56,311],0,[56,312],0,[56,313],0,[56,314],0,[56,315],0,[56,316],0,[56,317],0,[56,318],0,[56,319],0,[56,320],0,[56,321],0,[56,322],0,[56,323],0,[56,324],0,[56,325],0,[56,326],0,[56,327],0,[56,328],0,[56,329],0,[56,330],0,[56,331],0,[56,332],0,[56,333],0,[56,334],0,[56,335],0,[56,336],0,[56,337],0,[56,338],0,[56,339],0,[56,340],0,[56,341],0,[56,342],0,[56,343],0,[56,344],0,[56,345],0,[56,346],0,[56,347],0,[56,348],0,[56,349],0,[56,350],0,[56,351],0,[56,352],0,[56,353],0,[56,354],0,[56,355],0,[56,356],0,[56,357],0,[56,358],0,[56,359],0,[56,360],0,[56,361],0,[56,362],0,[56,363],0,[56,364],0,[56,365],0,[56,366],0,[56,367],0,[56,368],0,[56,369],0,[56,370],0,[56,371],0,[56,372],0,[56,373],0,[56,374],0,[56,375],0,[56,376],0,[56,377],0,[56,378],0,[56,379],0,[56,380],0,[56,381],0,[56,382],0,[56,383],0,[56,384],0,[56,385],0,[56,386],0,[56,387],0,[56,388],0,[56,389],0,[56,390],0,[56,391],0,[56,392],0,[56,393],0,[56,394],0,[56,395],0,[56,396],0,[56,397],0,[56,398],0,[56,399],0,[56,400],0,[56,401],0,[56,402],0,[56,403],0,[56,404],0,[56,405],0,[56,406],0,[56,407],0,[56,408],0,[56,409],0,[56,410],[-1,-2,[],[]],[-1,-2,[],[]],0,[56,411],0,[56,412],0,[56,413],0,[56,414],0,[56,415],0,[56,416],0,[56,417],0,[56,418],0,[56,419],0,[56,420],0,[56,421],0,[56,422],0,[56,423],0,[56,424],0,[56,425],0,[56,426],0,[56,427],0,[56,428],0,[56,429],0,[56,430],0,[56,431],0,[56,432],0,[56,433],0,[56,434],0,[56,435],0,[56,436],0,[56,437],0,[56,438],[-1,-1,[]],0,[56,439],0,[56,440],0,[56,441],0,[56,442],0,[56,443],0,[56,444],0,[56,445],0,[56,446],0,[56,447],0,[56,448],0,[56,449],0,[56,450],0,[56,451],0,[56,452],0,[56,453],0,[56,454],0,[56,455],0,[56,456],0,[56,457],[-1,-2,[],[]],0,[56,458],0,[56,459],0,[56,460],0,[56,461],0,[56,462],0,[56,463],0,[56,464],0,[56,465],0,[56,466],0,[56,467],0,[56,468],0,[56,469],0,[56,470],0,[56,471],0,[56,472],0,[56,473],0,[56,474],0,[56,475],0,[56,476],0,[56,477],0,[56,478],0,[56,479],0,[56,480],0,[56,481],0,[56,482],0,[56,483],0,[56,484],0,[56,485],0,[56,486],0,[56,487],0,[56,488],0,[56,489],0,[56,490],0,[56,491],0,[56,492],0,[56,493],0,[56,494],0,[56,495],0,[56,496],0,[56,497],0,[56,498],0,[56,499],0,[56,500],0,[56,501],0,[56,502],0,[56,503],0,[56,504],0,[56,505],0,[56,506],0,[56,507],0,[56,508],0,[56,509],0,[56,510],0,[56,511],0,[56,512],0,[56,513],0,[56,514],0,[56,515],0,[56,516],0,[56,517],0,[56,518],0,[56,519],0,[56,520],0,[56,521],0,[56,522],0,[56,523],0,[56,524],0,[56,525],0,[56,526],0,[56,527],0,[56,528],0,[56,529],0,[56,530],0,[56,531],0,[56,532],0,[56,533],0,[56,534],0,[56,535],0,[56,536],0,[56,537],0,[56,538],0,[56,539],0,[56,540],0,[56,541],0,[56,542],0,[56,543],0,[56,544],0,[56,545],0,[56,546],0,[56,547],0,[56,548],0,[56,549],0,[56,550],0,[56,551],0,[56,552],0,[56,553],0,[56,554],0,[56,555],0,[56,556],0,[56,557],0,[56,558],0,[56,559],0,[56,560],0,[56,561],0,[56,562],0,[56,563],0,[56,564],0,[56,565],0,[56,566],0,[56,567],0,[56,568],0,[56,569],0,[56,570],0,[56,571],0,[56,572],0,[56,573],0,[56,574],0,[56,575],0,[56,576],0,[56,577],0,[56,578],0,[56,579],0,[56,580],0,[56,581],0,[56,582],0,[56,583],0,[56,584],0,[56,585],0,[56,586],0,[56,587],0,[56,588],0,[56,589],0,[56,590],0,[56,591],0,[56,592],0,[56,593],0,[56,594],0,[56,595],0,[56,596],0,[56,597],0,[56,598],0,[56,599],0,[56,600],0,[56,601],0,[56,602],0,[56,603],0,[56,604],0,[56,605],0,[56,606],0,[56,607],0,[56,608],0,[56,609],0,[56,610],0,[56,611],0,[56,612],0,[56,613],0,[56,614],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,[56,615],0,[56,616],0,[56,617],0,0,0,0,[618,619],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[618,620],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[621,622],[623,[[625,[624]]]],[621,626],[623,[[627,[624]]]],[621,628],[623,[[629,[624]]]],[[623,103],623],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[621,630],[623,[[631,[624]]]],[621,632],[623,[[633,[624]]]],[621,634],[623,[[635,[624]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[636,637],[638,[[640,[639]]]],[[638,103],638],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[641,642],[643,[[645,[644]]]],[[643,103],643],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[646,647],[648,[[650,[649]]]],[[648,103],648],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[651,652],[653,[[655,[654]]]],[[653,103],653],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[656,103],656],[-1,-2,[],[]],[-1,-2,[],[]],[657,658],[656,[[660,[659]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[661,103],661],[-1,-2,[],[]],[-1,-2,[],[]],[662,663],[661,[[665,[664]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[666,103],666],[-1,-2,[],[]],[-1,-2,[],[]],[667,668],[666,[[670,[669]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[671,103],671],[-1,-2,[],[]],[-1,-2,[],[]],[672,673],[671,[[675,[674]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[676,103],676],[-1,-2,[],[]],[-1,-2,[],[]],[677,678],[676,[[680,[679]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[681,103],681],[-1,-2,[],[]],[-1,-2,[],[]],[682,683],[681,[[685,[684]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[686,103],686],[-1,-2,[],[]],[-1,-2,[],[]],[687,688],[686,[[690,[689]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[691,103],691],[-1,-2,[],[]],[-1,-2,[],[]],[692,693],[691,[[695,[694]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[696,103],696],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[697,698],[696,[[700,[699]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[701,103],701],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[702,703],[701,[[705,[704]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[706,103],706],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[707,708],[706,[[710,[709]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[711,103],711],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[712,713],[711,[[715,[714]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[716,103],716],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[717,718],[716,[[720,[719]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[721,103],721],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[722,723],[721,[[725,[724]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[726,103],726],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[727,728],[726,[[730,[729]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[731,103],731],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[732,733],[731,[[735,[734]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[736,103],736],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[737,738],[736,[[740,[739]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[741,103],741],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[742,743],[741,[[745,[744]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[746,103],746],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[747,748],[746,[[750,[749]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[751,103],751],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[752,753],[751,[[755,[754]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[756,103],756],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[757,758],[756,[[760,[759]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[761,103],761],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[762,763],[761,[[765,[764]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[766,103],766],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[767,768],[766,[[770,[769]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[771,103],771],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[772,773],[771,[[775,[774]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[776,103],776],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[777,778],[776,[[780,[779]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[781,103],781],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[782,783],[781,[[785,[784]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[786,103],786],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[787,788],[786,[[790,[789]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[791,103],791],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[792,793],[791,[[795,[794]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[796,103],796],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[797,798],[796,[[800,[799]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[801,103],801],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[802,803],[801,[[805,[804]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[806,103],806],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[807,808],[806,[[810,[809]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[811,103],811],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[812,813],[811,[[815,[814]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[816,103],816],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[817,818],[816,[[820,[819]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[821,103],821],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[822,823],[821,[[825,[824]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[826,103],826],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[827,828],[826,[[830,[829]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[831,103],831],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[832,833],[831,[[835,[834]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[836,103],836],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[837,838],[836,[[840,[839]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[841,103],841],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[842,843],[841,[[845,[844]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[846,103],846],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[847,848],[846,[[850,[849]]]],0,0,0,0,0,[[851,103],851],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[852,853],[851,[[855,[854]]]],0,0,0,0,0,[[856,103],856],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[857,858],[856,[[860,[859]]]],0,0,0,0,0,[[861,103],861],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[862,863],[861,[[865,[864]]]],0,0,0,0,0,[[866,103],866],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[867,868],[866,[[870,[869]]]],0,0,0,0,0,[[871,103],871],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[872,873],[871,[[875,[874]]]],0,0,0,0,0,[[876,103],876],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[877,878],[876,[[880,[879]]]],0,0,0,0,0,[881,882],[883,[[885,[884]]]],[[883,103],883],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[886,887],[888,[[890,[889]]]],[[888,103],888],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[891,892],[893,[[895,[894]]]],[[893,103],893],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[896,897],[898,[[900,[899]]]],[[898,103],898],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[901,902],[903,[[905,[904]]]],[[903,103],903],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[906,907],[906,908],[909,[[911,[910]]]],[906,912],[906,913],[909,[[914,[910]]]],[906,915],[909,[[916,[910]]]],[906,917],[909,[[918,[910]]]],[906,919],[909,[[920,[910]]]],[906,921],[909,[[922,[910]]]],[906,923],[909,[[924,[910]]]],[906,925],[909,[[926,[910]]]],[906,927],[909,[[928,[910]]]],[906,929],[909,[[930,[910]]]],[906,931],[[909,103],909],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[932,933],[934,[[936,[935]]]],[932,937],[934,[[938,[935]]]],[932,939],[934,[[940,[935]]]],[932,941],[934,[[942,[935]]]],[932,943],[934,[[944,[935]]]],[932,945],[934,[[946,[935]]]],[932,947],[934,[[948,[935]]]],[932,949],[934,[[950,[935]]]],[932,951],[934,[[952,[935]]]],[932,953],[934,[[954,[935]]]],[932,955],[934,[[956,[935]]]],[[934,103],934],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[957,958],[959,[[961,[960]]]],[[959,103],959],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[962,103],962],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[963,964],[962,[[966,[965]]]],[963,967],[962,[[968,[965]]]],[963,969],[962,[[970,[965]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[971,103],971],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[972,973],[971,[[975,[974]]]],[972,976],[971,[[977,[974]]]],[972,978],[971,[[979,[974]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[980,103],980],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[981,982],[980,[[984,[983]]]],[981,985],[980,[[986,[983]]]],[981,987],[980,[[988,[983]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[989,103],989],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[990,991],[989,[[993,[992]]]],[990,994],[989,[[995,[992]]]],[990,996],[989,[[997,[992]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[998,999],[1000,[[1002,[1001]]]],[[1000,103],1000],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1003,1004],[1005,[[1007,[1006]]]],[[1005,103],1005],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1008,1009],[1010,[[1012,[1011]]]],[[1010,103],1010],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1013,1014],[1015,[[1017,[1016]]]],[[1015,103],1015],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1018,1019],[1020,[[1022,[1021]]]],[[1020,103],1020],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[1023,1024],[1025,[[1027,[1026]]]],[1023,1028],[1025,[[1029,[1026]]]],[1023,1030],[1025,[[1031,[1026]]]],[[1025,103],1025],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1032,1033],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1034,1035],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1036,1037],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1038,1039],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1040,1041],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1042,1043],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1044,1045],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1046,1047],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1048,1049],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[1050,1051],[1050,1052],[1050,1053],[1050,1054],[1050,1055],[1056,[[1058,[1057]]]],[1050,1059],[1050,1060],[1050,1061],[1050,1062],[[1056,103],1056],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1063,1064],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1065,1066],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[1067,1068],[1067,1069],[1067,1070],[1071,[[1073,[1072]]]],[1067,1074],[1071,[[1075,[1072]]]],[1067,1076],[1071,[[1077,[1072]]]],[1067,1078],[1071,[[1079,[1072]]]],[1067,1080],[1071,[[1081,[1072]]]],[1067,1082],[1071,[[1083,[1072]]]],[1067,1084],[[1071,103],1071],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1085,1086],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1087,1088],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1089,1090],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1091,1092],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1093,1094],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1095,1096],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1097,1098],[1099,[[1101,[1100]]]],[[1099,103],1099],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1102,1103],[1104,[[1106,[1105]]]],[[1104,103],1104],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1107,1108],[1109,[[1111,[1110]]]],[[1109,103],1109],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1112,1113],[1114,[[1116,[1115]]]],[[1114,103],1114],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1117,1118],[1119,[[1121,[1120]]]],[[1119,103],1119],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1122,1123],[1124,[[1126,[1125]]]],[[1124,103],1124],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1127,1128],[1129,[[1131,[1130]]]],[[1129,103],1129],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1132,1133],[1134,[[1136,[1135]]]],[[1134,103],1134],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1137,1138],[1139,[[1141,[1140]]]],[[1139,103],1139],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1142,1143],[1144,[[1146,[1145]]]],[[1144,103],1144],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1147,1148],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1149,1150],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1151,1152],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1153,1154],[1155,[[1157,[1156]]]],[[1155,103],1155],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[1158,1159],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1160,1161],[1162,[[1164,[1163]]]],[[1162,103],1162],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1165,1166],[1167,[[1169,[1168]]]],[[1167,103],1167],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1170,1171],[1172,[[1174,[1173]]]],[[1172,103],1172],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1175,1176],[1177,[[1179,[1178]]]],[[1177,103],1177],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1180,1181],[1182,[[1184,[1183]]]],[[1182,103],1182],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1185,1186],[1187,[[1189,[1188]]]],[[1187,103],1187],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1190,1191],[1192,[[1194,[1193]]]],[[1192,103],1192],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1195,1196],[1197,[[1199,[1198]]]],[[1197,103],1197],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1200,1201],[1202,[[1204,[1203]]]],[[1202,103],1202],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1205,1206],[1207,[[1209,[1208]]]],[[1207,103],1207],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1210,1211],[1212,[[1214,[1213]]]],[[1212,103],1212],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1215,1216],[1217,[[1219,[1218]]]],[[1217,103],1217],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1220,1221],[1222,[[1224,[1223]]]],[[1222,103],1222],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1225,1226],[1227,[[1229,[1228]]]],[[1227,103],1227],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1230,1231],[1232,[[1234,[1233]]]],[[1232,103],1232],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1235,1236],[1237,[[1239,[1238]]]],[[1237,103],1237],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1240,1241],[1242,[[1244,[1243]]]],[[1242,103],1242],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1245,1246],[1247,[[1249,[1248]]]],[[1247,103],1247],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1250,1251],[1252,[[1254,[1253]]]],[[1252,103],1252],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1255,1256],[1257,[[1259,[1258]]]],[[1257,103],1257],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1260,1261],[1262,[[1264,[1263]]]],[[1262,103],1262],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1265,1266],[1267,[[1269,[1268]]]],[[1267,103],1267],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1270,1271],[1272,[[1274,[1273]]]],[[1272,103],1272],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1275,1276],[1277,[[1279,[1278]]]],[[1277,103],1277],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1280,1281],[1282,[[1284,[1283]]]],[[1282,103],1282],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1285,1286],[1287,[[1289,[1288]]]],[[1287,103],1287],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1290,1291],[1292,[[1294,[1293]]]],[[1292,103],1292],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1295,1296],[1297,[[1299,[1298]]]],[[1297,103],1297],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1300,1301],[1302,[[1304,[1303]]]],[[1302,103],1302],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1305,1306],[1307,[[1309,[1308]]]],[[1307,103],1307],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1310,1311],[1312,[[1314,[1313]]]],[[1312,103],1312],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1315,1316],[1317,[[1319,[1318]]]],[[1317,103],1317],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1320,1321],[1322,[[1324,[1323]]]],[[1322,103],1322],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1325,1326],[1327,[[1329,[1328]]]],[[1327,103],1327],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1330,1331],[1332,[[1334,[1333]]]],[[1332,103],1332],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1335,1336],[1337,[[1339,[1338]]]],[[1337,103],1337],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1340,1341],[1342,[[1344,[1343]]]],[[1342,103],1342],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1345,1346],[1347,[[1349,[1348]]]],[[1347,103],1347],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1350,1351],[1352,[[1354,[1353]]]],[[1352,103],1352],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1355,1356],[1357,[[1359,[1358]]]],[[1357,103],1357],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1360,1361],[1362,[[1364,[1363]]]],[[1362,103],1362],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1365,1366],[1367,[[1369,[1368]]]],[[1367,103],1367],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1370,1371],[1372,[[1374,[1373]]]],[[1372,103],1372],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1375,1376],[1377,[[1379,[1378]]]],[[1377,103],1377],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1380,1381],[1382,[[1384,[1383]]]],[[1382,103],1382],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1385,1386],[1387,[[1389,[1388]]]],[[1387,103],1387],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1390,1391],[1392,[[1394,[1393]]]],[[1392,103],1392],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1395,1396],[1397,[[1399,[1398]]]],[[1397,103],1397],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1400,1401],[1402,[[1404,[1403]]]],[[1402,103],1402],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1405,1406],[1407,[[1409,[1408]]]],[[1407,103],1407],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1410,1411],[1412,[[1414,[1413]]]],[[1412,103],1412],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1415,1416],[1417,[[1419,[1418]]]],[[1417,103],1417],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1420,1421],[1422,[[1424,[1423]]]],[[1422,103],1422],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1425,1426],[1427,[[1429,[1428]]]],[[1427,103],1427],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1430,1431],[1432,[[1434,[1433]]]],[[1432,103],1432],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1435,1436],[1437,[[1439,[1438]]]],[[1437,103],1437],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1440,1441],[1442,[[1444,[1443]]]],[[1442,103],1442],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[1445,1446],[1447,[[1449,[1448]]]],[[1447,103],1447],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1450,103],1450],[-1,-2,[],[]],[-1,-2,[],[]],[1451,1452],[1450,[[1454,[1453]]]],[1451,1455],[1450,[[1456,[1453]]]],[-1,-1,[]],[-1,-2,[],[]],[1451,1457],[1450,[[1458,[1453]]]],[1451,1459],[1450,[[1460,[1453]]]],[1451,1461],[1450,[[1462,[1453]]]],[1451,1463],[1450,[[1464,[1453]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[1465,103],1465],[-1,-2,[],[]],[-1,-2,[],[]],[1466,1467],[1465,[[1469,[1468]]]],[1466,1470],[1465,[[1471,[1468]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1472,103],1472],[-1,-2,[],[]],[-1,-2,[],[]],[1473,1474],[1472,[[1476,[1475]]]],[1473,1477],[1472,[[1478,[1475]]]],[1473,1479],[1472,[[1480,[1475]]]],[1473,1481],[1472,[[1482,[1475]]]],[1473,1483],[1472,[[1484,[1475]]]],[1473,1485],[1472,[[1486,[1475]]]],[1473,1487],[1472,[[1488,[1475]]]],[1473,1489],[1472,[[1490,[1475]]]],[1473,1491],[1472,[[1492,[1475]]]],[1473,1493],[1472,[[1494,[1475]]]],[1473,1495],[1472,[[1496,[1475]]]],[1473,1497],[1472,[[1498,[1475]]]],[1473,1499],[1472,[[1500,[1475]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1501,103],1501],[-1,-2,[],[]],[-1,-2,[],[]],[1502,1503],[1501,[[1505,[1504]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1506,103],1506],[-1,-2,[],[]],[-1,-2,[],[]],[1507,1508],[1506,[[1510,[1509]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1511,103],1511],[-1,-2,[],[]],[-1,-2,[],[]],[1512,1513],[1511,[[1515,[1514]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1516,103],1516],[-1,-2,[],[]],[-1,-2,[],[]],[1517,1518],[1516,[[1520,[1519]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1521,103],1521],[-1,-2,[],[]],[-1,-2,[],[]],[1522,1523],[1521,[[1525,[1524]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1526,103],1526],[-1,-2,[],[]],[-1,-2,[],[]],[1527,1528],[1526,[[1530,[1529]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[1531,103],1531],[-1,-2,[],[]],[-1,-2,[],[]],[1532,1533],[1531,[[1535,[1534]]]],[1532,1536],[1531,[[1537,[1534]]]],[-1,-1,[]],[-1,-2,[],[]],[1532,1538],[1531,[[1539,[1534]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1540,103],1540],[-1,-2,[],[]],[-1,-2,[],[]],[1541,1542],[1540,[[1544,[1543]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[1545,103],1545],[-1,-2,[],[]],[-1,-2,[],[]],[1546,1547],[1545,[[1549,[1548]]]],[-1,-1,[]],[1546,1550],[1545,[[1551,[1548]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1552,103],1552],[-1,-2,[],[]],[-1,-2,[],[]],[1553,1554],[1552,[[1556,[1555]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1557,103],1557],[-1,-2,[],[]],[-1,-2,[],[]],[1558,1559],[1557,[[1561,[1560]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1562,103],1562],[-1,-2,[],[]],[-1,-2,[],[]],[1563,1564],[1562,[[1566,[1565]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1567,103],1567],[-1,-2,[],[]],[-1,-2,[],[]],[1568,1569],[1567,[[1571,[1570]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1572,103],1572],[-1,-2,[],[]],[-1,-2,[],[]],[1573,1574],[1572,[[1576,[1575]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1577,103],1577],[-1,-2,[],[]],[-1,-2,[],[]],[1578,1579],[1577,[[1581,[1580]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1582,103],1582],[-1,-2,[],[]],[-1,-2,[],[]],[1583,1584],[1582,[[1586,[1585]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1587,103],1587],[-1,-2,[],[]],[-1,-2,[],[]],[1588,1589],[1587,[[1591,[1590]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1592,103],1592],[-1,-2,[],[]],[-1,-2,[],[]],[1593,1594],[1592,[[1596,[1595]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1597,103],1597],[-1,-2,[],[]],[-1,-2,[],[]],[1598,1599],[1597,[[1601,[1600]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1602,103],1602],[-1,-2,[],[]],[-1,-2,[],[]],[1603,1604],[1602,[[1606,[1605]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1607,103],1607],[-1,-2,[],[]],[-1,-2,[],[]],[1608,1609],[1607,[[1611,[1610]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1612,103],1612],[-1,-2,[],[]],[-1,-2,[],[]],[1613,1614],[1612,[[1616,[1615]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1617,103],1617],[-1,-2,[],[]],[-1,-2,[],[]],[1618,1619],[1617,[[1621,[1620]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1622,103],1622],[-1,-2,[],[]],[-1,-2,[],[]],[1623,1624],[1622,[[1626,[1625]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1627,103],1627],[-1,-2,[],[]],[-1,-2,[],[]],[1628,1629],[1627,[[1631,[1630]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[1632,1633],[1634,[[1636,[1635]]]],[1632,1637],[1634,[[1638,[1635]]]],[[1634,103],1634],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1632,1639],[1634,[[1640,[1635]]]],[1632,1641],[1634,[[1642,[1635]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[1643,103],1643],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1644,1645],[1643,[[1647,[1646]]]],[1644,1648],[1643,[[1649,[1646]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[1650,103],1650],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1651,1652],[1650,[[1654,[1653]]]],[1651,1655],[1650,[[1656,[1653]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1657,103],1657],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1658,1659],[1657,[[1661,[1660]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1662,103],1662],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1663,1664],[1662,[[1666,[1665]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1667,103],1667],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1668,1669],[1667,[[1671,[1670]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1672,103],1672],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1673,1674],[1672,[[1676,[1675]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1677,103],1677],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1678,1679],[1677,[[1681,[1680]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1682,103],1682],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1683,1684],[1682,[[1686,[1685]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1687,103],1687],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1688,1689],[1687,[[1691,[1690]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1692,103],1692],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1693,1694],[1692,[[1696,[1695]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1697,103],1697],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1698,1699],[1697,[[1701,[1700]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1702,103],1702],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1703,1704],[1702,[[1706,[1705]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1707,103],1707],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1708,1709],[1707,[[1711,[1710]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1712,103],1712],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1713,1714],[1712,[[1716,[1715]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1717,103],1717],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1718,1719],[1717,[[1721,[1720]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1722,103],1722],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1723,1724],[1722,[[1726,[1725]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1727,103],1727],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1728,1729],[1727,[[1731,[1730]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1732,103],1732],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1733,1734],[1732,[[1736,[1735]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1737,103],1737],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1738,1739],[1737,[[1741,[1740]]]],[1738,1742],[1737,[[1743,[1740]]]],[1738,1744],[1737,[[1745,[1740]]]],[1738,1746],[1737,[[1747,[1740]]]],[1738,1748],[1737,[[1749,[1740]]]],[1738,1750],[1737,[[1751,[1740]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[1752,1753],[1752,1754],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1752,1755],[1752,1756],[1752,1757],[-1,-2,[],[]],[1752,1758],[1752,1759],[1752,1760],[1752,1761],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,[1762,1763],[1762,1764],[1762,1765],[1762,1766],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[1762,1767],[-1,-2,[],[]],[1762,1768],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1769,103],1769],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1770,1771],[1769,[[1773,[1772]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1774,103],1774],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1775,1776],[1774,[[1778,[1777]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1779,103],1779],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1780,1781],[1779,[[1783,[1782]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1784,103],1784],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1785,1786],[1784,[[1788,[1787]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1789,103],1789],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1790,1791],[1789,[[1793,[1792]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1794,103],1794],[-1,-2,[],[]],[-1,-2,[],[]],[1795,1796],[1794,[[1798,[1797]]]],[-1,-1,[]],[1795,1799],[1794,[[1800,[1797]]]],[1795,1801],[1794,[[1802,[1797]]]],[1795,1803],[1794,[[1804,[1797]]]],[1795,1805],[1794,[[1806,[1797]]]],[-1,-2,[],[]],[1795,1807],[1794,[[1808,[1797]]]],[1795,1809],[1794,[[1810,[1797]]]],[1795,1811],[1794,[[1812,[1797]]]],[1795,1813],[1794,[[1814,[1797]]]],[1795,1815],[1794,[[1816,[1797]]]],[1795,1817],[1794,[[1818,[1797]]]],[1795,1819],[1794,[[1820,[1797]]]],[1795,1821],[1794,[[1822,[1797]]]],[1795,1823],[1794,[[1824,[1797]]]],[1795,1825],[1794,[[1826,[1797]]]],[1795,1827],[1794,[[1828,[1797]]]],[1795,1829],[1794,[[1830,[1797]]]],[1795,1831],[1794,[[1832,[1797]]]],[1795,1833],[1794,[[1834,[1797]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[1795,1835],[1794,[[1836,[1797]]]],[-1,92,[]],[1795,1837],[1794,[[1838,[1797]]]],[1795,1839],[1794,[[1840,[1797]]]],[1795,1841],[1794,[[1842,[1797]]]],[1795,1843],[1794,[[1844,[1797]]]],[1795,1845],[1794,[[1846,[1797]]]],[1795,1847],[1794,[[1848,[1797]]]],[1795,1849],[1794,[[1850,[1797]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1851,103],1851],[-1,-2,[],[]],[-1,-2,[],[]],[1852,1853],[1851,[[1855,[1854]]]],[-1,-1,[]],[1852,1856],[1851,[[1857,[1854]]]],[1852,1858],[1851,[[1859,[1854]]]],[1852,1860],[1851,[[1861,[1854]]]],[1852,1862],[1851,[[1863,[1854]]]],[-1,-2,[],[]],[1852,1864],[1851,[[1865,[1854]]]],[1852,1866],[1851,[[1867,[1854]]]],[1852,1868],[1851,[[1869,[1854]]]],[1852,1870],[1851,[[1871,[1854]]]],[1852,1872],[1851,[[1873,[1854]]]],[1852,1874],[1851,[[1875,[1854]]]],[1852,1876],[1851,[[1877,[1854]]]],[1852,1878],[1851,[[1879,[1854]]]],[1852,1880],[1851,[[1881,[1854]]]],[1852,1882],[1851,[[1883,[1854]]]],[1852,1884],[1851,[[1885,[1854]]]],[1852,1886],[1851,[[1887,[1854]]]],[1852,1888],[1851,[[1889,[1854]]]],[1852,1890],[1851,[[1891,[1854]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[1852,1892],[1851,[[1893,[1854]]]],[-1,92,[]],[1852,1894],[1851,[[1895,[1854]]]],[1852,1896],[1851,[[1897,[1854]]]],[1852,1898],[1851,[[1899,[1854]]]],[1852,1900],[1851,[[1901,[1854]]]],[1852,1902],[1851,[[1903,[1854]]]],[1852,1904],[1851,[[1905,[1854]]]],[1852,1906],[1851,[[1907,[1854]]]],0,0,0,0,0,[[1908,103],1908],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1909,1910],[1908,[[1912,[1911]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1913,103],1913],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1914,1915],[1913,[[1917,[1916]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1918,103],1918],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1919,1920],[1918,[[1922,[1921]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1923,103],1923],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1924,1925],[1923,[[1927,[1926]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1928,103],1928],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1929,1930],[1928,[[1932,[1931]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[1933,1934],[[1935,103],1935],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1933,1936],[1933,1937],[1935,[[1939,[1938]]]],[1933,1940],[1933,1941],[1935,[[1942,[1938]]]],[1933,1943],[1935,[[1944,[1938]]]],[1933,1945],[1935,[[1946,[1938]]]],[1933,1947],[1935,[[1948,[1938]]]],[1933,1949],[1935,[[1950,[1938]]]],[1933,1951],[1935,[[1952,[1938]]]],[1933,1953],[1935,[[1954,[1938]]]],[1933,1955],[1935,[[1956,[1938]]]],[1933,1957],[1935,[[1958,[1938]]]],[1933,1959],[1933,1960],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[1961,103],1961],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1962,1963],[1961,[[1965,[1964]]]],[1962,1966],[1961,[[1967,[1964]]]],[1962,1968],[1961,[[1969,[1964]]]],[1962,1970],[1961,[[1971,[1964]]]],[1962,1972],[1961,[[1973,[1964]]]],[1962,1974],[1961,[[1975,[1964]]]],[1962,1976],[1961,[[1977,[1964]]]],[1962,1978],[1961,[[1979,[1964]]]],[1962,1980],[1961,[[1981,[1964]]]],[1962,1982],[1961,[[1983,[1964]]]],[1962,1984],[1961,[[1985,[1964]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[1986,103],1986],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1987,1988],[1986,[[1990,[1989]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[1991,103],1991],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[1992,1993],[1991,[[1995,[1994]]]],[1992,1996],[1991,[[1997,[1994]]]],[1992,1998],[1991,[[1999,[1994]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[2000,103],2000],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2001,2002],[2000,[[2004,[2003]]]],[2001,2005],[2000,[[2006,[2003]]]],[2001,2007],[2000,[[2008,[2003]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[2009,103],2009],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2010,2011],[2009,[[2013,[2012]]]],[2010,2014],[2009,[[2015,[2012]]]],[2010,2016],[2009,[[2017,[2012]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[2018,103],2018],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2019,2020],[2018,[[2022,[2021]]]],[2019,2023],[2018,[[2024,[2021]]]],[2019,2025],[2018,[[2026,[2021]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2027,103],2027],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2028,2029],[2027,[[2031,[2030]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2032,103],2032],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2033,2034],[2032,[[2036,[2035]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2037,103],2037],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2038,2039],[2037,[[2041,[2040]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2042,103],2042],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2043,2044],[2042,[[2046,[2045]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2047,103],2047],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2048,2049],[2047,[[2051,[2050]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[2052,103],2052],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2053,2054],[2052,[[2056,[2055]]]],[2053,2057],[2052,[[2058,[2055]]]],[2053,2059],[2052,[[2060,[2055]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2061,103],2061],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2062,2063],[2061,[[2065,[2064]]]],[2062,2066],[2061,[[2067,[2064]]]],[2062,2068],[2061,[[2069,[2064]]]],[2062,2070],[2061,[[2071,[2064]]]],[2062,2072],[2061,[[2073,[2064]]]],[2062,2074],[2061,[[2075,[2064]]]],[2062,2076],[2061,[[2077,[2064]]]],[2062,2078],[2061,[[2079,[2064]]]],[2062,2080],[2061,[[2081,[2064]]]],[2062,2082],[2061,[[2083,[2064]]]],[2062,2084],[2061,[[2085,[2064]]]],[2062,2086],[2061,[[2087,[2064]]]],[2062,2088],[2061,[[2089,[2064]]]],[2062,2090],[2061,[[2091,[2064]]]],[2062,2092],[2061,[[2093,[2064]]]],[2062,2094],[2061,[[2095,[2064]]]],[2062,2096],[2061,[[2097,[2064]]]],[2062,2098],[2061,[[2099,[2064]]]],[2062,2100],[2061,[[2101,[2064]]]],[2062,2102],[2061,[[2103,[2064]]]],[2062,2104],[2061,[[2105,[2064]]]],[2062,2106],[2061,[[2107,[2064]]]],[2062,2108],[2061,[[2109,[2064]]]],[2062,2110],[2061,[[2111,[2064]]]],[2062,2112],[2061,[[2113,[2064]]]],[2062,2114],[2061,[[2115,[2064]]]],[2062,2116],[2061,[[2117,[2064]]]],[2062,2118],[2061,[[2119,[2064]]]],[2062,2120],[2061,[[2121,[2064]]]],[2062,2122],[2061,[[2123,[2064]]]],[2062,2124],[2061,[[2125,[2064]]]],[2062,2126],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2127,103],2127],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2128,2129],[2127,[[2131,[2130]]]],[2128,2132],[2127,[[2133,[2130]]]],[2128,2134],[2127,[[2135,[2130]]]],[2128,2136],[2127,[[2137,[2130]]]],[2128,2138],[2127,[[2139,[2130]]]],[2128,2140],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2141,2142],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2143,2144],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2145,103],2145],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2146,2147],[2145,[[2149,[2148]]]],[2146,2150],[2145,[[2151,[2148]]]],[2146,2152],[2145,[[2153,[2148]]]],[2146,2154],[2145,[[2155,[2148]]]],[2146,2156],[2145,[[2157,[2148]]]],[2146,2158],[2145,[[2159,[2148]]]],[2146,2160],[2145,[[2161,[2148]]]],[2146,2162],[2145,[[2163,[2148]]]],[2146,2164],[2145,[[2165,[2148]]]],[2146,2166],[2145,[[2167,[2148]]]],[2146,2168],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2169,2170],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,[[2171,103],2171],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2172,2173],[2171,[[2175,[2174]]]],[2172,2176],[2171,[[2177,[2174]]]],[2172,2178],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2179,2180],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2181,2182],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[2183,103],2183],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2184,2185],[2184,2186],[2184,2187],[2184,2188],[2184,2189],[2183,[[2191,[2190]]]],[2184,2192],[2184,2193],[2184,2194],[2184,2195],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2196,2197],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2198,2199],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2200,103],2200],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2201,2202],[2201,2203],[2201,2204],[2200,[[2206,[2205]]]],[2201,2207],[2200,[[2208,[2205]]]],[2201,2209],[2200,[[2210,[2205]]]],[2201,2211],[2200,[[2212,[2205]]]],[2201,2213],[2200,[[2214,[2205]]]],[2201,2215],[2200,[[2216,[2205]]]],[2201,2217],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2218,2219],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2220,2221],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2222,2223],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2224,2225],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2226,2227],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2228,2229],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2230,103],2230],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2231,2232],[2230,[[2234,[2233]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2235,103],2235],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2236,2237],[2235,[[2239,[2238]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2240,103],2240],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2241,2242],[2240,[[2244,[2243]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2245,103],2245],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2246,2247],[2245,[[2249,[2248]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2250,103],2250],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2251,2252],[2250,[[2254,[2253]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2255,103],2255],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2256,2257],[2255,[[2259,[2258]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2260,103],2260],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2261,2262],[2260,[[2264,[2263]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2265,103],2265],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2266,2267],[2265,[[2269,[2268]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2270,103],2270],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2271,2272],[2270,[[2274,[2273]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2275,103],2275],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2276,2277],[2275,[[2279,[2278]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2280,2281],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2282,2283],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2284,2285],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2286,103],2286],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2287,2288],[2286,[[2290,[2289]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2291,2292],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2293,103],2293],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2294,2295],[2293,[[2297,[2296]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2298,103],2298],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2299,2300],[2298,[[2302,[2301]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2303,103],2303],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2304,2305],[2303,[[2307,[2306]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2308,103],2308],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2309,2310],[2308,[[2312,[2311]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2313,103],2313],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2314,2315],[2313,[[2317,[2316]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2318,103],2318],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2319,2320],[2318,[[2322,[2321]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2323,103],2323],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2324,2325],[2323,[[2327,[2326]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2328,103],2328],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2329,2330],[2328,[[2332,[2331]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2333,103],2333],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2334,2335],[2333,[[2337,[2336]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2338,103],2338],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2339,2340],[2338,[[2342,[2341]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2343,103],2343],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2344,2345],[2343,[[2347,[2346]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2348,103],2348],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2349,2350],[2348,[[2352,[2351]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2353,103],2353],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2354,2355],[2353,[[2357,[2356]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2358,103],2358],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2359,2360],[2358,[[2362,[2361]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2363,103],2363],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2364,2365],[2363,[[2367,[2366]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2368,103],2368],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2369,2370],[2368,[[2372,[2371]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2373,103],2373],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2374,2375],[2373,[[2377,[2376]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2378,103],2378],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2379,2380],[2378,[[2382,[2381]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2383,103],2383],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2384,2385],[2383,[[2387,[2386]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2388,103],2388],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2389,2390],[2388,[[2392,[2391]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2393,103],2393],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2394,2395],[2393,[[2397,[2396]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2398,103],2398],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2399,2400],[2398,[[2402,[2401]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2403,103],2403],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2404,2405],[2403,[[2407,[2406]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2408,103],2408],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2409,2410],[2408,[[2412,[2411]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2413,103],2413],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2414,2415],[2413,[[2417,[2416]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2418,103],2418],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2419,2420],[2418,[[2422,[2421]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2423,103],2423],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2424,2425],[2423,[[2427,[2426]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2428,103],2428],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2429,2430],[2428,[[2432,[2431]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2433,103],2433],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2434,2435],[2433,[[2437,[2436]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2438,103],2438],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2439,2440],[2438,[[2442,[2441]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2443,103],2443],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2444,2445],[2443,[[2447,[2446]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2448,103],2448],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2449,2450],[2448,[[2452,[2451]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2453,103],2453],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2454,2455],[2453,[[2457,[2456]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2458,103],2458],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2459,2460],[2458,[[2462,[2461]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2463,103],2463],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2464,2465],[2463,[[2467,[2466]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2468,103],2468],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2469,2470],[2468,[[2472,[2471]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2473,103],2473],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2474,2475],[2473,[[2477,[2476]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2478,103],2478],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2479,2480],[2478,[[2482,[2481]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2483,103],2483],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2484,2485],[2483,[[2487,[2486]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2488,103],2488],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2489,2490],[2488,[[2492,[2491]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2493,103],2493],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2494,2495],[2493,[[2497,[2496]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2498,103],2498],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2499,2500],[2498,[[2502,[2501]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2503,103],2503],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2504,2505],[2503,[[2507,[2506]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2508,103],2508],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2509,2510],[2508,[[2512,[2511]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2513,103],2513],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2514,2515],[2513,[[2517,[2516]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2518,103],2518],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2519,2520],[2518,[[2522,[2521]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2523,103],2523],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2524,2525],[2523,[[2527,[2526]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2528,103],2528],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2529,2530],[2528,[[2532,[2531]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2533,103],2533],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2534,2535],[2533,[[2537,[2536]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2538,103],2538],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2539,2540],[2538,[[2542,[2541]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2543,103],2543],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2544,2545],[2543,[[2547,[2546]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2548,103],2548],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2549,2550],[2548,[[2552,[2551]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2553,103],2553],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2554,2555],[2553,[[2557,[2556]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2558,103],2558],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2559,2560],[2558,[[2562,[2561]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[2563,2564],[2565,[[2567,[2566]]]],[[2565,103],2565],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2563,2568],[2565,[[2569,[2566]]]],[2563,2570],[2565,[[2571,[2566]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[2572,2573],[2574,[[2576,[2575]]]],[[2574,103],2574],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2572,2577],[2574,[[2578,[2575]]]],[2572,2579],[2574,[[2580,[2575]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2581,103],2581],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2582,2583],[2581,[[2585,[2584]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2586,103],2586],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2587,2588],[2586,[[2590,[2589]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2591,103],2591],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2592,2593],[2591,[[2595,[2594]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2596,103],2596],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2597,2598],[2596,[[2600,[2599]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[2601,2602],[2603,[[2605,[2604]]]],[[2603,103],2603],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2601,2606],[2603,[[2607,[2604]]]],[2601,2608],[2603,[[2609,[2604]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2610,103],2610],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2611,2612],[2610,[[2614,[2613]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2615,103],2615],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2616,2617],[2615,[[2619,[2618]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2620,103],2620],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2621,2622],[2620,[[2624,[2623]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2625,103],2625],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2626,2627],[2625,[[2629,[2628]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2630,103],2630],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2631,2632],[2630,[[2634,[2633]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2635,103],2635],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2636,2637],[2635,[[2639,[2638]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2640,103],2640],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2641,2642],[2640,[[2644,[2643]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2645,103],2645],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2646,2647],[2645,[[2649,[2648]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2650,103],2650],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2651,2652],[2650,[[2654,[2653]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2655,103],2655],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2656,2657],[2655,[[2659,[2658]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2660,103],2660],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2661,2662],[2660,[[2664,[2663]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2665,103],2665],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2666,2667],[2665,[[2669,[2668]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2670,103],2670],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2671,2672],[2670,[[2674,[2673]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2675,103],2675],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2676,2677],[2675,[[2679,[2678]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2680,103],2680],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2681,2682],[2680,[[2684,[2683]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2685,103],2685],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2686,2687],[2685,[[2689,[2688]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2690,103],2690],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2691,2692],[2690,[[2694,[2693]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2695,103],2695],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2696,2697],[2695,[[2699,[2698]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2700,103],2700],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2701,2702],[2700,[[2704,[2703]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2705,103],2705],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2706,2707],[2705,[[2709,[2708]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2710,103],2710],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2711,2712],[2710,[[2714,[2713]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2715,103],2715],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2716,2717],[2715,[[2719,[2718]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2720,103],2720],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2721,2722],[2720,[[2724,[2723]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2725,103],2725],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2726,2727],[2725,[[2729,[2728]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2730,103],2730],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2731,2732],[2730,[[2734,[2733]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2735,103],2735],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2736,2737],[2735,[[2739,[2738]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[2740,103],2740],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2741,2742],[2740,[[2744,[2743]]]],[2741,2745],[2740,[[2746,[2743]]]],[2741,2747],[2740,[[2748,[2743]]]],[2741,2749],[2740,[[2750,[2743]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[2751,103],2751],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2752,2753],[2751,[[2755,[2754]]]],[2752,2756],[2751,[[2757,[2754]]]],[2752,2758],[2751,[[2759,[2754]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2760,103],2760],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2761,2762],[2760,[[2764,[2763]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2765,103],2765],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2766,2767],[2765,[[2769,[2768]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2770,103],2770],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2771,2772],[2770,[[2774,[2773]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2775,103],2775],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2776,2777],[2775,[[2779,[2778]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[2780,2781],[2782,[[2784,[2783]]]],[2780,2785],[2782,[[2786,[2783]]]],[[2782,103],2782],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2780,2787],[2782,[[2788,[2783]]]],[2780,2789],[2782,[[2790,[2783]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2791,103],2791],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2792,2793],[2791,[[2795,[2794]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[2796,103],2796],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[2797,2798],[2796,[[2800,[2799]]]],0,0,0,0,0,[[2801,103],2801],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[2802,2803],[2801,[[2805,[2804]]]],0,0,0,0,0,0,0,0,0,0,0,[[2806,103],2806],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[2807,2808],[2806,[[2810,[2809]]]],[2807,2811],[2806,[[2812,[2809]]]],[2807,2813],[2806,[[2814,[2809]]]],[2807,2815],[2806,[[2816,[2809]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[57,2817],0,[57,2818],0,[57,2819],0,[57,2820],0,[57,2821],0,[57,2822],0,[57,2823],0,[57,2824],0,[57,2825],0,[57,2826],0,[57,2827],0,[57,2828],0,[57,2829],0,[57,2830],0,[57,2831],0,[57,2832],0,[57,2833],0,[57,2834],0,[57,2835],0,[57,2836],0,[57,2837],0,[57,2838],0,[57,2839],0,[57,2840],0,[57,2841],0,[57,2842],0,[57,2843],0,[57,2844],0,[57,2845],0,[57,2846],0,[57,2847],0,[57,2848],0,[57,2849],0,[57,2850],0,[57,2851],0,[57,2852],0,[57,2853],0,[57,2854],0,[57,2855],0,[57,2856],0,[57,2857],0,[57,2858],0,[57,2859],0,[57,2860],0,[57,2861],0,[57,2862],0,[57,2863],0,[57,2864],0,[57,2865],0,[57,2866],0,[57,2867],0,[57,2868],0,[57,2869],0,[57,2870],0,[57,2871],0,[57,2872],0,[57,2873],0,[57,2874],0,[57,2875],0,[57,2876],0,[57,2877],0,[57,2878],[-1,-2,[],[]],[-1,-2,[],[]],0,[57,2879],0,[57,2880],0,[57,2881],0,[57,2882],0,[57,2883],0,[57,2884],[-1,-1,[]],0,[57,2885],0,[57,2886],0,[57,2887],0,[57,2888],[-1,-2,[],[]],0,[57,2889],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2890,2891],[2890,2892],[2890,2893],[2890,2894],[2890,2895],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2896,2897],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[2898,103],2898],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2899,2900],[2899,2901],[2899,2902],[2898,[[2904,[2903]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2905,103],2905],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2906,2907],[2905,[[2909,[2908]]]],[2906,2910],[2905,[[2911,[2908]]]],[2906,2912],[2905,[[2913,[2908]]]],[2906,2914],[2905,[[2915,[2908]]]],[2906,2916],[2906,2917],[2905,[[2918,[2908]]]],[2906,2919],[2906,2920],[2906,2921],[2906,2922],[2905,[[2923,[2908]]]],[2906,2924],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[2925,103],2925],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2926,2927],[2925,[[2929,[2928]]]],[2926,2930],[2926,2931],[2925,[[2932,[2928]]]],[2926,2933],[2925,[[2934,[2928]]]],[2926,2935],[2926,2936],[2926,2937],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2938,103],2938],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2939,2940],[2939,2941],[2939,2942],[2938,[[2944,[2943]]]],[2939,2945],[2938,[[2946,[2943]]]],[2939,2947],[2939,2948],[2939,2949],[2939,2950],[2939,2951],[2939,2952],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2953,103],2953],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[2954,2955],[2954,2956],[2954,2957],[2954,2958],[2954,2959],[2954,2960],[2954,2961],[2954,2962],[2954,2963],[2954,2964],[2954,2965],[2953,[[2967,[2966]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[2968,103],2968],[-1,-2,[],[]],[-1,-2,[],[]],[2969,2970],[2968,[[2972,[2971]]]],[-1,-1,[]],[-1,-2,[],[]],[2969,2973],[2968,[[2974,[2971]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[2969,2975],[2968,[[2976,[2971]]]],0,0,0,0,0,[[2977,103],2977],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[2978,2979],[2977,[[2981,[2980]]]],0,0,0,0,0,[[2982,103],2982],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[2983,2984],[2982,[[2986,[2985]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[2987,103],2987],[2988,2989],[2987,[[2991,[2990]]]],[-1,-2,[],[]],[-1,-2,[],[]],[2988,2992],[2987,[[2993,[2990]]]],[2988,2994],[2987,[[2995,[2990]]]],[2988,2996],[2987,[[2997,[2990]]]],[2988,2998],[2988,2999],[2987,[[3000,[2990]]]],[2988,3001],[2988,3002],[2988,3003],[-1,-1,[]],[-1,-2,[],[]],[2988,3004],[2987,[[3005,[2990]]]],[2988,3006],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[3007,3008],[3009,[[3011,[3010]]]],[[3009,103],3009],[-1,-2,[],[]],[-1,-2,[],[]],[3007,3012],[-1,-1,[]],[-1,-2,[],[]],[3007,3013],[3009,[[3014,[3010]]]],[3007,3015],[3009,[[3016,[3010]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[3007,3017],[3007,3018],[3007,3019],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3020,103],3020],[-1,-2,[],[]],[-1,-2,[],[]],[3021,3022],[3021,3023],[-1,-1,[]],[-1,-2,[],[]],[3021,3024],[3020,[[3026,[3025]]]],[3021,3027],[3020,[[3028,[3025]]]],[3021,3029],[3021,3030],[3021,3031],[3021,3032],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[3021,3033],[3021,3034],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[3035,3036],[3037,[[3039,[3038]]]],[3035,3040],[3037,[[3041,[3038]]]],[[3037,103],3037],[-1,-2,[],[]],[-1,-2,[],[]],[3035,3042],[3037,[[3043,[3038]]]],[3035,3044],[3037,[[3045,[3038]]]],[3035,3046],[3037,[[3047,[3038]]]],[3035,3048],[3037,[[3049,[3038]]]],[3035,3050],[3037,[[3051,[3038]]]],[3035,3052],[3037,[[3053,[3038]]]],[3035,3054],[3037,[[3055,[3038]]]],[-1,-1,[]],[-1,-2,[],[]],[3035,3056],[3037,[[3057,[3038]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3058,3059],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3060,3061],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3062,3063],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3064,3065],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3066,3067],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3068,3069],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3070,3071],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3072,3073],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3074,103],3074],[3075,3076],[3074,[[3078,[3077]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3079,103],3079],[3080,3081],[3079,[[3083,[3082]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3084,103],3084],[3085,3086],[3084,[[3088,[3087]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3089,103],3089],[3090,3091],[3089,[[3093,[3092]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3094,103],3094],[3095,3096],[3094,[[3098,[3097]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3099,103],3099],[3100,3101],[3099,[[3103,[3102]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3104,103],3104],[3105,3106],[3104,[[3108,[3107]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3109,103],3109],[3110,3111],[3109,[[3113,[3112]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3114,3115],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3116,3117],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3118,3119],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3120,3121],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3122,3123],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3124,3125],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3126,3127],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3128,3129],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3130,103],3130],[3131,3132],[3130,[[3134,[3133]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3135,103],3135],[3136,3137],[3135,[[3139,[3138]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3140,103],3140],[3141,3142],[3140,[[3144,[3143]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3145,103],3145],[3146,3147],[3145,[[3149,[3148]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3150,103],3150],[3151,3152],[3150,[[3154,[3153]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3155,103],3155],[3156,3157],[3155,[[3159,[3158]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3160,103],3160],[3161,3162],[3160,[[3164,[3163]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3165,103],3165],[3166,3167],[3165,[[3169,[3168]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3170,3171],[3170,3172],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3173,3174],[3173,3175],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3176,3177],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[3178,103],3178],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3179,3180],[3178,[[3182,[3181]]]],[3179,3183],[3178,[[3184,[3181]]]],[3179,3185],[3178,[[3186,[3181]]]],[3179,3187],[3178,[[3188,[3181]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3189,3190],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3191,3192],[3191,3193],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3194,3195],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3196,3197],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3198,103],3198],[3199,3200],[3198,[[3202,[3201]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3203,103],3203],[3204,3205],[3203,[[3207,[3206]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3208,103],3208],[3209,3210],[3208,[[3212,[3211]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[3213,3214],[3215,[[3217,[3216]]]],[3213,3218],[3215,[[3219,[3216]]]],[3213,3220],[3215,[[3221,[3216]]]],[3213,3222],[3215,[[3223,[3216]]]],[[3215,103],3215],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3224,3225],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3226,103],3226],[3227,3228],[3226,[[3230,[3229]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3231,103],3231],[3232,3233],[3231,[[3235,[3234]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3236,103],3236],[3237,3238],[3236,[[3240,[3239]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[3241,103],3241],[-1,-2,[],[]],[-1,-2,[],[]],[3242,3243],[3241,[[3245,[3244]]]],[-1,-1,[]],[-1,-2,[],[]],[3242,3246],[3241,[[3247,[3244]]]],[3242,3248],[3241,[[3249,[3244]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[3250,103],3250],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3251,3252],[3250,[[3254,[3253]]]],[3251,3255],[3250,[[3256,[3253]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[3257,103],3257],[-1,-2,[],[]],[-1,-2,[],[]],[3258,3259],[3257,[[3261,[3260]]]],[-1,-1,[]],[-1,-2,[],[]],[3258,3262],[3257,[[3263,[3260]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[3264,103],3264],[-1,-2,[],[]],[-1,-2,[],[]],[3265,3266],[3264,[[3268,[3267]]]],[3265,3269],[3264,[[3270,[3267]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3271,103],3271],[-1,-2,[],[]],[-1,-2,[],[]],[3272,3273],[3271,[[3275,[3274]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[3276,3277],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[[3278,103],3278],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3278,[[3280,[3279]]]],[3278,[[3281,[3279]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[3282,103],3282],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3283,3284],[3282,[[3286,[3285]]]],[3283,3287],[3282,[[3288,[3285]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3289,3290],[3289,3291],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3292,3293],[3292,3294],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[3295,3296],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[58,3297],0,[58,3298],0,[58,3299],0,[58,3300],0,[58,3301],0,[58,3302],0,[58,3303],0,[58,3304],0,[58,3305],0,[58,3306],0,[58,3307],0,[58,3308],0,[58,3309],0,[58,3310],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[3311,3312],[3313,[[3315,[3314]]]],[[3313,103],3313],[-1,-2,[],[]],[-1,-2,[],[]],[3311,3316],[3313,[[3317,[3314]]]],[3311,3318],[3313,[[3319,[3314]]]],[3311,3320],[3313,[[3321,[3314]]]],[3311,3322],[3313,[[3323,[3314]]]],[3311,3324],[3313,[[3325,[3314]]]],[-1,-1,[]],[-1,-2,[],[]],[3311,3326],[3313,[[3327,[3314]]]],[3311,3328],[3313,[[3329,[3314]]]],[3311,3330],[3313,[[3331,[3314]]]],[3311,3332],[3313,[[3333,[3314]]]],[3311,3334],[3313,[[3335,[3314]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[3311,3336],[3313,[[3337,[3314]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3338,103],3338],[-1,-2,[],[]],[-1,-2,[],[]],[3339,3340],[3338,[[3342,[3341]]]],[3339,3343],[3338,[[3344,[3341]]]],[3339,3345],[3338,[[3346,[3341]]]],[3339,3347],[3338,[[3348,[3341]]]],[3339,3349],[3338,[[3350,[3341]]]],[3339,3351],[3338,[[3352,[3341]]]],[3339,3353],[3338,[[3354,[3341]]]],[3339,3355],[3338,[[3356,[3341]]]],[3339,3357],[3338,[[3358,[3341]]]],[3339,3359],[3338,[[3360,[3341]]]],[3339,3361],[3338,[[3362,[3341]]]],[3339,3363],[3338,[[3364,[3341]]]],[3339,3365],[3338,[[3366,[3341]]]],[3339,3367],[3338,[[3368,[3341]]]],[3339,3369],[3338,[[3370,[3341]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[3371,103],3371],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3372,3373],[3371,[[3375,[3374]]]],[3372,3376],[3371,[[3377,[3374]]]],[3372,3378],[3371,[[3379,[3374]]]],[3372,3380],[3371,[[3381,[3374]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3382,103],3382],[-1,-2,[],[]],[-1,-2,[],[]],[3383,3384],[3382,[[3386,[3385]]]],[3383,3387],[3382,[[3388,[3385]]]],[3383,3389],[3382,[[3390,[3385]]]],[3383,3391],[3382,[[3392,[3385]]]],[-1,-1,[]],[3383,3393],[3382,[[3394,[3385]]]],[3383,3395],[3382,[[3396,[3385]]]],[-1,-2,[],[]],[3383,3397],[3382,[[3398,[3385]]]],[3383,3399],[3382,[[3400,[3385]]]],[3383,3401],[3382,[[3402,[3385]]]],[3383,3403],[3382,[[3404,[3385]]]],[3383,3405],[3382,[[3406,[3385]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[3383,3407],[3382,[[3408,[3385]]]],[3383,3409],[3382,[[3410,[3385]]]],[-1,92,[]],0,0,0,0,0,[[3411,103],3411],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3412,3413],[3411,[[3415,[3414]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3416,103],3416],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[3417,3418],[3419,[[3421,[3420]]]],[[3419,103],3419],[-1,-2,[],[]],[-1,-2,[],[]],[3417,3422],[3419,[[3423,[3420]]]],[3417,3424],[3419,[[3425,[3420]]]],[3417,3426],[3419,[[3427,[3420]]]],[3417,3428],[3419,[[3429,[3420]]]],[-1,-1,[]],[-1,-2,[],[]],[3417,3430],[3419,[[3431,[3420]]]],[3417,3432],[3419,[[3433,[3420]]]],[3417,3434],[3419,[[3435,[3420]]]],[3417,3436],[3419,[[3437,[3420]]]],[3417,3438],[3419,[[3439,[3420]]]],[3417,3440],[3419,[[3441,[3420]]]],[3417,3442],[3419,[[3443,[3420]]]],[3417,3444],[3419,[[3445,[3420]]]],[3417,3446],[3419,[[3447,[3420]]]],[3417,3448],[3419,[[3449,[3420]]]],[3417,3450],[3419,[[3451,[3420]]]],[3417,3452],[3419,[[3453,[3420]]]],[3417,3454],[3419,[[3455,[3420]]]],[3417,3456],[3419,[[3457,[3420]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[3417,3458],[3419,[[3459,[3420]]]],[-1,92,[]],0,0,0,[[3460,103],3460],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[59,3461],0,[59,3462],0,[59,3463],0,[59,3464],0,[59,3465],[-1,-1,[]],[-1,-2,[],[]],0,[59,3466],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3467,103],3467],[-1,-2,[],[]],[-1,-2,[],[]],[3468,3469],[3467,[[3471,[3470]]]],[3468,3472],[3467,[[3473,[3470]]]],[-1,-1,[]],[3468,3474],[3467,[[3475,[3470]]]],[-1,-2,[],[]],[3468,3476],[3467,[[3477,[3470]]]],[3468,3478],[3467,[[3479,[3470]]]],[3468,3480],[3467,[[3481,[3470]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[3482,103],3482],[-1,-2,[],[]],[-1,-2,[],[]],[3483,3484],[3482,[[3486,[3485]]]],[3483,3487],[3482,[[3488,[3485]]]],[-1,-1,[]],[3483,3489],[3482,[[3490,[3485]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3491,103],3491],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[3492,103],3492],[-1,-2,[],[]],[-1,-2,[],[]],[3493,3494],[3492,[[3496,[3495]]]],[3493,3497],[3492,[[3498,[3495]]]],[3493,3499],[3492,[[3500,[3495]]]],[-1,-1,[]],[3493,3501],[3492,[[3502,[3495]]]],[3493,3503],[3492,[[3504,[3495]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3505,103],3505],[-1,-2,[],[]],[-1,-2,[],[]],[3506,3507],[3505,[[3509,[3508]]]],[3506,3510],[3505,[[3511,[3508]]]],[-1,-1,[]],[3506,3512],[3505,[[3513,[3508]]]],[-1,-2,[],[]],[3506,3514],[3505,[[3515,[3508]]]],[3506,3516],[3505,[[3517,[3508]]]],[3506,3518],[3505,[[3519,[3508]]]],[3506,3520],[3505,[[3521,[3508]]]],[3506,3522],[3505,[[3523,[3508]]]],[3506,3524],[3505,[[3525,[3508]]]],[3506,3526],[3505,[[3527,[3508]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[3506,3528],[3505,[[3529,[3508]]]],[-1,92,[]],0,0,0,0,0,[[3530,103],3530],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3531,3532],[3530,[[3534,[3533]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[60,3535],0,[60,3536],0,[60,3537],0,[60,3538],0,[60,3539],0,[60,3540],0,[60,3541],0,[60,3542],0,[60,3543],0,[60,3544],0,[60,3545],0,[60,3546],0,[60,3547],0,[60,3548],0,[60,3549],0,[60,3550],0,[60,3551],0,[60,3552],0,[60,3553],0,[60,3554],0,[60,3555],0,[60,3556],0,[60,3557],0,[60,3558],0,[60,3559],0,[60,3560],0,[60,3561],0,[60,3562],[-1,-1,[]],[-1,-2,[],[]],0,[60,3563],0,[60,3564],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[3565,3566],[3567,[[3569,[3568]]]],[3565,3570],[3567,[[3571,[3568]]]],[[3567,103],3567],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3572,103],3572],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[3573,3574],[3575,[[3577,[3576]]]],[[3575,103],3575],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3573,3578],[3575,[[3579,[3576]]]],[3573,3580],[3575,[[3581,[3576]]]],[3573,3582],[3575,[[3583,[3576]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3584,103],3584],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[3585,3586],[3587,[[3589,[3588]]]],[[3587,103],3587],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3585,3590],[3587,[[3591,[3588]]]],[3585,3592],[3587,[[3593,[3588]]]],[3585,3594],[3587,[[3595,[3588]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3596,103],3596],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[3597,3598],[3599,[[3601,[3600]]]],[[3599,103],3599],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3597,3602],[3599,[[3603,[3600]]]],[3597,3604],[3599,[[3605,[3600]]]],[3597,3606],[3599,[[3607,[3600]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3608,103],3608],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[3609,3610],[3611,[[3613,[3612]]]],[[3611,103],3611],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3609,3614],[3611,[[3615,[3612]]]],[3609,3616],[3611,[[3617,[3612]]]],[3609,3618],[3611,[[3619,[3612]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3620,103],3620],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[3621,3622],[3623,[[3625,[3624]]]],[[3623,103],3623],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3621,3626],[3623,[[3627,[3624]]]],[3621,3628],[3623,[[3629,[3624]]]],[3621,3630],[3623,[[3631,[3624]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3632,103],3632],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[3633,3634],[3635,[[3637,[3636]]]],[[3635,103],3635],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3633,3638],[3635,[[3639,[3636]]]],[3633,3640],[3635,[[3641,[3636]]]],[3633,3642],[3635,[[3643,[3636]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3644,103],3644],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[3645,3646],[3647,[[3649,[3648]]]],[[3647,103],3647],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3645,3650],[3647,[[3651,[3648]]]],[3645,3652],[3647,[[3653,[3648]]]],[3645,3654],[3647,[[3655,[3648]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3656,103],3656],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[3657,3658],[3659,[[3661,[3660]]]],[3657,3662],[3659,[[3663,[3660]]]],[[3659,103],3659],[-1,-2,[],[]],[-1,-2,[],[]],[3657,3664],[3659,[[3665,[3660]]]],[3657,3666],[3659,[[3667,[3660]]]],[3657,3668],[3659,[[3669,[3660]]]],[3657,3670],[3659,[[3671,[3660]]]],[-1,-1,[]],[3657,3672],[3659,[[3673,[3660]]]],[-1,-2,[],[]],[3657,3674],[3659,[[3675,[3660]]]],[3657,3676],[3659,[[3677,[3660]]]],[3657,3678],[3659,[[3679,[3660]]]],[3657,3680],[3659,[[3681,[3660]]]],[3657,3682],[3659,[[3683,[3660]]]],[3657,3684],[3659,[[3685,[3660]]]],[3657,3686],[3659,[[3687,[3660]]]],[3657,3688],[3659,[[3689,[3660]]]],[3657,3690],[3659,[[3691,[3660]]]],[3657,3692],[3659,[[3693,[3660]]]],[3657,3694],[3659,[[3695,[3660]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[3657,3696],[3659,[[3697,[3660]]]],[-1,92,[]],[3657,3698],[3659,[[3699,[3660]]]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3700,3701],[3700,3702],[3700,3703],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3704,3705],[3704,3706],[3704,3707],[3704,3708],[3704,3709],[3704,3710],[3704,3711],[3704,3712],[3704,3713],[3704,3714],[3704,3715],[3704,3716],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3717,103],3717],[-1,-2,[],[]],[-1,-2,[],[]],[3718,3719],[3717,[[3721,[3720]]]],[3718,3722],[3717,[[3723,[3720]]]],[-1,-1,[]],[-1,-2,[],[]],[3718,3724],[3717,[[3725,[3720]]]],[3718,3726],[3717,[[3727,[3720]]]],[3718,3728],[3717,[[3729,[3720]]]],[3718,3730],[3717,[[3731,[3720]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[3718,3732],[3717,[[3733,[3720]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3734,103],3734],[-1,-2,[],[]],[-1,-2,[],[]],[3735,3736],[3734,[[3738,[3737]]]],[3735,3739],[3734,[[3740,[3737]]]],[-1,-1,[]],[-1,-2,[],[]],[3735,3741],[3734,[[3742,[3737]]]],[3735,3743],[3734,[[3744,[3737]]]],[3735,3745],[3734,[[3746,[3737]]]],[3735,3747],[3734,[[3748,[3737]]]],[3735,3749],[3734,[[3750,[3737]]]],[3735,3751],[3734,[[3752,[3737]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[3753,103],3753],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3754,3755],[3753,[[3757,[3756]]]],[3754,3758],[3753,[[3759,[3756]]]],[3754,3760],[3753,[[3761,[3756]]]],[3754,3762],[3753,[[3763,[3756]]]],[3754,3764],[3753,[[3765,[3756]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[3766,103],3766],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3767,3768],[3766,[[3770,[3769]]]],[3767,3771],[3766,[[3772,[3769]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3773,3774],[3773,3775],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3776,3777],[3776,3778],[3776,3779],[3776,3780],[3776,3781],[3776,3782],[3776,3783],[3776,3784],[3776,3785],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3786,3787],[3786,3788],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3789,103],3789],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3790,3791],[3789,[[3793,[3792]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[3794,103],3794],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3795,3796],[3794,[[3798,[3797]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[3795,3799],[3794,[[3800,[3797]]]],0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[3801,3802],[-1,-2,[],[]],[3801,3803],[3801,3804],[3801,3805],[3801,3806],[3801,3807],[3801,3808],[3801,3809],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[61,3810],[-1,-2,[],[]],[-1,-2,[],[]],0,[[61,95],3811],[61,[[0,[[98,[],[[97,[3811]]]]]]]],0,[61,3812],[-1,-1,[]],[-1,-2,[],[]],0,[61,3813],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[3814,[[3816,[3815]]]],[[3814,103],3814],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3817,103],3817],[-1,-2,[],[]],[-1,-2,[],[]],[3817,[[3819,[3818]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[3820,3821],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[3822,103],3822],[-1,-2,[],[]],[-1,-2,[],[]],[3822,[[3824,[3823]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],0,[62,3825],0,[62,3826],0,[62,3827],0,[62,3828],0,[62,3829],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3830,103],3830],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3831,3832],[3830,[[3834,[3833]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3835,103],3835],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3836,3837],[3835,[[3839,[3838]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3840,103],3840],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3841,3842],[3840,[[3844,[3843]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3845,103],3845],[-1,-2,[],[]],[-1,-2,[],[]],[3846,3847],[3845,[[3849,[3848]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3850,103],3850],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[3851,3852],[3850,[[3854,[3853]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[3855,[-1]]],[],3856],[[[3857,[-1]]],49,[]],[[[3858,[-1,-2]],49],[[3859,[-1]]],[3860,3856],[]],[[[3861,[-1,-2]],49],[[3859,[-1]]],[3860,3856],[]],[[[3862,[-1,-2]],49],[[3859,[-1]]],[3860,3856],[]],[[[3863,[-1,-2]],49],[[3859,[-1]]],[3860,3856],[]],[[[3864,[-1,-2]],49],[[3859,[-1]]],[3860,3856],[]],[[[3865,[-1,-2]],49],[[3859,[-1]]],[3860,3856],[]],[[[3866,[-1,-2]],49],[[3859,[-1]]],[3860,3856],[]],[[[3857,[-1]]],49,[]],[[[3857,[-1]]],49,[]],[[[3867,[-1]]],[],3856],[[[3868,[-1]]],[],3869],[[[3870,[-1,-2]]],[[3859,[-1]]],[3860,3856],3869],[[[3871,[-1,-2]]],[[3859,[-1]]],[3860,3856],3869],[-1,-2,[],[]],[-1,-2,[],[]],[[[3858,[-1,-2]]],[[3859,[-1]]],[3860,3856],[]],[[[3862,[-1,-2]]],[[3859,[-1]]],[3860,3856],[]],[[[3863,[-1,-2]]],[[3859,[-1]]],[3860,3856],[]],[[[3867,[-1]],-2],49,3856,3872],[[[3868,[-1]],-1],49,[3869,3872]],[[[3857,[-1]],-1],49,3872],[-1,-1,[]],[-1,-2,[],[]],[[],3873],[[[3855,[-1]],-2],3874,[3875,3860],[[3877,[[3867,[-1]],[3859,[-1]]],[[3876,[[3859,[-1]]]]]]]],[[[3870,[-1,-2]]],3878,[3860,3856],3869],[[[3871,[-1,-2]]],3878,[3860,3856],3869],[[[3858,[-1,-2]]],3878,[3860,3856],[]],[[[3861,[-1,-2]]],3878,[3860,3856],[]],[[[3862,[-1,-2]]],3878,[3860,3856],[]],[[[3863,[-1,-2]]],3878,[3860,3856],[]],[[[3864,[-1,-2]]],3878,[3860,3856],[]],[[[3865,[-1,-2]]],3878,[3860,3856],[]],[[[3866,[-1,-2]]],3878,[3860,3856],[]],[[],3873],[[[3855,[-1]]],[[3867,[-1]]],3875],[[[3855,[-1]]],3874,[3879,3860]],[[],-1,[]],[[[3858,[-1,-2]]],[[3859,[-1]]],[3860,3856],[]],[[[3861,[-1,-2]]],[[3859,[-1]]],[3860,3856],[]],[[[3864,[-1,-2]]],[[3859,[-1]]],[3860,3856],[]],[[[3865,[-1,-2]]],[[3859,[-1]]],[3860,3856],[]],[[[3866,[-1,-2]]],[[3859,[-1]]],[3860,3856],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[[[3870,[-1,-2]],-2],[[3859,[-1]]],[3860,3856],3869],[[[3871,[-1,-2]],-2],[[3859,[-1]]],[3860,3856],3869],[[[3858,[-1,-2]],-2],[[3859,[-1]]],[3860,3856],[]],[[[3861,[-1,-2]],-2],[[3859,[-1]]],[3860,3856],[]],[[[3862,[-1,-2]],-2],[[3859,[-1]]],[3860,3856],[]],[[[3863,[-1,-2]],-2],[[3859,[-1]]],[3860,3856],[]],[[[3864,[-1,-2]],-2],[[3859,[-1]]],[3860,3856],[]],[[[3865,[-1,-2]],-2],[[3859,[-1]]],[3860,3856],[]],[[[3866,[-1,-2]],-2],[[3859,[-1]]],[3860,3856],[]],[[[3870,[-1,-2]]],3878,[3860,3856],3869],[[[3871,[-1,-2]]],3878,[3860,3856],3869],[[[3858,[-1,-2]]],3878,[3860,3856],[]],[[[3861,[-1,-2]]],3878,[3860,3856],[]],[[[3862,[-1,-2]]],3878,[3860,3856],[]],[[[3863,[-1,-2]]],3878,[3860,3856],[]],[[[3864,[-1,-2]]],3878,[3860,3856],[]],[[[3865,[-1,-2]]],3878,[3860,3856],[]],[[[3866,[-1,-2]]],3878,[3860,3856],[]],[[[3855,[-1]],-2],3874,[3879,3860],[[3877,[[3859,[-1]]],[[3876,[[3859,[-1]]]]]]]],[[[3855,[-1]],-2],3874,3860,[[3877,[[3859,[-1]]],[[3876,[[3859,[-1]]]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[63,3880],0,[63,3881],0,[63,3882],0,[63,3883],[-1,-2,[],[]],[-1,-2,[],[]],0,[63,3884],0,[63,3885],0,[63,3886],0,[63,3887],0,[63,3888],0,[63,3889],0,[63,3890],0,[63,3891],0,[63,3892],0,[63,3893],0,[63,3894],[-1,-1,[]],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3895],[63,3896],0,[[63,95],3895],[63,[[0,[[98,[],[[97,[3895]]]]]]]],0,[[63,95],3896],[63,[[0,[[98,[],[[97,[3896]]]]]]]],0,[63,3897],0,[63,3898],[-1,-2,[],[]],0,[63,3899],0,[63,3900],0,[63,3901],0,[63,3902],0,[63,3903],0,[63,3904],0,[63,3905],0,[63,3906],0,[63,3907],0,[63,3908],0,[[63,95],3909],[63,[[0,[[98,[],[[97,[3909]]]]]]]],0,[63,3910],0,[63,3911],0,[63,3912],0,[63,3913],0,[63,3914],0,[63,3915],0,[63,3916],0,[63,3917],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[3918,3919],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[3920,3921],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[3922,3923],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[3924,3925],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3926,103],3926],[-1,-2,[],[]],[-1,-2,[],[]],[3927,3928],[3926,[[3930,[3929]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[3931,103],3931],[-1,-2,[],[]],[-1,-2,[],[]],[3932,3933],[3931,[[3935,[3934]]]],[3932,3936],[3931,[[3937,[3934]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[3938,3939],[3938,3940],[3938,3941],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3942,3943],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[3944,103],3944],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3945,3946],[3944,[[3948,[3947]]]],[3945,3949],[3944,[[3950,[3947]]]],[3945,3951],[3944,[[3952,[3947]]]],[3945,3953],[3944,[[3954,[3947]]]],[3945,3955],[3944,[[3956,[3947]]]],[3945,3957],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3958,103],3958],[-1,-2,[],[]],[-1,-2,[],[]],[3959,3960],[3958,[[3962,[3961]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3963,103],3963],[-1,-2,[],[]],[-1,-2,[],[]],[3964,3965],[3963,[[3967,[3966]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3968,103],3968],[-1,-2,[],[]],[-1,-2,[],[]],[3969,3970],[3968,[[3972,[3971]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3973,103],3973],[-1,-2,[],[]],[-1,-2,[],[]],[3974,3975],[3973,[[3977,[3976]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3978,103],3978],[-1,-2,[],[]],[-1,-2,[],[]],[3979,3980],[3978,[[3982,[3981]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[3983,103],3983],[-1,-2,[],[]],[-1,-2,[],[]],[3984,3985],[3983,[[3987,[3986]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[3988,103],3988],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[3989,3990],[3988,[[3992,[3991]]]],[3989,3993],[3988,[[3994,[3991]]]],[-1,-2,[],[]],[3989,3995],[3988,[[3996,[3991]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[3997,103],3997],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[3998,3999],[3997,[[4001,[4000]]]],[3998,4002],[3997,[[4003,[4000]]]],[3998,4004],[3997,[[4005,[4000]]]],[3998,4006],[3997,[[4007,[4000]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4008,103],4008],[-1,-2,[],[]],[-1,-2,[],[]],[4009,4010],[4008,[[4012,[4011]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4013,103],4013],[-1,-2,[],[]],[-1,-2,[],[]],[4014,4015],[4013,[[4017,[4016]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4018,103],4018],[-1,-2,[],[]],[-1,-2,[],[]],[4019,4020],[4018,[[4022,[4021]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4023,103],4023],[-1,-2,[],[]],[-1,-2,[],[]],[4024,4025],[4023,[[4027,[4026]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4028,103],4028],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4029,4030],[4028,[[4032,[4031]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4033,103],4033],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4034,4035],[4033,[[4037,[4036]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4038,103],4038],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4039,4040],[4038,[[4042,[4041]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4043,103],4043],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4044,4045],[4043,[[4047,[4046]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4048,4049],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4050,4051],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4052,4053],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4054,4055],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[4056,103],4056],[-1,-2,[],[]],[-1,-2,[],[]],[4057,4058],[4056,[[4060,[4059]]]],[-1,-1,[]],[4057,4061],[4056,[[4062,[4059]]]],[4057,4063],[4056,[[4064,[4059]]]],[-1,-2,[],[]],[4057,4065],[4056,[[4066,[4059]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[4057,4067],[4056,[[4068,[4059]]]],0,0,0,0,0,[[4069,103],4069],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4070,4071],[4069,[[4073,[4072]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4074,103],4074],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4075,4076],[4074,[[4078,[4077]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4079,103],4079],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4080,4081],[4079,[[4083,[4082]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4084,103],4084],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4085,4086],[4084,[[4088,[4087]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4089,103],4089],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4090,4091],[4089,[[4093,[4092]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4094,103],4094],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4095,4096],[4094,[[4098,[4097]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4099,103],4099],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4100,4101],[4099,[[4103,[4102]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4104,4105],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[64,4106],[-1,-1,[]],[-1,-2,[],[]],0,[64,4107],0,[[64,95],4108],[64,[[0,[[98,[],[[97,[4108]]]]]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,[64,4109],0,0,0,0,0,[[4110,103],4110],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4111,4112],[4110,[[4114,[4113]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4115,103],4115],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4116,4117],[4115,[[4119,[4118]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[4120,103],4120],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4121,4122],[4120,[[4124,[4123]]]],[4121,4125],[4120,[[4126,[4123]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4127,103],4127],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4128,4129],[4127,[[4131,[4130]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[65,4132],0,[65,4133],0,[65,4134],0,[65,4135],0,[65,4136],0,[65,4137],0,[65,4138],0,[65,4139],0,[65,4140],0,[65,4141],0,[65,4142],0,[65,4143],0,[65,4144],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[4145,103],4145],[-1,-2,[],[]],[-1,-2,[],[]],[4146,4147],[4145,[[4149,[4148]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[4146,4150],[4145,[[4151,[4148]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4152,103],4152],[-1,-2,[],[]],[-1,-2,[],[]],[4153,4154],[4153,4155],[-1,-1,[]],[4153,4156],[4153,4157],[4153,4158],[4152,[[4160,[4159]]]],[4153,4161],[-1,-2,[],[]],[4153,4162],[4153,4163],[4153,4164],[4152,[[4165,[4159]]]],[4153,4166],[4152,[[4167,[4159]]]],[4153,4168],[4152,[[4169,[4159]]]],[4153,4170],[4152,[[4171,[4159]]]],[4153,4172],[4152,[[4173,[4159]]]],[4153,4174],[4152,[[4175,[4159]]]],[4153,4176],[4152,[[4177,[4159]]]],[4153,4178],[4152,[[4179,[4159]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[4180,103],4180],[-1,-2,[],[]],[-1,-2,[],[]],[4181,4182],[4180,[[4184,[4183]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[4181,4185],[4180,[[4186,[4183]]]],0,0,0,0,0,0,0,0,0,0,0,[[4187,103],4187],[-1,-2,[],[]],[-1,-2,[],[]],[4188,4189],[4187,[[4191,[4190]]]],[-1,-1,[]],[-1,-2,[],[]],[4188,4192],[4187,[[4193,[4190]]]],[4188,4194],[4187,[[4195,[4190]]]],[4188,4196],[4187,[[4197,[4190]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4198,103],4198],[-1,-2,[],[]],[-1,-2,[],[]],[4199,4200],[4198,[[4202,[4201]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4203,103],4203],[-1,-2,[],[]],[-1,-2,[],[]],[4204,4205],[4203,[[4207,[4206]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4208,103],4208],[-1,-2,[],[]],[-1,-2,[],[]],[4209,4210],[4208,[[4212,[4211]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4213,103],4213],[-1,-2,[],[]],[-1,-2,[],[]],[4214,4215],[4213,[[4217,[4216]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4218,103],4218],[-1,-2,[],[]],[-1,-2,[],[]],[4219,4220],[4218,[[4222,[4221]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4223,103],4223],[-1,-2,[],[]],[-1,-2,[],[]],[4224,4225],[4223,[[4227,[4226]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4228,103],4228],[-1,-2,[],[]],[-1,-2,[],[]],[4229,4230],[4228,[[4232,[4231]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4233,103],4233],[-1,-2,[],[]],[-1,-2,[],[]],[4234,4235],[4233,[[4237,[4236]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4238,103],4238],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4239,4240],[4238,[[4242,[4241]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[[66,95],4243],[66,[[0,[[98,[],[[97,[4243]]]]]]]],0,[66,4244],0,[66,4245],0,[66,4246],0,[66,4247],0,[66,4248],[-1,-1,[]],0,[66,4249],0,[66,4250],0,[66,4251],0,[66,4252],[-1,-2,[],[]],0,[66,4253],0,[66,4254],0,[66,4255],0,[66,4256],0,[66,4257],0,[66,4258],0,[66,4259],0,[66,4260],0,[66,4261],0,[66,4262],0,[66,4263],0,[66,4264],0,[66,4265],0,[66,4266],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[4267,103],4267],[-1,-2,[],[]],[-1,-2,[],[]],[4268,4269],[4267,[[4271,[4270]]]],[4268,4272],[4267,[[4273,[4270]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4274,103],4274],[-1,-2,[],[]],[-1,-2,[],[]],[4275,4276],[4274,[[4278,[4277]]]],[-1,-1,[]],[-1,-2,[],[]],[4275,4279],[4274,[[4280,[4277]]]],[4275,4281],[4274,[[4282,[4277]]]],[4275,4283],[4274,[[4284,[4277]]]],[4275,4285],[4274,[[4286,[4277]]]],[4275,4287],[4274,[[4288,[4277]]]],[4275,4289],[4274,[[4290,[4277]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4275,4291],[4274,[[4292,[4277]]]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[4293,4294],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4295,103],4295],[-1,-2,[],[]],[-1,-2,[],[]],[4296,4297],[4295,[[4299,[4298]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4300,103],4300],[-1,-2,[],[]],[-1,-2,[],[]],[4301,4302],[4300,[[4304,[4303]]]],[-1,-1,[]],[-1,-2,[],[]],[4301,4305],[4300,[[4306,[4303]]]],[4301,4307],[4300,[[4308,[4303]]]],[4301,4309],[4300,[[4310,[4303]]]],[4301,4311],[4300,[[4312,[4303]]]],[4301,4313],[4300,[[4314,[4303]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4301,4315],[4300,[[4316,[4303]]]],[4301,4317],[4300,[[4318,[4303]]]],[-1,92,[]],0,0,0,[[4319,103],4319],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[4320,[[4322,[4321]]]],[4320,[[4323,[4321]]]],[[4320,103],4320],[-1,-2,[],[]],[-1,-2,[],[]],[4320,[[4324,[4321]]]],[-1,-1,[]],[-1,-2,[],[]],[4320,[[4325,[4321]]]],[4320,[[4326,[4321]]]],[4320,[[4327,[4321]]]],[4320,[[4328,[4321]]]],[4320,[[4329,[4321]]]],[4320,[[4330,[4321]]]],[4320,[[4331,[4321]]]],[4320,[[4332,[4321]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4320,[[4333,[4321]]]],[4320,[[4334,[4321]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[4335,4336],[4337,[[4339,[4338]]]],[4335,4340],[4337,[[4341,[4338]]]],[[4337,103],4337],[-1,-2,[],[]],[-1,-2,[],[]],[4335,4342],[4337,[[4343,[4338]]]],[-1,-1,[]],[-1,-2,[],[]],[4335,4344],[4337,[[4345,[4338]]]],[4335,4346],[4337,[[4347,[4338]]]],[4335,4348],[4337,[[4349,[4338]]]],[4335,4350],[4337,[[4351,[4338]]]],[4335,4352],[4337,[[4353,[4338]]]],[4335,4354],[4337,[[4355,[4338]]]],[4335,4356],[4337,[[4357,[4338]]]],[4335,4358],[4337,[[4359,[4338]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4335,4360],[4337,[[4361,[4338]]]],[4335,4362],[4337,[[4363,[4338]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[4364,4365],[4364,4366],[-1,-2,[],[]],[-1,-2,[],[]],[4364,4367],[-1,-1,[]],[-1,-2,[],[]],[4364,4368],[4364,4369],[4364,4370],[4364,4371],[4364,4372],[4364,4373],[4364,4374],[4364,4375],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4364,4376],[4364,4377],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[4378,4379],[4378,4380],[-1,-2,[],[]],[-1,-2,[],[]],[4378,4381],[-1,-1,[]],[-1,-2,[],[]],[4378,4382],[4378,4383],[4378,4384],[4378,4385],[4378,4386],[4378,4387],[4378,4388],[4378,4389],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4378,4390],[4378,4391],[-1,92,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4392,4393],[4392,4394],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4392,4395],[4392,4396],[-1,92,[]],0,0,0,0,0,0,0,[[4397,103],4397],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4398,4399],[4397,[[4401,[4400]]]],[4398,4402],[4397,[[4403,[4400]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4404,103],4404],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4405,4406],[4404,[[4408,[4407]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4409,103],4409],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4410,4411],[4409,[[4413,[4412]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4414,103],4414],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4415,4416],[4414,[[4418,[4417]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4419,103],4419],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4420,4421],[4419,[[4423,[4422]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4424,103],4424],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4425,4426],[4424,[[4428,[4427]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4429,103],4429],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4430,4431],[4429,[[4433,[4432]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[4434,103],4434],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4435,4436],[4434,[[4438,[4437]]]],[4435,4439],[4434,[[4440,[4437]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4441,103],4441],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4442,4443],[4441,[[4445,[4444]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4446,103],4446],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4447,4448],[4446,[[4450,[4449]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[4451,4452],[4453,[[4455,[4454]]]],[[4453,103],4453],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4451,4456],[4453,[[4457,[4454]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[4458,4459],[4458,4460],[-1,-2,[],[]],[-1,-2,[],[]],[4458,4461],[4458,4462],[-1,-1,[]],[-1,-2,[],[]],[4458,4463],[4458,4464],[4458,4465],[4458,4466],[4458,4467],[4458,4468],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4458,4469],[-1,92,[]],0,0,0,0,0,[[4470,103],4470],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4471,4472],[4470,[[4474,[4473]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[67,4475],[-1,-2,[],[]],[-1,-2,[],[]],0,[67,4476],0,[67,4477],0,[67,4478],0,[67,4479],0,[67,4480],0,[67,4481],0,[67,4482],0,[67,4483],0,[67,4484],0,[67,4485],0,[67,4486],0,[67,4487],[-1,-1,[]],0,[67,4488],0,[67,4489],0,[67,4490],0,[67,4491],0,[67,4492],0,[67,4493],0,[67,4494],0,[67,4495],0,[67,4496],0,[67,4497],[-1,-2,[],[]],0,[67,4498],0,[67,4499],0,[67,4500],0,[67,4501],0,[67,4502],0,[67,4503],0,[67,4504],0,[67,4505],0,[67,4506],0,[67,4507],0,[67,4508],0,[67,4509],0,[67,4510],0,[67,4511],0,[67,4512],0,[67,4513],0,[67,4514],0,[67,4515],0,[67,4516],0,[67,4517],0,[67,4518],0,[67,4519],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[4520,4521],[4522,[[4524,[4523]]]],[4520,4525],[4522,[[4526,[4523]]]],[[4522,103],4522],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[4527,103],4527],[-1,-2,[],[]],[-1,-2,[],[]],[4528,4529],[4527,[[4531,[4530]]]],[4528,4532],[4527,[[4533,[4530]]]],[4528,4534],[4527,[[4535,[4530]]]],[4528,4536],[4527,[[4537,[4530]]]],[4528,4538],[4527,[[4539,[4530]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4540,103],4540],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4541,4542],[4540,[[4544,[4543]]]],[4541,4545],[4540,[[4546,[4543]]]],[4541,4547],[4540,[[4548,[4543]]]],[4541,4549],[4540,[[4550,[4543]]]],[4541,4551],[4540,[[4552,[4543]]]],[4541,4553],[4540,[[4554,[4543]]]],[4541,4555],[4540,[[4556,[4543]]]],[4541,4557],[4540,[[4558,[4543]]]],[4541,4559],[4540,[[4560,[4543]]]],[4541,4561],[4540,[[4562,[4543]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4541,4563],[4540,[[4564,[4543]]]],[4541,4565],[4540,[[4566,[4543]]]],[4541,4567],[4540,[[4568,[4543]]]],[4541,4569],[4540,[[4570,[4543]]]],[4541,4571],[4540,[[4572,[4543]]]],[4541,4573],[4540,[[4574,[4543]]]],[4541,4575],[4540,[[4576,[4543]]]],[4541,4577],[4540,[[4578,[4543]]]],[4541,4579],[4540,[[4580,[4543]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4581,103],4581],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4582,4583],[4581,[[4585,[4584]]]],[4582,4586],[4581,[[4587,[4584]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4582,4588],[4581,[[4589,[4584]]]],[4582,4590],[4581,[[4591,[4584]]]],[4582,4592],[4581,[[4593,[4584]]]],[4582,4594],[4581,[[4595,[4584]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4596,103],4596],[-1,-2,[],[]],[-1,-2,[],[]],[4597,4598],[4596,[[4600,[4599]]]],[4597,4601],[4596,[[4602,[4599]]]],[4597,4603],[4596,[[4604,[4599]]]],[4597,4605],[4596,[[4606,[4599]]]],[-1,-1,[]],[4597,4607],[4596,[[4608,[4599]]]],[-1,-2,[],[]],[4597,4609],[4596,[[4610,[4599]]]],[4597,4611],[4596,[[4612,[4599]]]],[4597,4613],[4596,[[4614,[4599]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[4615,103],4615],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4616,4617],[4615,[[4619,[4618]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4616,4620],[4615,[[4621,[4618]]]],[-1,92,[]],0,0,0,0,0,[[4622,103],4622],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4623,4624],[4622,[[4626,[4625]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[4627,103],4627],[-1,-2,[],[]],[-1,-2,[],[]],[4628,4629],[4627,[[4631,[4630]]]],[4628,4632],[4627,[[4633,[4630]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[4634,103],4634],[-1,-2,[],[]],[-1,-2,[],[]],[4635,4636],[4634,[[4638,[4637]]]],[4635,4639],[4634,[[4640,[4637]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[4641,103],4641],[-1,-2,[],[]],[-1,-2,[],[]],[4642,4643],[4641,[[4645,[4644]]]],[4642,4646],[4641,[[4647,[4644]]]],[4642,4648],[4641,[[4649,[4644]]]],[4642,4650],[4641,[[4651,[4644]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4652,103],4652],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4653,4654],[4652,[[4656,[4655]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4657,103],4657],[-1,-2,[],[]],[-1,-2,[],[]],[4658,4659],[4657,[[4661,[4660]]]],[4658,4662],[4657,[[4663,[4660]]]],[4658,4664],[4657,[[4665,[4660]]]],[4658,4666],[4657,[[4667,[4660]]]],[4658,4668],[4657,[[4669,[4660]]]],[4658,4670],[4657,[[4671,[4660]]]],[4658,4672],[4657,[[4673,[4660]]]],[-1,-1,[]],[-1,-2,[],[]],[4658,4674],[4657,[[4675,[4660]]]],[4658,4676],[4657,[[4677,[4660]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4678,103],4678],[-1,-2,[],[]],[-1,-2,[],[]],[4679,4680],[4678,[[4682,[4681]]]],[-1,-1,[]],[-1,-2,[],[]],[4679,4683],[4678,[[4684,[4681]]]],[4679,4685],[4678,[[4686,[4681]]]],[4679,4687],[4678,[[4688,[4681]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4679,4689],[4678,[[4690,[4681]]]],[4679,4691],[4678,[[4692,[4681]]]],[4679,4693],[4678,[[4694,[4681]]]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4695,4696],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[4697,103],4697],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4698,4699],[4697,[[4701,[4700]]]],[4698,4702],[4698,4703],[4697,[[4704,[4700]]]],[4698,4705],[4697,[[4706,[4700]]]],[4698,4707],[4697,[[4708,[4700]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[[4709,103],4709],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4710,4711],[4709,[[4713,[4712]]]],[4710,4714],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4715,4716],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4717,4718],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4719,4720],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4721,103],4721],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4721,[[4723,[4722]]]],[4721,[[4724,[4722]]]],[4721,[[4725,[4722]]]],[4721,[[4726,[4722]]]],[4721,[[4727,[4722]]]],[-1,-2,[],[]],[4721,[[4728,[4722]]]],[4721,[[4729,[4722]]]],[4721,[[4730,[4722]]]],[4721,[[4731,[4722]]]],[4721,[[4732,[4722]]]],[4721,[[4733,[4722]]]],[4721,[[4734,[4722]]]],[4721,[[4735,[4722]]]],[4721,[[4736,[4722]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4721,[[4737,[4722]]]],[4721,[[4738,[4722]]]],[4721,[[4739,[4722]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4740,103],4740],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4741,4742],[4740,[[4744,[4743]]]],[4741,4745],[4740,[[4746,[4743]]]],[4741,4747],[4740,[[4748,[4743]]]],[4741,4749],[4740,[[4750,[4743]]]],[4741,4751],[4740,[[4752,[4743]]]],[-1,-2,[],[]],[4741,4753],[4740,[[4754,[4743]]]],[4741,4755],[4740,[[4756,[4743]]]],[4741,4757],[4740,[[4758,[4743]]]],[4741,4759],[4740,[[4760,[4743]]]],[4741,4761],[4740,[[4762,[4743]]]],[4741,4763],[4740,[[4764,[4743]]]],[4741,4765],[4740,[[4766,[4743]]]],[4741,4767],[4740,[[4768,[4743]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4741,4769],[4740,[[4770,[4743]]]],[4741,4771],[4740,[[4772,[4743]]]],[4741,4773],[4740,[[4774,[4743]]]],[4741,4775],[4740,[[4776,[4743]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4777,4778],[4777,4779],[4777,4780],[4777,4781],[4777,4782],[-1,-2,[],[]],[4777,4783],[4777,4784],[4777,4785],[4777,4786],[4777,4787],[4777,4788],[4777,4789],[4777,4790],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4777,4791],[4777,4792],[4777,4793],[4777,4794],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4795,4796],[4795,4797],[4795,4798],[4795,4799],[4795,4800],[-1,-2,[],[]],[4795,4801],[4795,4802],[4795,4803],[4795,4804],[4795,4805],[4795,4806],[4795,4807],[4795,4808],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4795,4809],[4795,4810],[4795,4811],[4795,4812],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[4813,4814],[4815,[[4817,[4816]]]],[4813,4818],[4815,[[4819,[4816]]]],[[4815,103],4815],[-1,-2,[],[]],[-1,-2,[],[]],[4813,4820],[4815,[[4821,[4816]]]],[-1,-1,[]],[4813,4822],[4815,[[4823,[4816]]]],[4813,4824],[4815,[[4825,[4816]]]],[4813,4826],[4815,[[4827,[4816]]]],[-1,-2,[],[]],[4813,4828],[4815,[[4829,[4816]]]],[4813,4830],[4815,[[4831,[4816]]]],[4813,4832],[4815,[[4833,[4816]]]],[4813,4834],[4815,[[4835,[4816]]]],[4813,4836],[4815,[[4837,[4816]]]],[4813,4838],[4815,[[4839,[4816]]]],[4813,4840],[4815,[[4841,[4816]]]],[4813,4842],[4815,[[4843,[4816]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[4844,103],4844],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4845,4846],[4844,[[4848,[4847]]]],[4845,4849],[4844,[[4850,[4847]]]],[4845,4851],[4844,[[4852,[4847]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4853,4854],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4855,4856],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4857,4858],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4859,4860],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[4861,103],4861],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4862,4863],[4861,[[4865,[4864]]]],[4862,4866],[4862,4867],[4861,[[4868,[4864]]]],[4862,4869],[4861,[[4870,[4864]]]],[4862,4871],[4861,[[4872,[4864]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[4873,103],4873],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4874,4875],[4873,[[4877,[4876]]]],[4874,4878],[4873,[[4879,[4876]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4880,4881],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4882,4883],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4884,4885],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[4886,103],4886],[-1,-2,[],[]],[-1,-2,[],[]],[4887,4888],[4886,[[4890,[4889]]]],[4887,4891],[4886,[[4892,[4889]]]],[-1,-1,[]],[-1,-2,[],[]],[4887,4893],[4886,[[4894,[4889]]]],[4887,4895],[4886,[[4896,[4889]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4897,103],4897],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4898,4899],[4897,[[4901,[4900]]]],[4898,4902],[4897,[[4903,[4900]]]],[4898,4904],[4897,[[4905,[4900]]]],[4898,4906],[4897,[[4907,[4900]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4898,4908],[4897,[[4909,[4900]]]],[4898,4910],[4897,[[4911,[4900]]]],[4898,4912],[4897,[[4913,[4900]]]],[4898,4914],[4897,[[4915,[4900]]]],[4898,4916],[4897,[[4917,[4900]]]],[4898,4918],[4897,[[4919,[4900]]]],[4898,4920],[4897,[[4921,[4900]]]],[4898,4922],[4897,[[4923,[4900]]]],[-1,92,[]],0,0,0,0,0,0,0,[[4924,103],4924],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4925,4926],[4924,[[4928,[4927]]]],[4925,4929],[4924,[[4930,[4927]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4931,103],4931],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[4932,4933],[4931,[[4935,[4934]]]],[-1,-2,[],[]],[4932,4936],[4931,[[4937,[4934]]]],[4932,4938],[4931,[[4939,[4934]]]],[4932,4940],[4931,[[4941,[4934]]]],[4932,4942],[4931,[[4943,[4934]]]],[4932,4944],[4931,[[4945,[4934]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[4946,4947],[4948,[[4950,[4949]]]],[4946,4951],[4948,[[4952,[4949]]]],[4946,4953],[4948,[[4954,[4949]]]],[4946,4955],[4948,[[4956,[4949]]]],[[4948,103],4948],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4946,4957],[4948,[[4958,[4949]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[4959,103],4959],[-1,-2,[],[]],[-1,-2,[],[]],[4960,4961],[4959,[[4963,[4962]]]],[-1,-1,[]],[-1,-2,[],[]],[4960,4964],[4959,[[4965,[4962]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[4966,103],4966],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4967,4968],[4966,[[4970,[4969]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[4971,103],4971],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4972,4973],[4971,[[4975,[4974]]]],[4972,4976],[4971,[[4977,[4974]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4972,4978],[4971,[[4979,[4974]]]],[4972,4980],[4971,[[4981,[4974]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[4982,103],4982],[-1,-2,[],[]],[-1,-2,[],[]],[4983,4984],[4982,[[4986,[4985]]]],[4983,4987],[4982,[[4988,[4985]]]],[-1,-1,[]],[-1,-2,[],[]],[4983,4989],[4982,[[4990,[4985]]]],[4983,4991],[4982,[[4992,[4985]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[4993,4994],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4993,4995],[4993,4996],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[4997,103],4997],[-1,-2,[],[]],[-1,-2,[],[]],[4998,4999],[4997,[[5001,[5000]]]],[-1,-1,[]],[-1,-2,[],[]],[4998,5002],[4997,[[5003,[5000]]]],[4998,5004],[4997,[[5005,[5000]]]],[4998,5006],[4997,[[5007,[5000]]]],[4998,5008],[4997,[[5009,[5000]]]],[4998,5010],[4997,[[5011,[5000]]]],[4998,5012],[4997,[[5013,[5000]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[4998,5014],[4997,[[5015,[5000]]]],[4998,5016],[4997,[[5017,[5000]]]],[4998,5018],[4997,[[5019,[5000]]]],[4998,5020],[4997,[[5021,[5000]]]],[4998,5022],[4997,[[5023,[5000]]]],[4998,5024],[4997,[[5025,[5000]]]],[4998,5026],[4997,[[5027,[5000]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],0,[68,5028],0,[68,5029],0,[68,5030],0,[68,5031],0,[68,5032],0,[68,5033],0,[68,5034],0,[68,5035],0,[68,5036],0,[68,5037],0,[68,5038],0,[68,5039],0,[68,5040],0,[68,5041],0,[68,5042],0,[68,5043],0,[68,5044],0,[68,5045],0,[68,5046],0,[68,5047],0,[68,5048],0,[68,5049],0,[68,5050],0,[68,5051],0,[68,5052],0,[68,5053],0,[68,5054],0,[68,5055],0,[68,5056],0,[68,5057],0,[68,5058],0,[68,5059],0,[68,5060],0,[68,5061],0,[68,5062],0,[68,5063],[-1,-2,[],[]],0,[68,5064],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5065,103],5065],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5066,5067],[5065,[[5069,[5068]]]],[5066,5070],[5065,[[5071,[5068]]]],[5066,5072],[5065,[[5073,[5068]]]],[5066,5074],[5065,[[5075,[5068]]]],[-1,-2,[],[]],[5066,5076],[5065,[[5077,[5068]]]],[5066,5078],[5065,[[5079,[5068]]]],[5066,5080],[5065,[[5081,[5068]]]],[5066,5082],[5065,[[5083,[5068]]]],[5066,5084],[5065,[[5085,[5068]]]],[5066,5086],[5065,[[5087,[5068]]]],[5066,5088],[5065,[[5089,[5068]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5090,103],5090],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5091,5092],[5090,[[5094,[5093]]]],[5091,5095],[5090,[[5096,[5093]]]],[5091,5097],[5090,[[5098,[5093]]]],[5091,5099],[5090,[[5100,[5093]]]],[-1,-2,[],[]],[5091,5101],[5090,[[5102,[5093]]]],[5091,5103],[5090,[[5104,[5093]]]],[5091,5105],[5090,[[5106,[5093]]]],[5091,5107],[5090,[[5108,[5093]]]],[5091,5109],[5090,[[5110,[5093]]]],[5091,5111],[5090,[[5112,[5093]]]],[5091,5113],[5090,[[5114,[5093]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5115,103],5115],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5116,5117],[5115,[[5119,[5118]]]],[5116,5120],[5115,[[5121,[5118]]]],[5116,5122],[5115,[[5123,[5118]]]],[5116,5124],[5115,[[5125,[5118]]]],[-1,-2,[],[]],[5116,5126],[5115,[[5127,[5118]]]],[5116,5128],[5115,[[5129,[5118]]]],[5116,5130],[5115,[[5131,[5118]]]],[5116,5132],[5115,[[5133,[5118]]]],[5116,5134],[5115,[[5135,[5118]]]],[5116,5136],[5115,[[5137,[5118]]]],[5116,5138],[5115,[[5139,[5118]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5140,103],5140],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5141,5142],[5140,[[5144,[5143]]]],[5141,5145],[5140,[[5146,[5143]]]],[5141,5147],[5140,[[5148,[5143]]]],[5141,5149],[5140,[[5150,[5143]]]],[-1,-2,[],[]],[5141,5151],[5140,[[5152,[5143]]]],[5141,5153],[5140,[[5154,[5143]]]],[5141,5155],[5140,[[5156,[5143]]]],[5141,5157],[5140,[[5158,[5143]]]],[5141,5159],[5140,[[5160,[5143]]]],[5141,5161],[5140,[[5162,[5143]]]],[5141,5163],[5140,[[5164,[5143]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5165,103],5165],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5166,5167],[5165,[[5169,[5168]]]],[5166,5170],[5165,[[5171,[5168]]]],[5166,5172],[5165,[[5173,[5168]]]],[5166,5174],[5165,[[5175,[5168]]]],[-1,-2,[],[]],[5166,5176],[5165,[[5177,[5168]]]],[5166,5178],[5165,[[5179,[5168]]]],[5166,5180],[5165,[[5181,[5168]]]],[5166,5182],[5165,[[5183,[5168]]]],[5166,5184],[5165,[[5185,[5168]]]],[5166,5186],[5165,[[5187,[5168]]]],[5166,5188],[5165,[[5189,[5168]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5190,103],5190],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5191,5192],[5190,[[5194,[5193]]]],[5191,5195],[5190,[[5196,[5193]]]],[5191,5197],[5190,[[5198,[5193]]]],[5191,5199],[5190,[[5200,[5193]]]],[-1,-2,[],[]],[5191,5201],[5190,[[5202,[5193]]]],[5191,5203],[5190,[[5204,[5193]]]],[5191,5205],[5190,[[5206,[5193]]]],[5191,5207],[5190,[[5208,[5193]]]],[5191,5209],[5190,[[5210,[5193]]]],[5191,5211],[5190,[[5212,[5193]]]],[5191,5213],[5190,[[5214,[5193]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5215,103],5215],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5216,5217],[5215,[[5219,[5218]]]],[5216,5220],[5215,[[5221,[5218]]]],[5216,5222],[5215,[[5223,[5218]]]],[5216,5224],[5215,[[5225,[5218]]]],[-1,-2,[],[]],[5216,5226],[5215,[[5227,[5218]]]],[5216,5228],[5215,[[5229,[5218]]]],[5216,5230],[5215,[[5231,[5218]]]],[5216,5232],[5215,[[5233,[5218]]]],[5216,5234],[5215,[[5235,[5218]]]],[5216,5236],[5215,[[5237,[5218]]]],[5216,5238],[5215,[[5239,[5218]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5240,103],5240],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5241,5242],[5240,[[5244,[5243]]]],[5241,5245],[5240,[[5246,[5243]]]],[5241,5247],[5240,[[5248,[5243]]]],[5241,5249],[5240,[[5250,[5243]]]],[-1,-2,[],[]],[5241,5251],[5240,[[5252,[5243]]]],[5241,5253],[5240,[[5254,[5243]]]],[5241,5255],[5240,[[5256,[5243]]]],[5241,5257],[5240,[[5258,[5243]]]],[5241,5259],[5240,[[5260,[5243]]]],[5241,5261],[5240,[[5262,[5243]]]],[5241,5263],[5240,[[5264,[5243]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5265,103],5265],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5266,5267],[5265,[[5269,[5268]]]],[5266,5270],[5265,[[5271,[5268]]]],[5266,5272],[5265,[[5273,[5268]]]],[5266,5274],[5265,[[5275,[5268]]]],[-1,-2,[],[]],[5266,5276],[5265,[[5277,[5268]]]],[5266,5278],[5265,[[5279,[5268]]]],[5266,5280],[5265,[[5281,[5268]]]],[5266,5282],[5265,[[5283,[5268]]]],[5266,5284],[5265,[[5285,[5268]]]],[5266,5286],[5265,[[5287,[5268]]]],[5266,5288],[5265,[[5289,[5268]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5290,103],5290],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5291,5292],[5290,[[5294,[5293]]]],[5291,5295],[5290,[[5296,[5293]]]],[5291,5297],[5290,[[5298,[5293]]]],[5291,5299],[5290,[[5300,[5293]]]],[-1,-2,[],[]],[5291,5301],[5290,[[5302,[5293]]]],[5291,5303],[5290,[[5304,[5293]]]],[5291,5305],[5290,[[5306,[5293]]]],[5291,5307],[5290,[[5308,[5293]]]],[5291,5309],[5290,[[5310,[5293]]]],[5291,5311],[5290,[[5312,[5293]]]],[5291,5313],[5290,[[5314,[5293]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5315,103],5315],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5316,5317],[5315,[[5319,[5318]]]],[5316,5320],[5315,[[5321,[5318]]]],[5316,5322],[5315,[[5323,[5318]]]],[5316,5324],[5315,[[5325,[5318]]]],[-1,-2,[],[]],[5316,5326],[5315,[[5327,[5318]]]],[5316,5328],[5315,[[5329,[5318]]]],[5316,5330],[5315,[[5331,[5318]]]],[5316,5332],[5315,[[5333,[5318]]]],[5316,5334],[5315,[[5335,[5318]]]],[5316,5336],[5315,[[5337,[5318]]]],[5316,5338],[5315,[[5339,[5318]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5340,103],5340],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5341,5342],[5340,[[5344,[5343]]]],[5341,5345],[5340,[[5346,[5343]]]],[5341,5347],[5340,[[5348,[5343]]]],[5341,5349],[5340,[[5350,[5343]]]],[-1,-2,[],[]],[5341,5351],[5340,[[5352,[5343]]]],[5341,5353],[5340,[[5354,[5343]]]],[5341,5355],[5340,[[5356,[5343]]]],[5341,5357],[5340,[[5358,[5343]]]],[5341,5359],[5340,[[5360,[5343]]]],[5341,5361],[5340,[[5362,[5343]]]],[5341,5363],[5340,[[5364,[5343]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5365,103],5365],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5366,5367],[5365,[[5369,[5368]]]],[5366,5370],[5365,[[5371,[5368]]]],[5366,5372],[5365,[[5373,[5368]]]],[5366,5374],[5365,[[5375,[5368]]]],[-1,-2,[],[]],[5366,5376],[5365,[[5377,[5368]]]],[5366,5378],[5365,[[5379,[5368]]]],[5366,5380],[5365,[[5381,[5368]]]],[5366,5382],[5365,[[5383,[5368]]]],[5366,5384],[5365,[[5385,[5368]]]],[5366,5386],[5365,[[5387,[5368]]]],[5366,5388],[5365,[[5389,[5368]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5390,103],5390],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5391,5392],[5390,[[5394,[5393]]]],[5391,5395],[5390,[[5396,[5393]]]],[5391,5397],[5390,[[5398,[5393]]]],[5391,5399],[5390,[[5400,[5393]]]],[-1,-2,[],[]],[5391,5401],[5390,[[5402,[5393]]]],[5391,5403],[5390,[[5404,[5393]]]],[5391,5405],[5390,[[5406,[5393]]]],[5391,5407],[5390,[[5408,[5393]]]],[5391,5409],[5390,[[5410,[5393]]]],[5391,5411],[5390,[[5412,[5393]]]],[5391,5413],[5390,[[5414,[5393]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5415,103],5415],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5416,5417],[5415,[[5419,[5418]]]],[5416,5420],[5415,[[5421,[5418]]]],[5416,5422],[5415,[[5423,[5418]]]],[5416,5424],[5415,[[5425,[5418]]]],[-1,-2,[],[]],[5416,5426],[5415,[[5427,[5418]]]],[5416,5428],[5415,[[5429,[5418]]]],[5416,5430],[5415,[[5431,[5418]]]],[5416,5432],[5415,[[5433,[5418]]]],[5416,5434],[5415,[[5435,[5418]]]],[5416,5436],[5415,[[5437,[5418]]]],[5416,5438],[5415,[[5439,[5418]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5440,103],5440],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5441,5442],[5440,[[5444,[5443]]]],[5441,5445],[5440,[[5446,[5443]]]],[5441,5447],[5440,[[5448,[5443]]]],[5441,5449],[5440,[[5450,[5443]]]],[-1,-2,[],[]],[5441,5451],[5440,[[5452,[5443]]]],[5441,5453],[5440,[[5454,[5443]]]],[5441,5455],[5440,[[5456,[5443]]]],[5441,5457],[5440,[[5458,[5443]]]],[5441,5459],[5440,[[5460,[5443]]]],[5441,5461],[5440,[[5462,[5443]]]],[5441,5463],[5440,[[5464,[5443]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5465,103],5465],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5466,5467],[5465,[[5469,[5468]]]],[5466,5470],[5465,[[5471,[5468]]]],[5466,5472],[5465,[[5473,[5468]]]],[5466,5474],[5465,[[5475,[5468]]]],[-1,-2,[],[]],[5466,5476],[5465,[[5477,[5468]]]],[5466,5478],[5465,[[5479,[5468]]]],[5466,5480],[5465,[[5481,[5468]]]],[5466,5482],[5465,[[5483,[5468]]]],[5466,5484],[5465,[[5485,[5468]]]],[5466,5486],[5465,[[5487,[5468]]]],[5466,5488],[5465,[[5489,[5468]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5490,103],5490],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5491,5492],[5490,[[5494,[5493]]]],[5491,5495],[5490,[[5496,[5493]]]],[5491,5497],[5490,[[5498,[5493]]]],[5491,5499],[5490,[[5500,[5493]]]],[-1,-2,[],[]],[5491,5501],[5490,[[5502,[5493]]]],[5491,5503],[5490,[[5504,[5493]]]],[5491,5505],[5490,[[5506,[5493]]]],[5491,5507],[5490,[[5508,[5493]]]],[5491,5509],[5490,[[5510,[5493]]]],[5491,5511],[5490,[[5512,[5493]]]],[5491,5513],[5490,[[5514,[5493]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5515,103],5515],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5516,5517],[5515,[[5519,[5518]]]],[5516,5520],[5515,[[5521,[5518]]]],[5516,5522],[5515,[[5523,[5518]]]],[5516,5524],[5515,[[5525,[5518]]]],[-1,-2,[],[]],[5516,5526],[5515,[[5527,[5518]]]],[5516,5528],[5515,[[5529,[5518]]]],[5516,5530],[5515,[[5531,[5518]]]],[5516,5532],[5515,[[5533,[5518]]]],[5516,5534],[5515,[[5535,[5518]]]],[5516,5536],[5515,[[5537,[5518]]]],[5516,5538],[5515,[[5539,[5518]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5540,103],5540],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5541,5542],[5540,[[5544,[5543]]]],[5541,5545],[5540,[[5546,[5543]]]],[5541,5547],[5540,[[5548,[5543]]]],[5541,5549],[5540,[[5550,[5543]]]],[-1,-2,[],[]],[5541,5551],[5540,[[5552,[5543]]]],[5541,5553],[5540,[[5554,[5543]]]],[5541,5555],[5540,[[5556,[5543]]]],[5541,5557],[5540,[[5558,[5543]]]],[5541,5559],[5540,[[5560,[5543]]]],[5541,5561],[5540,[[5562,[5543]]]],[5541,5563],[5540,[[5564,[5543]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5565,103],5565],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5566,5567],[5565,[[5569,[5568]]]],[5566,5570],[5565,[[5571,[5568]]]],[5566,5572],[5565,[[5573,[5568]]]],[5566,5574],[5565,[[5575,[5568]]]],[-1,-2,[],[]],[5566,5576],[5565,[[5577,[5568]]]],[5566,5578],[5565,[[5579,[5568]]]],[5566,5580],[5565,[[5581,[5568]]]],[5566,5582],[5565,[[5583,[5568]]]],[5566,5584],[5565,[[5585,[5568]]]],[5566,5586],[5565,[[5587,[5568]]]],[5566,5588],[5565,[[5589,[5568]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5590,103],5590],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5591,5592],[5590,[[5594,[5593]]]],[5591,5595],[5590,[[5596,[5593]]]],[5591,5597],[5590,[[5598,[5593]]]],[5591,5599],[5590,[[5600,[5593]]]],[-1,-2,[],[]],[5591,5601],[5590,[[5602,[5593]]]],[5591,5603],[5590,[[5604,[5593]]]],[5591,5605],[5590,[[5606,[5593]]]],[5591,5607],[5590,[[5608,[5593]]]],[5591,5609],[5590,[[5610,[5593]]]],[5591,5611],[5590,[[5612,[5593]]]],[5591,5613],[5590,[[5614,[5593]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5615,103],5615],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5616,5617],[5615,[[5619,[5618]]]],[5616,5620],[5615,[[5621,[5618]]]],[5616,5622],[5615,[[5623,[5618]]]],[5616,5624],[5615,[[5625,[5618]]]],[-1,-2,[],[]],[5616,5626],[5615,[[5627,[5618]]]],[5616,5628],[5615,[[5629,[5618]]]],[5616,5630],[5615,[[5631,[5618]]]],[5616,5632],[5615,[[5633,[5618]]]],[5616,5634],[5615,[[5635,[5618]]]],[5616,5636],[5615,[[5637,[5618]]]],[5616,5638],[5615,[[5639,[5618]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5640,103],5640],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5641,5642],[5640,[[5644,[5643]]]],[5641,5645],[5640,[[5646,[5643]]]],[5641,5647],[5640,[[5648,[5643]]]],[5641,5649],[5640,[[5650,[5643]]]],[-1,-2,[],[]],[5641,5651],[5640,[[5652,[5643]]]],[5641,5653],[5640,[[5654,[5643]]]],[5641,5655],[5640,[[5656,[5643]]]],[5641,5657],[5640,[[5658,[5643]]]],[5641,5659],[5640,[[5660,[5643]]]],[5641,5661],[5640,[[5662,[5643]]]],[5641,5663],[5640,[[5664,[5643]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5665,103],5665],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5666,5667],[5665,[[5669,[5668]]]],[5666,5670],[5665,[[5671,[5668]]]],[5666,5672],[5665,[[5673,[5668]]]],[5666,5674],[5665,[[5675,[5668]]]],[-1,-2,[],[]],[5666,5676],[5665,[[5677,[5668]]]],[5666,5678],[5665,[[5679,[5668]]]],[5666,5680],[5665,[[5681,[5668]]]],[5666,5682],[5665,[[5683,[5668]]]],[5666,5684],[5665,[[5685,[5668]]]],[5666,5686],[5665,[[5687,[5668]]]],[5666,5688],[5665,[[5689,[5668]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5690,103],5690],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5691,5692],[5690,[[5694,[5693]]]],[5691,5695],[5690,[[5696,[5693]]]],[5691,5697],[5690,[[5698,[5693]]]],[5691,5699],[5690,[[5700,[5693]]]],[-1,-2,[],[]],[5691,5701],[5690,[[5702,[5693]]]],[5691,5703],[5690,[[5704,[5693]]]],[5691,5705],[5690,[[5706,[5693]]]],[5691,5707],[5690,[[5708,[5693]]]],[5691,5709],[5690,[[5710,[5693]]]],[5691,5711],[5690,[[5712,[5693]]]],[5691,5713],[5690,[[5714,[5693]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5715,103],5715],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5716,5717],[5715,[[5719,[5718]]]],[5716,5720],[5715,[[5721,[5718]]]],[5716,5722],[5715,[[5723,[5718]]]],[5716,5724],[5715,[[5725,[5718]]]],[-1,-2,[],[]],[5716,5726],[5715,[[5727,[5718]]]],[5716,5728],[5715,[[5729,[5718]]]],[5716,5730],[5715,[[5731,[5718]]]],[5716,5732],[5715,[[5733,[5718]]]],[5716,5734],[5715,[[5735,[5718]]]],[5716,5736],[5715,[[5737,[5718]]]],[5716,5738],[5715,[[5739,[5718]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5740,103],5740],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5741,5742],[5740,[[5744,[5743]]]],[5741,5745],[5740,[[5746,[5743]]]],[5741,5747],[5740,[[5748,[5743]]]],[5741,5749],[5740,[[5750,[5743]]]],[-1,-2,[],[]],[5741,5751],[5740,[[5752,[5743]]]],[5741,5753],[5740,[[5754,[5743]]]],[5741,5755],[5740,[[5756,[5743]]]],[5741,5757],[5740,[[5758,[5743]]]],[5741,5759],[5740,[[5760,[5743]]]],[5741,5761],[5740,[[5762,[5743]]]],[5741,5763],[5740,[[5764,[5743]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5765,103],5765],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5766,5767],[5765,[[5769,[5768]]]],[5766,5770],[5765,[[5771,[5768]]]],[5766,5772],[5765,[[5773,[5768]]]],[5766,5774],[5765,[[5775,[5768]]]],[-1,-2,[],[]],[5766,5776],[5765,[[5777,[5768]]]],[5766,5778],[5765,[[5779,[5768]]]],[5766,5780],[5765,[[5781,[5768]]]],[5766,5782],[5765,[[5783,[5768]]]],[5766,5784],[5765,[[5785,[5768]]]],[5766,5786],[5765,[[5787,[5768]]]],[5766,5788],[5765,[[5789,[5768]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5790,103],5790],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5791,5792],[5790,[[5794,[5793]]]],[5791,5795],[5790,[[5796,[5793]]]],[5791,5797],[5790,[[5798,[5793]]]],[5791,5799],[5790,[[5800,[5793]]]],[-1,-2,[],[]],[5791,5801],[5790,[[5802,[5793]]]],[5791,5803],[5790,[[5804,[5793]]]],[5791,5805],[5790,[[5806,[5793]]]],[5791,5807],[5790,[[5808,[5793]]]],[5791,5809],[5790,[[5810,[5793]]]],[5791,5811],[5790,[[5812,[5793]]]],[5791,5813],[5790,[[5814,[5793]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5815,103],5815],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5816,5817],[5815,[[5819,[5818]]]],[5816,5820],[5815,[[5821,[5818]]]],[5816,5822],[5815,[[5823,[5818]]]],[5816,5824],[5815,[[5825,[5818]]]],[-1,-2,[],[]],[5816,5826],[5815,[[5827,[5818]]]],[5816,5828],[5815,[[5829,[5818]]]],[5816,5830],[5815,[[5831,[5818]]]],[5816,5832],[5815,[[5833,[5818]]]],[5816,5834],[5815,[[5835,[5818]]]],[5816,5836],[5815,[[5837,[5818]]]],[5816,5838],[5815,[[5839,[5818]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5840,103],5840],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5841,5842],[5840,[[5844,[5843]]]],[5841,5845],[5840,[[5846,[5843]]]],[5841,5847],[5840,[[5848,[5843]]]],[5841,5849],[5840,[[5850,[5843]]]],[-1,-2,[],[]],[5841,5851],[5840,[[5852,[5843]]]],[5841,5853],[5840,[[5854,[5843]]]],[5841,5855],[5840,[[5856,[5843]]]],[5841,5857],[5840,[[5858,[5843]]]],[5841,5859],[5840,[[5860,[5843]]]],[5841,5861],[5840,[[5862,[5843]]]],[5841,5863],[5840,[[5864,[5843]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5865,103],5865],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5866,5867],[5865,[[5869,[5868]]]],[5866,5870],[5865,[[5871,[5868]]]],[5866,5872],[5865,[[5873,[5868]]]],[5866,5874],[5865,[[5875,[5868]]]],[-1,-2,[],[]],[5866,5876],[5865,[[5877,[5868]]]],[5866,5878],[5865,[[5879,[5868]]]],[5866,5880],[5865,[[5881,[5868]]]],[5866,5882],[5865,[[5883,[5868]]]],[5866,5884],[5865,[[5885,[5868]]]],[5866,5886],[5865,[[5887,[5868]]]],[5866,5888],[5865,[[5889,[5868]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5890,103],5890],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5891,5892],[5890,[[5894,[5893]]]],[5891,5895],[5890,[[5896,[5893]]]],[5891,5897],[5890,[[5898,[5893]]]],[5891,5899],[5890,[[5900,[5893]]]],[-1,-2,[],[]],[5891,5901],[5890,[[5902,[5893]]]],[5891,5903],[5890,[[5904,[5893]]]],[5891,5905],[5890,[[5906,[5893]]]],[5891,5907],[5890,[[5908,[5893]]]],[5891,5909],[5890,[[5910,[5893]]]],[5891,5911],[5890,[[5912,[5893]]]],[5891,5913],[5890,[[5914,[5893]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5915,103],5915],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5916,5917],[5915,[[5919,[5918]]]],[5916,5920],[5915,[[5921,[5918]]]],[5916,5922],[5915,[[5923,[5918]]]],[5916,5924],[5915,[[5925,[5918]]]],[-1,-2,[],[]],[5916,5926],[5915,[[5927,[5918]]]],[5916,5928],[5915,[[5929,[5918]]]],[5916,5930],[5915,[[5931,[5918]]]],[5916,5932],[5915,[[5933,[5918]]]],[5916,5934],[5915,[[5935,[5918]]]],[5916,5936],[5915,[[5937,[5918]]]],[5916,5938],[5915,[[5939,[5918]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[5940,103],5940],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[5941,5942],[5940,[[5944,[5943]]]],[5941,5945],[5940,[[5946,[5943]]]],[5941,5947],[5940,[[5948,[5943]]]],[5941,5949],[5940,[[5950,[5943]]]],[-1,-2,[],[]],[5941,5951],[5940,[[5952,[5943]]]],[5941,5953],[5940,[[5954,[5943]]]],[5941,5955],[5940,[[5956,[5943]]]],[5941,5957],[5940,[[5958,[5943]]]],[5941,5959],[5940,[[5960,[5943]]]],[5941,5961],[5940,[[5962,[5943]]]],[5941,5963],[5940,[[5964,[5943]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[5965,103],5965],[-1,-2,[],[]],[-1,-2,[],[]],[5966,5967],[5965,[[5969,[5968]]]],[5966,5970],[5965,[[5971,[5968]]]],[5966,5972],[5965,[[5973,[5968]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[69,5974],0,[69,5975],[-1,-1,[]],[69,5976],[69,5977],[69,5978],[69,5979],[69,5980],[69,5976],[69,5977],[69,5978],[69,5979],[69,5980],[69,5976],[69,5977],[69,5978],[69,5979],[69,5980],[69,5976],[69,5977],[69,5978],[69,5979],[69,5980],[69,5976],[69,5977],[69,5978],[69,5979],[69,5980],[69,5976],[69,5977],[69,5978],[69,5979],[69,5980],[69,5976],[69,5977],[69,5978],[69,5979],[69,5980],[69,5976],[69,5977],[69,5978],[69,5979],[69,5980],0,[[69,95],5976],[69,[[0,[[98,[],[[97,[5976]]]]]]]],0,[[69,95],5977],[69,[[0,[[98,[],[[97,[5977]]]]]]]],0,[[69,95],5978],[69,[[0,[[98,[],[[97,[5978]]]]]]]],0,[[69,95],5979],[69,[[0,[[98,[],[[97,[5979]]]]]]]],0,[[69,95],5980],[69,[[0,[[98,[],[[97,[5980]]]]]]]],[69,5981],[69,5982],[69,5981],[69,5982],[69,5981],[69,5982],[69,5981],[69,5982],0,[[69,95],5981],[69,[[0,[[98,[],[[97,[5981]]]]]]]],0,[[69,95],5982],[69,[[0,[[98,[],[[97,[5982]]]]]]]],0,[69,5983],0,[69,5984],0,[69,5985],0,[69,5986],[-1,-2,[],[]],[69,5987],[69,5988],[69,5989],[69,5990],[69,5991],[69,5987],[69,5988],[69,5989],[69,5990],[69,5991],[69,5987],[69,5988],[69,5989],[69,5990],[69,5991],[69,5987],[69,5988],[69,5989],[69,5990],[69,5991],[69,5987],[69,5988],[69,5989],[69,5990],[69,5991],[69,5987],[69,5988],[69,5989],[69,5990],[69,5991],[69,5987],[69,5988],[69,5989],[69,5990],[69,5991],[69,5987],[69,5988],[69,5989],[69,5990],[69,5991],0,[[69,95],5987],[69,[[0,[[98,[],[[97,[5987]]]]]]]],0,[[69,95],5988],[69,[[0,[[98,[],[[97,[5988]]]]]]]],0,[[69,95],5989],[69,[[0,[[98,[],[[97,[5989]]]]]]]],0,[[69,95],5990],[69,[[0,[[98,[],[[97,[5990]]]]]]]],0,[[69,95],5991],[69,[[0,[[98,[],[[97,[5991]]]]]]]],[69,5992],[69,5993],[69,5992],[69,5993],[69,5992],[69,5993],[69,5992],[69,5993],0,[[69,95],5992],[69,[[0,[[98,[],[[97,[5992]]]]]]]],0,[[69,95],5993],[69,[[0,[[98,[],[[97,[5993]]]]]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[5994,5995],[5996,[[5998,[5997]]]],[[5996,103],5996],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[5999,103],5999],[-1,-2,[],[]],[-1,-2,[],[]],[6000,6001],[5999,[[6003,[6002]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[6004,103],6004],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6005,6006],[6004,[[6008,[6007]]]],[-1,-2,[],[]],[6005,6009],[6004,[[6010,[6007]]]],[6005,6011],[6004,[[6012,[6007]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[6013,103],6013],[-1,-2,[],[]],[-1,-2,[],[]],[6014,6015],[6013,[[6017,[6016]]]],[6014,6018],[6013,[[6019,[6016]]]],[6014,6020],[6013,[[6021,[6016]]]],[6014,6022],[6013,[[6023,[6016]]]],[6014,6024],[6013,[[6025,[6016]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6026,103],6026],[-1,-2,[],[]],[-1,-2,[],[]],[6027,6028],[6026,[[6030,[6029]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6031,6032],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6033,103],6033],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6034,6035],[6033,[[6037,[6036]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[6038,103],6038],[-1,-2,[],[]],[-1,-2,[],[]],[6039,6040],[6038,[[6042,[6041]]]],[6039,6043],[6038,[[6044,[6041]]]],[-1,-1,[]],[-1,-2,[],[]],[6039,6045],[6038,[[6046,[6041]]]],[6039,6047],[6038,[[6048,[6041]]]],[6039,6049],[6038,[[6050,[6041]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6051,6052],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6053,103],6053],[-1,-2,[],[]],[-1,-2,[],[]],[6053,[[6055,[6054]]]],[6053,[[6056,[6054]]]],[6053,[[6057,[6054]]]],[6053,[[6058,[6054]]]],[6053,[[6059,[6054]]]],[6053,[[6060,[6054]]]],[6053,[[6061,[6054]]]],[6053,[[6062,[6054]]]],[6053,[[6063,[6054]]]],[6053,[[6064,[6054]]]],[6053,[[6065,[6054]]]],[6053,[[6066,[6054]]]],[6053,[[6067,[6054]]]],[6053,[[6068,[6054]]]],[6053,[[6069,[6054]]]],[6053,[[6070,[6054]]]],[-1,-1,[]],[6053,[[6071,[6054]]]],[6053,[[6072,[6054]]]],[6053,[[6073,[6054]]]],[6053,[[6074,[6054]]]],[-1,-2,[],[]],[6053,[[6075,[6054]]]],[6053,[[6076,[6054]]]],[6053,[[6077,[6054]]]],[6053,[[6078,[6054]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6079,103],6079],[-1,-2,[],[]],[-1,-2,[],[]],[6080,6081],[6079,[[6083,[6082]]]],[6080,6084],[6079,[[6085,[6082]]]],[6080,6086],[6079,[[6087,[6082]]]],[6080,6088],[6079,[[6089,[6082]]]],[6080,6090],[6079,[[6091,[6082]]]],[6080,6092],[6079,[[6093,[6082]]]],[6080,6094],[6079,[[6095,[6082]]]],[6080,6096],[6079,[[6097,[6082]]]],[6080,6098],[6079,[[6099,[6082]]]],[6080,6100],[6079,[[6101,[6082]]]],[6080,6102],[6079,[[6103,[6082]]]],[6080,6104],[6079,[[6105,[6082]]]],[6080,6106],[6079,[[6107,[6082]]]],[6080,6108],[6079,[[6109,[6082]]]],[6080,6110],[6079,[[6111,[6082]]]],[6080,6112],[6079,[[6113,[6082]]]],[-1,-1,[]],[6080,6114],[6079,[[6115,[6082]]]],[6080,6116],[6079,[[6117,[6082]]]],[6080,6118],[6079,[[6119,[6082]]]],[6080,6120],[6079,[[6121,[6082]]]],[-1,-2,[],[]],[6080,6122],[6079,[[6123,[6082]]]],[6080,6124],[6079,[[6125,[6082]]]],[6080,6126],[6079,[[6127,[6082]]]],[6080,6128],[6079,[[6129,[6082]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6130,6131],[6130,6132],[6130,6133],[6130,6134],[6130,6135],[6130,6136],[6130,6137],[6130,6138],[6130,6139],[6130,6140],[6130,6141],[6130,6142],[6130,6143],[6130,6144],[6130,6145],[6130,6146],[-1,-1,[]],[6130,6147],[6130,6148],[6130,6149],[6130,6150],[-1,-2,[],[]],[6130,6151],[6130,6152],[6130,6153],[6130,6154],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6155,6156],[6155,6157],[6155,6158],[6155,6159],[6155,6160],[6155,6161],[6155,6162],[6155,6163],[6155,6164],[6155,6165],[6155,6166],[6155,6167],[6155,6168],[6155,6169],[6155,6170],[6155,6171],[-1,-1,[]],[6155,6172],[6155,6173],[6155,6174],[6155,6175],[-1,-2,[],[]],[6155,6176],[6155,6177],[6155,6178],[6155,6179],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[6180,103],6180],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6181,6182],[6180,[[6184,[6183]]]],[-1,-2,[],[]],[6181,6185],[6180,[[6186,[6183]]]],[6181,6187],[6180,[[6188,[6183]]]],[6181,6189],[6180,[[6190,[6183]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[6191,103],6191],[-1,-2,[],[]],[-1,-2,[],[]],[6192,6193],[6191,[[6195,[6194]]]],[6192,6196],[6191,[[6197,[6194]]]],[6192,6198],[6191,[[6199,[6194]]]],[6192,6200],[6191,[[6201,[6194]]]],[6192,6202],[6191,[[6203,[6194]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6204,103],6204],[-1,-2,[],[]],[-1,-2,[],[]],[6205,6206],[6204,[[6208,[6207]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6209,6210],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6211,103],6211],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6212,6213],[6211,[[6215,[6214]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6216,103],6216],[-1,-2,[],[]],[-1,-2,[],[]],[6217,6218],[6216,[[6220,[6219]]]],[6217,6221],[6216,[[6222,[6219]]]],[-1,-1,[]],[-1,-2,[],[]],[6217,6223],[6216,[[6224,[6219]]]],[6217,6225],[6216,[[6226,[6219]]]],[6217,6227],[6216,[[6228,[6219]]]],[6217,6229],[6216,[[6230,[6219]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6231,6232],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[70,6233],0,[70,6234],0,[70,6235],0,[70,6236],0,[70,6237],0,[70,6238],0,[70,6239],0,[70,6240],0,[70,6241],0,[70,6242],0,[70,6243],0,[70,6244],0,[70,6245],0,[70,6246],0,[70,6247],0,[70,6248],0,[70,6249],0,[70,6250],0,[70,6251],0,[70,6252],0,[70,6253],0,[70,6254],0,[70,6255],0,[70,6256],0,[70,6257],0,[70,6258],0,[70,6259],0,[70,6260],0,[70,6261],0,[70,6262],0,[70,6263],0,[70,6264],0,[70,6265],[-1,-1,[]],0,[70,6266],0,[70,6267],0,[70,6268],0,[70,6269],0,[70,6270],0,[70,6271],0,[70,6272],0,[70,6273],0,[70,6274],0,[70,6275],0,[70,6276],0,[70,6277],0,[70,6278],0,[70,6279],0,[70,6280],0,[70,6281],0,[70,6282],0,[70,6283],0,[70,6284],0,[70,6285],0,[70,6286],0,[70,6287],0,[70,6288],0,[70,6289],0,[70,6290],[-1,-2,[],[]],0,[70,6291],0,[70,6292],0,[70,6293],0,[70,6294],0,[70,6295],0,[70,6296],0,[70,6297],0,[70,6298],0,[70,6299],0,[70,6300],0,[70,6301],0,[70,6302],0,[70,6303],0,[70,6304],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,[70,6305],0,[70,6306],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6307,6308],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[6309,103],6309],[-1,-2,[],[]],[-1,-2,[],[]],[6310,6311],[6309,[[6313,[6312]]]],[6310,6314],[6309,[[6315,[6312]]]],[6310,6316],[6309,[[6317,[6312]]]],[6310,6318],[6309,[[6319,[6312]]]],[6309,[[6320,[6312]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6321,6322],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[6323,103],6323],[-1,-2,[],[]],[-1,-2,[],[]],[6324,6325],[6323,[[6327,[6326]]]],[6324,6328],[6323,[[6329,[6326]]]],[6324,6330],[6323,[[6331,[6326]]]],[6324,6332],[6323,[[6333,[6326]]]],[6323,[[6334,[6326]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6335,6336],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[6337,103],6337],[-1,-2,[],[]],[-1,-2,[],[]],[6338,6339],[6337,[[6341,[6340]]]],[6338,6342],[6337,[[6343,[6340]]]],[6338,6344],[6337,[[6345,[6340]]]],[6338,6346],[6337,[[6347,[6340]]]],[6337,[[6348,[6340]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6349,6350],[6349,6351],[6349,6352],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,[[6353,103],6353],[-1,-2,[],[]],[-1,-2,[],[]],[6353,[[6355,[6354]]]],[6356,6357],[6353,[[6358,[6354]]]],[6356,6359],[6353,[[6360,[6354]]]],[6356,6361],[6353,[[6362,[6354]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6363,103],6363],[-1,-2,[],[]],[-1,-2,[],[]],[6364,6365],[6363,[[6367,[6366]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6368,103],6368],[-1,-2,[],[]],[-1,-2,[],[]],[6369,6370],[6368,[[6372,[6371]]]],[6369,6373],[6368,[[6374,[6371]]]],[6369,6375],[6368,[[6376,[6371]]]],[6369,6377],[6368,[[6378,[6371]]]],[6369,6379],[6368,[[6380,[6371]]]],[6369,6381],[6368,[[6382,[6371]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6383,103],6383],[-1,-2,[],[]],[-1,-2,[],[]],[6384,6385],[6383,[[6387,[6386]]]],[6384,6388],[6383,[[6389,[6386]]]],[6384,6390],[6383,[[6391,[6386]]]],[6384,6392],[6383,[[6393,[6386]]]],[6384,6394],[6383,[[6395,[6386]]]],[6384,6396],[6383,[[6397,[6386]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6398,103],6398],[-1,-2,[],[]],[-1,-2,[],[]],[6399,6400],[6398,[[6402,[6401]]]],[6399,6403],[6398,[[6404,[6401]]]],[6399,6405],[6398,[[6406,[6401]]]],[6399,6407],[6398,[[6408,[6401]]]],[6399,6409],[6398,[[6410,[6401]]]],[6399,6411],[6398,[[6412,[6401]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6413,103],6413],[-1,-2,[],[]],[-1,-2,[],[]],[6414,6415],[6413,[[6417,[6416]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6418,103],6418],[-1,-2,[],[]],[-1,-2,[],[]],[6419,6420],[6418,[[6422,[6421]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6423,103],6423],[-1,-2,[],[]],[-1,-2,[],[]],[6424,6425],[6423,[[6427,[6426]]]],[6424,6428],[6423,[[6429,[6426]]]],[6424,6430],[6423,[[6431,[6426]]]],[6424,6432],[6423,[[6433,[6426]]]],[6424,6434],[6423,[[6435,[6426]]]],[6424,6436],[6423,[[6437,[6426]]]],[6424,6438],[6423,[[6439,[6426]]]],[6424,6440],[6423,[[6441,[6426]]]],[6424,6442],[6423,[[6443,[6426]]]],[6424,6444],[6423,[[6445,[6426]]]],[6424,6446],[6423,[[6447,[6426]]]],[6424,6448],[6423,[[6449,[6426]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6450,103],6450],[-1,-2,[],[]],[-1,-2,[],[]],[6451,6452],[6450,[[6454,[6453]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6455,103],6455],[-1,-2,[],[]],[-1,-2,[],[]],[6456,6457],[6455,[[6459,[6458]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6460,103],6460],[-1,-2,[],[]],[-1,-2,[],[]],[6461,6462],[6460,[[6464,[6463]]]],[6461,6465],[6460,[[6466,[6463]]]],[6461,6467],[6460,[[6468,[6463]]]],[6461,6469],[6460,[[6470,[6463]]]],[6461,6471],[6460,[[6472,[6463]]]],[6461,6473],[6460,[[6474,[6463]]]],[6461,6475],[6460,[[6476,[6463]]]],[6461,6477],[6460,[[6478,[6463]]]],[6461,6479],[6460,[[6480,[6463]]]],[6461,6481],[6460,[[6482,[6463]]]],[6461,6483],[6460,[[6484,[6463]]]],[6461,6485],[6460,[[6486,[6463]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6487,103],6487],[-1,-2,[],[]],[-1,-2,[],[]],[6488,6489],[6487,[[6491,[6490]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6492,103],6492],[-1,-2,[],[]],[-1,-2,[],[]],[6493,6494],[6492,[[6496,[6495]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6497,103],6497],[-1,-2,[],[]],[-1,-2,[],[]],[6498,6499],[6497,[[6501,[6500]]]],[6498,6502],[6497,[[6503,[6500]]]],[6498,6504],[6497,[[6505,[6500]]]],[6498,6506],[6497,[[6507,[6500]]]],[6498,6508],[6497,[[6509,[6500]]]],[6498,6510],[6497,[[6511,[6500]]]],[6498,6512],[6497,[[6513,[6500]]]],[6498,6514],[6497,[[6515,[6500]]]],[6498,6516],[6497,[[6517,[6500]]]],[6498,6518],[6497,[[6519,[6500]]]],[6498,6520],[6497,[[6521,[6500]]]],[6498,6522],[6497,[[6523,[6500]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6524,103],6524],[-1,-2,[],[]],[-1,-2,[],[]],[6525,6526],[6524,[[6528,[6527]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6529,103],6529],[-1,-2,[],[]],[-1,-2,[],[]],[6530,6531],[6529,[[6533,[6532]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6534,103],6534],[-1,-2,[],[]],[-1,-2,[],[]],[6535,6536],[6535,6537],[6535,6538],[6535,6539],[6534,[[6541,[6540]]]],[6535,6542],[6534,[[6543,[6540]]]],[6535,6544],[6534,[[6545,[6540]]]],[6535,6546],[6534,[[6547,[6540]]]],[6535,6548],[6534,[[6549,[6540]]]],[6535,6550],[6534,[[6551,[6540]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6552,103],6552],[-1,-2,[],[]],[-1,-2,[],[]],[6553,6554],[6552,[[6556,[6555]]]],[6553,6557],[6552,[[6558,[6555]]]],[6553,6559],[6552,[[6560,[6555]]]],[6553,6561],[6552,[[6562,[6555]]]],[6553,6563],[6552,[[6564,[6555]]]],[6553,6565],[6552,[[6566,[6555]]]],[6553,6567],[6552,[[6568,[6555]]]],[6553,6569],[6552,[[6570,[6555]]]],[6553,6571],[6552,[[6572,[6555]]]],[6553,6573],[6552,[[6574,[6555]]]],[6553,6575],[6552,[[6576,[6555]]]],[6553,6577],[6552,[[6578,[6555]]]],[6553,6579],[6552,[[6580,[6555]]]],[6553,6581],[6552,[[6582,[6555]]]],[6553,6583],[6552,[[6584,[6555]]]],[6553,6585],[6552,[[6586,[6555]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[6587,103],6587],[-1,-2,[],[]],[-1,-2,[],[]],[6588,6589],[6587,[[6591,[6590]]]],[6588,6592],[6587,[[6593,[6590]]]],[6588,6594],[6587,[[6595,[6590]]]],[6588,6596],[6587,[[6597,[6590]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6598,6599],[6598,6600],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6601,103],6601],[-1,-2,[],[]],[-1,-2,[],[]],[6602,6603],[6601,[[6605,[6604]]]],[6602,6606],[6601,[[6607,[6604]]]],[6602,6608],[6601,[[6609,[6604]]]],[6602,6610],[6601,[[6611,[6604]]]],[6602,6612],[6601,[[6613,[6604]]]],[6602,6614],[6601,[[6615,[6604]]]],[6602,6616],[6601,[[6617,[6604]]]],[6602,6618],[6601,[[6619,[6604]]]],[6602,6620],[6601,[[6621,[6604]]]],[6602,6622],[6601,[[6623,[6604]]]],[6602,6624],[6601,[[6625,[6604]]]],[6602,6626],[6601,[[6627,[6604]]]],[6602,6628],[6601,[[6629,[6604]]]],[6602,6630],[6601,[[6631,[6604]]]],[6602,6632],[6601,[[6633,[6604]]]],[6602,6634],[6601,[[6635,[6604]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[6636,103],6636],[-1,-2,[],[]],[-1,-2,[],[]],[6637,6638],[6636,[[6640,[6639]]]],[6637,6641],[6636,[[6642,[6639]]]],[6637,6643],[6636,[[6644,[6639]]]],[6637,6645],[6636,[[6646,[6639]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6647,6648],[6647,6649],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6650,103],6650],[-1,-2,[],[]],[-1,-2,[],[]],[6651,6652],[6650,[[6654,[6653]]]],[6651,6655],[6650,[[6656,[6653]]]],[6651,6657],[6650,[[6658,[6653]]]],[6651,6659],[6650,[[6660,[6653]]]],[6651,6661],[6650,[[6662,[6653]]]],[6651,6663],[6650,[[6664,[6653]]]],[6651,6665],[6650,[[6666,[6653]]]],[6651,6667],[6650,[[6668,[6653]]]],[6651,6669],[6650,[[6670,[6653]]]],[6651,6671],[6650,[[6672,[6653]]]],[6651,6673],[6650,[[6674,[6653]]]],[6651,6675],[6650,[[6676,[6653]]]],[6651,6677],[6650,[[6678,[6653]]]],[6651,6679],[6650,[[6680,[6653]]]],[6651,6681],[6650,[[6682,[6653]]]],[6651,6683],[6650,[[6684,[6653]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[6685,103],6685],[-1,-2,[],[]],[-1,-2,[],[]],[6686,6687],[6685,[[6689,[6688]]]],[6686,6690],[6685,[[6691,[6688]]]],[6686,6692],[6685,[[6693,[6688]]]],[6686,6694],[6685,[[6695,[6688]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[6696,6697],[6696,6698],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6699,103],6699],[-1,-2,[],[]],[-1,-2,[],[]],[6700,6701],[6699,[[6703,[6702]]]],[6700,6704],[6699,[[6705,[6702]]]],[6700,6706],[6699,[[6707,[6702]]]],[6700,6708],[6699,[[6709,[6702]]]],[6700,6710],[6699,[[6711,[6702]]]],[6700,6712],[6699,[[6713,[6702]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[6700,6714],[6699,[[6715,[6702]]]],[6700,6716],[6699,[[6717,[6702]]]],[6700,6718],[6699,[[6719,[6702]]]],[6700,6720],[6699,[[6721,[6702]]]],[6700,6722],[6699,[[6723,[6702]]]],[6700,6724],[6699,[[6725,[6702]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6726,103],6726],[-1,-2,[],[]],[-1,-2,[],[]],[6727,6728],[6726,[[6730,[6729]]]],[6727,6731],[6726,[[6732,[6729]]]],[6727,6733],[6726,[[6734,[6729]]]],[6727,6735],[6726,[[6736,[6729]]]],[6727,6737],[6726,[[6738,[6729]]]],[6727,6739],[6726,[[6740,[6729]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[6727,6741],[6726,[[6742,[6729]]]],[6727,6743],[6726,[[6744,[6729]]]],[6727,6745],[6726,[[6746,[6729]]]],[6727,6747],[6726,[[6748,[6729]]]],[6727,6749],[6726,[[6750,[6729]]]],[6727,6751],[6726,[[6752,[6729]]]],0,0,0,0,0,0,0,0,0,[[6753,103],6753],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6754,6755],[6753,[[6757,[6756]]]],[6754,6758],[6753,[[6759,[6756]]]],[6754,6760],[6753,[[6761,[6756]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6762,103],6762],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6763,6764],[6762,[[6766,[6765]]]],[6763,6767],[6762,[[6768,[6765]]]],[6763,6769],[6762,[[6770,[6765]]]],[6763,6771],[6762,[[6772,[6765]]]],[6763,6773],[6762,[[6774,[6765]]]],[6763,6775],[6762,[[6776,[6765]]]],[6763,6777],[6762,[[6778,[6765]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[6779,103],6779],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6780,6781],[6779,[[6783,[6782]]]],[6780,6784],[6779,[[6785,[6782]]]],[6780,6786],[6779,[[6787,[6782]]]],[6780,6788],[6779,[[6789,[6782]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6790,103],6790],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6791,6792],[6790,[[6794,[6793]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6795,103],6795],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6796,6797],[6795,[[6799,[6798]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6800,103],6800],[-1,-2,[],[]],[-1,-2,[],[]],[6801,6802],[6800,[[6804,[6803]]]],[6801,6805],[6800,[[6806,[6803]]]],[6801,6807],[6800,[[6808,[6803]]]],[6801,6809],[6800,[[6810,[6803]]]],[6801,6811],[6800,[[6812,[6803]]]],[6801,6813],[6800,[[6814,[6803]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[6801,6815],[6800,[[6816,[6803]]]],[6801,6817],[6800,[[6818,[6803]]]],[6801,6819],[6800,[[6820,[6803]]]],[6801,6821],[6800,[[6822,[6803]]]],[6801,6823],[6800,[[6824,[6803]]]],[6801,6825],[6800,[[6826,[6803]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6827,103],6827],[-1,-2,[],[]],[-1,-2,[],[]],[6828,6829],[6827,[[6831,[6830]]]],[6828,6832],[6827,[[6833,[6830]]]],[6828,6834],[6827,[[6835,[6830]]]],[6828,6836],[6827,[[6837,[6830]]]],[6828,6838],[6827,[[6839,[6830]]]],[6828,6840],[6827,[[6841,[6830]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[6828,6842],[6827,[[6843,[6830]]]],[6828,6844],[6827,[[6845,[6830]]]],[6828,6846],[6827,[[6847,[6830]]]],[6828,6848],[6827,[[6849,[6830]]]],[6828,6850],[6827,[[6851,[6830]]]],[6828,6852],[6827,[[6853,[6830]]]],0,0,0,0,0,0,0,0,0,[[6854,103],6854],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6855,6856],[6854,[[6858,[6857]]]],[6855,6859],[6854,[[6860,[6857]]]],[6855,6861],[6854,[[6862,[6857]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6863,103],6863],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6864,6865],[6863,[[6867,[6866]]]],[6864,6868],[6863,[[6869,[6866]]]],[6864,6870],[6863,[[6871,[6866]]]],[6864,6872],[6863,[[6873,[6866]]]],[6864,6874],[6863,[[6875,[6866]]]],[6864,6876],[6863,[[6877,[6866]]]],[6864,6878],[6863,[[6879,[6866]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[6880,103],6880],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6881,6882],[6880,[[6884,[6883]]]],[6881,6885],[6880,[[6886,[6883]]]],[6881,6887],[6880,[[6888,[6883]]]],[6881,6889],[6880,[[6890,[6883]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6891,103],6891],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6892,6893],[6891,[[6895,[6894]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6896,103],6896],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6897,6898],[6896,[[6900,[6899]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6901,103],6901],[-1,-2,[],[]],[-1,-2,[],[]],[6902,6903],[6901,[[6905,[6904]]]],[6902,6906],[6901,[[6907,[6904]]]],[6902,6908],[6901,[[6909,[6904]]]],[6902,6910],[6901,[[6911,[6904]]]],[6902,6912],[6901,[[6913,[6904]]]],[6902,6914],[6901,[[6915,[6904]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[6902,6916],[6901,[[6917,[6904]]]],[6902,6918],[6901,[[6919,[6904]]]],[6902,6920],[6901,[[6921,[6904]]]],[6902,6922],[6901,[[6923,[6904]]]],[6902,6924],[6901,[[6925,[6904]]]],[6902,6926],[6901,[[6927,[6904]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6928,103],6928],[-1,-2,[],[]],[-1,-2,[],[]],[6929,6930],[6928,[[6932,[6931]]]],[6929,6933],[6928,[[6934,[6931]]]],[6929,6935],[6928,[[6936,[6931]]]],[6929,6937],[6928,[[6938,[6931]]]],[6929,6939],[6928,[[6940,[6931]]]],[6929,6941],[6928,[[6942,[6931]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[6929,6943],[6928,[[6944,[6931]]]],[6929,6945],[6928,[[6946,[6931]]]],[6929,6947],[6928,[[6948,[6931]]]],[6929,6949],[6928,[[6950,[6931]]]],[6929,6951],[6928,[[6952,[6931]]]],[6929,6953],[6928,[[6954,[6931]]]],0,0,0,0,0,0,0,0,0,[[6955,103],6955],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6956,6957],[6955,[[6959,[6958]]]],[6956,6960],[6955,[[6961,[6958]]]],[6956,6962],[6955,[[6963,[6958]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[6964,103],6964],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6965,6966],[6964,[[6968,[6967]]]],[6965,6969],[6964,[[6970,[6967]]]],[6965,6971],[6964,[[6972,[6967]]]],[6965,6973],[6964,[[6974,[6967]]]],[6965,6975],[6964,[[6976,[6967]]]],[6965,6977],[6964,[[6978,[6967]]]],[6965,6979],[6964,[[6980,[6967]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[6981,103],6981],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6982,6983],[6981,[[6985,[6984]]]],[6982,6986],[6981,[[6987,[6984]]]],[6982,6988],[6981,[[6989,[6984]]]],[6982,6990],[6981,[[6991,[6984]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6992,103],6992],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6993,6994],[6992,[[6996,[6995]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[6997,103],6997],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[6998,6999],[6997,[[7001,[7000]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7002,103],7002],[-1,-2,[],[]],[-1,-2,[],[]],[7002,[[7004,[7003]]]],[7002,[[7005,[7003]]]],[7002,[[7006,[7003]]]],[7002,[[7007,[7003]]]],[7002,[[7008,[7003]]]],[7002,[[7009,[7003]]]],[7002,[[7010,[7003]]]],[7002,[[7011,[7003]]]],[7002,[[7012,[7003]]]],[7002,[[7013,[7003]]]],[7002,[[7014,[7003]]]],[7002,[[7015,[7003]]]],[7002,[[7016,[7003]]]],[7002,[[7017,[7003]]]],[7002,[[7018,[7003]]]],[-1,-1,[]],[-1,-2,[],[]],[7002,[[7019,[7003]]]],[7002,[[7020,[7003]]]],[7002,[[7021,[7003]]]],[7002,[[7022,[7003]]]],[7002,[[7023,[7003]]]],[7002,[[7024,[7003]]]],[7002,[[7025,[7003]]]],[7002,[[7026,[7003]]]],[7002,[[7027,[7003]]]],[7002,[[7028,[7003]]]],[7002,[[7029,[7003]]]],[7002,[[7030,[7003]]]],[7002,[[7031,[7003]]]],[7002,[[7032,[7003]]]],[7002,[[7033,[7003]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7034,103],7034],[-1,-2,[],[]],[-1,-2,[],[]],[7035,7036],[7034,[[7038,[7037]]]],[7035,7039],[7034,[[7040,[7037]]]],[7035,7041],[7034,[[7042,[7037]]]],[7035,7043],[7034,[[7044,[7037]]]],[7035,7045],[7034,[[7046,[7037]]]],[7035,7047],[7034,[[7048,[7037]]]],[7035,7049],[7034,[[7050,[7037]]]],[7035,7051],[7034,[[7052,[7037]]]],[7035,7053],[7034,[[7054,[7037]]]],[7035,7055],[7034,[[7056,[7037]]]],[7035,7057],[7034,[[7058,[7037]]]],[7035,7059],[7034,[[7060,[7037]]]],[7035,7061],[7034,[[7062,[7037]]]],[7035,7063],[7034,[[7064,[7037]]]],[7035,7065],[7034,[[7066,[7037]]]],[-1,-1,[]],[-1,-2,[],[]],[7035,7067],[7034,[[7068,[7037]]]],[7035,7069],[7034,[[7070,[7037]]]],[7035,7071],[7034,[[7072,[7037]]]],[7035,7073],[7034,[[7074,[7037]]]],[7035,7075],[7034,[[7076,[7037]]]],[7035,7077],[7034,[[7078,[7037]]]],[7035,7079],[7034,[[7080,[7037]]]],[7035,7081],[7034,[[7082,[7037]]]],[7035,7083],[7034,[[7084,[7037]]]],[7035,7085],[7034,[[7086,[7037]]]],[7035,7087],[7034,[[7088,[7037]]]],[7035,7089],[7034,[[7090,[7037]]]],[7035,7091],[7034,[[7092,[7037]]]],[7035,7093],[7034,[[7094,[7037]]]],[7035,7095],[7034,[[7096,[7037]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7097,7098],[7097,7099],[7097,7100],[7097,7101],[7097,7102],[7097,7103],[7097,7104],[7097,7105],[7097,7106],[7097,7107],[7097,7108],[7097,7109],[7097,7110],[7097,7111],[7097,7112],[-1,-1,[]],[-1,-2,[],[]],[7097,7113],[7097,7114],[7097,7115],[7097,7116],[7097,7117],[7097,7118],[7097,7119],[7097,7120],[7097,7121],[7097,7122],[7097,7123],[7097,7124],[7097,7125],[7097,7126],[7097,7127],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7128,7129],[7128,7130],[7128,7131],[7128,7132],[7128,7133],[7128,7134],[7128,7135],[7128,7136],[7128,7137],[7128,7138],[7128,7139],[7128,7140],[7128,7141],[7128,7142],[7128,7143],[-1,-1,[]],[-1,-2,[],[]],[7128,7144],[7128,7145],[7128,7146],[7128,7147],[7128,7148],[7128,7149],[7128,7150],[7128,7151],[7128,7152],[7128,7153],[7128,7154],[7128,7155],[7128,7156],[7128,7157],[7128,7158],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[7159,103],7159],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7160,7161],[7159,[[7163,[7162]]]],[7160,7164],[7159,[[7165,[7162]]]],[7160,7166],[7159,[[7167,[7162]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[7168,103],7168],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7169,7170],[7168,[[7172,[7171]]]],[7169,7173],[7168,[[7174,[7171]]]],[7169,7175],[7168,[[7176,[7171]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[7177,103],7177],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7178,7179],[7177,[[7181,[7180]]]],[7178,7182],[7177,[[7183,[7180]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7184,7185],[7184,7186],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[7187,103],7187],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7188,7189],[7187,[[7191,[7190]]]],[7188,7192],[7187,[[7193,[7190]]]],[7188,7194],[7187,[[7195,[7190]]]],[7188,7196],[7187,[[7197,[7190]]]],[7188,7198],[7187,[[7199,[7190]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[7200,103],7200],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7201,7202],[7200,[[7204,[7203]]]],[7201,7205],[7200,[[7206,[7203]]]],[7201,7207],[7200,[[7208,[7203]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[7209,103],7209],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7210,7211],[7209,[[7213,[7212]]]],[7210,7214],[7209,[[7215,[7212]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7216,7217],[7216,7218],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[7219,103],7219],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7220,7221],[7219,[[7223,[7222]]]],[7220,7224],[7219,[[7225,[7222]]]],[7220,7226],[7219,[[7227,[7222]]]],[7220,7228],[7219,[[7229,[7222]]]],[7220,7230],[7219,[[7231,[7222]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[7232,103],7232],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7233,7234],[7232,[[7236,[7235]]]],[7233,7237],[7232,[[7238,[7235]]]],[7233,7239],[7232,[[7240,[7235]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[7241,103],7241],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7242,7243],[7241,[[7245,[7244]]]],[7242,7246],[7241,[[7247,[7244]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7248,7249],[7248,7250],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[7251,103],7251],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7252,7253],[7251,[[7255,[7254]]]],[7252,7256],[7251,[[7257,[7254]]]],[7252,7258],[7251,[[7259,[7254]]]],[7252,7260],[7251,[[7261,[7254]]]],[7252,7262],[7251,[[7263,[7254]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7264,103],7264],[-1,-2,[],[]],[-1,-2,[],[]],[7265,7266],[7264,[[7268,[7267]]]],[7265,7269],[7264,[[7270,[7267]]]],[7265,7271],[7264,[[7272,[7267]]]],[-1,-1,[]],[-1,-2,[],[]],[7265,7273],[7264,[[7274,[7267]]]],[7265,7275],[7264,[[7276,[7267]]]],[7265,7277],[7264,[[7278,[7267]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7279,103],7279],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7280,7281],[7279,[[7283,[7282]]]],[7280,7284],[7279,[[7285,[7282]]]],[-1,-2,[],[]],[7280,7286],[7279,[[7287,[7282]]]],[7280,7288],[7279,[[7289,[7282]]]],[7280,7290],[7279,[[7291,[7282]]]],[7280,7292],[7279,[[7293,[7282]]]],[7280,7294],[7279,[[7295,[7282]]]],[7280,7296],[7279,[[7297,[7282]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[7298,103],7298],[-1,-2,[],[]],[-1,-2,[],[]],[7299,7300],[7298,[[7302,[7301]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],0,[71,7303],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7304,103],7304],[-1,-2,[],[]],[-1,-2,[],[]],[7305,7306],[7304,[[7308,[7307]]]],[7305,7309],[7304,[[7310,[7307]]]],[7305,7311],[7304,[[7312,[7307]]]],[7305,7313],[7304,[[7314,[7307]]]],[-1,-1,[]],[-1,-2,[],[]],[7305,7315],[7304,[[7316,[7307]]]],[7305,7317],[7304,[[7318,[7307]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[7305,7319],[7304,[[7320,[7307]]]],[7305,7321],[7304,[[7322,[7307]]]],0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[72,7323],0,[72,7324],[-1,-1,[]],0,[72,7325],0,[72,7326],0,[72,7327],0,[72,7328],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[72,7329],[72,7330],[72,7331],[72,7332],[72,7333],[72,7329],[72,7330],[72,7331],[72,7332],[72,7333],[72,7329],[72,7330],[72,7331],[72,7332],[72,7333],[72,7329],[72,7330],[72,7331],[72,7332],[72,7333],[72,7329],[72,7330],[72,7331],[72,7332],[72,7333],[72,7329],[72,7330],[72,7331],[72,7332],[72,7333],[72,7329],[72,7330],[72,7331],[72,7332],[72,7333],[72,7329],[72,7330],[72,7331],[72,7332],[72,7333],0,[[72,95],7329],[72,[[0,[[98,[],[[97,[7329]]]]]]]],0,[[72,95],7330],[72,[[0,[[98,[],[[97,[7330]]]]]]]],0,[[72,95],7331],[72,[[0,[[98,[],[[97,[7331]]]]]]]],0,[[72,95],7332],[72,[[0,[[98,[],[[97,[7332]]]]]]]],0,[[72,95],7333],[72,[[0,[[98,[],[[97,[7333]]]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7334,103],7334],[-1,-2,[],[]],[-1,-2,[],[]],[7335,7336],[7334,[[7338,[7337]]]],[7335,7339],[7334,[[7340,[7337]]]],[7335,7341],[7334,[[7342,[7337]]]],[7335,7343],[7334,[[7344,[7337]]]],[7335,7345],[7334,[[7346,[7337]]]],[7335,7347],[7334,[[7348,[7337]]]],[7335,7349],[7334,[[7350,[7337]]]],[7335,7351],[7334,[[7352,[7337]]]],[7335,7353],[7334,[[7354,[7337]]]],[7335,7355],[7334,[[7356,[7337]]]],[7335,7357],[7334,[[7358,[7337]]]],[7335,7359],[7334,[[7360,[7337]]]],[7335,7361],[7334,[[7362,[7337]]]],[7335,7363],[7334,[[7364,[7337]]]],[7335,7365],[7334,[[7366,[7337]]]],[7335,7367],[7334,[[7368,[7337]]]],[7335,7369],[7334,[[7370,[7337]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[7371,103],7371],[-1,-2,[],[]],[-1,-2,[],[]],[7372,7373],[7371,[[7375,[7374]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,[[7376,103],7376],[-1,-2,[],[]],[-1,-2,[],[]],[7376,[[7378,[7377]]]],[7376,[[7379,[7377]]]],[7376,[[7380,[7377]]]],[7376,[[7381,[7377]]]],[7376,[[7382,[7377]]]],[7376,[[7383,[7377]]]],[7376,[[7384,[7377]]]],[7376,[[7385,[7377]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7386,103],7386],[-1,-2,[],[]],[-1,-2,[],[]],[7387,7388],[7386,[[7390,[7389]]]],[7387,7391],[7386,[[7392,[7389]]]],[7387,7393],[7386,[[7394,[7389]]]],[7387,7395],[7386,[[7396,[7389]]]],[7387,7397],[7386,[[7398,[7389]]]],[7387,7399],[7386,[[7400,[7389]]]],[7387,7401],[7386,[[7402,[7389]]]],[7387,7403],[7386,[[7404,[7389]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7405,7406],[7405,7407],[7405,7408],[7405,7409],[7405,7410],[7405,7411],[7405,7412],[7405,7413],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7414,7415],[7414,7416],[7414,7417],[7414,7418],[7414,7419],[7414,7420],[7414,7421],[7414,7422],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7423,7424],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7425,103],7425],[-1,-2,[],[]],[-1,-2,[],[]],[7426,7427],[7425,[[7429,[7428]]]],[7426,7430],[7425,[[7431,[7428]]]],[7426,7432],[7425,[[7433,[7428]]]],[7426,7434],[7425,[[7435,[7428]]]],[7426,7436],[7425,[[7437,[7428]]]],[7426,7438],[7425,[[7439,[7428]]]],[7426,7440],[7425,[[7441,[7428]]]],[7426,7442],[7425,[[7443,[7428]]]],[7426,7444],[7425,[[7445,[7428]]]],[7426,7446],[7425,[[7447,[7428]]]],[-1,-1,[]],[-1,-2,[],[]],[7426,7448],[7425,[[7449,[7428]]]],[7426,7450],[7425,[[7451,[7428]]]],[7426,7452],[7425,[[7453,[7428]]]],[7426,7454],[7425,[[7455,[7428]]]],[7426,7456],[7425,[[7457,[7428]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[7458,103],7458],[-1,-2,[],[]],[-1,-2,[],[]],[7459,7460],[7458,[[7462,[7461]]]],[7459,7463],[7458,[[7464,[7461]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[7465,103],7465],[-1,-2,[],[]],[-1,-2,[],[]],[7466,7467],[7465,[[7469,[7468]]]],[7466,7470],[7465,[[7471,[7468]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7472,103],7472],[-1,-2,[],[]],[-1,-2,[],[]],[7473,7474],[-1,-1,[]],[7473,7475],[7472,[[7477,[7476]]]],[-1,-2,[],[]],[7473,7478],[7472,[[7479,[7476]]]],[7473,7480],[7472,[[7481,[7476]]]],[7473,7482],[7472,[[7483,[7476]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[7473,7484],[7472,[[7485,[7476]]]],[7473,7486],[7472,[[7487,[7476]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[73,7488],[-1,-2,[],[]],[-1,-2,[],[]],[73,7489],[73,7490],[73,7491],[73,7492],[73,7493],[73,7494],[73,7495],[73,7489],[73,7490],[73,7491],[73,7492],[73,7493],[73,7494],[73,7495],[73,7489],[73,7490],[73,7491],[73,7492],[73,7493],[73,7494],[73,7495],[73,7489],[73,7490],[73,7491],[73,7492],[73,7493],[73,7494],[73,7495],[73,7489],[73,7490],[73,7491],[73,7492],[73,7493],[73,7494],[73,7495],[73,7489],[73,7490],[73,7491],[73,7492],[73,7493],[73,7494],[73,7495],[73,7489],[73,7490],[73,7491],[73,7492],[73,7493],[73,7494],[73,7495],[73,7489],[73,7490],[73,7491],[73,7492],[73,7493],[73,7494],[73,7495],0,[[73,95],7489],[73,[[0,[[98,[],[[97,[7489]]]]]]]],0,[[73,95],7490],[73,[[0,[[98,[],[[97,[7490]]]]]]]],0,[[73,95],7491],[73,[[0,[[98,[],[[97,[7491]]]]]]]],0,[[73,95],7492],[73,[[0,[[98,[],[[97,[7492]]]]]]]],0,[[73,95],7493],[73,[[0,[[98,[],[[97,[7493]]]]]]]],0,[[73,95],7494],[73,[[0,[[98,[],[[97,[7494]]]]]]]],0,[[73,95],7495],[73,[[0,[[98,[],[[97,[7495]]]]]]]],0,[73,7496],[-1,-1,[]],0,[73,7497],0,[73,7498],0,[73,7499],0,[73,7500],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[7501,7502],[7503,[[7505,[7504]]]],[[7503,103],7503],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7501,7506],[7503,[[7507,[7504]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[7508,103],7508],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[7509,7510],[7508,[[7512,[7511]]]],[-1,92,[]],0,0,0,[7513,7514],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[7515,103],7515],[-1,-2,[],[]],[-1,-2,[],[]],[7516,7517],[7515,[[7519,[7518]]]],[7516,7520],[7515,[[7521,[7518]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7522,103],7522],[-1,-2,[],[]],[-1,-2,[],[]],[7523,7524],[7522,[[7526,[7525]]]],[7523,7527],[7522,[[7528,[7525]]]],[7523,7529],[7522,[[7530,[7525]]]],[7523,7531],[7522,[[7532,[7525]]]],[-1,-1,[]],[7523,7533],[7522,[[7534,[7525]]]],[-1,-2,[],[]],[7523,7535],[7522,[[7536,[7525]]]],[7523,7537],[7522,[[7538,[7525]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[7539,7540],[7541,[[7543,[7542]]]],[[7541,103],7541],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7539,7544],[7541,[[7545,[7542]]]],[7539,7546],[7541,[[7547,[7542]]]],[-1,-2,[],[]],[7539,7548],[7541,[[7549,[7542]]]],[7539,7550],[7541,[[7551,[7542]]]],[7539,7552],[7541,[[7553,[7542]]]],[7539,7554],[7541,[[7555,[7542]]]],[7539,7556],[7541,[[7557,[7542]]]],[7539,7558],[7541,[[7559,[7542]]]],[7539,7560],[7541,[[7561,[7542]]]],[7539,7562],[7541,[[7563,[7542]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[7539,7564],[7541,[[7565,[7542]]]],[7539,7566],[7541,[[7567,[7542]]]],[-1,92,[]],0,0,0,[[7568,103],7568],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[7569,7570],[7569,7571],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7569,7572],[7569,7573],[7569,7574],[7569,7575],[7569,7576],[7569,7577],[7569,7578],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[7579,103],7579],[-1,-2,[],[]],[-1,-2,[],[]],[7580,7581],[7579,[[7583,[7582]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[[7584,103],7584],[-1,-2,[],[]],[-1,-2,[],[]],[7584,[[7586,[7585]]]],[7584,[[7587,[7585]]]],[7584,[[7588,[7585]]]],[7584,[[7589,[7585]]]],[7584,[[7586,[7585]]]],[7584,[[7587,[7585]]]],[7584,[[7588,[7585]]]],[7584,[[7589,[7585]]]],[7584,[[7586,[7585]]]],[7584,[[7587,[7585]]]],[7584,[[7588,[7585]]]],[7584,[[7589,[7585]]]],[7584,[[7586,[7585]]]],[7584,[[7587,[7585]]]],[7584,[[7588,[7585]]]],[7584,[[7589,[7585]]]],[7584,[[7586,[7585]]]],[7584,[[7587,[7585]]]],[7584,[[7588,[7585]]]],[7584,[[7589,[7585]]]],[7584,[[7586,[7585]]]],[7584,[[7587,[7585]]]],[7584,[[7588,[7585]]]],[7584,[[7589,[7585]]]],[7584,[[7586,[7585]]]],[7584,[[7587,[7585]]]],[7584,[[7588,[7585]]]],[7584,[[7589,[7585]]]],[7584,[[7586,[7585]]]],[7584,[[7587,[7585]]]],[7584,[[7588,[7585]]]],[7584,[[7589,[7585]]]],[[7584,3878],[[7586,[7585]]]],[[7584,3878],[[7587,[7585]]]],[[7584,3878],[[7588,[7585]]]],[[7584,3878],[[7589,[7585]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[7590,103],7590],[-1,-2,[],[]],[-1,-2,[],[]],[7591,7592],[7590,[[7594,[7593]]]],[7591,7595],[7590,[[7596,[7593]]]],[7591,7597],[7590,[[7598,[7593]]]],[7591,7599],[7590,[[7600,[7593]]]],[7591,7592],[7590,[[7594,[7593]]]],[7591,7595],[7590,[[7596,[7593]]]],[7591,7597],[7590,[[7598,[7593]]]],[7591,7599],[7590,[[7600,[7593]]]],[7591,7592],[7590,[[7594,[7593]]]],[7591,7595],[7590,[[7596,[7593]]]],[7591,7597],[7590,[[7598,[7593]]]],[7591,7599],[7590,[[7600,[7593]]]],[7591,7592],[7590,[[7594,[7593]]]],[7591,7595],[7590,[[7596,[7593]]]],[7591,7597],[7590,[[7598,[7593]]]],[7591,7599],[7590,[[7600,[7593]]]],[7591,7592],[7590,[[7594,[7593]]]],[7591,7595],[7590,[[7596,[7593]]]],[7591,7597],[7590,[[7598,[7593]]]],[7591,7599],[7590,[[7600,[7593]]]],[7591,7592],[7590,[[7594,[7593]]]],[7591,7595],[7590,[[7596,[7593]]]],[7591,7597],[7590,[[7598,[7593]]]],[7591,7599],[7590,[[7600,[7593]]]],[7591,7592],[7590,[[7594,[7593]]]],[7591,7595],[7590,[[7596,[7593]]]],[7591,7597],[7590,[[7598,[7593]]]],[7591,7599],[7590,[[7600,[7593]]]],[7591,7592],[7590,[[7594,[7593]]]],[7591,7595],[7590,[[7596,[7593]]]],[7591,7597],[7590,[[7598,[7593]]]],[7591,7599],[7590,[[7600,[7593]]]],[[7591,3878],7592],[[7590,3878],[[7594,[7593]]]],[7591,[[0,[[98,[],[[97,[7592]]]]]]]],[[7591,3878],7595],[[7590,3878],[[7596,[7593]]]],[7591,[[0,[[98,[],[[97,[7595]]]]]]]],[[7591,3878],7597],[[7590,3878],[[7598,[7593]]]],[7591,[[0,[[98,[],[[97,[7597]]]]]]]],[[7591,3878],7599],[[7590,3878],[[7600,[7593]]]],[7591,[[0,[[98,[],[[97,[7599]]]]]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7601,7602],[7601,7603],[7601,7604],[7601,7605],[7601,7602],[7601,7603],[7601,7604],[7601,7605],[7601,7602],[7601,7603],[7601,7604],[7601,7605],[7601,7602],[7601,7603],[7601,7604],[7601,7605],[7601,7602],[7601,7603],[7601,7604],[7601,7605],[7601,7602],[7601,7603],[7601,7604],[7601,7605],[7601,7602],[7601,7603],[7601,7604],[7601,7605],[7601,7602],[7601,7603],[7601,7604],[7601,7605],[[7601,3878],7602],[7601,[[0,[[98,[],[[97,[7602]]]]]]]],[[7601,3878],7603],[7601,[[0,[[98,[],[[97,[7603]]]]]]]],[[7601,3878],7604],[7601,[[0,[[98,[],[[97,[7604]]]]]]]],[[7601,3878],7605],[7601,[[0,[[98,[],[[97,[7605]]]]]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7606,7607],[7606,7608],[7606,7609],[7606,7610],[7606,7607],[7606,7608],[7606,7609],[7606,7610],[7606,7607],[7606,7608],[7606,7609],[7606,7610],[7606,7607],[7606,7608],[7606,7609],[7606,7610],[7606,7607],[7606,7608],[7606,7609],[7606,7610],[7606,7607],[7606,7608],[7606,7609],[7606,7610],[7606,7607],[7606,7608],[7606,7609],[7606,7610],[7606,7607],[7606,7608],[7606,7609],[7606,7610],[[7606,3878],7607],[7606,[[0,[[98,[],[[97,[7607]]]]]]]],[[7606,3878],7608],[7606,[[0,[[98,[],[[97,[7608]]]]]]]],[[7606,3878],7609],[7606,[[0,[[98,[],[[97,[7609]]]]]]]],[[7606,3878],7610],[7606,[[0,[[98,[],[[97,[7610]]]]]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[74,7611],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[75,7612],[-1,-1,[]],0,[75,7613],[-1,-2,[],[]],0,[[75,95],7614],[75,[[0,[[98,[],[[97,[7614]]]]]]]],0,[75,7615],0,[75,7616],0,[75,7617],0,[75,7618],0,[75,7619],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,[[75,95],7620],[75,[[0,[[98,[],[[97,[7620]]]]]]]],0,[[75,95],7621],[75,[[0,[[98,[],[[97,[7621]]]]]]]],0,[[75,95],7622],[75,[[0,[[98,[],[[97,[7622]]]]]]]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7623,7624],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[7625,103],7625],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[7626,7627],[7625,[[7629,[7628]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[7630,103],7630],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[7631,103],7631],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7632,7633],[7631,[[7635,[7634]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[7636,103],7636],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7637,7638],[7636,[[7640,[7639]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[7641,103],7641],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7641,[[7643,[7642]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[7644,103],7644],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7645,7646],[7644,[[7648,[7647]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[7649,103],7649],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7649,[[7651,[7650]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[7652,103],7652],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[7653,103],7653],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[7654,103],7654],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[76,7655],0,[76,7656],[-1,-2,[],[]],[-1,-2,[],[]],0,[76,7657],0,[76,7658],0,[76,7659],0,[76,7660],0,[76,7661],0,[76,7662],0,[76,7663],0,[76,7664],0,[76,7665],0,[76,7666],0,[76,7667],[-1,-1,[]],0,[76,7668],0,[76,7669],0,[76,7670],0,[76,7671],0,[76,7672],[-1,-2,[],[]],0,[76,7673],0,[76,7674],0,[76,7675],0,[76,7676],0,[76,7677],0,[76,7678],0,[76,7679],0,[76,7680],0,[76,7681],0,[76,7682],0,[76,7683],0,[76,7684],0,[76,7685],0,[76,7686],0,[76,7687],0,[76,7688],0,[76,7689],0,[76,7690],0,[76,7691],0,[76,7692],0,[76,7693],0,[76,7694],0,[76,7695],0,[76,7696],0,[76,7697],0,[76,7698],0,[76,7699],0,[76,7700],0,[76,7701],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,[76,7702],0,[76,7703],0,[76,7704],0,[76,7705],0,[76,7706],0,[76,7707],0,[76,7708],0,[76,7709],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[7710,7711],[7712,[[7714,[7713]]]],[[7712,103],7712],[-1,-2,[],[]],[-1,-2,[],[]],[7710,7715],[7712,[[7716,[7713]]]],[-1,-1,[]],[-1,-2,[],[]],[7710,7717],[7712,[[7718,[7713]]]],[7710,7719],[7712,[[7720,[7713]]]],[7710,7721],[7712,[[7722,[7713]]]],[7710,7723],[7712,[[7724,[7713]]]],[7710,7725],[7712,[[7726,[7713]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[7710,7727],[7712,[[7728,[7713]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7729,103],7729],[-1,-2,[],[]],[-1,-2,[],[]],[7730,7731],[7729,[[7733,[7732]]]],[7730,7734],[7729,[[7735,[7732]]]],[7730,7736],[7729,[[7737,[7732]]]],[7730,7738],[7729,[[7739,[7732]]]],[-1,-1,[]],[7730,7740],[7729,[[7741,[7732]]]],[7730,7742],[7729,[[7743,[7732]]]],[-1,-2,[],[]],[7730,7744],[7729,[[7745,[7732]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7746,103],7746],[-1,-2,[],[]],[-1,-2,[],[]],[7747,7748],[7746,[[7750,[7749]]]],[7747,7751],[7746,[[7752,[7749]]]],[7747,7753],[7747,7754],[7746,[[7755,[7749]]]],[-1,-1,[]],[-1,-2,[],[]],[7747,7756],[7746,[[7757,[7749]]]],[7747,7758],[7746,[[7759,[7749]]]],[7747,7760],[7746,[[7761,[7749]]]],[7747,7762],[7746,[[7763,[7749]]]],[7747,7764],[7746,[[7765,[7749]]]],[7747,7766],[7746,[[7767,[7749]]]],[7747,7768],[7746,[[7769,[7749]]]],[7747,7770],[7746,[[7771,[7749]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[7772,7773],[7774,[[7776,[7775]]]],[[[7777,[-1]]],[[3859,[-1]]],[3860,3856]],[[7774,103],7774],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[7778,[-1]]],[[3859,[-1]]],[3860,3856]],[[[7777,[-1]]],[[3859,[-1]]],[3860,3856]],[[[7779,[-1]]],[[3859,[-1]]],[3860,3856]],[[[7776,[-1]]],[[3859,[-1]]],[3860,3856]],[7772,7780],[7774,[[7781,[7775]]]],[7772,7782],[7774,[[7783,[7775]]]],[7772,7784],[7774,[[7785,[7775]]]],[[[7778,[-1]]],[[3859,[-1]]],[3860,3856]],[7772,7786],[7774,[[7787,[7775]]]],[7772,7788],[7774,[[7789,[7775]]]],[7772,7790],[7774,[[7791,[7775]]]],[7772,7792],[7774,[[7793,[7775]]]],[[[7776,[-1]]],[[3859,[-1]]],[3860,3856]],[7794,7794],[7795,7795],[7796,7796],[7797,7797],[7798,7798],[7772,7799],[7774,[[7800,[7775]]]],[7772,7801],[7774,[[7802,[7775]]]],[7772,7803],[7774,[[7804,[7775]]]],[[[7785,[-1]]],[[3859,[-1]]],[3860,3856]],[[[7785,[-1]]],[[3859,[-1]]],[3860,3856]],[[[7785,[-1]]],[[3859,[-1]]],[3860,3856]],[[[7785,[-1]]],[[3859,[-1]]],[3860,3856]],[7772,7805],[7774,[[7806,[7775]]]],[7772,7807],[7774,[[7778,[7775]]]],[[7794,7794],49],[[7795,7795],49],[[7796,7796],49],[[7797,7797],49],[[7798,7798],49],[7772,7808],[7774,[[7779,[7775]]]],[[7794,50],51],[[7795,50],51],[[7796,50],51],[[7797,50],51],[[7798,50],51],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[7809,49],[7807,49],[7809,49],[7808,49],[7773,49],[7807,49],[7773,49],[7784,49],[7784,49],[7784,49],[7784,49],[7809,49],[7773,49],[7809,49],[7808,49],[[[7777,[-1]]],[[3859,[-1]]],[3860,3856]],[[[7776,[-1]]],[[3859,[-1]]],[3860,3856]],[7772,7809],[7774,[[7777,[7775]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[7784,7794],[7807,7795],[7809,7796],[7808,7797],[7773,[[90,[7798]]]],[[[7777,[-1]]],[[3859,[-1]]],[3860,3856]],[[[7779,[-1]]],[[3859,[-1]]],[3860,3856]],[7772,7810],[7774,[[7811,[7775]]]],0,0,0,0,0,0,0,[[7812,103],7812],[-1,-2,[],[]],[-1,-2,[],[]],[7813,7814],[7812,[[7816,[7815]]]],[7813,7817],[7812,[[7818,[7815]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[7819,103],7819],[-1,-2,[],[]],[-1,-2,[],[]],[7820,7821],[7819,[[7823,[7822]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7824,7825],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7826,103],7826],[-1,-2,[],[]],[-1,-2,[],[]],[7826,[[7828,[7827]]]],[7829,7830],[7829,7831],[7826,[[7832,[7827]]]],[7829,7833],[7826,[[7834,[7827]]]],[7829,7835],[7826,[[7836,[7827]]]],[7829,7837],[7826,[[7838,[7827]]]],[7829,7839],[7826,[[7840,[7827]]]],[7829,7841],[7826,[[7842,[7827]]]],[7829,7843],[7826,[[7844,[7827]]]],[7829,7845],[7826,[[7846,[7827]]]],[7829,7847],[7826,[[7848,[7827]]]],[-1,-1,[]],[7829,7849],[7826,[[7850,[7827]]]],[7829,7851],[7826,[[7852,[7827]]]],[7829,7853],[7826,[[7854,[7827]]]],[7829,7855],[7826,[[7856,[7827]]]],[7829,7857],[7826,[[7858,[7827]]]],[7829,7859],[7826,[[7860,[7827]]]],[7829,7861],[7826,[[7862,[7827]]]],[7829,7863],[7826,[[7864,[7827]]]],[7829,7865],[7826,[[7866,[7827]]]],[7829,7867],[7826,[[7868,[7827]]]],[-1,-2,[],[]],[7829,7869],[7826,[[7870,[7827]]]],[7829,7871],[7826,[[7872,[7827]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[7829,7873],[7826,[[7874,[7827]]]],[7829,7875],[7826,[[7876,[7827]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[7877,103],7877],[-1,-2,[],[]],[-1,-2,[],[]],[7878,7879],[7877,[[7881,[7880]]]],[7878,7882],[7877,[[7883,[7880]]]],[7878,7884],[7877,[[7885,[7880]]]],[-1,-1,[]],[7878,7886],[7877,[[7887,[7880]]]],[7878,7888],[7877,[[7889,[7880]]]],[7878,7890],[7877,[[7891,[7880]]]],[7878,7892],[7877,[[7893,[7880]]]],[7878,7894],[7877,[[7895,[7880]]]],[7878,7896],[7877,[[7897,[7880]]]],[7878,7898],[7877,[[7899,[7880]]]],[7878,7900],[7877,[[7901,[7880]]]],[7878,7902],[7877,[[7903,[7880]]]],[7878,7904],[7877,[[7905,[7880]]]],[7878,7906],[7877,[[7907,[7880]]]],[7878,7908],[7877,[[7909,[7880]]]],[7878,7910],[7877,[[7911,[7880]]]],[7878,7912],[7877,[[7913,[7880]]]],[7878,7914],[7877,[[7915,[7880]]]],[-1,-2,[],[]],[7878,7916],[7877,[[7917,[7880]]]],[7878,7918],[7877,[[7919,[7880]]]],[7878,7920],[7877,[[7921,[7880]]]],[7878,7922],[7877,[[7923,[7880]]]],[7878,7924],[7877,[[7925,[7880]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[7878,7926],[7877,[[7927,[7880]]]],[7878,7928],[7877,[[7929,[7880]]]],[7878,7930],[7877,[[7931,[7880]]]],0,0,0,0,0,0,[[7932,103],7932],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7933,7934],[7932,[[7936,[7935]]]],[7932,[[7937,[7935]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[7938,7939],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[7940,103],7940],[-1,-2,[],[]],[-1,-2,[],[]],[7941,7942],[7940,[[7944,[7943]]]],[7941,7945],[7940,[[7946,[7943]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[7947,103],7947],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[7948,7949],[7947,[[7951,[7950]]]],[7948,7952],[7947,[[7953,[7950]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[7954,7955],[7956,[[7958,[7957]]]],[7954,7959],[7956,[[7960,[7957]]]],[[7956,103],7956],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[7954,7961],[7956,[[7962,[7957]]]],[7954,7963],[7956,[[7964,[7957]]]],[7954,7965],[7956,[[7966,[7957]]]],[7954,7967],[7956,[[7968,[7957]]]],[7954,7969],[7956,[[7970,[7957]]]],[7954,7971],[7956,[[7972,[7957]]]],[7954,7973],[7956,[[7974,[7957]]]],[7954,7975],[7956,[[7976,[7957]]]],[7954,7977],[7956,[[7978,[7957]]]],[7954,7979],[7956,[[7980,[7957]]]],[7954,7981],[7956,[[7982,[7957]]]],[7954,7983],[7956,[[7984,[7957]]]],[7954,7985],[7956,[[7986,[7957]]]],[7954,7987],[7956,[[7988,[7957]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[7954,7989],[7956,[[7990,[7957]]]],[7954,7991],[7956,[[7992,[7957]]]],0,0,0,0,0,0,0,0,0,0,0,[[7993,103],7993],[-1,-2,[],[]],[-1,-2,[],[]],[7993,[[7995,[7994]]]],[-1,-1,[]],[-1,-2,[],[]],[7993,[[7996,[7994]]]],[7993,[[7997,[7994]]]],[7993,[[7998,[7994]]]],[7993,[[7999,[7994]]]],[7993,[[8000,[7994]]]],[7993,[[8001,[7994]]]],[7993,[[8002,[7994]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[7993,[[8003,[7994]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8004,103],8004],[-1,-2,[],[]],[-1,-2,[],[]],[8005,8006],[8004,[[8008,[8007]]]],[-1,-1,[]],[-1,-2,[],[]],[8005,8009],[8004,[[8010,[8007]]]],[8005,8011],[8004,[[8012,[8007]]]],[8005,8013],[8004,[[8014,[8007]]]],[8005,8015],[8004,[[8016,[8007]]]],[8005,8017],[8004,[[8018,[8007]]]],[8005,8019],[8004,[[8020,[8007]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8005,8021],[8004,[[8022,[8007]]]],[8005,8023],[8004,[[8024,[8007]]]],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8025,8026],[-1,-1,[]],[-1,-2,[],[]],[8025,8027],[8025,8028],[8025,8029],[8025,8030],[8025,8031],[8025,8032],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8025,8033],[8025,8034],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[8035,8036],[-1,-1,[]],[-1,-2,[],[]],[8035,8037],[8035,8038],[8035,8039],[8035,8040],[8035,8041],[8035,8042],[8035,8043],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8035,8044],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8045,8046],[8045,8047],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[8048,8049],[8050,[[8052,[8051]]]],[8048,8053],[8050,[[8054,[8051]]]],[8048,8055],[8050,[[8056,[8051]]]],[8048,8057],[8050,[[8058,[8051]]]],[8048,8059],[8050,[[8060,[8051]]]],[8048,8061],[8050,[[8062,[8051]]]],[8048,8063],[8050,[[8064,[8051]]]],[8048,8065],[8050,[[8066,[8051]]]],[8048,8067],[8050,[[8068,[8051]]]],[8048,8069],[8050,[[8070,[8051]]]],[8048,8071],[8050,[[8072,[8051]]]],[8048,8073],[8050,[[8074,[8051]]]],[8048,8075],[8050,[[8076,[8051]]]],[8048,8077],[8050,[[8078,[8051]]]],[8048,8079],[8050,[[8080,[8051]]]],[8048,8081],[8050,[[8082,[8051]]]],[8048,8083],[8050,[[8084,[8051]]]],[[8050,103],8050],[-1,-2,[],[]],[-1,-2,[],[]],[8048,8085],[8050,[[8086,[8051]]]],[8048,8087],[8050,[[8088,[8051]]]],[-1,-1,[]],[-1,-2,[],[]],[8048,8089],[8050,[[8090,[8051]]]],[8048,8091],[8050,[[8092,[8051]]]],[8050,[[8093,[8051]]]],[8050,[[8094,[8051]]]],[8048,8095],[8050,[[8096,[8051]]]],[8048,8097],[8050,[[8098,[8051]]]],[8050,[[8099,[8051]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8048,8100],[8050,[[8101,[8051]]]],[8048,8102],[8050,[[8103,[8051]]]],[8048,8104],[8050,[[8105,[8051]]]],[8048,8106],[8050,[[8107,[8051]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8108,103],8108],[-1,-2,[],[]],[-1,-2,[],[]],[8109,8110],[8108,[[8112,[8111]]]],[8109,8113],[8108,[[8114,[8111]]]],[8109,8115],[8108,[[8116,[8111]]]],[8109,8117],[8108,[[8118,[8111]]]],[8109,8119],[8108,[[8120,[8111]]]],[8109,8121],[8108,[[8122,[8111]]]],[8109,8123],[8108,[[8124,[8111]]]],[8109,8125],[8108,[[8126,[8111]]]],[8109,8127],[8108,[[8128,[8111]]]],[8109,8129],[8108,[[8130,[8111]]]],[8109,8131],[8108,[[8132,[8111]]]],[8109,8133],[8108,[[8134,[8111]]]],[-1,-1,[]],[-1,-2,[],[]],[8109,8135],[8108,[[8136,[8111]]]],[8109,8137],[8108,[[8138,[8111]]]],[8109,8139],[8108,[[8140,[8111]]]],[8109,8141],[8108,[[8142,[8111]]]],[8109,8143],[8108,[[8144,[8111]]]],[8109,8145],[8108,[[8146,[8111]]]],[8109,8147],[8108,[[8148,[8111]]]],[8109,8149],[8108,[[8150,[8111]]]],[8109,8151],[8108,[[8152,[8111]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8153,103],8153],[-1,-2,[],[]],[-1,-2,[],[]],[8154,8155],[8153,[[8157,[8156]]]],[8154,8158],[8153,[[8159,[8156]]]],[8154,8160],[8153,[[8161,[8156]]]],[8154,8162],[8153,[[8163,[8156]]]],[8154,8164],[8153,[[8165,[8156]]]],[8154,8166],[8153,[[8167,[8156]]]],[8154,8168],[8153,[[8169,[8156]]]],[8154,8170],[8153,[[8171,[8156]]]],[-1,-1,[]],[-1,-2,[],[]],[8154,8172],[8153,[[8173,[8156]]]],[8154,8174],[8153,[[8175,[8156]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[8176,8177],[8178,[[8180,[8179]]]],[[8178,103],8178],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8176,8181],[8178,[[8182,[8179]]]],[8176,8183],[8176,8184],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8185,103],8185],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8186,8187],[8185,[[8189,[8188]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8190,103],8190],[-1,-2,[],[]],[-1,-2,[],[]],[8191,8192],[8190,[[8194,[8193]]]],[8191,8195],[8190,[[8196,[8193]]]],[8191,8197],[8190,[[8198,[8193]]]],[-1,-1,[]],[-1,-2,[],[]],[8191,8199],[8191,8200],[8190,[[8201,[8193]]]],[8191,8202],[8190,[[8203,[8193]]]],[8191,8204],[8190,[[8205,[8193]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8191,8206],[8190,[[8207,[8193]]]],0,0,0,0,0,0,0,0,0,0,0,0,[[8208,103],8208],[-1,-2,[],[]],[-1,-2,[],[]],[8209,8210],[8208,[[8212,[8211]]]],[-1,-1,[]],[8209,8213],[8208,[[8214,[8211]]]],[-1,-2,[],[]],[8209,8215],[8208,[[8216,[8211]]]],[8209,8217],[8209,8218],[8208,[[8219,[8211]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8220,103],8220],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8221,8222],[8220,[[8224,[8223]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[8225,103],8225],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8226,8227],[8225,[[8229,[8228]]]],[8226,8230],[8225,[[8231,[8228]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[8232,8233],[8234,[[8236,[8235]]]],[[8234,103],8234],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8232,8237],[8232,8238],[8234,[[8239,[8235]]]],[8232,8240],[8234,[[8241,[8235]]]],[8232,8242],[8234,[[8243,[8235]]]],[8232,8244],[8234,[[8245,[8235]]]],[8232,8246],[8234,[[8247,[8235]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8232,8248],[8234,[[8249,[8235]]]],[8232,8250],[8234,[[8251,[8235]]]],0,0,0,0,0,[[8252,103],8252],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8253,8254],[8252,[[8256,[8255]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8257,103],8257],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8258,8259],[8257,[[8261,[8260]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8262,103],8262],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8263,8264],[8262,[[8266,[8265]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8267,103],8267],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8268,8269],[8267,[[8271,[8270]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8272,103],8272],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8273,8274],[8272,[[8276,[8275]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8277,103],8277],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8278,8279],[8277,[[8281,[8280]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8282,103],8282],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8283,8284],[8282,[[8286,[8285]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8287,103],8287],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8288,8289],[8287,[[8291,[8290]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[8292,103],8292],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8293,8294],[8292,[[8296,[8295]]]],[8293,8297],[8292,[[8298,[8295]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[8299,103],8299],[-1,-2,[],[]],[-1,-2,[],[]],[8300,8301],[8299,[[8303,[8302]]]],[8300,8304],[8299,[[8305,[8302]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8306,8307],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8308,8309],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8310,103],8310],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8310,[[8312,[8311]]]],[8313,8314],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[8315,103],8315],[-1,-2,[],[]],[-1,-2,[],[]],[8316,8317],[8315,[[8319,[8318]]]],[8316,8320],[8315,[[8321,[8318]]]],[8316,8322],[8315,[[8323,[8318]]]],[-1,-1,[]],[-1,-2,[],[]],[8316,8324],[8315,[[8325,[8318]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8316,8326],[8315,[[8327,[8318]]]],0,0,0,0,0,0,0,[[8328,103],8328],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8329,8330],[8328,[[8332,[8331]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8329,8333],[8328,[[8334,[8331]]]],0,0,0,0,0,0,0,0,0,0,0,[[8335,103],8335],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8336,8337],[8335,[[8339,[8338]]]],[8336,8340],[8335,[[8341,[8338]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8336,8342],[8335,[[8343,[8338]]]],[8336,8344],[8335,[[8345,[8338]]]],0,0,0,0,0,0,0,0,0,0,0,[[8346,103],8346],[-1,-2,[],[]],[-1,-2,[],[]],[8347,8348],[8346,[[8350,[8349]]]],[8347,8351],[8346,[[8352,[8349]]]],[-1,-1,[]],[-1,-2,[],[]],[8347,8353],[8346,[[8354,[8349]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8347,8355],[8346,[[8356,[8349]]]],0,0,0,0,0,0,0,0,0,0,0,[[8357,103],8357],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8358,8359],[8357,[[8361,[8360]]]],[8358,8362],[8357,[[8363,[8360]]]],[8358,8364],[8357,[[8365,[8360]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8358,8366],[8357,[[8367,[8360]]]],0,0,0,0,0,0,0,0,[[8368,103],8368],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[8369,8370],[8368,[[8372,[8371]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8369,8373],[8369,8374],[8368,[[8375,[8371]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8376,103],8376],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8377,8378],[8376,[[8380,[8379]]]],[8377,8381],[8376,[[8382,[8379]]]],[8377,8383],[8376,[[8384,[8379]]]],[8377,8385],[8376,[[8386,[8379]]]],[8377,8387],[8376,[[8388,[8379]]]],[8377,8389],[8376,[[8390,[8379]]]],[8377,8391],[8376,[[8392,[8379]]]],[8377,8393],[8376,[[8394,[8379]]]],[8377,8395],[8376,[[8396,[8379]]]],[8377,8397],[8376,[[8398,[8379]]]],[8377,8399],[8376,[[8400,[8379]]]],[8377,8401],[8376,[[8402,[8379]]]],[8377,8403],[8376,[[8404,[8379]]]],0,0,0,0,0,[[8405,103],8405],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8406,8407],[8405,[[8409,[8408]]]],0,0,0,0,0,[[8410,103],8410],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8411,8412],[8410,[[8414,[8413]]]],0,0,0,0,0,[[8415,103],8415],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8416,8417],[8415,[[8419,[8418]]]],0,0,0,0,0,[[8420,103],8420],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8421,8422],[8420,[[8424,[8423]]]],0,0,0,[[8425,103],8425],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8425,[[8427,[8426]]]],0,0,0,0,0,[[8428,103],8428],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8429,8430],[8428,[[8432,[8431]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],0,[78,8433],0,[78,8434],0,[78,8435],0,[78,8436],[-1,-1,[]],0,[78,8437],0,[78,8438],0,[78,8439],0,[78,8440],[-1,-2,[],[]],0,[78,8441],0,[78,8442],0,[78,8443],0,[78,8444],0,[78,8445],0,[78,8446],0,[78,8447],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[8448,103],8448],[-1,-2,[],[]],[-1,-2,[],[]],[8449,8450],[8448,[[8452,[8451]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8449,8453],[8448,[[8454,[8451]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8455,103],8455],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8456,8457],[8455,[[8459,[8458]]]],[8456,8460],[8455,[[8461,[8458]]]],[8456,8462],[8455,[[8463,[8458]]]],[8456,8464],[8455,[[8465,[8458]]]],[8456,8466],[8455,[[8467,[8458]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[8456,8468],[8455,[[8469,[8458]]]],[-1,92,[]],0,0,0,[[8470,103],8470],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[8471,8472],[8473,[[8475,[8474]]]],[8471,8476],[8473,[[8477,[8474]]]],[[8473,103],8473],[-1,-2,[],[]],[-1,-2,[],[]],[8471,8478],[8473,[[8479,[8474]]]],[8471,8480],[8473,[[8481,[8474]]]],[-1,-1,[]],[-1,-2,[],[]],[8471,8482],[8473,[[8483,[8474]]]],[8471,8484],[8473,[[8485,[8474]]]],[8471,8486],[8473,[[8487,[8474]]]],[8471,8488],[8473,[[8489,[8474]]]],[8471,8490],[8473,[[8491,[8474]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[8492,8493],[8494,[[8496,[8495]]]],[[8494,103],8494],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8492,8497],[8494,[[8498,[8495]]]],[8492,8499],[8494,[[8500,[8495]]]],[8494,[[8501,[8495]]]],[8492,8502],[8494,[[8503,[8495]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[8504,103],8504],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[8505,8506],[8507,[[8509,[8508]]]],[[8507,103],8507],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8505,8510],[8507,[[8511,[8508]]]],[8505,8512],[8507,[[8513,[8508]]]],[8505,8514],[8505,8515],[8507,[[8516,[8508]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[8517,103],8517],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8518,103],8518],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8519,8520],[8518,[[8522,[8521]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8523,103],8523],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8524,8525],[8523,[[8527,[8526]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8528,103],8528],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8529,8530],[8528,[[8532,[8531]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8533,103],8533],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8534,8535],[8533,[[8537,[8536]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8538,103],8538],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8539,8540],[8538,[[8542,[8541]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[8543,8544],[8545,[[8547,[8546]]]],[[8545,103],8545],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8543,8548],[8545,[[8549,[8546]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8550,103],8550],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8551,8552],[8550,[[8554,[8553]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[77,8555],[-1,-2,[],[]],[-1,-2,[],[]],0,[77,8556],0,[77,8557],0,[77,8558],0,[77,8559],0,[77,8560],0,[77,8561],[-1,-1,[]],0,[77,8562],0,[77,8563],[-1,-2,[],[]],0,[77,8564],0,[77,8565],0,[77,8566],0,[77,8567],0,[77,8568],0,[[77,95],8569],[77,[[0,[[98,[],[[97,[8569]]]]]]]],0,[77,8570],0,[77,8571],0,[77,8572],0,[77,8573],0,[77,8574],0,[77,8575],0,[77,8576],0,[77,8577],0,[77,8578],0,[77,8579],0,[77,8580],0,[77,8581],0,[77,8582],0,[77,8583],0,[77,8584],0,[77,8585],0,[77,8586],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,[77,8587],0,[77,8588],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[8589,8590],[8591,[[8593,[8592]]]],[8589,8594],[8591,[[8595,[8592]]]],[8589,8596],[8591,[[8597,[8592]]]],[8589,8598],[8591,[[8599,[8592]]]],[8589,8600],[8591,[[8601,[8592]]]],[8589,8602],[8591,[[8603,[8592]]]],[8589,8604],[8591,[[8605,[8592]]]],[8589,8606],[8591,[[8607,[8592]]]],[8589,8608],[8591,[[8609,[8592]]]],[8589,8610],[8591,[[8611,[8592]]]],[8589,8612],[8591,[[8613,[8592]]]],[8589,8614],[8591,[[8615,[8592]]]],[[8591,103],8591],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8616,103],8616],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8617,8618],[8616,[[8620,[8619]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8621,103],8621],[-1,-2,[],[]],[-1,-2,[],[]],[8622,8623],[8621,[[8625,[8624]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8626,103],8626],[-1,-2,[],[]],[-1,-2,[],[]],[8627,8628],[8626,[[8630,[8629]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[8631,103],8631],[-1,-2,[],[]],[-1,-2,[],[]],[8631,[[8633,[8632]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[8634,103],8634],[-1,-2,[],[]],[-1,-2,[],[]],[8634,[[8636,[8635]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8637,103],8637],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8638,8639],[8637,[[8641,[8640]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[8642,103],8642],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[8643,8644],[8642,[[8646,[8645]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8643,8647],[8642,[[8648,[8645]]]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8649,8650],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8651,103],8651],[-1,-2,[],[]],[-1,-2,[],[]],[8652,8653],[8651,[[8655,[8654]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[8656,103],8656],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8656,[[8658,[8657]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[8659,103],8659],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8659,[[8661,[8660]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8662,103],8662],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8663,8664],[8662,[[8666,[8665]]]],[8663,8667],[8662,[[8668,[8665]]]],[8663,8669],[8662,[[8670,[8665]]]],[8663,8671],[8662,[[8672,[8665]]]],[8663,8673],[8662,[[8674,[8665]]]],[8663,8675],[8662,[[8676,[8665]]]],[8663,8677],[8662,[[8678,[8665]]]],[8663,8679],[8662,[[8680,[8665]]]],[8663,8681],[8662,[[8682,[8665]]]],[8663,8683],[8662,[[8684,[8665]]]],[8663,8685],[8662,[[8686,[8665]]]],[8663,8687],[8662,[[8688,[8665]]]],[8663,8689],[8662,[[8690,[8665]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8691,103],8691],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8692,8693],[8691,[[8695,[8694]]]],[8692,8696],[8691,[[8697,[8694]]]],[8692,8698],[8691,[[8699,[8694]]]],[8692,8700],[8691,[[8701,[8694]]]],[8692,8702],[8691,[[8703,[8694]]]],[8692,8704],[8691,[[8705,[8694]]]],[8692,8706],[8691,[[8707,[8694]]]],[8692,8708],[8691,[[8709,[8694]]]],[8692,8710],[8691,[[8711,[8694]]]],[8692,8712],[8691,[[8713,[8694]]]],[8692,8714],[8691,[[8715,[8694]]]],[8692,8716],[8691,[[8717,[8694]]]],[8692,8718],[8691,[[8719,[8694]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[8720,103],8720],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[8721,8722],[8720,[[8724,[8723]]]],[-1,-2,[],[]],[8721,8725],[8720,[[8726,[8723]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8721,8727],[8720,[[8728,[8723]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8729,103],8729],[-1,-2,[],[]],[-1,-2,[],[]],[8730,8731],[8729,[[8733,[8732]]]],[8730,8734],[8729,[[8735,[8732]]]],[8730,8736],[8729,[[8737,[8732]]]],[8730,8738],[8729,[[8739,[8732]]]],[8730,8740],[8729,[[8741,[8732]]]],[8730,8742],[8729,[[8743,[8732]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[8744,103],8744],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8745,8746],[8744,[[8748,[8747]]]],[8745,8749],[8744,[[8750,[8747]]]],[8745,8751],[8744,[[8752,[8747]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8753,103],8753],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8754,8755],[8753,[[8757,[8756]]]],[8754,8758],[8753,[[8759,[8756]]]],[8754,8760],[8753,[[8761,[8756]]]],[8754,8762],[8753,[[8763,[8756]]]],[8754,8764],[8753,[[8765,[8756]]]],[8754,8766],[8753,[[8767,[8756]]]],[8754,8768],[8753,[[8769,[8756]]]],[8754,8770],[8753,[[8771,[8756]]]],[8754,8772],[8753,[[8773,[8756]]]],[8754,8774],[8753,[[8775,[8756]]]],[8754,8776],[8753,[[8777,[8756]]]],[8754,8778],[8753,[[8779,[8756]]]],[8754,8780],[8753,[[8781,[8756]]]],[8754,8782],[8753,[[8783,[8756]]]],[8754,8784],[8753,[[8785,[8756]]]],[8754,8786],[8753,[[8787,[8756]]]],[8754,8788],[8753,[[8789,[8756]]]],[8754,8790],[8753,[[8791,[8756]]]],[8754,8792],[8753,[[8793,[8756]]]],[8754,8794],[8753,[[8795,[8756]]]],[8754,8796],[8753,[[8797,[8756]]]],[8754,8798],[8753,[[8799,[8756]]]],[8754,8800],[8753,[[8801,[8756]]]],[8754,8802],[8753,[[8803,[8756]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[8804,103],8804],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[8805,8806],[8804,[[8808,[8807]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[8809,103],8809],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8809,[[8811,[8810]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[8812,103],8812],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8812,[[8814,[8813]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[8815,103],8815],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8816,8817],[8815,[[8819,[8818]]]],[8816,8820],[8815,[[8821,[8818]]]],[8816,8822],[8815,[[8823,[8818]]]],[8816,8824],[8815,[[8825,[8818]]]],[8816,8826],[8815,[[8827,[8818]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8828,103],8828],[-1,-2,[],[]],[-1,-2,[],[]],[8829,8830],[8828,[[8832,[8831]]]],[8829,8833],[8828,[[8834,[8831]]]],[-1,-1,[]],[8829,8835],[8828,[[8836,[8831]]]],[8829,8837],[8828,[[8838,[8831]]]],[8829,8839],[8828,[[8840,[8831]]]],[-1,-2,[],[]],[8829,8841],[8828,[[8842,[8831]]]],[8829,8843],[8828,[[8844,[8831]]]],[8829,8845],[8828,[[8846,[8831]]]],[8829,8847],[8828,[[8848,[8831]]]],[8829,8849],[8828,[[8850,[8831]]]],[8829,8851],[8828,[[8852,[8831]]]],[8829,8853],[8828,[[8854,[8831]]]],[8829,8855],[8828,[[8856,[8831]]]],[8829,8857],[8828,[[8858,[8831]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8829,8859],[8828,[[8860,[8831]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8861,103],8861],[-1,-2,[],[]],[-1,-2,[],[]],[8862,8863],[8861,[[8865,[8864]]]],[8862,8866],[8861,[[8867,[8864]]]],[-1,-1,[]],[8862,8868],[8861,[[8869,[8864]]]],[8862,8870],[8861,[[8871,[8864]]]],[8862,8872],[8861,[[8873,[8864]]]],[-1,-2,[],[]],[8862,8874],[8861,[[8875,[8864]]]],[8862,8876],[8861,[[8877,[8864]]]],[8862,8878],[8861,[[8879,[8864]]]],[8862,8880],[8861,[[8881,[8864]]]],[8862,8882],[8861,[[8883,[8864]]]],[8862,8884],[8861,[[8885,[8864]]]],[8862,8886],[8861,[[8887,[8864]]]],[8862,8888],[8861,[[8889,[8864]]]],[8862,8890],[8861,[[8891,[8864]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8862,8892],[8861,[[8893,[8864]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8894,103],8894],[-1,-2,[],[]],[-1,-2,[],[]],[8895,8896],[8894,[[8898,[8897]]]],[8895,8899],[8894,[[8900,[8897]]]],[-1,-1,[]],[8895,8901],[8894,[[8902,[8897]]]],[8895,8903],[8894,[[8904,[8897]]]],[8895,8905],[8894,[[8906,[8897]]]],[-1,-2,[],[]],[8895,8907],[8894,[[8908,[8897]]]],[8895,8909],[8894,[[8910,[8897]]]],[8895,8911],[8894,[[8912,[8897]]]],[8895,8913],[8894,[[8914,[8897]]]],[8895,8915],[8894,[[8916,[8897]]]],[8895,8917],[8894,[[8918,[8897]]]],[8895,8919],[8894,[[8920,[8897]]]],[8895,8921],[8894,[[8922,[8897]]]],[8895,8923],[8894,[[8924,[8897]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8895,8925],[8894,[[8926,[8897]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8927,103],8927],[-1,-2,[],[]],[-1,-2,[],[]],[8928,8929],[8927,[[8931,[8930]]]],[8928,8932],[8927,[[8933,[8930]]]],[-1,-1,[]],[8928,8934],[8927,[[8935,[8930]]]],[8928,8936],[8927,[[8937,[8930]]]],[8928,8938],[8927,[[8939,[8930]]]],[-1,-2,[],[]],[8928,8940],[8927,[[8941,[8930]]]],[8928,8942],[8927,[[8943,[8930]]]],[8928,8944],[8927,[[8945,[8930]]]],[8928,8946],[8927,[[8947,[8930]]]],[8928,8948],[8927,[[8949,[8930]]]],[8928,8950],[8927,[[8951,[8930]]]],[8928,8952],[8927,[[8953,[8930]]]],[8928,8954],[8927,[[8955,[8930]]]],[8928,8956],[8927,[[8957,[8930]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8928,8958],[8927,[[8959,[8930]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8960,103],8960],[-1,-2,[],[]],[-1,-2,[],[]],[8961,8962],[8960,[[8964,[8963]]]],[8961,8965],[8960,[[8966,[8963]]]],[-1,-1,[]],[8961,8967],[8960,[[8968,[8963]]]],[8961,8969],[8960,[[8970,[8963]]]],[8961,8971],[8960,[[8972,[8963]]]],[-1,-2,[],[]],[8961,8973],[8960,[[8974,[8963]]]],[8961,8975],[8960,[[8976,[8963]]]],[8961,8977],[8960,[[8978,[8963]]]],[8961,8979],[8960,[[8980,[8963]]]],[8961,8981],[8960,[[8982,[8963]]]],[8961,8983],[8960,[[8984,[8963]]]],[8961,8985],[8960,[[8986,[8963]]]],[8961,8987],[8960,[[8988,[8963]]]],[8961,8989],[8960,[[8990,[8963]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8961,8991],[8960,[[8992,[8963]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[8993,103],8993],[-1,-2,[],[]],[-1,-2,[],[]],[8994,8995],[8993,[[8997,[8996]]]],[8994,8998],[8993,[[8999,[8996]]]],[-1,-1,[]],[8994,9000],[8993,[[9001,[8996]]]],[8994,9002],[8993,[[9003,[8996]]]],[8994,9004],[8993,[[9005,[8996]]]],[-1,-2,[],[]],[8994,9006],[8993,[[9007,[8996]]]],[8994,9008],[8993,[[9009,[8996]]]],[8994,9010],[8993,[[9011,[8996]]]],[8994,9012],[8993,[[9013,[8996]]]],[8994,9014],[8993,[[9015,[8996]]]],[8994,9016],[8993,[[9017,[8996]]]],[8994,9018],[8993,[[9019,[8996]]]],[8994,9020],[8993,[[9021,[8996]]]],[8994,9022],[8993,[[9023,[8996]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[8994,9024],[8993,[[9025,[8996]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9026,103],9026],[-1,-2,[],[]],[-1,-2,[],[]],[9027,9028],[9026,[[9030,[9029]]]],[9027,9031],[9026,[[9032,[9029]]]],[-1,-1,[]],[9027,9033],[9026,[[9034,[9029]]]],[9027,9035],[9026,[[9036,[9029]]]],[9027,9037],[9026,[[9038,[9029]]]],[-1,-2,[],[]],[9027,9039],[9026,[[9040,[9029]]]],[9027,9041],[9026,[[9042,[9029]]]],[9027,9043],[9026,[[9044,[9029]]]],[9027,9045],[9026,[[9046,[9029]]]],[9027,9047],[9026,[[9048,[9029]]]],[9027,9049],[9026,[[9050,[9029]]]],[9027,9051],[9026,[[9052,[9029]]]],[9027,9053],[9026,[[9054,[9029]]]],[9027,9055],[9026,[[9056,[9029]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9027,9057],[9026,[[9058,[9029]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9059,103],9059],[-1,-2,[],[]],[-1,-2,[],[]],[9060,9061],[9059,[[9063,[9062]]]],[9060,9064],[9059,[[9065,[9062]]]],[-1,-1,[]],[9060,9066],[9059,[[9067,[9062]]]],[9060,9068],[9059,[[9069,[9062]]]],[9060,9070],[9059,[[9071,[9062]]]],[-1,-2,[],[]],[9060,9072],[9059,[[9073,[9062]]]],[9060,9074],[9059,[[9075,[9062]]]],[9060,9076],[9059,[[9077,[9062]]]],[9060,9078],[9059,[[9079,[9062]]]],[9060,9080],[9059,[[9081,[9062]]]],[9060,9082],[9059,[[9083,[9062]]]],[9060,9084],[9059,[[9085,[9062]]]],[9060,9086],[9059,[[9087,[9062]]]],[9060,9088],[9059,[[9089,[9062]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9060,9090],[9059,[[9091,[9062]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[9092,103],9092],[-1,-2,[],[]],[-1,-2,[],[]],[9093,9094],[9092,[[9096,[9095]]]],[-1,-1,[]],[-1,-2,[],[]],[9093,9097],[9092,[[9098,[9095]]]],[9093,9099],[9092,[[9100,[9095]]]],[9093,9101],[9092,[[9102,[9095]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9093,9103],[9092,[[9104,[9095]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[9105,103],9105],[-1,-2,[],[]],[-1,-2,[],[]],[9106,9107],[9105,[[9109,[9108]]]],[-1,-1,[]],[-1,-2,[],[]],[9106,9110],[9105,[[9111,[9108]]]],[9106,9112],[9105,[[9113,[9108]]]],[9106,9114],[9105,[[9115,[9108]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9106,9116],[9105,[[9117,[9108]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9118,103],9118],[-1,-2,[],[]],[-1,-2,[],[]],[9119,9120],[9118,[[9122,[9121]]]],[9119,9123],[9118,[[9124,[9121]]]],[9119,9125],[9118,[[9126,[9121]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9119,9127],[9118,[[9128,[9121]]]],[9119,9129],[9118,[[9130,[9121]]]],[9119,9131],[9118,[[9132,[9121]]]],[9119,9133],[9118,[[9134,[9121]]]],[9119,9135],[9118,[[9136,[9121]]]],[9119,9137],[9118,[[9138,[9121]]]],[9119,9139],[9118,[[9140,[9121]]]],[9119,9141],[9118,[[9142,[9121]]]],[9119,9143],[9118,[[9144,[9121]]]],[9119,9145],[9118,[[9146,[9121]]]],[9119,9147],[9118,[[9148,[9121]]]],[9119,9149],[9118,[[9150,[9121]]]],[9119,9151],[9118,[[9152,[9121]]]],[9119,9153],[9118,[[9154,[9121]]]],[9119,9155],[9118,[[9156,[9121]]]],[9119,9157],[9118,[[9158,[9121]]]],[9119,9159],[9118,[[9160,[9121]]]],[9119,9161],[9118,[[9162,[9121]]]],[9119,9163],[9118,[[9164,[9121]]]],[9119,9165],[9118,[[9166,[9121]]]],[9119,9167],[9118,[[9168,[9121]]]],0,0,0,0,0,[[9169,103],9169],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9170,9171],[9169,[[9173,[9172]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[79,9174],0,[79,9175],[-1,-2,[],[]],[-1,-2,[],[]],0,[79,9176],0,[79,9177],0,[79,9178],0,[79,9179],0,[79,9180],0,[79,9181],0,[79,9182],0,[79,9183],0,[79,9184],0,[79,9185],0,[79,9186],0,[79,9187],0,[79,9188],0,[79,9189],0,[79,9190],0,[79,9191],0,[79,9192],0,[79,9193],0,[79,9194],[-1,-1,[]],0,[79,9195],0,[79,9196],0,[79,9197],0,[79,9198],[-1,-2,[],[]],0,[79,9199],0,[79,9200],0,[79,9201],0,[79,9202],0,[79,9203],0,[79,9204],0,[79,9205],0,[79,9206],0,[79,9207],0,[79,9208],0,[79,9209],0,[79,9210],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,[79,9211],0,[79,9212],0,[79,9213],0,[79,9214],0,0,0,0,0,[[9215,103],9215],[9216,9217],[9215,[[9219,[9218]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[9220,103],9220],[-1,-2,[],[]],[-1,-2,[],[]],[9221,9222],[9220,[[9224,[9223]]]],[9221,9225],[9220,[[9226,[9223]]]],[-1,-1,[]],[-1,-2,[],[]],[9221,9227],[9220,[[9228,[9223]]]],[9221,9229],[9220,[[9230,[9223]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[9231,9232],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9233,103],9233],[-1,-2,[],[]],[-1,-2,[],[]],[9234,9235],[9233,[[9237,[9236]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9238,103],9238],[-1,-2,[],[]],[-1,-2,[],[]],[9239,9240],[9238,[[9242,[9241]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[9243,103],9243],[-1,-2,[],[]],[-1,-2,[],[]],[9244,9245],[9243,[[9247,[9246]]]],[9244,9248],[9243,[[9249,[9246]]]],[9244,9250],[9243,[[9251,[9246]]]],[9244,9252],[9243,[[9253,[9246]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[9254,9255],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9256,103],9256],[-1,-2,[],[]],[-1,-2,[],[]],[9257,9258],[9256,[[9260,[9259]]]],[9257,9261],[9256,[[9262,[9259]]]],[9257,9263],[9256,[[9264,[9259]]]],[9257,9265],[9256,[[9266,[9259]]]],[9257,9267],[9256,[[9268,[9259]]]],[9257,9269],[9256,[[9270,[9259]]]],[9257,9271],[9256,[[9272,[9259]]]],[9257,9273],[9256,[[9274,[9259]]]],[9257,9275],[9256,[[9276,[9259]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[9277,103],9277],[-1,-2,[],[]],[-1,-2,[],[]],[9278,9279],[9277,[[9281,[9280]]]],[9278,9282],[9277,[[9283,[9280]]]],[9278,9284],[9277,[[9285,[9280]]]],[9278,9286],[9277,[[9287,[9280]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9288,103],9288],[-1,-2,[],[]],[-1,-2,[],[]],[9289,9290],[9288,[[9292,[9291]]]],[-1,-1,[]],[-1,-2,[],[]],[9289,9293],[9288,[[9294,[9291]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9295,103],9295],[-1,-2,[],[]],[-1,-2,[],[]],[9296,9297],[9295,[[9299,[9298]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9300,103],9300],[-1,-2,[],[]],[-1,-2,[],[]],[9301,9302],[9300,[[9304,[9303]]]],[9301,9305],[9300,[[9306,[9303]]]],[9301,9307],[9300,[[9308,[9303]]]],[9301,9309],[9300,[[9310,[9303]]]],[-1,-1,[]],[9301,9311],[9300,[[9312,[9303]]]],[-1,-2,[],[]],[9301,9313],[9300,[[9314,[9303]]]],[9301,9315],[9300,[[9316,[9303]]]],[9301,9317],[9300,[[9318,[9303]]]],[9301,9319],[9300,[[9320,[9303]]]],[9301,9321],[9300,[[9322,[9303]]]],[9301,9323],[9300,[[9324,[9303]]]],[9301,9325],[9300,[[9326,[9303]]]],[9301,9327],[9300,[[9328,[9303]]]],[9301,9329],[9300,[[9330,[9303]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9301,9331],[9300,[[9332,[9303]]]],[9301,9333],[9300,[[9334,[9303]]]],[9301,9335],[9300,[[9336,[9303]]]],0,0,0,0,0,[[9337,103],9337],[-1,-2,[],[]],[-1,-2,[],[]],[9338,9339],[9337,[[9341,[9340]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[9342,9343],[9344,[[9346,[9345]]]],[[9344,103],9344],[-1,-2,[],[]],[-1,-2,[],[]],[9342,9347],[9344,[[9348,[9345]]]],[9342,9349],[9344,[[9350,[9345]]]],[9342,9351],[9344,[[9352,[9345]]]],[9342,9353],[9344,[[9354,[9345]]]],[-1,-1,[]],[9342,9355],[9344,[[9356,[9345]]]],[-1,-2,[],[]],[9342,9357],[9344,[[9358,[9345]]]],[9342,9359],[9344,[[9360,[9345]]]],[9342,9361],[9344,[[9362,[9345]]]],[9342,9363],[9344,[[9364,[9345]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9365,103],9365],[-1,-2,[],[]],[-1,-2,[],[]],[9366,9367],[9365,[[9369,[9368]]]],[9366,9370],[9365,[[9371,[9368]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9372,103],9372],[-1,-2,[],[]],[-1,-2,[],[]],[9373,9374],[9372,[[9376,[9375]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9377,103],9377],[-1,-2,[],[]],[-1,-2,[],[]],[9378,9379],[9377,[[9381,[9380]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[9382,9383],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9384,103],9384],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[9385,9386],[9384,[[9388,[9387]]]],[9385,9389],[9384,[[9390,[9387]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9391,103],9391],[-1,-2,[],[]],[-1,-2,[],[]],[9392,9393],[9391,[[9395,[9394]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[9396,103],9396],[-1,-2,[],[]],[-1,-2,[],[]],[9397,9398],[9396,[[9400,[9399]]]],[-1,-1,[]],[-1,-2,[],[]],[9397,9401],[9396,[[9402,[9399]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[9397,9403],[9396,[[9404,[9399]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[9405,9406],[-1,-2,[],[]],[-1,-2,[],[]],[9405,9407],[9405,9408],[9405,9409],[9405,9410],[9405,9411],[-1,-1,[]],[9405,9412],[-1,-2,[],[]],[9405,9413],[9405,9414],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[9415,9416],[9417,[[9419,[9418]]]],[[9417,103],9417],[-1,-2,[],[]],[-1,-2,[],[]],[9415,9420],[9417,[[9421,[9418]]]],[9415,9422],[9417,[[9423,[9418]]]],[9415,9424],[9417,[[9425,[9418]]]],[-1,-1,[]],[-1,-2,[],[]],[9415,9426],[9417,[[9427,[9418]]]],[9415,9428],[9417,[[9429,[9418]]]],[9415,9430],[9417,[[9431,[9418]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[9432,9433],[9434,[[9436,[9435]]]],[[9434,103],9434],[-1,-2,[],[]],[-1,-2,[],[]],[9432,9437],[9434,[[9438,[9435]]]],[9432,9439],[9434,[[9440,[9435]]]],[9432,9441],[9434,[[9442,[9435]]]],[9432,9443],[9434,[[9444,[9435]]]],[-1,-1,[]],[9432,9445],[9434,[[9446,[9435]]]],[-1,-2,[],[]],[9432,9447],[9434,[[9448,[9435]]]],[9432,9449],[9434,[[9450,[9435]]]],[9432,9451],[9434,[[9452,[9435]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9453,103],9453],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[9454,9455],[9453,[[9457,[9456]]]],[-1,-2,[],[]],[9454,9458],[9453,[[9459,[9456]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[9460,9461],[-1,-2,[],[]],[9460,9462],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[9463,103],9463],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9463,[[9465,[9464]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9466,9467],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9468,9469],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9470,9471],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9472,9473],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9474,103],9474],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[9475,9476],[9474,[[9478,[9477]]]],[-1,-2,[],[]],[9475,9479],[9474,[[9480,[9477]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9481,103],9481],[-1,-2,[],[]],[-1,-2,[],[]],[9482,9483],[9481,[[9485,[9484]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[9486,9487],[9486,9488],[9486,9489],[9486,9490],[9486,9491],[9486,9492],[9486,9493],[9486,9494],[9486,9495],[-1,-1,[]],[-1,-2,[],[]],[9486,9496],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9497,9498],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9499,9500],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9501,103],9501],[-1,-2,[],[]],[-1,-2,[],[]],[9502,9503],[9501,[[9505,[9504]]]],[-1,-1,[]],[-1,-2,[],[]],[9502,9506],[9501,[[9507,[9504]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9508,103],9508],[-1,-2,[],[]],[-1,-2,[],[]],[9509,9510],[9508,[[9512,[9511]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9513,103],9513],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9514,9515],[9513,[[9517,[9516]]]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9518,9519],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9520,9521],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],0,[80,9522],0,[80,9523],0,[80,9524],0,[80,9525],0,[80,9526],0,[80,9527],0,[80,9528],0,[80,9529],0,[80,9530],0,[80,9531],0,[80,9532],0,[80,9533],0,[80,9534],0,[80,9535],0,[80,9536],0,[80,9537],0,[80,9538],0,[80,9539],0,[80,9540],0,[80,9541],0,[80,9542],0,[80,9543],0,[80,9544],0,[80,9545],0,[80,9546],0,[80,9547],0,[80,9548],0,[80,9549],0,[80,9550],0,[80,9551],0,[80,9552],0,[80,9553],0,[80,9554],0,[80,9555],0,[80,9556],0,[80,9557],0,[80,9558],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,[80,9559],0,[80,9560],0,[80,9561],0,[80,9562],0,[80,9563],0,0,0,0,0,[[9564,103],9564],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9565,9566],[9564,[[9568,[9567]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9569,103],9569],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9570,9571],[9569,[[9573,[9572]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9574,103],9574],[-1,-2,[],[]],[-1,-2,[],[]],[9575,9576],[9574,[[9578,[9577]]]],[9575,9579],[9574,[[9580,[9577]]]],[9575,9581],[9574,[[9582,[9577]]]],[9575,9583],[9574,[[9584,[9577]]]],[9575,9585],[9574,[[9586,[9577]]]],[-1,-1,[]],[-1,-2,[],[]],[9575,9587],[9574,[[9588,[9577]]]],[9575,9589],[9574,[[9590,[9577]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9591,103],9591],[-1,-2,[],[]],[-1,-2,[],[]],[9592,9593],[9591,[[9595,[9594]]]],[9592,9596],[9591,[[9597,[9594]]]],[9592,9598],[9591,[[9599,[9594]]]],[9592,9600],[9591,[[9601,[9594]]]],[9592,9602],[9591,[[9603,[9594]]]],[9592,9604],[9591,[[9605,[9594]]]],[9592,9606],[9591,[[9607,[9594]]]],[9592,9608],[9591,[[9609,[9594]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[9610,103],9610],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9611,9612],[9610,[[9614,[9613]]]],[9611,9615],[9610,[[9616,[9613]]]],[9611,9617],[9610,[[9618,[9613]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[9619,9620],[9621,[[9623,[9622]]]],[9619,9624],[9621,[[9625,[9622]]]],[9619,9626],[9621,[[9627,[9622]]]],[[9621,103],9621],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9619,9628],[9621,[[9629,[9622]]]],[9619,9630],[9621,[[9631,[9622]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9619,9632],[9621,[[9633,[9622]]]],[9619,9634],[9621,[[9635,[9622]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[9636,9637],[9638,[[9640,[9639]]]],[9636,9641],[9638,[[9642,[9639]]]],[9636,9643],[9638,[[9644,[9639]]]],[9636,9645],[9638,[[9646,[9639]]]],[9636,9647],[9638,[[9648,[9639]]]],[9636,9649],[9638,[[9650,[9639]]]],[[9638,103],9638],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9636,9651],[9638,[[9652,[9639]]]],[9636,9653],[9638,[[9654,[9639]]]],[9636,9655],[9638,[[9656,[9639]]]],[9636,9657],[9638,[[9658,[9639]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9636,9659],[9638,[[9660,[9639]]]],[9636,9661],[9638,[[9662,[9639]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[9663,103],9663],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9664,9665],[9664,9666],[9664,9667],[9663,[[9669,[9668]]]],[9664,9670],[9663,[[9671,[9668]]]],[9664,9672],[9663,[[9673,[9668]]]],[9664,9674],[9663,[[9675,[9668]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[9676,103],9676],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9677,9678],[9677,9679],[9677,9680],[9676,[[9682,[9681]]]],[9677,9683],[9676,[[9684,[9681]]]],[9677,9685],[9676,[[9686,[9681]]]],[9677,9687],[9676,[[9688,[9681]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9689,103],9689],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9690,9691],[9689,[[9693,[9692]]]],[9690,9694],[9689,[[9695,[9692]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[9696,103],9696],[-1,-2,[],[]],[-1,-2,[],[]],[9697,9698],[9696,[[9700,[9699]]]],[9697,9701],[9696,[[9702,[9699]]]],[9697,9703],[9696,[[9704,[9699]]]],[-1,-1,[]],[-1,-2,[],[]],[9697,9705],[9696,[[9706,[9699]]]],[9697,9707],[9696,[[9708,[9699]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,[[9709,103],9709],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9710,9711],[9709,[[9713,[9712]]]],[9710,9714],[9709,[[9715,[9712]]]],[9709,[[9716,[9712]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9717,103],9717],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9718,9719],[9717,[[9721,[9720]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9722,103],9722],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9723,9724],[9722,[[9726,[9725]]]],[9723,9727],[9722,[[9728,[9725]]]],[9723,9729],[9722,[[9730,[9725]]]],[9723,9731],[9722,[[9732,[9725]]]],[9723,9733],[9722,[[9734,[9725]]]],[9723,9735],[9722,[[9736,[9725]]]],[9723,9737],[9722,[[9738,[9725]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9739,103],9739],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9740,9741],[9739,[[9743,[9742]]]],[9740,9744],[9739,[[9745,[9742]]]],[9740,9746],[9739,[[9747,[9742]]]],[9740,9748],[9739,[[9749,[9742]]]],[9740,9750],[9739,[[9751,[9742]]]],[9740,9752],[9739,[[9753,[9742]]]],[9740,9754],[9739,[[9755,[9742]]]],[9740,9756],[9739,[[9757,[9742]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9758,9759],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9760,9761],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,[[9762,103],9762],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[9763,9764],[9762,[[9766,[9765]]]],[9763,9767],[9762,[[9768,[9765]]]],[-1,-2,[],[]],[9763,9769],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9770,103],9770],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[9771,9772],[9770,[[9774,[9773]]]],[9771,9775],[9770,[[9776,[9773]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[9777,103],9777],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[9778,9779],[9777,[[9781,[9780]]]],[9778,9782],[9777,[[9783,[9780]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[9778,9784],[9778,9785],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[9786,103],9786],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[9787,9788],[9787,9789],[9787,9790],[9786,[[9792,[9791]]]],[9787,9793],[9786,[[9794,[9791]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9795,103],9795],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9796,9797],[9795,[[9799,[9798]]]],[9796,9800],[9795,[[9801,[9798]]]],[9796,9802],[9795,[[9803,[9798]]]],[9796,9804],[9795,[[9805,[9798]]]],[9796,9806],[9795,[[9807,[9798]]]],[9796,9808],[9795,[[9809,[9798]]]],[9796,9810],[9795,[[9811,[9798]]]],[9796,9812],[9795,[[9813,[9798]]]],[9796,9814],[9795,[[9815,[9798]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9796,9816],[9795,[[9817,[9798]]]],[9796,9818],[9795,[[9819,[9798]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9820,103],9820],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[9821,9822],[9820,[[9824,[9823]]]],[-1,-2,[],[]],[9821,9825],[9820,[[9826,[9823]]]],[9821,9827],[9820,[[9828,[9823]]]],[9821,9829],[9820,[[9830,[9823]]]],[9821,9831],[9820,[[9832,[9823]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[9821,9833],[9820,[[9834,[9823]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9835,103],9835],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9836,9837],[9836,9838],[9835,[[9840,[9839]]]],[9836,9841],[9835,[[9842,[9839]]]],[9836,9843],[9835,[[9844,[9839]]]],[9836,9845],[9835,[[9846,[9839]]]],[9836,9847],[9835,[[9848,[9839]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[9849,103],9849],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9850,9851],[9849,[[9853,[9852]]]],[9850,9854],[9849,[[9855,[9852]]]],[9850,9856],[9849,[[9857,[9852]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9858,9859],[9858,9860],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9861,9862],[9861,9863],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9864,9865],[9864,9866],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9867,9868],[9867,9869],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9870,9871],[9870,9872],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9873,103],9873],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9874,9875],[9873,[[9877,[9876]]]],[9874,9878],[9873,[[9879,[9876]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9880,103],9880],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9881,9882],[9880,[[9884,[9883]]]],[9881,9885],[9880,[[9886,[9883]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9887,103],9887],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9888,9889],[9887,[[9891,[9890]]]],[9888,9892],[9887,[[9893,[9890]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9894,103],9894],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9895,9896],[9894,[[9898,[9897]]]],[9895,9899],[9894,[[9900,[9897]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[9901,103],9901],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9902,9903],[9901,[[9905,[9904]]]],[9902,9906],[9901,[[9907,[9904]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[9908,103],9908],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[9909,9910],[9908,[[9912,[9911]]]],[9909,9913],[9908,[[9914,[9911]]]],[9909,9915],[9908,[[9916,[9911]]]],[9909,9917],[9908,[[9918,[9911]]]],[9909,9919],[9908,[[9920,[9911]]]],[9909,9921],[9908,[[9922,[9911]]]],[9909,9923],[9908,[[9924,[9911]]]],[9909,9925],[9908,[[9926,[9911]]]],[9909,9927],[9908,[[9928,[9911]]]],[-1,92,[]],0,0,0,0,0,[[9929,103],9929],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9930,9931],[9929,[[9933,[9932]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9934,103],9934],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9935,9936],[9934,[[9938,[9937]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9939,103],9939],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9940,9941],[9939,[[9943,[9942]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9944,103],9944],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9945,9946],[9944,[[9948,[9947]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9949,103],9949],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9950,9951],[9949,[[9953,[9952]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[9954,103],9954],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9955,9956],[9954,[[9958,[9957]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],0,[81,9959],0,[81,9960],0,[81,9961],0,[81,9962],0,[81,9963],0,[81,9964],0,[81,9965],0,[81,9966],0,[81,9967],0,[81,9968],0,[81,9969],0,[81,9970],0,[81,9971],0,[81,9972],0,[81,9973],0,[81,9974],0,[[81,95],9975],[81,[[0,[[98,[],[[97,[9975]]]]]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9976,9977],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[9978,103],9978],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9978,[[9980,[9979]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[9981,103],9981],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9981,[[9983,[9982]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[9984,103],9984],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9984,[[9986,[9985]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9987,9988],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[9989,103],9989],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9989,[[9991,[9990]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[9992,103],9992],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9992,[[9994,[9993]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[9995,103],9995],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9995,[[9997,[9996]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[9998,9999],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[10000,103],10000],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10000,[[10002,[10001]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[10003,103],10003],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10003,[[10005,[10004]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[10006,103],10006],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10006,[[10008,[10007]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10009,10010],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[10011,103],10011],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10011,[[10013,[10012]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[10014,103],10014],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10014,[[10016,[10015]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[10017,103],10017],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10017,[[10019,[10018]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[10020,103],10020],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10021,10022],[10020,[[10024,[10023]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[82,10025],0,[82,10026],0,[82,10027],0,[82,10028],0,[82,10029],0,[82,10030],0,[82,10031],0,[82,10032],0,[82,10033],0,[82,10034],0,[82,10035],0,[82,10036],0,[82,10037],0,[82,10038],0,[82,10039],0,[82,10040],0,[82,10041],0,[82,10042],0,[82,10043],0,[82,10044],0,[82,10045],0,[82,10046],0,[82,10047],0,[82,10048],0,[82,10049],0,[82,10050],0,[82,10051],0,[82,10052],0,[82,10053],0,[82,10054],0,[82,10055],0,[82,10056],0,[82,10057],0,[82,10058],0,[82,10059],0,[82,10060],0,[82,10061],0,[82,10062],0,[82,10063],0,[82,10064],0,[82,10065],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[82,10066],0,[82,10067],0,[82,10068],0,[82,10069],0,[82,10070],0,[82,10071],0,[82,10072],0,[82,10073],0,[82,10074],0,[82,10075],0,[82,10076],0,[82,10077],0,[82,10078],0,[82,10079],0,[82,10080],0,[82,10081],0,[82,10082],0,[82,10083],0,[82,10084],0,[82,10085],0,[82,10086],0,[82,10087],0,[82,10088],0,[82,10089],0,[82,10090],[-1,-2,[],[]],[-1,-2,[],[]],0,[82,10091],0,[82,10092],0,[82,10093],0,[82,10094],0,[82,10095],0,[82,10096],[-1,-1,[]],0,[82,10097],[-1,-2,[],[]],0,[82,10098],0,[82,10099],0,[82,10100],0,[82,10101],0,[82,10102],0,[82,10103],0,[82,10104],0,[82,10105],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],0,[82,10106],0,[82,10107],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10108,10109],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10110,10111],[10110,10112],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[10113,103],10113],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10114,10115],[10113,[[10117,[10116]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10118,10119],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10120,103],10120],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10120,[[10122,[10121]]]],[10120,[[10123,[10121]]]],[10120,[[10124,[10121]]]],[10120,[[10125,[10121]]]],[10120,[[10126,[10121]]]],[10127,10128],[10127,10129],[10120,[[10130,[10121]]]],[10120,[[10131,[10121]]]],[10127,10132],[10127,10133],[10120,[[10134,[10121]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[10135,103],10135],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10136,10137],[10135,[[10139,[10138]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10140,10141],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10142,10143],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10144,10145],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10146,10147],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10148,10149],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[10150,103],10150],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10151,10152],[10150,[[10154,[10153]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[10155,103],10155],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10156,10157],[10155,[[10159,[10158]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10160,10161],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10162,10163],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10164,10165],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10166,10167],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10168,10169],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10170,10171],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10172,10173],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10174,10175],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10176,10177],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10178,10179],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10180,10181],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10182,10183],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[10184,103],10184],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10185,10186],[10184,[[10188,[10187]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[10189,103],10189],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10190,10191],[10189,[[10193,[10192]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10194,10195],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10196,10197],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10198,103],10198],[-1,-2,[],[]],[-1,-2,[],[]],[10198,[[10200,[10199]]]],[10198,[[10201,[10199]]]],[10198,[[10202,[10199]]]],[10198,[[10203,[10199]]]],[10198,[[10204,[10199]]]],[10198,[[10205,[10199]]]],[10198,[[10206,[10199]]]],[10198,[[10207,[10199]]]],[10198,[[10208,[10199]]]],[-1,-1,[]],[-1,-2,[],[]],[10198,[[10209,[10199]]]],[10198,[[10210,[10199]]]],[10198,[[10211,[10199]]]],[10198,[[10212,[10199]]]],[10198,[[10213,[10199]]]],[10198,[[10214,[10199]]]],[10198,[[10215,[10199]]]],[10198,[[10216,[10199]]]],[10198,[[10217,[10199]]]],[10198,[[10218,[10199]]]],[10198,[[10219,[10199]]]],[10198,[[10220,[10199]]]],[10198,[[10221,[10199]]]],[10198,[[10222,[10199]]]],[10198,[[10223,[10199]]]],[10198,[[10224,[10199]]]],[10198,[[10225,[10199]]]],[10198,[[10226,[10199]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10227,103],10227],[-1,-2,[],[]],[-1,-2,[],[]],[10228,10229],[10227,[[10231,[10230]]]],[10228,10232],[10227,[[10233,[10230]]]],[10228,10234],[10227,[[10235,[10230]]]],[10228,10236],[10227,[[10237,[10230]]]],[10228,10238],[10227,[[10239,[10230]]]],[10228,10240],[10227,[[10241,[10230]]]],[10228,10242],[10227,[[10243,[10230]]]],[10228,10244],[10227,[[10245,[10230]]]],[10228,10246],[10227,[[10247,[10230]]]],[-1,-1,[]],[-1,-2,[],[]],[10228,10248],[10227,[[10249,[10230]]]],[10228,10250],[10227,[[10251,[10230]]]],[10228,10252],[10227,[[10253,[10230]]]],[10228,10254],[10227,[[10255,[10230]]]],[10228,10256],[10227,[[10257,[10230]]]],[10228,10258],[10227,[[10259,[10230]]]],[10228,10260],[10227,[[10261,[10230]]]],[10228,10262],[10227,[[10263,[10230]]]],[10228,10264],[10227,[[10265,[10230]]]],[10228,10266],[10227,[[10267,[10230]]]],[10228,10268],[10227,[[10269,[10230]]]],[10228,10270],[10227,[[10271,[10230]]]],[10228,10272],[10227,[[10273,[10230]]]],[10228,10274],[10227,[[10275,[10230]]]],[10228,10276],[10227,[[10277,[10230]]]],[10228,10278],[10227,[[10279,[10230]]]],[10228,10280],[10227,[[10281,[10230]]]],[10228,10282],[10227,[[10283,[10230]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10284,103],10284],[-1,-2,[],[]],[-1,-2,[],[]],[10285,10286],[10284,[[10288,[10287]]]],[10285,10289],[10284,[[10290,[10287]]]],[10285,10291],[10284,[[10292,[10287]]]],[10285,10293],[10284,[[10294,[10287]]]],[10285,10295],[10284,[[10296,[10287]]]],[10285,10297],[10284,[[10298,[10287]]]],[10285,10299],[10284,[[10300,[10287]]]],[10285,10301],[10284,[[10302,[10287]]]],[10285,10303],[10284,[[10304,[10287]]]],[-1,-1,[]],[-1,-2,[],[]],[10285,10305],[10284,[[10306,[10287]]]],[10285,10307],[10284,[[10308,[10287]]]],[10285,10309],[10284,[[10310,[10287]]]],[10285,10311],[10284,[[10312,[10287]]]],[10285,10313],[10284,[[10314,[10287]]]],[10285,10315],[10284,[[10316,[10287]]]],[10285,10317],[10284,[[10318,[10287]]]],[10285,10319],[10284,[[10320,[10287]]]],[10285,10321],[10284,[[10322,[10287]]]],[10285,10323],[10284,[[10324,[10287]]]],[10285,10325],[10284,[[10326,[10287]]]],[10285,10327],[10284,[[10328,[10287]]]],[10285,10329],[10284,[[10330,[10287]]]],[10285,10331],[10284,[[10332,[10287]]]],[10285,10333],[10284,[[10334,[10287]]]],[10285,10335],[10284,[[10336,[10287]]]],[10285,10337],[10284,[[10338,[10287]]]],[10285,10339],[10284,[[10340,[10287]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10341,10342],[10341,10343],[10341,10344],[10341,10345],[10341,10346],[10341,10347],[10341,10348],[10341,10349],[10341,10350],[-1,-1,[]],[-1,-2,[],[]],[10341,10351],[10341,10352],[10341,10353],[10341,10354],[10341,10355],[10341,10356],[10341,10357],[10341,10358],[10341,10359],[10341,10360],[10341,10361],[10341,10362],[10341,10363],[10341,10364],[10341,10365],[10341,10366],[10341,10367],[10341,10368],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10369,10370],[10369,10371],[10369,10372],[10369,10373],[10369,10374],[10369,10375],[10369,10376],[10369,10377],[10369,10378],[-1,-1,[]],[-1,-2,[],[]],[10369,10379],[10369,10380],[10369,10381],[10369,10382],[10369,10383],[10369,10384],[10369,10385],[10369,10386],[10369,10387],[10369,10388],[10369,10389],[10369,10390],[10369,10391],[10369,10392],[10369,10393],[10369,10394],[10369,10395],[10369,10396],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10397,10398],[10397,10399],[10397,10400],[10397,10401],[10397,10402],[10397,10403],[10397,10404],[10397,10405],[10397,10406],[-1,-1,[]],[-1,-2,[],[]],[10397,10407],[10397,10408],[10397,10409],[10397,10410],[10397,10411],[10397,10412],[10397,10413],[10397,10414],[10397,10415],[10397,10416],[10397,10417],[10397,10418],[10397,10419],[10397,10420],[10397,10421],[10397,10422],[10397,10423],[10397,10424],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[10425,103],10425],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10426,10427],[10425,[[10429,[10428]]]],[10426,10430],[10426,10431],[10425,[[10432,[10428]]]],[10426,10433],[10425,[[10434,[10428]]]],[10426,10435],[10425,[[10436,[10428]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[10437,103],10437],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10438,10439],[10437,[[10441,[10440]]]],[10438,10442],[10437,[[10443,[10440]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,[[10444,103],10444],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10445,10446],[10444,[[10448,[10447]]]],[10444,[[10449,[10447]]]],[10444,[[10450,[10447]]]],[10444,[[10451,[10447]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,[[10452,103],10452],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10453,10454],[10452,[[10456,[10455]]]],[10452,[[10457,[10455]]]],[10452,[[10458,[10455]]]],[10452,[[10459,[10455]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[10460,103],10460],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10461,10462],[10460,[[10464,[10463]]]],[10461,10465],[10461,10466],[10460,[[10467,[10463]]]],[10461,10468],[10460,[[10469,[10463]]]],[10461,10470],[10460,[[10471,[10463]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[[10472,103],10472],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10473,10474],[10472,[[10476,[10475]]]],[10473,10477],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10478,10479],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10480,10481],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10482,10483],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10484,10485],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10486,10487],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10488,10489],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10490,10491],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10492,10493],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10494,10495],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10496,10497],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10498,10499],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10500,10501],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10502,103],10502],[-1,-2,[],[]],[-1,-2,[],[]],[10502,[[10504,[10503]]]],[10502,[[10505,[10503]]]],[10502,[[10506,[10503]]]],[10502,[[10507,[10503]]]],[10502,[[10508,[10503]]]],[10502,[[10509,[10503]]]],[10502,[[10510,[10503]]]],[10502,[[10511,[10503]]]],[-1,-1,[]],[-1,-2,[],[]],[10502,[[10512,[10503]]]],[10502,[[10513,[10503]]]],[10502,[[10514,[10503]]]],[10502,[[10515,[10503]]]],[10502,[[10516,[10503]]]],[10502,[[10517,[10503]]]],[10502,[[10518,[10503]]]],[10502,[[10519,[10503]]]],[10502,[[10520,[10503]]]],[10502,[[10521,[10503]]]],[10502,[[10522,[10503]]]],[10502,[[10523,[10503]]]],[10502,[[10524,[10503]]]],[10502,[[10525,[10503]]]],[10502,[[10526,[10503]]]],[10502,[[10527,[10503]]]],[10502,[[10528,[10503]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10529,103],10529],[-1,-2,[],[]],[-1,-2,[],[]],[10530,10531],[10529,[[10533,[10532]]]],[10530,10534],[10529,[[10535,[10532]]]],[10530,10536],[10529,[[10537,[10532]]]],[10530,10538],[10529,[[10539,[10532]]]],[10530,10540],[10529,[[10541,[10532]]]],[10530,10542],[10529,[[10543,[10532]]]],[10530,10544],[10529,[[10545,[10532]]]],[10530,10546],[10529,[[10547,[10532]]]],[-1,-1,[]],[-1,-2,[],[]],[10530,10548],[10529,[[10549,[10532]]]],[10530,10550],[10529,[[10551,[10532]]]],[10530,10552],[10529,[[10553,[10532]]]],[10530,10554],[10529,[[10555,[10532]]]],[10530,10556],[10529,[[10557,[10532]]]],[10530,10558],[10529,[[10559,[10532]]]],[10530,10560],[10529,[[10561,[10532]]]],[10530,10562],[10529,[[10563,[10532]]]],[10530,10564],[10529,[[10565,[10532]]]],[10530,10566],[10529,[[10567,[10532]]]],[10530,10568],[10529,[[10569,[10532]]]],[10530,10570],[10529,[[10571,[10532]]]],[10530,10572],[10529,[[10573,[10532]]]],[10530,10574],[10529,[[10575,[10532]]]],[10530,10576],[10529,[[10577,[10532]]]],[10530,10578],[10529,[[10579,[10532]]]],[10530,10580],[10529,[[10581,[10532]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10582,103],10582],[-1,-2,[],[]],[-1,-2,[],[]],[10583,10584],[10582,[[10586,[10585]]]],[10583,10587],[10582,[[10588,[10585]]]],[10583,10589],[10582,[[10590,[10585]]]],[10583,10591],[10582,[[10592,[10585]]]],[10583,10593],[10582,[[10594,[10585]]]],[10583,10595],[10582,[[10596,[10585]]]],[10583,10597],[10582,[[10598,[10585]]]],[10583,10599],[10582,[[10600,[10585]]]],[-1,-1,[]],[-1,-2,[],[]],[10583,10601],[10582,[[10602,[10585]]]],[10583,10603],[10582,[[10604,[10585]]]],[10583,10605],[10582,[[10606,[10585]]]],[10583,10607],[10582,[[10608,[10585]]]],[10583,10609],[10582,[[10610,[10585]]]],[10583,10611],[10582,[[10612,[10585]]]],[10583,10613],[10582,[[10614,[10585]]]],[10583,10615],[10582,[[10616,[10585]]]],[10583,10617],[10582,[[10618,[10585]]]],[10583,10619],[10582,[[10620,[10585]]]],[10583,10621],[10582,[[10622,[10585]]]],[10583,10623],[10582,[[10624,[10585]]]],[10583,10625],[10582,[[10626,[10585]]]],[10583,10627],[10582,[[10628,[10585]]]],[10583,10629],[10582,[[10630,[10585]]]],[10583,10631],[10582,[[10632,[10585]]]],[10583,10633],[10582,[[10634,[10585]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10635,10636],[10635,10637],[10635,10638],[10635,10639],[10635,10640],[10635,10641],[10635,10642],[10635,10643],[-1,-1,[]],[-1,-2,[],[]],[10635,10644],[10635,10645],[10635,10646],[10635,10647],[10635,10648],[10635,10649],[10635,10650],[10635,10651],[10635,10652],[10635,10653],[10635,10654],[10635,10655],[10635,10656],[10635,10657],[10635,10658],[10635,10659],[10635,10660],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10661,10662],[10661,10663],[10661,10664],[10661,10665],[10661,10666],[10661,10667],[10661,10668],[10661,10669],[-1,-1,[]],[-1,-2,[],[]],[10661,10670],[10661,10671],[10661,10672],[10661,10673],[10661,10674],[10661,10675],[10661,10676],[10661,10677],[10661,10678],[10661,10679],[10661,10680],[10661,10681],[10661,10682],[10661,10683],[10661,10684],[10661,10685],[10661,10686],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10687,10688],[10687,10689],[10687,10690],[10687,10691],[10687,10692],[10687,10693],[10687,10694],[10687,10695],[-1,-1,[]],[-1,-2,[],[]],[10687,10696],[10687,10697],[10687,10698],[10687,10699],[10687,10700],[10687,10701],[10687,10702],[10687,10703],[10687,10704],[10687,10705],[10687,10706],[10687,10707],[10687,10708],[10687,10709],[10687,10710],[10687,10711],[10687,10712],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10713,103],10713],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10714,10715],[10713,[[10717,[10716]]]],[10714,10718],[10713,[[10719,[10716]]]],[10714,10720],[10714,10721],[10713,[[10722,[10716]]]],[10714,10723],[10713,[[10724,[10716]]]],[10714,10725],[10713,[[10726,[10716]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[10727,103],10727],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10728,10729],[10727,[[10731,[10730]]]],[10728,10732],[10727,[[10733,[10730]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,[[10734,103],10734],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10735,10736],[10734,[[10738,[10737]]]],[10734,[[10739,[10737]]]],[10734,[[10740,[10737]]]],[10734,[[10741,[10737]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,[[10742,103],10742],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10743,10744],[10742,[[10746,[10745]]]],[10742,[[10747,[10745]]]],[10742,[[10748,[10745]]]],[10742,[[10749,[10745]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[10750,103],10750],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10751,10752],[10750,[[10754,[10753]]]],[10751,10755],[10751,10756],[10750,[[10757,[10753]]]],[10751,10758],[10750,[[10759,[10753]]]],[10751,10760],[10750,[[10761,[10753]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[[10762,103],10762],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10763,10764],[10762,[[10766,[10765]]]],[10763,10767],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[10768,10769],[10770,[[10772,[10771]]]],[10768,10773],[10770,[[10774,[10771]]]],[[10770,103],10770],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10775,103],10775],[-1,-2,[],[]],[-1,-2,[],[]],[10776,10777],[10775,[[10779,[10778]]]],[-1,-1,[]],[10776,10780],[10775,[[10781,[10778]]]],[-1,-2,[],[]],[10776,10782],[10775,[[10783,[10778]]]],[10776,10784],[10775,[[10785,[10778]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[10776,10786],[10775,[[10787,[10778]]]],[10776,10788],[10775,[[10789,[10778]]]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10790,10791],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10792,10793],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[10794,10795],[10796,[[10798,[10797]]]],[10794,10799],[10796,[[10800,[10797]]]],[[10796,103],10796],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10794,10801],[10796,[[10802,[10797]]]],[10794,10803],[10796,[[10804,[10797]]]],[10794,10805],[10796,[[10806,[10797]]]],[10794,10807],[10796,[[10808,[10797]]]],[10794,10809],[10796,[[10810,[10797]]]],[10794,10811],[10796,[[10812,[10797]]]],[10794,10813],[10796,[[10814,[10797]]]],[10794,10815],[10796,[[10816,[10797]]]],[10794,10817],[10796,[[10818,[10797]]]],[10794,10819],[10796,[[10820,[10797]]]],[10794,10821],[10796,[[10822,[10797]]]],[10794,10823],[10796,[[10824,[10797]]]],[10794,10825],[10796,[[10826,[10797]]]],[10794,10827],[10796,[[10828,[10797]]]],[10794,10829],[10796,[[10830,[10797]]]],[10794,10831],[10796,[[10832,[10797]]]],[10794,10833],[10796,[[10834,[10797]]]],[10794,10835],[10796,[[10836,[10797]]]],[10794,10837],[10796,[[10838,[10797]]]],[10794,10839],[10796,[[10840,[10797]]]],[10794,10841],[10796,[[10842,[10797]]]],[10794,10843],[10796,[[10844,[10797]]]],[10794,10845],[10796,[[10846,[10797]]]],[10794,10847],[10796,[[10848,[10797]]]],[10794,10849],[10796,[[10850,[10797]]]],[10794,10851],[10796,[[10852,[10797]]]],[10794,10853],[10796,[[10854,[10797]]]],[10794,10855],[10796,[[10856,[10797]]]],[10794,10857],[10796,[[10858,[10797]]]],[10794,10859],[10796,[[10860,[10797]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10861,103],10861],[-1,-2,[],[]],[-1,-2,[],[]],[10862,10863],[10861,[[10865,[10864]]]],[10862,10866],[10861,[[10867,[10864]]]],[-1,-1,[]],[10862,10868],[10861,[[10869,[10864]]]],[-1,-2,[],[]],[10862,10870],[10861,[[10871,[10864]]]],[10862,10872],[10861,[[10873,[10864]]]],[10862,10874],[10861,[[10875,[10864]]]],[10862,10876],[10861,[[10877,[10864]]]],[10862,10878],[10861,[[10879,[10864]]]],[10862,10880],[10861,[[10881,[10864]]]],[10862,10882],[10861,[[10883,[10864]]]],[10862,10884],[10861,[[10885,[10864]]]],[10862,10886],[10861,[[10887,[10864]]]],[10862,10888],[10861,[[10889,[10864]]]],[10862,10890],[10861,[[10891,[10864]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[10892,103],10892],[-1,-2,[],[]],[-1,-2,[],[]],[10893,10894],[10892,[[10896,[10895]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[10897,103],10897],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[10898,10899],[10897,[[10901,[10900]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[[10902,103],10902],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10902,[[10904,[10903]]]],[10902,[[10905,[10903]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[10906,103],10906],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10907,10908],[10906,[[10910,[10909]]]],[10907,10911],[10906,[[10912,[10909]]]],[10907,10913],[10906,[[10914,[10909]]]],[10907,10915],[10906,[[10916,[10909]]]],[10907,10917],[10906,[[10918,[10909]]]],[10907,10919],[10906,[[10920,[10909]]]],[10907,10921],[10906,[[10922,[10909]]]],[10907,10923],[10906,[[10924,[10909]]]],[10907,10925],[10906,[[10926,[10909]]]],[10907,10927],[10906,[[10928,[10909]]]],[10907,10929],[10906,[[10930,[10909]]]],[10907,10931],[10906,[[10932,[10909]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10933,10934],[10933,10935],[10933,10936],[10933,10937],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10938,10939],[10938,10940],[10938,10941],[10938,10942],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[[10943,103],10943],[-1,-2,[],[]],[-1,-2,[],[]],[10944,10945],[10944,10946],[10943,[[10948,[10947]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[10949,10950],[10949,10951],[-1,-1,[]],[10949,10952],[10949,10953],[10949,10954],[-1,-2,[],[]],[10949,10955],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[10956,103],10956],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10957,10958],[10956,[[10960,[10959]]]],[10957,10961],[10956,[[10962,[10959]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10963,10964],[10963,10965],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[10966,103],10966],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[10967,10968],[10966,[[10970,[10969]]]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[10971,10972],[10971,10973],[10971,10974],[10971,10975],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],0,[83,10976],0,[83,10977],0,[83,10978],0,[83,10979],0,[83,10980],0,[83,10981],0,[83,10982],0,[83,10983],0,[83,10984],0,[83,10985],0,[83,10986],0,[83,10987],0,[83,10988],0,[83,10989],0,[83,10990],0,[83,10991],0,[83,10992],0,[83,10993],0,[83,10994],0,[83,10995],0,[83,10996],0,[83,10997],0,[83,10998],0,[83,10999],0,[83,11000],0,[83,11001],0,[83,11002],0,[83,11003],0,[83,11004],0,[83,11005],0,[83,11006],0,[83,11007],0,[83,11008],0,[83,11009],0,[83,11010],0,[83,11011],0,[83,11012],0,[83,11013],0,[83,11014],0,[83,11015],0,[83,11016],0,[83,11017],0,[83,11018],0,[83,11019],0,[83,11020],0,[83,11021],0,[83,11022],0,[83,11023],0,[83,11024],0,[83,11025],0,[83,11026],0,[83,11027],0,[83,11028],0,[83,11029],0,[83,11030],0,[83,11031],0,[83,11032],0,[83,11033],0,[83,11034],0,[83,11035],0,[83,11036],0,[83,11037],0,[83,11038],0,[83,11039],0,[83,11040],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11041,11042],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11043,103],11043],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11044,11045],[11043,[[11047,[11046]]]],[11044,11048],[11043,[[11049,[11046]]]],[11044,11050],[11043,[[11051,[11046]]]],[11044,11052],[11043,[[11053,[11046]]]],[11044,11054],[11043,[[11055,[11046]]]],[11044,11056],[11043,[[11057,[11046]]]],[11044,11058],[11043,[[11059,[11046]]]],[11044,11060],[11043,[[11061,[11046]]]],[11044,11062],[11043,[[11063,[11046]]]],[11044,11064],[11043,[[11065,[11046]]]],[11044,11066],[11043,[[11067,[11046]]]],[11044,11068],[11043,[[11069,[11046]]]],[11044,11070],[11043,[[11071,[11046]]]],[11044,11072],[11043,[[11073,[11046]]]],[11044,11074],[11043,[[11075,[11046]]]],[11044,11076],[11043,[[11077,[11046]]]],[11044,11078],[11043,[[11079,[11046]]]],[11044,11080],[11043,[[11081,[11046]]]],[11044,11082],[11043,[[11083,[11046]]]],[11044,11084],[11043,[[11085,[11046]]]],[11044,11086],[11043,[[11087,[11046]]]],[11044,11088],[11043,[[11089,[11046]]]],[11044,11090],[11043,[[11091,[11046]]]],[11044,11092],[11043,[[11093,[11046]]]],[11044,11094],[11043,[[11095,[11046]]]],[11044,11096],[11043,[[11097,[11046]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11098,103],11098],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11099,11100],[11098,[[11102,[11101]]]],[11099,11103],[11098,[[11104,[11101]]]],[11099,11105],[11098,[[11106,[11101]]]],[11099,11107],[11098,[[11108,[11101]]]],[11099,11109],[11098,[[11110,[11101]]]],[11099,11111],[11098,[[11112,[11101]]]],[11099,11113],[11098,[[11114,[11101]]]],[11099,11115],[11098,[[11116,[11101]]]],[11099,11117],[11098,[[11118,[11101]]]],[11099,11119],[11098,[[11120,[11101]]]],[11099,11121],[11098,[[11122,[11101]]]],[11099,11123],[11098,[[11124,[11101]]]],[11099,11125],[11098,[[11126,[11101]]]],[11099,11127],[11098,[[11128,[11101]]]],[11099,11129],[11098,[[11130,[11101]]]],[11099,11131],[11098,[[11132,[11101]]]],[11099,11133],[11098,[[11134,[11101]]]],[11099,11135],[11098,[[11136,[11101]]]],[11099,11137],[11098,[[11138,[11101]]]],[11099,11139],[11098,[[11140,[11101]]]],[11099,11141],[11098,[[11142,[11101]]]],[11099,11143],[11098,[[11144,[11101]]]],[11099,11145],[11098,[[11146,[11101]]]],[11099,11147],[11098,[[11148,[11101]]]],[11099,11149],[11098,[[11150,[11101]]]],[11099,11151],[11098,[[11152,[11101]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11153,103],11153],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11153,[[11155,[11154]]]],[11153,[[11156,[11154]]]],[11153,[[11157,[11154]]]],[11153,[[11158,[11154]]]],[11153,[[11159,[11154]]]],[11153,[[11160,[11154]]]],[11153,[[11161,[11154]]]],[11153,[[11162,[11154]]]],[11153,[[11163,[11154]]]],[11153,[[11164,[11154]]]],[11153,[[11165,[11154]]]],[11153,[[11166,[11154]]]],[11153,[[11167,[11154]]]],[11153,[[11168,[11154]]]],[11153,[[11169,[11154]]]],[11153,[[11170,[11154]]]],[11153,[[11171,[11154]]]],[11153,[[11172,[11154]]]],[11153,[[11173,[11154]]]],[11153,[[11174,[11154]]]],[11153,[[11175,[11154]]]],[11153,[[11176,[11154]]]],[11153,[[11177,[11154]]]],[11153,[[11178,[11154]]]],[11153,[[11179,[11154]]]],[11153,[[11180,[11154]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11181,103],11181],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11182,11183],[11181,[[11185,[11184]]]],[11182,11186],[11181,[[11187,[11184]]]],[11182,11188],[11181,[[11189,[11184]]]],[11182,11190],[11181,[[11191,[11184]]]],[11182,11192],[11181,[[11193,[11184]]]],[11182,11194],[11181,[[11195,[11184]]]],[11182,11196],[11181,[[11197,[11184]]]],[11182,11198],[11181,[[11199,[11184]]]],[11182,11200],[11181,[[11201,[11184]]]],[11182,11202],[11181,[[11203,[11184]]]],[11182,11204],[11181,[[11205,[11184]]]],[11182,11206],[11181,[[11207,[11184]]]],[11182,11208],[11181,[[11209,[11184]]]],[11182,11210],[11181,[[11211,[11184]]]],[11182,11212],[11181,[[11213,[11184]]]],[11182,11214],[11181,[[11215,[11184]]]],[11182,11216],[11181,[[11217,[11184]]]],[11182,11218],[11181,[[11219,[11184]]]],[11182,11220],[11181,[[11221,[11184]]]],[11182,11222],[11181,[[11223,[11184]]]],[11182,11224],[11181,[[11225,[11184]]]],[11182,11226],[11181,[[11227,[11184]]]],[11182,11228],[11181,[[11229,[11184]]]],[11182,11230],[11181,[[11231,[11184]]]],[11182,11232],[11181,[[11233,[11184]]]],[11182,11234],[11181,[[11235,[11184]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11236,103],11236],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11237,11238],[11236,[[11240,[11239]]]],[11237,11241],[11236,[[11242,[11239]]]],[11237,11243],[11236,[[11244,[11239]]]],[11237,11245],[11236,[[11246,[11239]]]],[11237,11247],[11236,[[11248,[11239]]]],[11237,11249],[11236,[[11250,[11239]]]],[11237,11251],[11236,[[11252,[11239]]]],[11237,11253],[11236,[[11254,[11239]]]],[11237,11255],[11236,[[11256,[11239]]]],[11237,11257],[11236,[[11258,[11239]]]],[11237,11259],[11236,[[11260,[11239]]]],[11237,11261],[11236,[[11262,[11239]]]],[11237,11263],[11236,[[11264,[11239]]]],[11237,11265],[11236,[[11266,[11239]]]],[11237,11267],[11236,[[11268,[11239]]]],[11237,11269],[11236,[[11270,[11239]]]],[11237,11271],[11236,[[11272,[11239]]]],[11237,11273],[11236,[[11274,[11239]]]],[11237,11275],[11236,[[11276,[11239]]]],[11237,11277],[11236,[[11278,[11239]]]],[11237,11279],[11236,[[11280,[11239]]]],[11237,11281],[11236,[[11282,[11239]]]],[11237,11283],[11236,[[11284,[11239]]]],[11237,11285],[11236,[[11286,[11239]]]],[11237,11287],[11236,[[11288,[11239]]]],[11237,11289],[11236,[[11290,[11239]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11291,11292],[11291,11293],[11291,11294],[11291,11295],[11291,11296],[11291,11297],[11291,11298],[11291,11299],[11291,11300],[11291,11301],[11291,11302],[11291,11303],[11291,11304],[11291,11305],[11291,11306],[11291,11307],[11291,11308],[11291,11309],[11291,11310],[11291,11311],[11291,11312],[11291,11313],[11291,11314],[11291,11315],[11291,11316],[11291,11317],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11318,11319],[11318,11320],[11318,11321],[11318,11322],[11318,11323],[11318,11324],[11318,11325],[11318,11326],[11318,11327],[11318,11328],[11318,11329],[11318,11330],[11318,11331],[11318,11332],[11318,11333],[11318,11334],[11318,11335],[11318,11336],[11318,11337],[11318,11338],[11318,11339],[11318,11340],[11318,11341],[11318,11342],[11318,11343],[11318,11344],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[11345,103],11345],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11346,11347],[11345,[[11349,[11348]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[11350,103],11350],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11351,11352],[11350,[[11354,[11353]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11355,11356],[11355,11357],[11355,11358],[11355,11359],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[11360,103],11360],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11361,11362],[11360,[[11364,[11363]]]],[11361,11365],[11360,[[11366,[11363]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11367,11368],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11369,103],11369],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11370,11371],[11369,[[11373,[11372]]]],[11370,11374],[11369,[[11375,[11372]]]],[11370,11376],[11369,[[11377,[11372]]]],[11370,11378],[11369,[[11379,[11372]]]],[11370,11380],[11369,[[11381,[11372]]]],[11370,11382],[11369,[[11383,[11372]]]],[11370,11384],[11369,[[11385,[11372]]]],[11370,11386],[11369,[[11387,[11372]]]],[11370,11388],[11369,[[11389,[11372]]]],[11370,11390],[11369,[[11391,[11372]]]],[11370,11392],[11369,[[11393,[11372]]]],[11370,11394],[11369,[[11395,[11372]]]],[11370,11396],[11369,[[11397,[11372]]]],[11370,11398],[11369,[[11399,[11372]]]],[11370,11400],[11369,[[11401,[11372]]]],[11370,11402],[11369,[[11403,[11372]]]],[11370,11404],[11369,[[11405,[11372]]]],[11370,11406],[11369,[[11407,[11372]]]],[11370,11408],[11369,[[11409,[11372]]]],[11370,11410],[11369,[[11411,[11372]]]],[11370,11412],[11369,[[11413,[11372]]]],[11370,11414],[11369,[[11415,[11372]]]],[11370,11416],[11369,[[11417,[11372]]]],[11370,11418],[11369,[[11419,[11372]]]],[11370,11420],[11369,[[11421,[11372]]]],[11370,11422],[11369,[[11423,[11372]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11424,103],11424],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11425,11426],[11424,[[11428,[11427]]]],[11425,11429],[11424,[[11430,[11427]]]],[11425,11431],[11424,[[11432,[11427]]]],[11425,11433],[11424,[[11434,[11427]]]],[11425,11435],[11424,[[11436,[11427]]]],[11425,11437],[11424,[[11438,[11427]]]],[11425,11439],[11424,[[11440,[11427]]]],[11425,11441],[11424,[[11442,[11427]]]],[11425,11443],[11424,[[11444,[11427]]]],[11425,11445],[11424,[[11446,[11427]]]],[11425,11447],[11424,[[11448,[11427]]]],[11425,11449],[11424,[[11450,[11427]]]],[11425,11451],[11424,[[11452,[11427]]]],[11425,11453],[11424,[[11454,[11427]]]],[11425,11455],[11424,[[11456,[11427]]]],[11425,11457],[11424,[[11458,[11427]]]],[11425,11459],[11424,[[11460,[11427]]]],[11425,11461],[11424,[[11462,[11427]]]],[11425,11463],[11424,[[11464,[11427]]]],[11425,11465],[11424,[[11466,[11427]]]],[11425,11467],[11424,[[11468,[11427]]]],[11425,11469],[11424,[[11470,[11427]]]],[11425,11471],[11424,[[11472,[11427]]]],[11425,11473],[11424,[[11474,[11427]]]],[11425,11475],[11424,[[11476,[11427]]]],[11425,11477],[11424,[[11478,[11427]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11479,103],11479],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11479,[[11481,[11480]]]],[11479,[[11482,[11480]]]],[11479,[[11483,[11480]]]],[11479,[[11484,[11480]]]],[11479,[[11485,[11480]]]],[11479,[[11486,[11480]]]],[11479,[[11487,[11480]]]],[11479,[[11488,[11480]]]],[11479,[[11489,[11480]]]],[11479,[[11490,[11480]]]],[11479,[[11491,[11480]]]],[11479,[[11492,[11480]]]],[11479,[[11493,[11480]]]],[11479,[[11494,[11480]]]],[11479,[[11495,[11480]]]],[11479,[[11496,[11480]]]],[11479,[[11497,[11480]]]],[11479,[[11498,[11480]]]],[11479,[[11499,[11480]]]],[11479,[[11500,[11480]]]],[11479,[[11501,[11480]]]],[11479,[[11502,[11480]]]],[11479,[[11503,[11480]]]],[11479,[[11504,[11480]]]],[11479,[[11505,[11480]]]],[11479,[[11506,[11480]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11507,103],11507],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11508,11509],[11507,[[11511,[11510]]]],[11508,11512],[11507,[[11513,[11510]]]],[11508,11514],[11507,[[11515,[11510]]]],[11508,11516],[11507,[[11517,[11510]]]],[11508,11518],[11507,[[11519,[11510]]]],[11508,11520],[11507,[[11521,[11510]]]],[11508,11522],[11507,[[11523,[11510]]]],[11508,11524],[11507,[[11525,[11510]]]],[11508,11526],[11507,[[11527,[11510]]]],[11508,11528],[11507,[[11529,[11510]]]],[11508,11530],[11507,[[11531,[11510]]]],[11508,11532],[11507,[[11533,[11510]]]],[11508,11534],[11507,[[11535,[11510]]]],[11508,11536],[11507,[[11537,[11510]]]],[11508,11538],[11507,[[11539,[11510]]]],[11508,11540],[11507,[[11541,[11510]]]],[11508,11542],[11507,[[11543,[11510]]]],[11508,11544],[11507,[[11545,[11510]]]],[11508,11546],[11507,[[11547,[11510]]]],[11508,11548],[11507,[[11549,[11510]]]],[11508,11550],[11507,[[11551,[11510]]]],[11508,11552],[11507,[[11553,[11510]]]],[11508,11554],[11507,[[11555,[11510]]]],[11508,11556],[11507,[[11557,[11510]]]],[11508,11558],[11507,[[11559,[11510]]]],[11508,11560],[11507,[[11561,[11510]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11562,103],11562],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11563,11564],[11562,[[11566,[11565]]]],[11563,11567],[11562,[[11568,[11565]]]],[11563,11569],[11562,[[11570,[11565]]]],[11563,11571],[11562,[[11572,[11565]]]],[11563,11573],[11562,[[11574,[11565]]]],[11563,11575],[11562,[[11576,[11565]]]],[11563,11577],[11562,[[11578,[11565]]]],[11563,11579],[11562,[[11580,[11565]]]],[11563,11581],[11562,[[11582,[11565]]]],[11563,11583],[11562,[[11584,[11565]]]],[11563,11585],[11562,[[11586,[11565]]]],[11563,11587],[11562,[[11588,[11565]]]],[11563,11589],[11562,[[11590,[11565]]]],[11563,11591],[11562,[[11592,[11565]]]],[11563,11593],[11562,[[11594,[11565]]]],[11563,11595],[11562,[[11596,[11565]]]],[11563,11597],[11562,[[11598,[11565]]]],[11563,11599],[11562,[[11600,[11565]]]],[11563,11601],[11562,[[11602,[11565]]]],[11563,11603],[11562,[[11604,[11565]]]],[11563,11605],[11562,[[11606,[11565]]]],[11563,11607],[11562,[[11608,[11565]]]],[11563,11609],[11562,[[11610,[11565]]]],[11563,11611],[11562,[[11612,[11565]]]],[11563,11613],[11562,[[11614,[11565]]]],[11563,11615],[11562,[[11616,[11565]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11617,11618],[11617,11619],[11617,11620],[11617,11621],[11617,11622],[11617,11623],[11617,11624],[11617,11625],[11617,11626],[11617,11627],[11617,11628],[11617,11629],[11617,11630],[11617,11631],[11617,11632],[11617,11633],[11617,11634],[11617,11635],[11617,11636],[11617,11637],[11617,11638],[11617,11639],[11617,11640],[11617,11641],[11617,11642],[11617,11643],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11644,11645],[11644,11646],[11644,11647],[11644,11648],[11644,11649],[11644,11650],[11644,11651],[11644,11652],[11644,11653],[11644,11654],[11644,11655],[11644,11656],[11644,11657],[11644,11658],[11644,11659],[11644,11660],[11644,11661],[11644,11662],[11644,11663],[11644,11664],[11644,11665],[11644,11666],[11644,11667],[11644,11668],[11644,11669],[11644,11670],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[11671,103],11671],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11672,11673],[11671,[[11675,[11674]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11676,11677],[11676,11678],[11676,11679],[11676,11680],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[11681,103],11681],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11682,11683],[11681,[[11685,[11684]]]],[11682,11686],[11681,[[11687,[11684]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[11688,103],11688],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11689,11690],[11688,[[11692,[11691]]]],[11689,11693],[11688,[[11694,[11691]]]],[11689,11695],[11688,[[11696,[11691]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11697,11698],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[11699,103],11699],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11700,11701],[11699,[[11703,[11702]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11704,11705],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11706,11707],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[11708,103],11708],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11709,11710],[11708,[[11712,[11711]]]],[11709,11713],[11708,[[11714,[11711]]]],[11709,11715],[11708,[[11716,[11711]]]],[11709,11717],[11708,[[11718,[11711]]]],[11709,11719],[11708,[[11720,[11711]]]],[11709,11721],[11708,[[11722,[11711]]]],[11709,11723],[11708,[[11724,[11711]]]],[11709,11725],[11708,[[11726,[11711]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11727,103],11727],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11728,11729],[11727,[[11731,[11730]]]],[11728,11732],[11727,[[11733,[11730]]]],[11728,11734],[11727,[[11735,[11730]]]],[11728,11736],[11727,[[11737,[11730]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11738,103],11738],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11739,11740],[11738,[[11742,[11741]]]],[11739,11743],[11738,[[11744,[11741]]]],[11739,11745],[11738,[[11746,[11741]]]],[11739,11747],[11738,[[11748,[11741]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11749,103],11749],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11750,11751],[11749,[[11753,[11752]]]],[11750,11754],[11749,[[11755,[11752]]]],[11750,11756],[11749,[[11757,[11752]]]],[11750,11758],[11749,[[11759,[11752]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11760,103],11760],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11761,11762],[11760,[[11764,[11763]]]],[11761,11765],[11760,[[11766,[11763]]]],[11761,11767],[11760,[[11768,[11763]]]],[11761,11769],[11760,[[11770,[11763]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11771,103],11771],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11772,11773],[11771,[[11775,[11774]]]],[11772,11776],[11771,[[11777,[11774]]]],[11772,11778],[11771,[[11779,[11774]]]],[11772,11780],[11771,[[11781,[11774]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11782,103],11782],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11783,11784],[11782,[[11786,[11785]]]],[11783,11787],[11782,[[11788,[11785]]]],[11783,11789],[11782,[[11790,[11785]]]],[11783,11791],[11782,[[11792,[11785]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11793,103],11793],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11794,11795],[11793,[[11797,[11796]]]],[11794,11798],[11793,[[11799,[11796]]]],[11794,11800],[11793,[[11801,[11796]]]],[11794,11802],[11793,[[11803,[11796]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11804,103],11804],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11805,11806],[11804,[[11808,[11807]]]],[11805,11809],[11804,[[11810,[11807]]]],[11805,11811],[11804,[[11812,[11807]]]],[11805,11813],[11804,[[11814,[11807]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11815,103],11815],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11816,11817],[11815,[[11819,[11818]]]],[11816,11820],[11815,[[11821,[11818]]]],[11816,11822],[11815,[[11823,[11818]]]],[11816,11824],[11815,[[11825,[11818]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11826,103],11826],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11827,11828],[11826,[[11830,[11829]]]],[11827,11831],[11826,[[11832,[11829]]]],[11827,11833],[11826,[[11834,[11829]]]],[11827,11835],[11826,[[11836,[11829]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11837,103],11837],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11838,11839],[11837,[[11841,[11840]]]],[11838,11842],[11837,[[11843,[11840]]]],[11838,11844],[11837,[[11845,[11840]]]],[11838,11846],[11837,[[11847,[11840]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11848,103],11848],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11849,11850],[11848,[[11852,[11851]]]],[11849,11853],[11848,[[11854,[11851]]]],[11849,11855],[11848,[[11856,[11851]]]],[11849,11857],[11848,[[11858,[11851]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11859,103],11859],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11860,11861],[11859,[[11863,[11862]]]],[11860,11864],[11859,[[11865,[11862]]]],[11860,11866],[11859,[[11867,[11862]]]],[11860,11868],[11859,[[11869,[11862]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11870,103],11870],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11871,11872],[11870,[[11874,[11873]]]],[11871,11875],[11870,[[11876,[11873]]]],[11871,11877],[11870,[[11878,[11873]]]],[11871,11879],[11870,[[11880,[11873]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11881,103],11881],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11882,11883],[11881,[[11885,[11884]]]],[11882,11886],[11881,[[11887,[11884]]]],[11882,11888],[11881,[[11889,[11884]]]],[11882,11890],[11881,[[11891,[11884]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11892,103],11892],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11893,11894],[11892,[[11896,[11895]]]],[11893,11897],[11892,[[11898,[11895]]]],[11893,11899],[11892,[[11900,[11895]]]],[11893,11901],[11892,[[11902,[11895]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[11903,103],11903],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11904,11905],[11903,[[11907,[11906]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[11908,103],11908],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11909,11910],[11908,[[11912,[11911]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[11913,103],11913],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11914,11915],[11913,[[11917,[11916]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11918,11919],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11920,11921],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11922,11923],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11924,11925],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11926,11927],[11926,11928],[11926,11929],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11930,11931],[11930,11932],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11933,11934],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11935,11936],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11937,11938],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[11939,103],11939],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11940,11941],[11939,[[11943,[11942]]]],[11940,11944],[11939,[[11945,[11942]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[11946,103],11946],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11947,11948],[11946,[[11950,[11949]]]],[11947,11951],[11946,[[11952,[11949]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11953,11954],[11953,11955],[11953,11956],[11953,11957],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11958,11959],[11958,11960],[11958,11961],[11958,11962],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[11963,103],11963],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11963,[[11965,[11964]]]],[11963,[[11966,[11964]]]],[11963,[[11967,[11964]]]],[11963,[[11968,[11964]]]],[11963,[[11969,[11964]]]],[11963,[[11970,[11964]]]],[11963,[[11971,[11964]]]],[11963,[[11972,[11964]]]],[11963,[[11973,[11964]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[11974,103],11974],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[11975,103],11975],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11976,11977],[11975,[[11979,[11978]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[11980,103],11980],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[11981,11982],[11980,[[11984,[11983]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[84,11985],[-1,-2,[],[]],[-1,-2,[],[]],0,[84,11986],0,[84,11987],0,[84,11988],0,[84,11989],0,[84,11990],0,[84,11991],0,[84,11992],0,[84,11993],0,[84,11994],0,[84,11995],0,[84,11996],0,[84,11997],0,[84,11998],0,[84,11999],0,[84,12000],0,[84,12001],0,[84,12002],0,[84,12003],0,[84,12004],0,[84,12005],0,[84,12006],0,[84,12007],[-1,-1,[]],0,[84,12008],0,[84,12009],0,[84,12010],0,[84,12011],0,[84,12012],[-1,-2,[],[]],0,[84,12013],0,[84,12014],0,[84,12015],0,[84,12016],0,[84,12017],0,[84,12018],0,[84,12019],0,[84,12020],0,[84,12021],0,[84,12022],0,[84,12023],0,[84,12024],0,[84,12025],0,[84,12026],0,[84,12027],0,[84,12028],0,[84,12029],0,[84,12030],0,[84,12031],0,[84,12032],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],0,[84,12033],[-1,92,[]],0,[84,12034],0,[84,12035],0,[84,12036],0,[84,12037],0,[84,12038],0,[84,12039],0,[84,12040],0,[84,12041],0,[84,12042],0,[84,12043],0,[84,12044],0,[84,12045],0,[84,12046],0,[84,12047],0,[84,12048],0,[84,12049],0,[84,12050],0,[84,12051],0,[84,12052],0,0,0,[[12053,103],12053],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[12054,103],12054],[-1,-2,[],[]],[-1,-2,[],[]],[12055,12056],[12054,[[12058,[12057]]]],[12055,12059],[12054,[[12060,[12057]]]],[12055,12061],[12054,[[12062,[12057]]]],[12055,12063],[12054,[[12064,[12057]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12065,103],12065],[-1,-2,[],[]],[-1,-2,[],[]],[12066,12067],[12065,[[12069,[12068]]]],[12066,12070],[12065,[[12071,[12068]]]],[-1,-1,[]],[-1,-2,[],[]],[12066,12072],[12065,[[12073,[12068]]]],[12066,12074],[12065,[[12075,[12068]]]],[12066,12076],[12065,[[12077,[12068]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12066,12078],[12065,[[12079,[12068]]]],[12066,12080],[12065,[[12081,[12068]]]],[12066,12082],[12065,[[12083,[12068]]]],[12066,12084],[12065,[[12085,[12068]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[12086,103],12086],[-1,-2,[],[]],[-1,-2,[],[]],[12087,12088],[12086,[[12090,[12089]]]],[12087,12091],[12086,[[12092,[12089]]]],[12087,12093],[12086,[[12094,[12089]]]],[12087,12095],[12086,[[12096,[12089]]]],[12087,12097],[12086,[[12098,[12089]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12099,103],12099],[-1,-2,[],[]],[-1,-2,[],[]],[12100,12101],[12099,[[12103,[12102]]]],[12100,12104],[12099,[[12105,[12102]]]],[12100,12106],[12099,[[12107,[12102]]]],[12100,12108],[12099,[[12109,[12102]]]],[12100,12110],[12099,[[12111,[12102]]]],[12100,12112],[12099,[[12113,[12102]]]],[12100,12114],[12099,[[12115,[12102]]]],[12100,12116],[12099,[[12117,[12102]]]],[12100,12118],[12099,[[12119,[12102]]]],[12100,12120],[12099,[[12121,[12102]]]],[12100,12122],[12099,[[12123,[12102]]]],[12100,12124],[12099,[[12125,[12102]]]],[12100,12126],[12099,[[12127,[12102]]]],[12100,12128],[12099,[[12129,[12102]]]],[12100,12130],[12099,[[12131,[12102]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12100,12132],[12099,[[12133,[12102]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12134,103],12134],[-1,-2,[],[]],[-1,-2,[],[]],[12135,12136],[12134,[[12138,[12137]]]],[12135,12139],[12134,[[12140,[12137]]]],[12135,12141],[12134,[[12142,[12137]]]],[12135,12143],[12134,[[12144,[12137]]]],[12135,12145],[12134,[[12146,[12137]]]],[12135,12147],[12134,[[12148,[12137]]]],[-1,-1,[]],[-1,-2,[],[]],[12135,12149],[12134,[[12150,[12137]]]],[12135,12151],[12134,[[12152,[12137]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[12135,12153],[12134,[[12154,[12137]]]],[-1,92,[]],[12135,12155],[12134,[[12156,[12137]]]],[12135,12157],[12134,[[12158,[12137]]]],[12135,12159],[12134,[[12160,[12137]]]],[12135,12161],[12134,[[12162,[12137]]]],0,0,0,0,0,0,0,[[12163,103],12163],[-1,-2,[],[]],[-1,-2,[],[]],[12164,12165],[12163,[[12167,[12166]]]],[12164,12168],[12163,[[12169,[12166]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12170,103],12170],[-1,-2,[],[]],[-1,-2,[],[]],[12171,12172],[12170,[[12174,[12173]]]],[12171,12175],[12170,[[12176,[12173]]]],[12171,12177],[12170,[[12178,[12173]]]],[12171,12179],[12170,[[12180,[12173]]]],[-1,-1,[]],[12171,12181],[12170,[[12182,[12173]]]],[-1,-2,[],[]],[12171,12183],[12170,[[12184,[12173]]]],[12171,12185],[12170,[[12186,[12173]]]],[12171,12187],[12170,[[12188,[12173]]]],[12171,12189],[12170,[[12190,[12173]]]],[12171,12191],[12170,[[12192,[12173]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12193,12194],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[12195,12196],[12197,[[12199,[12198]]]],[12195,12200],[12197,[[12201,[12198]]]],[[12197,103],12197],[-1,-2,[],[]],[-1,-2,[],[]],[12195,12202],[12197,[[12203,[12198]]]],[12195,12204],[12197,[[12205,[12198]]]],[12195,12206],[12197,[[12207,[12198]]]],[-1,-1,[]],[12195,12208],[12197,[[12209,[12198]]]],[12195,12210],[12197,[[12211,[12198]]]],[12195,12212],[12197,[[12213,[12198]]]],[-1,-2,[],[]],[12195,12214],[12197,[[12215,[12198]]]],[12195,12216],[12197,[[12217,[12198]]]],[12195,12218],[12197,[[12219,[12198]]]],[12195,12220],[12197,[[12221,[12198]]]],[12195,12222],[12197,[[12223,[12198]]]],[12195,12224],[12197,[[12225,[12198]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,[[12226,103],12226],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12227,12228],[12226,[[12230,[12229]]]],[12227,12231],[12226,[[12232,[12229]]]],[12227,12233],[12226,[[12234,[12229]]]],[12227,12235],[12226,[[12236,[12229]]]],[12227,12237],[12226,[[12238,[12229]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12239,103],12239],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12240,12241],[12239,[[12243,[12242]]]],[12240,12244],[12239,[[12245,[12242]]]],[12240,12246],[12239,[[12247,[12242]]]],[12240,12248],[12239,[[12249,[12242]]]],[12240,12250],[12239,[[12251,[12242]]]],[-1,-2,[],[]],[12240,12252],[12239,[[12253,[12242]]]],[12240,12254],[12239,[[12255,[12242]]]],[12240,12256],[12239,[[12257,[12242]]]],[12240,12258],[12239,[[12259,[12242]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12260,103],12260],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12261,12262],[12260,[[12264,[12263]]]],[12261,12265],[12260,[[12266,[12263]]]],[12261,12267],[12260,[[12268,[12263]]]],[12261,12269],[12260,[[12270,[12263]]]],[12261,12271],[12260,[[12272,[12263]]]],[-1,-2,[],[]],[12261,12273],[12260,[[12274,[12263]]]],[12261,12275],[12260,[[12276,[12263]]]],[12261,12277],[12260,[[12278,[12263]]]],[12261,12279],[12260,[[12280,[12263]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12281,12282],[12281,12283],[12281,12284],[12281,12285],[12281,12286],[-1,-2,[],[]],[12281,12287],[12281,12288],[12281,12289],[12281,12290],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12291,12292],[12291,12293],[12291,12294],[12291,12295],[12291,12296],[-1,-2,[],[]],[12291,12297],[12291,12298],[12291,12299],[12291,12300],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[12301,103],12301],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12302,12303],[12301,[[12305,[12304]]]],[12302,12306],[12301,[[12307,[12304]]]],[12302,12308],[12301,[[12309,[12304]]]],[12302,12310],[12301,[[12311,[12304]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12312,12313],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12314,12315],[12314,12316],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12317,12318],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[12319,103],12319],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12320,12321],[12319,[[12323,[12322]]]],[12320,12324],[12319,[[12325,[12322]]]],[12320,12326],[12319,[[12327,[12322]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[12328,103],12328],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12329,12330],[12328,[[12332,[12331]]]],[12329,12333],[12328,[[12334,[12331]]]],[12329,12335],[12328,[[12336,[12331]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12337,12338],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12339,103],12339],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12340,12341],[12339,[[12343,[12342]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12344,12345],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12346,12347],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12348,12349],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12350,12351],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12352,12353],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12354,103],12354],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12355,12356],[12354,[[12358,[12357]]]],0,0,0,0,0,[[12359,103],12359],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12360,12361],[12359,[[12363,[12362]]]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12364,12365],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12366,12367],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12368,12369],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12370,12371],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[12372,12373],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12374,103],12374],[-1,-2,[],[]],[-1,-2,[],[]],[12375,12376],[12374,[[12378,[12377]]]],[12375,12379],[12374,[[12380,[12377]]]],[12375,12381],[12374,[[12382,[12377]]]],[12375,12383],[12374,[[12384,[12377]]]],[12375,12385],[12374,[[12386,[12377]]]],[12375,12387],[12374,[[12388,[12377]]]],[-1,-1,[]],[-1,-2,[],[]],[12375,12389],[12374,[[12390,[12377]]]],[12375,12391],[12374,[[12392,[12377]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[12393,103],12393],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12394,12395],[12393,[[12397,[12396]]]],[12394,12398],[12393,[[12399,[12396]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12394,12400],[12393,[[12401,[12396]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12402,103],12402],[-1,-2,[],[]],[-1,-2,[],[]],[12403,12404],[12402,[[12406,[12405]]]],[-1,-1,[]],[12403,12407],[12402,[[12408,[12405]]]],[-1,-2,[],[]],[12403,12409],[12402,[[12410,[12405]]]],[12403,12411],[12402,[[12412,[12405]]]],[12403,12413],[12403,12414],[12403,12415],[12402,[[12416,[12405]]]],[12403,12417],[12402,[[12418,[12405]]]],[12403,12419],[12402,[[12420,[12405]]]],[12403,12421],[12402,[[12422,[12405]]]],[12403,12423],[12402,[[12424,[12405]]]],[12403,12425],[12402,[[12426,[12405]]]],[12403,12427],[12402,[[12428,[12405]]]],[12403,12429],[12403,12430],[12402,[[12431,[12405]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12432,103],12432],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12433,12434],[12432,[[12436,[12435]]]],[12433,12437],[12432,[[12438,[12435]]]],[12433,12439],[12432,[[12440,[12435]]]],[12433,12441],[12432,[[12442,[12435]]]],[12433,12443],[12432,[[12444,[12435]]]],[12433,12445],[12432,[[12446,[12435]]]],[12433,12447],[12432,[[12448,[12435]]]],[12433,12449],[12432,[[12450,[12435]]]],[12433,12451],[12432,[[12452,[12435]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[12453,103],12453],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12454,12455],[12453,[[12457,[12456]]]],[12454,12458],[12453,[[12459,[12456]]]],[12454,12460],[12453,[[12461,[12456]]]],[12454,12462],[12453,[[12463,[12456]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[12464,103],12464],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12465,12466],[12464,[[12468,[12467]]]],[12465,12469],[12464,[[12470,[12467]]]],[12465,12471],[12464,[[12472,[12467]]]],[12465,12473],[12464,[[12474,[12467]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12475,103],12475],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12476,12477],[12475,[[12479,[12478]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12480,103],12480],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12481,12482],[12480,[[12484,[12483]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12485,103],12485],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12486,12487],[12485,[[12489,[12488]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12490,103],12490],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12491,12492],[12490,[[12494,[12493]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[12495,103],12495],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12496,12497],[12495,[[12499,[12498]]]],[12496,12500],[12495,[[12501,[12498]]]],[12496,12502],[12495,[[12503,[12498]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[12504,103],12504],[-1,-2,[],[]],[-1,-2,[],[]],[12505,12506],[12504,[[12508,[12507]]]],[12505,12509],[12504,[[12510,[12507]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[12511,103],12511],[-1,-2,[],[]],[-1,-2,[],[]],[12512,12513],[12511,[[12515,[12514]]]],[12512,12516],[12511,[[12517,[12514]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12518,103],12518],[-1,-2,[],[]],[-1,-2,[],[]],[12519,12520],[12518,[[12522,[12521]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12523,103],12523],[-1,-2,[],[]],[-1,-2,[],[]],[12524,12525],[12523,[[12527,[12526]]]],[12524,12528],[12523,[[12529,[12526]]]],[12524,12530],[12523,[[12531,[12526]]]],[12524,12532],[12523,[[12533,[12526]]]],[12524,12534],[12523,[[12535,[12526]]]],[-1,-1,[]],[12524,12536],[12523,[[12537,[12526]]]],[12524,12538],[12523,[[12539,[12526]]]],[12524,12540],[12523,[[12541,[12526]]]],[12524,12542],[12523,[[12543,[12526]]]],[-1,-2,[],[]],[12524,12544],[12523,[[12545,[12526]]]],[12524,12546],[12523,[[12547,[12526]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12524,12548],[12523,[[12549,[12526]]]],[12524,12550],[12523,[[12551,[12526]]]],[12524,12552],[12523,[[12553,[12526]]]],[12524,12554],[12523,[[12555,[12526]]]],[12524,12556],[12523,[[12557,[12526]]]],[12524,12558],[12523,[[12559,[12526]]]],[12524,12560],[12523,[[12561,[12526]]]],[12524,12562],[12523,[[12563,[12526]]]],[12524,12564],[12523,[[12565,[12526]]]],[12524,12566],[12523,[[12567,[12526]]]],[12524,12568],[12523,[[12569,[12526]]]],[12524,12570],[12523,[[12571,[12526]]]],[12524,12572],[12523,[[12573,[12526]]]],[12524,12574],[12523,[[12575,[12526]]]],[12524,12576],[12523,[[12577,[12526]]]],[12524,12578],[12523,[[12579,[12526]]]],0,0,0,0,0,0,[[12580,103],12580],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12581,12582],[12581,12583],[12580,[[12585,[12584]]]],0,0,0,0,0,0,0,[[12586,103],12586],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12587,12588],[12586,[[12590,[12589]]]],[12587,12591],[12586,[[12592,[12589]]]],0,0,0,0,0,[[12593,103],12593],[-1,-2,[],[]],[-1,-2,[],[]],[12594,12595],[12593,[[12597,[12596]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12598,103],12598],[-1,-2,[],[]],[-1,-2,[],[]],[12599,12600],[12598,[[12602,[12601]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12603,103],12603],[-1,-2,[],[]],[-1,-2,[],[]],[12604,12605],[12603,[[12607,[12606]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12608,103],12608],[-1,-2,[],[]],[-1,-2,[],[]],[12609,12610],[12608,[[12612,[12611]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12613,103],12613],[-1,-2,[],[]],[-1,-2,[],[]],[12614,12615],[12613,[[12617,[12616]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12618,103],12618],[-1,-2,[],[]],[-1,-2,[],[]],[12619,12620],[12618,[[12622,[12621]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12623,103],12623],[-1,-2,[],[]],[-1,-2,[],[]],[12624,12625],[12623,[[12627,[12626]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12628,103],12628],[-1,-2,[],[]],[-1,-2,[],[]],[12629,12630],[12628,[[12632,[12631]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12633,103],12633],[-1,-2,[],[]],[-1,-2,[],[]],[12634,12635],[12633,[[12637,[12636]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12638,103],12638],[-1,-2,[],[]],[-1,-2,[],[]],[12639,12640],[12638,[[12642,[12641]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12643,103],12643],[-1,-2,[],[]],[-1,-2,[],[]],[12644,12645],[12643,[[12647,[12646]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12648,103],12648],[-1,-2,[],[]],[-1,-2,[],[]],[12649,12650],[12648,[[12652,[12651]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12653,103],12653],[-1,-2,[],[]],[-1,-2,[],[]],[12654,12655],[12653,[[12657,[12656]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12658,103],12658],[-1,-2,[],[]],[-1,-2,[],[]],[12659,12660],[12658,[[12662,[12661]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12663,103],12663],[-1,-2,[],[]],[-1,-2,[],[]],[12664,12665],[12663,[[12667,[12666]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12668,103],12668],[-1,-2,[],[]],[-1,-2,[],[]],[12669,12670],[12668,[[12672,[12671]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],0,[85,12673],0,[85,12674],0,[85,12675],0,[85,12676],[-1,-2,[],[]],0,[85,12677],0,[85,12678],0,[85,12679],0,[85,12680],0,[85,12681],0,[85,12682],0,[85,12683],0,[85,12684],0,[85,12685],0,[85,12686],0,[85,12687],0,[85,12688],0,[85,12689],0,[85,12690],0,[85,12691],0,[85,12692],0,[85,12693],0,[85,12694],0,[85,12695],0,[85,12696],0,[85,12697],0,[85,12698],0,[85,12699],0,[85,12700],0,[85,12701],0,[85,12702],0,[85,12703],0,[85,12704],0,[85,12705],0,[85,12706],0,[85,12707],0,[85,12708],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,[85,12709],0,[85,12710],0,[85,12711],0,[85,12712],0,[85,12713],0,[85,12714],0,[85,12715],0,[85,12716],0,0,0,0,0,0,[[12717,103],12717],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12717,[[12719,[12718]]]],[12717,[[12720,[12718]]]],[12717,[[12721,[12718]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12717,[[12722,[12718]]]],0,0,0,0,0,0,0,0,0,0,0,[[12723,103],12723],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12724,12725],[12723,[[12727,[12726]]]],[12724,12728],[12723,[[12729,[12726]]]],[12724,12730],[12723,[[12731,[12726]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12724,12732],[12723,[[12733,[12726]]]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12734,12735],[12734,12736],[12734,12737],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12734,12738],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12739,12740],[12739,12741],[12739,12742],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12739,12743],0,0,0,0,0,[[12744,103],12744],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12745,12746],[12744,[[12748,[12747]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12749,103],12749],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12750,12751],[12749,[[12753,[12752]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12754,103],12754],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12755,12756],[12754,[[12758,[12757]]]],[12755,12759],[12754,[[12760,[12757]]]],[12755,12761],[12754,[[12762,[12757]]]],[12755,12763],[12754,[[12764,[12757]]]],[12755,12765],[12754,[[12766,[12757]]]],[12755,12767],[12754,[[12768,[12757]]]],[12755,12769],[12754,[[12770,[12757]]]],[12755,12771],[12754,[[12772,[12757]]]],[12755,12773],[12754,[[12774,[12757]]]],[12755,12775],[12754,[[12776,[12757]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12777,12778],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12779,12780],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[12781,103],12781],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12781,[[12783,[12782]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12784,103],12784],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12785,12786],[12784,[[12788,[12787]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12789,103],12789],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12790,12791],[12789,[[12793,[12792]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12794,103],12794],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12795,12796],[12794,[[12798,[12797]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[12799,103],12799],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12799,[[12801,[12800]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12802,103],12802],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12803,12804],[12802,[[12806,[12805]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[12807,103],12807],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12808,12809],[12807,[[12811,[12810]]]],[12808,12812],[12807,[[12813,[12810]]]],[12808,12814],[12808,12815],[12807,[[12816,[12810]]]],[12808,12817],[12807,[[12818,[12810]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12819,12820],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[12821,12822],[12823,[[12825,[12824]]]],[[12823,103],12823],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[12826,12827],[12828,[[12830,[12829]]]],[[12828,103],12828],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[12831,12832],[12833,[[12835,[12834]]]],[12831,12836],[12833,[[12837,[12834]]]],[[12833,103],12833],[-1,-2,[],[]],[-1,-2,[],[]],[12831,12838],[12833,[[12839,[12834]]]],[12831,12840],[12833,[[12841,[12834]]]],[12831,12842],[12833,[[12843,[12834]]]],[-1,-1,[]],[12831,12844],[12833,[[12845,[12834]]]],[-1,-2,[],[]],[12831,12846],[12833,[[12847,[12834]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12848,12849],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12850,12851],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[12852,103],12852],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12852,[[12854,[12853]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12855,103],12855],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12856,12857],[12855,[[12859,[12858]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12860,103],12860],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12861,12862],[12860,[[12864,[12863]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12865,103],12865],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12866,12867],[12865,[[12869,[12868]]]],0,0,0,0,0,[12870,12871],[12872,[[12874,[12873]]]],[[12872,103],12872],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[12875,12876],[12877,[[12879,[12878]]]],[[12877,103],12877],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[12880,12881],[12882,[[12884,[12883]]]],[12880,12885],[12882,[[12886,[12883]]]],[[12882,103],12882],[-1,-2,[],[]],[-1,-2,[],[]],[12880,12887],[12882,[[12888,[12883]]]],[12880,12889],[12882,[[12890,[12883]]]],[12880,12891],[12882,[[12892,[12883]]]],[-1,-1,[]],[12880,12893],[12882,[[12894,[12883]]]],[-1,-2,[],[]],[12880,12895],[12882,[[12896,[12883]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[12897,12898],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12899,12900],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[12901,103],12901],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12901,[[12903,[12902]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12904,103],12904],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12905,12906],[12904,[[12908,[12907]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12909,103],12909],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[12910,12911],[12909,[[12913,[12912]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[12914,103],12914],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12915,12916],[12914,[[12918,[12917]]]],0,0,0,0,0,[[12919,103],12919],[-1,-2,[],[]],[-1,-2,[],[]],[12920,12921],[12919,[[12923,[12922]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[12924,103],12924],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[12925,12925],[12926,12926],[12927,12927],[[12925,12925],49],[[12926,12926],49],[[12927,12927],49],[[12925,50],51],[[12926,50],51],[[12927,50],51],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[12928,[-1]]],[[3859,[-1]]],[3860,3856]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[12929,49],[12930,49],[12931,49],[12930,49],[12931,49],[12930,49],[12931,49],[12930,49],[12931,49],[12930,49],[12931,49],[12930,49],[12931,49],[12930,49],[12931,49],[12930,49],[12931,49],[12929,49],[12929,49],[12929,49],[[[12932,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12933,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12932,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12933,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12932,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12933,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12932,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12933,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12932,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12933,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12932,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12933,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12932,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12933,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12932,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12933,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12928,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12928,[-1]]],[[3859,[-1]]],[3860,3856]],[[[12928,[-1]]],[[3859,[-1]]],[3860,3856]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[-1,92,[]],[12930,12925],[12931,12926],[12929,12927],[12934,12931],[12924,[[12933,[12935]]]],[12934,12936],[12924,[[12937,[12935]]]],[12934,12938],[12924,[[12939,[12935]]]],[12934,12940],[12924,[[12941,[12935]]]],[12934,12942],[12924,[[12943,[12935]]]],[12934,12929],[12924,[[12928,[12935]]]],[12934,12929],[12924,[[12928,[12935]]]],[12934,12929],[12924,[[12928,[12935]]]],[12934,12929],[12924,[[12928,[12935]]]],[12934,12930],[12924,[[12932,[12935]]]],0,0,0,0,0,[[12944,103],12944],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12945,12946],[12944,[[12948,[12947]]]],0,0,0,0,0,[[12949,103],12949],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12950,12951],[12949,[[12953,[12952]]]],0,0,0,0,0,[[12954,103],12954],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12955,12956],[12954,[[12958,[12957]]]],0,0,0,0,0,[[12959,103],12959],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12960,12961],[12959,[[12963,[12962]]]],0,0,0,0,0,[[12964,103],12964],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12965,12966],[12964,[[12968,[12967]]]],0,0,0,[[12969,103],12969],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12969,[[12971,[12970]]]],0,0,0,0,0,[[12972,103],12972],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[12973,12974],[12972,[[12976,[12975]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[86,12977],[-1,-2,[],[]],[-1,-2,[],[]],0,[86,12978],0,[86,12979],0,[86,12980],0,[86,12981],0,[86,12982],0,[86,12983],0,[86,12984],0,[86,12985],0,[86,12986],0,[86,12987],0,[86,12988],0,[86,12989],0,[86,12990],0,[86,12991],0,[86,12992],0,[86,12993],0,[86,12994],0,[86,12995],0,[86,12996],[-1,-1,[]],0,[86,12997],0,[86,12998],[-1,-2,[],[]],0,[86,12999],0,[86,13000],0,[86,13001],0,[86,13002],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],0,[86,13003],[-1,92,[]],0,0,0,[13004,13005],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[13006,13007],[13008,[[13010,[13009]]]],[[13008,103],13008],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13006,13011],[13008,[[13012,[13009]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[13013,103],13013],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13014,13015],[13013,[[13017,[13016]]]],[13014,13018],[13013,[[13019,[13016]]]],[13014,13020],[13013,[[13021,[13016]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[13022,103],13022],[-1,-2,[],[]],[-1,-2,[],[]],[13023,13024],[13022,[[13026,[13025]]]],[13023,13027],[13022,[[13028,[13025]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[13029,[[13031,[13030]]]],[[13029,103],13029],[-1,-2,[],[]],[-1,-2,[],[]],[13029,[[13032,[13030]]]],[-1,-1,[]],[-1,-2,[],[]],[13029,[[13033,[13030]]]],[13029,[[13034,[13030]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13029,[[13035,[13030]]]],[-1,92,[]],0,0,0,0,0,[[13036,103],13036],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13037,13038],[13036,[[13040,[13039]]]],[-1,92,[]],0,0,0,0,0,[[13041,103],13041],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13042,13043],[13041,[[13045,[13044]]]],[-1,92,[]],0,0,0,0,0,[[13046,103],13046],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13047,13048],[13046,[[13050,[13049]]]],[-1,92,[]],0,0,0,0,0,[[13051,103],13051],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13052,13053],[13051,[[13055,[13054]]]],[-1,92,[]],0,0,0,0,0,[[13056,103],13056],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13057,13058],[13056,[[13060,[13059]]]],[-1,92,[]],0,0,0,0,0,[[13061,103],13061],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13062,13063],[13061,[[13065,[13064]]]],[-1,92,[]],0,0,0,0,0,[[13066,103],13066],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13067,13068],[13066,[[13070,[13069]]]],[-1,92,[]],0,0,0,0,0,[[13071,103],13071],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13072,13073],[13071,[[13075,[13074]]]],[-1,92,[]],0,0,0,0,0,[[13076,103],13076],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13077,13078],[13076,[[13080,[13079]]]],[-1,92,[]],0,0,0,0,0,[[13081,103],13081],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13082,13083],[13081,[[13085,[13084]]]],[-1,92,[]],0,0,0,0,0,[[13086,103],13086],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13087,13088],[13086,[[13090,[13089]]]],[-1,92,[]],0,0,0,0,0,[[13091,103],13091],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13092,13093],[13091,[[13095,[13094]]]],[-1,92,[]],0,0,0,0,0,[[13096,103],13096],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13097,13098],[13096,[[13100,[13099]]]],[-1,92,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[13101,13102],[13101,13103],[13101,13104],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13105,103],13105],[-1,-2,[],[]],[-1,-2,[],[]],[13106,13107],[13105,[[13109,[13108]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[13110,13111],[13112,[[13114,[13113]]]],[[13112,103],13112],[-1,-2,[],[]],[-1,-2,[],[]],[13110,13115],[13112,[[13116,[13113]]]],[13110,13117],[13112,[[13118,[13113]]]],[13110,13119],[13112,[[13120,[13113]]]],[-1,-1,[]],[-1,-2,[],[]],[13110,13121],[13112,[[13122,[13113]]]],[13110,13123],[13112,[[13124,[13113]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13110,13125],[13112,[[13126,[13113]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[13127,13128],[-1,-2,[],[]],[-1,-2,[],[]],[13127,13129],[13127,13130],[13127,13131],[-1,-1,[]],[-1,-2,[],[]],[13127,13132],[13127,13133],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13127,13134],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[13135,103],13135],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13136,13137],[13135,[[13139,[13138]]]],[13136,13140],[13135,[[13141,[13138]]]],[13136,13142],[13135,[[13143,[13138]]]],[13136,13144],[13135,[[13145,[13138]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13146,103],13146],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13147,13148],[13146,[[13150,[13149]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13151,13152],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[13153,13154],[13153,13155],[-1,-1,[]],[-1,-2,[],[]],[13153,13156],[13153,13157],[13153,13158],[13153,13159],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13153,13160],[13153,13161],[13153,13162],[-1,92,[]],0,0,0,0,0,[[13163,103],13163],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13164,13165],[13163,[[13167,[13166]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[87,13168],0,[87,13169],0,[87,13170],0,[87,13171],0,[87,13172],[-1,-2,[],[]],[-1,-2,[],[]],0,[87,13173],0,[87,13174],0,[87,13175],0,[87,13176],0,[87,13177],0,[87,13178],[-1,-1,[]],0,[87,13179],0,[87,13180],0,[87,13181],0,[87,13182],0,[87,13183],0,[87,13184],0,[87,13185],[-1,-2,[],[]],0,[87,13186],0,[87,13187],0,[87,13188],0,[87,13189],0,[87,13190],0,[87,13191],0,[87,13192],0,[87,13193],0,[87,13194],0,[87,13195],0,[87,13196],0,[87,13197],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[13198,13199],[13200,[[13202,[13201]]]],[[13200,103],13200],[-1,-2,[],[]],[-1,-2,[],[]],[13198,13203],[13200,[[13204,[13201]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13205,103],13205],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13206,13207],[13205,[[13209,[13208]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13210,103],13210],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13211,13212],[13210,[[13214,[13213]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13215,103],13215],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13216,13217],[13215,[[13219,[13218]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[13220,103],13220],[-1,-2,[],[]],[-1,-2,[],[]],[13221,13222],[13220,[[13224,[13223]]]],[-1,-1,[]],[13221,13225],[13220,[[13226,[13223]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[13227,103],13227],[-1,-2,[],[]],[-1,-2,[],[]],[13228,13229],[13227,[[13231,[13230]]]],[13228,13232],[13227,[[13233,[13230]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[13234,13235],[13236,[[13238,[13237]]]],[[13236,103],13236],[-1,-2,[],[]],[-1,-2,[],[]],[13234,13239],[13236,[[13240,[13237]]]],[13234,13241],[13236,[[13242,[13237]]]],[13234,13243],[13236,[[13244,[13237]]]],[13234,13245],[13236,[[13246,[13237]]]],[13234,13247],[13236,[[13248,[13237]]]],[-1,-1,[]],[-1,-2,[],[]],[13234,13249],[13236,[[13250,[13237]]]],[13234,13251],[13236,[[13252,[13237]]]],[13234,13253],[13236,[[13254,[13237]]]],[13234,13255],[13236,[[13256,[13237]]]],[13234,13257],[13236,[[13258,[13237]]]],[13234,13259],[13236,[[13260,[13237]]]],[13234,13261],[13236,[[13262,[13237]]]],[13234,13263],[13236,[[13264,[13237]]]],[13234,13265],[13236,[[13266,[13237]]]],[13234,13267],[13236,[[13268,[13237]]]],[13234,13269],[13236,[[13270,[13237]]]],[13234,13271],[13236,[[13272,[13237]]]],[13234,13273],[13236,[[13274,[13237]]]],[13234,13275],[13236,[[13276,[13237]]]],[13234,13277],[13236,[[13278,[13237]]]],[13234,13279],[13236,[[13280,[13237]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13234,13281],[13236,[[13282,[13237]]]],[13234,13283],[13236,[[13284,[13237]]]],[13234,13285],[13236,[[13286,[13237]]]],[13234,13287],[13236,[[13288,[13237]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13289,103],13289],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13290,13291],[13289,[[13293,[13292]]]],[13290,13294],[13289,[[13295,[13292]]]],[13290,13296],[13289,[[13297,[13292]]]],[13290,13298],[13289,[[13299,[13292]]]],[13290,13300],[13289,[[13301,[13292]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13290,13302],[13289,[[13303,[13292]]]],[-1,92,[]],0,0,0,0,0,[[13304,103],13304],[-1,-2,[],[]],[-1,-2,[],[]],[13305,13306],[13304,[[13308,[13307]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13309,103],13309],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13310,13311],[13309,[[13313,[13312]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13314,103],13314],[-1,-2,[],[]],[-1,-2,[],[]],[13315,13316],[13314,[[13318,[13317]]]],[13315,13319],[13314,[[13320,[13317]]]],[-1,-1,[]],[-1,-2,[],[]],[13315,13321],[13314,[[13322,[13317]]]],[13315,13323],[13314,[[13324,[13317]]]],[13315,13325],[13314,[[13326,[13317]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[13315,13327],[13314,[[13328,[13317]]]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13329,13330],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13331,103],13331],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13332,13333],[13331,[[13335,[13334]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[13336,103],13336],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13337,13338],[13336,[[13340,[13339]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13337,13341],[13336,[[13342,[13339]]]],[13337,13343],[13336,[[13344,[13339]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[13345,[[13347,[13346]]]],[[13345,103],13345],[-1,-2,[],[]],[-1,-2,[],[]],[13345,[[13348,[13346]]]],[13345,[[13349,[13346]]]],[13345,[[13350,[13346]]]],[13345,[[13351,[13346]]]],[-1,-1,[]],[13345,[[13352,[13346]]]],[-1,-2,[],[]],[13345,[[13353,[13346]]]],[13345,[[13354,[13346]]]],[13345,[[13355,[13346]]]],[13345,[[13356,[13346]]]],[13345,[[13357,[13346]]]],[13345,[[13358,[13346]]]],[13345,[[13359,[13346]]]],[13345,[[13360,[13346]]]],[13345,[[13361,[13346]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13345,[[13362,[13346]]]],[13345,[[13363,[13346]]]],[13345,[[13364,[13346]]]],[13345,[[13365,[13346]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[13366,13367],[13368,[[13370,[13369]]]],[[13368,103],13368],[-1,-2,[],[]],[-1,-2,[],[]],[13366,13371],[13368,[[13372,[13369]]]],[13366,13373],[13368,[[13374,[13369]]]],[13366,13375],[13368,[[13376,[13369]]]],[13366,13377],[13368,[[13378,[13369]]]],[-1,-1,[]],[13366,13379],[13368,[[13380,[13369]]]],[-1,-2,[],[]],[13366,13381],[13368,[[13382,[13369]]]],[13366,13383],[13368,[[13384,[13369]]]],[13366,13385],[13368,[[13386,[13369]]]],[13366,13387],[13368,[[13388,[13369]]]],[13366,13389],[13368,[[13390,[13369]]]],[13366,13391],[13368,[[13392,[13369]]]],[13366,13393],[13368,[[13394,[13369]]]],[13366,13395],[13368,[[13396,[13369]]]],[13366,13397],[13368,[[13398,[13369]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13366,13399],[13368,[[13400,[13369]]]],[13366,13401],[13368,[[13402,[13369]]]],[13366,13403],[13368,[[13404,[13369]]]],[13366,13405],[13368,[[13406,[13369]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[13407,13408],[-1,-2,[],[]],[-1,-2,[],[]],[13407,13409],[13407,13410],[13407,13411],[13407,13412],[-1,-1,[]],[13407,13413],[-1,-2,[],[]],[13407,13414],[13407,13415],[13407,13416],[13407,13417],[13407,13418],[13407,13419],[13407,13420],[13407,13421],[13407,13422],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13407,13423],[13407,13424],[13407,13425],[13407,13426],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[13427,13428],[-1,-2,[],[]],[-1,-2,[],[]],[13427,13429],[13427,13430],[13427,13431],[13427,13432],[-1,-1,[]],[13427,13433],[-1,-2,[],[]],[13427,13434],[13427,13435],[13427,13436],[13427,13437],[13427,13438],[13427,13439],[13427,13440],[13427,13441],[13427,13442],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13427,13443],[13427,13444],[13427,13445],[13427,13446],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13447,13448],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13449,13450],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13449,13451],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13452,103],13452],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13453,13454],[13452,[[13456,[13455]]]],[13453,13457],[13452,[[13458,[13455]]]],[13453,13459],[13452,[[13460,[13455]]]],[13453,13461],[13452,[[13462,[13455]]]],[13453,13463],[13452,[[13464,[13455]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13453,13465],[13452,[[13466,[13455]]]],[13453,13467],[13452,[[13468,[13455]]]],[-1,92,[]],[13453,13469],[13452,[[13470,[13455]]]],[13453,13471],[13452,[[13472,[13455]]]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13473,13474],[13473,13475],[13473,13476],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13477,13478],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13479,13480],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13481,13482],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13483,103],13483],[-1,-2,[],[]],[-1,-2,[],[]],[13484,13485],[13483,[[13487,[13486]]]],[13484,13488],[13483,[[13489,[13486]]]],[-1,-1,[]],[-1,-2,[],[]],[13484,13490],[13483,[[13491,[13486]]]],[13484,13492],[13483,[[13493,[13486]]]],[13484,13494],[13483,[[13495,[13486]]]],[13484,13496],[13483,[[13497,[13486]]]],[13484,13498],[13483,[[13499,[13486]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13500,13501],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[13502,13503],[13504,[[13506,[13505]]]],[[13504,103],13504],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[13507,13508],[13507,13509],[13507,13510],[-1,-1,[]],[-1,-2,[],[]],[13507,13511],[13507,13512],[13507,13513],[13507,13514],[13507,13515],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13507,13516],[13507,13517],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[[13518,103],13518],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[13519,13520],[13518,[[13522,[13521]]]],[13519,13523],[13518,[[13524,[13521]]]],[13519,13525],[13518,[[13526,[13521]]]],[13519,13527],[13518,[[13528,[13521]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[88,13529],0,[88,13530],[-1,-2,[],[]],[-1,-2,[],[]],0,[88,13531],0,[88,13532],0,[88,13533],0,[88,13534],0,[88,13535],0,[88,13536],0,[88,13537],0,[88,13538],0,[88,13539],0,[88,13540],0,[88,13541],0,[88,13542],0,[88,13543],0,[88,13544],0,[88,13545],0,[88,13546],0,[88,13547],0,[88,13548],0,[88,13549],0,[88,13550],0,[88,13551],0,[88,13552],0,[88,13553],0,[88,13554],[-1,-1,[]],0,[88,13555],0,[88,13556],0,[88,13557],0,[88,13558],0,[88,13559],[-1,-2,[],[]],0,[88,13560],0,[88,13561],0,[88,13562],0,[88,13563],0,[88,13564],0,[88,13565],0,[88,13566],0,[88,13567],0,[88,13568],0,[88,13569],0,[88,13570],0,[88,13571],0,[88,13572],0,[88,13573],0,[88,13574],0,[88,13575],0,[88,13576],0,[88,13577],0,[88,13578],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[[13579,103],13579],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[13580,13581],[13582,[[13584,[13583]]]],[13580,13585],[13582,[[13586,[13583]]]],[[13582,103],13582],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[13587,13588],[13589,[[13591,[13590]]]],[13587,13592],[13589,[[13593,[13590]]]],[[13589,103],13589],[-1,-2,[],[]],[-1,-2,[],[]],[13587,13594],[13589,[[13595,[13590]]]],[13587,13596],[13589,[[13597,[13590]]]],[13587,13598],[13589,[[13599,[13590]]]],[-1,-1,[]],[13587,13600],[13589,[[13601,[13590]]]],[13587,13602],[13589,[[13603,[13590]]]],[13587,13604],[13589,[[13605,[13590]]]],[13587,13606],[13589,[[13607,[13590]]]],[-1,-2,[],[]],[13587,13608],[13589,[[13609,[13590]]]],[13587,13610],[13589,[[13611,[13590]]]],[13587,13612],[13589,[[13613,[13590]]]],[13587,13614],[13589,[[13615,[13590]]]],[13587,13616],[13589,[[13617,[13590]]]],[13587,13618],[13589,[[13619,[13590]]]],[13587,13620],[13589,[[13621,[13590]]]],[13587,13622],[13589,[[13623,[13590]]]],[13587,13624],[13589,[[13625,[13590]]]],[13587,13626],[13589,[[13627,[13590]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],[13587,13628],[13589,[[13629,[13590]]]],[13587,13630],[13589,[[13631,[13590]]]],[13587,13632],[13589,[[13633,[13590]]]],[13587,13634],[13589,[[13635,[13590]]]],[13587,13636],[13589,[[13637,[13590]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13638,103],13638],[-1,-2,[],[]],[-1,-2,[],[]],[13639,13640],[13638,[[13642,[13641]]]],[13639,13643],[13638,[[13644,[13641]]]],[13639,13645],[13638,[[13646,[13641]]]],[13639,13647],[13638,[[13648,[13641]]]],[13639,13649],[13638,[[13650,[13641]]]],[-1,-1,[]],[-1,-2,[],[]],[13639,13651],[13638,[[13652,[13641]]]],[13639,13653],[13638,[[13654,[13641]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13639,13655],[13638,[[13656,[13641]]]],[13639,13657],[13638,[[13658,[13641]]]],[-1,92,[]],[13639,13659],[13638,[[13660,[13641]]]],0,0,0,0,0,[[13661,103],13661],[-1,-2,[],[]],[-1,-2,[],[]],[13662,13663],[13661,[[13665,[13664]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13666,13667],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13668,13669],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13670,13671],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13672,13673],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13674,103],13674],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13675,13676],[13674,[[13678,[13677]]]],[13675,13679],[13674,[[13680,[13677]]]],[13675,13681],[13675,13682],[13674,[[13683,[13677]]]],[13675,13684],[13674,[[13685,[13677]]]],[13675,13686],[13674,[[13687,[13677]]]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,[[13688,103],13688],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13689,13690],[13688,[[13692,[13691]]]],[13689,13693],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13694,13695],[13694,13696],[-1,-2,[],[]],[13694,13697],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[13698,13699],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13700,13701],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13702,13703],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13704,13705],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13706,13707],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13708,13709],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,[[13710,103],13710],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13711,13712],[13710,[[13714,[13713]]]],[13711,13715],[13711,13716],[13710,[[13717,[13713]]]],[13711,13718],[13710,[[13719,[13713]]]],[13711,13720],[13710,[[13721,[13713]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,[[13722,103],13722],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13723,13724],[13722,[[13726,[13725]]]],[13723,13727],[13722,[[13728,[13725]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13729,13730],[13729,13731],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[13732,103],13732],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13733,13734],[13732,[[13736,[13735]]]],[13733,13737],[13732,[[13738,[13735]]]],[13733,13739],[13732,[[13740,[13735]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[13741,103],13741],[-1,-2,[],[]],[-1,-2,[],[]],[13742,13743],[13741,[[13745,[13744]]]],[13742,13746],[13741,[[13747,[13744]]]],[13742,13748],[13741,[[13749,[13744]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[13750,103],13750],[-1,-2,[],[]],[-1,-2,[],[]],[13751,13752],[13750,[[13754,[13753]]]],[13751,13755],[13750,[[13756,[13753]]]],[13751,13757],[13750,[[13758,[13753]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,[[13759,103],13759],[-1,-2,[],[]],[-1,-2,[],[]],[13760,13761],[13759,[[13763,[13762]]]],[13760,13764],[13759,[[13765,[13762]]]],[13760,13766],[13759,[[13767,[13762]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13768,103],13768],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13769,13770],[13768,[[13772,[13771]]]],[13769,13773],[13768,[[13774,[13771]]]],[13769,13775],[13768,[[13776,[13771]]]],[13769,13777],[13768,[[13778,[13771]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13769,13779],[13768,[[13780,[13771]]]],[13769,13781],[13768,[[13782,[13771]]]],[13769,13783],[13768,[[13784,[13771]]]],[13769,13785],[13768,[[13786,[13771]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13787,103],13787],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13788,13789],[13787,[[13791,[13790]]]],[13788,13792],[13787,[[13793,[13790]]]],[13788,13794],[13787,[[13795,[13790]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13788,13796],[13787,[[13797,[13790]]]],[13788,13798],[13787,[[13799,[13790]]]],[13788,13800],[13787,[[13801,[13790]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13802,103],13802],[-1,-2,[],[]],[-1,-2,[],[]],[13802,[[13804,[13803]]]],[-1,-1,[]],[13802,[[13805,[13803]]]],[13802,[[13806,[13803]]]],[13802,[[13807,[13803]]]],[13802,[[13808,[13803]]]],[13802,[[13809,[13803]]]],[-1,-2,[],[]],[13802,[[13810,[13803]]]],[13802,[[13811,[13803]]]],[13802,[[13812,[13803]]]],[13802,[[13813,[13803]]]],[13802,[[13814,[13803]]]],[13802,[[13815,[13803]]]],[13802,[[13816,[13803]]]],[13802,[[13817,[13803]]]],[13802,[[13818,[13803]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13802,[[13819,[13803]]]],[13802,[[13820,[13803]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[13821,103],13821],[-1,-2,[],[]],[-1,-2,[],[]],[13822,13823],[13821,[[13825,[13824]]]],[-1,-1,[]],[13822,13826],[13821,[[13827,[13824]]]],[13822,13828],[13821,[[13829,[13824]]]],[13822,13830],[13821,[[13831,[13824]]]],[13822,13832],[13821,[[13833,[13824]]]],[13822,13834],[13821,[[13835,[13824]]]],[-1,-2,[],[]],[13822,13836],[13821,[[13837,[13824]]]],[13822,13838],[13821,[[13839,[13824]]]],[13822,13840],[13821,[[13841,[13824]]]],[13822,13842],[13821,[[13843,[13824]]]],[13822,13844],[13821,[[13845,[13824]]]],[13822,13846],[13821,[[13847,[13824]]]],[13822,13848],[13821,[[13849,[13824]]]],[13822,13850],[13821,[[13851,[13824]]]],[13822,13852],[13821,[[13853,[13824]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13822,13854],[13821,[[13855,[13824]]]],[13822,13856],[13821,[[13857,[13824]]]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[13858,13859],[-1,-1,[]],[13858,13860],[13858,13861],[13858,13862],[13858,13863],[13858,13864],[-1,-2,[],[]],[13858,13865],[13858,13866],[13858,13867],[13858,13868],[13858,13869],[13858,13870],[13858,13871],[13858,13872],[13858,13873],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13858,13874],[13858,13875],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[13876,13877],[-1,-1,[]],[13876,13878],[13876,13879],[13876,13880],[13876,13881],[13876,13882],[-1,-2,[],[]],[13876,13883],[13876,13884],[13876,13885],[13876,13886],[13876,13887],[13876,13888],[13876,13889],[13876,13890],[13876,13891],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[13876,13892],[13876,13893],[-1,92,[]],0,0,0,0,0,[[13894,103],13894],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13895,13896],[13894,[[13898,[13897]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13899,103],13899],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13900,13901],[13899,[[13903,[13902]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13904,103],13904],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13905,13906],[13904,[[13908,[13907]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13909,103],13909],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13910,13911],[13909,[[13913,[13912]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13914,103],13914],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13915,13916],[13914,[[13918,[13917]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13919,103],13919],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13920,13921],[13919,[[13923,[13922]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13924,103],13924],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13925,13926],[13924,[[13928,[13927]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13929,103],13929],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13930,13931],[13929,[[13933,[13932]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13934,103],13934],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13935,13936],[13934,[[13938,[13937]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13939,103],13939],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13940,13941],[13939,[[13943,[13942]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13944,103],13944],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13945,13946],[13944,[[13948,[13947]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13949,103],13949],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13950,13951],[13949,[[13953,[13952]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13954,103],13954],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13955,13956],[13954,[[13958,[13957]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13959,103],13959],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13960,13961],[13959,[[13963,[13962]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,[[13964,103],13964],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13965,13966],[13964,[[13968,[13967]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,0,0,0,0,0,0,0,0,[13969,13970],[13971,[[13973,[13972]]]],[13969,13974],[13971,[[13975,[13972]]]],[[13971,103],13971],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13969,13976],[13971,[[13977,[13972]]]],[13969,13978],[13971,[[13979,[13972]]]],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13980,13981],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13982,13983],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[13984,13985],[-1,[[91,[-2]]],[],[]],[-1,[[91,[-2]]],[],[]],[-1,92,[]]],"c":[],"p":[[6,"Interrupt",0],[5,"TryFromInterruptError",0],[5,"AES",0],[5,"APB_CTRL",0],[5,"BB",0],[5,"DPORT",0],[5,"EFUSE",0],[5,"EMAC_DMA",0],[5,"EMAC_EXT",0],[5,"EMAC_MAC",0],[5,"FLASH_ENCRYPTION",0],[5,"FRC_TIMER",0],[5,"GPIO",0],[5,"GPIO_SD",0],[5,"HINF",0],[5,"I2C0",0],[5,"I2C1",0],[5,"I2S0",0],[5,"I2S1",0],[5,"IO_MUX",0],[5,"LEDC",0],[5,"MCPWM0",0],[5,"MCPWM1",0],[5,"NRX",0],[5,"PCNT",0],[5,"RMT",0],[5,"RNG",0],[5,"RSA",0],[5,"RTC_CNTL",0],[5,"RTC_IO",0],[5,"RTC_I2C",0],[5,"SDHOST",0],[5,"SENS",0],[5,"SHA",0],[5,"SLC",0],[5,"SLCHOST",0],[5,"SPI0",0],[5,"SPI1",0],[5,"SPI2",0],[5,"SPI3",0],[5,"TIMG0",0],[5,"TIMG1",0],[5,"TWAI0",0],[5,"UART0",0],[5,"UART1",0],[5,"UART2",0],[5,"UHCI0",0],[5,"UHCI1",0],[1,"bool"],[5,"Formatter",38868],[8,"Result",38868],[1,"u16"],[5,"RegisterBlock",792],[5,"RegisterBlock",903],[5,"RegisterBlock",1207],[5,"RegisterBlock",1245],[5,"RegisterBlock",8677],[5,"RegisterBlock",10144],[5,"RegisterBlock",10596],[5,"RegisterBlock",10792],[5,"RegisterBlock",11578],[5,"RegisterBlock",11646],[5,"RegisterBlock",11846],[5,"RegisterBlock",12855],[5,"RegisterBlock",12940],[5,"RegisterBlock",13248],[5,"RegisterBlock",13880],[5,"RegisterBlock",15293],[5,"RegisterBlock",17415],[5,"RegisterBlock",18184],[5,"RegisterBlock",20801],[5,"RegisterBlock",20855],[5,"RegisterBlock",21311],[5,"RegisterBlock",21891],[5,"RegisterBlock",21911],[5,"RegisterBlock",22095],[5,"RegisterBlock",24454],[5,"RegisterBlock",24100],[5,"RegisterBlock",25913],[5,"RegisterBlock",26892],[5,"RegisterBlock",28040],[5,"RegisterBlock",28303],[5,"RegisterBlock",30808],[5,"RegisterBlock",33275],[5,"RegisterBlock",35105],[5,"RegisterBlock",36111],[5,"RegisterBlock",36674],[5,"RegisterBlock",37607],[5,"Peripherals",0],[6,"Option",38869],[6,"Result",38870],[5,"TypeId",38871],[8,"ENDIAN",792],[8,"IDLE",792],[1,"usize"],[8,"KEY",792],[17,"Item"],[10,"Iterator",38872],[8,"MODE",792],[8,"START",792],[8,"TEXT",792],[8,"W",820],[1,"u32"],[8,"R",820],[8,"ENDIAN_R",820],[5,"ENDIAN_SPEC",820],[8,"ENDIAN_W",820],[8,"R",835],[8,"IDLE_R",835],[8,"W",846],[8,"R",846],[8,"KEY_R",846],[5,"KEY_SPEC",846],[8,"KEY_W",846],[8,"W",861],[8,"R",861],[8,"MODE_R",861],[5,"MODE_SPEC",861],[8,"MODE_W",861],[8,"W",876],[5,"START_SPEC",876],[8,"START_W",876],[8,"W",888],[8,"R",888],[8,"TEXT_R",888],[5,"TEXT_SPEC",888],[8,"TEXT_W",888],[8,"APB_SARADC_CTRL",903],[8,"APB_SARADC_CTRL2",903],[8,"APB_SARADC_FSM",903],[8,"APB_SARADC_SAR1_PATT_TAB",903],[8,"APB_SARADC_SAR2_PATT_TAB",903],[8,"APLL_TICK_CONF",903],[8,"CK8M_TICK_CONF",903],[8,"DATE",903],[8,"PLL_TICK_CONF",903],[8,"SYSCLK_CONF",903],[8,"XTAL_TICK_CONF",903],[8,"W",954],[8,"R",954],[8,"SARADC_DATA_SAR_SEL_R",954],[5,"APB_SARADC_CTRL_SPEC",954],[8,"SARADC_DATA_SAR_SEL_W",954],[8,"SARADC_DATA_TO_I2S_R",954],[8,"SARADC_DATA_TO_I2S_W",954],[8,"SARADC_SAR1_PATT_LEN_R",954],[8,"SARADC_SAR1_PATT_LEN_W",954],[8,"SARADC_SAR1_PATT_P_CLEAR_R",954],[8,"SARADC_SAR1_PATT_P_CLEAR_W",954],[8,"SARADC_SAR2_MUX_R",954],[8,"SARADC_SAR2_MUX_W",954],[8,"SARADC_SAR2_PATT_LEN_R",954],[8,"SARADC_SAR2_PATT_LEN_W",954],[8,"SARADC_SAR2_PATT_P_CLEAR_R",954],[8,"SARADC_SAR2_PATT_P_CLEAR_W",954],[8,"SARADC_SAR_CLK_DIV_R",954],[8,"SARADC_SAR_CLK_DIV_W",954],[8,"SARADC_SAR_CLK_GATED_R",954],[8,"SARADC_SAR_CLK_GATED_W",954],[8,"SARADC_SAR_SEL_R",954],[8,"SARADC_SAR_SEL_W",954],[8,"SARADC_START_R",954],[8,"SARADC_START_W",954],[8,"SARADC_START_FORCE_R",954],[8,"SARADC_START_FORCE_W",954],[8,"SARADC_WORK_MODE_R",954],[8,"SARADC_WORK_MODE_W",954],[8,"W",1017],[8,"R",1017],[8,"SARADC_MAX_MEAS_NUM_R",1017],[5,"APB_SARADC_CTRL2_SPEC",1017],[8,"SARADC_MAX_MEAS_NUM_W",1017],[8,"SARADC_MEAS_NUM_LIMIT_R",1017],[8,"SARADC_MEAS_NUM_LIMIT_W",1017],[8,"SARADC_SAR1_INV_R",1017],[8,"SARADC_SAR1_INV_W",1017],[8,"SARADC_SAR2_INV_R",1017],[8,"SARADC_SAR2_INV_W",1017],[8,"W",1044],[8,"R",1044],[8,"SARADC_RSTB_WAIT_R",1044],[5,"APB_SARADC_FSM_SPEC",1044],[8,"SARADC_RSTB_WAIT_W",1044],[8,"SARADC_SAMPLE_CYCLE_R",1044],[8,"SARADC_SAMPLE_CYCLE_W",1044],[8,"SARADC_STANDBY_WAIT_R",1044],[8,"SARADC_STANDBY_WAIT_W",1044],[8,"SARADC_START_WAIT_R",1044],[8,"SARADC_START_WAIT_W",1044],[8,"W",1071],[8,"R",1071],[8,"SARADC_SAR1_PATT_TAB1_R",1071],[5,"APB_SARADC_SAR1_PATT_TAB_SPEC",1071],[8,"SARADC_SAR1_PATT_TAB1_W",1071],[8,"W",1086],[8,"R",1086],[8,"SARADC_SAR2_PATT_TAB1_R",1086],[5,"APB_SARADC_SAR2_PATT_TAB_SPEC",1086],[8,"SARADC_SAR2_PATT_TAB1_W",1086],[8,"R",1101],[8,"APLL_TICK_NUM_R",1101],[8,"W",1101],[5,"APLL_TICK_CONF_SPEC",1101],[8,"APLL_TICK_NUM_W",1101],[8,"W",1116],[8,"R",1116],[8,"CK8M_TICK_NUM_R",1116],[5,"CK8M_TICK_CONF_SPEC",1116],[8,"CK8M_TICK_NUM_W",1116],[8,"W",1131],[8,"R",1131],[8,"DATE_R",1131],[5,"DATE_SPEC",1131],[8,"DATE_W",1131],[8,"W",1146],[8,"R",1146],[8,"PLL_TICK_NUM_R",1146],[5,"PLL_TICK_CONF_SPEC",1146],[8,"PLL_TICK_NUM_W",1146],[8,"W",1161],[8,"R",1161],[8,"CLK_320M_EN_R",1161],[5,"SYSCLK_CONF_SPEC",1161],[8,"CLK_320M_EN_W",1161],[8,"CLK_EN_R",1161],[8,"CLK_EN_W",1161],[8,"PRE_DIV_CNT_R",1161],[8,"PRE_DIV_CNT_W",1161],[8,"QUICK_CLK_CHNG_R",1161],[8,"QUICK_CLK_CHNG_W",1161],[8,"RST_TICK_CNT_R",1161],[8,"RST_TICK_CNT_W",1161],[8,"W",1192],[8,"R",1192],[8,"XTAL_TICK_NUM_R",1192],[5,"XTAL_TICK_CONF_SPEC",1192],[8,"XTAL_TICK_NUM_W",1192],[8,"BBPD_CTRL",1207],[8,"W",1218],[8,"R",1218],[8,"DC_EST_FORCE_PD_R",1218],[5,"BBPD_CTRL_SPEC",1218],[8,"DC_EST_FORCE_PD_W",1218],[8,"DC_EST_FORCE_PU_R",1218],[8,"DC_EST_FORCE_PU_W",1218],[8,"FFT_FORCE_PD_R",1218],[8,"FFT_FORCE_PD_W",1218],[8,"FFT_FORCE_PU_R",1218],[8,"FFT_FORCE_PU_W",1218],[8,"ACCESS_CHECK",1245],[8,"AHB_LITE_MASK",1245],[8,"AHB_MPU_TABLE_0",1245],[8,"AHB_MPU_TABLE_1",1245],[8,"AHBLITE_MPU_TABLE_APB_CTRL",1245],[8,"AHBLITE_MPU_TABLE_BB",1245],[8,"AHBLITE_MPU_TABLE_BT",1245],[8,"AHBLITE_MPU_TABLE_BT_BUFFER",1245],[8,"AHBLITE_MPU_TABLE_BTMAC",1245],[8,"AHBLITE_MPU_TABLE_CAN",1245],[8,"AHBLITE_MPU_TABLE_EFUSE",1245],[8,"AHBLITE_MPU_TABLE_EMAC",1245],[8,"AHBLITE_MPU_TABLE_FE",1245],[8,"AHBLITE_MPU_TABLE_FE2",1245],[8,"AHBLITE_MPU_TABLE_GPIO",1245],[8,"AHBLITE_MPU_TABLE_HINF",1245],[8,"AHBLITE_MPU_TABLE_I2C",1245],[8,"AHBLITE_MPU_TABLE_I2C_EXT0",1245],[8,"AHBLITE_MPU_TABLE_I2C_EXT1",1245],[8,"AHBLITE_MPU_TABLE_I2S0",1245],[8,"AHBLITE_MPU_TABLE_I2S1",1245],[8,"AHBLITE_MPU_TABLE_IO_MUX",1245],[8,"AHBLITE_MPU_TABLE_LEDC",1245],[8,"AHBLITE_MPU_TABLE_MISC",1245],[8,"AHBLITE_MPU_TABLE_PCNT",1245],[8,"AHBLITE_MPU_TABLE_PWM0",1245],[8,"AHBLITE_MPU_TABLE_PWM1",1245],[8,"AHBLITE_MPU_TABLE_PWM2",1245],[8,"AHBLITE_MPU_TABLE_PWM3",1245],[8,"AHBLITE_MPU_TABLE_PWR",1245],[8,"AHBLITE_MPU_TABLE_RMT",1245],[8,"AHBLITE_MPU_TABLE_RTC",1245],[8,"AHBLITE_MPU_TABLE_RWBT",1245],[8,"AHBLITE_MPU_TABLE_SDIO_HOST",1245],[8,"AHBLITE_MPU_TABLE_SLC",1245],[8,"AHBLITE_MPU_TABLE_SLCHOST",1245],[8,"AHBLITE_MPU_TABLE_SPI0",1245],[8,"AHBLITE_MPU_TABLE_SPI1",1245],[8,"AHBLITE_MPU_TABLE_SPI2",1245],[8,"AHBLITE_MPU_TABLE_SPI3",1245],[8,"AHBLITE_MPU_TABLE_SPI_ENCRYPT",1245],[8,"AHBLITE_MPU_TABLE_TIMER",1245],[8,"AHBLITE_MPU_TABLE_TIMERGROUP",1245],[8,"AHBLITE_MPU_TABLE_TIMERGROUP1",1245],[8,"AHBLITE_MPU_TABLE_UART",1245],[8,"AHBLITE_MPU_TABLE_UART1",1245],[8,"AHBLITE_MPU_TABLE_UART2",1245],[8,"AHBLITE_MPU_TABLE_UHCI0",1245],[8,"AHBLITE_MPU_TABLE_UHCI1",1245],[8,"AHBLITE_MPU_TABLE_WDG",1245],[8,"AHBLITE_MPU_TABLE_WIFIMAC",1245],[8,"APP_BB_INT_MAP",1245],[8,"APP_BOOT_REMAP_CTRL",1245],[8,"APP_BT_BB_INT_MAP",1245],[8,"APP_BT_BB_NMI_MAP",1245],[8,"APP_BT_MAC_INT_MAP",1245],[8,"APP_CACHE_CTRL",1245],[8,"APP_CACHE_CTRL1",1245],[8,"APP_CACHE_IA_INT_MAP",1245],[8,"APP_CACHE_LOCK_0_ADDR",1245],[8,"APP_CACHE_LOCK_1_ADDR",1245],[8,"APP_CACHE_LOCK_2_ADDR",1245],[8,"APP_CACHE_LOCK_3_ADDR",1245],[8,"APP_CAN_INT_MAP",1245],[8,"APP_CPU_INTR_FROM_CPU_0_MAP",1245],[8,"APP_CPU_INTR_FROM_CPU_1_MAP",1245],[8,"APP_CPU_INTR_FROM_CPU_2_MAP",1245],[8,"APP_CPU_INTR_FROM_CPU_3_MAP",1245],[8,"APP_CPU_RECORD_CTRL",1245],[8,"APP_CPU_RECORD_PDEBUGDATA",1245],[8,"APP_CPU_RECORD_PDEBUGINST",1245],[8,"APP_CPU_RECORD_PDEBUGLS0ADDR",1245],[8,"APP_CPU_RECORD_PDEBUGLS0DATA",1245],[8,"APP_CPU_RECORD_PDEBUGLS0STAT",1245],[8,"APP_CPU_RECORD_PDEBUGPC",1245],[8,"APP_CPU_RECORD_PDEBUGSTATUS",1245],[8,"APP_CPU_RECORD_PID",1245],[8,"APP_CPU_RECORD_STATUS",1245],[8,"APP_DCACHE_DBUG0",1245],[8,"APP_DCACHE_DBUG1",1245],[8,"APP_DCACHE_DBUG2",1245],[8,"APP_DCACHE_DBUG3",1245],[8,"APP_DCACHE_DBUG4",1245],[8,"APP_DCACHE_DBUG5",1245],[8,"APP_DCACHE_DBUG6",1245],[8,"APP_DCACHE_DBUG7",1245],[8,"APP_DCACHE_DBUG8",1245],[8,"APP_DCACHE_DBUG9",1245],[8,"APP_DPORT_APB_MASK0",1245],[8,"APP_DPORT_APB_MASK1",1245],[8,"APP_EFUSE_INT_MAP",1245],[8,"APP_EMAC_INT_MAP",1245],[8,"APP_GPIO_INTERRUPT_MAP",1245],[8,"APP_GPIO_INTERRUPT_NMI_MAP",1245],[8,"APP_I2C_EXT0_INTR_MAP",1245],[8,"APP_I2C_EXT1_INTR_MAP",1245],[8,"APP_I2S0_INT_MAP",1245],[8,"APP_I2S1_INT_MAP",1245],[8,"APP_INTR_STATUS_0",1245],[8,"APP_INTR_STATUS_1",1245],[8,"APP_INTR_STATUS_2",1245],[8,"APP_INTRUSION_CTRL",1245],[8,"APP_INTRUSION_STATUS",1245],[8,"APP_LEDC_INT_MAP",1245],[8,"APP_MAC_INTR_MAP",1245],[8,"APP_MAC_NMI_MAP",1245],[8,"APP_MMU_IA_INT_MAP",1245],[8,"APP_MPU_IA_INT_MAP",1245],[8,"APP_PCNT_INTR_MAP",1245],[8,"APP_PWM0_INTR_MAP",1245],[8,"APP_PWM1_INTR_MAP",1245],[8,"APP_PWM2_INTR_MAP",1245],[8,"APP_PWM3_INTR_MAP",1245],[8,"APP_RMT_INTR_MAP",1245],[8,"APP_RSA_INTR_MAP",1245],[8,"APP_RTC_CORE_INTR_MAP",1245],[8,"APP_RWBLE_IRQ_MAP",1245],[8,"APP_RWBLE_NMI_MAP",1245],[8,"APP_RWBT_IRQ_MAP",1245],[8,"APP_RWBT_NMI_MAP",1245],[8,"APP_SDIO_HOST_INTERRUPT_MAP",1245],[8,"APP_SLC0_INTR_MAP",1245],[8,"APP_SLC1_INTR_MAP",1245],[8,"APP_SPI1_DMA_INT_MAP",1245],[8,"APP_SPI2_DMA_INT_MAP",1245],[8,"APP_SPI3_DMA_INT_MAP",1245],[8,"APP_SPI_INTR_0_MAP",1245],[8,"APP_SPI_INTR_1_MAP",1245],[8,"APP_SPI_INTR_2_MAP",1245],[8,"APP_SPI_INTR_3_MAP",1245],[8,"APP_TG1_LACT_EDGE_INT_MAP",1245],[8,"APP_TG1_LACT_LEVEL_INT_MAP",1245],[8,"APP_TG1_T0_EDGE_INT_MAP",1245],[8,"APP_TG1_T0_LEVEL_INT_MAP",1245],[8,"APP_TG1_T1_EDGE_INT_MAP",1245],[8,"APP_TG1_T1_LEVEL_INT_MAP",1245],[8,"APP_TG1_WDT_EDGE_INT_MAP",1245],[8,"APP_TG1_WDT_LEVEL_INT_MAP",1245],[8,"APP_TG_LACT_EDGE_INT_MAP",1245],[8,"APP_TG_LACT_LEVEL_INT_MAP",1245],[8,"APP_TG_T0_EDGE_INT_MAP",1245],[8,"APP_TG_T0_LEVEL_INT_MAP",1245],[8,"APP_TG_T1_EDGE_INT_MAP",1245],[8,"APP_TG_T1_LEVEL_INT_MAP",1245],[8,"APP_TG_WDT_EDGE_INT_MAP",1245],[8,"APP_TG_WDT_LEVEL_INT_MAP",1245],[8,"APP_TIMER_INT1_MAP",1245],[8,"APP_TIMER_INT2_MAP",1245],[8,"APP_TRACEMEM_ENA",1245],[8,"APP_UART1_INTR_MAP",1245],[8,"APP_UART2_INTR_MAP",1245],[8,"APP_UART_INTR_MAP",1245],[8,"APP_UHCI0_INTR_MAP",1245],[8,"APP_UHCI1_INTR_MAP",1245],[8,"APP_VECBASE_CTRL",1245],[8,"APP_VECBASE_SET",1245],[8,"APP_WDG_INT_MAP",1245],[8,"APPCPU_CTRL_A",1245],[8,"APPCPU_CTRL_B",1245],[8,"APPCPU_CTRL_C",1245],[8,"APPCPU_CTRL_D",1245],[8,"BT_LPCK_DIV_FRAC",1245],[8,"BT_LPCK_DIV_INT",1245],[8,"CACHE_IA_INT_EN",1245],[8,"CACHE_MUX_MODE",1245],[8,"CORE_RST_EN",1245],[8,"CPU_INTR_FROM_CPU_0",1245],[8,"CPU_INTR_FROM_CPU_1",1245],[8,"CPU_INTR_FROM_CPU_2",1245],[8,"CPU_INTR_FROM_CPU_3",1245],[8,"CPU_PER_CONF",1245],[8,"DATE",1245],[8,"DMMU_PAGE_MODE",1245],[8,"DMMU_TABLE0",1245],[8,"DMMU_TABLE1",1245],[8,"DMMU_TABLE10",1245],[8,"DMMU_TABLE11",1245],[8,"DMMU_TABLE12",1245],[8,"DMMU_TABLE13",1245],[8,"DMMU_TABLE14",1245],[8,"DMMU_TABLE15",1245],[8,"DMMU_TABLE2",1245],[8,"DMMU_TABLE3",1245],[8,"DMMU_TABLE4",1245],[8,"DMMU_TABLE5",1245],[8,"DMMU_TABLE6",1245],[8,"DMMU_TABLE7",1245],[8,"DMMU_TABLE8",1245],[8,"DMMU_TABLE9",1245],[8,"FRONT_END_MEM_PD",1245],[8,"HOST_INF_SEL",1245],[8,"IMMU_PAGE_MODE",1245],[8,"IMMU_TABLE0",1245],[8,"IMMU_TABLE1",1245],[8,"IMMU_TABLE10",1245],[8,"IMMU_TABLE11",1245],[8,"IMMU_TABLE12",1245],[8,"IMMU_TABLE13",1245],[8,"IMMU_TABLE14",1245],[8,"IMMU_TABLE15",1245],[8,"IMMU_TABLE2",1245],[8,"IMMU_TABLE3",1245],[8,"IMMU_TABLE4",1245],[8,"IMMU_TABLE5",1245],[8,"IMMU_TABLE6",1245],[8,"IMMU_TABLE7",1245],[8,"IMMU_TABLE8",1245],[8,"IMMU_TABLE9",1245],[8,"IRAM_DRAM_AHB_SEL",1245],[8,"MEM_ACCESS_DBUG0",1245],[8,"MEM_ACCESS_DBUG1",1245],[8,"MEM_PD_MASK",1245],[8,"MMU_IA_INT_EN",1245],[8,"MPU_IA_INT_EN",1245],[8,"PERI_CLK_EN",1245],[8,"PERI_RST_EN",1245],[8,"PERIP_CLK_EN",1245],[8,"PERIP_RST_EN",1245],[8,"PRO_BB_INT_MAP",1245],[8,"PRO_BOOT_REMAP_CTRL",1245],[8,"PRO_BT_BB_INT_MAP",1245],[8,"PRO_BT_BB_NMI_MAP",1245],[8,"PRO_BT_MAC_INT_MAP",1245],[8,"PRO_CACHE_CTRL",1245],[8,"PRO_CACHE_CTRL1",1245],[8,"PRO_CACHE_IA_INT_MAP",1245],[8,"PRO_CACHE_LOCK_0_ADDR",1245],[8,"PRO_CACHE_LOCK_1_ADDR",1245],[8,"PRO_CACHE_LOCK_2_ADDR",1245],[8,"PRO_CACHE_LOCK_3_ADDR",1245],[8,"PRO_CAN_INT_MAP",1245],[8,"PRO_CPU_INTR_FROM_CPU_0_MAP",1245],[8,"PRO_CPU_INTR_FROM_CPU_1_MAP",1245],[8,"PRO_CPU_INTR_FROM_CPU_2_MAP",1245],[8,"PRO_CPU_INTR_FROM_CPU_3_MAP",1245],[8,"PRO_CPU_RECORD_CTRL",1245],[8,"PRO_CPU_RECORD_PDEBUGDATA",1245],[8,"PRO_CPU_RECORD_PDEBUGINST",1245],[8,"PRO_CPU_RECORD_PDEBUGLS0ADDR",1245],[8,"PRO_CPU_RECORD_PDEBUGLS0DATA",1245],[8,"PRO_CPU_RECORD_PDEBUGLS0STAT",1245],[8,"PRO_CPU_RECORD_PDEBUGPC",1245],[8,"PRO_CPU_RECORD_PDEBUGSTATUS",1245],[8,"PRO_CPU_RECORD_PID",1245],[8,"PRO_CPU_RECORD_STATUS",1245],[8,"PRO_DCACHE_DBUG0",1245],[8,"PRO_DCACHE_DBUG1",1245],[8,"PRO_DCACHE_DBUG2",1245],[8,"PRO_DCACHE_DBUG3",1245],[8,"PRO_DCACHE_DBUG4",1245],[8,"PRO_DCACHE_DBUG5",1245],[8,"PRO_DCACHE_DBUG6",1245],[8,"PRO_DCACHE_DBUG7",1245],[8,"PRO_DCACHE_DBUG8",1245],[8,"PRO_DCACHE_DBUG9",1245],[8,"PRO_DPORT_APB_MASK0",1245],[8,"PRO_DPORT_APB_MASK1",1245],[8,"PRO_EFUSE_INT_MAP",1245],[8,"PRO_EMAC_INT_MAP",1245],[8,"PRO_GPIO_INTERRUPT_MAP",1245],[8,"PRO_GPIO_INTERRUPT_NMI_MAP",1245],[8,"PRO_I2C_EXT0_INTR_MAP",1245],[8,"PRO_I2C_EXT1_INTR_MAP",1245],[8,"PRO_I2S0_INT_MAP",1245],[8,"PRO_I2S1_INT_MAP",1245],[8,"PRO_INTR_STATUS_0",1245],[8,"PRO_INTR_STATUS_1",1245],[8,"PRO_INTR_STATUS_2",1245],[8,"PRO_INTRUSION_CTRL",1245],[8,"PRO_INTRUSION_STATUS",1245],[8,"PRO_LEDC_INT_MAP",1245],[8,"PRO_MAC_INTR_MAP",1245],[8,"PRO_MAC_NMI_MAP",1245],[8,"PRO_MMU_IA_INT_MAP",1245],[8,"PRO_MPU_IA_INT_MAP",1245],[8,"PRO_PCNT_INTR_MAP",1245],[8,"PRO_PWM0_INTR_MAP",1245],[8,"PRO_PWM1_INTR_MAP",1245],[8,"PRO_PWM2_INTR_MAP",1245],[8,"PRO_PWM3_INTR_MAP",1245],[8,"PRO_RMT_INTR_MAP",1245],[8,"PRO_RSA_INTR_MAP",1245],[8,"PRO_RTC_CORE_INTR_MAP",1245],[8,"PRO_RWBLE_IRQ_MAP",1245],[8,"PRO_RWBLE_NMI_MAP",1245],[8,"PRO_RWBT_IRQ_MAP",1245],[8,"PRO_RWBT_NMI_MAP",1245],[8,"PRO_SDIO_HOST_INTERRUPT_MAP",1245],[8,"PRO_SLC0_INTR_MAP",1245],[8,"PRO_SLC1_INTR_MAP",1245],[8,"PRO_SPI1_DMA_INT_MAP",1245],[8,"PRO_SPI2_DMA_INT_MAP",1245],[8,"PRO_SPI3_DMA_INT_MAP",1245],[8,"PRO_SPI_INTR_0_MAP",1245],[8,"PRO_SPI_INTR_1_MAP",1245],[8,"PRO_SPI_INTR_2_MAP",1245],[8,"PRO_SPI_INTR_3_MAP",1245],[8,"PRO_TG1_LACT_EDGE_INT_MAP",1245],[8,"PRO_TG1_LACT_LEVEL_INT_MAP",1245],[8,"PRO_TG1_T0_EDGE_INT_MAP",1245],[8,"PRO_TG1_T0_LEVEL_INT_MAP",1245],[8,"PRO_TG1_T1_EDGE_INT_MAP",1245],[8,"PRO_TG1_T1_LEVEL_INT_MAP",1245],[8,"PRO_TG1_WDT_EDGE_INT_MAP",1245],[8,"PRO_TG1_WDT_LEVEL_INT_MAP",1245],[8,"PRO_TG_LACT_EDGE_INT_MAP",1245],[8,"PRO_TG_LACT_LEVEL_INT_MAP",1245],[8,"PRO_TG_T0_EDGE_INT_MAP",1245],[8,"PRO_TG_T0_LEVEL_INT_MAP",1245],[8,"PRO_TG_T1_EDGE_INT_MAP",1245],[8,"PRO_TG_T1_LEVEL_INT_MAP",1245],[8,"PRO_TG_WDT_EDGE_INT_MAP",1245],[8,"PRO_TG_WDT_LEVEL_INT_MAP",1245],[8,"PRO_TIMER_INT1_MAP",1245],[8,"PRO_TIMER_INT2_MAP",1245],[8,"PRO_TRACEMEM_ENA",1245],[8,"PRO_UART1_INTR_MAP",1245],[8,"PRO_UART2_INTR_MAP",1245],[8,"PRO_UART_INTR_MAP",1245],[8,"PRO_UHCI0_INTR_MAP",1245],[8,"PRO_UHCI1_INTR_MAP",1245],[8,"PRO_VECBASE_CTRL",1245],[8,"PRO_VECBASE_SET",1245],[8,"PRO_WDG_INT_MAP",1245],[8,"ROM_FO_CTRL",1245],[8,"ROM_MPU_ENA",1245],[8,"ROM_MPU_TABLE0",1245],[8,"ROM_MPU_TABLE1",1245],[8,"ROM_MPU_TABLE2",1245],[8,"ROM_MPU_TABLE3",1245],[8,"ROM_PD_CTRL",1245],[8,"RSA_PD_CTRL",1245],[8,"SECURE_BOOT_CTRL",1245],[8,"SHROM_MPU_TABLE0",1245],[8,"SHROM_MPU_TABLE1",1245],[8,"SHROM_MPU_TABLE10",1245],[8,"SHROM_MPU_TABLE11",1245],[8,"SHROM_MPU_TABLE12",1245],[8,"SHROM_MPU_TABLE13",1245],[8,"SHROM_MPU_TABLE14",1245],[8,"SHROM_MPU_TABLE15",1245],[8,"SHROM_MPU_TABLE16",1245],[8,"SHROM_MPU_TABLE17",1245],[8,"SHROM_MPU_TABLE18",1245],[8,"SHROM_MPU_TABLE19",1245],[8,"SHROM_MPU_TABLE2",1245],[8,"SHROM_MPU_TABLE20",1245],[8,"SHROM_MPU_TABLE21",1245],[8,"SHROM_MPU_TABLE22",1245],[8,"SHROM_MPU_TABLE23",1245],[8,"SHROM_MPU_TABLE3",1245],[8,"SHROM_MPU_TABLE4",1245],[8,"SHROM_MPU_TABLE5",1245],[8,"SHROM_MPU_TABLE6",1245],[8,"SHROM_MPU_TABLE7",1245],[8,"SHROM_MPU_TABLE8",1245],[8,"SHROM_MPU_TABLE9",1245],[8,"SLAVE_SPI_CONFIG",1245],[8,"SPI_DMA_CHAN_SEL",1245],[8,"SRAM_FO_CTRL_0",1245],[8,"SRAM_FO_CTRL_1",1245],[8,"SRAM_PD_CTRL_0",1245],[8,"SRAM_PD_CTRL_1",1245],[8,"TAG_FO_CTRL",1245],[8,"TRACEMEM_MUX_MODE",1245],[8,"WIFI_BB_CFG",1245],[8,"WIFI_BB_CFG_2",1245],[8,"WIFI_CLK_EN",1245],[8,"R",2357],[8,"APP_R",2357],[8,"PRO_R",2357],[8,"R",2370],[8,"AHB_LITE_SDHOST_PID_R",2370],[8,"W",2370],[5,"AHB_LITE_MASK_SPEC",2370],[8,"AHB_LITE_SDHOST_PID_W",2370],[8,"APP_R",2370],[8,"APP_W",2370],[8,"APPDPORT_R",2370],[8,"APPDPORT_W",2370],[8,"PRO_R",2370],[8,"PRO_W",2370],[8,"PRODPORT_R",2370],[8,"PRODPORT_W",2370],[8,"SDIO_R",2370],[8,"SDIO_W",2370],[8,"R",2405],[8,"AHB_ACCESS_GRANT_0_R",2405],[8,"W",2405],[5,"AHB_MPU_TABLE_0_SPEC",2405],[8,"AHB_ACCESS_GRANT_0_W",2405],[8,"R",2420],[8,"AHB_ACCESS_GRANT_1_R",2420],[8,"W",2420],[5,"AHB_MPU_TABLE_1_SPEC",2420],[8,"AHB_ACCESS_GRANT_1_W",2420],[8,"R",2435],[8,"APBCTRL_ACCESS_GRANT_CONFIG_R",2435],[8,"W",2435],[5,"AHBLITE_MPU_TABLE_APB_CTRL_SPEC",2435],[8,"APBCTRL_ACCESS_GRANT_CONFIG_W",2435],[8,"R",2450],[8,"BB_ACCESS_GRANT_CONFIG_R",2450],[8,"W",2450],[5,"AHBLITE_MPU_TABLE_BB_SPEC",2450],[8,"BB_ACCESS_GRANT_CONFIG_W",2450],[8,"W",2465],[8,"R",2465],[8,"BT_ACCESS_GRANT_CONFIG_R",2465],[5,"AHBLITE_MPU_TABLE_BT_SPEC",2465],[8,"BT_ACCESS_GRANT_CONFIG_W",2465],[8,"W",2480],[8,"R",2480],[8,"BTBUFFER_ACCESS_GRANT_CONFIG_R",2480],[5,"AHBLITE_MPU_TABLE_BT_BUFFER_SPEC",2480],[8,"BTBUFFER_ACCESS_GRANT_CONFIG_W",2480],[8,"W",2495],[8,"R",2495],[8,"BTMAC_ACCESS_GRANT_CONFIG_R",2495],[5,"AHBLITE_MPU_TABLE_BTMAC_SPEC",2495],[8,"BTMAC_ACCESS_GRANT_CONFIG_W",2495],[8,"W",2510],[8,"R",2510],[8,"CAN_ACCESS_GRANT_CONFIG_R",2510],[5,"AHBLITE_MPU_TABLE_CAN_SPEC",2510],[8,"CAN_ACCESS_GRANT_CONFIG_W",2510],[8,"W",2525],[8,"R",2525],[8,"EFUSE_ACCESS_GRANT_CONFIG_R",2525],[5,"AHBLITE_MPU_TABLE_EFUSE_SPEC",2525],[8,"EFUSE_ACCESS_GRANT_CONFIG_W",2525],[8,"W",2540],[8,"R",2540],[8,"EMAC_ACCESS_GRANT_CONFIG_R",2540],[5,"AHBLITE_MPU_TABLE_EMAC_SPEC",2540],[8,"EMAC_ACCESS_GRANT_CONFIG_W",2540],[8,"W",2555],[8,"R",2555],[8,"FE_ACCESS_GRANT_CONFIG_R",2555],[5,"AHBLITE_MPU_TABLE_FE_SPEC",2555],[8,"FE_ACCESS_GRANT_CONFIG_W",2555],[8,"W",2570],[8,"R",2570],[8,"FE2_ACCESS_GRANT_CONFIG_R",2570],[5,"AHBLITE_MPU_TABLE_FE2_SPEC",2570],[8,"FE2_ACCESS_GRANT_CONFIG_W",2570],[8,"W",2585],[8,"R",2585],[8,"GPIO_ACCESS_GRANT_CONFIG_R",2585],[5,"AHBLITE_MPU_TABLE_GPIO_SPEC",2585],[8,"GPIO_ACCESS_GRANT_CONFIG_W",2585],[8,"W",2600],[8,"R",2600],[8,"HINF_ACCESS_GRANT_CONFIG_R",2600],[5,"AHBLITE_MPU_TABLE_HINF_SPEC",2600],[8,"HINF_ACCESS_GRANT_CONFIG_W",2600],[8,"W",2615],[8,"R",2615],[8,"I2C_ACCESS_GRANT_CONFIG_R",2615],[5,"AHBLITE_MPU_TABLE_I2C_SPEC",2615],[8,"I2C_ACCESS_GRANT_CONFIG_W",2615],[8,"W",2630],[8,"R",2630],[8,"I2CEXT0_ACCESS_GRANT_CONFIG_R",2630],[5,"AHBLITE_MPU_TABLE_I2C_EXT0_SPEC",2630],[8,"I2CEXT0_ACCESS_GRANT_CONFIG_W",2630],[8,"W",2645],[8,"R",2645],[8,"I2CEXT1_ACCESS_GRANT_CONFIG_R",2645],[5,"AHBLITE_MPU_TABLE_I2C_EXT1_SPEC",2645],[8,"I2CEXT1_ACCESS_GRANT_CONFIG_W",2645],[8,"W",2660],[8,"R",2660],[8,"I2S0_ACCESS_GRANT_CONFIG_R",2660],[5,"AHBLITE_MPU_TABLE_I2S0_SPEC",2660],[8,"I2S0_ACCESS_GRANT_CONFIG_W",2660],[8,"W",2675],[8,"R",2675],[8,"I2S1_ACCESS_GRANT_CONFIG_R",2675],[5,"AHBLITE_MPU_TABLE_I2S1_SPEC",2675],[8,"I2S1_ACCESS_GRANT_CONFIG_W",2675],[8,"W",2690],[8,"R",2690],[8,"IOMUX_ACCESS_GRANT_CONFIG_R",2690],[5,"AHBLITE_MPU_TABLE_IO_MUX_SPEC",2690],[8,"IOMUX_ACCESS_GRANT_CONFIG_W",2690],[8,"W",2705],[8,"R",2705],[8,"LEDC_ACCESS_GRANT_CONFIG_R",2705],[5,"AHBLITE_MPU_TABLE_LEDC_SPEC",2705],[8,"LEDC_ACCESS_GRANT_CONFIG_W",2705],[8,"W",2720],[8,"R",2720],[8,"MISC_ACCESS_GRANT_CONFIG_R",2720],[5,"AHBLITE_MPU_TABLE_MISC_SPEC",2720],[8,"MISC_ACCESS_GRANT_CONFIG_W",2720],[8,"W",2735],[8,"R",2735],[8,"PCNT_ACCESS_GRANT_CONFIG_R",2735],[5,"AHBLITE_MPU_TABLE_PCNT_SPEC",2735],[8,"PCNT_ACCESS_GRANT_CONFIG_W",2735],[8,"W",2750],[8,"R",2750],[8,"PWM0_ACCESS_GRANT_CONFIG_R",2750],[5,"AHBLITE_MPU_TABLE_PWM0_SPEC",2750],[8,"PWM0_ACCESS_GRANT_CONFIG_W",2750],[8,"W",2765],[8,"R",2765],[8,"PWM1_ACCESS_GRANT_CONFIG_R",2765],[5,"AHBLITE_MPU_TABLE_PWM1_SPEC",2765],[8,"PWM1_ACCESS_GRANT_CONFIG_W",2765],[8,"W",2780],[8,"R",2780],[8,"PWM2_ACCESS_GRANT_CONFIG_R",2780],[5,"AHBLITE_MPU_TABLE_PWM2_SPEC",2780],[8,"PWM2_ACCESS_GRANT_CONFIG_W",2780],[8,"W",2795],[8,"R",2795],[8,"PWM3_ACCESS_GRANT_CONFIG_R",2795],[5,"AHBLITE_MPU_TABLE_PWM3_SPEC",2795],[8,"PWM3_ACCESS_GRANT_CONFIG_W",2795],[8,"W",2810],[8,"R",2810],[8,"PWR_ACCESS_GRANT_CONFIG_R",2810],[5,"AHBLITE_MPU_TABLE_PWR_SPEC",2810],[8,"PWR_ACCESS_GRANT_CONFIG_W",2810],[8,"W",2825],[8,"R",2825],[8,"RMT_ACCESS_GRANT_CONFIG_R",2825],[5,"AHBLITE_MPU_TABLE_RMT_SPEC",2825],[8,"RMT_ACCESS_GRANT_CONFIG_W",2825],[8,"W",2840],[8,"R",2840],[8,"RTC_ACCESS_GRANT_CONFIG_R",2840],[5,"AHBLITE_MPU_TABLE_RTC_SPEC",2840],[8,"RTC_ACCESS_GRANT_CONFIG_W",2840],[8,"W",2855],[8,"R",2855],[8,"RWBT_ACCESS_GRANT_CONFIG_R",2855],[5,"AHBLITE_MPU_TABLE_RWBT_SPEC",2855],[8,"RWBT_ACCESS_GRANT_CONFIG_W",2855],[8,"W",2870],[8,"R",2870],[8,"SDIOHOST_ACCESS_GRANT_CONFIG_R",2870],[5,"AHBLITE_MPU_TABLE_SDIO_HOST_SPEC",2870],[8,"SDIOHOST_ACCESS_GRANT_CONFIG_W",2870],[8,"W",2885],[8,"R",2885],[8,"SLC_ACCESS_GRANT_CONFIG_R",2885],[5,"AHBLITE_MPU_TABLE_SLC_SPEC",2885],[8,"SLC_ACCESS_GRANT_CONFIG_W",2885],[8,"W",2900],[8,"R",2900],[8,"SLCHOST_ACCESS_GRANT_CONFIG_R",2900],[5,"AHBLITE_MPU_TABLE_SLCHOST_SPEC",2900],[8,"SLCHOST_ACCESS_GRANT_CONFIG_W",2900],[8,"W",2915],[8,"R",2915],[8,"SPI0_ACCESS_GRANT_CONFIG_R",2915],[5,"AHBLITE_MPU_TABLE_SPI0_SPEC",2915],[8,"SPI0_ACCESS_GRANT_CONFIG_W",2915],[8,"W",2930],[8,"R",2930],[8,"SPI1_ACCESS_GRANT_CONFIG_R",2930],[5,"AHBLITE_MPU_TABLE_SPI1_SPEC",2930],[8,"SPI1_ACCESS_GRANT_CONFIG_W",2930],[8,"W",2945],[8,"R",2945],[8,"SPI2_ACCESS_GRANT_CONFIG_R",2945],[5,"AHBLITE_MPU_TABLE_SPI2_SPEC",2945],[8,"SPI2_ACCESS_GRANT_CONFIG_W",2945],[8,"W",2960],[8,"R",2960],[8,"SPI3_ACCESS_GRANT_CONFIG_R",2960],[5,"AHBLITE_MPU_TABLE_SPI3_SPEC",2960],[8,"SPI3_ACCESS_GRANT_CONFIG_W",2960],[8,"W",2975],[8,"R",2975],[8,"SPI_ENCRYPY_ACCESS_GRANT_CONFIG_R",2975],[5,"AHBLITE_MPU_TABLE_SPI_ENCRYPT_SPEC",2975],[8,"SPI_ENCRYPY_ACCESS_GRANT_CONFIG_W",2975],[8,"W",2990],[8,"R",2990],[8,"TIMER_ACCESS_GRANT_CONFIG_R",2990],[5,"AHBLITE_MPU_TABLE_TIMER_SPEC",2990],[8,"TIMER_ACCESS_GRANT_CONFIG_W",2990],[8,"W",3005],[8,"R",3005],[8,"TIMERGROUP_ACCESS_GRANT_CONFIG_R",3005],[5,"AHBLITE_MPU_TABLE_TIMERGROUP_SPEC",3005],[8,"TIMERGROUP_ACCESS_GRANT_CONFIG_W",3005],[8,"W",3020],[8,"R",3020],[8,"TIMERGROUP1_ACCESS_GRANT_CONFIG_R",3020],[5,"AHBLITE_MPU_TABLE_TIMERGROUP1_SPEC",3020],[8,"TIMERGROUP1_ACCESS_GRANT_CONFIG_W",3020],[8,"W",3035],[8,"R",3035],[8,"UART_ACCESS_GRANT_CONFIG_R",3035],[5,"AHBLITE_MPU_TABLE_UART_SPEC",3035],[8,"UART_ACCESS_GRANT_CONFIG_W",3035],[8,"W",3050],[8,"R",3050],[8,"UART1_ACCESS_GRANT_CONFIG_R",3050],[5,"AHBLITE_MPU_TABLE_UART1_SPEC",3050],[8,"UART1_ACCESS_GRANT_CONFIG_W",3050],[8,"W",3065],[8,"R",3065],[8,"UART2_ACCESS_GRANT_CONFIG_R",3065],[5,"AHBLITE_MPU_TABLE_UART2_SPEC",3065],[8,"UART2_ACCESS_GRANT_CONFIG_W",3065],[8,"W",3080],[8,"R",3080],[8,"UHCI0_ACCESS_GRANT_CONFIG_R",3080],[5,"AHBLITE_MPU_TABLE_UHCI0_SPEC",3080],[8,"UHCI0_ACCESS_GRANT_CONFIG_W",3080],[8,"W",3095],[8,"R",3095],[8,"UHCI1_ACCESS_GRANT_CONFIG_R",3095],[5,"AHBLITE_MPU_TABLE_UHCI1_SPEC",3095],[8,"UHCI1_ACCESS_GRANT_CONFIG_W",3095],[8,"W",3110],[8,"R",3110],[8,"WDG_ACCESS_GRANT_CONFIG_R",3110],[5,"AHBLITE_MPU_TABLE_WDG_SPEC",3110],[8,"WDG_ACCESS_GRANT_CONFIG_W",3110],[8,"W",3125],[8,"R",3125],[8,"WIFIMAC_ACCESS_GRANT_CONFIG_R",3125],[5,"AHBLITE_MPU_TABLE_WIFIMAC_SPEC",3125],[8,"WIFIMAC_ACCESS_GRANT_CONFIG_W",3125],[8,"R",3140],[8,"APP_BB_INT_MAP_R",3140],[8,"W",3140],[5,"APP_BB_INT_MAP_SPEC",3140],[8,"APP_BB_INT_MAP_W",3140],[8,"R",3155],[8,"APP_BOOT_REMAP_R",3155],[8,"W",3155],[5,"APP_BOOT_REMAP_CTRL_SPEC",3155],[8,"APP_BOOT_REMAP_W",3155],[8,"R",3170],[8,"APP_BT_BB_INT_MAP_R",3170],[8,"W",3170],[5,"APP_BT_BB_INT_MAP_SPEC",3170],[8,"APP_BT_BB_INT_MAP_W",3170],[8,"R",3185],[8,"APP_BT_BB_NMI_MAP_R",3185],[8,"W",3185],[5,"APP_BT_BB_NMI_MAP_SPEC",3185],[8,"APP_BT_BB_NMI_MAP_W",3185],[8,"R",3200],[8,"APP_BT_MAC_INT_MAP_R",3200],[8,"W",3200],[5,"APP_BT_MAC_INT_MAP_SPEC",3200],[8,"APP_BT_MAC_INT_MAP_W",3200],[8,"R",3215],[8,"APP_AHB_SPI_REQ_R",3215],[8,"APP_CACHE_ENABLE_R",3215],[8,"W",3215],[5,"APP_CACHE_CTRL_SPEC",3215],[8,"APP_CACHE_ENABLE_W",3215],[8,"APP_CACHE_FLUSH_DONE_R",3215],[8,"APP_CACHE_FLUSH_ENA_R",3215],[8,"APP_CACHE_FLUSH_ENA_W",3215],[8,"APP_CACHE_LOCK_0_EN_R",3215],[8,"APP_CACHE_LOCK_0_EN_W",3215],[8,"APP_CACHE_LOCK_1_EN_R",3215],[8,"APP_CACHE_LOCK_1_EN_W",3215],[8,"APP_CACHE_LOCK_2_EN_R",3215],[8,"APP_CACHE_LOCK_2_EN_W",3215],[8,"APP_CACHE_LOCK_3_EN_R",3215],[8,"APP_CACHE_LOCK_3_EN_W",3215],[8,"APP_CACHE_MODE_R",3215],[8,"APP_CACHE_MODE_W",3215],[8,"APP_DRAM_HL_R",3215],[8,"APP_DRAM_HL_W",3215],[8,"APP_DRAM_SPLIT_R",3215],[8,"APP_DRAM_SPLIT_W",3215],[8,"APP_SINGLE_IRAM_ENA_R",3215],[8,"APP_SINGLE_IRAM_ENA_W",3215],[8,"APP_SLAVE_REQ_R",3215],[8,"R",3272],[8,"APP_CACHE_MASK_DRAM1_R",3272],[8,"W",3272],[5,"APP_CACHE_CTRL1_SPEC",3272],[8,"APP_CACHE_MASK_DRAM1_W",3272],[8,"APP_CACHE_MASK_DROM0_R",3272],[8,"APP_CACHE_MASK_DROM0_W",3272],[8,"APP_CACHE_MASK_IRAM0_R",3272],[8,"APP_CACHE_MASK_IRAM0_W",3272],[8,"APP_CACHE_MASK_IRAM1_R",3272],[8,"APP_CACHE_MASK_IRAM1_W",3272],[8,"APP_CACHE_MASK_IROM0_R",3272],[8,"APP_CACHE_MASK_IROM0_W",3272],[8,"APP_CACHE_MASK_OPSDRAM_R",3272],[8,"APP_CACHE_MASK_OPSDRAM_W",3272],[8,"APP_CACHE_MMU_IA_CLR_R",3272],[8,"APP_CACHE_MMU_IA_CLR_W",3272],[8,"APP_CMMU_FLASH_PAGE_MODE_R",3272],[8,"APP_CMMU_FLASH_PAGE_MODE_W",3272],[8,"APP_CMMU_FORCE_ON_R",3272],[8,"APP_CMMU_FORCE_ON_W",3272],[8,"APP_CMMU_PD_R",3272],[8,"APP_CMMU_PD_W",3272],[8,"APP_CMMU_SRAM_PAGE_MODE_R",3272],[8,"APP_CMMU_SRAM_PAGE_MODE_W",3272],[8,"R",3327],[8,"APP_CACHE_IA_INT_MAP_R",3327],[8,"W",3327],[5,"APP_CACHE_IA_INT_MAP_SPEC",3327],[8,"APP_CACHE_IA_INT_MAP_W",3327],[8,"W",3342],[8,"R",3342],[8,"MAX_R",3342],[5,"APP_CACHE_LOCK_0_ADDR_SPEC",3342],[8,"MAX_W",3342],[8,"MIN_R",3342],[8,"MIN_W",3342],[8,"PRE_R",3342],[8,"PRE_W",3342],[8,"W",3365],[8,"R",3365],[8,"MAX_R",3365],[5,"APP_CACHE_LOCK_1_ADDR_SPEC",3365],[8,"MAX_W",3365],[8,"MIN_R",3365],[8,"MIN_W",3365],[8,"PRE_R",3365],[8,"PRE_W",3365],[8,"W",3388],[8,"R",3388],[8,"MAX_R",3388],[5,"APP_CACHE_LOCK_2_ADDR_SPEC",3388],[8,"MAX_W",3388],[8,"MIN_R",3388],[8,"MIN_W",3388],[8,"PRE_R",3388],[8,"PRE_W",3388],[8,"W",3411],[8,"R",3411],[8,"MAX_R",3411],[5,"APP_CACHE_LOCK_3_ADDR_SPEC",3411],[8,"MAX_W",3411],[8,"MIN_R",3411],[8,"MIN_W",3411],[8,"PRE_R",3411],[8,"PRE_W",3411],[8,"R",3434],[8,"APP_CAN_INT_MAP_R",3434],[8,"W",3434],[5,"APP_CAN_INT_MAP_SPEC",3434],[8,"APP_CAN_INT_MAP_W",3434],[8,"R",3449],[8,"APP_CPU_INTR_FROM_CPU_0_MAP_R",3449],[8,"W",3449],[5,"APP_CPU_INTR_FROM_CPU_0_MAP_SPEC",3449],[8,"APP_CPU_INTR_FROM_CPU_0_MAP_W",3449],[8,"R",3464],[8,"APP_CPU_INTR_FROM_CPU_1_MAP_R",3464],[8,"W",3464],[5,"APP_CPU_INTR_FROM_CPU_1_MAP_SPEC",3464],[8,"APP_CPU_INTR_FROM_CPU_1_MAP_W",3464],[8,"R",3479],[8,"APP_CPU_INTR_FROM_CPU_2_MAP_R",3479],[8,"W",3479],[5,"APP_CPU_INTR_FROM_CPU_2_MAP_SPEC",3479],[8,"APP_CPU_INTR_FROM_CPU_2_MAP_W",3479],[8,"R",3494],[8,"APP_CPU_INTR_FROM_CPU_3_MAP_R",3494],[8,"W",3494],[5,"APP_CPU_INTR_FROM_CPU_3_MAP_SPEC",3494],[8,"APP_CPU_INTR_FROM_CPU_3_MAP_W",3494],[8,"R",3509],[8,"APP_CPU_PDEBUG_ENABLE_R",3509],[8,"W",3509],[5,"APP_CPU_RECORD_CTRL_SPEC",3509],[8,"APP_CPU_PDEBUG_ENABLE_W",3509],[8,"APP_CPU_RECORD_DISABLE_R",3509],[8,"APP_CPU_RECORD_DISABLE_W",3509],[8,"APP_CPU_RECORD_ENABLE_R",3509],[8,"APP_CPU_RECORD_ENABLE_W",3509],[8,"R",3532],[8,"RECORD_APP_PDEBUGDATA_R",3532],[8,"R",3543],[8,"RECORD_APP_PDEBUGINST_R",3543],[8,"R",3554],[8,"RECORD_APP_PDEBUGLS0ADDR_R",3554],[8,"R",3565],[8,"RECORD_APP_PDEBUGLS0DATA_R",3565],[8,"R",3576],[8,"RECORD_APP_PDEBUGLS0STAT_R",3576],[8,"R",3587],[8,"RECORD_APP_PDEBUGPC_R",3587],[8,"R",3598],[8,"RECORD_APP_PDEBUGSTATUS_R",3598],[8,"R",3609],[8,"RECORD_APP_PID_R",3609],[8,"R",3620],[8,"APP_CPU_RECORDING_R",3620],[8,"R",3631],[8,"APP_CACHE_IA_R",3631],[8,"APP_CACHE_MMU_IA_R",3631],[8,"APP_CACHE_STATE_R",3631],[8,"APP_RX_END_R",3631],[8,"APP_SLAVE_WDATA_R",3631],[8,"W",3631],[5,"APP_DCACHE_DBUG0_SPEC",3631],[8,"APP_SLAVE_WDATA_W",3631],[8,"APP_SLAVE_WDATA_V_R",3631],[8,"APP_SLAVE_WR_R",3631],[8,"APP_TX_END_R",3631],[8,"APP_WR_BAK_TO_READ_R",3631],[8,"R",3662],[8,"APP_CTAG_RAM_RDATA_R",3662],[8,"R",3673],[8,"APP_CACHE_VADDR_R",3673],[8,"R",3684],[8,"APP_CACHE_IRAM0_PID_ERROR_R",3684],[8,"APP_CPU_DISABLED_CACHE_IA_R",3684],[8,"APP_CPU_DISABLED_CACHE_IA_DRAM1_R",3684],[8,"W",3684],[5,"APP_DCACHE_DBUG3_SPEC",3684],[8,"APP_CPU_DISABLED_CACHE_IA_DRAM1_W",3684],[8,"APP_CPU_DISABLED_CACHE_IA_DROM0_R",3684],[8,"APP_CPU_DISABLED_CACHE_IA_DROM0_W",3684],[8,"APP_CPU_DISABLED_CACHE_IA_IRAM0_R",3684],[8,"APP_CPU_DISABLED_CACHE_IA_IRAM0_W",3684],[8,"APP_CPU_DISABLED_CACHE_IA_IRAM1_R",3684],[8,"APP_CPU_DISABLED_CACHE_IA_IRAM1_W",3684],[8,"APP_CPU_DISABLED_CACHE_IA_IROM0_R",3684],[8,"APP_CPU_DISABLED_CACHE_IA_IROM0_W",3684],[8,"APP_CPU_DISABLED_CACHE_IA_OPPOSITE_R",3684],[8,"APP_CPU_DISABLED_CACHE_IA_OPPOSITE_W",3684],[8,"APP_MMU_RDATA_R",3684],[8,"R",3725],[8,"APP_DRAM1ADDR0_IA_R",3725],[8,"R",3736],[8,"APP_DROM0ADDR0_IA_R",3736],[8,"R",3747],[8,"APP_IRAM0ADDR_IA_R",3747],[8,"R",3758],[8,"APP_IRAM1ADDR_IA_R",3758],[8,"R",3769],[8,"APP_IROM0ADDR_IA_R",3769],[8,"R",3780],[8,"APP_OPSDRAMADDR_IA_R",3780],[8,"R",3791],[8,"APPDPORT_APB_MASK0_R",3791],[8,"W",3791],[5,"APP_DPORT_APB_MASK0_SPEC",3791],[8,"APPDPORT_APB_MASK0_W",3791],[8,"R",3806],[8,"APPDPORT_APB_MASK1_R",3806],[8,"W",3806],[5,"APP_DPORT_APB_MASK1_SPEC",3806],[8,"APPDPORT_APB_MASK1_W",3806],[8,"R",3821],[8,"APP_EFUSE_INT_MAP_R",3821],[8,"W",3821],[5,"APP_EFUSE_INT_MAP_SPEC",3821],[8,"APP_EFUSE_INT_MAP_W",3821],[8,"R",3836],[8,"APP_EMAC_INT_MAP_R",3836],[8,"W",3836],[5,"APP_EMAC_INT_MAP_SPEC",3836],[8,"APP_EMAC_INT_MAP_W",3836],[8,"R",3851],[8,"APP_GPIO_INTERRUPT_APP_MAP_R",3851],[8,"W",3851],[5,"APP_GPIO_INTERRUPT_MAP_SPEC",3851],[8,"APP_GPIO_INTERRUPT_APP_MAP_W",3851],[8,"R",3866],[8,"APP_GPIO_INTERRUPT_APP_NMI_MAP_R",3866],[8,"W",3866],[5,"APP_GPIO_INTERRUPT_NMI_MAP_SPEC",3866],[8,"APP_GPIO_INTERRUPT_APP_NMI_MAP_W",3866],[8,"R",3881],[8,"APP_I2C_EXT0_INTR_MAP_R",3881],[8,"W",3881],[5,"APP_I2C_EXT0_INTR_MAP_SPEC",3881],[8,"APP_I2C_EXT0_INTR_MAP_W",3881],[8,"R",3896],[8,"APP_I2C_EXT1_INTR_MAP_R",3896],[8,"W",3896],[5,"APP_I2C_EXT1_INTR_MAP_SPEC",3896],[8,"APP_I2C_EXT1_INTR_MAP_W",3896],[8,"R",3911],[8,"APP_I2S0_INT_MAP_R",3911],[8,"W",3911],[5,"APP_I2S0_INT_MAP_SPEC",3911],[8,"APP_I2S0_INT_MAP_W",3911],[8,"R",3926],[8,"APP_I2S1_INT_MAP_R",3926],[8,"W",3926],[5,"APP_I2S1_INT_MAP_SPEC",3926],[8,"APP_I2S1_INT_MAP_W",3926],[8,"R",3941],[8,"APP_INTR_STATUS_0_R",3941],[8,"R",3952],[8,"APP_INTR_STATUS_1_R",3952],[8,"R",3963],[8,"APP_INTR_STATUS_2_R",3963],[8,"R",3974],[8,"APP_INTRUSION_RECORD_RESET_N_R",3974],[8,"W",3974],[5,"APP_INTRUSION_CTRL_SPEC",3974],[8,"APP_INTRUSION_RECORD_RESET_N_W",3974],[8,"R",3989],[8,"APP_INTRUSION_RECORD_R",3989],[8,"R",4000],[8,"APP_LEDC_INT_MAP_R",4000],[8,"W",4000],[5,"APP_LEDC_INT_MAP_SPEC",4000],[8,"APP_LEDC_INT_MAP_W",4000],[8,"R",4015],[8,"APP_MAC_INTR_MAP_R",4015],[8,"W",4015],[5,"APP_MAC_INTR_MAP_SPEC",4015],[8,"APP_MAC_INTR_MAP_W",4015],[8,"R",4030],[8,"APP_MAC_NMI_MAP_R",4030],[8,"W",4030],[5,"APP_MAC_NMI_MAP_SPEC",4030],[8,"APP_MAC_NMI_MAP_W",4030],[8,"R",4045],[8,"APP_MMU_IA_INT_MAP_R",4045],[8,"W",4045],[5,"APP_MMU_IA_INT_MAP_SPEC",4045],[8,"APP_MMU_IA_INT_MAP_W",4045],[8,"R",4060],[8,"APP_MPU_IA_INT_MAP_R",4060],[8,"W",4060],[5,"APP_MPU_IA_INT_MAP_SPEC",4060],[8,"APP_MPU_IA_INT_MAP_W",4060],[8,"R",4075],[8,"APP_PCNT_INTR_MAP_R",4075],[8,"W",4075],[5,"APP_PCNT_INTR_MAP_SPEC",4075],[8,"APP_PCNT_INTR_MAP_W",4075],[8,"R",4090],[8,"APP_PWM0_INTR_MAP_R",4090],[8,"W",4090],[5,"APP_PWM0_INTR_MAP_SPEC",4090],[8,"APP_PWM0_INTR_MAP_W",4090],[8,"R",4105],[8,"APP_PWM1_INTR_MAP_R",4105],[8,"W",4105],[5,"APP_PWM1_INTR_MAP_SPEC",4105],[8,"APP_PWM1_INTR_MAP_W",4105],[8,"R",4120],[8,"APP_PWM2_INTR_MAP_R",4120],[8,"W",4120],[5,"APP_PWM2_INTR_MAP_SPEC",4120],[8,"APP_PWM2_INTR_MAP_W",4120],[8,"R",4135],[8,"APP_PWM3_INTR_MAP_R",4135],[8,"W",4135],[5,"APP_PWM3_INTR_MAP_SPEC",4135],[8,"APP_PWM3_INTR_MAP_W",4135],[8,"R",4150],[8,"APP_RMT_INTR_MAP_R",4150],[8,"W",4150],[5,"APP_RMT_INTR_MAP_SPEC",4150],[8,"APP_RMT_INTR_MAP_W",4150],[8,"R",4165],[8,"APP_RSA_INTR_MAP_R",4165],[8,"W",4165],[5,"APP_RSA_INTR_MAP_SPEC",4165],[8,"APP_RSA_INTR_MAP_W",4165],[8,"R",4180],[8,"APP_RTC_CORE_INTR_MAP_R",4180],[8,"W",4180],[5,"APP_RTC_CORE_INTR_MAP_SPEC",4180],[8,"APP_RTC_CORE_INTR_MAP_W",4180],[8,"R",4195],[8,"APP_RWBLE_IRQ_MAP_R",4195],[8,"W",4195],[5,"APP_RWBLE_IRQ_MAP_SPEC",4195],[8,"APP_RWBLE_IRQ_MAP_W",4195],[8,"R",4210],[8,"APP_RWBLE_NMI_MAP_R",4210],[8,"W",4210],[5,"APP_RWBLE_NMI_MAP_SPEC",4210],[8,"APP_RWBLE_NMI_MAP_W",4210],[8,"R",4225],[8,"APP_RWBT_IRQ_MAP_R",4225],[8,"W",4225],[5,"APP_RWBT_IRQ_MAP_SPEC",4225],[8,"APP_RWBT_IRQ_MAP_W",4225],[8,"R",4240],[8,"APP_RWBT_NMI_MAP_R",4240],[8,"W",4240],[5,"APP_RWBT_NMI_MAP_SPEC",4240],[8,"APP_RWBT_NMI_MAP_W",4240],[8,"R",4255],[8,"APP_SDIO_HOST_INTERRUPT_MAP_R",4255],[8,"W",4255],[5,"APP_SDIO_HOST_INTERRUPT_MAP_SPEC",4255],[8,"APP_SDIO_HOST_INTERRUPT_MAP_W",4255],[8,"R",4270],[8,"APP_SLC0_INTR_MAP_R",4270],[8,"W",4270],[5,"APP_SLC0_INTR_MAP_SPEC",4270],[8,"APP_SLC0_INTR_MAP_W",4270],[8,"R",4285],[8,"APP_SLC1_INTR_MAP_R",4285],[8,"W",4285],[5,"APP_SLC1_INTR_MAP_SPEC",4285],[8,"APP_SLC1_INTR_MAP_W",4285],[8,"R",4300],[8,"APP_SPI1_DMA_INT_MAP_R",4300],[8,"W",4300],[5,"APP_SPI1_DMA_INT_MAP_SPEC",4300],[8,"APP_SPI1_DMA_INT_MAP_W",4300],[8,"R",4315],[8,"APP_SPI2_DMA_INT_MAP_R",4315],[8,"W",4315],[5,"APP_SPI2_DMA_INT_MAP_SPEC",4315],[8,"APP_SPI2_DMA_INT_MAP_W",4315],[8,"R",4330],[8,"APP_SPI3_DMA_INT_MAP_R",4330],[8,"W",4330],[5,"APP_SPI3_DMA_INT_MAP_SPEC",4330],[8,"APP_SPI3_DMA_INT_MAP_W",4330],[8,"R",4345],[8,"APP_SPI_INTR_0_MAP_R",4345],[8,"W",4345],[5,"APP_SPI_INTR_0_MAP_SPEC",4345],[8,"APP_SPI_INTR_0_MAP_W",4345],[8,"R",4360],[8,"APP_SPI_INTR_1_MAP_R",4360],[8,"W",4360],[5,"APP_SPI_INTR_1_MAP_SPEC",4360],[8,"APP_SPI_INTR_1_MAP_W",4360],[8,"R",4375],[8,"APP_SPI_INTR_2_MAP_R",4375],[8,"W",4375],[5,"APP_SPI_INTR_2_MAP_SPEC",4375],[8,"APP_SPI_INTR_2_MAP_W",4375],[8,"R",4390],[8,"APP_SPI_INTR_3_MAP_R",4390],[8,"W",4390],[5,"APP_SPI_INTR_3_MAP_SPEC",4390],[8,"APP_SPI_INTR_3_MAP_W",4390],[8,"R",4405],[8,"APP_TG1_LACT_EDGE_INT_MAP_R",4405],[8,"W",4405],[5,"APP_TG1_LACT_EDGE_INT_MAP_SPEC",4405],[8,"APP_TG1_LACT_EDGE_INT_MAP_W",4405],[8,"R",4420],[8,"APP_TG1_LACT_LEVEL_INT_MAP_R",4420],[8,"W",4420],[5,"APP_TG1_LACT_LEVEL_INT_MAP_SPEC",4420],[8,"APP_TG1_LACT_LEVEL_INT_MAP_W",4420],[8,"R",4435],[8,"APP_TG1_T0_EDGE_INT_MAP_R",4435],[8,"W",4435],[5,"APP_TG1_T0_EDGE_INT_MAP_SPEC",4435],[8,"APP_TG1_T0_EDGE_INT_MAP_W",4435],[8,"R",4450],[8,"APP_TG1_T0_LEVEL_INT_MAP_R",4450],[8,"W",4450],[5,"APP_TG1_T0_LEVEL_INT_MAP_SPEC",4450],[8,"APP_TG1_T0_LEVEL_INT_MAP_W",4450],[8,"R",4465],[8,"APP_TG1_T1_EDGE_INT_MAP_R",4465],[8,"W",4465],[5,"APP_TG1_T1_EDGE_INT_MAP_SPEC",4465],[8,"APP_TG1_T1_EDGE_INT_MAP_W",4465],[8,"R",4480],[8,"APP_TG1_T1_LEVEL_INT_MAP_R",4480],[8,"W",4480],[5,"APP_TG1_T1_LEVEL_INT_MAP_SPEC",4480],[8,"APP_TG1_T1_LEVEL_INT_MAP_W",4480],[8,"R",4495],[8,"APP_TG1_WDT_EDGE_INT_MAP_R",4495],[8,"W",4495],[5,"APP_TG1_WDT_EDGE_INT_MAP_SPEC",4495],[8,"APP_TG1_WDT_EDGE_INT_MAP_W",4495],[8,"R",4510],[8,"APP_TG1_WDT_LEVEL_INT_MAP_R",4510],[8,"W",4510],[5,"APP_TG1_WDT_LEVEL_INT_MAP_SPEC",4510],[8,"APP_TG1_WDT_LEVEL_INT_MAP_W",4510],[8,"R",4525],[8,"APP_TG_LACT_EDGE_INT_MAP_R",4525],[8,"W",4525],[5,"APP_TG_LACT_EDGE_INT_MAP_SPEC",4525],[8,"APP_TG_LACT_EDGE_INT_MAP_W",4525],[8,"R",4540],[8,"APP_TG_LACT_LEVEL_INT_MAP_R",4540],[8,"W",4540],[5,"APP_TG_LACT_LEVEL_INT_MAP_SPEC",4540],[8,"APP_TG_LACT_LEVEL_INT_MAP_W",4540],[8,"R",4555],[8,"APP_TG_T0_EDGE_INT_MAP_R",4555],[8,"W",4555],[5,"APP_TG_T0_EDGE_INT_MAP_SPEC",4555],[8,"APP_TG_T0_EDGE_INT_MAP_W",4555],[8,"R",4570],[8,"APP_TG_T0_LEVEL_INT_MAP_R",4570],[8,"W",4570],[5,"APP_TG_T0_LEVEL_INT_MAP_SPEC",4570],[8,"APP_TG_T0_LEVEL_INT_MAP_W",4570],[8,"R",4585],[8,"APP_TG_T1_EDGE_INT_MAP_R",4585],[8,"W",4585],[5,"APP_TG_T1_EDGE_INT_MAP_SPEC",4585],[8,"APP_TG_T1_EDGE_INT_MAP_W",4585],[8,"R",4600],[8,"APP_TG_T1_LEVEL_INT_MAP_R",4600],[8,"W",4600],[5,"APP_TG_T1_LEVEL_INT_MAP_SPEC",4600],[8,"APP_TG_T1_LEVEL_INT_MAP_W",4600],[8,"R",4615],[8,"APP_TG_WDT_EDGE_INT_MAP_R",4615],[8,"W",4615],[5,"APP_TG_WDT_EDGE_INT_MAP_SPEC",4615],[8,"APP_TG_WDT_EDGE_INT_MAP_W",4615],[8,"R",4630],[8,"APP_TG_WDT_LEVEL_INT_MAP_R",4630],[8,"W",4630],[5,"APP_TG_WDT_LEVEL_INT_MAP_SPEC",4630],[8,"APP_TG_WDT_LEVEL_INT_MAP_W",4630],[8,"R",4645],[8,"APP_TIMER_INT1_MAP_R",4645],[8,"W",4645],[5,"APP_TIMER_INT1_MAP_SPEC",4645],[8,"APP_TIMER_INT1_MAP_W",4645],[8,"R",4660],[8,"APP_TIMER_INT2_MAP_R",4660],[8,"W",4660],[5,"APP_TIMER_INT2_MAP_SPEC",4660],[8,"APP_TIMER_INT2_MAP_W",4660],[8,"R",4675],[8,"APP_TRACEMEM_ENA_R",4675],[8,"W",4675],[5,"APP_TRACEMEM_ENA_SPEC",4675],[8,"APP_TRACEMEM_ENA_W",4675],[8,"R",4690],[8,"APP_UART1_INTR_MAP_R",4690],[8,"W",4690],[5,"APP_UART1_INTR_MAP_SPEC",4690],[8,"APP_UART1_INTR_MAP_W",4690],[8,"R",4705],[8,"APP_UART2_INTR_MAP_R",4705],[8,"W",4705],[5,"APP_UART2_INTR_MAP_SPEC",4705],[8,"APP_UART2_INTR_MAP_W",4705],[8,"R",4720],[8,"APP_UART_INTR_MAP_R",4720],[8,"W",4720],[5,"APP_UART_INTR_MAP_SPEC",4720],[8,"APP_UART_INTR_MAP_W",4720],[8,"R",4735],[8,"APP_UHCI0_INTR_MAP_R",4735],[8,"W",4735],[5,"APP_UHCI0_INTR_MAP_SPEC",4735],[8,"APP_UHCI0_INTR_MAP_W",4735],[8,"R",4750],[8,"APP_UHCI1_INTR_MAP_R",4750],[8,"W",4750],[5,"APP_UHCI1_INTR_MAP_SPEC",4750],[8,"APP_UHCI1_INTR_MAP_W",4750],[8,"R",4765],[8,"APP_OUT_VECBASE_SEL_R",4765],[8,"W",4765],[5,"APP_VECBASE_CTRL_SPEC",4765],[8,"APP_OUT_VECBASE_SEL_W",4765],[8,"R",4780],[8,"APP_OUT_VECBASE_R",4780],[8,"W",4780],[5,"APP_VECBASE_SET_SPEC",4780],[8,"APP_OUT_VECBASE_W",4780],[8,"R",4795],[8,"APP_WDG_INT_MAP_R",4795],[8,"W",4795],[5,"APP_WDG_INT_MAP_SPEC",4795],[8,"APP_WDG_INT_MAP_W",4795],[8,"R",4810],[8,"APPCPU_RESETTING_R",4810],[8,"W",4810],[5,"APPCPU_CTRL_A_SPEC",4810],[8,"APPCPU_RESETTING_W",4810],[8,"R",4825],[8,"APPCPU_CLKGATE_EN_R",4825],[8,"W",4825],[5,"APPCPU_CTRL_B_SPEC",4825],[8,"APPCPU_CLKGATE_EN_W",4825],[8,"R",4840],[8,"APPCPU_RUNSTALL_R",4840],[8,"W",4840],[5,"APPCPU_CTRL_C_SPEC",4840],[8,"APPCPU_RUNSTALL_W",4840],[8,"R",4855],[8,"APPCPU_BOOT_ADDR_R",4855],[8,"W",4855],[5,"APPCPU_CTRL_D_SPEC",4855],[8,"APPCPU_BOOT_ADDR_W",4855],[8,"W",4870],[8,"R",4870],[8,"BT_LPCK_DIV_A_R",4870],[5,"BT_LPCK_DIV_FRAC_SPEC",4870],[8,"BT_LPCK_DIV_A_W",4870],[8,"BT_LPCK_DIV_B_R",4870],[8,"BT_LPCK_DIV_B_W",4870],[8,"LPCLK_SEL_8M_R",4870],[8,"LPCLK_SEL_8M_W",4870],[8,"LPCLK_SEL_RTC_SLOW_R",4870],[8,"LPCLK_SEL_RTC_SLOW_W",4870],[8,"LPCLK_SEL_XTAL_R",4870],[8,"LPCLK_SEL_XTAL_W",4870],[8,"LPCLK_SEL_XTAL32K_R",4870],[8,"LPCLK_SEL_XTAL32K_W",4870],[8,"W",4905],[8,"R",4905],[8,"BT_LPCK_DIV_NUM_R",4905],[5,"BT_LPCK_DIV_INT_SPEC",4905],[8,"BT_LPCK_DIV_NUM_W",4905],[8,"BTEXTWAKEUP_REQ_R",4905],[8,"BTEXTWAKEUP_REQ_W",4905],[8,"W",4924],[8,"R",4924],[8,"CACHE_IA_INT_APP_DRAM1_R",4924],[5,"CACHE_IA_INT_EN_SPEC",4924],[8,"CACHE_IA_INT_APP_DRAM1_W",4924],[8,"CACHE_IA_INT_APP_DROM0_R",4924],[8,"CACHE_IA_INT_APP_DROM0_W",4924],[8,"CACHE_IA_INT_APP_IRAM0_R",4924],[8,"CACHE_IA_INT_APP_IRAM0_W",4924],[8,"CACHE_IA_INT_APP_IRAM1_R",4924],[8,"CACHE_IA_INT_APP_IRAM1_W",4924],[8,"CACHE_IA_INT_APP_IROM0_R",4924],[8,"CACHE_IA_INT_APP_IROM0_W",4924],[8,"CACHE_IA_INT_APP_OPPOSITE_R",4924],[8,"CACHE_IA_INT_APP_OPPOSITE_W",4924],[8,"CACHE_IA_INT_EN_R",4924],[8,"CACHE_IA_INT_EN_W",4924],[8,"CACHE_IA_INT_PRO_DRAM1_R",4924],[8,"CACHE_IA_INT_PRO_DRAM1_W",4924],[8,"CACHE_IA_INT_PRO_DROM0_R",4924],[8,"CACHE_IA_INT_PRO_DROM0_W",4924],[8,"CACHE_IA_INT_PRO_IRAM0_R",4924],[8,"CACHE_IA_INT_PRO_IRAM0_W",4924],[8,"CACHE_IA_INT_PRO_IRAM1_R",4924],[8,"CACHE_IA_INT_PRO_IRAM1_W",4924],[8,"CACHE_IA_INT_PRO_IROM0_R",4924],[8,"CACHE_IA_INT_PRO_IROM0_W",4924],[8,"CACHE_IA_INT_PRO_OPPOSITE_R",4924],[8,"CACHE_IA_INT_PRO_OPPOSITE_W",4924],[8,"W",4987],[8,"R",4987],[8,"CACHE_MUX_MODE_R",4987],[5,"CACHE_MUX_MODE_SPEC",4987],[8,"CACHE_MUX_MODE_W",4987],[8,"W",5002],[8,"R",5002],[8,"CORE_RST_R",5002],[5,"CORE_RST_EN_SPEC",5002],[8,"CORE_RST_W",5002],[8,"W",5017],[8,"R",5017],[8,"CPU_INTR_FROM_CPU_0_R",5017],[5,"CPU_INTR_FROM_CPU_0_SPEC",5017],[8,"CPU_INTR_FROM_CPU_0_W",5017],[8,"W",5032],[8,"R",5032],[8,"CPU_INTR_FROM_CPU_1_R",5032],[5,"CPU_INTR_FROM_CPU_1_SPEC",5032],[8,"CPU_INTR_FROM_CPU_1_W",5032],[8,"W",5047],[8,"R",5047],[8,"CPU_INTR_FROM_CPU_2_R",5047],[5,"CPU_INTR_FROM_CPU_2_SPEC",5047],[8,"CPU_INTR_FROM_CPU_2_W",5047],[8,"W",5062],[8,"R",5062],[8,"CPU_INTR_FROM_CPU_3_R",5062],[5,"CPU_INTR_FROM_CPU_3_SPEC",5062],[8,"CPU_INTR_FROM_CPU_3_W",5062],[8,"W",5077],[8,"R",5077],[8,"CPUPERIOD_SEL_R",5077],[5,"CPU_PER_CONF_SPEC",5077],[8,"CPUPERIOD_SEL_W",5077],[8,"FAST_CLK_RTC_SEL_R",5077],[8,"FAST_CLK_RTC_SEL_W",5077],[8,"LOWSPEED_CLK_SEL_R",5077],[8,"LOWSPEED_CLK_SEL_W",5077],[8,"W",5100],[8,"R",5100],[8,"DATE_R",5100],[5,"DATE_SPEC",5100],[8,"DATE_W",5100],[8,"W",5115],[8,"R",5115],[8,"DMMU_PAGE_MODE_R",5115],[5,"DMMU_PAGE_MODE_SPEC",5115],[8,"DMMU_PAGE_MODE_W",5115],[8,"INTERNAL_SRAM_DMMU_ENA_R",5115],[8,"INTERNAL_SRAM_DMMU_ENA_W",5115],[8,"W",5134],[8,"R",5134],[8,"DMMU_TABLE0_R",5134],[5,"DMMU_TABLE0_SPEC",5134],[8,"DMMU_TABLE0_W",5134],[8,"W",5149],[8,"R",5149],[8,"DMMU_TABLE1_R",5149],[5,"DMMU_TABLE1_SPEC",5149],[8,"DMMU_TABLE1_W",5149],[8,"W",5164],[8,"R",5164],[8,"DMMU_TABLE10_R",5164],[5,"DMMU_TABLE10_SPEC",5164],[8,"DMMU_TABLE10_W",5164],[8,"W",5179],[8,"R",5179],[8,"DMMU_TABLE11_R",5179],[5,"DMMU_TABLE11_SPEC",5179],[8,"DMMU_TABLE11_W",5179],[8,"W",5194],[8,"R",5194],[8,"DMMU_TABLE12_R",5194],[5,"DMMU_TABLE12_SPEC",5194],[8,"DMMU_TABLE12_W",5194],[8,"W",5209],[8,"R",5209],[8,"DMMU_TABLE13_R",5209],[5,"DMMU_TABLE13_SPEC",5209],[8,"DMMU_TABLE13_W",5209],[8,"W",5224],[8,"R",5224],[8,"DMMU_TABLE14_R",5224],[5,"DMMU_TABLE14_SPEC",5224],[8,"DMMU_TABLE14_W",5224],[8,"W",5239],[8,"R",5239],[8,"DMMU_TABLE15_R",5239],[5,"DMMU_TABLE15_SPEC",5239],[8,"DMMU_TABLE15_W",5239],[8,"W",5254],[8,"R",5254],[8,"DMMU_TABLE2_R",5254],[5,"DMMU_TABLE2_SPEC",5254],[8,"DMMU_TABLE2_W",5254],[8,"W",5269],[8,"R",5269],[8,"DMMU_TABLE3_R",5269],[5,"DMMU_TABLE3_SPEC",5269],[8,"DMMU_TABLE3_W",5269],[8,"W",5284],[8,"R",5284],[8,"DMMU_TABLE4_R",5284],[5,"DMMU_TABLE4_SPEC",5284],[8,"DMMU_TABLE4_W",5284],[8,"W",5299],[8,"R",5299],[8,"DMMU_TABLE5_R",5299],[5,"DMMU_TABLE5_SPEC",5299],[8,"DMMU_TABLE5_W",5299],[8,"W",5314],[8,"R",5314],[8,"DMMU_TABLE6_R",5314],[5,"DMMU_TABLE6_SPEC",5314],[8,"DMMU_TABLE6_W",5314],[8,"W",5329],[8,"R",5329],[8,"DMMU_TABLE7_R",5329],[5,"DMMU_TABLE7_SPEC",5329],[8,"DMMU_TABLE7_W",5329],[8,"W",5344],[8,"R",5344],[8,"DMMU_TABLE8_R",5344],[5,"DMMU_TABLE8_SPEC",5344],[8,"DMMU_TABLE8_W",5344],[8,"W",5359],[8,"R",5359],[8,"DMMU_TABLE9_R",5359],[5,"DMMU_TABLE9_SPEC",5359],[8,"DMMU_TABLE9_W",5359],[8,"R",5374],[8,"AGC_MEM_FORCE_PD_R",5374],[8,"W",5374],[5,"FRONT_END_MEM_PD_SPEC",5374],[8,"AGC_MEM_FORCE_PD_W",5374],[8,"AGC_MEM_FORCE_PU_R",5374],[8,"AGC_MEM_FORCE_PU_W",5374],[8,"PBUS_MEM_FORCE_PD_R",5374],[8,"PBUS_MEM_FORCE_PD_W",5374],[8,"PBUS_MEM_FORCE_PU_R",5374],[8,"PBUS_MEM_FORCE_PU_W",5374],[8,"W",5401],[8,"R",5401],[8,"LINK_DEVICE_SEL_R",5401],[5,"HOST_INF_SEL_SPEC",5401],[8,"LINK_DEVICE_SEL_W",5401],[8,"PERI_IO_SWAP_R",5401],[8,"PERI_IO_SWAP_W",5401],[8,"W",5420],[8,"R",5420],[8,"IMMU_PAGE_MODE_R",5420],[5,"IMMU_PAGE_MODE_SPEC",5420],[8,"IMMU_PAGE_MODE_W",5420],[8,"INTERNAL_SRAM_IMMU_ENA_R",5420],[8,"INTERNAL_SRAM_IMMU_ENA_W",5420],[8,"W",5439],[8,"R",5439],[8,"IMMU_TABLE0_R",5439],[5,"IMMU_TABLE0_SPEC",5439],[8,"IMMU_TABLE0_W",5439],[8,"W",5454],[8,"R",5454],[8,"IMMU_TABLE1_R",5454],[5,"IMMU_TABLE1_SPEC",5454],[8,"IMMU_TABLE1_W",5454],[8,"W",5469],[8,"R",5469],[8,"IMMU_TABLE10_R",5469],[5,"IMMU_TABLE10_SPEC",5469],[8,"IMMU_TABLE10_W",5469],[8,"W",5484],[8,"R",5484],[8,"IMMU_TABLE11_R",5484],[5,"IMMU_TABLE11_SPEC",5484],[8,"IMMU_TABLE11_W",5484],[8,"W",5499],[8,"R",5499],[8,"IMMU_TABLE12_R",5499],[5,"IMMU_TABLE12_SPEC",5499],[8,"IMMU_TABLE12_W",5499],[8,"W",5514],[8,"R",5514],[8,"IMMU_TABLE13_R",5514],[5,"IMMU_TABLE13_SPEC",5514],[8,"IMMU_TABLE13_W",5514],[8,"W",5529],[8,"R",5529],[8,"IMMU_TABLE14_R",5529],[5,"IMMU_TABLE14_SPEC",5529],[8,"IMMU_TABLE14_W",5529],[8,"W",5544],[8,"R",5544],[8,"IMMU_TABLE15_R",5544],[5,"IMMU_TABLE15_SPEC",5544],[8,"IMMU_TABLE15_W",5544],[8,"W",5559],[8,"R",5559],[8,"IMMU_TABLE2_R",5559],[5,"IMMU_TABLE2_SPEC",5559],[8,"IMMU_TABLE2_W",5559],[8,"W",5574],[8,"R",5574],[8,"IMMU_TABLE3_R",5574],[5,"IMMU_TABLE3_SPEC",5574],[8,"IMMU_TABLE3_W",5574],[8,"W",5589],[8,"R",5589],[8,"IMMU_TABLE4_R",5589],[5,"IMMU_TABLE4_SPEC",5589],[8,"IMMU_TABLE4_W",5589],[8,"W",5604],[8,"R",5604],[8,"IMMU_TABLE5_R",5604],[5,"IMMU_TABLE5_SPEC",5604],[8,"IMMU_TABLE5_W",5604],[8,"W",5619],[8,"R",5619],[8,"IMMU_TABLE6_R",5619],[5,"IMMU_TABLE6_SPEC",5619],[8,"IMMU_TABLE6_W",5619],[8,"W",5634],[8,"R",5634],[8,"IMMU_TABLE7_R",5634],[5,"IMMU_TABLE7_SPEC",5634],[8,"IMMU_TABLE7_W",5634],[8,"W",5649],[8,"R",5649],[8,"IMMU_TABLE8_R",5649],[5,"IMMU_TABLE8_SPEC",5649],[8,"IMMU_TABLE8_W",5649],[8,"W",5664],[8,"R",5664],[8,"IMMU_TABLE9_R",5664],[5,"IMMU_TABLE9_SPEC",5664],[8,"IMMU_TABLE9_W",5664],[8,"W",5679],[8,"R",5679],[8,"MAC_DUMP_MODE_R",5679],[5,"IRAM_DRAM_AHB_SEL_SPEC",5679],[8,"MAC_DUMP_MODE_W",5679],[8,"MASK_AHB_R",5679],[8,"MASK_AHB_W",5679],[8,"MASK_APP_DRAM_R",5679],[8,"MASK_APP_DRAM_W",5679],[8,"MASK_APP_IRAM_R",5679],[8,"MASK_APP_IRAM_W",5679],[8,"MASK_PRO_DRAM_R",5679],[8,"MASK_PRO_DRAM_W",5679],[8,"MASK_PRO_IRAM_R",5679],[8,"MASK_PRO_IRAM_W",5679],[8,"R",5714],[8,"APP_ROM_IA_R",5714],[8,"APP_ROM_MPU_AD_R",5714],[8,"INTERNAL_SRAM_IA_R",5714],[8,"INTERNAL_SRAM_MMU_AD_R",5714],[8,"INTERNAL_SRAM_MMU_MULTI_HIT_R",5714],[8,"PRO_ROM_IA_R",5714],[8,"PRO_ROM_MPU_AD_R",5714],[8,"SHARE_ROM_IA_R",5714],[8,"SHARE_ROM_MPU_AD_R",5714],[8,"R",5741],[8,"AHB_ACCESS_DENY_R",5741],[8,"AHBLITE_ACCESS_DENY_R",5741],[8,"AHBLITE_IA_R",5741],[8,"ARB_IA_R",5741],[8,"INTERNAL_SRAM_MMU_MISS_R",5741],[8,"PIDGEN_IA_R",5741],[8,"W",5762],[8,"R",5762],[8,"LSLP_MEM_PD_MASK_R",5762],[5,"MEM_PD_MASK_SPEC",5762],[8,"LSLP_MEM_PD_MASK_W",5762],[8,"W",5777],[8,"R",5777],[8,"MMU_IA_INT_EN_R",5777],[5,"MMU_IA_INT_EN_SPEC",5777],[8,"MMU_IA_INT_EN_W",5777],[8,"W",5792],[8,"R",5792],[8,"MPU_IA_INT_EN_R",5792],[5,"MPU_IA_INT_EN_SPEC",5792],[8,"MPU_IA_INT_EN_W",5792],[8,"W",5807],[8,"R",5807],[8,"PERI_CLK_EN_R",5807],[5,"PERI_CLK_EN_SPEC",5807],[8,"PERI_CLK_EN_W",5807],[8,"W",5822],[8,"R",5822],[8,"PERI_RST_EN_R",5822],[5,"PERI_RST_EN_SPEC",5822],[8,"PERI_RST_EN_W",5822],[8,"W",5837],[8,"R",5837],[8,"EFUSE_CLK_EN_R",5837],[5,"PERIP_CLK_EN_SPEC",5837],[8,"EFUSE_CLK_EN_W",5837],[8,"I2C0_EXT0_CLK_EN_R",5837],[8,"I2C0_EXT0_CLK_EN_W",5837],[8,"I2C_EXT1_CLK_EN_R",5837],[8,"I2C_EXT1_CLK_EN_W",5837],[8,"I2S0_CLK_EN_R",5837],[8,"I2S0_CLK_EN_W",5837],[8,"I2S1_CLK_EN_R",5837],[8,"I2S1_CLK_EN_W",5837],[8,"LEDC_CLK_EN_R",5837],[8,"LEDC_CLK_EN_W",5837],[8,"PCNT_CLK_EN_R",5837],[8,"PCNT_CLK_EN_W",5837],[8,"PWM0_CLK_EN_R",5837],[8,"PWM0_CLK_EN_W",5837],[8,"PWM1_CLK_EN_R",5837],[8,"PWM1_CLK_EN_W",5837],[8,"PWM2_CLK_EN_R",5837],[8,"PWM2_CLK_EN_W",5837],[8,"PWM3_CLK_EN_R",5837],[8,"PWM3_CLK_EN_W",5837],[8,"RMT_CLK_EN_R",5837],[8,"RMT_CLK_EN_W",5837],[8,"SPI01_CLK_EN_R",5837],[8,"SPI01_CLK_EN_W",5837],[8,"SPI2_CLK_EN_R",5837],[8,"SPI2_CLK_EN_W",5837],[8,"SPI3_CLK_EN_R",5837],[8,"SPI3_CLK_EN_W",5837],[8,"SPI_DMA_CLK_EN_R",5837],[8,"SPI_DMA_CLK_EN_W",5837],[8,"TIMERGROUP1_CLK_EN_R",5837],[8,"TIMERGROUP1_CLK_EN_W",5837],[8,"TIMERGROUP_CLK_EN_R",5837],[8,"TIMERGROUP_CLK_EN_W",5837],[8,"TIMERS_CLK_EN_R",5837],[8,"TIMERS_CLK_EN_W",5837],[8,"TWAI_CLK_EN_R",5837],[8,"TWAI_CLK_EN_W",5837],[8,"UART1_CLK_EN_R",5837],[8,"UART1_CLK_EN_W",5837],[8,"UART2_CLK_EN_R",5837],[8,"UART2_CLK_EN_W",5837],[8,"UART_CLK_EN_R",5837],[8,"UART_CLK_EN_W",5837],[8,"UART_MEM_CLK_EN_R",5837],[8,"UART_MEM_CLK_EN_W",5837],[8,"UHCI0_CLK_EN_R",5837],[8,"UHCI0_CLK_EN_W",5837],[8,"UHCI1_CLK_EN_R",5837],[8,"UHCI1_CLK_EN_W",5837],[8,"WDG_CLK_EN_R",5837],[8,"WDG_CLK_EN_W",5837],[8,"W",5956],[8,"R",5956],[8,"EFUSE_RST_R",5956],[5,"PERIP_RST_EN_SPEC",5956],[8,"EFUSE_RST_W",5956],[8,"I2C0_EXT0_RST_R",5956],[8,"I2C0_EXT0_RST_W",5956],[8,"I2C_EXT1_RST_R",5956],[8,"I2C_EXT1_RST_W",5956],[8,"I2S0_RST_R",5956],[8,"I2S0_RST_W",5956],[8,"I2S1_RST_R",5956],[8,"I2S1_RST_W",5956],[8,"LEDC_RST_R",5956],[8,"LEDC_RST_W",5956],[8,"PCNT_RST_R",5956],[8,"PCNT_RST_W",5956],[8,"PWM0_RST_R",5956],[8,"PWM0_RST_W",5956],[8,"PWM1_RST_R",5956],[8,"PWM1_RST_W",5956],[8,"PWM2_RST_R",5956],[8,"PWM2_RST_W",5956],[8,"PWM3_RST_R",5956],[8,"PWM3_RST_W",5956],[8,"RMT_RST_R",5956],[8,"RMT_RST_W",5956],[8,"SPI01_RST_R",5956],[8,"SPI01_RST_W",5956],[8,"SPI2_RST_R",5956],[8,"SPI2_RST_W",5956],[8,"SPI3_RST_R",5956],[8,"SPI3_RST_W",5956],[8,"SPI_DMA_RST_R",5956],[8,"SPI_DMA_RST_W",5956],[8,"TIMERGROUP1_RST_R",5956],[8,"TIMERGROUP1_RST_W",5956],[8,"TIMERGROUP_RST_R",5956],[8,"TIMERGROUP_RST_W",5956],[8,"TIMERS_RST_R",5956],[8,"TIMERS_RST_W",5956],[8,"TWAI_RST_R",5956],[8,"TWAI_RST_W",5956],[8,"UART1_RST_R",5956],[8,"UART1_RST_W",5956],[8,"UART2_RST_R",5956],[8,"UART2_RST_W",5956],[8,"UART_MEM_RST_R",5956],[8,"UART_MEM_RST_W",5956],[8,"UART_RST_R",5956],[8,"UART_RST_W",5956],[8,"UHCI0_RST_R",5956],[8,"UHCI0_RST_W",5956],[8,"UHCI1_RST_R",5956],[8,"UHCI1_RST_W",5956],[8,"WDG_RST_R",5956],[8,"WDG_RST_W",5956],[8,"W",6075],[8,"R",6075],[8,"PRO_BB_INT_MAP_R",6075],[5,"PRO_BB_INT_MAP_SPEC",6075],[8,"PRO_BB_INT_MAP_W",6075],[8,"W",6090],[8,"R",6090],[8,"PRO_BOOT_REMAP_R",6090],[5,"PRO_BOOT_REMAP_CTRL_SPEC",6090],[8,"PRO_BOOT_REMAP_W",6090],[8,"W",6105],[8,"R",6105],[8,"PRO_BT_BB_INT_MAP_R",6105],[5,"PRO_BT_BB_INT_MAP_SPEC",6105],[8,"PRO_BT_BB_INT_MAP_W",6105],[8,"W",6120],[8,"R",6120],[8,"PRO_BT_BB_NMI_MAP_R",6120],[5,"PRO_BT_BB_NMI_MAP_SPEC",6120],[8,"PRO_BT_BB_NMI_MAP_W",6120],[8,"W",6135],[8,"R",6135],[8,"PRO_BT_MAC_INT_MAP_R",6135],[5,"PRO_BT_MAC_INT_MAP_SPEC",6135],[8,"PRO_BT_MAC_INT_MAP_W",6135],[8,"R",6150],[8,"AHB_SPI_REQ_R",6150],[8,"W",6150],[8,"PRO_AHB_SPI_REQ_R",6150],[8,"PRO_CACHE_ENABLE_R",6150],[5,"PRO_CACHE_CTRL_SPEC",6150],[8,"PRO_CACHE_ENABLE_W",6150],[8,"PRO_CACHE_FLUSH_DONE_R",6150],[8,"PRO_CACHE_FLUSH_ENA_R",6150],[8,"PRO_CACHE_FLUSH_ENA_W",6150],[8,"PRO_CACHE_LOCK_0_EN_R",6150],[8,"PRO_CACHE_LOCK_0_EN_W",6150],[8,"PRO_CACHE_LOCK_1_EN_R",6150],[8,"PRO_CACHE_LOCK_1_EN_W",6150],[8,"PRO_CACHE_LOCK_2_EN_R",6150],[8,"PRO_CACHE_LOCK_2_EN_W",6150],[8,"PRO_CACHE_LOCK_3_EN_R",6150],[8,"PRO_CACHE_LOCK_3_EN_W",6150],[8,"PRO_CACHE_MODE_R",6150],[8,"PRO_CACHE_MODE_W",6150],[8,"PRO_DRAM_HL_R",6150],[8,"PRO_DRAM_HL_W",6150],[8,"PRO_DRAM_SPLIT_R",6150],[8,"PRO_DRAM_SPLIT_W",6150],[8,"PRO_SINGLE_IRAM_ENA_R",6150],[8,"PRO_SINGLE_IRAM_ENA_W",6150],[8,"PRO_SLAVE_REQ_R",6150],[8,"SLAVE_REQ_R",6150],[8,"W",6211],[8,"R",6211],[8,"PRO_CACHE_MASK_DRAM1_R",6211],[5,"PRO_CACHE_CTRL1_SPEC",6211],[8,"PRO_CACHE_MASK_DRAM1_W",6211],[8,"PRO_CACHE_MASK_DROM0_R",6211],[8,"PRO_CACHE_MASK_DROM0_W",6211],[8,"PRO_CACHE_MASK_IRAM0_R",6211],[8,"PRO_CACHE_MASK_IRAM0_W",6211],[8,"PRO_CACHE_MASK_IRAM1_R",6211],[8,"PRO_CACHE_MASK_IRAM1_W",6211],[8,"PRO_CACHE_MASK_IROM0_R",6211],[8,"PRO_CACHE_MASK_IROM0_W",6211],[8,"PRO_CACHE_MASK_OPSDRAM_R",6211],[8,"PRO_CACHE_MASK_OPSDRAM_W",6211],[8,"PRO_CACHE_MMU_IA_CLR_R",6211],[8,"PRO_CACHE_MMU_IA_CLR_W",6211],[8,"PRO_CMMU_FLASH_PAGE_MODE_R",6211],[8,"PRO_CMMU_FLASH_PAGE_MODE_W",6211],[8,"PRO_CMMU_FORCE_ON_R",6211],[8,"PRO_CMMU_FORCE_ON_W",6211],[8,"PRO_CMMU_PD_R",6211],[8,"PRO_CMMU_PD_W",6211],[8,"PRO_CMMU_SRAM_PAGE_MODE_R",6211],[8,"PRO_CMMU_SRAM_PAGE_MODE_W",6211],[8,"W",6266],[8,"R",6266],[8,"PRO_CACHE_IA_INT_MAP_R",6266],[5,"PRO_CACHE_IA_INT_MAP_SPEC",6266],[8,"PRO_CACHE_IA_INT_MAP_W",6266],[8,"W",6281],[8,"R",6281],[8,"MAX_R",6281],[5,"PRO_CACHE_LOCK_0_ADDR_SPEC",6281],[8,"MAX_W",6281],[8,"MIN_R",6281],[8,"MIN_W",6281],[8,"PRE_R",6281],[8,"PRE_W",6281],[8,"W",6304],[8,"R",6304],[8,"MAX_R",6304],[5,"PRO_CACHE_LOCK_1_ADDR_SPEC",6304],[8,"MAX_W",6304],[8,"MIN_R",6304],[8,"MIN_W",6304],[8,"PRE_R",6304],[8,"PRE_W",6304],[8,"W",6327],[8,"R",6327],[8,"MAX_R",6327],[5,"PRO_CACHE_LOCK_2_ADDR_SPEC",6327],[8,"MAX_W",6327],[8,"MIN_R",6327],[8,"MIN_W",6327],[8,"PRE_R",6327],[8,"PRE_W",6327],[8,"W",6350],[8,"R",6350],[8,"MAX_R",6350],[5,"PRO_CACHE_LOCK_3_ADDR_SPEC",6350],[8,"MAX_W",6350],[8,"MIN_R",6350],[8,"MIN_W",6350],[8,"PRE_R",6350],[8,"PRE_W",6350],[8,"W",6373],[8,"R",6373],[8,"PRO_CAN_INT_MAP_R",6373],[5,"PRO_CAN_INT_MAP_SPEC",6373],[8,"PRO_CAN_INT_MAP_W",6373],[8,"W",6388],[8,"R",6388],[8,"PRO_CPU_INTR_FROM_CPU_0_MAP_R",6388],[5,"PRO_CPU_INTR_FROM_CPU_0_MAP_SPEC",6388],[8,"PRO_CPU_INTR_FROM_CPU_0_MAP_W",6388],[8,"W",6403],[8,"R",6403],[8,"PRO_CPU_INTR_FROM_CPU_1_MAP_R",6403],[5,"PRO_CPU_INTR_FROM_CPU_1_MAP_SPEC",6403],[8,"PRO_CPU_INTR_FROM_CPU_1_MAP_W",6403],[8,"W",6418],[8,"R",6418],[8,"PRO_CPU_INTR_FROM_CPU_2_MAP_R",6418],[5,"PRO_CPU_INTR_FROM_CPU_2_MAP_SPEC",6418],[8,"PRO_CPU_INTR_FROM_CPU_2_MAP_W",6418],[8,"W",6433],[8,"R",6433],[8,"PRO_CPU_INTR_FROM_CPU_3_MAP_R",6433],[5,"PRO_CPU_INTR_FROM_CPU_3_MAP_SPEC",6433],[8,"PRO_CPU_INTR_FROM_CPU_3_MAP_W",6433],[8,"W",6448],[8,"R",6448],[8,"PRO_CPU_PDEBUG_ENABLE_R",6448],[5,"PRO_CPU_RECORD_CTRL_SPEC",6448],[8,"PRO_CPU_PDEBUG_ENABLE_W",6448],[8,"PRO_CPU_RECORD_DISABLE_R",6448],[8,"PRO_CPU_RECORD_DISABLE_W",6448],[8,"PRO_CPU_RECORD_ENABLE_R",6448],[8,"PRO_CPU_RECORD_ENABLE_W",6448],[8,"W",6471],[8,"R",6471],[8,"RECORD_PDEBUGDATA_DEP_R",6471],[5,"PRO_CPU_RECORD_PDEBUGDATA_SPEC",6471],[8,"RECORD_PDEBUGDATA_DEP_W",6471],[8,"RECORD_PDEBUGDATA_DEP_HALT_R",6471],[8,"RECORD_PDEBUGDATA_DEP_HALT_W",6471],[8,"RECORD_PDEBUGDATA_DEP_LSU_R",6471],[8,"RECORD_PDEBUGDATA_DEP_LSU_W",6471],[8,"RECORD_PDEBUGDATA_DEP_MEMW_R",6471],[8,"RECORD_PDEBUGDATA_DEP_MEMW_W",6471],[8,"RECORD_PDEBUGDATA_DEP_OTHER_R",6471],[8,"RECORD_PDEBUGDATA_DEP_OTHER_W",6471],[8,"RECORD_PDEBUGDATA_DEP_STR_R",6471],[8,"RECORD_PDEBUGDATA_DEP_STR_W",6471],[8,"RECORD_PDEBUGDATA_EXCCAUSE_R",6471],[8,"RECORD_PDEBUGDATA_EXCCAUSE_W",6471],[8,"RECORD_PDEBUGDATA_EXCVEC_R",6471],[8,"RECORD_PDEBUGDATA_EXCVEC_W",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_ER_R",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_ER_W",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_RER_R",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_RER_W",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_RSR_R",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_RSR_W",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_SR_R",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_SR_W",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_WER_R",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_WER_W",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_WSR_R",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_WSR_W",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_XSR_R",6471],[8,"RECORD_PDEBUGDATA_INSNTYPE_XSR_W",6471],[8,"RECORD_PDEBUGDATA_STALL_BANKCONFL_R",6471],[8,"RECORD_PDEBUGDATA_STALL_BANKCONFL_W",6471],[8,"RECORD_PDEBUGDATA_STALL_BPIFETCH_R",6471],[8,"RECORD_PDEBUGDATA_STALL_BPIFETCH_W",6471],[8,"RECORD_PDEBUGDATA_STALL_BPLOAD_R",6471],[8,"RECORD_PDEBUGDATA_STALL_BPLOAD_W",6471],[8,"RECORD_PDEBUGDATA_STALL_BUFF_R",6471],[8,"RECORD_PDEBUGDATA_STALL_BUFF_W",6471],[8,"RECORD_PDEBUGDATA_STALL_BUFFCONFL_R",6471],[8,"RECORD_PDEBUGDATA_STALL_BUFFCONFL_W",6471],[8,"RECORD_PDEBUGDATA_STALL_DCM_R",6471],[8,"RECORD_PDEBUGDATA_STALL_DCM_W",6471],[8,"RECORD_PDEBUGDATA_STALL_ICM_R",6471],[8,"RECORD_PDEBUGDATA_STALL_ICM_W",6471],[8,"RECORD_PDEBUGDATA_STALL_IPIF_R",6471],[8,"RECORD_PDEBUGDATA_STALL_IPIF_W",6471],[8,"RECORD_PDEBUGDATA_STALL_IRAMBUSY_R",6471],[8,"RECORD_PDEBUGDATA_STALL_IRAMBUSY_W",6471],[8,"RECORD_PDEBUGDATA_STALL_ITERDIV_R",6471],[8,"RECORD_PDEBUGDATA_STALL_ITERDIV_W",6471],[8,"RECORD_PDEBUGDATA_STALL_ITERMUL_R",6471],[8,"RECORD_PDEBUGDATA_STALL_ITERMUL_W",6471],[8,"RECORD_PDEBUGDATA_STALL_L32R_R",6471],[8,"RECORD_PDEBUGDATA_STALL_L32R_W",6471],[8,"RECORD_PDEBUGDATA_STALL_LSPROC_R",6471],[8,"RECORD_PDEBUGDATA_STALL_LSPROC_W",6471],[8,"RECORD_PDEBUGDATA_STALL_LSU_R",6471],[8,"RECORD_PDEBUGDATA_STALL_LSU_W",6471],[8,"RECORD_PDEBUGDATA_STALL_RUN_R",6471],[8,"RECORD_PDEBUGDATA_STALL_RUN_W",6471],[8,"RECORD_PDEBUGDATA_STALL_TIE_R",6471],[8,"RECORD_PDEBUGDATA_STALL_TIE_W",6471],[8,"RECORD_PRO_PDEBUGDATA_R",6471],[8,"W",6608],[8,"R",6608],[8,"RECORD_PDEBUGINST_CINTL_R",6608],[5,"PRO_CPU_RECORD_PDEBUGINST_SPEC",6608],[8,"RECORD_PDEBUGINST_CINTL_W",6608],[8,"RECORD_PDEBUGINST_ISRC_R",6608],[8,"RECORD_PDEBUGINST_ISRC_W",6608],[8,"RECORD_PDEBUGINST_LOOP_R",6608],[8,"RECORD_PDEBUGINST_LOOP_W",6608],[8,"RECORD_PDEBUGINST_LOOP_REP_R",6608],[8,"RECORD_PDEBUGINST_LOOP_REP_W",6608],[8,"RECORD_PDEBUGINST_SZ_R",6608],[8,"RECORD_PDEBUGINST_SZ_W",6608],[8,"RECORD_PRO_PDEBUGINST_R",6608],[8,"R",6641],[8,"RECORD_PRO_PDEBUGLS0ADDR_R",6641],[8,"R",6652],[8,"RECORD_PRO_PDEBUGLS0DATA_R",6652],[8,"W",6663],[8,"R",6663],[8,"RECORD_PDEBUGLS0STAT_COH_R",6663],[5,"PRO_CPU_RECORD_PDEBUGLS0STAT_SPEC",6663],[8,"RECORD_PDEBUGLS0STAT_COH_W",6663],[8,"RECORD_PDEBUGLS0STAT_DCH_R",6663],[8,"RECORD_PDEBUGLS0STAT_DCH_W",6663],[8,"RECORD_PDEBUGLS0STAT_DCM_R",6663],[8,"RECORD_PDEBUGLS0STAT_DCM_W",6663],[8,"RECORD_PDEBUGLS0STAT_DTLBM_R",6663],[8,"RECORD_PDEBUGLS0STAT_DTLBM_W",6663],[8,"RECORD_PDEBUGLS0STAT_STCOH_R",6663],[8,"RECORD_PDEBUGLS0STAT_STCOH_W",6663],[8,"RECORD_PDEBUGLS0STAT_SZ_R",6663],[8,"RECORD_PDEBUGLS0STAT_SZ_W",6663],[8,"RECORD_PDEBUGLS0STAT_TGT_R",6663],[8,"RECORD_PDEBUGLS0STAT_TGT_W",6663],[8,"RECORD_PDEBUGLS0STAT_TYPE_R",6663],[8,"RECORD_PDEBUGLS0STAT_TYPE_W",6663],[8,"RECORD_PDEBUGLS0STAT_UC_R",6663],[8,"RECORD_PDEBUGLS0STAT_UC_W",6663],[8,"RECORD_PDEBUGLS0STAT_WB_R",6663],[8,"RECORD_PDEBUGLS0STAT_WB_W",6663],[8,"RECORD_PRO_PDEBUGLS0STAT_R",6663],[8,"R",6716],[8,"RECORD_PRO_PDEBUGPC_R",6716],[8,"W",6727],[8,"R",6727],[8,"RECORD_PDEBUGSTATUS_BBCAUSE_R",6727],[5,"PRO_CPU_RECORD_PDEBUGSTATUS_SPEC",6727],[8,"RECORD_PDEBUGSTATUS_BBCAUSE_W",6727],[8,"RECORD_PDEBUGSTATUS_INSNTYPE_R",6727],[8,"RECORD_PDEBUGSTATUS_INSNTYPE_W",6727],[8,"RECORD_PRO_PDEBUGSTATUS_R",6727],[8,"R",6748],[8,"RECORD_PRO_PID_R",6748],[8,"R",6759],[8,"PRO_CPU_RECORDING_R",6759],[8,"W",6770],[8,"R",6770],[8,"PRO_CACHE_IA_R",6770],[8,"PRO_CACHE_MMU_IA_R",6770],[8,"PRO_CACHE_STATE_R",6770],[8,"PRO_RX_END_R",6770],[8,"PRO_SLAVE_WDATA_R",6770],[5,"PRO_DCACHE_DBUG0_SPEC",6770],[8,"PRO_SLAVE_WDATA_W",6770],[8,"PRO_SLAVE_WDATA_V_R",6770],[8,"PRO_SLAVE_WR_R",6770],[8,"PRO_TX_END_R",6770],[8,"PRO_WR_BAK_TO_READ_R",6770],[8,"R",6801],[8,"PRO_CTAG_RAM_RDATA_R",6801],[8,"R",6812],[8,"PRO_CACHE_VADDR_R",6812],[8,"W",6823],[8,"R",6823],[8,"PRO_CACHE_IRAM0_PID_ERROR_R",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_R",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_DRAM1_R",6823],[5,"PRO_DCACHE_DBUG3_SPEC",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_DRAM1_W",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_DROM0_R",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_DROM0_W",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_IRAM0_R",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_IRAM0_W",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_IRAM1_R",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_IRAM1_W",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_IROM0_R",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_IROM0_W",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_R",6823],[8,"PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_W",6823],[8,"PRO_MMU_RDATA_R",6823],[8,"R",6864],[8,"PRO_DRAM1ADDR0_IA_R",6864],[8,"R",6875],[8,"PRO_DROM0ADDR0_IA_R",6875],[8,"R",6886],[8,"PRO_IRAM0ADDR_IA_R",6886],[8,"R",6897],[8,"PRO_IRAM1ADDR_IA_R",6897],[8,"R",6908],[8,"PRO_IROM0ADDR_IA_R",6908],[8,"R",6919],[8,"PRO_OPSDRAMADDR_IA_R",6919],[8,"W",6930],[8,"R",6930],[8,"PRODPORT_APB_MASK0_R",6930],[5,"PRO_DPORT_APB_MASK0_SPEC",6930],[8,"PRODPORT_APB_MASK0_W",6930],[8,"W",6945],[8,"R",6945],[8,"PRODPORT_APB_MASK1_R",6945],[5,"PRO_DPORT_APB_MASK1_SPEC",6945],[8,"PRODPORT_APB_MASK1_W",6945],[8,"W",6960],[8,"R",6960],[8,"PRO_EFUSE_INT_MAP_R",6960],[5,"PRO_EFUSE_INT_MAP_SPEC",6960],[8,"PRO_EFUSE_INT_MAP_W",6960],[8,"W",6975],[8,"R",6975],[8,"PRO_EMAC_INT_MAP_R",6975],[5,"PRO_EMAC_INT_MAP_SPEC",6975],[8,"PRO_EMAC_INT_MAP_W",6975],[8,"W",6990],[8,"R",6990],[8,"PRO_GPIO_INTERRUPT_PRO_MAP_R",6990],[5,"PRO_GPIO_INTERRUPT_MAP_SPEC",6990],[8,"PRO_GPIO_INTERRUPT_PRO_MAP_W",6990],[8,"W",7005],[8,"R",7005],[8,"PRO_GPIO_INTERRUPT_PRO_NMI_MAP_R",7005],[5,"PRO_GPIO_INTERRUPT_NMI_MAP_SPEC",7005],[8,"PRO_GPIO_INTERRUPT_PRO_NMI_MAP_W",7005],[8,"W",7020],[8,"R",7020],[8,"PRO_I2C_EXT0_INTR_MAP_R",7020],[5,"PRO_I2C_EXT0_INTR_MAP_SPEC",7020],[8,"PRO_I2C_EXT0_INTR_MAP_W",7020],[8,"W",7035],[8,"R",7035],[8,"PRO_I2C_EXT1_INTR_MAP_R",7035],[5,"PRO_I2C_EXT1_INTR_MAP_SPEC",7035],[8,"PRO_I2C_EXT1_INTR_MAP_W",7035],[8,"W",7050],[8,"R",7050],[8,"PRO_I2S0_INT_MAP_R",7050],[5,"PRO_I2S0_INT_MAP_SPEC",7050],[8,"PRO_I2S0_INT_MAP_W",7050],[8,"W",7065],[8,"R",7065],[8,"PRO_I2S1_INT_MAP_R",7065],[5,"PRO_I2S1_INT_MAP_SPEC",7065],[8,"PRO_I2S1_INT_MAP_W",7065],[8,"R",7080],[8,"PRO_INTR_STATUS_0_R",7080],[8,"R",7091],[8,"PRO_INTR_STATUS_1_R",7091],[8,"R",7102],[8,"PRO_INTR_STATUS_2_R",7102],[8,"W",7113],[8,"R",7113],[8,"PRO_INTRUSION_RECORD_RESET_N_R",7113],[5,"PRO_INTRUSION_CTRL_SPEC",7113],[8,"PRO_INTRUSION_RECORD_RESET_N_W",7113],[8,"R",7128],[8,"PRO_INTRUSION_RECORD_R",7128],[8,"W",7139],[8,"R",7139],[8,"PRO_LEDC_INT_MAP_R",7139],[5,"PRO_LEDC_INT_MAP_SPEC",7139],[8,"PRO_LEDC_INT_MAP_W",7139],[8,"W",7154],[8,"R",7154],[8,"PRO_MAC_INTR_MAP_R",7154],[5,"PRO_MAC_INTR_MAP_SPEC",7154],[8,"PRO_MAC_INTR_MAP_W",7154],[8,"W",7169],[8,"R",7169],[8,"PRO_MAC_NMI_MAP_R",7169],[5,"PRO_MAC_NMI_MAP_SPEC",7169],[8,"PRO_MAC_NMI_MAP_W",7169],[8,"W",7184],[8,"R",7184],[8,"PRO_MMU_IA_INT_MAP_R",7184],[5,"PRO_MMU_IA_INT_MAP_SPEC",7184],[8,"PRO_MMU_IA_INT_MAP_W",7184],[8,"W",7199],[8,"R",7199],[8,"PRO_MPU_IA_INT_MAP_R",7199],[5,"PRO_MPU_IA_INT_MAP_SPEC",7199],[8,"PRO_MPU_IA_INT_MAP_W",7199],[8,"W",7214],[8,"R",7214],[8,"PRO_PCNT_INTR_MAP_R",7214],[5,"PRO_PCNT_INTR_MAP_SPEC",7214],[8,"PRO_PCNT_INTR_MAP_W",7214],[8,"W",7229],[8,"R",7229],[8,"PRO_PWM0_INTR_MAP_R",7229],[5,"PRO_PWM0_INTR_MAP_SPEC",7229],[8,"PRO_PWM0_INTR_MAP_W",7229],[8,"W",7244],[8,"R",7244],[8,"PRO_PWM1_INTR_MAP_R",7244],[5,"PRO_PWM1_INTR_MAP_SPEC",7244],[8,"PRO_PWM1_INTR_MAP_W",7244],[8,"W",7259],[8,"R",7259],[8,"PRO_PWM2_INTR_MAP_R",7259],[5,"PRO_PWM2_INTR_MAP_SPEC",7259],[8,"PRO_PWM2_INTR_MAP_W",7259],[8,"W",7274],[8,"R",7274],[8,"PRO_PWM3_INTR_MAP_R",7274],[5,"PRO_PWM3_INTR_MAP_SPEC",7274],[8,"PRO_PWM3_INTR_MAP_W",7274],[8,"W",7289],[8,"R",7289],[8,"PRO_RMT_INTR_MAP_R",7289],[5,"PRO_RMT_INTR_MAP_SPEC",7289],[8,"PRO_RMT_INTR_MAP_W",7289],[8,"W",7304],[8,"R",7304],[8,"PRO_RSA_INTR_MAP_R",7304],[5,"PRO_RSA_INTR_MAP_SPEC",7304],[8,"PRO_RSA_INTR_MAP_W",7304],[8,"W",7319],[8,"R",7319],[8,"PRO_RTC_CORE_INTR_MAP_R",7319],[5,"PRO_RTC_CORE_INTR_MAP_SPEC",7319],[8,"PRO_RTC_CORE_INTR_MAP_W",7319],[8,"W",7334],[8,"R",7334],[8,"PRO_RWBLE_IRQ_MAP_R",7334],[5,"PRO_RWBLE_IRQ_MAP_SPEC",7334],[8,"PRO_RWBLE_IRQ_MAP_W",7334],[8,"W",7349],[8,"R",7349],[8,"PRO_RWBLE_NMI_MAP_R",7349],[5,"PRO_RWBLE_NMI_MAP_SPEC",7349],[8,"PRO_RWBLE_NMI_MAP_W",7349],[8,"W",7364],[8,"R",7364],[8,"PRO_RWBT_IRQ_MAP_R",7364],[5,"PRO_RWBT_IRQ_MAP_SPEC",7364],[8,"PRO_RWBT_IRQ_MAP_W",7364],[8,"W",7379],[8,"R",7379],[8,"PRO_RWBT_NMI_MAP_R",7379],[5,"PRO_RWBT_NMI_MAP_SPEC",7379],[8,"PRO_RWBT_NMI_MAP_W",7379],[8,"W",7394],[8,"R",7394],[8,"PRO_SDIO_HOST_INTERRUPT_MAP_R",7394],[5,"PRO_SDIO_HOST_INTERRUPT_MAP_SPEC",7394],[8,"PRO_SDIO_HOST_INTERRUPT_MAP_W",7394],[8,"W",7409],[8,"R",7409],[8,"PRO_SLC0_INTR_MAP_R",7409],[5,"PRO_SLC0_INTR_MAP_SPEC",7409],[8,"PRO_SLC0_INTR_MAP_W",7409],[8,"W",7424],[8,"R",7424],[8,"PRO_SLC1_INTR_MAP_R",7424],[5,"PRO_SLC1_INTR_MAP_SPEC",7424],[8,"PRO_SLC1_INTR_MAP_W",7424],[8,"W",7439],[8,"R",7439],[8,"PRO_SPI1_DMA_INT_MAP_R",7439],[5,"PRO_SPI1_DMA_INT_MAP_SPEC",7439],[8,"PRO_SPI1_DMA_INT_MAP_W",7439],[8,"W",7454],[8,"R",7454],[8,"PRO_SPI2_DMA_INT_MAP_R",7454],[5,"PRO_SPI2_DMA_INT_MAP_SPEC",7454],[8,"PRO_SPI2_DMA_INT_MAP_W",7454],[8,"W",7469],[8,"R",7469],[8,"PRO_SPI3_DMA_INT_MAP_R",7469],[5,"PRO_SPI3_DMA_INT_MAP_SPEC",7469],[8,"PRO_SPI3_DMA_INT_MAP_W",7469],[8,"W",7484],[8,"R",7484],[8,"PRO_SPI_INTR_0_MAP_R",7484],[5,"PRO_SPI_INTR_0_MAP_SPEC",7484],[8,"PRO_SPI_INTR_0_MAP_W",7484],[8,"W",7499],[8,"R",7499],[8,"PRO_SPI_INTR_1_MAP_R",7499],[5,"PRO_SPI_INTR_1_MAP_SPEC",7499],[8,"PRO_SPI_INTR_1_MAP_W",7499],[8,"W",7514],[8,"R",7514],[8,"PRO_SPI_INTR_2_MAP_R",7514],[5,"PRO_SPI_INTR_2_MAP_SPEC",7514],[8,"PRO_SPI_INTR_2_MAP_W",7514],[8,"W",7529],[8,"R",7529],[8,"PRO_SPI_INTR_3_MAP_R",7529],[5,"PRO_SPI_INTR_3_MAP_SPEC",7529],[8,"PRO_SPI_INTR_3_MAP_W",7529],[8,"W",7544],[8,"R",7544],[8,"PRO_TG1_LACT_EDGE_INT_MAP_R",7544],[5,"PRO_TG1_LACT_EDGE_INT_MAP_SPEC",7544],[8,"PRO_TG1_LACT_EDGE_INT_MAP_W",7544],[8,"W",7559],[8,"R",7559],[8,"PRO_TG1_LACT_LEVEL_INT_MAP_R",7559],[5,"PRO_TG1_LACT_LEVEL_INT_MAP_SPEC",7559],[8,"PRO_TG1_LACT_LEVEL_INT_MAP_W",7559],[8,"W",7574],[8,"R",7574],[8,"PRO_TG1_T0_EDGE_INT_MAP_R",7574],[5,"PRO_TG1_T0_EDGE_INT_MAP_SPEC",7574],[8,"PRO_TG1_T0_EDGE_INT_MAP_W",7574],[8,"W",7589],[8,"R",7589],[8,"PRO_TG1_T0_LEVEL_INT_MAP_R",7589],[5,"PRO_TG1_T0_LEVEL_INT_MAP_SPEC",7589],[8,"PRO_TG1_T0_LEVEL_INT_MAP_W",7589],[8,"W",7604],[8,"R",7604],[8,"PRO_TG1_T1_EDGE_INT_MAP_R",7604],[5,"PRO_TG1_T1_EDGE_INT_MAP_SPEC",7604],[8,"PRO_TG1_T1_EDGE_INT_MAP_W",7604],[8,"W",7619],[8,"R",7619],[8,"PRO_TG1_T1_LEVEL_INT_MAP_R",7619],[5,"PRO_TG1_T1_LEVEL_INT_MAP_SPEC",7619],[8,"PRO_TG1_T1_LEVEL_INT_MAP_W",7619],[8,"W",7634],[8,"R",7634],[8,"PRO_TG1_WDT_EDGE_INT_MAP_R",7634],[5,"PRO_TG1_WDT_EDGE_INT_MAP_SPEC",7634],[8,"PRO_TG1_WDT_EDGE_INT_MAP_W",7634],[8,"W",7649],[8,"R",7649],[8,"PRO_TG1_WDT_LEVEL_INT_MAP_R",7649],[5,"PRO_TG1_WDT_LEVEL_INT_MAP_SPEC",7649],[8,"PRO_TG1_WDT_LEVEL_INT_MAP_W",7649],[8,"W",7664],[8,"R",7664],[8,"PRO_TG_LACT_EDGE_INT_MAP_R",7664],[5,"PRO_TG_LACT_EDGE_INT_MAP_SPEC",7664],[8,"PRO_TG_LACT_EDGE_INT_MAP_W",7664],[8,"W",7679],[8,"R",7679],[8,"PRO_TG_LACT_LEVEL_INT_MAP_R",7679],[5,"PRO_TG_LACT_LEVEL_INT_MAP_SPEC",7679],[8,"PRO_TG_LACT_LEVEL_INT_MAP_W",7679],[8,"W",7694],[8,"R",7694],[8,"PRO_TG_T0_EDGE_INT_MAP_R",7694],[5,"PRO_TG_T0_EDGE_INT_MAP_SPEC",7694],[8,"PRO_TG_T0_EDGE_INT_MAP_W",7694],[8,"W",7709],[8,"R",7709],[8,"PRO_TG_T0_LEVEL_INT_MAP_R",7709],[5,"PRO_TG_T0_LEVEL_INT_MAP_SPEC",7709],[8,"PRO_TG_T0_LEVEL_INT_MAP_W",7709],[8,"W",7724],[8,"R",7724],[8,"PRO_TG_T1_EDGE_INT_MAP_R",7724],[5,"PRO_TG_T1_EDGE_INT_MAP_SPEC",7724],[8,"PRO_TG_T1_EDGE_INT_MAP_W",7724],[8,"W",7739],[8,"R",7739],[8,"PRO_TG_T1_LEVEL_INT_MAP_R",7739],[5,"PRO_TG_T1_LEVEL_INT_MAP_SPEC",7739],[8,"PRO_TG_T1_LEVEL_INT_MAP_W",7739],[8,"W",7754],[8,"R",7754],[8,"PRO_TG_WDT_EDGE_INT_MAP_R",7754],[5,"PRO_TG_WDT_EDGE_INT_MAP_SPEC",7754],[8,"PRO_TG_WDT_EDGE_INT_MAP_W",7754],[8,"W",7769],[8,"R",7769],[8,"PRO_TG_WDT_LEVEL_INT_MAP_R",7769],[5,"PRO_TG_WDT_LEVEL_INT_MAP_SPEC",7769],[8,"PRO_TG_WDT_LEVEL_INT_MAP_W",7769],[8,"W",7784],[8,"R",7784],[8,"PRO_TIMER_INT1_MAP_R",7784],[5,"PRO_TIMER_INT1_MAP_SPEC",7784],[8,"PRO_TIMER_INT1_MAP_W",7784],[8,"W",7799],[8,"R",7799],[8,"PRO_TIMER_INT2_MAP_R",7799],[5,"PRO_TIMER_INT2_MAP_SPEC",7799],[8,"PRO_TIMER_INT2_MAP_W",7799],[8,"W",7814],[8,"R",7814],[8,"PRO_TRACEMEM_ENA_R",7814],[5,"PRO_TRACEMEM_ENA_SPEC",7814],[8,"PRO_TRACEMEM_ENA_W",7814],[8,"W",7829],[8,"R",7829],[8,"PRO_UART1_INTR_MAP_R",7829],[5,"PRO_UART1_INTR_MAP_SPEC",7829],[8,"PRO_UART1_INTR_MAP_W",7829],[8,"W",7844],[8,"R",7844],[8,"PRO_UART2_INTR_MAP_R",7844],[5,"PRO_UART2_INTR_MAP_SPEC",7844],[8,"PRO_UART2_INTR_MAP_W",7844],[8,"W",7859],[8,"R",7859],[8,"PRO_UART_INTR_MAP_R",7859],[5,"PRO_UART_INTR_MAP_SPEC",7859],[8,"PRO_UART_INTR_MAP_W",7859],[8,"W",7874],[8,"R",7874],[8,"PRO_UHCI0_INTR_MAP_R",7874],[5,"PRO_UHCI0_INTR_MAP_SPEC",7874],[8,"PRO_UHCI0_INTR_MAP_W",7874],[8,"W",7889],[8,"R",7889],[8,"PRO_UHCI1_INTR_MAP_R",7889],[5,"PRO_UHCI1_INTR_MAP_SPEC",7889],[8,"PRO_UHCI1_INTR_MAP_W",7889],[8,"W",7904],[8,"R",7904],[8,"PRO_OUT_VECBASE_SEL_R",7904],[5,"PRO_VECBASE_CTRL_SPEC",7904],[8,"PRO_OUT_VECBASE_SEL_W",7904],[8,"W",7919],[8,"R",7919],[8,"PRO_OUT_VECBASE_R",7919],[5,"PRO_VECBASE_SET_SPEC",7919],[8,"PRO_OUT_VECBASE_W",7919],[8,"W",7934],[8,"R",7934],[8,"PRO_WDG_INT_MAP_R",7934],[5,"PRO_WDG_INT_MAP_SPEC",7934],[8,"PRO_WDG_INT_MAP_W",7934],[8,"R",7949],[8,"APP_ROM_FO_R",7949],[8,"W",7949],[5,"ROM_FO_CTRL_SPEC",7949],[8,"APP_ROM_FO_W",7949],[8,"PRO_ROM_FO_R",7949],[8,"PRO_ROM_FO_W",7949],[8,"SHARE_ROM_FO_R",7949],[8,"SHARE_ROM_FO_W",7949],[8,"R",7972],[8,"APP_ROM_MPU_ENA_R",7972],[8,"W",7972],[5,"ROM_MPU_ENA_SPEC",7972],[8,"APP_ROM_MPU_ENA_W",7972],[8,"PRO_ROM_MPU_ENA_R",7972],[8,"PRO_ROM_MPU_ENA_W",7972],[8,"SHARE_ROM_MPU_ENA_R",7972],[8,"SHARE_ROM_MPU_ENA_W",7972],[8,"W",7995],[8,"R",7995],[8,"ROM_MPU_TABLE0_R",7995],[5,"ROM_MPU_TABLE0_SPEC",7995],[8,"ROM_MPU_TABLE0_W",7995],[8,"W",8010],[8,"R",8010],[8,"ROM_MPU_TABLE1_R",8010],[5,"ROM_MPU_TABLE1_SPEC",8010],[8,"ROM_MPU_TABLE1_W",8010],[8,"W",8025],[8,"R",8025],[8,"ROM_MPU_TABLE2_R",8025],[5,"ROM_MPU_TABLE2_SPEC",8025],[8,"ROM_MPU_TABLE2_W",8025],[8,"W",8040],[8,"R",8040],[8,"ROM_MPU_TABLE3_R",8040],[5,"ROM_MPU_TABLE3_SPEC",8040],[8,"ROM_MPU_TABLE3_W",8040],[8,"R",8055],[8,"APP_ROM_PD_R",8055],[8,"W",8055],[5,"ROM_PD_CTRL_SPEC",8055],[8,"APP_ROM_PD_W",8055],[8,"PRO_ROM_PD_R",8055],[8,"PRO_ROM_PD_W",8055],[8,"SHARE_ROM_PD_R",8055],[8,"SHARE_ROM_PD_W",8055],[8,"W",8078],[8,"R",8078],[8,"RSA_PD_R",8078],[5,"RSA_PD_CTRL_SPEC",8078],[8,"RSA_PD_W",8078],[8,"W",8093],[8,"R",8093],[8,"SW_BOOTLOADER_SEL_R",8093],[5,"SECURE_BOOT_CTRL_SPEC",8093],[8,"SW_BOOTLOADER_SEL_W",8093],[8,"W",8108],[8,"R",8108],[8,"SHROM_MPU_TABLE0_R",8108],[5,"SHROM_MPU_TABLE0_SPEC",8108],[8,"SHROM_MPU_TABLE0_W",8108],[8,"W",8123],[8,"R",8123],[8,"SHROM_MPU_TABLE1_R",8123],[5,"SHROM_MPU_TABLE1_SPEC",8123],[8,"SHROM_MPU_TABLE1_W",8123],[8,"W",8138],[8,"R",8138],[8,"SHROM_MPU_TABLE10_R",8138],[5,"SHROM_MPU_TABLE10_SPEC",8138],[8,"SHROM_MPU_TABLE10_W",8138],[8,"W",8153],[8,"R",8153],[8,"SHROM_MPU_TABLE11_R",8153],[5,"SHROM_MPU_TABLE11_SPEC",8153],[8,"SHROM_MPU_TABLE11_W",8153],[8,"W",8168],[8,"R",8168],[8,"SHROM_MPU_TABLE12_R",8168],[5,"SHROM_MPU_TABLE12_SPEC",8168],[8,"SHROM_MPU_TABLE12_W",8168],[8,"W",8183],[8,"R",8183],[8,"SHROM_MPU_TABLE13_R",8183],[5,"SHROM_MPU_TABLE13_SPEC",8183],[8,"SHROM_MPU_TABLE13_W",8183],[8,"W",8198],[8,"R",8198],[8,"SHROM_MPU_TABLE14_R",8198],[5,"SHROM_MPU_TABLE14_SPEC",8198],[8,"SHROM_MPU_TABLE14_W",8198],[8,"W",8213],[8,"R",8213],[8,"SHROM_MPU_TABLE15_R",8213],[5,"SHROM_MPU_TABLE15_SPEC",8213],[8,"SHROM_MPU_TABLE15_W",8213],[8,"W",8228],[8,"R",8228],[8,"SHROM_MPU_TABLE16_R",8228],[5,"SHROM_MPU_TABLE16_SPEC",8228],[8,"SHROM_MPU_TABLE16_W",8228],[8,"W",8243],[8,"R",8243],[8,"SHROM_MPU_TABLE17_R",8243],[5,"SHROM_MPU_TABLE17_SPEC",8243],[8,"SHROM_MPU_TABLE17_W",8243],[8,"W",8258],[8,"R",8258],[8,"SHROM_MPU_TABLE18_R",8258],[5,"SHROM_MPU_TABLE18_SPEC",8258],[8,"SHROM_MPU_TABLE18_W",8258],[8,"W",8273],[8,"R",8273],[8,"SHROM_MPU_TABLE19_R",8273],[5,"SHROM_MPU_TABLE19_SPEC",8273],[8,"SHROM_MPU_TABLE19_W",8273],[8,"W",8288],[8,"R",8288],[8,"SHROM_MPU_TABLE2_R",8288],[5,"SHROM_MPU_TABLE2_SPEC",8288],[8,"SHROM_MPU_TABLE2_W",8288],[8,"W",8303],[8,"R",8303],[8,"SHROM_MPU_TABLE20_R",8303],[5,"SHROM_MPU_TABLE20_SPEC",8303],[8,"SHROM_MPU_TABLE20_W",8303],[8,"W",8318],[8,"R",8318],[8,"SHROM_MPU_TABLE21_R",8318],[5,"SHROM_MPU_TABLE21_SPEC",8318],[8,"SHROM_MPU_TABLE21_W",8318],[8,"W",8333],[8,"R",8333],[8,"SHROM_MPU_TABLE22_R",8333],[5,"SHROM_MPU_TABLE22_SPEC",8333],[8,"SHROM_MPU_TABLE22_W",8333],[8,"W",8348],[8,"R",8348],[8,"SHROM_MPU_TABLE23_R",8348],[5,"SHROM_MPU_TABLE23_SPEC",8348],[8,"SHROM_MPU_TABLE23_W",8348],[8,"W",8363],[8,"R",8363],[8,"SHROM_MPU_TABLE3_R",8363],[5,"SHROM_MPU_TABLE3_SPEC",8363],[8,"SHROM_MPU_TABLE3_W",8363],[8,"W",8378],[8,"R",8378],[8,"SHROM_MPU_TABLE4_R",8378],[5,"SHROM_MPU_TABLE4_SPEC",8378],[8,"SHROM_MPU_TABLE4_W",8378],[8,"W",8393],[8,"R",8393],[8,"SHROM_MPU_TABLE5_R",8393],[5,"SHROM_MPU_TABLE5_SPEC",8393],[8,"SHROM_MPU_TABLE5_W",8393],[8,"W",8408],[8,"R",8408],[8,"SHROM_MPU_TABLE6_R",8408],[5,"SHROM_MPU_TABLE6_SPEC",8408],[8,"SHROM_MPU_TABLE6_W",8408],[8,"W",8423],[8,"R",8423],[8,"SHROM_MPU_TABLE7_R",8423],[5,"SHROM_MPU_TABLE7_SPEC",8423],[8,"SHROM_MPU_TABLE7_W",8423],[8,"W",8438],[8,"R",8438],[8,"SHROM_MPU_TABLE8_R",8438],[5,"SHROM_MPU_TABLE8_SPEC",8438],[8,"SHROM_MPU_TABLE8_W",8438],[8,"W",8453],[8,"R",8453],[8,"SHROM_MPU_TABLE9_R",8453],[5,"SHROM_MPU_TABLE9_SPEC",8453],[8,"SHROM_MPU_TABLE9_W",8453],[8,"W",8468],[8,"R",8468],[8,"SLAVE_SPI_MASK_APP_R",8468],[5,"SLAVE_SPI_CONFIG_SPEC",8468],[8,"SLAVE_SPI_MASK_APP_W",8468],[8,"SLAVE_SPI_MASK_PRO_R",8468],[8,"SLAVE_SPI_MASK_PRO_W",8468],[8,"SPI_DECRYPT_ENABLE_R",8468],[8,"SPI_DECRYPT_ENABLE_W",8468],[8,"SPI_ENCRYPT_ENABLE_R",8468],[8,"SPI_ENCRYPT_ENABLE_W",8468],[8,"W",8495],[8,"R",8495],[8,"SPI1_DMA_CHAN_SEL_R",8495],[5,"SPI_DMA_CHAN_SEL_SPEC",8495],[8,"SPI1_DMA_CHAN_SEL_W",8495],[8,"SPI2_DMA_CHAN_SEL_R",8495],[8,"SPI2_DMA_CHAN_SEL_W",8495],[8,"SPI3_DMA_CHAN_SEL_R",8495],[8,"SPI3_DMA_CHAN_SEL_W",8495],[8,"W",8518],[8,"R",8518],[8,"SRAM_FO_0_R",8518],[5,"SRAM_FO_CTRL_0_SPEC",8518],[8,"SRAM_FO_0_W",8518],[8,"W",8533],[8,"R",8533],[8,"SRAM_FO_1_R",8533],[5,"SRAM_FO_CTRL_1_SPEC",8533],[8,"SRAM_FO_1_W",8533],[8,"W",8548],[8,"R",8548],[8,"SRAM_PD_0_R",8548],[5,"SRAM_PD_CTRL_0_SPEC",8548],[8,"SRAM_PD_0_W",8548],[8,"W",8563],[8,"R",8563],[8,"SRAM_PD_1_R",8563],[5,"SRAM_PD_CTRL_1_SPEC",8563],[8,"SRAM_PD_1_W",8563],[8,"R",8578],[8,"APP_CACHE_TAG_FORCE_ON_R",8578],[8,"W",8578],[5,"TAG_FO_CTRL_SPEC",8578],[8,"APP_CACHE_TAG_FORCE_ON_W",8578],[8,"APP_CACHE_TAG_PD_R",8578],[8,"APP_CACHE_TAG_PD_W",8578],[8,"PRO_CACHE_TAG_FORCE_ON_R",8578],[8,"PRO_CACHE_TAG_FORCE_ON_W",8578],[8,"PRO_CACHE_TAG_PD_R",8578],[8,"PRO_CACHE_TAG_PD_W",8578],[8,"W",8605],[8,"R",8605],[8,"TRACEMEM_MUX_MODE_R",8605],[5,"TRACEMEM_MUX_MODE_SPEC",8605],[8,"TRACEMEM_MUX_MODE_W",8605],[8,"W",8620],[8,"R",8620],[8,"WIFI_BB_CFG_R",8620],[5,"WIFI_BB_CFG_SPEC",8620],[8,"WIFI_BB_CFG_W",8620],[8,"W",8635],[8,"R",8635],[8,"WIFI_BB_CFG_2_R",8635],[5,"WIFI_BB_CFG_2_SPEC",8635],[8,"WIFI_BB_CFG_2_W",8635],[8,"W",8650],[8,"R",8650],[8,"WIFI_CLK_BT_EN_R",8650],[5,"WIFI_CLK_EN_SPEC",8650],[8,"WIFI_CLK_BT_EN_W",8650],[8,"WIFI_CLK_EN_R",8650],[8,"WIFI_CLK_EN_W",8650],[8,"WIFI_CLK_WIFI_BT_COMMON_R",8650],[8,"WIFI_CLK_WIFI_BT_COMMON_W",8650],[8,"WIFI_CLK_WIFI_EN_R",8650],[8,"WIFI_CLK_WIFI_EN_W",8650],[8,"BLK0_RDATA0",8677],[8,"BLK0_RDATA1",8677],[8,"BLK0_RDATA2",8677],[8,"BLK0_RDATA3",8677],[8,"BLK0_RDATA4",8677],[8,"BLK0_RDATA5",8677],[8,"BLK0_RDATA6",8677],[8,"BLK0_WDATA0",8677],[8,"BLK0_WDATA1",8677],[8,"BLK0_WDATA2",8677],[8,"BLK0_WDATA3",8677],[8,"BLK0_WDATA4",8677],[8,"BLK0_WDATA5",8677],[8,"BLK0_WDATA6",8677],[8,"BLK1_RDATA0",8677],[8,"BLK1_RDATA1",8677],[8,"BLK1_RDATA2",8677],[8,"BLK1_RDATA3",8677],[8,"BLK1_RDATA4",8677],[8,"BLK1_RDATA5",8677],[8,"BLK1_RDATA6",8677],[8,"BLK1_RDATA7",8677],[8,"BLK1_WDATA0",8677],[8,"BLK1_WDATA1",8677],[8,"BLK1_WDATA2",8677],[8,"BLK1_WDATA3",8677],[8,"BLK1_WDATA4",8677],[8,"BLK1_WDATA5",8677],[8,"BLK1_WDATA6",8677],[8,"BLK1_WDATA7",8677],[8,"BLK2_RDATA0",8677],[8,"BLK2_RDATA1",8677],[8,"BLK2_RDATA2",8677],[8,"BLK2_RDATA3",8677],[8,"BLK2_RDATA4",8677],[8,"BLK2_RDATA5",8677],[8,"BLK2_RDATA6",8677],[8,"BLK2_RDATA7",8677],[8,"BLK2_WDATA0",8677],[8,"BLK2_WDATA1",8677],[8,"BLK2_WDATA2",8677],[8,"BLK2_WDATA3",8677],[8,"BLK2_WDATA4",8677],[8,"BLK2_WDATA5",8677],[8,"BLK2_WDATA6",8677],[8,"BLK2_WDATA7",8677],[8,"BLK3_RDATA0",8677],[8,"BLK3_RDATA1",8677],[8,"BLK3_RDATA2",8677],[8,"BLK3_RDATA3",8677],[8,"BLK3_RDATA4",8677],[8,"BLK3_RDATA5",8677],[8,"BLK3_RDATA6",8677],[8,"BLK3_RDATA7",8677],[8,"BLK3_WDATA0",8677],[8,"BLK3_WDATA1",8677],[8,"BLK3_WDATA2",8677],[8,"BLK3_WDATA3",8677],[8,"BLK3_WDATA4",8677],[8,"BLK3_WDATA5",8677],[8,"BLK3_WDATA6",8677],[8,"BLK3_WDATA7",8677],[8,"CLK",8677],[8,"CMD",8677],[8,"CONF",8677],[8,"DAC_CONF",8677],[8,"DATE",8677],[8,"DEC_STATUS",8677],[8,"INT_CLR",8677],[8,"INT_ENA",8677],[8,"INT_RAW",8677],[8,"INT_ST",8677],[8,"STATUS",8677],[8,"R",8904],[8,"RD_EFUSE_RD_DIS_R",8904],[8,"RD_EFUSE_WR_DIS_R",8904],[8,"RD_FLASH_CRYPT_CNT_R",8904],[8,"RD_UART_DOWNLOAD_DIS_R",8904],[8,"RESERVED_0_28_R",8904],[8,"R",8923],[8,"RD_MAC_R",8923],[8,"W",8934],[8,"R",8934],[8,"RD_MAC_1_R",8934],[8,"RD_MAC_CRC_R",8934],[8,"RD_RESERVE_0_88_R",8934],[5,"BLK0_RDATA2_SPEC",8934],[8,"RD_RESERVE_0_88_W",8934],[8,"W",8953],[8,"R",8953],[8,"RD_BLK3_PART_RESERVE_R",8953],[5,"BLK0_RDATA3_SPEC",8953],[8,"RD_BLK3_PART_RESERVE_W",8953],[8,"RD_CHIP_CPU_FREQ_LOW_R",8953],[8,"RD_CHIP_CPU_FREQ_LOW_W",8953],[8,"RD_CHIP_CPU_FREQ_RATED_R",8953],[8,"RD_CHIP_CPU_FREQ_RATED_W",8953],[8,"RD_CHIP_PACKAGE_R",8953],[8,"RD_CHIP_PACKAGE_W",8953],[8,"RD_CHIP_PACKAGE_4BIT_R",8953],[8,"RD_CHIP_VER_REV1_R",8953],[8,"RD_CHIP_VER_REV1_W",8953],[8,"RD_DIS_CACHE_R",8953],[8,"RD_DISABLE_APP_CPU_R",8953],[8,"RD_DISABLE_BT_R",8953],[8,"RD_RESERVE_0_112_R",8953],[8,"RD_RESERVE_0_112_W",8953],[8,"RD_SPI_PAD_CONFIG_HD_R",8953],[8,"W",8998],[8,"R",8998],[8,"RD_ADC_VREF_R",8998],[5,"BLK0_RDATA4_SPEC",8998],[8,"RD_ADC_VREF_W",8998],[8,"RD_CLK8M_FREQ_R",8998],[8,"RD_RESERVE_0_141_R",8998],[8,"RD_RESERVE_0_141_W",8998],[8,"RD_RESERVE_0_145_R",8998],[8,"RD_RESERVE_0_145_W",8998],[8,"RD_XPD_SDIO_R",8998],[8,"RD_XPD_SDIO_FORCE_R",8998],[8,"RD_XPD_SDIO_TIEH_R",8998],[8,"W",9029],[8,"R",9029],[8,"RD_CHIP_VER_REV2_R",9029],[8,"RD_FLASH_CRYPT_CONFIG_R",9029],[8,"RD_RESERVE_0_181_R",9029],[5,"BLK0_RDATA5_SPEC",9029],[8,"RD_RESERVE_0_181_W",9029],[8,"RD_RESERVE_0_186_R",9029],[8,"RD_RESERVE_0_186_W",9029],[8,"RD_SPI_PAD_CONFIG_CLK_R",9029],[8,"RD_SPI_PAD_CONFIG_CS0_R",9029],[8,"RD_SPI_PAD_CONFIG_D_R",9029],[8,"RD_SPI_PAD_CONFIG_Q_R",9029],[8,"RD_VOL_LEVEL_HP_INV_R",9029],[8,"RD_WAFER_VERSION_MINOR_R",9029],[8,"W",9064],[8,"R",9064],[8,"RD_ABS_DONE_0_R",9064],[8,"RD_ABS_DONE_1_R",9064],[8,"RD_CODING_SCHEME_R",9064],[8,"RD_CONSOLE_DEBUG_DISABLE_R",9064],[8,"RD_DISABLE_DL_CACHE_R",9064],[8,"RD_DISABLE_DL_DECRYPT_R",9064],[8,"RD_DISABLE_DL_ENCRYPT_R",9064],[8,"RD_DISABLE_SDIO_HOST_R",9064],[8,"RD_JTAG_DISABLE_R",9064],[8,"RD_KEY_STATUS_R",9064],[8,"RD_RESERVE_0_203_R",9064],[5,"BLK0_RDATA6_SPEC",9064],[8,"RD_RESERVE_0_203_W",9064],[8,"W",9099],[8,"R",9099],[8,"FLASH_CRYPT_CNT_R",9099],[5,"BLK0_WDATA0_SPEC",9099],[8,"FLASH_CRYPT_CNT_W",9099],[8,"RD_DIS_R",9099],[8,"RD_DIS_W",9099],[8,"WR_DIS_R",9099],[8,"WR_DIS_W",9099],[8,"W",9122],[8,"R",9122],[8,"WIFI_MAC_CRC_LOW_R",9122],[5,"BLK0_WDATA1_SPEC",9122],[8,"WIFI_MAC_CRC_LOW_W",9122],[8,"W",9137],[8,"R",9137],[8,"WIFI_MAC_CRC_HIGH_R",9137],[5,"BLK0_WDATA2_SPEC",9137],[8,"WIFI_MAC_CRC_HIGH_W",9137],[8,"W",9152],[8,"R",9152],[8,"BLK3_PART_RESERVE_R",9152],[5,"BLK0_WDATA3_SPEC",9152],[8,"BLK3_PART_RESERVE_W",9152],[8,"CHIP_CPU_FREQ_LOW_R",9152],[8,"CHIP_CPU_FREQ_LOW_W",9152],[8,"CHIP_CPU_FREQ_RATED_R",9152],[8,"CHIP_CPU_FREQ_RATED_W",9152],[8,"CHIP_PACKAGE_R",9152],[8,"CHIP_PACKAGE_W",9152],[8,"CHIP_PACKAGE_4BIT_R",9152],[8,"CHIP_VER_REV1_R",9152],[8,"CHIP_VER_REV1_W",9152],[8,"DIS_CACHE_R",9152],[8,"DISABLE_APP_CPU_R",9152],[8,"DISABLE_BT_R",9152],[8,"RESERVE_0_112_R",9152],[8,"RESERVE_0_112_W",9152],[8,"SPI_PAD_CONFIG_HD_R",9152],[8,"R",9197],[8,"ADC_VREF_R",9197],[8,"W",9197],[5,"BLK0_WDATA4_SPEC",9197],[8,"ADC_VREF_W",9197],[8,"CLK8M_FREQ_R",9197],[8,"RESERVE_0_141_R",9197],[8,"RESERVE_0_141_W",9197],[8,"RESERVE_0_145_R",9197],[8,"RESERVE_0_145_W",9197],[8,"XPD_SDIO_R",9197],[8,"XPD_SDIO_FORCE_R",9197],[8,"XPD_SDIO_TIEH_R",9197],[8,"W",9228],[8,"R",9228],[8,"CHIP_VER_REV2_R",9228],[8,"FLASH_CRYPT_CONFIG_R",9228],[8,"RESERVE_0_181_R",9228],[5,"BLK0_WDATA5_SPEC",9228],[8,"RESERVE_0_181_W",9228],[8,"RESERVE_0_186_R",9228],[8,"RESERVE_0_186_W",9228],[8,"SPI_PAD_CONFIG_CLK_R",9228],[8,"SPI_PAD_CONFIG_CS0_R",9228],[8,"SPI_PAD_CONFIG_D_R",9228],[8,"SPI_PAD_CONFIG_Q_R",9228],[8,"VOL_LEVEL_HP_INV_R",9228],[8,"WAFER_VERSION_MINOR_R",9228],[8,"R",9263],[8,"ABS_DONE_0_R",9263],[8,"W",9263],[5,"BLK0_WDATA6_SPEC",9263],[8,"ABS_DONE_0_W",9263],[8,"ABS_DONE_1_R",9263],[8,"ABS_DONE_1_W",9263],[8,"CODING_SCHEME_R",9263],[8,"CODING_SCHEME_W",9263],[8,"CONSOLE_DEBUG_DISABLE_R",9263],[8,"CONSOLE_DEBUG_DISABLE_W",9263],[8,"DISABLE_DL_CACHE_R",9263],[8,"DISABLE_DL_CACHE_W",9263],[8,"DISABLE_DL_DECRYPT_R",9263],[8,"DISABLE_DL_DECRYPT_W",9263],[8,"DISABLE_DL_ENCRYPT_R",9263],[8,"DISABLE_DL_ENCRYPT_W",9263],[8,"DISABLE_JTAG_R",9263],[8,"DISABLE_JTAG_W",9263],[8,"DISABLE_SDIO_HOST_R",9263],[8,"DISABLE_SDIO_HOST_W",9263],[8,"KEY_STATUS_R",9263],[8,"KEY_STATUS_W",9263],[8,"R",9314],[8,"RD_BLOCK1_R",9314],[8,"R",9325],[8,"RD_BLOCK1_1_R",9325],[8,"R",9336],[8,"RD_BLOCK1_2_R",9336],[8,"R",9347],[8,"RD_BLOCK1_3_R",9347],[8,"R",9358],[8,"RD_BLOCK1_4_R",9358],[8,"R",9369],[8,"RD_BLOCK1_5_R",9369],[8,"R",9380],[8,"RD_BLOCK1_6_R",9380],[8,"R",9391],[8,"RD_BLOCK1_7_R",9391],[8,"W",9402],[8,"R",9402],[8,"BLK1_DIN0_R",9402],[5,"BLK1_WDATA0_SPEC",9402],[8,"BLK1_DIN0_W",9402],[8,"W",9417],[8,"R",9417],[8,"BLK1_DIN1_R",9417],[5,"BLK1_WDATA1_SPEC",9417],[8,"BLK1_DIN1_W",9417],[8,"W",9432],[8,"R",9432],[8,"BLK1_DIN2_R",9432],[5,"BLK1_WDATA2_SPEC",9432],[8,"BLK1_DIN2_W",9432],[8,"W",9447],[8,"R",9447],[8,"BLK1_DIN3_R",9447],[5,"BLK1_WDATA3_SPEC",9447],[8,"BLK1_DIN3_W",9447],[8,"W",9462],[8,"R",9462],[8,"BLK1_DIN4_R",9462],[5,"BLK1_WDATA4_SPEC",9462],[8,"BLK1_DIN4_W",9462],[8,"W",9477],[8,"R",9477],[8,"BLK1_DIN5_R",9477],[5,"BLK1_WDATA5_SPEC",9477],[8,"BLK1_DIN5_W",9477],[8,"W",9492],[8,"R",9492],[8,"BLK1_DIN6_R",9492],[5,"BLK1_WDATA6_SPEC",9492],[8,"BLK1_DIN6_W",9492],[8,"W",9507],[8,"R",9507],[8,"BLK1_DIN7_R",9507],[5,"BLK1_WDATA7_SPEC",9507],[8,"BLK1_DIN7_W",9507],[8,"R",9522],[8,"RD_BLOCK2_R",9522],[8,"R",9533],[8,"RD_BLOCK2_1_R",9533],[8,"R",9544],[8,"RD_BLOCK2_2_R",9544],[8,"R",9555],[8,"RD_BLOCK2_3_R",9555],[8,"R",9566],[8,"RD_BLOCK2_4_R",9566],[8,"R",9577],[8,"RD_BLOCK2_5_R",9577],[8,"R",9588],[8,"RD_BLOCK2_6_R",9588],[8,"R",9599],[8,"RD_BLOCK2_7_R",9599],[8,"W",9610],[8,"R",9610],[8,"BLK2_DIN0_R",9610],[5,"BLK2_WDATA0_SPEC",9610],[8,"BLK2_DIN0_W",9610],[8,"W",9625],[8,"R",9625],[8,"BLK2_DIN1_R",9625],[5,"BLK2_WDATA1_SPEC",9625],[8,"BLK2_DIN1_W",9625],[8,"W",9640],[8,"R",9640],[8,"BLK2_DIN2_R",9640],[5,"BLK2_WDATA2_SPEC",9640],[8,"BLK2_DIN2_W",9640],[8,"W",9655],[8,"R",9655],[8,"BLK2_DIN3_R",9655],[5,"BLK2_WDATA3_SPEC",9655],[8,"BLK2_DIN3_W",9655],[8,"W",9670],[8,"R",9670],[8,"BLK2_DIN4_R",9670],[5,"BLK2_WDATA4_SPEC",9670],[8,"BLK2_DIN4_W",9670],[8,"W",9685],[8,"R",9685],[8,"BLK2_DIN5_R",9685],[5,"BLK2_WDATA5_SPEC",9685],[8,"BLK2_DIN5_W",9685],[8,"W",9700],[8,"R",9700],[8,"BLK2_DIN6_R",9700],[5,"BLK2_WDATA6_SPEC",9700],[8,"BLK2_DIN6_W",9700],[8,"W",9715],[8,"R",9715],[8,"BLK2_DIN7_R",9715],[5,"BLK2_WDATA7_SPEC",9715],[8,"BLK2_DIN7_W",9715],[8,"R",9730],[8,"RD_CUSTOM_MAC_R",9730],[8,"RD_CUSTOM_MAC_CRC_R",9730],[8,"R",9743],[8,"RD_CUSTOM_MAC_1_R",9743],[8,"RESERVED_3_56_R",9743],[8,"R",9756],[8,"RD_BLK3_RESERVED_2_R",9756],[8,"W",9767],[8,"R",9767],[8,"RD_ADC1_TP_HIGH_R",9767],[5,"BLK3_RDATA3_SPEC",9767],[8,"RD_ADC1_TP_HIGH_W",9767],[8,"RD_ADC1_TP_LOW_R",9767],[8,"RD_ADC1_TP_LOW_W",9767],[8,"RD_ADC2_TP_HIGH_R",9767],[8,"RD_ADC2_TP_HIGH_W",9767],[8,"RD_ADC2_TP_LOW_R",9767],[8,"RD_ADC2_TP_LOW_W",9767],[8,"R",9794],[8,"RD_SECURE_VERSION_R",9794],[8,"R",9805],[8,"RD_MAC_VERSION_R",9805],[8,"RESERVED_3_160_R",9805],[8,"R",9818],[8,"RD_BLK3_RESERVED_6_R",9818],[8,"R",9829],[8,"RD_BLK3_RESERVED_7_R",9829],[8,"W",9840],[8,"R",9840],[8,"BLK3_DIN0_R",9840],[5,"BLK3_WDATA0_SPEC",9840],[8,"BLK3_DIN0_W",9840],[8,"W",9855],[8,"R",9855],[8,"BLK3_DIN1_R",9855],[5,"BLK3_WDATA1_SPEC",9855],[8,"BLK3_DIN1_W",9855],[8,"W",9870],[8,"R",9870],[8,"BLK3_DIN2_R",9870],[5,"BLK3_WDATA2_SPEC",9870],[8,"BLK3_DIN2_W",9870],[8,"R",9885],[8,"ADC1_TP_HIGH_R",9885],[8,"W",9885],[5,"BLK3_WDATA3_SPEC",9885],[8,"ADC1_TP_HIGH_W",9885],[8,"ADC1_TP_LOW_R",9885],[8,"ADC1_TP_LOW_W",9885],[8,"ADC2_TP_HIGH_R",9885],[8,"ADC2_TP_HIGH_W",9885],[8,"ADC2_TP_LOW_R",9885],[8,"ADC2_TP_LOW_W",9885],[8,"R",9912],[8,"SECURE_VERSION_R",9912],[8,"W",9923],[8,"R",9923],[8,"BLK3_DIN5_R",9923],[5,"BLK3_WDATA5_SPEC",9923],[8,"BLK3_DIN5_W",9923],[8,"W",9938],[8,"R",9938],[8,"BLK3_DIN6_R",9938],[5,"BLK3_WDATA6_SPEC",9938],[8,"BLK3_DIN6_W",9938],[8,"W",9953],[8,"R",9953],[8,"BLK3_DIN7_R",9953],[5,"BLK3_WDATA7_SPEC",9953],[8,"BLK3_DIN7_W",9953],[8,"W",9968],[8,"R",9968],[8,"EN_R",9968],[5,"CLK_SPEC",9968],[8,"EN_W",9968],[8,"SEL0_R",9968],[8,"SEL0_W",9968],[8,"SEL1_R",9968],[8,"SEL1_W",9968],[8,"W",9991],[8,"R",9991],[8,"PGM_CMD_R",9991],[5,"CMD_SPEC",9991],[8,"PGM_CMD_W",9991],[8,"READ_CMD_R",9991],[8,"READ_CMD_W",9991],[8,"W",10010],[8,"R",10010],[8,"FORCE_NO_WR_RD_DIS_R",10010],[5,"CONF_SPEC",10010],[8,"FORCE_NO_WR_RD_DIS_W",10010],[8,"OP_CODE_R",10010],[8,"OP_CODE_W",10010],[8,"W",10029],[8,"R",10029],[8,"DAC_CLK_DIV_R",10029],[5,"DAC_CONF_SPEC",10029],[8,"DAC_CLK_DIV_W",10029],[8,"DAC_CLK_PAD_SEL_R",10029],[8,"DAC_CLK_PAD_SEL_W",10029],[8,"W",10048],[8,"R",10048],[8,"DATE_R",10048],[5,"DATE_SPEC",10048],[8,"DATE_W",10048],[8,"R",10063],[8,"DEC_WARNINGS_R",10063],[8,"W",10074],[5,"INT_CLR_SPEC",10074],[8,"PGM_DONE_INT_CLR_W",10074],[8,"READ_DONE_INT_CLR_W",10074],[8,"W",10088],[8,"R",10088],[8,"PGM_DONE_INT_ENA_R",10088],[5,"INT_ENA_SPEC",10088],[8,"PGM_DONE_INT_ENA_W",10088],[8,"READ_DONE_INT_ENA_R",10088],[8,"READ_DONE_INT_ENA_W",10088],[8,"R",10107],[8,"PGM_DONE_INT_RAW_R",10107],[8,"READ_DONE_INT_RAW_R",10107],[8,"R",10120],[8,"PGM_DONE_INT_ST_R",10120],[8,"READ_DONE_INT_ST_R",10120],[8,"R",10133],[8,"DEBUG_R",10133],[8,"DMABUSMODE",10144],[8,"DMAIN_EN",10144],[8,"DMAMISSEDFR",10144],[8,"DMAOPERATION_MODE",10144],[8,"DMARINTWDTIMER",10144],[8,"DMARXBASEADDR",10144],[8,"DMARXCURRADDR_BUF",10144],[8,"DMARXCURRDESC",10144],[8,"DMARXPOLLDEMAND",10144],[8,"DMASTATUS",10144],[8,"DMATXBASEADDR",10144],[8,"DMATXCURRADDR_BUF",10144],[8,"DMATXCURRDESC",10144],[8,"DMATXPOLLDEMAND",10144],[8,"R",10194],[8,"ALT_DESC_SIZE_R",10194],[8,"W",10194],[5,"DMABUSMODE_SPEC",10194],[8,"ALT_DESC_SIZE_W",10194],[8,"DESC_SKIP_LEN_R",10194],[8,"DESC_SKIP_LEN_W",10194],[8,"DMA_ARB_SCH_R",10194],[8,"DMA_ARB_SCH_W",10194],[8,"DMAADDRALIBEA_R",10194],[8,"DMAADDRALIBEA_W",10194],[8,"DMAMIXEDBURST_R",10194],[8,"DMAMIXEDBURST_W",10194],[8,"FIXED_BURST_R",10194],[8,"FIXED_BURST_W",10194],[8,"PBLX8_MODE_R",10194],[8,"PBLX8_MODE_W",10194],[8,"PRI_RATIO_R",10194],[8,"PRI_RATIO_W",10194],[8,"PROG_BURST_LEN_R",10194],[8,"PROG_BURST_LEN_W",10194],[8,"RX_DMA_PBL_R",10194],[8,"RX_DMA_PBL_W",10194],[8,"SW_RST_R",10194],[8,"SW_RST_W",10194],[8,"USE_SEP_PBL_R",10194],[8,"USE_SEP_PBL_W",10194],[8,"W",10253],[8,"R",10253],[8,"DMAIN_AISE_R",10253],[5,"DMAIN_EN_SPEC",10253],[8,"DMAIN_AISE_W",10253],[8,"DMAIN_ERIE_R",10253],[8,"DMAIN_ERIE_W",10253],[8,"DMAIN_ETIE_R",10253],[8,"DMAIN_ETIE_W",10253],[8,"DMAIN_FBEE_R",10253],[8,"DMAIN_FBEE_W",10253],[8,"DMAIN_NISE_R",10253],[8,"DMAIN_NISE_W",10253],[8,"DMAIN_OIE_R",10253],[8,"DMAIN_OIE_W",10253],[8,"DMAIN_RBUE_R",10253],[8,"DMAIN_RBUE_W",10253],[8,"DMAIN_RIE_R",10253],[8,"DMAIN_RIE_W",10253],[8,"DMAIN_RSE_R",10253],[8,"DMAIN_RSE_W",10253],[8,"DMAIN_RWTE_R",10253],[8,"DMAIN_RWTE_W",10253],[8,"DMAIN_TBUE_R",10253],[8,"DMAIN_TBUE_W",10253],[8,"DMAIN_TIE_R",10253],[8,"DMAIN_TIE_W",10253],[8,"DMAIN_TJTE_R",10253],[8,"DMAIN_TJTE_W",10253],[8,"DMAIN_TSE_R",10253],[8,"DMAIN_TSE_W",10253],[8,"DMAIN_UIE_R",10253],[8,"DMAIN_UIE_W",10253],[8,"W",10324],[8,"R",10324],[8,"MISSED_FC_R",10324],[5,"DMAMISSEDFR_SPEC",10324],[8,"MISSED_FC_W",10324],[8,"OVERFLOW_BFOC_R",10324],[8,"OVERFLOW_BFOC_W",10324],[8,"OVERFLOW_BMFC_R",10324],[8,"OVERFLOW_BMFC_W",10324],[8,"OVERFLOW_FC_R",10324],[8,"OVERFLOW_FC_W",10324],[8,"W",10351],[8,"R",10351],[8,"DIS_DROP_TCPIP_ERR_FRAM_R",10351],[5,"DMAOPERATION_MODE_SPEC",10351],[8,"DIS_DROP_TCPIP_ERR_FRAM_W",10351],[8,"DIS_FLUSH_RECV_FRAMES_R",10351],[8,"DIS_FLUSH_RECV_FRAMES_W",10351],[8,"DROP_GFRM_R",10351],[8,"DROP_GFRM_W",10351],[8,"FLUSH_TX_FIFO_R",10351],[8,"FLUSH_TX_FIFO_W",10351],[8,"FWD_ERR_FRAME_R",10351],[8,"FWD_ERR_FRAME_W",10351],[8,"FWD_UNDER_GF_R",10351],[8,"FWD_UNDER_GF_W",10351],[8,"OPT_SECOND_FRAME_R",10351],[8,"OPT_SECOND_FRAME_W",10351],[8,"RX_STORE_FORWARD_R",10351],[8,"RX_STORE_FORWARD_W",10351],[8,"RX_THRESH_CTRL_R",10351],[8,"RX_THRESH_CTRL_W",10351],[8,"START_STOP_RX_R",10351],[8,"START_STOP_RX_W",10351],[8,"START_STOP_TRANSMISSION_COMMAND_R",10351],[8,"START_STOP_TRANSMISSION_COMMAND_W",10351],[8,"TX_STR_FWD_R",10351],[8,"TX_STR_FWD_W",10351],[8,"TX_THRESH_CTRL_R",10351],[8,"TX_THRESH_CTRL_W",10351],[8,"W",10414],[8,"R",10414],[8,"RIWTC_R",10414],[5,"DMARINTWDTIMER_SPEC",10414],[8,"RIWTC_W",10414],[8,"W",10429],[8,"R",10467],[8,"ABN_INT_SUMM_R",10467],[8,"W",10467],[5,"DMASTATUS_SPEC",10467],[8,"ABN_INT_SUMM_W",10467],[8,"EARLY_RECV_INT_R",10467],[8,"EARLY_RECV_INT_W",10467],[8,"EARLY_TRANS_INT_R",10467],[8,"EARLY_TRANS_INT_W",10467],[8,"ERROR_BITS_R",10467],[8,"ERROR_BITS_W",10467],[8,"FATAL_BUS_ERR_INT_R",10467],[8,"FATAL_BUS_ERR_INT_W",10467],[8,"NORM_INT_SUMM_R",10467],[8,"NORM_INT_SUMM_W",10467],[8,"PMT_INT_R",10467],[8,"PMT_INT_W",10467],[8,"RECV_BUF_UNAVAIL_R",10467],[8,"RECV_BUF_UNAVAIL_W",10467],[8,"RECV_INT_R",10467],[8,"RECV_INT_W",10467],[8,"RECV_OVFLOW_R",10467],[8,"RECV_OVFLOW_W",10467],[8,"RECV_PROC_STATE_R",10467],[8,"RECV_PROC_STATE_W",10467],[8,"RECV_PROC_STOP_R",10467],[8,"RECV_PROC_STOP_W",10467],[8,"RECV_WDT_TO_R",10467],[8,"RECV_WDT_TO_W",10467],[8,"TRANS_BUF_UNAVAIL_R",10467],[8,"TRANS_BUF_UNAVAIL_W",10467],[8,"TRANS_INT_R",10467],[8,"TRANS_INT_W",10467],[8,"TRANS_JABBER_TO_R",10467],[8,"TRANS_JABBER_TO_W",10467],[8,"TRANS_PROC_STATE_R",10467],[8,"TRANS_PROC_STATE_W",10467],[8,"TRANS_PROC_STOP_R",10467],[8,"TRANS_PROC_STOP_W",10467],[8,"TRANS_UNDFLOW_R",10467],[8,"TRANS_UNDFLOW_W",10467],[8,"TS_TRI_INT_R",10467],[8,"TS_TRI_INT_W",10467],[8,"W",10558],[8,"EX_CLK_CTRL",10596],[8,"EX_CLKOUT_CONF",10596],[8,"EX_DATE",10596],[8,"EX_OSCCLK_CONF",10596],[8,"EX_PHYINF_CONF",10596],[8,"PD_SEL",10596],[8,"W",10622],[8,"R",10622],[8,"CLK_EN_R",10622],[5,"EX_CLK_CTRL_SPEC",10622],[8,"CLK_EN_W",10622],[8,"EXT_EN_R",10622],[8,"EXT_EN_W",10622],[8,"INT_EN_R",10622],[8,"INT_EN_W",10622],[8,"MII_CLK_RX_EN_R",10622],[8,"MII_CLK_RX_EN_W",10622],[8,"MII_CLK_TX_EN_R",10622],[8,"MII_CLK_TX_EN_W",10622],[8,"RX_125_CLK_EN_R",10622],[8,"RX_125_CLK_EN_W",10622],[8,"W",10657],[8,"R",10657],[8,"DIV_NUM_R",10657],[5,"EX_CLKOUT_CONF_SPEC",10657],[8,"DIV_NUM_W",10657],[8,"DLY_NUM_R",10657],[8,"DLY_NUM_W",10657],[8,"H_DIV_NUM_R",10657],[8,"H_DIV_NUM_W",10657],[8,"W",10680],[8,"W",10691],[8,"R",10691],[8,"CLK_SEL_R",10691],[5,"EX_OSCCLK_CONF_SPEC",10691],[8,"CLK_SEL_W",10691],[8,"DIV_NUM_100M_R",10691],[8,"DIV_NUM_100M_W",10691],[8,"DIV_NUM_10M_R",10691],[8,"DIV_NUM_10M_W",10691],[8,"H_DIV_NUM_100M_R",10691],[8,"H_DIV_NUM_100M_W",10691],[8,"H_DIV_NUM_10M_R",10691],[8,"H_DIV_NUM_10M_W",10691],[8,"W",10722],[8,"R",10722],[8,"CORE_PHY_ADDR_R",10722],[5,"EX_PHYINF_CONF_SPEC",10722],[8,"CORE_PHY_ADDR_W",10722],[8,"EXT_REVMII_RX_CLK_SEL_R",10722],[8,"EXT_REVMII_RX_CLK_SEL_W",10722],[8,"INT_REVMII_RX_CLK_SEL_R",10722],[8,"INT_REVMII_RX_CLK_SEL_W",10722],[8,"PHY_INTF_SEL_R",10722],[8,"PHY_INTF_SEL_W",10722],[8,"PMT_CTRL_EN_R",10722],[8,"PMT_CTRL_EN_W",10722],[8,"REVMII_PHY_ADDR_R",10722],[8,"REVMII_PHY_ADDR_W",10722],[8,"SBD_CLK_GATING_EN_R",10722],[8,"SBD_CLK_GATING_EN_W",10722],[8,"SBD_FLOWCTRL_R",10722],[8,"SBD_FLOWCTRL_W",10722],[8,"SCR_SMI_DLY_RX_SYNC_R",10722],[8,"SCR_SMI_DLY_RX_SYNC_W",10722],[8,"SS_MODE_R",10722],[8,"SS_MODE_W",10722],[8,"TX_ERR_OUT_EN_R",10722],[8,"TX_ERR_OUT_EN_W",10722],[8,"W",10777],[8,"R",10777],[8,"RAM_PD_EN_R",10777],[5,"PD_SEL_SPEC",10777],[8,"RAM_PD_EN_W",10777],[8,"EMACADDR0HIGH",10792],[8,"EMACADDR0LOW",10792],[8,"EMACADDR1HIGH",10792],[8,"EMACADDR1LOW",10792],[8,"EMACADDR2HIGH",10792],[8,"EMACADDR2LOW",10792],[8,"EMACADDR3HIGH",10792],[8,"EMACADDR3LOW",10792],[8,"EMACADDR4HIGH",10792],[8,"EMACADDR4LOW",10792],[8,"EMACADDR5HIGH",10792],[8,"EMACADDR5LOW",10792],[8,"EMACADDR6HIGH",10792],[8,"EMACADDR6LOW",10792],[8,"EMACADDR7HIGH",10792],[8,"EMACADDR7LOW",10792],[8,"EMACCONFIG",10792],[8,"EMACCSTATUS",10792],[8,"EMACDEBUG",10792],[8,"EMACFC",10792],[8,"EMACFF",10792],[8,"EMACGMIIADDR",10792],[8,"EMACINTMASK",10792],[8,"EMACINTS",10792],[8,"EMACLPI_CRS",10792],[8,"EMACLPITIMERSCONTROL",10792],[8,"EMACMIIDATA",10792],[8,"EMACWDOGTO",10792],[8,"PMT_CSR",10792],[8,"PMT_RWUFFR",10792],[8,"R",10890],[8,"ADDRESS0_HI_R",10890],[8,"W",10890],[5,"EMACADDR0HIGH_SPEC",10890],[8,"ADDRESS0_HI_W",10890],[8,"ADDRESS_ENABLE0_R",10890],[8,"ADDRESS_ENABLE0_W",10890],[8,"W",10909],[8,"R",10920],[8,"ADDRESS_ENABLE1_R",10920],[8,"W",10920],[5,"EMACADDR1HIGH_SPEC",10920],[8,"ADDRESS_ENABLE1_W",10920],[8,"MAC_ADDRESS1_HI_R",10920],[8,"MAC_ADDRESS1_HI_W",10920],[8,"MASK_BYTE_CONTROL_R",10920],[8,"MASK_BYTE_CONTROL_W",10920],[8,"SOURCE_ADDRESS_R",10920],[8,"SOURCE_ADDRESS_W",10920],[8,"W",10947],[8,"R",10958],[8,"ADDRESS_ENABLE2_R",10958],[8,"W",10958],[5,"EMACADDR2HIGH_SPEC",10958],[8,"ADDRESS_ENABLE2_W",10958],[8,"MAC_ADDRESS2_HI_R",10958],[8,"MAC_ADDRESS2_HI_W",10958],[8,"MASK_BYTE_CONTROL2_R",10958],[8,"MASK_BYTE_CONTROL2_W",10958],[8,"SOURCE_ADDRESS2_R",10958],[8,"SOURCE_ADDRESS2_W",10958],[8,"W",10985],[8,"R",10996],[8,"ADDRESS_ENABLE3_R",10996],[8,"W",10996],[5,"EMACADDR3HIGH_SPEC",10996],[8,"ADDRESS_ENABLE3_W",10996],[8,"MAC_ADDRESS3_HI_R",10996],[8,"MAC_ADDRESS3_HI_W",10996],[8,"MASK_BYTE_CONTROL3_R",10996],[8,"MASK_BYTE_CONTROL3_W",10996],[8,"SOURCE_ADDRESS3_R",10996],[8,"SOURCE_ADDRESS3_W",10996],[8,"W",11023],[8,"R",11034],[8,"ADDRESS_ENABLE4_R",11034],[8,"W",11034],[5,"EMACADDR4HIGH_SPEC",11034],[8,"ADDRESS_ENABLE4_W",11034],[8,"MAC_ADDRESS4_HI_R",11034],[8,"MAC_ADDRESS4_HI_W",11034],[8,"MASK_BYTE_CONTROL4_R",11034],[8,"MASK_BYTE_CONTROL4_W",11034],[8,"SOURCE_ADDRESS4_R",11034],[8,"SOURCE_ADDRESS4_W",11034],[8,"W",11061],[8,"R",11072],[8,"ADDRESS_ENABLE5_R",11072],[8,"W",11072],[5,"EMACADDR5HIGH_SPEC",11072],[8,"ADDRESS_ENABLE5_W",11072],[8,"MAC_ADDRESS5_HI_R",11072],[8,"MAC_ADDRESS5_HI_W",11072],[8,"MASK_BYTE_CONTROL5_R",11072],[8,"MASK_BYTE_CONTROL5_W",11072],[8,"SOURCE_ADDRESS5_R",11072],[8,"SOURCE_ADDRESS5_W",11072],[8,"W",11099],[8,"R",11110],[8,"ADDRESS_ENABLE6_R",11110],[8,"W",11110],[5,"EMACADDR6HIGH_SPEC",11110],[8,"ADDRESS_ENABLE6_W",11110],[8,"MAC_ADDRESS6_HI_R",11110],[8,"MAC_ADDRESS6_HI_W",11110],[8,"MASK_BYTE_CONTROL6_R",11110],[8,"MASK_BYTE_CONTROL6_W",11110],[8,"SOURCE_ADDRESS6_R",11110],[8,"SOURCE_ADDRESS6_W",11110],[8,"W",11137],[8,"R",11148],[8,"ADDRESS_ENABLE7_R",11148],[8,"W",11148],[5,"EMACADDR7HIGH_SPEC",11148],[8,"ADDRESS_ENABLE7_W",11148],[8,"MAC_ADDRESS7_HI_R",11148],[8,"MAC_ADDRESS7_HI_W",11148],[8,"MASK_BYTE_CONTROL7_R",11148],[8,"MASK_BYTE_CONTROL7_W",11148],[8,"SOURCE_ADDRESS7_R",11148],[8,"SOURCE_ADDRESS7_W",11148],[8,"W",11175],[8,"R",11186],[8,"ASS2KP_R",11186],[8,"W",11186],[5,"EMACCONFIG_SPEC",11186],[8,"ASS2KP_W",11186],[8,"BACKOFFLIMIT_R",11186],[8,"BACKOFFLIMIT_W",11186],[8,"DEFERRALCHECK_R",11186],[8,"DEFERRALCHECK_W",11186],[8,"DISABLECRS_R",11186],[8,"DISABLECRS_W",11186],[8,"DUPLEX_R",11186],[8,"DUPLEX_W",11186],[8,"FESPEED_R",11186],[8,"FESPEED_W",11186],[8,"INTERFRAMEGAP_R",11186],[8,"INTERFRAMEGAP_W",11186],[8,"JABBER_R",11186],[8,"JABBER_W",11186],[8,"JUMBOFRAME_R",11186],[8,"JUMBOFRAME_W",11186],[8,"LOOPBACK_R",11186],[8,"LOOPBACK_W",11186],[8,"MII_R",11186],[8,"MII_W",11186],[8,"PADCRCSTRIP_R",11186],[8,"PADCRCSTRIP_W",11186],[8,"PLTF_R",11186],[8,"PLTF_W",11186],[8,"RETRY_R",11186],[8,"RETRY_W",11186],[8,"RX_R",11186],[8,"RX_W",11186],[8,"RXIPCOFFLOAD_R",11186],[8,"RXIPCOFFLOAD_W",11186],[8,"RXOWN_R",11186],[8,"RXOWN_W",11186],[8,"SAIRC_R",11186],[8,"SAIRC_W",11186],[8,"TX_R",11186],[8,"TX_W",11186],[8,"WATCHDOG_R",11186],[8,"WATCHDOG_W",11186],[8,"R",11277],[8,"JABBER_TIMEOUT_R",11277],[8,"LINK_MODE_R",11277],[8,"LINK_SPEED_R",11277],[8,"R",11292],[8,"MACRFFCS_R",11292],[8,"MACRPES_R",11292],[8,"MACTFCS_R",11292],[8,"MACTP_R",11292],[8,"MACTPES_R",11292],[8,"MTLRFFLS_R",11292],[8,"MTLRFRCS_R",11292],[8,"MTLRFWCAS_R",11292],[8,"MTLTFNES_R",11292],[8,"MTLTFRCS_R",11292],[8,"MTLTFWCS_R",11292],[8,"MTLTSFFS_R",11292],[8,"W",11325],[8,"R",11325],[8,"DZPQ_R",11325],[5,"EMACFC_SPEC",11325],[8,"DZPQ_W",11325],[8,"FCBBA_R",11325],[8,"FCBBA_W",11325],[8,"PAUSE_TIME_R",11325],[8,"PAUSE_TIME_W",11325],[8,"PLT_R",11325],[8,"PLT_W",11325],[8,"RFCE_R",11325],[8,"RFCE_W",11325],[8,"TFCE_R",11325],[8,"TFCE_W",11325],[8,"UPFD_R",11325],[8,"UPFD_W",11325],[8,"W",11364],[8,"R",11364],[8,"DAIF_R",11364],[5,"EMACFF_SPEC",11364],[8,"DAIF_W",11364],[8,"DBF_R",11364],[8,"DBF_W",11364],[8,"PAM_R",11364],[8,"PAM_W",11364],[8,"PCF_R",11364],[8,"PCF_W",11364],[8,"PMODE_R",11364],[8,"PMODE_W",11364],[8,"RECEIVE_ALL_R",11364],[8,"RECEIVE_ALL_W",11364],[8,"SAFE_R",11364],[8,"SAFE_W",11364],[8,"SAIF_R",11364],[8,"SAIF_W",11364],[8,"W",11407],[8,"R",11407],[8,"MIIBUSY_R",11407],[5,"EMACGMIIADDR_SPEC",11407],[8,"MIIBUSY_W",11407],[8,"MIICSRCLK_R",11407],[8,"MIICSRCLK_W",11407],[8,"MIIDEV_R",11407],[8,"MIIDEV_W",11407],[8,"MIIREG_R",11407],[8,"MIIREG_W",11407],[8,"MIIWRITE_R",11407],[8,"MIIWRITE_W",11407],[8,"W",11438],[8,"R",11438],[8,"LPIINTMASK_R",11438],[5,"EMACINTMASK_SPEC",11438],[8,"LPIINTMASK_W",11438],[8,"PMTINTMASK_R",11438],[8,"PMTINTMASK_W",11438],[8,"R",11457],[8,"LPIIS_R",11457],[8,"PMTINTS_R",11457],[8,"R",11470],[8,"LPIEN_R",11470],[8,"LPITXA_R",11470],[8,"PLS_R",11470],[8,"RLPIEN_R",11470],[8,"RLPIEX_R",11470],[8,"RLPIST_R",11470],[8,"TLPIEN_R",11470],[8,"TLPIEX_R",11470],[8,"TLPIST_R",11470],[8,"R",11497],[8,"LPI_LS_TIMER_R",11497],[8,"LPI_TW_TIMER_R",11497],[8,"W",11510],[8,"R",11510],[8,"MII_DATA_R",11510],[5,"EMACMIIDATA_SPEC",11510],[8,"MII_DATA_W",11510],[8,"W",11525],[8,"R",11525],[8,"PWDOGEN_R",11525],[5,"EMACWDOGTO_SPEC",11525],[8,"PWDOGEN_W",11525],[8,"WDOGTO_R",11525],[8,"WDOGTO_W",11525],[8,"R",11544],[8,"GLBLUCAST_R",11544],[8,"MGKPKTEN_R",11544],[8,"MGKPRCVD_R",11544],[8,"PWRDWN_R",11544],[8,"RWKFILTRST_R",11544],[8,"RWKPKTEN_R",11544],[8,"RWKPRCVD_R",11544],[8,"RWKPTR_R",11544],[8,"ADDRESS",11578],[8,"BUFFER_",11578],[8,"DONE",11578],[8,"START",11578],[8,"W",11599],[5,"ADDRESS_SPEC",11599],[8,"ADDRESS_W",11599],[8,"W",11611],[5,"BUFFER__SPEC",11611],[8,"BUFFER_W",11611],[8,"R",11623],[8,"FLASH_DONE_R",11623],[8,"W",11634],[5,"START_SPEC",11634],[8,"FLASH_START_W",11634],[8,"TIMER_ALARM",11646],[8,"TIMER_COUNT",11646],[8,"TIMER_CTRL",11646],[8,"TIMER_INT",11646],[8,"TIMER_LOAD",11646],[8,"W",11669],[8,"R",11669],[8,"TIMER_ALARM_R",11669],[5,"TIMER_ALARM_SPEC",11669],[8,"TIMER_ALARM_W",11669],[8,"W",11684],[8,"R",11684],[8,"TIMER_COUNT_R",11684],[5,"TIMER_COUNT_SPEC",11684],[8,"TIMER_COUNT_W",11684],[8,"W",11699],[8,"R",11699],[8,"TIMER_PRESCALER_R",11699],[5,"TIMER_CTRL_SPEC",11699],[8,"TIMER_PRESCALER_W",11699],[8,"W",11714],[8,"R",11714],[8,"CLR_R",11714],[5,"TIMER_INT_SPEC",11714],[8,"CLR_W",11714],[8,"W",11729],[8,"R",11729],[8,"VALUE_R",11729],[5,"TIMER_LOAD_SPEC",11729],[8,"VALUE_W",11729],[5,"Reg",11744],[10,"RegisterSpec",11744],[8,"BitReader",11744],[8,"BitWriter",11744],[8,"W",11744],[10,"Writable",11744],[8,"BitWriter1S",11744],[8,"BitWriter0C",11744],[8,"BitWriter1C",11744],[8,"BitWriter0S",11744],[8,"BitWriter1T",11744],[8,"BitWriter0T",11744],[8,"R",11744],[8,"FieldReader",11744],[10,"FieldSpec",11744],[8,"FieldWriter",11744],[8,"FieldWriterSafe",11744],[10,"Copy",38873],[10,"RawReg",11744],[1,"tuple"],[10,"Readable",11744],[17,"Output"],[10,"FnOnce",38874],[1,"u8"],[10,"Resettable",11744],[8,"ACPU_INT",11846],[8,"ACPU_INT1",11846],[8,"ACPU_NMI_INT",11846],[8,"ACPU_NMI_INT1",11846],[8,"BT_SELECT",11846],[8,"CALI_CONF",11846],[8,"CALI_DATA",11846],[8,"CPUSDIO_INT",11846],[8,"CPUSDIO_INT1",11846],[8,"ENABLE",11846],[8,"ENABLE1",11846],[8,"ENABLE1_W1TC",11846],[8,"ENABLE1_W1TS",11846],[8,"ENABLE_W1TC",11846],[8,"ENABLE_W1TS",11846],[8,"FUNC_IN_SEL_CFG",11846],[8,"FUNC_OUT_SEL_CFG",11846],[8,"IN1",11846],[8,"IN",11846],[8,"OUT",11846],[8,"OUT1",11846],[8,"OUT1_W1TC",11846],[8,"OUT1_W1TS",11846],[8,"OUT_W1TC",11846],[8,"OUT_W1TS",11846],[8,"PCPU_INT",11846],[8,"PCPU_INT1",11846],[8,"PCPU_NMI_INT",11846],[8,"PCPU_NMI_INT1",11846],[8,"PIN",11846],[8,"SDIO_SELECT",11846],[8,"STATUS",11846],[8,"STATUS1",11846],[8,"STATUS1_W1TC",11846],[8,"STATUS1_W1TS",11846],[8,"STATUS_W1TC",11846],[8,"STATUS_W1TS",11846],[8,"STRAP",11846],[8,"R",12267],[8,"APPCPU_INT_R",12267],[8,"R",12278],[8,"APPCPU_INT_H_R",12278],[8,"R",12289],[8,"APPCPU_NMI_INT_R",12289],[8,"R",12300],[8,"APPCPU_NMI_INT_H_R",12300],[8,"W",12311],[8,"R",12311],[8,"BT_SEL_R",12311],[5,"BT_SELECT_SPEC",12311],[8,"BT_SEL_W",12311],[8,"W",12326],[8,"R",12326],[8,"CALI_RTC_MAX_R",12326],[5,"CALI_CONF_SPEC",12326],[8,"CALI_RTC_MAX_W",12326],[8,"CALI_START_R",12326],[8,"CALI_START_W",12326],[8,"R",12345],[8,"CALI_RDY_REAL_R",12345],[8,"CALI_RDY_SYNC2_R",12345],[8,"CALI_VALUE_SYNC2_R",12345],[8,"R",12360],[8,"SDIO_INT_R",12360],[8,"W",12371],[8,"R",12371],[8,"PIN_CONFIG_R",12371],[5,"CPUSDIO_INT1_SPEC",12371],[8,"PIN_CONFIG_W",12371],[8,"PIN_INT_ENA_R",12371],[8,"PIN_INT_ENA_W",12371],[8,"PIN_INT_TYPE_R",12371],[8,"PIN_INT_TYPE_W",12371],[8,"PIN_PAD_DRIVER_R",12371],[8,"PIN_PAD_DRIVER_W",12371],[8,"PIN_WAKEUP_ENABLE_R",12371],[8,"PIN_WAKEUP_ENABLE_W",12371],[8,"SDIO_INT_H_R",12371],[8,"W",12404],[8,"R",12404],[8,"DATA_R",12404],[5,"ENABLE_SPEC",12404],[8,"DATA_W",12404],[8,"W",12419],[8,"R",12419],[8,"DATA_R",12419],[5,"ENABLE1_SPEC",12419],[8,"DATA_W",12419],[8,"W",12434],[8,"R",12434],[8,"ENABLE1_DATA_W1TC_R",12434],[5,"ENABLE1_W1TC_SPEC",12434],[8,"ENABLE1_DATA_W1TC_W",12434],[8,"W",12449],[8,"R",12449],[8,"ENABLE1_DATA_W1TS_R",12449],[5,"ENABLE1_W1TS_SPEC",12449],[8,"ENABLE1_DATA_W1TS_W",12449],[8,"W",12464],[8,"R",12464],[8,"ENABLE_DATA_W1TC_R",12464],[5,"ENABLE_W1TC_SPEC",12464],[8,"ENABLE_DATA_W1TC_W",12464],[8,"W",12479],[8,"R",12479],[8,"ENABLE_DATA_W1TS_R",12479],[5,"ENABLE_W1TS_SPEC",12479],[8,"ENABLE_DATA_W1TS_W",12479],[8,"W",12494],[8,"R",12494],[8,"IN_INV_SEL_R",12494],[5,"FUNC_IN_SEL_CFG_SPEC",12494],[8,"IN_INV_SEL_W",12494],[8,"IN_SEL_R",12494],[8,"IN_SEL_W",12494],[8,"SEL_R",12494],[8,"SEL_W",12494],[8,"W",12517],[8,"R",12517],[8,"INV_SEL_R",12517],[5,"FUNC_OUT_SEL_CFG_SPEC",12517],[8,"INV_SEL_W",12517],[8,"OEN_INV_SEL_R",12517],[8,"OEN_INV_SEL_W",12517],[8,"OEN_SEL_R",12517],[8,"OEN_SEL_W",12517],[8,"OUT_SEL_R",12517],[8,"OUT_SEL_W",12517],[8,"W",12544],[8,"R",12544],[8,"DATA_NEXT_R",12544],[5,"IN1_SPEC",12544],[8,"DATA_NEXT_W",12544],[8,"W",12559],[8,"R",12559],[8,"DATA_NEXT_R",12559],[5,"IN_SPEC",12559],[8,"DATA_NEXT_W",12559],[8,"W",12574],[8,"R",12574],[8,"DATA_R",12574],[5,"OUT_SPEC",12574],[8,"DATA_W",12574],[8,"W",12589],[8,"R",12589],[8,"DATA_R",12589],[5,"OUT1_SPEC",12589],[8,"DATA_W",12589],[8,"W",12604],[8,"R",12604],[8,"OUT1_DATA_W1TC_R",12604],[5,"OUT1_W1TC_SPEC",12604],[8,"OUT1_DATA_W1TC_W",12604],[8,"W",12619],[8,"R",12619],[8,"OUT1_DATA_W1TS_R",12619],[5,"OUT1_W1TS_SPEC",12619],[8,"OUT1_DATA_W1TS_W",12619],[8,"W",12634],[8,"R",12634],[8,"OUT_DATA_W1TC_R",12634],[5,"OUT_W1TC_SPEC",12634],[8,"OUT_DATA_W1TC_W",12634],[8,"W",12649],[8,"R",12649],[8,"OUT_DATA_W1TS_R",12649],[5,"OUT_W1TS_SPEC",12649],[8,"OUT_DATA_W1TS_W",12649],[8,"R",12664],[8,"PROCPU_INT_R",12664],[8,"R",12675],[8,"PROCPU_INT_H_R",12675],[8,"R",12686],[8,"PROCPU_NMI_INT_R",12686],[8,"R",12697],[8,"PROCPU_NMI_INT_H_R",12697],[8,"W",12708],[8,"R",12708],[8,"CONFIG_R",12708],[5,"PIN_SPEC",12708],[8,"CONFIG_W",12708],[8,"INT_ENA_R",12708],[8,"INT_ENA_W",12708],[8,"INT_TYPE_R",12708],[8,"INT_TYPE_W",12708],[8,"PAD_DRIVER_R",12708],[8,"PAD_DRIVER_W",12708],[8,"WAKEUP_ENABLE_R",12708],[8,"WAKEUP_ENABLE_W",12708],[8,"W",12739],[8,"R",12739],[8,"SDIO_SEL_R",12739],[5,"SDIO_SELECT_SPEC",12739],[8,"SDIO_SEL_W",12739],[8,"W",12754],[8,"R",12754],[8,"INT_R",12754],[5,"STATUS_SPEC",12754],[8,"INT_W",12754],[8,"W",12769],[8,"R",12769],[8,"INT_R",12769],[5,"STATUS1_SPEC",12769],[8,"INT_W",12769],[8,"W",12784],[8,"R",12784],[8,"STATUS1_INT_W1TC_R",12784],[5,"STATUS1_W1TC_SPEC",12784],[8,"STATUS1_INT_W1TC_W",12784],[8,"W",12799],[8,"R",12799],[8,"STATUS1_INT_W1TS_R",12799],[5,"STATUS1_W1TS_SPEC",12799],[8,"STATUS1_INT_W1TS_W",12799],[8,"W",12814],[8,"R",12814],[8,"STATUS_INT_W1TC_R",12814],[5,"STATUS_W1TC_SPEC",12814],[8,"STATUS_INT_W1TC_W",12814],[8,"W",12829],[8,"R",12829],[8,"STATUS_INT_W1TS_R",12829],[5,"STATUS_W1TS_SPEC",12829],[8,"STATUS_INT_W1TS_W",12829],[8,"R",12844],[8,"STRAPPING_R",12844],[8,"CG",12855],[8,"MISC",12855],[8,"SIGMADELTA",12855],[8,"VERSION",12855],[8,"W",12876],[8,"R",12876],[8,"SD_CLK_EN_R",12876],[5,"CG_SPEC",12876],[8,"SD_CLK_EN_W",12876],[8,"W",12891],[8,"R",12891],[8,"SPI_SWAP_R",12891],[5,"MISC_SPEC",12891],[8,"SPI_SWAP_W",12891],[8,"W",12906],[8,"R",12906],[8,"SD0_IN_R",12906],[5,"SIGMADELTA_SPEC",12906],[8,"SD0_IN_W",12906],[8,"SD0_PRESCALE_R",12906],[8,"SD0_PRESCALE_W",12906],[8,"W",12925],[8,"R",12925],[8,"SD_DATE_R",12925],[5,"VERSION_SPEC",12925],[8,"SD_DATE_W",12925],[8,"CFG_DATA0",12940],[8,"CFG_DATA1",12940],[8,"CFG_DATA16",12940],[8,"CFG_DATA7",12940],[8,"CIS_CONF0",12940],[8,"CIS_CONF1",12940],[8,"CIS_CONF2",12940],[8,"CIS_CONF3",12940],[8,"CIS_CONF4",12940],[8,"CIS_CONF5",12940],[8,"CIS_CONF6",12940],[8,"CIS_CONF7",12940],[8,"DATE",12940],[8,"W",12987],[8,"R",12987],[8,"DEVICE_ID_FN1_R",12987],[5,"CFG_DATA0_SPEC",12987],[8,"DEVICE_ID_FN1_W",12987],[8,"USER_ID_FN1_R",12987],[8,"USER_ID_FN1_W",12987],[8,"W",13006],[8,"R",13006],[8,"CD_DISABLE_R",13006],[8,"EMP_R",13006],[8,"FUNC1_EPS_R",13006],[8,"FUNC2_EPS_R",13006],[8,"HIGHSPEED_ENABLE_R",13006],[5,"CFG_DATA1_SPEC",13006],[8,"HIGHSPEED_ENABLE_W",13006],[8,"HIGHSPEED_MODE_R",13006],[8,"IOENABLE1_R",13006],[8,"IOENABLE2_R",13006],[8,"SDIO20_CONF0_R",13006],[8,"SDIO20_CONF0_W",13006],[8,"SDIO20_CONF1_R",13006],[8,"SDIO20_CONF1_W",13006],[8,"SDIO_CD_ENABLE_R",13006],[8,"SDIO_CD_ENABLE_W",13006],[8,"SDIO_ENABLE_R",13006],[8,"SDIO_ENABLE_W",13006],[8,"SDIO_INT_MASK_R",13006],[8,"SDIO_INT_MASK_W",13006],[8,"SDIO_IOREADY1_R",13006],[8,"SDIO_IOREADY1_W",13006],[8,"SDIO_IOREADY2_R",13006],[8,"SDIO_IOREADY2_W",13006],[8,"SDIO_VER_R",13006],[8,"SDIO_VER_W",13006],[8,"W",13067],[8,"R",13067],[8,"DEVICE_ID_FN2_R",13067],[5,"CFG_DATA16_SPEC",13067],[8,"DEVICE_ID_FN2_W",13067],[8,"USER_ID_FN2_R",13067],[8,"USER_ID_FN2_W",13067],[8,"W",13086],[8,"R",13086],[8,"CHIP_STATE_R",13086],[5,"CFG_DATA7_SPEC",13086],[8,"CHIP_STATE_W",13086],[8,"PIN_STATE_R",13086],[8,"PIN_STATE_W",13086],[8,"SDIO_IOREADY0_R",13086],[8,"SDIO_IOREADY0_W",13086],[8,"SDIO_RST_R",13086],[8,"SDIO_RST_W",13086],[8,"W",13113],[8,"R",13113],[8,"CIS_CONF_W0_R",13113],[5,"CIS_CONF0_SPEC",13113],[8,"CIS_CONF_W0_W",13113],[8,"W",13128],[8,"R",13128],[8,"CIS_CONF_W1_R",13128],[5,"CIS_CONF1_SPEC",13128],[8,"CIS_CONF_W1_W",13128],[8,"W",13143],[8,"R",13143],[8,"CIS_CONF_W2_R",13143],[5,"CIS_CONF2_SPEC",13143],[8,"CIS_CONF_W2_W",13143],[8,"W",13158],[8,"R",13158],[8,"CIS_CONF_W3_R",13158],[5,"CIS_CONF3_SPEC",13158],[8,"CIS_CONF_W3_W",13158],[8,"W",13173],[8,"R",13173],[8,"CIS_CONF_W4_R",13173],[5,"CIS_CONF4_SPEC",13173],[8,"CIS_CONF_W4_W",13173],[8,"W",13188],[8,"R",13188],[8,"CIS_CONF_W5_R",13188],[5,"CIS_CONF5_SPEC",13188],[8,"CIS_CONF_W5_W",13188],[8,"W",13203],[8,"R",13203],[8,"CIS_CONF_W6_R",13203],[5,"CIS_CONF6_SPEC",13203],[8,"CIS_CONF_W6_W",13203],[8,"W",13218],[8,"R",13218],[8,"CIS_CONF_W7_R",13218],[5,"CIS_CONF7_SPEC",13218],[8,"CIS_CONF_W7_W",13218],[8,"W",13233],[8,"R",13233],[8,"SDIO_DATE_R",13233],[5,"DATE_SPEC",13233],[8,"SDIO_DATE_W",13233],[8,"COMD",13248],[8,"CTR",13248],[8,"DATA",13248],[8,"DATE",13248],[8,"FIFO_CONF",13248],[8,"FIFO_START_ADDR",13248],[8,"INT_CLR",13248],[8,"INT_ENA",13248],[8,"INT_RAW",13248],[8,"INT_STATUS",13248],[8,"RXFIFO_ST",13248],[8,"SCL_FILTER_CFG",13248],[8,"SCL_HIGH_PERIOD",13248],[8,"SCL_LOW_PERIOD",13248],[8,"SCL_RSTART_SETUP",13248],[8,"SCL_START_HOLD",13248],[8,"SCL_STOP_HOLD",13248],[8,"SCL_STOP_SETUP",13248],[8,"SDA_FILTER_CFG",13248],[8,"SDA_HOLD",13248],[8,"SDA_SAMPLE",13248],[8,"SLAVE_ADDR",13248],[8,"SR",13248],[8,"TO",13248],[8,"W",13329],[8,"R",13329],[8,"COMMAND_R",13329],[5,"COMD_SPEC",13329],[8,"COMMAND_W",13329],[8,"COMMAND_DONE_R",13329],[8,"COMMAND_DONE_W",13329],[8,"W",13348],[8,"R",13348],[8,"CLK_EN_R",13348],[5,"CTR_SPEC",13348],[8,"CLK_EN_W",13348],[8,"MS_MODE_R",13348],[8,"MS_MODE_W",13348],[8,"RX_LSB_FIRST_R",13348],[8,"RX_LSB_FIRST_W",13348],[8,"SAMPLE_SCL_LEVEL_R",13348],[8,"SAMPLE_SCL_LEVEL_W",13348],[8,"SCL_FORCE_OUT_R",13348],[8,"SCL_FORCE_OUT_W",13348],[8,"SDA_FORCE_OUT_R",13348],[8,"SDA_FORCE_OUT_W",13348],[8,"TRANS_START_R",13348],[8,"TRANS_START_W",13348],[8,"TX_LSB_FIRST_R",13348],[8,"TX_LSB_FIRST_W",13348],[8,"R",13391],[8,"FIFO_RDATA_R",13391],[8,"W",13402],[8,"R",13402],[8,"DATE_R",13402],[5,"DATE_SPEC",13402],[8,"DATE_W",13402],[8,"W",13417],[8,"R",13417],[8,"FIFO_ADDR_CFG_EN_R",13417],[5,"FIFO_CONF_SPEC",13417],[8,"FIFO_ADDR_CFG_EN_W",13417],[8,"NONFIFO_EN_R",13417],[8,"NONFIFO_EN_W",13417],[8,"NONFIFO_RX_THRES_R",13417],[8,"NONFIFO_RX_THRES_W",13417],[8,"NONFIFO_TX_THRES_R",13417],[8,"NONFIFO_TX_THRES_W",13417],[8,"RX_FIFO_RST_R",13417],[8,"RX_FIFO_RST_W",13417],[8,"RXFIFO_FULL_THRHD_R",13417],[8,"RXFIFO_FULL_THRHD_W",13417],[8,"TX_FIFO_RST_R",13417],[8,"TX_FIFO_RST_W",13417],[8,"TXFIFO_EMPTY_THRHD_R",13417],[8,"TXFIFO_EMPTY_THRHD_W",13417],[8,"W",13460],[8,"W",13471],[5,"INT_CLR_SPEC",13471],[8,"ACK_ERR_INT_CLR_W",13471],[8,"ARBITRATION_LOST_INT_CLR_W",13471],[8,"END_DETECT_INT_CLR_W",13471],[8,"MASTER_TRAN_COMP_INT_CLR_W",13471],[8,"RX_REC_FULL_INT_CLR_W",13471],[8,"RXFIFO_FULL_INT_CLR_W",13471],[8,"RXFIFO_OVF_INT_CLR_W",13471],[8,"SLAVE_TRAN_COMP_INT_CLR_W",13471],[8,"TIME_OUT_INT_CLR_W",13471],[8,"TRANS_COMPLETE_INT_CLR_W",13471],[8,"TRANS_START_INT_CLR_W",13471],[8,"TX_SEND_EMPTY_INT_CLR_W",13471],[8,"TXFIFO_EMPTY_INT_CLR_W",13471],[8,"R",13507],[8,"ACK_ERR_INT_ENA_R",13507],[8,"W",13507],[5,"INT_ENA_SPEC",13507],[8,"ACK_ERR_INT_ENA_W",13507],[8,"ARBITRATION_LOST_INT_ENA_R",13507],[8,"ARBITRATION_LOST_INT_ENA_W",13507],[8,"END_DETECT_INT_ENA_R",13507],[8,"END_DETECT_INT_ENA_W",13507],[8,"MASTER_TRAN_COMP_INT_ENA_R",13507],[8,"MASTER_TRAN_COMP_INT_ENA_W",13507],[8,"RX_REC_FULL_INT_ENA_R",13507],[8,"RX_REC_FULL_INT_ENA_W",13507],[8,"RXFIFO_FULL_INT_ENA_R",13507],[8,"RXFIFO_FULL_INT_ENA_W",13507],[8,"RXFIFO_OVF_INT_ENA_R",13507],[8,"RXFIFO_OVF_INT_ENA_W",13507],[8,"SLAVE_TRAN_COMP_INT_ENA_R",13507],[8,"SLAVE_TRAN_COMP_INT_ENA_W",13507],[8,"TIME_OUT_INT_ENA_R",13507],[8,"TIME_OUT_INT_ENA_W",13507],[8,"TRANS_COMPLETE_INT_ENA_R",13507],[8,"TRANS_COMPLETE_INT_ENA_W",13507],[8,"TRANS_START_INT_ENA_R",13507],[8,"TRANS_START_INT_ENA_W",13507],[8,"TX_SEND_EMPTY_INT_ENA_R",13507],[8,"TX_SEND_EMPTY_INT_ENA_W",13507],[8,"TXFIFO_EMPTY_INT_ENA_R",13507],[8,"TXFIFO_EMPTY_INT_ENA_W",13507],[8,"R",13570],[8,"ACK_ERR_INT_RAW_R",13570],[8,"ARBITRATION_LOST_INT_RAW_R",13570],[8,"END_DETECT_INT_RAW_R",13570],[8,"MASTER_TRAN_COMP_INT_RAW_R",13570],[8,"RX_REC_FULL_INT_RAW_R",13570],[8,"RXFIFO_FULL_INT_RAW_R",13570],[8,"RXFIFO_OVF_INT_RAW_R",13570],[8,"SLAVE_TRAN_COMP_INT_RAW_R",13570],[8,"TIME_OUT_INT_RAW_R",13570],[8,"TRANS_COMPLETE_INT_RAW_R",13570],[8,"TRANS_START_INT_RAW_R",13570],[8,"TX_SEND_EMPTY_INT_RAW_R",13570],[8,"TXFIFO_EMPTY_INT_RAW_R",13570],[8,"R",13605],[8,"ACK_ERR_INT_ST_R",13605],[8,"ARBITRATION_LOST_INT_ST_R",13605],[8,"END_DETECT_INT_ST_R",13605],[8,"MASTER_TRAN_COMP_INT_ST_R",13605],[8,"RX_REC_FULL_INT_ST_R",13605],[8,"RXFIFO_FULL_INT_ST_R",13605],[8,"RXFIFO_OVF_INT_ST_R",13605],[8,"SLAVE_TRAN_COMP_INT_ST_R",13605],[8,"TIME_OUT_INT_ST_R",13605],[8,"TRANS_COMPLETE_INT_ST_R",13605],[8,"TRANS_START_INT_ST_R",13605],[8,"TX_SEND_EMPTY_INT_ST_R",13605],[8,"TXFIFO_EMPTY_INT_ST_R",13605],[8,"R",13640],[8,"RXFIFO_END_ADDR_R",13640],[8,"RXFIFO_START_ADDR_R",13640],[8,"TXFIFO_END_ADDR_R",13640],[8,"TXFIFO_START_ADDR_R",13640],[8,"W",13657],[8,"R",13657],[8,"SCL_FILTER_EN_R",13657],[5,"SCL_FILTER_CFG_SPEC",13657],[8,"SCL_FILTER_EN_W",13657],[8,"SCL_FILTER_THRES_R",13657],[8,"SCL_FILTER_THRES_W",13657],[8,"W",13676],[8,"R",13676],[8,"SCL_HIGH_PERIOD_R",13676],[5,"SCL_HIGH_PERIOD_SPEC",13676],[8,"SCL_HIGH_PERIOD_W",13676],[8,"W",13691],[8,"R",13691],[8,"SCL_LOW_PERIOD_R",13691],[5,"SCL_LOW_PERIOD_SPEC",13691],[8,"SCL_LOW_PERIOD_W",13691],[8,"W",13706],[8,"R",13706],[8,"TIME_R",13706],[5,"SCL_RSTART_SETUP_SPEC",13706],[8,"TIME_W",13706],[8,"W",13721],[8,"R",13721],[8,"TIME_R",13721],[5,"SCL_START_HOLD_SPEC",13721],[8,"TIME_W",13721],[8,"W",13736],[8,"R",13736],[8,"TIME_R",13736],[5,"SCL_STOP_HOLD_SPEC",13736],[8,"TIME_W",13736],[8,"W",13751],[8,"R",13751],[8,"TIME_R",13751],[5,"SCL_STOP_SETUP_SPEC",13751],[8,"TIME_W",13751],[8,"W",13766],[8,"R",13766],[8,"SDA_FILTER_EN_R",13766],[5,"SDA_FILTER_CFG_SPEC",13766],[8,"SDA_FILTER_EN_W",13766],[8,"SDA_FILTER_THRES_R",13766],[8,"SDA_FILTER_THRES_W",13766],[8,"W",13785],[8,"R",13785],[8,"TIME_R",13785],[5,"SDA_HOLD_SPEC",13785],[8,"TIME_W",13785],[8,"W",13800],[8,"R",13800],[8,"TIME_R",13800],[5,"SDA_SAMPLE_SPEC",13800],[8,"TIME_W",13800],[8,"R",13815],[8,"ADDR_10BIT_EN_R",13815],[8,"W",13815],[5,"SLAVE_ADDR_SPEC",13815],[8,"ADDR_10BIT_EN_W",13815],[8,"SLAVE_ADDR_R",13815],[8,"SLAVE_ADDR_W",13815],[8,"R",13834],[8,"ACK_REC_R",13834],[8,"ARB_LOST_R",13834],[8,"BUS_BUSY_R",13834],[8,"BYTE_TRANS_R",13834],[8,"RXFIFO_CNT_R",13834],[8,"SCL_MAIN_STATE_LAST_R",13834],[8,"SCL_STATE_LAST_R",13834],[8,"SLAVE_ADDRESSED_R",13834],[8,"SLAVE_RW_R",13834],[8,"TIME_OUT_R",13834],[8,"TXFIFO_CNT_R",13834],[8,"W",13865],[8,"R",13865],[8,"TIME_OUT_R",13865],[5,"TO_SPEC",13865],[8,"TIME_OUT_W",13865],[8,"AHB_TEST",13880],[8,"CLKM_CONF",13880],[8,"CONF",13880],[8,"CONF1",13880],[8,"CONF2",13880],[8,"CONF_CHAN",13880],[8,"CONF_SIGLE_DATA",13880],[8,"CVSD_CONF0",13880],[8,"CVSD_CONF1",13880],[8,"CVSD_CONF2",13880],[8,"DATE",13880],[8,"ESCO_CONF0",13880],[8,"FIFO_CONF",13880],[8,"IN_EOF_DES_ADDR",13880],[8,"IN_LINK",13880],[8,"INFIFO_POP",13880],[8,"INLINK_DSCR",13880],[8,"INLINK_DSCR_BF0",13880],[8,"INLINK_DSCR_BF1",13880],[8,"INT_CLR",13880],[8,"INT_ENA",13880],[8,"INT_RAW",13880],[8,"INT_ST",13880],[8,"LC_CONF",13880],[8,"LC_HUNG_CONF",13880],[8,"LC_STATE0",13880],[8,"LC_STATE1",13880],[8,"OUT_EOF_BFR_DES_ADDR",13880],[8,"OUT_EOF_DES_ADDR",13880],[8,"OUT_LINK",13880],[8,"OUTFIFO_PUSH",13880],[8,"OUTLINK_DSCR",13880],[8,"OUTLINK_DSCR_BF0",13880],[8,"OUTLINK_DSCR_BF1",13880],[8,"PD_CONF",13880],[8,"PDM_CONF",13880],[8,"PDM_FREQ_CONF",13880],[8,"PLC_CONF0",13880],[8,"PLC_CONF1",13880],[8,"PLC_CONF2",13880],[8,"RXEOF_NUM",13880],[8,"SAMPLE_RATE_CONF",13880],[8,"SCO_CONF0",13880],[8,"STATE",13880],[8,"TIMING",13880],[8,"R",14023],[8,"AHB_TESTADDR_R",14023],[8,"W",14023],[5,"AHB_TEST_SPEC",14023],[8,"AHB_TESTADDR_W",14023],[8,"AHB_TESTMODE_R",14023],[8,"AHB_TESTMODE_W",14023],[8,"W",14042],[8,"R",14042],[8,"CLK_EN_R",14042],[5,"CLKM_CONF_SPEC",14042],[8,"CLK_EN_W",14042],[8,"CLKA_ENA_R",14042],[8,"CLKA_ENA_W",14042],[8,"CLKM_DIV_A_R",14042],[8,"CLKM_DIV_A_W",14042],[8,"CLKM_DIV_B_R",14042],[8,"CLKM_DIV_B_W",14042],[8,"CLKM_DIV_NUM_R",14042],[8,"CLKM_DIV_NUM_W",14042],[8,"W",14073],[8,"R",14073],[8,"RX_FIFO_RESET_R",14073],[5,"CONF_SPEC",14073],[8,"RX_FIFO_RESET_W",14073],[8,"RX_MONO_R",14073],[8,"RX_MONO_W",14073],[8,"RX_MSB_RIGHT_R",14073],[8,"RX_MSB_RIGHT_W",14073],[8,"RX_MSB_SHIFT_R",14073],[8,"RX_MSB_SHIFT_W",14073],[8,"RX_RESET_R",14073],[8,"RX_RESET_W",14073],[8,"RX_RIGHT_FIRST_R",14073],[8,"RX_RIGHT_FIRST_W",14073],[8,"RX_SHORT_SYNC_R",14073],[8,"RX_SHORT_SYNC_W",14073],[8,"RX_SLAVE_MOD_R",14073],[8,"RX_SLAVE_MOD_W",14073],[8,"RX_START_R",14073],[8,"RX_START_W",14073],[8,"SIG_LOOPBACK_R",14073],[8,"SIG_LOOPBACK_W",14073],[8,"TX_FIFO_RESET_R",14073],[8,"TX_FIFO_RESET_W",14073],[8,"TX_MONO_R",14073],[8,"TX_MONO_W",14073],[8,"TX_MSB_RIGHT_R",14073],[8,"TX_MSB_RIGHT_W",14073],[8,"TX_MSB_SHIFT_R",14073],[8,"TX_MSB_SHIFT_W",14073],[8,"TX_RESET_R",14073],[8,"TX_RESET_W",14073],[8,"TX_RIGHT_FIRST_R",14073],[8,"TX_RIGHT_FIRST_W",14073],[8,"TX_SHORT_SYNC_R",14073],[8,"TX_SHORT_SYNC_W",14073],[8,"TX_SLAVE_MOD_R",14073],[8,"TX_SLAVE_MOD_W",14073],[8,"TX_START_R",14073],[8,"TX_START_W",14073],[8,"W",14160],[8,"R",14160],[8,"RX_PCM_BYPASS_R",14160],[5,"CONF1_SPEC",14160],[8,"RX_PCM_BYPASS_W",14160],[8,"RX_PCM_CONF_R",14160],[8,"RX_PCM_CONF_W",14160],[8,"TX_PCM_BYPASS_R",14160],[8,"TX_PCM_BYPASS_W",14160],[8,"TX_PCM_CONF_R",14160],[8,"TX_PCM_CONF_W",14160],[8,"TX_STOP_EN_R",14160],[8,"TX_STOP_EN_W",14160],[8,"TX_ZEROS_RM_EN_R",14160],[8,"TX_ZEROS_RM_EN_W",14160],[8,"W",14195],[8,"R",14195],[8,"CAMERA_EN_R",14195],[5,"CONF2_SPEC",14195],[8,"CAMERA_EN_W",14195],[8,"DATA_ENABLE_R",14195],[8,"DATA_ENABLE_W",14195],[8,"DATA_ENABLE_TEST_EN_R",14195],[8,"DATA_ENABLE_TEST_EN_W",14195],[8,"EXT_ADC_START_EN_R",14195],[8,"EXT_ADC_START_EN_W",14195],[8,"INTER_VALID_EN_R",14195],[8,"INTER_VALID_EN_W",14195],[8,"LCD_EN_R",14195],[8,"LCD_EN_W",14195],[8,"LCD_TX_SDX2_EN_R",14195],[8,"LCD_TX_SDX2_EN_W",14195],[8,"LCD_TX_WRX2_EN_R",14195],[8,"LCD_TX_WRX2_EN_W",14195],[8,"W",14238],[8,"R",14238],[8,"RX_CHAN_MOD_R",14238],[5,"CONF_CHAN_SPEC",14238],[8,"RX_CHAN_MOD_W",14238],[8,"TX_CHAN_MOD_R",14238],[8,"TX_CHAN_MOD_W",14238],[8,"W",14257],[8,"R",14257],[8,"SIGLE_DATA_R",14257],[5,"CONF_SIGLE_DATA_SPEC",14257],[8,"SIGLE_DATA_W",14257],[8,"W",14272],[8,"R",14272],[8,"CVSD_Y_MAX_R",14272],[5,"CVSD_CONF0_SPEC",14272],[8,"CVSD_Y_MAX_W",14272],[8,"CVSD_Y_MIN_R",14272],[8,"CVSD_Y_MIN_W",14272],[8,"W",14291],[8,"R",14291],[8,"CVSD_SIGMA_MAX_R",14291],[5,"CVSD_CONF1_SPEC",14291],[8,"CVSD_SIGMA_MAX_W",14291],[8,"CVSD_SIGMA_MIN_R",14291],[8,"CVSD_SIGMA_MIN_W",14291],[8,"W",14310],[8,"R",14310],[8,"CVSD_BETA_R",14310],[5,"CVSD_CONF2_SPEC",14310],[8,"CVSD_BETA_W",14310],[8,"CVSD_H_R",14310],[8,"CVSD_H_W",14310],[8,"CVSD_J_R",14310],[8,"CVSD_J_W",14310],[8,"CVSD_K_R",14310],[8,"CVSD_K_W",14310],[8,"W",14337],[8,"R",14337],[8,"I2SDATE_R",14337],[5,"DATE_SPEC",14337],[8,"I2SDATE_W",14337],[8,"W",14352],[8,"R",14352],[8,"CVSD_DEC_RESET_R",14352],[5,"ESCO_CONF0_SPEC",14352],[8,"CVSD_DEC_RESET_W",14352],[8,"CVSD_DEC_START_R",14352],[8,"CVSD_DEC_START_W",14352],[8,"ESCO_CHAN_MOD_R",14352],[8,"ESCO_CHAN_MOD_W",14352],[8,"ESCO_CVSD_DEC_PACK_ERR_R",14352],[8,"ESCO_CVSD_DEC_PACK_ERR_W",14352],[8,"ESCO_CVSD_INF_EN_R",14352],[8,"ESCO_CVSD_INF_EN_W",14352],[8,"ESCO_CVSD_PACK_LEN_8K_R",14352],[8,"ESCO_CVSD_PACK_LEN_8K_W",14352],[8,"ESCO_EN_R",14352],[8,"ESCO_EN_W",14352],[8,"PLC2DMA_EN_R",14352],[8,"PLC2DMA_EN_W",14352],[8,"PLC_EN_R",14352],[8,"PLC_EN_W",14352],[8,"W",14399],[8,"R",14399],[8,"DSCR_EN_R",14399],[5,"FIFO_CONF_SPEC",14399],[8,"DSCR_EN_W",14399],[8,"RX_DATA_NUM_R",14399],[8,"RX_DATA_NUM_W",14399],[8,"RX_FIFO_MOD_R",14399],[8,"RX_FIFO_MOD_W",14399],[8,"RX_FIFO_MOD_FORCE_EN_R",14399],[8,"RX_FIFO_MOD_FORCE_EN_W",14399],[8,"TX_DATA_NUM_R",14399],[8,"TX_DATA_NUM_W",14399],[8,"TX_FIFO_MOD_R",14399],[8,"TX_FIFO_MOD_W",14399],[8,"TX_FIFO_MOD_FORCE_EN_R",14399],[8,"TX_FIFO_MOD_FORCE_EN_W",14399],[8,"R",14438],[8,"IN_SUC_EOF_DES_ADDR_R",14438],[8,"W",14449],[8,"R",14449],[8,"INLINK_ADDR_R",14449],[5,"IN_LINK_SPEC",14449],[8,"INLINK_ADDR_W",14449],[8,"INLINK_PARK_R",14449],[8,"INLINK_RESTART_R",14449],[8,"INLINK_RESTART_W",14449],[8,"INLINK_START_R",14449],[8,"INLINK_START_W",14449],[8,"INLINK_STOP_R",14449],[8,"INLINK_STOP_W",14449],[8,"W",14478],[8,"R",14478],[8,"INFIFO_POP_R",14478],[5,"INFIFO_POP_SPEC",14478],[8,"INFIFO_POP_W",14478],[8,"INFIFO_RDATA_R",14478],[8,"R",14495],[8,"INLINK_DSCR_R",14495],[8,"R",14506],[8,"INLINK_DSCR_BF0_R",14506],[8,"R",14517],[8,"INLINK_DSCR_BF1_R",14517],[8,"W",14528],[5,"INT_CLR_SPEC",14528],[8,"IN_DONE_INT_CLR_W",14528],[8,"IN_DSCR_EMPTY_INT_CLR_W",14528],[8,"IN_DSCR_ERR_INT_CLR_W",14528],[8,"IN_ERR_EOF_INT_CLR_W",14528],[8,"IN_SUC_EOF_INT_CLR_W",14528],[8,"OUT_DONE_INT_CLR_W",14528],[8,"OUT_DSCR_ERR_INT_CLR_W",14528],[8,"OUT_EOF_INT_CLR_W",14528],[8,"OUT_TOTAL_EOF_INT_CLR_W",14528],[8,"PUT_DATA_INT_CLR_W",14528],[8,"RX_HUNG_INT_CLR_W",14528],[8,"RX_REMPTY_INT_CLR_W",14528],[8,"RX_WFULL_INT_CLR_W",14528],[8,"TAKE_DATA_INT_CLR_W",14528],[8,"TX_HUNG_INT_CLR_W",14528],[8,"TX_REMPTY_INT_CLR_W",14528],[8,"TX_WFULL_INT_CLR_W",14528],[8,"W",14572],[8,"R",14572],[8,"IN_DONE_INT_ENA_R",14572],[5,"INT_ENA_SPEC",14572],[8,"IN_DONE_INT_ENA_W",14572],[8,"IN_DSCR_EMPTY_INT_ENA_R",14572],[8,"IN_DSCR_EMPTY_INT_ENA_W",14572],[8,"IN_DSCR_ERR_INT_ENA_R",14572],[8,"IN_DSCR_ERR_INT_ENA_W",14572],[8,"IN_ERR_EOF_INT_ENA_R",14572],[8,"IN_ERR_EOF_INT_ENA_W",14572],[8,"IN_SUC_EOF_INT_ENA_R",14572],[8,"IN_SUC_EOF_INT_ENA_W",14572],[8,"OUT_DONE_INT_ENA_R",14572],[8,"OUT_DONE_INT_ENA_W",14572],[8,"OUT_DSCR_ERR_INT_ENA_R",14572],[8,"OUT_DSCR_ERR_INT_ENA_W",14572],[8,"OUT_EOF_INT_ENA_R",14572],[8,"OUT_EOF_INT_ENA_W",14572],[8,"OUT_TOTAL_EOF_INT_ENA_R",14572],[8,"OUT_TOTAL_EOF_INT_ENA_W",14572],[8,"RX_HUNG_INT_ENA_R",14572],[8,"RX_HUNG_INT_ENA_W",14572],[8,"RX_REMPTY_INT_ENA_R",14572],[8,"RX_REMPTY_INT_ENA_W",14572],[8,"RX_TAKE_DATA_INT_ENA_R",14572],[8,"RX_TAKE_DATA_INT_ENA_W",14572],[8,"RX_WFULL_INT_ENA_R",14572],[8,"RX_WFULL_INT_ENA_W",14572],[8,"TX_HUNG_INT_ENA_R",14572],[8,"TX_HUNG_INT_ENA_W",14572],[8,"TX_PUT_DATA_INT_ENA_R",14572],[8,"TX_PUT_DATA_INT_ENA_W",14572],[8,"TX_REMPTY_INT_ENA_R",14572],[8,"TX_REMPTY_INT_ENA_W",14572],[8,"TX_WFULL_INT_ENA_R",14572],[8,"TX_WFULL_INT_ENA_W",14572],[8,"R",14651],[8,"IN_DONE_INT_RAW_R",14651],[8,"IN_DSCR_EMPTY_INT_RAW_R",14651],[8,"IN_DSCR_ERR_INT_RAW_R",14651],[8,"IN_ERR_EOF_INT_RAW_R",14651],[8,"IN_SUC_EOF_INT_RAW_R",14651],[8,"OUT_DONE_INT_RAW_R",14651],[8,"OUT_DSCR_ERR_INT_RAW_R",14651],[8,"OUT_EOF_INT_RAW_R",14651],[8,"OUT_TOTAL_EOF_INT_RAW_R",14651],[8,"RX_HUNG_INT_RAW_R",14651],[8,"RX_REMPTY_INT_RAW_R",14651],[8,"RX_TAKE_DATA_INT_RAW_R",14651],[8,"RX_WFULL_INT_RAW_R",14651],[8,"TX_HUNG_INT_RAW_R",14651],[8,"TX_PUT_DATA_INT_RAW_R",14651],[8,"TX_REMPTY_INT_RAW_R",14651],[8,"TX_WFULL_INT_RAW_R",14651],[8,"R",14694],[8,"IN_DONE_INT_ST_R",14694],[8,"IN_DSCR_EMPTY_INT_ST_R",14694],[8,"IN_DSCR_ERR_INT_ST_R",14694],[8,"IN_ERR_EOF_INT_ST_R",14694],[8,"IN_SUC_EOF_INT_ST_R",14694],[8,"OUT_DONE_INT_ST_R",14694],[8,"OUT_DSCR_ERR_INT_ST_R",14694],[8,"OUT_EOF_INT_ST_R",14694],[8,"OUT_TOTAL_EOF_INT_ST_R",14694],[8,"RX_HUNG_INT_ST_R",14694],[8,"RX_REMPTY_INT_ST_R",14694],[8,"RX_TAKE_DATA_INT_ST_R",14694],[8,"RX_WFULL_INT_ST_R",14694],[8,"TX_HUNG_INT_ST_R",14694],[8,"TX_PUT_DATA_INT_ST_R",14694],[8,"TX_REMPTY_INT_ST_R",14694],[8,"TX_WFULL_INT_ST_R",14694],[8,"R",14737],[8,"AHBM_FIFO_RST_R",14737],[8,"W",14737],[5,"LC_CONF_SPEC",14737],[8,"AHBM_FIFO_RST_W",14737],[8,"AHBM_RST_R",14737],[8,"AHBM_RST_W",14737],[8,"CHECK_OWNER_R",14737],[8,"CHECK_OWNER_W",14737],[8,"IN_LOOP_TEST_R",14737],[8,"IN_LOOP_TEST_W",14737],[8,"IN_RST_R",14737],[8,"IN_RST_W",14737],[8,"INDSCR_BURST_EN_R",14737],[8,"INDSCR_BURST_EN_W",14737],[8,"MEM_TRANS_EN_R",14737],[8,"MEM_TRANS_EN_W",14737],[8,"OUT_AUTO_WRBACK_R",14737],[8,"OUT_AUTO_WRBACK_W",14737],[8,"OUT_DATA_BURST_EN_R",14737],[8,"OUT_DATA_BURST_EN_W",14737],[8,"OUT_EOF_MODE_R",14737],[8,"OUT_EOF_MODE_W",14737],[8,"OUT_LOOP_TEST_R",14737],[8,"OUT_LOOP_TEST_W",14737],[8,"OUT_NO_RESTART_CLR_R",14737],[8,"OUT_NO_RESTART_CLR_W",14737],[8,"OUT_RST_R",14737],[8,"OUT_RST_W",14737],[8,"OUTDSCR_BURST_EN_R",14737],[8,"OUTDSCR_BURST_EN_W",14737],[8,"W",14804],[8,"R",14804],[8,"LC_FIFO_TIMEOUT_R",14804],[5,"LC_HUNG_CONF_SPEC",14804],[8,"LC_FIFO_TIMEOUT_W",14804],[8,"LC_FIFO_TIMEOUT_ENA_R",14804],[8,"LC_FIFO_TIMEOUT_ENA_W",14804],[8,"LC_FIFO_TIMEOUT_SHIFT_R",14804],[8,"LC_FIFO_TIMEOUT_SHIFT_W",14804],[8,"R",14827],[8,"LC_STATE0_R",14827],[8,"R",14838],[8,"LC_STATE1_R",14838],[8,"R",14849],[8,"OUT_EOF_BFR_DES_ADDR_R",14849],[8,"R",14860],[8,"OUT_EOF_DES_ADDR_R",14860],[8,"W",14871],[8,"R",14871],[8,"OUTLINK_ADDR_R",14871],[5,"OUT_LINK_SPEC",14871],[8,"OUTLINK_ADDR_W",14871],[8,"OUTLINK_PARK_R",14871],[8,"OUTLINK_RESTART_R",14871],[8,"OUTLINK_RESTART_W",14871],[8,"OUTLINK_START_R",14871],[8,"OUTLINK_START_W",14871],[8,"OUTLINK_STOP_R",14871],[8,"OUTLINK_STOP_W",14871],[8,"W",14900],[8,"R",14900],[8,"OUTFIFO_PUSH_R",14900],[5,"OUTFIFO_PUSH_SPEC",14900],[8,"OUTFIFO_PUSH_W",14900],[8,"OUTFIFO_WDATA_R",14900],[8,"OUTFIFO_WDATA_W",14900],[8,"R",14919],[8,"OUTLINK_DSCR_R",14919],[8,"R",14930],[8,"OUTLINK_DSCR_BF0_R",14930],[8,"R",14941],[8,"OUTLINK_DSCR_BF1_R",14941],[8,"W",14952],[8,"R",14952],[8,"FIFO_FORCE_PD_R",14952],[5,"PD_CONF_SPEC",14952],[8,"FIFO_FORCE_PD_W",14952],[8,"FIFO_FORCE_PU_R",14952],[8,"FIFO_FORCE_PU_W",14952],[8,"PLC_MEM_FORCE_PD_R",14952],[8,"PLC_MEM_FORCE_PD_W",14952],[8,"PLC_MEM_FORCE_PU_R",14952],[8,"PLC_MEM_FORCE_PU_W",14952],[8,"W",14979],[8,"R",14979],[8,"PCM2PDM_CONV_EN_R",14979],[5,"PDM_CONF_SPEC",14979],[8,"PCM2PDM_CONV_EN_W",14979],[8,"PDM2PCM_CONV_EN_R",14979],[8,"PDM2PCM_CONV_EN_W",14979],[8,"RX_PDM_EN_R",14979],[8,"RX_PDM_EN_W",14979],[8,"RX_PDM_SINC_DSR_16_EN_R",14979],[8,"RX_PDM_SINC_DSR_16_EN_W",14979],[8,"TX_PDM_EN_R",14979],[8,"TX_PDM_EN_W",14979],[8,"TX_PDM_HP_BYPASS_R",14979],[8,"TX_PDM_HP_BYPASS_W",14979],[8,"TX_PDM_HP_IN_SHIFT_R",14979],[8,"TX_PDM_HP_IN_SHIFT_W",14979],[8,"TX_PDM_LP_IN_SHIFT_R",14979],[8,"TX_PDM_LP_IN_SHIFT_W",14979],[8,"TX_PDM_PRESCALE_R",14979],[8,"TX_PDM_PRESCALE_W",14979],[8,"TX_PDM_SIGMADELTA_IN_SHIFT_R",14979],[8,"TX_PDM_SIGMADELTA_IN_SHIFT_W",14979],[8,"TX_PDM_SINC_IN_SHIFT_R",14979],[8,"TX_PDM_SINC_IN_SHIFT_W",14979],[8,"TX_PDM_SINC_OSR2_R",14979],[8,"TX_PDM_SINC_OSR2_W",14979],[8,"W",15038],[8,"R",15038],[8,"TX_PDM_FP_R",15038],[5,"PDM_FREQ_CONF_SPEC",15038],[8,"TX_PDM_FP_W",15038],[8,"TX_PDM_FS_R",15038],[8,"TX_PDM_FS_W",15038],[8,"W",15057],[8,"R",15057],[8,"GOOD_PACK_MAX_R",15057],[5,"PLC_CONF0_SPEC",15057],[8,"GOOD_PACK_MAX_W",15057],[8,"MAX_SLIDE_SAMPLE_R",15057],[8,"MAX_SLIDE_SAMPLE_W",15057],[8,"N_ERR_SEG_R",15057],[8,"N_ERR_SEG_W",15057],[8,"N_MIN_ERR_R",15057],[8,"N_MIN_ERR_W",15057],[8,"PACK_LEN_8K_R",15057],[8,"PACK_LEN_8K_W",15057],[8,"SHIFT_RATE_R",15057],[8,"SHIFT_RATE_W",15057],[8,"R",15092],[8,"BAD_CEF_ATTEN_PARA_R",15092],[8,"W",15092],[5,"PLC_CONF1_SPEC",15092],[8,"BAD_CEF_ATTEN_PARA_W",15092],[8,"BAD_CEF_ATTEN_PARA_SHIFT_R",15092],[8,"BAD_CEF_ATTEN_PARA_SHIFT_W",15092],[8,"BAD_OLA_WIN2_PARA_R",15092],[8,"BAD_OLA_WIN2_PARA_W",15092],[8,"BAD_OLA_WIN2_PARA_SHIFT_R",15092],[8,"BAD_OLA_WIN2_PARA_SHIFT_W",15092],[8,"SLIDE_WIN_LEN_R",15092],[8,"SLIDE_WIN_LEN_W",15092],[8,"W",15123],[8,"R",15123],[8,"CVSD_SEG_MOD_R",15123],[5,"PLC_CONF2_SPEC",15123],[8,"CVSD_SEG_MOD_W",15123],[8,"MIN_PERIOD_R",15123],[8,"MIN_PERIOD_W",15123],[8,"W",15142],[8,"R",15142],[8,"RX_EOF_NUM_R",15142],[5,"RXEOF_NUM_SPEC",15142],[8,"RX_EOF_NUM_W",15142],[8,"W",15157],[8,"R",15157],[8,"RX_BCK_DIV_NUM_R",15157],[5,"SAMPLE_RATE_CONF_SPEC",15157],[8,"RX_BCK_DIV_NUM_W",15157],[8,"RX_BITS_MOD_R",15157],[8,"RX_BITS_MOD_W",15157],[8,"TX_BCK_DIV_NUM_R",15157],[8,"TX_BCK_DIV_NUM_W",15157],[8,"TX_BITS_MOD_R",15157],[8,"TX_BITS_MOD_W",15157],[8,"W",15184],[8,"R",15184],[8,"CVSD_ENC_RESET_R",15184],[5,"SCO_CONF0_SPEC",15184],[8,"CVSD_ENC_RESET_W",15184],[8,"CVSD_ENC_START_R",15184],[8,"CVSD_ENC_START_W",15184],[8,"SCO_NO_I2S_EN_R",15184],[8,"SCO_NO_I2S_EN_W",15184],[8,"SCO_WITH_I2S_EN_R",15184],[8,"SCO_WITH_I2S_EN_W",15184],[8,"R",15211],[8,"RX_FIFO_RESET_BACK_R",15211],[8,"TX_FIFO_RESET_BACK_R",15211],[8,"TX_IDLE_R",15211],[8,"W",15226],[8,"R",15226],[8,"DATA_ENABLE_DELAY_R",15226],[5,"TIMING_SPEC",15226],[8,"DATA_ENABLE_DELAY_W",15226],[8,"RX_BCK_IN_DELAY_R",15226],[8,"RX_BCK_IN_DELAY_W",15226],[8,"RX_BCK_OUT_DELAY_R",15226],[8,"RX_BCK_OUT_DELAY_W",15226],[8,"RX_DSYNC_SW_R",15226],[8,"RX_DSYNC_SW_W",15226],[8,"RX_SD_IN_DELAY_R",15226],[8,"RX_SD_IN_DELAY_W",15226],[8,"RX_WS_IN_DELAY_R",15226],[8,"RX_WS_IN_DELAY_W",15226],[8,"RX_WS_OUT_DELAY_R",15226],[8,"RX_WS_OUT_DELAY_W",15226],[8,"TX_BCK_IN_DELAY_R",15226],[8,"TX_BCK_IN_DELAY_W",15226],[8,"TX_BCK_IN_INV_R",15226],[8,"TX_BCK_IN_INV_W",15226],[8,"TX_BCK_OUT_DELAY_R",15226],[8,"TX_BCK_OUT_DELAY_W",15226],[8,"TX_DSYNC_SW_R",15226],[8,"TX_DSYNC_SW_W",15226],[8,"TX_SD_OUT_DELAY_R",15226],[8,"TX_SD_OUT_DELAY_W",15226],[8,"TX_WS_IN_DELAY_R",15226],[8,"TX_WS_IN_DELAY_W",15226],[8,"TX_WS_OUT_DELAY_R",15226],[8,"TX_WS_OUT_DELAY_W",15226],[8,"GPIO0",15293],[8,"GPIO1",15293],[8,"GPIO10",15293],[8,"GPIO11",15293],[8,"GPIO12",15293],[8,"GPIO13",15293],[8,"GPIO14",15293],[8,"GPIO15",15293],[8,"GPIO16",15293],[8,"GPIO17",15293],[8,"GPIO18",15293],[8,"GPIO19",15293],[8,"GPIO2",15293],[8,"GPIO20",15293],[8,"GPIO21",15293],[8,"GPIO22",15293],[8,"GPIO23",15293],[8,"GPIO24",15293],[8,"GPIO25",15293],[8,"GPIO26",15293],[8,"GPIO27",15293],[8,"GPIO3",15293],[8,"GPIO32",15293],[8,"GPIO33",15293],[8,"GPIO34",15293],[8,"GPIO35",15293],[8,"GPIO36",15293],[8,"GPIO37",15293],[8,"GPIO38",15293],[8,"GPIO39",15293],[8,"GPIO4",15293],[8,"GPIO5",15293],[8,"GPIO6",15293],[8,"GPIO7",15293],[8,"GPIO8",15293],[8,"GPIO9",15293],[8,"PIN_CTRL",15293],[8,"W",15412],[8,"R",15412],[8,"FUN_DRV_R",15412],[5,"GPIO0_SPEC",15412],[8,"FUN_DRV_W",15412],[8,"FUN_IE_R",15412],[8,"FUN_IE_W",15412],[8,"FUN_WPD_R",15412],[8,"FUN_WPD_W",15412],[8,"FUN_WPU_R",15412],[8,"FUN_WPU_W",15412],[8,"MCU_DRV_R",15412],[8,"MCU_DRV_W",15412],[8,"MCU_IE_R",15412],[8,"MCU_IE_W",15412],[8,"MCU_OE_R",15412],[8,"MCU_OE_W",15412],[8,"MCU_SEL_R",15412],[8,"MCU_SEL_W",15412],[8,"MCU_WPD_R",15412],[8,"MCU_WPD_W",15412],[8,"MCU_WPU_R",15412],[8,"MCU_WPU_W",15412],[8,"SLP_SEL_R",15412],[8,"SLP_SEL_W",15412],[8,"W",15467],[8,"R",15467],[8,"FUN_DRV_R",15467],[5,"GPIO1_SPEC",15467],[8,"FUN_DRV_W",15467],[8,"FUN_IE_R",15467],[8,"FUN_IE_W",15467],[8,"FUN_WPD_R",15467],[8,"FUN_WPD_W",15467],[8,"FUN_WPU_R",15467],[8,"FUN_WPU_W",15467],[8,"MCU_DRV_R",15467],[8,"MCU_DRV_W",15467],[8,"MCU_IE_R",15467],[8,"MCU_IE_W",15467],[8,"MCU_OE_R",15467],[8,"MCU_OE_W",15467],[8,"MCU_SEL_R",15467],[8,"MCU_SEL_W",15467],[8,"MCU_WPD_R",15467],[8,"MCU_WPD_W",15467],[8,"MCU_WPU_R",15467],[8,"MCU_WPU_W",15467],[8,"SLP_SEL_R",15467],[8,"SLP_SEL_W",15467],[8,"W",15522],[8,"R",15522],[8,"FUN_DRV_R",15522],[5,"GPIO10_SPEC",15522],[8,"FUN_DRV_W",15522],[8,"FUN_IE_R",15522],[8,"FUN_IE_W",15522],[8,"FUN_WPD_R",15522],[8,"FUN_WPD_W",15522],[8,"FUN_WPU_R",15522],[8,"FUN_WPU_W",15522],[8,"MCU_DRV_R",15522],[8,"MCU_DRV_W",15522],[8,"MCU_IE_R",15522],[8,"MCU_IE_W",15522],[8,"MCU_OE_R",15522],[8,"MCU_OE_W",15522],[8,"MCU_SEL_R",15522],[8,"MCU_SEL_W",15522],[8,"MCU_WPD_R",15522],[8,"MCU_WPD_W",15522],[8,"MCU_WPU_R",15522],[8,"MCU_WPU_W",15522],[8,"SLP_SEL_R",15522],[8,"SLP_SEL_W",15522],[8,"W",15577],[8,"R",15577],[8,"FUN_DRV_R",15577],[5,"GPIO11_SPEC",15577],[8,"FUN_DRV_W",15577],[8,"FUN_IE_R",15577],[8,"FUN_IE_W",15577],[8,"FUN_WPD_R",15577],[8,"FUN_WPD_W",15577],[8,"FUN_WPU_R",15577],[8,"FUN_WPU_W",15577],[8,"MCU_DRV_R",15577],[8,"MCU_DRV_W",15577],[8,"MCU_IE_R",15577],[8,"MCU_IE_W",15577],[8,"MCU_OE_R",15577],[8,"MCU_OE_W",15577],[8,"MCU_SEL_R",15577],[8,"MCU_SEL_W",15577],[8,"MCU_WPD_R",15577],[8,"MCU_WPD_W",15577],[8,"MCU_WPU_R",15577],[8,"MCU_WPU_W",15577],[8,"SLP_SEL_R",15577],[8,"SLP_SEL_W",15577],[8,"W",15632],[8,"R",15632],[8,"FUN_DRV_R",15632],[5,"GPIO12_SPEC",15632],[8,"FUN_DRV_W",15632],[8,"FUN_IE_R",15632],[8,"FUN_IE_W",15632],[8,"FUN_WPD_R",15632],[8,"FUN_WPD_W",15632],[8,"FUN_WPU_R",15632],[8,"FUN_WPU_W",15632],[8,"MCU_DRV_R",15632],[8,"MCU_DRV_W",15632],[8,"MCU_IE_R",15632],[8,"MCU_IE_W",15632],[8,"MCU_OE_R",15632],[8,"MCU_OE_W",15632],[8,"MCU_SEL_R",15632],[8,"MCU_SEL_W",15632],[8,"MCU_WPD_R",15632],[8,"MCU_WPD_W",15632],[8,"MCU_WPU_R",15632],[8,"MCU_WPU_W",15632],[8,"SLP_SEL_R",15632],[8,"SLP_SEL_W",15632],[8,"W",15687],[8,"R",15687],[8,"FUN_DRV_R",15687],[5,"GPIO13_SPEC",15687],[8,"FUN_DRV_W",15687],[8,"FUN_IE_R",15687],[8,"FUN_IE_W",15687],[8,"FUN_WPD_R",15687],[8,"FUN_WPD_W",15687],[8,"FUN_WPU_R",15687],[8,"FUN_WPU_W",15687],[8,"MCU_DRV_R",15687],[8,"MCU_DRV_W",15687],[8,"MCU_IE_R",15687],[8,"MCU_IE_W",15687],[8,"MCU_OE_R",15687],[8,"MCU_OE_W",15687],[8,"MCU_SEL_R",15687],[8,"MCU_SEL_W",15687],[8,"MCU_WPD_R",15687],[8,"MCU_WPD_W",15687],[8,"MCU_WPU_R",15687],[8,"MCU_WPU_W",15687],[8,"SLP_SEL_R",15687],[8,"SLP_SEL_W",15687],[8,"W",15742],[8,"R",15742],[8,"FUN_DRV_R",15742],[5,"GPIO14_SPEC",15742],[8,"FUN_DRV_W",15742],[8,"FUN_IE_R",15742],[8,"FUN_IE_W",15742],[8,"FUN_WPD_R",15742],[8,"FUN_WPD_W",15742],[8,"FUN_WPU_R",15742],[8,"FUN_WPU_W",15742],[8,"MCU_DRV_R",15742],[8,"MCU_DRV_W",15742],[8,"MCU_IE_R",15742],[8,"MCU_IE_W",15742],[8,"MCU_OE_R",15742],[8,"MCU_OE_W",15742],[8,"MCU_SEL_R",15742],[8,"MCU_SEL_W",15742],[8,"MCU_WPD_R",15742],[8,"MCU_WPD_W",15742],[8,"MCU_WPU_R",15742],[8,"MCU_WPU_W",15742],[8,"SLP_SEL_R",15742],[8,"SLP_SEL_W",15742],[8,"W",15797],[8,"R",15797],[8,"FUN_DRV_R",15797],[5,"GPIO15_SPEC",15797],[8,"FUN_DRV_W",15797],[8,"FUN_IE_R",15797],[8,"FUN_IE_W",15797],[8,"FUN_WPD_R",15797],[8,"FUN_WPD_W",15797],[8,"FUN_WPU_R",15797],[8,"FUN_WPU_W",15797],[8,"MCU_DRV_R",15797],[8,"MCU_DRV_W",15797],[8,"MCU_IE_R",15797],[8,"MCU_IE_W",15797],[8,"MCU_OE_R",15797],[8,"MCU_OE_W",15797],[8,"MCU_SEL_R",15797],[8,"MCU_SEL_W",15797],[8,"MCU_WPD_R",15797],[8,"MCU_WPD_W",15797],[8,"MCU_WPU_R",15797],[8,"MCU_WPU_W",15797],[8,"SLP_SEL_R",15797],[8,"SLP_SEL_W",15797],[8,"W",15852],[8,"R",15852],[8,"FUN_DRV_R",15852],[5,"GPIO16_SPEC",15852],[8,"FUN_DRV_W",15852],[8,"FUN_IE_R",15852],[8,"FUN_IE_W",15852],[8,"FUN_WPD_R",15852],[8,"FUN_WPD_W",15852],[8,"FUN_WPU_R",15852],[8,"FUN_WPU_W",15852],[8,"MCU_DRV_R",15852],[8,"MCU_DRV_W",15852],[8,"MCU_IE_R",15852],[8,"MCU_IE_W",15852],[8,"MCU_OE_R",15852],[8,"MCU_OE_W",15852],[8,"MCU_SEL_R",15852],[8,"MCU_SEL_W",15852],[8,"MCU_WPD_R",15852],[8,"MCU_WPD_W",15852],[8,"MCU_WPU_R",15852],[8,"MCU_WPU_W",15852],[8,"SLP_SEL_R",15852],[8,"SLP_SEL_W",15852],[8,"W",15907],[8,"R",15907],[8,"FUN_DRV_R",15907],[5,"GPIO17_SPEC",15907],[8,"FUN_DRV_W",15907],[8,"FUN_IE_R",15907],[8,"FUN_IE_W",15907],[8,"FUN_WPD_R",15907],[8,"FUN_WPD_W",15907],[8,"FUN_WPU_R",15907],[8,"FUN_WPU_W",15907],[8,"MCU_DRV_R",15907],[8,"MCU_DRV_W",15907],[8,"MCU_IE_R",15907],[8,"MCU_IE_W",15907],[8,"MCU_OE_R",15907],[8,"MCU_OE_W",15907],[8,"MCU_SEL_R",15907],[8,"MCU_SEL_W",15907],[8,"MCU_WPD_R",15907],[8,"MCU_WPD_W",15907],[8,"MCU_WPU_R",15907],[8,"MCU_WPU_W",15907],[8,"SLP_SEL_R",15907],[8,"SLP_SEL_W",15907],[8,"W",15962],[8,"R",15962],[8,"FUN_DRV_R",15962],[5,"GPIO18_SPEC",15962],[8,"FUN_DRV_W",15962],[8,"FUN_IE_R",15962],[8,"FUN_IE_W",15962],[8,"FUN_WPD_R",15962],[8,"FUN_WPD_W",15962],[8,"FUN_WPU_R",15962],[8,"FUN_WPU_W",15962],[8,"MCU_DRV_R",15962],[8,"MCU_DRV_W",15962],[8,"MCU_IE_R",15962],[8,"MCU_IE_W",15962],[8,"MCU_OE_R",15962],[8,"MCU_OE_W",15962],[8,"MCU_SEL_R",15962],[8,"MCU_SEL_W",15962],[8,"MCU_WPD_R",15962],[8,"MCU_WPD_W",15962],[8,"MCU_WPU_R",15962],[8,"MCU_WPU_W",15962],[8,"SLP_SEL_R",15962],[8,"SLP_SEL_W",15962],[8,"W",16017],[8,"R",16017],[8,"FUN_DRV_R",16017],[5,"GPIO19_SPEC",16017],[8,"FUN_DRV_W",16017],[8,"FUN_IE_R",16017],[8,"FUN_IE_W",16017],[8,"FUN_WPD_R",16017],[8,"FUN_WPD_W",16017],[8,"FUN_WPU_R",16017],[8,"FUN_WPU_W",16017],[8,"MCU_DRV_R",16017],[8,"MCU_DRV_W",16017],[8,"MCU_IE_R",16017],[8,"MCU_IE_W",16017],[8,"MCU_OE_R",16017],[8,"MCU_OE_W",16017],[8,"MCU_SEL_R",16017],[8,"MCU_SEL_W",16017],[8,"MCU_WPD_R",16017],[8,"MCU_WPD_W",16017],[8,"MCU_WPU_R",16017],[8,"MCU_WPU_W",16017],[8,"SLP_SEL_R",16017],[8,"SLP_SEL_W",16017],[8,"W",16072],[8,"R",16072],[8,"FUN_DRV_R",16072],[5,"GPIO2_SPEC",16072],[8,"FUN_DRV_W",16072],[8,"FUN_IE_R",16072],[8,"FUN_IE_W",16072],[8,"FUN_WPD_R",16072],[8,"FUN_WPD_W",16072],[8,"FUN_WPU_R",16072],[8,"FUN_WPU_W",16072],[8,"MCU_DRV_R",16072],[8,"MCU_DRV_W",16072],[8,"MCU_IE_R",16072],[8,"MCU_IE_W",16072],[8,"MCU_OE_R",16072],[8,"MCU_OE_W",16072],[8,"MCU_SEL_R",16072],[8,"MCU_SEL_W",16072],[8,"MCU_WPD_R",16072],[8,"MCU_WPD_W",16072],[8,"MCU_WPU_R",16072],[8,"MCU_WPU_W",16072],[8,"SLP_SEL_R",16072],[8,"SLP_SEL_W",16072],[8,"W",16127],[8,"R",16127],[8,"FUN_DRV_R",16127],[5,"GPIO20_SPEC",16127],[8,"FUN_DRV_W",16127],[8,"FUN_IE_R",16127],[8,"FUN_IE_W",16127],[8,"FUN_WPD_R",16127],[8,"FUN_WPD_W",16127],[8,"FUN_WPU_R",16127],[8,"FUN_WPU_W",16127],[8,"MCU_DRV_R",16127],[8,"MCU_DRV_W",16127],[8,"MCU_IE_R",16127],[8,"MCU_IE_W",16127],[8,"MCU_OE_R",16127],[8,"MCU_OE_W",16127],[8,"MCU_SEL_R",16127],[8,"MCU_SEL_W",16127],[8,"MCU_WPD_R",16127],[8,"MCU_WPD_W",16127],[8,"MCU_WPU_R",16127],[8,"MCU_WPU_W",16127],[8,"SLP_SEL_R",16127],[8,"SLP_SEL_W",16127],[8,"W",16182],[8,"R",16182],[8,"FUN_DRV_R",16182],[5,"GPIO21_SPEC",16182],[8,"FUN_DRV_W",16182],[8,"FUN_IE_R",16182],[8,"FUN_IE_W",16182],[8,"FUN_WPD_R",16182],[8,"FUN_WPD_W",16182],[8,"FUN_WPU_R",16182],[8,"FUN_WPU_W",16182],[8,"MCU_DRV_R",16182],[8,"MCU_DRV_W",16182],[8,"MCU_IE_R",16182],[8,"MCU_IE_W",16182],[8,"MCU_OE_R",16182],[8,"MCU_OE_W",16182],[8,"MCU_SEL_R",16182],[8,"MCU_SEL_W",16182],[8,"MCU_WPD_R",16182],[8,"MCU_WPD_W",16182],[8,"MCU_WPU_R",16182],[8,"MCU_WPU_W",16182],[8,"SLP_SEL_R",16182],[8,"SLP_SEL_W",16182],[8,"W",16237],[8,"R",16237],[8,"FUN_DRV_R",16237],[5,"GPIO22_SPEC",16237],[8,"FUN_DRV_W",16237],[8,"FUN_IE_R",16237],[8,"FUN_IE_W",16237],[8,"FUN_WPD_R",16237],[8,"FUN_WPD_W",16237],[8,"FUN_WPU_R",16237],[8,"FUN_WPU_W",16237],[8,"MCU_DRV_R",16237],[8,"MCU_DRV_W",16237],[8,"MCU_IE_R",16237],[8,"MCU_IE_W",16237],[8,"MCU_OE_R",16237],[8,"MCU_OE_W",16237],[8,"MCU_SEL_R",16237],[8,"MCU_SEL_W",16237],[8,"MCU_WPD_R",16237],[8,"MCU_WPD_W",16237],[8,"MCU_WPU_R",16237],[8,"MCU_WPU_W",16237],[8,"SLP_SEL_R",16237],[8,"SLP_SEL_W",16237],[8,"W",16292],[8,"R",16292],[8,"FUN_DRV_R",16292],[5,"GPIO23_SPEC",16292],[8,"FUN_DRV_W",16292],[8,"FUN_IE_R",16292],[8,"FUN_IE_W",16292],[8,"FUN_WPD_R",16292],[8,"FUN_WPD_W",16292],[8,"FUN_WPU_R",16292],[8,"FUN_WPU_W",16292],[8,"MCU_DRV_R",16292],[8,"MCU_DRV_W",16292],[8,"MCU_IE_R",16292],[8,"MCU_IE_W",16292],[8,"MCU_OE_R",16292],[8,"MCU_OE_W",16292],[8,"MCU_SEL_R",16292],[8,"MCU_SEL_W",16292],[8,"MCU_WPD_R",16292],[8,"MCU_WPD_W",16292],[8,"MCU_WPU_R",16292],[8,"MCU_WPU_W",16292],[8,"SLP_SEL_R",16292],[8,"SLP_SEL_W",16292],[8,"W",16347],[8,"R",16347],[8,"FUN_DRV_R",16347],[5,"GPIO24_SPEC",16347],[8,"FUN_DRV_W",16347],[8,"FUN_IE_R",16347],[8,"FUN_IE_W",16347],[8,"FUN_WPD_R",16347],[8,"FUN_WPD_W",16347],[8,"FUN_WPU_R",16347],[8,"FUN_WPU_W",16347],[8,"MCU_DRV_R",16347],[8,"MCU_DRV_W",16347],[8,"MCU_IE_R",16347],[8,"MCU_IE_W",16347],[8,"MCU_OE_R",16347],[8,"MCU_OE_W",16347],[8,"MCU_SEL_R",16347],[8,"MCU_SEL_W",16347],[8,"MCU_WPD_R",16347],[8,"MCU_WPD_W",16347],[8,"MCU_WPU_R",16347],[8,"MCU_WPU_W",16347],[8,"SLP_SEL_R",16347],[8,"SLP_SEL_W",16347],[8,"W",16402],[8,"R",16402],[8,"FUN_DRV_R",16402],[5,"GPIO25_SPEC",16402],[8,"FUN_DRV_W",16402],[8,"FUN_IE_R",16402],[8,"FUN_IE_W",16402],[8,"FUN_WPD_R",16402],[8,"FUN_WPD_W",16402],[8,"FUN_WPU_R",16402],[8,"FUN_WPU_W",16402],[8,"MCU_DRV_R",16402],[8,"MCU_DRV_W",16402],[8,"MCU_IE_R",16402],[8,"MCU_IE_W",16402],[8,"MCU_OE_R",16402],[8,"MCU_OE_W",16402],[8,"MCU_SEL_R",16402],[8,"MCU_SEL_W",16402],[8,"MCU_WPD_R",16402],[8,"MCU_WPD_W",16402],[8,"MCU_WPU_R",16402],[8,"MCU_WPU_W",16402],[8,"SLP_SEL_R",16402],[8,"SLP_SEL_W",16402],[8,"W",16457],[8,"R",16457],[8,"FUN_DRV_R",16457],[5,"GPIO26_SPEC",16457],[8,"FUN_DRV_W",16457],[8,"FUN_IE_R",16457],[8,"FUN_IE_W",16457],[8,"FUN_WPD_R",16457],[8,"FUN_WPD_W",16457],[8,"FUN_WPU_R",16457],[8,"FUN_WPU_W",16457],[8,"MCU_DRV_R",16457],[8,"MCU_DRV_W",16457],[8,"MCU_IE_R",16457],[8,"MCU_IE_W",16457],[8,"MCU_OE_R",16457],[8,"MCU_OE_W",16457],[8,"MCU_SEL_R",16457],[8,"MCU_SEL_W",16457],[8,"MCU_WPD_R",16457],[8,"MCU_WPD_W",16457],[8,"MCU_WPU_R",16457],[8,"MCU_WPU_W",16457],[8,"SLP_SEL_R",16457],[8,"SLP_SEL_W",16457],[8,"W",16512],[8,"R",16512],[8,"FUN_DRV_R",16512],[5,"GPIO27_SPEC",16512],[8,"FUN_DRV_W",16512],[8,"FUN_IE_R",16512],[8,"FUN_IE_W",16512],[8,"FUN_WPD_R",16512],[8,"FUN_WPD_W",16512],[8,"FUN_WPU_R",16512],[8,"FUN_WPU_W",16512],[8,"MCU_DRV_R",16512],[8,"MCU_DRV_W",16512],[8,"MCU_IE_R",16512],[8,"MCU_IE_W",16512],[8,"MCU_OE_R",16512],[8,"MCU_OE_W",16512],[8,"MCU_SEL_R",16512],[8,"MCU_SEL_W",16512],[8,"MCU_WPD_R",16512],[8,"MCU_WPD_W",16512],[8,"MCU_WPU_R",16512],[8,"MCU_WPU_W",16512],[8,"SLP_SEL_R",16512],[8,"SLP_SEL_W",16512],[8,"W",16567],[8,"R",16567],[8,"FUN_DRV_R",16567],[5,"GPIO3_SPEC",16567],[8,"FUN_DRV_W",16567],[8,"FUN_IE_R",16567],[8,"FUN_IE_W",16567],[8,"FUN_WPD_R",16567],[8,"FUN_WPD_W",16567],[8,"FUN_WPU_R",16567],[8,"FUN_WPU_W",16567],[8,"MCU_DRV_R",16567],[8,"MCU_DRV_W",16567],[8,"MCU_IE_R",16567],[8,"MCU_IE_W",16567],[8,"MCU_OE_R",16567],[8,"MCU_OE_W",16567],[8,"MCU_SEL_R",16567],[8,"MCU_SEL_W",16567],[8,"MCU_WPD_R",16567],[8,"MCU_WPD_W",16567],[8,"MCU_WPU_R",16567],[8,"MCU_WPU_W",16567],[8,"SLP_SEL_R",16567],[8,"SLP_SEL_W",16567],[8,"W",16622],[8,"R",16622],[8,"FUN_DRV_R",16622],[5,"GPIO32_SPEC",16622],[8,"FUN_DRV_W",16622],[8,"FUN_IE_R",16622],[8,"FUN_IE_W",16622],[8,"FUN_WPD_R",16622],[8,"FUN_WPD_W",16622],[8,"FUN_WPU_R",16622],[8,"FUN_WPU_W",16622],[8,"MCU_DRV_R",16622],[8,"MCU_DRV_W",16622],[8,"MCU_IE_R",16622],[8,"MCU_IE_W",16622],[8,"MCU_OE_R",16622],[8,"MCU_OE_W",16622],[8,"MCU_SEL_R",16622],[8,"MCU_SEL_W",16622],[8,"MCU_WPD_R",16622],[8,"MCU_WPD_W",16622],[8,"MCU_WPU_R",16622],[8,"MCU_WPU_W",16622],[8,"SLP_SEL_R",16622],[8,"SLP_SEL_W",16622],[8,"W",16677],[8,"R",16677],[8,"FUN_DRV_R",16677],[5,"GPIO33_SPEC",16677],[8,"FUN_DRV_W",16677],[8,"FUN_IE_R",16677],[8,"FUN_IE_W",16677],[8,"FUN_WPD_R",16677],[8,"FUN_WPD_W",16677],[8,"FUN_WPU_R",16677],[8,"FUN_WPU_W",16677],[8,"MCU_DRV_R",16677],[8,"MCU_DRV_W",16677],[8,"MCU_IE_R",16677],[8,"MCU_IE_W",16677],[8,"MCU_OE_R",16677],[8,"MCU_OE_W",16677],[8,"MCU_SEL_R",16677],[8,"MCU_SEL_W",16677],[8,"MCU_WPD_R",16677],[8,"MCU_WPD_W",16677],[8,"MCU_WPU_R",16677],[8,"MCU_WPU_W",16677],[8,"SLP_SEL_R",16677],[8,"SLP_SEL_W",16677],[8,"W",16732],[8,"R",16732],[8,"FUN_DRV_R",16732],[5,"GPIO34_SPEC",16732],[8,"FUN_DRV_W",16732],[8,"FUN_IE_R",16732],[8,"FUN_IE_W",16732],[8,"FUN_WPD_R",16732],[8,"FUN_WPD_W",16732],[8,"FUN_WPU_R",16732],[8,"FUN_WPU_W",16732],[8,"MCU_DRV_R",16732],[8,"MCU_DRV_W",16732],[8,"MCU_IE_R",16732],[8,"MCU_IE_W",16732],[8,"MCU_OE_R",16732],[8,"MCU_OE_W",16732],[8,"MCU_SEL_R",16732],[8,"MCU_SEL_W",16732],[8,"MCU_WPD_R",16732],[8,"MCU_WPD_W",16732],[8,"MCU_WPU_R",16732],[8,"MCU_WPU_W",16732],[8,"SLP_SEL_R",16732],[8,"SLP_SEL_W",16732],[8,"W",16787],[8,"R",16787],[8,"FUN_DRV_R",16787],[5,"GPIO35_SPEC",16787],[8,"FUN_DRV_W",16787],[8,"FUN_IE_R",16787],[8,"FUN_IE_W",16787],[8,"FUN_WPD_R",16787],[8,"FUN_WPD_W",16787],[8,"FUN_WPU_R",16787],[8,"FUN_WPU_W",16787],[8,"MCU_DRV_R",16787],[8,"MCU_DRV_W",16787],[8,"MCU_IE_R",16787],[8,"MCU_IE_W",16787],[8,"MCU_OE_R",16787],[8,"MCU_OE_W",16787],[8,"MCU_SEL_R",16787],[8,"MCU_SEL_W",16787],[8,"MCU_WPD_R",16787],[8,"MCU_WPD_W",16787],[8,"MCU_WPU_R",16787],[8,"MCU_WPU_W",16787],[8,"SLP_SEL_R",16787],[8,"SLP_SEL_W",16787],[8,"W",16842],[8,"R",16842],[8,"FUN_DRV_R",16842],[5,"GPIO36_SPEC",16842],[8,"FUN_DRV_W",16842],[8,"FUN_IE_R",16842],[8,"FUN_IE_W",16842],[8,"FUN_WPD_R",16842],[8,"FUN_WPD_W",16842],[8,"FUN_WPU_R",16842],[8,"FUN_WPU_W",16842],[8,"MCU_DRV_R",16842],[8,"MCU_DRV_W",16842],[8,"MCU_IE_R",16842],[8,"MCU_IE_W",16842],[8,"MCU_OE_R",16842],[8,"MCU_OE_W",16842],[8,"MCU_SEL_R",16842],[8,"MCU_SEL_W",16842],[8,"MCU_WPD_R",16842],[8,"MCU_WPD_W",16842],[8,"MCU_WPU_R",16842],[8,"MCU_WPU_W",16842],[8,"SLP_SEL_R",16842],[8,"SLP_SEL_W",16842],[8,"W",16897],[8,"R",16897],[8,"FUN_DRV_R",16897],[5,"GPIO37_SPEC",16897],[8,"FUN_DRV_W",16897],[8,"FUN_IE_R",16897],[8,"FUN_IE_W",16897],[8,"FUN_WPD_R",16897],[8,"FUN_WPD_W",16897],[8,"FUN_WPU_R",16897],[8,"FUN_WPU_W",16897],[8,"MCU_DRV_R",16897],[8,"MCU_DRV_W",16897],[8,"MCU_IE_R",16897],[8,"MCU_IE_W",16897],[8,"MCU_OE_R",16897],[8,"MCU_OE_W",16897],[8,"MCU_SEL_R",16897],[8,"MCU_SEL_W",16897],[8,"MCU_WPD_R",16897],[8,"MCU_WPD_W",16897],[8,"MCU_WPU_R",16897],[8,"MCU_WPU_W",16897],[8,"SLP_SEL_R",16897],[8,"SLP_SEL_W",16897],[8,"W",16952],[8,"R",16952],[8,"FUN_DRV_R",16952],[5,"GPIO38_SPEC",16952],[8,"FUN_DRV_W",16952],[8,"FUN_IE_R",16952],[8,"FUN_IE_W",16952],[8,"FUN_WPD_R",16952],[8,"FUN_WPD_W",16952],[8,"FUN_WPU_R",16952],[8,"FUN_WPU_W",16952],[8,"MCU_DRV_R",16952],[8,"MCU_DRV_W",16952],[8,"MCU_IE_R",16952],[8,"MCU_IE_W",16952],[8,"MCU_OE_R",16952],[8,"MCU_OE_W",16952],[8,"MCU_SEL_R",16952],[8,"MCU_SEL_W",16952],[8,"MCU_WPD_R",16952],[8,"MCU_WPD_W",16952],[8,"MCU_WPU_R",16952],[8,"MCU_WPU_W",16952],[8,"SLP_SEL_R",16952],[8,"SLP_SEL_W",16952],[8,"W",17007],[8,"R",17007],[8,"FUN_DRV_R",17007],[5,"GPIO39_SPEC",17007],[8,"FUN_DRV_W",17007],[8,"FUN_IE_R",17007],[8,"FUN_IE_W",17007],[8,"FUN_WPD_R",17007],[8,"FUN_WPD_W",17007],[8,"FUN_WPU_R",17007],[8,"FUN_WPU_W",17007],[8,"MCU_DRV_R",17007],[8,"MCU_DRV_W",17007],[8,"MCU_IE_R",17007],[8,"MCU_IE_W",17007],[8,"MCU_OE_R",17007],[8,"MCU_OE_W",17007],[8,"MCU_SEL_R",17007],[8,"MCU_SEL_W",17007],[8,"MCU_WPD_R",17007],[8,"MCU_WPD_W",17007],[8,"MCU_WPU_R",17007],[8,"MCU_WPU_W",17007],[8,"SLP_SEL_R",17007],[8,"SLP_SEL_W",17007],[8,"W",17062],[8,"R",17062],[8,"FUN_DRV_R",17062],[5,"GPIO4_SPEC",17062],[8,"FUN_DRV_W",17062],[8,"FUN_IE_R",17062],[8,"FUN_IE_W",17062],[8,"FUN_WPD_R",17062],[8,"FUN_WPD_W",17062],[8,"FUN_WPU_R",17062],[8,"FUN_WPU_W",17062],[8,"MCU_DRV_R",17062],[8,"MCU_DRV_W",17062],[8,"MCU_IE_R",17062],[8,"MCU_IE_W",17062],[8,"MCU_OE_R",17062],[8,"MCU_OE_W",17062],[8,"MCU_SEL_R",17062],[8,"MCU_SEL_W",17062],[8,"MCU_WPD_R",17062],[8,"MCU_WPD_W",17062],[8,"MCU_WPU_R",17062],[8,"MCU_WPU_W",17062],[8,"SLP_SEL_R",17062],[8,"SLP_SEL_W",17062],[8,"W",17117],[8,"R",17117],[8,"FUN_DRV_R",17117],[5,"GPIO5_SPEC",17117],[8,"FUN_DRV_W",17117],[8,"FUN_IE_R",17117],[8,"FUN_IE_W",17117],[8,"FUN_WPD_R",17117],[8,"FUN_WPD_W",17117],[8,"FUN_WPU_R",17117],[8,"FUN_WPU_W",17117],[8,"MCU_DRV_R",17117],[8,"MCU_DRV_W",17117],[8,"MCU_IE_R",17117],[8,"MCU_IE_W",17117],[8,"MCU_OE_R",17117],[8,"MCU_OE_W",17117],[8,"MCU_SEL_R",17117],[8,"MCU_SEL_W",17117],[8,"MCU_WPD_R",17117],[8,"MCU_WPD_W",17117],[8,"MCU_WPU_R",17117],[8,"MCU_WPU_W",17117],[8,"SLP_SEL_R",17117],[8,"SLP_SEL_W",17117],[8,"W",17172],[8,"R",17172],[8,"FUN_DRV_R",17172],[5,"GPIO6_SPEC",17172],[8,"FUN_DRV_W",17172],[8,"FUN_IE_R",17172],[8,"FUN_IE_W",17172],[8,"FUN_WPD_R",17172],[8,"FUN_WPD_W",17172],[8,"FUN_WPU_R",17172],[8,"FUN_WPU_W",17172],[8,"MCU_DRV_R",17172],[8,"MCU_DRV_W",17172],[8,"MCU_IE_R",17172],[8,"MCU_IE_W",17172],[8,"MCU_OE_R",17172],[8,"MCU_OE_W",17172],[8,"MCU_SEL_R",17172],[8,"MCU_SEL_W",17172],[8,"MCU_WPD_R",17172],[8,"MCU_WPD_W",17172],[8,"MCU_WPU_R",17172],[8,"MCU_WPU_W",17172],[8,"SLP_SEL_R",17172],[8,"SLP_SEL_W",17172],[8,"W",17227],[8,"R",17227],[8,"FUN_DRV_R",17227],[5,"GPIO7_SPEC",17227],[8,"FUN_DRV_W",17227],[8,"FUN_IE_R",17227],[8,"FUN_IE_W",17227],[8,"FUN_WPD_R",17227],[8,"FUN_WPD_W",17227],[8,"FUN_WPU_R",17227],[8,"FUN_WPU_W",17227],[8,"MCU_DRV_R",17227],[8,"MCU_DRV_W",17227],[8,"MCU_IE_R",17227],[8,"MCU_IE_W",17227],[8,"MCU_OE_R",17227],[8,"MCU_OE_W",17227],[8,"MCU_SEL_R",17227],[8,"MCU_SEL_W",17227],[8,"MCU_WPD_R",17227],[8,"MCU_WPD_W",17227],[8,"MCU_WPU_R",17227],[8,"MCU_WPU_W",17227],[8,"SLP_SEL_R",17227],[8,"SLP_SEL_W",17227],[8,"W",17282],[8,"R",17282],[8,"FUN_DRV_R",17282],[5,"GPIO8_SPEC",17282],[8,"FUN_DRV_W",17282],[8,"FUN_IE_R",17282],[8,"FUN_IE_W",17282],[8,"FUN_WPD_R",17282],[8,"FUN_WPD_W",17282],[8,"FUN_WPU_R",17282],[8,"FUN_WPU_W",17282],[8,"MCU_DRV_R",17282],[8,"MCU_DRV_W",17282],[8,"MCU_IE_R",17282],[8,"MCU_IE_W",17282],[8,"MCU_OE_R",17282],[8,"MCU_OE_W",17282],[8,"MCU_SEL_R",17282],[8,"MCU_SEL_W",17282],[8,"MCU_WPD_R",17282],[8,"MCU_WPD_W",17282],[8,"MCU_WPU_R",17282],[8,"MCU_WPU_W",17282],[8,"SLP_SEL_R",17282],[8,"SLP_SEL_W",17282],[8,"W",17337],[8,"R",17337],[8,"FUN_DRV_R",17337],[5,"GPIO9_SPEC",17337],[8,"FUN_DRV_W",17337],[8,"FUN_IE_R",17337],[8,"FUN_IE_W",17337],[8,"FUN_WPD_R",17337],[8,"FUN_WPD_W",17337],[8,"FUN_WPU_R",17337],[8,"FUN_WPU_W",17337],[8,"MCU_DRV_R",17337],[8,"MCU_DRV_W",17337],[8,"MCU_IE_R",17337],[8,"MCU_IE_W",17337],[8,"MCU_OE_R",17337],[8,"MCU_OE_W",17337],[8,"MCU_SEL_R",17337],[8,"MCU_SEL_W",17337],[8,"MCU_WPD_R",17337],[8,"MCU_WPD_W",17337],[8,"MCU_WPU_R",17337],[8,"MCU_WPU_W",17337],[8,"SLP_SEL_R",17337],[8,"SLP_SEL_W",17337],[8,"W",17392],[8,"R",17392],[8,"CLK1_R",17392],[5,"PIN_CTRL_SPEC",17392],[8,"CLK1_W",17392],[8,"CLK2_R",17392],[8,"CLK2_W",17392],[8,"CLK3_R",17392],[8,"CLK3_W",17392],[8,"CONF",17415],[8,"DATE",17415],[8,"HSCH_CONF0",17415],[8,"HSCH_CONF1",17415],[8,"HSCH_DUTY",17415],[8,"HSCH_DUTY_R",17415],[8,"HSCH_HPOINT",17415],[8,"HSTIMER_CONF",17415],[8,"HSTIMER_VALUE",17415],[8,"INT_CLR",17415],[8,"INT_ENA",17415],[8,"INT_RAW",17415],[8,"INT_ST",17415],[8,"LSCH_CONF0",17415],[8,"LSCH_CONF1",17415],[8,"LSCH_DUTY",17415],[8,"LSCH_DUTY_R",17415],[8,"LSCH_HPOINT",17415],[8,"LSTIMER_CONF",17415],[8,"LSTIMER_VALUE",17415],[8,"R",17593],[8,"APB_CLK_SEL_R",17593],[8,"W",17593],[5,"CONF_SPEC",17593],[8,"APB_CLK_SEL_W",17593],[8,"W",17608],[8,"R",17608],[8,"DATE_R",17608],[5,"DATE_SPEC",17608],[8,"DATE_W",17608],[8,"W",17623],[8,"R",17623],[8,"IDLE_LV_R",17623],[5,"HSCH_CONF0_SPEC",17623],[8,"IDLE_LV_W",17623],[8,"SIG_OUT_EN_R",17623],[8,"SIG_OUT_EN_W",17623],[8,"TIMER_SEL_R",17623],[8,"TIMER_SEL_W",17623],[8,"W",17646],[8,"R",17646],[8,"DUTY_CYCLE_R",17646],[5,"HSCH_CONF1_SPEC",17646],[8,"DUTY_CYCLE_W",17646],[8,"DUTY_INC_R",17646],[8,"DUTY_INC_W",17646],[8,"DUTY_NUM_R",17646],[8,"DUTY_NUM_W",17646],[8,"DUTY_SCALE_R",17646],[8,"DUTY_SCALE_W",17646],[8,"DUTY_START_R",17646],[8,"DUTY_START_W",17646],[8,"W",17677],[8,"R",17677],[8,"DUTY_R",17677],[5,"HSCH_DUTY_SPEC",17677],[8,"DUTY_W",17677],[8,"R",17692],[8,"DUTY_R_R",17692],[8,"W",17703],[8,"R",17703],[8,"HPOINT_R",17703],[5,"HSCH_HPOINT_SPEC",17703],[8,"HPOINT_W",17703],[8,"W",17718],[8,"R",17718],[8,"DIV_NUM_R",17718],[5,"HSTIMER_CONF_SPEC",17718],[8,"DIV_NUM_W",17718],[8,"DUTY_RES_R",17718],[8,"DUTY_RES_W",17718],[8,"PAUSE_R",17718],[8,"PAUSE_W",17718],[8,"RST_R",17718],[8,"RST_W",17718],[8,"TICK_SEL_R",17718],[8,"TICK_SEL_W",17718],[8,"R",17749],[8,"CNT_R",17749],[8,"W",17760],[5,"INT_CLR_SPEC",17760],[8,"DUTY_CHNG_END_HSCH0_INT_CLR_W",17760],[8,"DUTY_CHNG_END_HSCH1_INT_CLR_W",17760],[8,"DUTY_CHNG_END_HSCH2_INT_CLR_W",17760],[8,"DUTY_CHNG_END_HSCH3_INT_CLR_W",17760],[8,"DUTY_CHNG_END_HSCH4_INT_CLR_W",17760],[8,"DUTY_CHNG_END_HSCH5_INT_CLR_W",17760],[8,"DUTY_CHNG_END_HSCH6_INT_CLR_W",17760],[8,"DUTY_CHNG_END_HSCH7_INT_CLR_W",17760],[8,"DUTY_CHNG_END_LSCH0_INT_CLR_W",17760],[8,"DUTY_CHNG_END_LSCH1_INT_CLR_W",17760],[8,"DUTY_CHNG_END_LSCH2_INT_CLR_W",17760],[8,"DUTY_CHNG_END_LSCH3_INT_CLR_W",17760],[8,"DUTY_CHNG_END_LSCH4_INT_CLR_W",17760],[8,"DUTY_CHNG_END_LSCH5_INT_CLR_W",17760],[8,"DUTY_CHNG_END_LSCH6_INT_CLR_W",17760],[8,"DUTY_CHNG_END_LSCH7_INT_CLR_W",17760],[8,"HSTIMER0_OVF_INT_CLR_W",17760],[8,"HSTIMER1_OVF_INT_CLR_W",17760],[8,"HSTIMER2_OVF_INT_CLR_W",17760],[8,"HSTIMER3_OVF_INT_CLR_W",17760],[8,"LSTIMER0_OVF_INT_CLR_W",17760],[8,"LSTIMER1_OVF_INT_CLR_W",17760],[8,"LSTIMER2_OVF_INT_CLR_W",17760],[8,"LSTIMER3_OVF_INT_CLR_W",17760],[8,"W",17818],[8,"R",17818],[8,"DUTY_CHNG_END_HSCH0_INT_ENA_R",17818],[5,"INT_ENA_SPEC",17818],[8,"DUTY_CHNG_END_HSCH0_INT_ENA_W",17818],[8,"DUTY_CHNG_END_HSCH1_INT_ENA_R",17818],[8,"DUTY_CHNG_END_HSCH1_INT_ENA_W",17818],[8,"DUTY_CHNG_END_HSCH2_INT_ENA_R",17818],[8,"DUTY_CHNG_END_HSCH2_INT_ENA_W",17818],[8,"DUTY_CHNG_END_HSCH3_INT_ENA_R",17818],[8,"DUTY_CHNG_END_HSCH3_INT_ENA_W",17818],[8,"DUTY_CHNG_END_HSCH4_INT_ENA_R",17818],[8,"DUTY_CHNG_END_HSCH4_INT_ENA_W",17818],[8,"DUTY_CHNG_END_HSCH5_INT_ENA_R",17818],[8,"DUTY_CHNG_END_HSCH5_INT_ENA_W",17818],[8,"DUTY_CHNG_END_HSCH6_INT_ENA_R",17818],[8,"DUTY_CHNG_END_HSCH6_INT_ENA_W",17818],[8,"DUTY_CHNG_END_HSCH7_INT_ENA_R",17818],[8,"DUTY_CHNG_END_HSCH7_INT_ENA_W",17818],[8,"DUTY_CHNG_END_LSCH0_INT_ENA_R",17818],[8,"DUTY_CHNG_END_LSCH0_INT_ENA_W",17818],[8,"DUTY_CHNG_END_LSCH1_INT_ENA_R",17818],[8,"DUTY_CHNG_END_LSCH1_INT_ENA_W",17818],[8,"DUTY_CHNG_END_LSCH2_INT_ENA_R",17818],[8,"DUTY_CHNG_END_LSCH2_INT_ENA_W",17818],[8,"DUTY_CHNG_END_LSCH3_INT_ENA_R",17818],[8,"DUTY_CHNG_END_LSCH3_INT_ENA_W",17818],[8,"DUTY_CHNG_END_LSCH4_INT_ENA_R",17818],[8,"DUTY_CHNG_END_LSCH4_INT_ENA_W",17818],[8,"DUTY_CHNG_END_LSCH5_INT_ENA_R",17818],[8,"DUTY_CHNG_END_LSCH5_INT_ENA_W",17818],[8,"DUTY_CHNG_END_LSCH6_INT_ENA_R",17818],[8,"DUTY_CHNG_END_LSCH6_INT_ENA_W",17818],[8,"DUTY_CHNG_END_LSCH7_INT_ENA_R",17818],[8,"DUTY_CHNG_END_LSCH7_INT_ENA_W",17818],[8,"HSTIMER0_OVF_INT_ENA_R",17818],[8,"HSTIMER0_OVF_INT_ENA_W",17818],[8,"HSTIMER1_OVF_INT_ENA_R",17818],[8,"HSTIMER1_OVF_INT_ENA_W",17818],[8,"HSTIMER2_OVF_INT_ENA_R",17818],[8,"HSTIMER2_OVF_INT_ENA_W",17818],[8,"HSTIMER3_OVF_INT_ENA_R",17818],[8,"HSTIMER3_OVF_INT_ENA_W",17818],[8,"LSTIMER0_OVF_INT_ENA_R",17818],[8,"LSTIMER0_OVF_INT_ENA_W",17818],[8,"LSTIMER1_OVF_INT_ENA_R",17818],[8,"LSTIMER1_OVF_INT_ENA_W",17818],[8,"LSTIMER2_OVF_INT_ENA_R",17818],[8,"LSTIMER2_OVF_INT_ENA_W",17818],[8,"LSTIMER3_OVF_INT_ENA_R",17818],[8,"LSTIMER3_OVF_INT_ENA_W",17818],[8,"R",17925],[8,"DUTY_CHNG_END_HSCH0_INT_RAW_R",17925],[8,"DUTY_CHNG_END_HSCH1_INT_RAW_R",17925],[8,"DUTY_CHNG_END_HSCH2_INT_RAW_R",17925],[8,"DUTY_CHNG_END_HSCH3_INT_RAW_R",17925],[8,"DUTY_CHNG_END_HSCH4_INT_RAW_R",17925],[8,"DUTY_CHNG_END_HSCH5_INT_RAW_R",17925],[8,"DUTY_CHNG_END_HSCH6_INT_RAW_R",17925],[8,"DUTY_CHNG_END_HSCH7_INT_RAW_R",17925],[8,"DUTY_CHNG_END_LSCH0_INT_RAW_R",17925],[8,"DUTY_CHNG_END_LSCH1_INT_RAW_R",17925],[8,"DUTY_CHNG_END_LSCH2_INT_RAW_R",17925],[8,"DUTY_CHNG_END_LSCH3_INT_RAW_R",17925],[8,"DUTY_CHNG_END_LSCH4_INT_RAW_R",17925],[8,"DUTY_CHNG_END_LSCH5_INT_RAW_R",17925],[8,"DUTY_CHNG_END_LSCH6_INT_RAW_R",17925],[8,"DUTY_CHNG_END_LSCH7_INT_RAW_R",17925],[8,"HSTIMER0_OVF_INT_RAW_R",17925],[8,"HSTIMER1_OVF_INT_RAW_R",17925],[8,"HSTIMER2_OVF_INT_RAW_R",17925],[8,"HSTIMER3_OVF_INT_RAW_R",17925],[8,"LSTIMER0_OVF_INT_RAW_R",17925],[8,"LSTIMER1_OVF_INT_RAW_R",17925],[8,"LSTIMER2_OVF_INT_RAW_R",17925],[8,"LSTIMER3_OVF_INT_RAW_R",17925],[8,"R",17982],[8,"DUTY_CHNG_END_HSCH0_INT_ST_R",17982],[8,"DUTY_CHNG_END_HSCH1_INT_ST_R",17982],[8,"DUTY_CHNG_END_HSCH2_INT_ST_R",17982],[8,"DUTY_CHNG_END_HSCH3_INT_ST_R",17982],[8,"DUTY_CHNG_END_HSCH4_INT_ST_R",17982],[8,"DUTY_CHNG_END_HSCH5_INT_ST_R",17982],[8,"DUTY_CHNG_END_HSCH6_INT_ST_R",17982],[8,"DUTY_CHNG_END_HSCH7_INT_ST_R",17982],[8,"DUTY_CHNG_END_LSCH0_INT_ST_R",17982],[8,"DUTY_CHNG_END_LSCH1_INT_ST_R",17982],[8,"DUTY_CHNG_END_LSCH2_INT_ST_R",17982],[8,"DUTY_CHNG_END_LSCH3_INT_ST_R",17982],[8,"DUTY_CHNG_END_LSCH4_INT_ST_R",17982],[8,"DUTY_CHNG_END_LSCH5_INT_ST_R",17982],[8,"DUTY_CHNG_END_LSCH6_INT_ST_R",17982],[8,"DUTY_CHNG_END_LSCH7_INT_ST_R",17982],[8,"HSTIMER0_OVF_INT_ST_R",17982],[8,"HSTIMER1_OVF_INT_ST_R",17982],[8,"HSTIMER2_OVF_INT_ST_R",17982],[8,"HSTIMER3_OVF_INT_ST_R",17982],[8,"LSTIMER0_OVF_INT_ST_R",17982],[8,"LSTIMER1_OVF_INT_ST_R",17982],[8,"LSTIMER2_OVF_INT_ST_R",17982],[8,"LSTIMER3_OVF_INT_ST_R",17982],[8,"W",18039],[8,"R",18039],[8,"IDLE_LV_R",18039],[5,"LSCH_CONF0_SPEC",18039],[8,"IDLE_LV_W",18039],[8,"PARA_UP_R",18039],[8,"PARA_UP_W",18039],[8,"SIG_OUT_EN_R",18039],[8,"SIG_OUT_EN_W",18039],[8,"TIMER_SEL_R",18039],[8,"TIMER_SEL_W",18039],[8,"W",18066],[8,"R",18066],[8,"DUTY_CYCLE_R",18066],[5,"LSCH_CONF1_SPEC",18066],[8,"DUTY_CYCLE_W",18066],[8,"DUTY_INC_R",18066],[8,"DUTY_INC_W",18066],[8,"DUTY_NUM_R",18066],[8,"DUTY_NUM_W",18066],[8,"DUTY_SCALE_R",18066],[8,"DUTY_SCALE_W",18066],[8,"DUTY_START_R",18066],[8,"DUTY_START_W",18066],[8,"W",18097],[8,"R",18097],[8,"DUTY_R",18097],[5,"LSCH_DUTY_SPEC",18097],[8,"DUTY_W",18097],[8,"R",18112],[8,"DUTY_R_R",18112],[8,"W",18123],[8,"R",18123],[8,"HPOINT_R",18123],[5,"LSCH_HPOINT_SPEC",18123],[8,"HPOINT_W",18123],[8,"W",18138],[8,"R",18138],[8,"DIV_NUM_R",18138],[5,"LSTIMER_CONF_SPEC",18138],[8,"DIV_NUM_W",18138],[8,"DUTY_RES_R",18138],[8,"DUTY_RES_W",18138],[8,"PARA_UP_R",18138],[8,"PARA_UP_W",18138],[8,"PAUSE_R",18138],[8,"PAUSE_W",18138],[8,"RST_R",18138],[8,"RST_W",18138],[8,"TICK_SEL_R",18138],[8,"TICK_SEL_W",18138],[8,"R",18173],[8,"CNT_R",18173],[8,"CAP_CH0",18184],[8,"CAP_CH0_CFG",18184],[8,"CAP_CH1",18184],[8,"CAP_CH1_CFG",18184],[8,"CAP_CH2",18184],[8,"CAP_CH2_CFG",18184],[8,"CAP_STATUS",18184],[8,"CAP_TIMER_CFG",18184],[8,"CAP_TIMER_PHASE",18184],[8,"CARRIER0_CFG",18184],[8,"CARRIER1_CFG",18184],[8,"CARRIER2_CFG",18184],[8,"CLK",18184],[8,"CLK_CFG",18184],[8,"DT0_CFG",18184],[8,"DT0_FED_CFG",18184],[8,"DT0_RED_CFG",18184],[8,"DT1_CFG",18184],[8,"DT1_FED_CFG",18184],[8,"DT1_RED_CFG",18184],[8,"DT2_CFG",18184],[8,"DT2_FED_CFG",18184],[8,"DT2_RED_CFG",18184],[8,"FAULT_DETECT",18184],[8,"FH0_CFG0",18184],[8,"FH0_CFG1",18184],[8,"FH0_STATUS",18184],[8,"FH1_CFG0",18184],[8,"FH1_CFG1",18184],[8,"FH1_STATUS",18184],[8,"FH2_CFG0",18184],[8,"FH2_CFG1",18184],[8,"FH2_STATUS",18184],[8,"GEN0_A",18184],[8,"GEN0_B",18184],[8,"GEN0_CFG0",18184],[8,"GEN0_FORCE",18184],[8,"GEN0_STMP_CFG",18184],[8,"GEN0_TSTMP_A",18184],[8,"GEN0_TSTMP_B",18184],[8,"GEN1_A",18184],[8,"GEN1_B",18184],[8,"GEN1_CFG0",18184],[8,"GEN1_FORCE",18184],[8,"GEN1_STMP_CFG",18184],[8,"GEN1_TSTMP_A",18184],[8,"GEN1_TSTMP_B",18184],[8,"GEN2_A",18184],[8,"GEN2_B",18184],[8,"GEN2_CFG0",18184],[8,"GEN2_FORCE",18184],[8,"GEN2_STMP_CFG",18184],[8,"GEN2_TSTMP_A",18184],[8,"GEN2_TSTMP_B",18184],[8,"INT_CLR",18184],[8,"INT_ENA",18184],[8,"INT_RAW",18184],[8,"INT_ST",18184],[8,"OPERATOR_TIMERSEL",18184],[8,"TIMER0_CFG0",18184],[8,"TIMER0_CFG1",18184],[8,"TIMER0_STATUS",18184],[8,"TIMER0_SYNC",18184],[8,"TIMER1_CFG0",18184],[8,"TIMER1_CFG1",18184],[8,"TIMER1_STATUS",18184],[8,"TIMER1_SYNC",18184],[8,"TIMER2_CFG0",18184],[8,"TIMER2_CFG1",18184],[8,"TIMER2_STATUS",18184],[8,"TIMER2_SYNC",18184],[8,"TIMER_SYNCI_CFG",18184],[8,"UPDATE_CFG",18184],[8,"VERSION",18184],[8,"R",18414],[8,"CAP0_VALUE_R",18414],[8,"W",18425],[8,"R",18425],[8,"CAP0_EN_R",18425],[5,"CAP_CH0_CFG_SPEC",18425],[8,"CAP0_EN_W",18425],[8,"CAP0_IN_INVERT_R",18425],[8,"CAP0_IN_INVERT_W",18425],[8,"CAP0_MODE_R",18425],[8,"CAP0_MODE_W",18425],[8,"CAP0_PRESCALE_R",18425],[8,"CAP0_PRESCALE_W",18425],[8,"CAP0_SW_W",18425],[8,"R",18454],[8,"CAP1_VALUE_R",18454],[8,"W",18465],[8,"R",18465],[8,"CAP1_EN_R",18465],[5,"CAP_CH1_CFG_SPEC",18465],[8,"CAP1_EN_W",18465],[8,"CAP1_IN_INVERT_R",18465],[8,"CAP1_IN_INVERT_W",18465],[8,"CAP1_MODE_R",18465],[8,"CAP1_MODE_W",18465],[8,"CAP1_PRESCALE_R",18465],[8,"CAP1_PRESCALE_W",18465],[8,"CAP1_SW_W",18465],[8,"R",18494],[8,"CAP2_VALUE_R",18494],[8,"W",18505],[8,"R",18505],[8,"CAP2_EN_R",18505],[5,"CAP_CH2_CFG_SPEC",18505],[8,"CAP2_EN_W",18505],[8,"CAP2_IN_INVERT_R",18505],[8,"CAP2_IN_INVERT_W",18505],[8,"CAP2_MODE_R",18505],[8,"CAP2_MODE_W",18505],[8,"CAP2_PRESCALE_R",18505],[8,"CAP2_PRESCALE_W",18505],[8,"CAP2_SW_W",18505],[8,"R",18534],[8,"CAP0_EDGE_R",18534],[8,"CAP1_EDGE_R",18534],[8,"CAP2_EDGE_R",18534],[8,"W",18549],[5,"CAP_TIMER_CFG_SPEC",18549],[8,"CAP_SYNC_SW_W",18549],[8,"R",18549],[8,"CAP_SYNCI_EN_R",18549],[8,"CAP_SYNCI_EN_W",18549],[8,"CAP_SYNCI_SEL_R",18549],[8,"CAP_SYNCI_SEL_W",18549],[8,"CAP_TIMER_EN_R",18549],[8,"CAP_TIMER_EN_W",18549],[8,"W",18574],[8,"R",18574],[8,"CAP_TIMER_PHASE_R",18574],[5,"CAP_TIMER_PHASE_SPEC",18574],[8,"CAP_TIMER_PHASE_W",18574],[8,"W",18589],[8,"R",18589],[8,"CARRIER0_DUTY_R",18589],[5,"CARRIER0_CFG_SPEC",18589],[8,"CARRIER0_DUTY_W",18589],[8,"CARRIER0_EN_R",18589],[8,"CARRIER0_EN_W",18589],[8,"CARRIER0_IN_INVERT_R",18589],[8,"CARRIER0_IN_INVERT_W",18589],[8,"CARRIER0_OSHTWTH_R",18589],[8,"CARRIER0_OSHTWTH_W",18589],[8,"CARRIER0_OUT_INVERT_R",18589],[8,"CARRIER0_OUT_INVERT_W",18589],[8,"CARRIER0_PRESCALE_R",18589],[8,"CARRIER0_PRESCALE_W",18589],[8,"W",18624],[8,"R",18624],[8,"CARRIER1_DUTY_R",18624],[5,"CARRIER1_CFG_SPEC",18624],[8,"CARRIER1_DUTY_W",18624],[8,"CARRIER1_EN_R",18624],[8,"CARRIER1_EN_W",18624],[8,"CARRIER1_IN_INVERT_R",18624],[8,"CARRIER1_IN_INVERT_W",18624],[8,"CARRIER1_OSHTWTH_R",18624],[8,"CARRIER1_OSHTWTH_W",18624],[8,"CARRIER1_OUT_INVERT_R",18624],[8,"CARRIER1_OUT_INVERT_W",18624],[8,"CARRIER1_PRESCALE_R",18624],[8,"CARRIER1_PRESCALE_W",18624],[8,"W",18659],[8,"R",18659],[8,"CARRIER2_DUTY_R",18659],[5,"CARRIER2_CFG_SPEC",18659],[8,"CARRIER2_DUTY_W",18659],[8,"CARRIER2_EN_R",18659],[8,"CARRIER2_EN_W",18659],[8,"CARRIER2_IN_INVERT_R",18659],[8,"CARRIER2_IN_INVERT_W",18659],[8,"CARRIER2_OSHTWTH_R",18659],[8,"CARRIER2_OSHTWTH_W",18659],[8,"CARRIER2_OUT_INVERT_R",18659],[8,"CARRIER2_OUT_INVERT_W",18659],[8,"CARRIER2_PRESCALE_R",18659],[8,"CARRIER2_PRESCALE_W",18659],[8,"W",18694],[8,"R",18694],[8,"EN_R",18694],[5,"CLK_SPEC",18694],[8,"EN_W",18694],[8,"W",18709],[8,"R",18709],[8,"CLK_PRESCALE_R",18709],[5,"CLK_CFG_SPEC",18709],[8,"CLK_PRESCALE_W",18709],[8,"W",18724],[8,"R",18724],[8,"DT0_A_OUTBYPASS_R",18724],[5,"DT0_CFG_SPEC",18724],[8,"DT0_A_OUTBYPASS_W",18724],[8,"DT0_A_OUTSWAP_R",18724],[8,"DT0_A_OUTSWAP_W",18724],[8,"DT0_B_OUTBYPASS_R",18724],[8,"DT0_B_OUTBYPASS_W",18724],[8,"DT0_B_OUTSWAP_R",18724],[8,"DT0_B_OUTSWAP_W",18724],[8,"DT0_CLK_SEL_R",18724],[8,"DT0_CLK_SEL_W",18724],[8,"DT0_DEB_MODE_R",18724],[8,"DT0_DEB_MODE_W",18724],[8,"DT0_FED_INSEL_R",18724],[8,"DT0_FED_INSEL_W",18724],[8,"DT0_FED_OUTINVERT_R",18724],[8,"DT0_FED_OUTINVERT_W",18724],[8,"DT0_FED_UPMETHOD_R",18724],[8,"DT0_FED_UPMETHOD_W",18724],[8,"DT0_RED_INSEL_R",18724],[8,"DT0_RED_INSEL_W",18724],[8,"DT0_RED_OUTINVERT_R",18724],[8,"DT0_RED_OUTINVERT_W",18724],[8,"DT0_RED_UPMETHOD_R",18724],[8,"DT0_RED_UPMETHOD_W",18724],[8,"W",18783],[8,"R",18783],[8,"DT0_FED_R",18783],[5,"DT0_FED_CFG_SPEC",18783],[8,"DT0_FED_W",18783],[8,"W",18798],[8,"R",18798],[8,"DT0_RED_R",18798],[5,"DT0_RED_CFG_SPEC",18798],[8,"DT0_RED_W",18798],[8,"W",18813],[8,"R",18813],[8,"DT1_A_OUTBYPASS_R",18813],[5,"DT1_CFG_SPEC",18813],[8,"DT1_A_OUTBYPASS_W",18813],[8,"DT1_A_OUTSWAP_R",18813],[8,"DT1_A_OUTSWAP_W",18813],[8,"DT1_B_OUTBYPASS_R",18813],[8,"DT1_B_OUTBYPASS_W",18813],[8,"DT1_B_OUTSWAP_R",18813],[8,"DT1_B_OUTSWAP_W",18813],[8,"DT1_CLK_SEL_R",18813],[8,"DT1_CLK_SEL_W",18813],[8,"DT1_DEB_MODE_R",18813],[8,"DT1_DEB_MODE_W",18813],[8,"DT1_FED_INSEL_R",18813],[8,"DT1_FED_INSEL_W",18813],[8,"DT1_FED_OUTINVERT_R",18813],[8,"DT1_FED_OUTINVERT_W",18813],[8,"DT1_FED_UPMETHOD_R",18813],[8,"DT1_FED_UPMETHOD_W",18813],[8,"DT1_RED_INSEL_R",18813],[8,"DT1_RED_INSEL_W",18813],[8,"DT1_RED_OUTINVERT_R",18813],[8,"DT1_RED_OUTINVERT_W",18813],[8,"DT1_RED_UPMETHOD_R",18813],[8,"DT1_RED_UPMETHOD_W",18813],[8,"W",18872],[8,"R",18872],[8,"DT1_FED_R",18872],[5,"DT1_FED_CFG_SPEC",18872],[8,"DT1_FED_W",18872],[8,"W",18887],[8,"R",18887],[8,"DT1_RED_R",18887],[5,"DT1_RED_CFG_SPEC",18887],[8,"DT1_RED_W",18887],[8,"W",18902],[8,"R",18902],[8,"DT2_A_OUTBYPASS_R",18902],[5,"DT2_CFG_SPEC",18902],[8,"DT2_A_OUTBYPASS_W",18902],[8,"DT2_A_OUTSWAP_R",18902],[8,"DT2_A_OUTSWAP_W",18902],[8,"DT2_B_OUTBYPASS_R",18902],[8,"DT2_B_OUTBYPASS_W",18902],[8,"DT2_B_OUTSWAP_R",18902],[8,"DT2_B_OUTSWAP_W",18902],[8,"DT2_CLK_SEL_R",18902],[8,"DT2_CLK_SEL_W",18902],[8,"DT2_DEB_MODE_R",18902],[8,"DT2_DEB_MODE_W",18902],[8,"DT2_FED_INSEL_R",18902],[8,"DT2_FED_INSEL_W",18902],[8,"DT2_FED_OUTINVERT_R",18902],[8,"DT2_FED_OUTINVERT_W",18902],[8,"DT2_FED_UPMETHOD_R",18902],[8,"DT2_FED_UPMETHOD_W",18902],[8,"DT2_RED_INSEL_R",18902],[8,"DT2_RED_INSEL_W",18902],[8,"DT2_RED_OUTINVERT_R",18902],[8,"DT2_RED_OUTINVERT_W",18902],[8,"DT2_RED_UPMETHOD_R",18902],[8,"DT2_RED_UPMETHOD_W",18902],[8,"W",18961],[8,"R",18961],[8,"DT2_FED_R",18961],[5,"DT2_FED_CFG_SPEC",18961],[8,"DT2_FED_W",18961],[8,"W",18976],[8,"R",18976],[8,"DT2_RED_R",18976],[5,"DT2_RED_CFG_SPEC",18976],[8,"DT2_RED_W",18976],[8,"W",18991],[8,"R",18991],[8,"EVENT_F0_R",18991],[8,"EVENT_F1_R",18991],[8,"EVENT_F2_R",18991],[8,"F0_EN_R",18991],[5,"FAULT_DETECT_SPEC",18991],[8,"F0_EN_W",18991],[8,"F0_POLE_R",18991],[8,"F0_POLE_W",18991],[8,"F1_EN_R",18991],[8,"F1_EN_W",18991],[8,"F1_POLE_R",18991],[8,"F1_POLE_W",18991],[8,"F2_EN_R",18991],[8,"F2_EN_W",18991],[8,"F2_POLE_R",18991],[8,"F2_POLE_W",18991],[8,"W",19032],[8,"R",19032],[8,"FH0_A_CBC_D_R",19032],[5,"FH0_CFG0_SPEC",19032],[8,"FH0_A_CBC_D_W",19032],[8,"FH0_A_CBC_U_R",19032],[8,"FH0_A_CBC_U_W",19032],[8,"FH0_A_OST_D_R",19032],[8,"FH0_A_OST_D_W",19032],[8,"FH0_A_OST_U_R",19032],[8,"FH0_A_OST_U_W",19032],[8,"FH0_B_CBC_D_R",19032],[8,"FH0_B_CBC_D_W",19032],[8,"FH0_B_CBC_U_R",19032],[8,"FH0_B_CBC_U_W",19032],[8,"FH0_B_OST_D_R",19032],[8,"FH0_B_OST_D_W",19032],[8,"FH0_B_OST_U_R",19032],[8,"FH0_B_OST_U_W",19032],[8,"FH0_F0_CBC_R",19032],[8,"FH0_F0_CBC_W",19032],[8,"FH0_F0_OST_R",19032],[8,"FH0_F0_OST_W",19032],[8,"FH0_F1_CBC_R",19032],[8,"FH0_F1_CBC_W",19032],[8,"FH0_F1_OST_R",19032],[8,"FH0_F1_OST_W",19032],[8,"FH0_F2_CBC_R",19032],[8,"FH0_F2_CBC_W",19032],[8,"FH0_F2_OST_R",19032],[8,"FH0_F2_OST_W",19032],[8,"FH0_SW_CBC_R",19032],[8,"FH0_SW_CBC_W",19032],[8,"FH0_SW_OST_R",19032],[8,"FH0_SW_OST_W",19032],[8,"W",19107],[8,"R",19107],[8,"FH0_CBCPULSE_R",19107],[5,"FH0_CFG1_SPEC",19107],[8,"FH0_CBCPULSE_W",19107],[8,"FH0_CLR_OST_R",19107],[8,"FH0_CLR_OST_W",19107],[8,"FH0_FORCE_CBC_R",19107],[8,"FH0_FORCE_CBC_W",19107],[8,"FH0_FORCE_OST_R",19107],[8,"FH0_FORCE_OST_W",19107],[8,"R",19134],[8,"FH0_CBC_ON_R",19134],[8,"FH0_OST_ON_R",19134],[8,"W",19147],[8,"R",19147],[8,"FH1_A_CBC_D_R",19147],[5,"FH1_CFG0_SPEC",19147],[8,"FH1_A_CBC_D_W",19147],[8,"FH1_A_CBC_U_R",19147],[8,"FH1_A_CBC_U_W",19147],[8,"FH1_A_OST_D_R",19147],[8,"FH1_A_OST_D_W",19147],[8,"FH1_A_OST_U_R",19147],[8,"FH1_A_OST_U_W",19147],[8,"FH1_B_CBC_D_R",19147],[8,"FH1_B_CBC_D_W",19147],[8,"FH1_B_CBC_U_R",19147],[8,"FH1_B_CBC_U_W",19147],[8,"FH1_B_OST_D_R",19147],[8,"FH1_B_OST_D_W",19147],[8,"FH1_B_OST_U_R",19147],[8,"FH1_B_OST_U_W",19147],[8,"FH1_F0_CBC_R",19147],[8,"FH1_F0_CBC_W",19147],[8,"FH1_F0_OST_R",19147],[8,"FH1_F0_OST_W",19147],[8,"FH1_F1_CBC_R",19147],[8,"FH1_F1_CBC_W",19147],[8,"FH1_F1_OST_R",19147],[8,"FH1_F1_OST_W",19147],[8,"FH1_F2_CBC_R",19147],[8,"FH1_F2_CBC_W",19147],[8,"FH1_F2_OST_R",19147],[8,"FH1_F2_OST_W",19147],[8,"FH1_SW_CBC_R",19147],[8,"FH1_SW_CBC_W",19147],[8,"FH1_SW_OST_R",19147],[8,"FH1_SW_OST_W",19147],[8,"W",19222],[8,"R",19222],[8,"FH1_CBCPULSE_R",19222],[5,"FH1_CFG1_SPEC",19222],[8,"FH1_CBCPULSE_W",19222],[8,"FH1_CLR_OST_R",19222],[8,"FH1_CLR_OST_W",19222],[8,"FH1_FORCE_CBC_R",19222],[8,"FH1_FORCE_CBC_W",19222],[8,"FH1_FORCE_OST_R",19222],[8,"FH1_FORCE_OST_W",19222],[8,"R",19249],[8,"FH1_CBC_ON_R",19249],[8,"FH1_OST_ON_R",19249],[8,"W",19262],[8,"R",19262],[8,"FH2_A_CBC_D_R",19262],[5,"FH2_CFG0_SPEC",19262],[8,"FH2_A_CBC_D_W",19262],[8,"FH2_A_CBC_U_R",19262],[8,"FH2_A_CBC_U_W",19262],[8,"FH2_A_OST_D_R",19262],[8,"FH2_A_OST_D_W",19262],[8,"FH2_A_OST_U_R",19262],[8,"FH2_A_OST_U_W",19262],[8,"FH2_B_CBC_D_R",19262],[8,"FH2_B_CBC_D_W",19262],[8,"FH2_B_CBC_U_R",19262],[8,"FH2_B_CBC_U_W",19262],[8,"FH2_B_OST_D_R",19262],[8,"FH2_B_OST_D_W",19262],[8,"FH2_B_OST_U_R",19262],[8,"FH2_B_OST_U_W",19262],[8,"FH2_F0_CBC_R",19262],[8,"FH2_F0_CBC_W",19262],[8,"FH2_F0_OST_R",19262],[8,"FH2_F0_OST_W",19262],[8,"FH2_F1_CBC_R",19262],[8,"FH2_F1_CBC_W",19262],[8,"FH2_F1_OST_R",19262],[8,"FH2_F1_OST_W",19262],[8,"FH2_F2_CBC_R",19262],[8,"FH2_F2_CBC_W",19262],[8,"FH2_F2_OST_R",19262],[8,"FH2_F2_OST_W",19262],[8,"FH2_SW_CBC_R",19262],[8,"FH2_SW_CBC_W",19262],[8,"FH2_SW_OST_R",19262],[8,"FH2_SW_OST_W",19262],[8,"W",19337],[8,"R",19337],[8,"FH2_CBCPULSE_R",19337],[5,"FH2_CFG1_SPEC",19337],[8,"FH2_CBCPULSE_W",19337],[8,"FH2_CLR_OST_R",19337],[8,"FH2_CLR_OST_W",19337],[8,"FH2_FORCE_CBC_R",19337],[8,"FH2_FORCE_CBC_W",19337],[8,"FH2_FORCE_OST_R",19337],[8,"FH2_FORCE_OST_W",19337],[8,"R",19364],[8,"FH2_CBC_ON_R",19364],[8,"FH2_OST_ON_R",19364],[8,"W",19377],[8,"R",19377],[8,"DT0_R",19377],[5,"GEN0_A_SPEC",19377],[8,"DT0_W",19377],[8,"DT1_R",19377],[8,"DT1_W",19377],[8,"DTEA_R",19377],[8,"DTEA_W",19377],[8,"DTEB_R",19377],[8,"DTEB_W",19377],[8,"DTEP_R",19377],[8,"DTEP_W",19377],[8,"DTEZ_R",19377],[8,"DTEZ_W",19377],[8,"UT0_R",19377],[8,"UT0_W",19377],[8,"UT1_R",19377],[8,"UT1_W",19377],[8,"UTEA_R",19377],[8,"UTEA_W",19377],[8,"UTEB_R",19377],[8,"UTEB_W",19377],[8,"UTEP_R",19377],[8,"UTEP_W",19377],[8,"UTEZ_R",19377],[8,"UTEZ_W",19377],[8,"W",19436],[8,"R",19436],[8,"DT0_R",19436],[5,"GEN0_B_SPEC",19436],[8,"DT0_W",19436],[8,"DT1_R",19436],[8,"DT1_W",19436],[8,"DTEA_R",19436],[8,"DTEA_W",19436],[8,"DTEB_R",19436],[8,"DTEB_W",19436],[8,"DTEP_R",19436],[8,"DTEP_W",19436],[8,"DTEZ_R",19436],[8,"DTEZ_W",19436],[8,"UT0_R",19436],[8,"UT0_W",19436],[8,"UT1_R",19436],[8,"UT1_W",19436],[8,"UTEA_R",19436],[8,"UTEA_W",19436],[8,"UTEB_R",19436],[8,"UTEB_W",19436],[8,"UTEP_R",19436],[8,"UTEP_W",19436],[8,"UTEZ_R",19436],[8,"UTEZ_W",19436],[8,"W",19495],[8,"R",19495],[8,"GEN0_CFG_UPMETHOD_R",19495],[5,"GEN0_CFG0_SPEC",19495],[8,"GEN0_CFG_UPMETHOD_W",19495],[8,"GEN0_T0_SEL_R",19495],[8,"GEN0_T0_SEL_W",19495],[8,"GEN0_T1_SEL_R",19495],[8,"GEN0_T1_SEL_W",19495],[8,"W",19518],[8,"R",19518],[8,"GEN0_A_CNTUFORCE_MODE_R",19518],[5,"GEN0_FORCE_SPEC",19518],[8,"GEN0_A_CNTUFORCE_MODE_W",19518],[8,"GEN0_A_NCIFORCE_R",19518],[8,"GEN0_A_NCIFORCE_W",19518],[8,"GEN0_A_NCIFORCE_MODE_R",19518],[8,"GEN0_A_NCIFORCE_MODE_W",19518],[8,"GEN0_B_CNTUFORCE_MODE_R",19518],[8,"GEN0_B_CNTUFORCE_MODE_W",19518],[8,"GEN0_B_NCIFORCE_R",19518],[8,"GEN0_B_NCIFORCE_W",19518],[8,"GEN0_B_NCIFORCE_MODE_R",19518],[8,"GEN0_B_NCIFORCE_MODE_W",19518],[8,"GEN0_CNTUFORCE_UPMETHOD_R",19518],[8,"GEN0_CNTUFORCE_UPMETHOD_W",19518],[8,"W",19557],[8,"R",19557],[8,"GEN0_A_SHDW_FULL_R",19557],[5,"GEN0_STMP_CFG_SPEC",19557],[8,"GEN0_A_SHDW_FULL_W",19557],[8,"GEN0_A_UPMETHOD_R",19557],[8,"GEN0_A_UPMETHOD_W",19557],[8,"GEN0_B_SHDW_FULL_R",19557],[8,"GEN0_B_SHDW_FULL_W",19557],[8,"GEN0_B_UPMETHOD_R",19557],[8,"GEN0_B_UPMETHOD_W",19557],[8,"W",19584],[8,"R",19584],[8,"GEN0_A_R",19584],[5,"GEN0_TSTMP_A_SPEC",19584],[8,"GEN0_A_W",19584],[8,"W",19599],[8,"R",19599],[8,"GEN0_B_R",19599],[5,"GEN0_TSTMP_B_SPEC",19599],[8,"GEN0_B_W",19599],[8,"W",19614],[8,"R",19614],[8,"DT0_R",19614],[5,"GEN1_A_SPEC",19614],[8,"DT0_W",19614],[8,"DT1_R",19614],[8,"DT1_W",19614],[8,"DTEA_R",19614],[8,"DTEA_W",19614],[8,"DTEB_R",19614],[8,"DTEB_W",19614],[8,"DTEP_R",19614],[8,"DTEP_W",19614],[8,"DTEZ_R",19614],[8,"DTEZ_W",19614],[8,"UT0_R",19614],[8,"UT0_W",19614],[8,"UT1_R",19614],[8,"UT1_W",19614],[8,"UTEA_R",19614],[8,"UTEA_W",19614],[8,"UTEB_R",19614],[8,"UTEB_W",19614],[8,"UTEP_R",19614],[8,"UTEP_W",19614],[8,"UTEZ_R",19614],[8,"UTEZ_W",19614],[8,"W",19673],[8,"R",19673],[8,"DT0_R",19673],[5,"GEN1_B_SPEC",19673],[8,"DT0_W",19673],[8,"DT1_R",19673],[8,"DT1_W",19673],[8,"DTEA_R",19673],[8,"DTEA_W",19673],[8,"DTEB_R",19673],[8,"DTEB_W",19673],[8,"DTEP_R",19673],[8,"DTEP_W",19673],[8,"DTEZ_R",19673],[8,"DTEZ_W",19673],[8,"UT0_R",19673],[8,"UT0_W",19673],[8,"UT1_R",19673],[8,"UT1_W",19673],[8,"UTEA_R",19673],[8,"UTEA_W",19673],[8,"UTEB_R",19673],[8,"UTEB_W",19673],[8,"UTEP_R",19673],[8,"UTEP_W",19673],[8,"UTEZ_R",19673],[8,"UTEZ_W",19673],[8,"W",19732],[8,"R",19732],[8,"GEN1_CFG_UPMETHOD_R",19732],[5,"GEN1_CFG0_SPEC",19732],[8,"GEN1_CFG_UPMETHOD_W",19732],[8,"GEN1_T0_SEL_R",19732],[8,"GEN1_T0_SEL_W",19732],[8,"GEN1_T1_SEL_R",19732],[8,"GEN1_T1_SEL_W",19732],[8,"W",19755],[8,"R",19755],[8,"GEN1_A_CNTUFORCE_MODE_R",19755],[5,"GEN1_FORCE_SPEC",19755],[8,"GEN1_A_CNTUFORCE_MODE_W",19755],[8,"GEN1_A_NCIFORCE_R",19755],[8,"GEN1_A_NCIFORCE_W",19755],[8,"GEN1_A_NCIFORCE_MODE_R",19755],[8,"GEN1_A_NCIFORCE_MODE_W",19755],[8,"GEN1_B_CNTUFORCE_MODE_R",19755],[8,"GEN1_B_CNTUFORCE_MODE_W",19755],[8,"GEN1_B_NCIFORCE_R",19755],[8,"GEN1_B_NCIFORCE_W",19755],[8,"GEN1_B_NCIFORCE_MODE_R",19755],[8,"GEN1_B_NCIFORCE_MODE_W",19755],[8,"GEN1_CNTUFORCE_UPMETHOD_R",19755],[8,"GEN1_CNTUFORCE_UPMETHOD_W",19755],[8,"W",19794],[8,"R",19794],[8,"GEN1_A_SHDW_FULL_R",19794],[5,"GEN1_STMP_CFG_SPEC",19794],[8,"GEN1_A_SHDW_FULL_W",19794],[8,"GEN1_A_UPMETHOD_R",19794],[8,"GEN1_A_UPMETHOD_W",19794],[8,"GEN1_B_SHDW_FULL_R",19794],[8,"GEN1_B_SHDW_FULL_W",19794],[8,"GEN1_B_UPMETHOD_R",19794],[8,"GEN1_B_UPMETHOD_W",19794],[8,"W",19821],[8,"R",19821],[8,"GEN1_A_R",19821],[5,"GEN1_TSTMP_A_SPEC",19821],[8,"GEN1_A_W",19821],[8,"W",19836],[8,"R",19836],[8,"GEN1_B_R",19836],[5,"GEN1_TSTMP_B_SPEC",19836],[8,"GEN1_B_W",19836],[8,"W",19851],[8,"R",19851],[8,"DT0_R",19851],[5,"GEN2_A_SPEC",19851],[8,"DT0_W",19851],[8,"DT1_R",19851],[8,"DT1_W",19851],[8,"DTEA_R",19851],[8,"DTEA_W",19851],[8,"DTEB_R",19851],[8,"DTEB_W",19851],[8,"DTEP_R",19851],[8,"DTEP_W",19851],[8,"DTEZ_R",19851],[8,"DTEZ_W",19851],[8,"UT0_R",19851],[8,"UT0_W",19851],[8,"UT1_R",19851],[8,"UT1_W",19851],[8,"UTEA_R",19851],[8,"UTEA_W",19851],[8,"UTEB_R",19851],[8,"UTEB_W",19851],[8,"UTEP_R",19851],[8,"UTEP_W",19851],[8,"UTEZ_R",19851],[8,"UTEZ_W",19851],[8,"W",19910],[8,"R",19910],[8,"DT0_R",19910],[5,"GEN2_B_SPEC",19910],[8,"DT0_W",19910],[8,"DT1_R",19910],[8,"DT1_W",19910],[8,"DTEA_R",19910],[8,"DTEA_W",19910],[8,"DTEB_R",19910],[8,"DTEB_W",19910],[8,"DTEP_R",19910],[8,"DTEP_W",19910],[8,"DTEZ_R",19910],[8,"DTEZ_W",19910],[8,"UT0_R",19910],[8,"UT0_W",19910],[8,"UT1_R",19910],[8,"UT1_W",19910],[8,"UTEA_R",19910],[8,"UTEA_W",19910],[8,"UTEB_R",19910],[8,"UTEB_W",19910],[8,"UTEP_R",19910],[8,"UTEP_W",19910],[8,"UTEZ_R",19910],[8,"UTEZ_W",19910],[8,"W",19969],[8,"R",19969],[8,"GEN2_CFG_UPMETHOD_R",19969],[5,"GEN2_CFG0_SPEC",19969],[8,"GEN2_CFG_UPMETHOD_W",19969],[8,"GEN2_T0_SEL_R",19969],[8,"GEN2_T0_SEL_W",19969],[8,"GEN2_T1_SEL_R",19969],[8,"GEN2_T1_SEL_W",19969],[8,"W",19992],[8,"R",19992],[8,"GEN2_A_CNTUFORCE_MODE_R",19992],[5,"GEN2_FORCE_SPEC",19992],[8,"GEN2_A_CNTUFORCE_MODE_W",19992],[8,"GEN2_A_NCIFORCE_R",19992],[8,"GEN2_A_NCIFORCE_W",19992],[8,"GEN2_A_NCIFORCE_MODE_R",19992],[8,"GEN2_A_NCIFORCE_MODE_W",19992],[8,"GEN2_B_CNTUFORCE_MODE_R",19992],[8,"GEN2_B_CNTUFORCE_MODE_W",19992],[8,"GEN2_B_NCIFORCE_R",19992],[8,"GEN2_B_NCIFORCE_W",19992],[8,"GEN2_B_NCIFORCE_MODE_R",19992],[8,"GEN2_B_NCIFORCE_MODE_W",19992],[8,"GEN2_CNTUFORCE_UPMETHOD_R",19992],[8,"GEN2_CNTUFORCE_UPMETHOD_W",19992],[8,"W",20031],[8,"R",20031],[8,"GEN2_A_SHDW_FULL_R",20031],[5,"GEN2_STMP_CFG_SPEC",20031],[8,"GEN2_A_SHDW_FULL_W",20031],[8,"GEN2_A_UPMETHOD_R",20031],[8,"GEN2_A_UPMETHOD_W",20031],[8,"GEN2_B_SHDW_FULL_R",20031],[8,"GEN2_B_SHDW_FULL_W",20031],[8,"GEN2_B_UPMETHOD_R",20031],[8,"GEN2_B_UPMETHOD_W",20031],[8,"W",20058],[8,"R",20058],[8,"GEN2_A_R",20058],[5,"GEN2_TSTMP_A_SPEC",20058],[8,"GEN2_A_W",20058],[8,"W",20073],[8,"R",20073],[8,"GEN2_B_R",20073],[5,"GEN2_TSTMP_B_SPEC",20073],[8,"GEN2_B_W",20073],[8,"W",20088],[5,"INT_CLR_SPEC",20088],[8,"CAP0_INT_CLR_W",20088],[8,"CAP1_INT_CLR_W",20088],[8,"CAP2_INT_CLR_W",20088],[8,"FAULT0_CLR_INT_CLR_W",20088],[8,"FAULT0_INT_CLR_W",20088],[8,"FAULT1_CLR_INT_CLR_W",20088],[8,"FAULT1_INT_CLR_W",20088],[8,"FAULT2_CLR_INT_CLR_W",20088],[8,"FAULT2_INT_CLR_W",20088],[8,"FH0_CBC_INT_CLR_W",20088],[8,"FH0_OST_INT_CLR_W",20088],[8,"FH1_CBC_INT_CLR_W",20088],[8,"FH1_OST_INT_CLR_W",20088],[8,"FH2_CBC_INT_CLR_W",20088],[8,"FH2_OST_INT_CLR_W",20088],[8,"OP0_TEA_INT_CLR_W",20088],[8,"OP0_TEB_INT_CLR_W",20088],[8,"OP1_TEA_INT_CLR_W",20088],[8,"OP1_TEB_INT_CLR_W",20088],[8,"OP2_TEA_INT_CLR_W",20088],[8,"OP2_TEB_INT_CLR_W",20088],[8,"TIMER0_STOP_INT_CLR_W",20088],[8,"TIMER0_TEP_INT_CLR_W",20088],[8,"TIMER0_TEZ_INT_CLR_W",20088],[8,"TIMER1_STOP_INT_CLR_W",20088],[8,"TIMER1_TEP_INT_CLR_W",20088],[8,"TIMER1_TEZ_INT_CLR_W",20088],[8,"TIMER2_STOP_INT_CLR_W",20088],[8,"TIMER2_TEP_INT_CLR_W",20088],[8,"TIMER2_TEZ_INT_CLR_W",20088],[8,"W",20158],[8,"R",20158],[8,"CAP0_INT_ENA_R",20158],[5,"INT_ENA_SPEC",20158],[8,"CAP0_INT_ENA_W",20158],[8,"CAP1_INT_ENA_R",20158],[8,"CAP1_INT_ENA_W",20158],[8,"CAP2_INT_ENA_R",20158],[8,"CAP2_INT_ENA_W",20158],[8,"FAULT0_CLR_INT_ENA_R",20158],[8,"FAULT0_CLR_INT_ENA_W",20158],[8,"FAULT0_INT_ENA_R",20158],[8,"FAULT0_INT_ENA_W",20158],[8,"FAULT1_CLR_INT_ENA_R",20158],[8,"FAULT1_CLR_INT_ENA_W",20158],[8,"FAULT1_INT_ENA_R",20158],[8,"FAULT1_INT_ENA_W",20158],[8,"FAULT2_CLR_INT_ENA_R",20158],[8,"FAULT2_CLR_INT_ENA_W",20158],[8,"FAULT2_INT_ENA_R",20158],[8,"FAULT2_INT_ENA_W",20158],[8,"FH0_CBC_INT_ENA_R",20158],[8,"FH0_CBC_INT_ENA_W",20158],[8,"FH0_OST_INT_ENA_R",20158],[8,"FH0_OST_INT_ENA_W",20158],[8,"FH1_CBC_INT_ENA_R",20158],[8,"FH1_CBC_INT_ENA_W",20158],[8,"FH1_OST_INT_ENA_R",20158],[8,"FH1_OST_INT_ENA_W",20158],[8,"FH2_CBC_INT_ENA_R",20158],[8,"FH2_CBC_INT_ENA_W",20158],[8,"FH2_OST_INT_ENA_R",20158],[8,"FH2_OST_INT_ENA_W",20158],[8,"OP0_TEA_INT_ENA_R",20158],[8,"OP0_TEA_INT_ENA_W",20158],[8,"OP0_TEB_INT_ENA_R",20158],[8,"OP0_TEB_INT_ENA_W",20158],[8,"OP1_TEA_INT_ENA_R",20158],[8,"OP1_TEA_INT_ENA_W",20158],[8,"OP1_TEB_INT_ENA_R",20158],[8,"OP1_TEB_INT_ENA_W",20158],[8,"OP2_TEA_INT_ENA_R",20158],[8,"OP2_TEA_INT_ENA_W",20158],[8,"OP2_TEB_INT_ENA_R",20158],[8,"OP2_TEB_INT_ENA_W",20158],[8,"TIMER0_STOP_INT_ENA_R",20158],[8,"TIMER0_STOP_INT_ENA_W",20158],[8,"TIMER0_TEP_INT_ENA_R",20158],[8,"TIMER0_TEP_INT_ENA_W",20158],[8,"TIMER0_TEZ_INT_ENA_R",20158],[8,"TIMER0_TEZ_INT_ENA_W",20158],[8,"TIMER1_STOP_INT_ENA_R",20158],[8,"TIMER1_STOP_INT_ENA_W",20158],[8,"TIMER1_TEP_INT_ENA_R",20158],[8,"TIMER1_TEP_INT_ENA_W",20158],[8,"TIMER1_TEZ_INT_ENA_R",20158],[8,"TIMER1_TEZ_INT_ENA_W",20158],[8,"TIMER2_STOP_INT_ENA_R",20158],[8,"TIMER2_STOP_INT_ENA_W",20158],[8,"TIMER2_TEP_INT_ENA_R",20158],[8,"TIMER2_TEP_INT_ENA_W",20158],[8,"TIMER2_TEZ_INT_ENA_R",20158],[8,"TIMER2_TEZ_INT_ENA_W",20158],[8,"R",20289],[8,"CAP0_INT_RAW_R",20289],[8,"CAP1_INT_RAW_R",20289],[8,"CAP2_INT_RAW_R",20289],[8,"FAULT0_CLR_INT_RAW_R",20289],[8,"FAULT0_INT_RAW_R",20289],[8,"FAULT1_CLR_INT_RAW_R",20289],[8,"FAULT1_INT_RAW_R",20289],[8,"FAULT2_CLR_INT_RAW_R",20289],[8,"FAULT2_INT_RAW_R",20289],[8,"FH0_CBC_INT_RAW_R",20289],[8,"FH0_OST_INT_RAW_R",20289],[8,"FH1_CBC_INT_RAW_R",20289],[8,"FH1_OST_INT_RAW_R",20289],[8,"FH2_CBC_INT_RAW_R",20289],[8,"FH2_OST_INT_RAW_R",20289],[8,"OP0_TEA_INT_RAW_R",20289],[8,"OP0_TEB_INT_RAW_R",20289],[8,"OP1_TEA_INT_RAW_R",20289],[8,"OP1_TEB_INT_RAW_R",20289],[8,"OP2_TEA_INT_RAW_R",20289],[8,"OP2_TEB_INT_RAW_R",20289],[8,"TIMER0_STOP_INT_RAW_R",20289],[8,"TIMER0_TEP_INT_RAW_R",20289],[8,"TIMER0_TEZ_INT_RAW_R",20289],[8,"TIMER1_STOP_INT_RAW_R",20289],[8,"TIMER1_TEP_INT_RAW_R",20289],[8,"TIMER1_TEZ_INT_RAW_R",20289],[8,"TIMER2_STOP_INT_RAW_R",20289],[8,"TIMER2_TEP_INT_RAW_R",20289],[8,"TIMER2_TEZ_INT_RAW_R",20289],[8,"R",20358],[8,"CAP0_INT_ST_R",20358],[8,"CAP1_INT_ST_R",20358],[8,"CAP2_INT_ST_R",20358],[8,"FAULT0_CLR_INT_ST_R",20358],[8,"FAULT0_INT_ST_R",20358],[8,"FAULT1_CLR_INT_ST_R",20358],[8,"FAULT1_INT_ST_R",20358],[8,"FAULT2_CLR_INT_ST_R",20358],[8,"FAULT2_INT_ST_R",20358],[8,"FH0_CBC_INT_ST_R",20358],[8,"FH0_OST_INT_ST_R",20358],[8,"FH1_CBC_INT_ST_R",20358],[8,"FH1_OST_INT_ST_R",20358],[8,"FH2_CBC_INT_ST_R",20358],[8,"FH2_OST_INT_ST_R",20358],[8,"OP0_TEA_INT_ST_R",20358],[8,"OP0_TEB_INT_ST_R",20358],[8,"OP1_TEA_INT_ST_R",20358],[8,"OP1_TEB_INT_ST_R",20358],[8,"OP2_TEA_INT_ST_R",20358],[8,"OP2_TEB_INT_ST_R",20358],[8,"TIMER0_STOP_INT_ST_R",20358],[8,"TIMER0_TEP_INT_ST_R",20358],[8,"TIMER0_TEZ_INT_ST_R",20358],[8,"TIMER1_STOP_INT_ST_R",20358],[8,"TIMER1_TEP_INT_ST_R",20358],[8,"TIMER1_TEZ_INT_ST_R",20358],[8,"TIMER2_STOP_INT_ST_R",20358],[8,"TIMER2_TEP_INT_ST_R",20358],[8,"TIMER2_TEZ_INT_ST_R",20358],[8,"W",20427],[8,"R",20427],[8,"OPERATOR0_TIMERSEL_R",20427],[5,"OPERATOR_TIMERSEL_SPEC",20427],[8,"OPERATOR0_TIMERSEL_W",20427],[8,"OPERATOR1_TIMERSEL_R",20427],[8,"OPERATOR1_TIMERSEL_W",20427],[8,"OPERATOR2_TIMERSEL_R",20427],[8,"OPERATOR2_TIMERSEL_W",20427],[8,"W",20450],[8,"R",20450],[8,"TIMER0_PERIOD_R",20450],[5,"TIMER0_CFG0_SPEC",20450],[8,"TIMER0_PERIOD_W",20450],[8,"TIMER0_PERIOD_UPMETHOD_R",20450],[8,"TIMER0_PERIOD_UPMETHOD_W",20450],[8,"TIMER0_PRESCALE_R",20450],[8,"TIMER0_PRESCALE_W",20450],[8,"W",20473],[8,"R",20473],[8,"TIMER0_MOD_R",20473],[5,"TIMER0_CFG1_SPEC",20473],[8,"TIMER0_MOD_W",20473],[8,"TIMER0_START_R",20473],[8,"TIMER0_START_W",20473],[8,"R",20492],[8,"TIMER0_DIRECTION_R",20492],[8,"TIMER0_VALUE_R",20492],[8,"W",20505],[8,"R",20505],[8,"SW_R",20505],[5,"TIMER0_SYNC_SPEC",20505],[8,"SW_W",20505],[8,"TIMER0_PHASE_R",20505],[8,"TIMER0_PHASE_W",20505],[8,"TIMER0_PHASE_DIRECTION_R",20505],[8,"TIMER0_PHASE_DIRECTION_W",20505],[8,"TIMER0_SYNCI_EN_R",20505],[8,"TIMER0_SYNCI_EN_W",20505],[8,"TIMER0_SYNCO_SEL_R",20505],[8,"TIMER0_SYNCO_SEL_W",20505],[8,"W",20536],[8,"R",20536],[8,"TIMER1_PERIOD_R",20536],[5,"TIMER1_CFG0_SPEC",20536],[8,"TIMER1_PERIOD_W",20536],[8,"TIMER1_PERIOD_UPMETHOD_R",20536],[8,"TIMER1_PERIOD_UPMETHOD_W",20536],[8,"TIMER1_PRESCALE_R",20536],[8,"TIMER1_PRESCALE_W",20536],[8,"W",20559],[8,"R",20559],[8,"TIMER1_MOD_R",20559],[5,"TIMER1_CFG1_SPEC",20559],[8,"TIMER1_MOD_W",20559],[8,"TIMER1_START_R",20559],[8,"TIMER1_START_W",20559],[8,"R",20578],[8,"TIMER1_DIRECTION_R",20578],[8,"TIMER1_VALUE_R",20578],[8,"W",20591],[8,"R",20591],[8,"SW_R",20591],[5,"TIMER1_SYNC_SPEC",20591],[8,"SW_W",20591],[8,"TIMER1_PHASE_R",20591],[8,"TIMER1_PHASE_W",20591],[8,"TIMER1_PHASE_DIRECTION_R",20591],[8,"TIMER1_PHASE_DIRECTION_W",20591],[8,"TIMER1_SYNCI_EN_R",20591],[8,"TIMER1_SYNCI_EN_W",20591],[8,"TIMER1_SYNCO_SEL_R",20591],[8,"TIMER1_SYNCO_SEL_W",20591],[8,"W",20622],[8,"R",20622],[8,"TIMER2_PERIOD_R",20622],[5,"TIMER2_CFG0_SPEC",20622],[8,"TIMER2_PERIOD_W",20622],[8,"TIMER2_PERIOD_UPMETHOD_R",20622],[8,"TIMER2_PERIOD_UPMETHOD_W",20622],[8,"TIMER2_PRESCALE_R",20622],[8,"TIMER2_PRESCALE_W",20622],[8,"W",20645],[8,"R",20645],[8,"TIMER2_MOD_R",20645],[5,"TIMER2_CFG1_SPEC",20645],[8,"TIMER2_MOD_W",20645],[8,"TIMER2_START_R",20645],[8,"TIMER2_START_W",20645],[8,"R",20664],[8,"TIMER2_DIRECTION_R",20664],[8,"TIMER2_VALUE_R",20664],[8,"W",20677],[8,"R",20677],[8,"SW_R",20677],[5,"TIMER2_SYNC_SPEC",20677],[8,"SW_W",20677],[8,"TIMER2_PHASE_R",20677],[8,"TIMER2_PHASE_W",20677],[8,"TIMER2_PHASE_DIRECTION_R",20677],[8,"TIMER2_PHASE_DIRECTION_W",20677],[8,"TIMER2_SYNCI_EN_R",20677],[8,"TIMER2_SYNCI_EN_W",20677],[8,"TIMER2_SYNCO_SEL_R",20677],[8,"TIMER2_SYNCO_SEL_W",20677],[8,"W",20708],[8,"R",20708],[8,"EXTERNAL_SYNCI0_INVERT_R",20708],[5,"TIMER_SYNCI_CFG_SPEC",20708],[8,"EXTERNAL_SYNCI0_INVERT_W",20708],[8,"EXTERNAL_SYNCI1_INVERT_R",20708],[8,"EXTERNAL_SYNCI1_INVERT_W",20708],[8,"EXTERNAL_SYNCI2_INVERT_R",20708],[8,"EXTERNAL_SYNCI2_INVERT_W",20708],[8,"TIMER0_SYNCISEL_R",20708],[8,"TIMER0_SYNCISEL_W",20708],[8,"TIMER1_SYNCISEL_R",20708],[8,"TIMER1_SYNCISEL_W",20708],[8,"TIMER2_SYNCISEL_R",20708],[8,"TIMER2_SYNCISEL_W",20708],[8,"W",20743],[8,"R",20743],[8,"GLOBAL_FORCE_UP_R",20743],[5,"UPDATE_CFG_SPEC",20743],[8,"GLOBAL_FORCE_UP_W",20743],[8,"GLOBAL_UP_EN_R",20743],[8,"GLOBAL_UP_EN_W",20743],[8,"OP0_FORCE_UP_R",20743],[8,"OP0_FORCE_UP_W",20743],[8,"OP0_UP_EN_R",20743],[8,"OP0_UP_EN_W",20743],[8,"OP1_FORCE_UP_R",20743],[8,"OP1_FORCE_UP_W",20743],[8,"OP1_UP_EN_R",20743],[8,"OP1_UP_EN_W",20743],[8,"OP2_FORCE_UP_R",20743],[8,"OP2_FORCE_UP_W",20743],[8,"OP2_UP_EN_R",20743],[8,"OP2_UP_EN_W",20743],[8,"W",20786],[8,"R",20786],[8,"DATE_R",20786],[5,"VERSION_SPEC",20786],[8,"DATE_W",20786],[8,"NRXPD_CTRL",20801],[8,"W",20812],[8,"R",20812],[8,"CHAN_EST_FORCE_PD_R",20812],[5,"NRXPD_CTRL_SPEC",20812],[8,"CHAN_EST_FORCE_PD_W",20812],[8,"CHAN_EST_FORCE_PU_R",20812],[8,"CHAN_EST_FORCE_PU_W",20812],[8,"DEMAP_FORCE_PD_R",20812],[8,"DEMAP_FORCE_PD_W",20812],[8,"DEMAP_FORCE_PU_R",20812],[8,"DEMAP_FORCE_PU_W",20812],[8,"RX_ROT_FORCE_PD_R",20812],[8,"RX_ROT_FORCE_PD_W",20812],[8,"RX_ROT_FORCE_PU_R",20812],[8,"RX_ROT_FORCE_PU_W",20812],[8,"VIT_FORCE_PD_R",20812],[8,"VIT_FORCE_PD_W",20812],[8,"VIT_FORCE_PU_R",20812],[8,"VIT_FORCE_PU_W",20812],[8,"CTRL",20855],[8,"DATE",20855],[8,"INT_CLR",20855],[8,"INT_ENA",20855],[8,"INT_RAW",20855],[8,"INT_ST",20855],[8,"U_CNT",20855],[8,"U_CONF0",20855],[8,"U_CONF1",20855],[8,"U_CONF2",20855],[8,"U_STATUS",20855],[8,"W",20941],[8,"R",20941],[8,"CLK_EN_R",20941],[5,"CTRL_SPEC",20941],[8,"CLK_EN_W",20941],[8,"CNT_PAUSE_U0_R",20941],[8,"CNT_PAUSE_U0_W",20941],[8,"CNT_PAUSE_U1_R",20941],[8,"CNT_PAUSE_U1_W",20941],[8,"CNT_PAUSE_U2_R",20941],[8,"CNT_PAUSE_U2_W",20941],[8,"CNT_PAUSE_U3_R",20941],[8,"CNT_PAUSE_U3_W",20941],[8,"CNT_PAUSE_U4_R",20941],[8,"CNT_PAUSE_U4_W",20941],[8,"CNT_PAUSE_U5_R",20941],[8,"CNT_PAUSE_U5_W",20941],[8,"CNT_PAUSE_U6_R",20941],[8,"CNT_PAUSE_U6_W",20941],[8,"CNT_PAUSE_U7_R",20941],[8,"CNT_PAUSE_U7_W",20941],[8,"CNT_RST_U0_R",20941],[8,"CNT_RST_U0_W",20941],[8,"CNT_RST_U1_R",20941],[8,"CNT_RST_U1_W",20941],[8,"CNT_RST_U2_R",20941],[8,"CNT_RST_U2_W",20941],[8,"CNT_RST_U3_R",20941],[8,"CNT_RST_U3_W",20941],[8,"CNT_RST_U4_R",20941],[8,"CNT_RST_U4_W",20941],[8,"CNT_RST_U5_R",20941],[8,"CNT_RST_U5_W",20941],[8,"CNT_RST_U6_R",20941],[8,"CNT_RST_U6_W",20941],[8,"CNT_RST_U7_R",20941],[8,"CNT_RST_U7_W",20941],[8,"W",21020],[8,"R",21020],[8,"DATE_R",21020],[5,"DATE_SPEC",21020],[8,"DATE_W",21020],[8,"W",21035],[5,"INT_CLR_SPEC",21035],[8,"CNT_THR_EVENT_U0_W",21035],[8,"CNT_THR_EVENT_U1_W",21035],[8,"CNT_THR_EVENT_U2_W",21035],[8,"CNT_THR_EVENT_U3_W",21035],[8,"CNT_THR_EVENT_U4_W",21035],[8,"CNT_THR_EVENT_U5_W",21035],[8,"CNT_THR_EVENT_U6_W",21035],[8,"CNT_THR_EVENT_U7_W",21035],[8,"W",21061],[8,"R",21061],[8,"CNT_THR_EVENT_U0_R",21061],[5,"INT_ENA_SPEC",21061],[8,"CNT_THR_EVENT_U0_W",21061],[8,"CNT_THR_EVENT_U1_R",21061],[8,"CNT_THR_EVENT_U1_W",21061],[8,"CNT_THR_EVENT_U2_R",21061],[8,"CNT_THR_EVENT_U2_W",21061],[8,"CNT_THR_EVENT_U3_R",21061],[8,"CNT_THR_EVENT_U3_W",21061],[8,"CNT_THR_EVENT_U4_R",21061],[8,"CNT_THR_EVENT_U4_W",21061],[8,"CNT_THR_EVENT_U5_R",21061],[8,"CNT_THR_EVENT_U5_W",21061],[8,"CNT_THR_EVENT_U6_R",21061],[8,"CNT_THR_EVENT_U6_W",21061],[8,"CNT_THR_EVENT_U7_R",21061],[8,"CNT_THR_EVENT_U7_W",21061],[8,"R",21104],[8,"CNT_THR_EVENT_U0_R",21104],[8,"CNT_THR_EVENT_U1_R",21104],[8,"CNT_THR_EVENT_U2_R",21104],[8,"CNT_THR_EVENT_U3_R",21104],[8,"CNT_THR_EVENT_U4_R",21104],[8,"CNT_THR_EVENT_U5_R",21104],[8,"CNT_THR_EVENT_U6_R",21104],[8,"CNT_THR_EVENT_U7_R",21104],[8,"R",21129],[8,"CNT_THR_EVENT_U0_R",21129],[8,"CNT_THR_EVENT_U1_R",21129],[8,"CNT_THR_EVENT_U2_R",21129],[8,"CNT_THR_EVENT_U3_R",21129],[8,"CNT_THR_EVENT_U4_R",21129],[8,"CNT_THR_EVENT_U5_R",21129],[8,"CNT_THR_EVENT_U6_R",21129],[8,"CNT_THR_EVENT_U7_R",21129],[8,"R",21154],[8,"CNT_R",21154],[8,"W",21165],[8,"R",21165],[8,"CH0_HCTRL_MODE_R",21165],[5,"U_CONF0_SPEC",21165],[8,"CH0_HCTRL_MODE_W",21165],[8,"CH0_LCTRL_MODE_R",21165],[8,"CH0_LCTRL_MODE_W",21165],[8,"CH0_NEG_MODE_R",21165],[8,"CH0_NEG_MODE_W",21165],[8,"CH0_POS_MODE_R",21165],[8,"CH0_POS_MODE_W",21165],[8,"CH1_HCTRL_MODE_R",21165],[8,"CH1_HCTRL_MODE_W",21165],[8,"CH1_LCTRL_MODE_R",21165],[8,"CH1_LCTRL_MODE_W",21165],[8,"CH1_NEG_MODE_R",21165],[8,"CH1_NEG_MODE_W",21165],[8,"CH1_POS_MODE_R",21165],[8,"CH1_POS_MODE_W",21165],[8,"FILTER_EN_R",21165],[8,"FILTER_EN_W",21165],[8,"FILTER_THRES_R",21165],[8,"FILTER_THRES_W",21165],[8,"THR_H_LIM_EN_R",21165],[8,"THR_H_LIM_EN_W",21165],[8,"THR_L_LIM_EN_R",21165],[8,"THR_L_LIM_EN_W",21165],[8,"THR_THRES0_EN_R",21165],[8,"THR_THRES0_EN_W",21165],[8,"THR_THRES1_EN_R",21165],[8,"THR_THRES1_EN_W",21165],[8,"THR_ZERO_EN_R",21165],[8,"THR_ZERO_EN_W",21165],[8,"W",21236],[8,"R",21236],[8,"CNT_THRES0_R",21236],[5,"U_CONF1_SPEC",21236],[8,"CNT_THRES0_W",21236],[8,"CNT_THRES1_R",21236],[8,"CNT_THRES1_W",21236],[8,"W",21255],[8,"R",21255],[8,"CNT_H_LIM_R",21255],[5,"U_CONF2_SPEC",21255],[8,"CNT_H_LIM_W",21255],[8,"CNT_L_LIM_R",21255],[8,"CNT_L_LIM_W",21255],[8,"W",21274],[8,"R",21274],[8,"CORE_STATUS_U0_R",21274],[8,"H_LIM_R",21274],[5,"U_STATUS_SPEC",21274],[8,"H_LIM_W",21274],[8,"L_LIM_R",21274],[8,"L_LIM_W",21274],[8,"THRES0_R",21274],[8,"THRES0_W",21274],[8,"THRES1_R",21274],[8,"THRES1_W",21274],[8,"ZERO_R",21274],[8,"ZERO_W",21274],[8,"ZERO_MODE_R",21274],[8,"ZERO_MODE_W",21274],[8,"APB_CONF",21311],[8,"CH_TX_LIM",21311],[8,"CHADDR",21311],[8,"CHCARRIER_DUTY",21311],[8,"CHCONF0",21311],[8,"CHCONF1",21311],[8,"CHDATA",21311],[8,"CHSTATUS",21311],[8,"DATE",21311],[8,"INT_CLR",21311],[8,"INT_ENA",21311],[8,"INT_RAW",21311],[8,"INT_ST",21311],[8,"R",21421],[8,"APB_FIFO_MASK_R",21421],[8,"W",21421],[5,"APB_CONF_SPEC",21421],[8,"APB_FIFO_MASK_W",21421],[8,"MEM_TX_WRAP_EN_R",21421],[8,"MEM_TX_WRAP_EN_W",21421],[8,"W",21440],[8,"R",21440],[8,"TX_LIM_R",21440],[5,"CH_TX_LIM_SPEC",21440],[8,"TX_LIM_W",21440],[8,"R",21455],[8,"APB_MEM_ADDR_R",21455],[8,"W",21466],[8,"R",21466],[8,"CARRIER_HIGH_R",21466],[5,"CHCARRIER_DUTY_SPEC",21466],[8,"CARRIER_HIGH_W",21466],[8,"CARRIER_LOW_R",21466],[8,"CARRIER_LOW_W",21466],[8,"W",21485],[8,"R",21485],[8,"CARRIER_EN_R",21485],[5,"CHCONF0_SPEC",21485],[8,"CARRIER_EN_W",21485],[8,"CARRIER_OUT_LV_R",21485],[8,"CARRIER_OUT_LV_W",21485],[8,"CLK_EN_R",21485],[8,"CLK_EN_W",21485],[8,"DIV_CNT_R",21485],[8,"DIV_CNT_W",21485],[8,"IDLE_THRES_R",21485],[8,"IDLE_THRES_W",21485],[8,"MEM_PD_R",21485],[8,"MEM_PD_W",21485],[8,"MEM_SIZE_R",21485],[8,"MEM_SIZE_W",21485],[8,"R",21524],[8,"APB_MEM_RST_R",21524],[8,"W",21524],[5,"CHCONF1_SPEC",21524],[8,"APB_MEM_RST_W",21524],[8,"IDLE_OUT_EN_R",21524],[8,"IDLE_OUT_EN_W",21524],[8,"IDLE_OUT_LV_R",21524],[8,"IDLE_OUT_LV_W",21524],[8,"MEM_OWNER_R",21524],[8,"MEM_OWNER_W",21524],[8,"MEM_RD_RST_R",21524],[8,"MEM_RD_RST_W",21524],[8,"MEM_WR_RST_R",21524],[8,"MEM_WR_RST_W",21524],[8,"REF_ALWAYS_ON_R",21524],[8,"REF_ALWAYS_ON_W",21524],[8,"REF_CNT_RST_R",21524],[8,"REF_CNT_RST_W",21524],[8,"RX_EN_R",21524],[8,"RX_EN_W",21524],[8,"RX_FILTER_EN_R",21524],[8,"RX_FILTER_EN_W",21524],[8,"RX_FILTER_THRES_R",21524],[8,"RX_FILTER_THRES_W",21524],[8,"TX_CONTI_MODE_R",21524],[8,"TX_CONTI_MODE_W",21524],[8,"TX_START_R",21524],[8,"TX_START_W",21524],[8,"W",21587],[8,"R",21598],[8,"APB_MEM_RD_ERR_R",21598],[8,"APB_MEM_WR_ERR_R",21598],[8,"MEM_EMPTY_R",21598],[8,"MEM_FULL_R",21598],[8,"MEM_OWNER_ERR_R",21598],[8,"MEM_RADDR_EX_R",21598],[8,"MEM_WADDR_EX_R",21598],[8,"STATE_R",21598],[8,"STATUS_R",21598],[8,"W",21625],[8,"R",21625],[8,"DATE_R",21625],[5,"DATE_SPEC",21625],[8,"DATE_W",21625],[8,"W",21640],[5,"INT_CLR_SPEC",21640],[8,"CH_ERR_W",21640],[8,"CH_RX_END_W",21640],[8,"CH_TX_END_W",21640],[8,"CH_TX_THR_EVENT_W",21640],[8,"W",21690],[8,"R",21690],[8,"CH_ERR_R",21690],[5,"INT_ENA_SPEC",21690],[8,"CH_ERR_W",21690],[8,"CH_RX_END_R",21690],[8,"CH_RX_END_W",21690],[8,"CH_TX_END_R",21690],[8,"CH_TX_END_W",21690],[8,"CH_TX_THR_EVENT_R",21690],[8,"CH_TX_THR_EVENT_W",21690],[8,"R",21785],[8,"CH_ERR_R",21785],[8,"CH_RX_END_R",21785],[8,"CH_TX_END_R",21785],[8,"CH_TX_THR_EVENT_R",21785],[8,"R",21838],[8,"CH_ERR_R",21838],[8,"CH_RX_END_R",21838],[8,"CH_TX_END_R",21838],[8,"CH_TX_THR_EVENT_R",21838],[8,"DATA",21891],[8,"CLEAN",21911],[8,"INTERRUPT",21911],[8,"M_MEM",21911],[8,"M_PRIME",21911],[8,"MODEXP_MODE",21911],[8,"MODEXP_START",21911],[8,"MULT_MODE",21911],[8,"MULT_START",21911],[8,"X_MEM",21911],[8,"Y_MEM",21911],[8,"Z_MEM",21911],[8,"R",21956],[8,"CLEAN_R",21956],[8,"W",21967],[8,"R",21967],[8,"INTERRUPT_R",21967],[5,"INTERRUPT_SPEC",21967],[8,"INTERRUPT_W",21967],[8,"W",21982],[8,"W",21993],[8,"R",21993],[8,"M_PRIME_R",21993],[5,"M_PRIME_SPEC",21993],[8,"M_PRIME_W",21993],[8,"W",22008],[8,"R",22008],[8,"MODEXP_MODE_R",22008],[5,"MODEXP_MODE_SPEC",22008],[8,"MODEXP_MODE_W",22008],[8,"W",22023],[5,"MODEXP_START_SPEC",22023],[8,"MODEXP_START_W",22023],[8,"W",22035],[8,"R",22035],[8,"MULT_MODE_R",22035],[5,"MULT_MODE_SPEC",22035],[8,"MULT_MODE_W",22035],[8,"W",22050],[5,"MULT_START_SPEC",22050],[8,"MULT_START_W",22050],[8,"W",22062],[8,"W",22073],[8,"W",22084],[8,"ANA_CONF",22095],[8,"BIAS_CONF",22095],[8,"BROWN_OUT",22095],[8,"CLK_CONF",22095],[8,"CPU_PERIOD_CONF",22095],[8,"DATE",22095],[8,"DIAG1",22095],[8,"DIG_ISO",22095],[8,"DIG_PWC",22095],[8,"EXT_WAKEUP1",22095],[8,"EXT_WAKEUP1_STATUS",22095],[8,"EXT_WAKEUP_CONF",22095],[8,"EXT_XTL_CONF",22095],[8,"HOLD_FORCE",22095],[8,"INT_CLR",22095],[8,"INT_ENA",22095],[8,"INT_RAW",22095],[8,"INT_ST",22095],[8,"LOW_POWER_ST",22095],[8,"OPTIONS0",22095],[8,"PWC",22095],[8,"REG",22095],[8,"RESET_STATE",22095],[8,"SDIO_ACT_CONF",22095],[8,"SDIO_CONF",22095],[8,"SLP_REJECT_CONF",22095],[8,"SLP_TIMER0",22095],[8,"SLP_TIMER1",22095],[8,"STATE0",22095],[8,"STORE0",22095],[8,"STORE1",22095],[8,"STORE2",22095],[8,"STORE3",22095],[8,"STORE4",22095],[8,"STORE5",22095],[8,"STORE6",22095],[8,"STORE7",22095],[8,"SW_CPU_STALL",22095],[8,"TEST_MUX",22095],[8,"TIME0",22095],[8,"TIME1",22095],[8,"TIME_UPDATE",22095],[8,"TIMER1",22095],[8,"TIMER2",22095],[8,"TIMER3",22095],[8,"TIMER4",22095],[8,"TIMER5",22095],[8,"WAKEUP_STATE",22095],[8,"WDTCONFIG0",22095],[8,"WDTCONFIG1",22095],[8,"WDTCONFIG2",22095],[8,"WDTCONFIG3",22095],[8,"WDTCONFIG4",22095],[8,"WDTFEED",22095],[8,"WDTWPROTECT",22095],[8,"R",22268],[8,"BBPLL_CAL_SLP_START_R",22268],[8,"W",22268],[5,"ANA_CONF_SPEC",22268],[8,"BBPLL_CAL_SLP_START_W",22268],[8,"CKGEN_I2C_PU_R",22268],[8,"CKGEN_I2C_PU_W",22268],[8,"PLL_I2C_PU_R",22268],[8,"PLL_I2C_PU_W",22268],[8,"PLLA_FORCE_PD_R",22268],[8,"PLLA_FORCE_PD_W",22268],[8,"PLLA_FORCE_PU_R",22268],[8,"PLLA_FORCE_PU_W",22268],[8,"PVTMON_PU_R",22268],[8,"PVTMON_PU_W",22268],[8,"RFRX_PBUS_PU_R",22268],[8,"RFRX_PBUS_PU_W",22268],[8,"TXRF_I2C_PU_R",22268],[8,"TXRF_I2C_PU_W",22268],[8,"W",22311],[8,"R",22311],[8,"DBG_ATTEN_R",22311],[5,"BIAS_CONF_SPEC",22311],[8,"DBG_ATTEN_W",22311],[8,"DEC_HEARTBEAT_PERIOD_R",22311],[8,"DEC_HEARTBEAT_PERIOD_W",22311],[8,"DEC_HEARTBEAT_WIDTH_R",22311],[8,"DEC_HEARTBEAT_WIDTH_W",22311],[8,"ENB_SCK_XTAL_R",22311],[8,"ENB_SCK_XTAL_W",22311],[8,"INC_HEARTBEAT_PERIOD_R",22311],[8,"INC_HEARTBEAT_PERIOD_W",22311],[8,"INC_HEARTBEAT_REFRESH_R",22311],[8,"INC_HEARTBEAT_REFRESH_W",22311],[8,"RST_BIAS_I2C_R",22311],[8,"RST_BIAS_I2C_W",22311],[8,"W",22350],[8,"R",22350],[8,"CLOSE_FLASH_ENA_R",22350],[5,"BROWN_OUT_SPEC",22350],[8,"CLOSE_FLASH_ENA_W",22350],[8,"DBROWN_OUT_THRES_R",22350],[8,"DBROWN_OUT_THRES_W",22350],[8,"DET_R",22350],[8,"ENA_R",22350],[8,"ENA_W",22350],[8,"PD_RF_ENA_R",22350],[8,"PD_RF_ENA_W",22350],[8,"RST_ENA_R",22350],[8,"RST_ENA_W",22350],[8,"RST_WAIT_R",22350],[8,"RST_WAIT_W",22350],[8,"RTC_MEM_CRC_ADDR_R",22350],[8,"RTC_MEM_CRC_ADDR_W",22350],[8,"RTC_MEM_CRC_FINISH_R",22350],[8,"RTC_MEM_CRC_FINISH_W",22350],[8,"RTC_MEM_CRC_LEN_R",22350],[8,"RTC_MEM_CRC_LEN_W",22350],[8,"RTC_MEM_CRC_START_R",22350],[8,"RTC_MEM_CRC_START_W",22350],[8,"RTC_MEM_PID_CONF_R",22350],[8,"RTC_MEM_PID_CONF_W",22350],[8,"R",22407],[8,"ANA_CLK_RTC_SEL_R",22407],[8,"W",22407],[5,"CLK_CONF_SPEC",22407],[8,"ANA_CLK_RTC_SEL_W",22407],[8,"SOC_CLK_SEL_W",22407],[8,"ENB_CK8M_DIV_W",22407],[8,"FAST_CLK_RTC_SEL_W",22407],[8,"CK8M_DFREQ_R",22407],[8,"CK8M_DFREQ_W",22407],[8,"CK8M_DFREQ_FORCE_R",22407],[8,"CK8M_DFREQ_FORCE_W",22407],[8,"CK8M_DIV_R",22407],[8,"CK8M_DIV_W",22407],[8,"CK8M_DIV_SEL_R",22407],[8,"CK8M_DIV_SEL_W",22407],[8,"CK8M_FORCE_NOGATING_R",22407],[8,"CK8M_FORCE_NOGATING_W",22407],[8,"CK8M_FORCE_PD_R",22407],[8,"CK8M_FORCE_PD_W",22407],[8,"CK8M_FORCE_PU_R",22407],[8,"CK8M_FORCE_PU_W",22407],[6,"CK8M_DIV_A",22407],[6,"ENB_CK8M_DIV_A",22407],[6,"SOC_CLK_SEL_A",22407],[6,"FAST_CLK_RTC_SEL_A",22407],[6,"ANA_CLK_RTC_SEL_A",22407],[8,"DIG_CLK8M_D256_EN_R",22407],[8,"DIG_CLK8M_D256_EN_W",22407],[8,"DIG_CLK8M_EN_R",22407],[8,"DIG_CLK8M_EN_W",22407],[8,"DIG_XTAL32K_EN_R",22407],[8,"DIG_XTAL32K_EN_W",22407],[8,"ENB_CK8M_R",22407],[8,"ENB_CK8M_W",22407],[8,"ENB_CK8M_DIV_R",22407],[8,"FAST_CLK_RTC_SEL_R",22407],[8,"SOC_CLK_SEL_R",22407],[8,"XTAL_FORCE_NOGATING_R",22407],[8,"XTAL_FORCE_NOGATING_W",22407],[8,"W",22587],[8,"R",22587],[8,"CPUPERIOD_SEL_R",22587],[5,"CPU_PERIOD_CONF_SPEC",22587],[8,"CPUPERIOD_SEL_W",22587],[8,"CPUSEL_CONF_R",22587],[8,"CPUSEL_CONF_W",22587],[8,"W",22606],[8,"R",22606],[8,"CNTL_DATE_R",22606],[5,"DATE_SPEC",22606],[8,"CNTL_DATE_W",22606],[8,"R",22621],[8,"LOW_POWER_DIAG1_R",22621],[8,"W",22632],[5,"DIG_ISO_SPEC",22632],[8,"CLR_DG_PAD_AUTOHOLD_W",22632],[8,"R",22632],[8,"DG_PAD_AUTOHOLD_R",22632],[8,"DG_PAD_AUTOHOLD_EN_R",22632],[8,"DG_PAD_AUTOHOLD_EN_W",22632],[8,"DG_PAD_FORCE_HOLD_R",22632],[8,"DG_PAD_FORCE_HOLD_W",22632],[8,"DG_PAD_FORCE_ISO_R",22632],[8,"DG_PAD_FORCE_ISO_W",22632],[8,"DG_PAD_FORCE_NOISO_R",22632],[8,"DG_PAD_FORCE_NOISO_W",22632],[8,"DG_PAD_FORCE_UNHOLD_R",22632],[8,"DG_PAD_FORCE_UNHOLD_W",22632],[8,"DG_WRAP_FORCE_ISO_R",22632],[8,"DG_WRAP_FORCE_ISO_W",22632],[8,"DG_WRAP_FORCE_NOISO_R",22632],[8,"DG_WRAP_FORCE_NOISO_W",22632],[8,"FORCE_OFF_R",22632],[8,"FORCE_OFF_W",22632],[8,"FORCE_ON_R",22632],[8,"FORCE_ON_W",22632],[8,"INTER_RAM0_FORCE_ISO_R",22632],[8,"INTER_RAM0_FORCE_ISO_W",22632],[8,"INTER_RAM0_FORCE_NOISO_R",22632],[8,"INTER_RAM0_FORCE_NOISO_W",22632],[8,"INTER_RAM1_FORCE_ISO_R",22632],[8,"INTER_RAM1_FORCE_ISO_W",22632],[8,"INTER_RAM1_FORCE_NOISO_R",22632],[8,"INTER_RAM1_FORCE_NOISO_W",22632],[8,"INTER_RAM2_FORCE_ISO_R",22632],[8,"INTER_RAM2_FORCE_ISO_W",22632],[8,"INTER_RAM2_FORCE_NOISO_R",22632],[8,"INTER_RAM2_FORCE_NOISO_W",22632],[8,"INTER_RAM3_FORCE_ISO_R",22632],[8,"INTER_RAM3_FORCE_ISO_W",22632],[8,"INTER_RAM3_FORCE_NOISO_R",22632],[8,"INTER_RAM3_FORCE_NOISO_W",22632],[8,"INTER_RAM4_FORCE_ISO_R",22632],[8,"INTER_RAM4_FORCE_ISO_W",22632],[8,"INTER_RAM4_FORCE_NOISO_R",22632],[8,"INTER_RAM4_FORCE_NOISO_W",22632],[8,"ROM0_FORCE_ISO_R",22632],[8,"ROM0_FORCE_ISO_W",22632],[8,"ROM0_FORCE_NOISO_R",22632],[8,"ROM0_FORCE_NOISO_W",22632],[8,"WIFI_FORCE_ISO_R",22632],[8,"WIFI_FORCE_ISO_W",22632],[8,"WIFI_FORCE_NOISO_R",22632],[8,"WIFI_FORCE_NOISO_W",22632],[8,"W",22739],[8,"R",22739],[8,"DG_WRAP_FORCE_PD_R",22739],[5,"DIG_PWC_SPEC",22739],[8,"DG_WRAP_FORCE_PD_W",22739],[8,"DG_WRAP_FORCE_PU_R",22739],[8,"DG_WRAP_FORCE_PU_W",22739],[8,"DG_WRAP_PD_EN_R",22739],[8,"DG_WRAP_PD_EN_W",22739],[8,"INTER_RAM0_FORCE_PD_R",22739],[8,"INTER_RAM0_FORCE_PD_W",22739],[8,"INTER_RAM0_FORCE_PU_R",22739],[8,"INTER_RAM0_FORCE_PU_W",22739],[8,"INTER_RAM0_PD_EN_R",22739],[8,"INTER_RAM0_PD_EN_W",22739],[8,"INTER_RAM1_FORCE_PD_R",22739],[8,"INTER_RAM1_FORCE_PD_W",22739],[8,"INTER_RAM1_FORCE_PU_R",22739],[8,"INTER_RAM1_FORCE_PU_W",22739],[8,"INTER_RAM1_PD_EN_R",22739],[8,"INTER_RAM1_PD_EN_W",22739],[8,"INTER_RAM2_FORCE_PD_R",22739],[8,"INTER_RAM2_FORCE_PD_W",22739],[8,"INTER_RAM2_FORCE_PU_R",22739],[8,"INTER_RAM2_FORCE_PU_W",22739],[8,"INTER_RAM2_PD_EN_R",22739],[8,"INTER_RAM2_PD_EN_W",22739],[8,"INTER_RAM3_FORCE_PD_R",22739],[8,"INTER_RAM3_FORCE_PD_W",22739],[8,"INTER_RAM3_FORCE_PU_R",22739],[8,"INTER_RAM3_FORCE_PU_W",22739],[8,"INTER_RAM3_PD_EN_R",22739],[8,"INTER_RAM3_PD_EN_W",22739],[8,"INTER_RAM4_FORCE_PD_R",22739],[8,"INTER_RAM4_FORCE_PD_W",22739],[8,"INTER_RAM4_FORCE_PU_R",22739],[8,"INTER_RAM4_FORCE_PU_W",22739],[8,"INTER_RAM4_PD_EN_R",22739],[8,"INTER_RAM4_PD_EN_W",22739],[8,"LSLP_MEM_FORCE_PD_R",22739],[8,"LSLP_MEM_FORCE_PD_W",22739],[8,"LSLP_MEM_FORCE_PU_R",22739],[8,"LSLP_MEM_FORCE_PU_W",22739],[8,"ROM0_FORCE_PD_R",22739],[8,"ROM0_FORCE_PD_W",22739],[8,"ROM0_FORCE_PU_R",22739],[8,"ROM0_FORCE_PU_W",22739],[8,"ROM0_PD_EN_R",22739],[8,"ROM0_PD_EN_W",22739],[8,"WIFI_FORCE_PD_R",22739],[8,"WIFI_FORCE_PD_W",22739],[8,"WIFI_FORCE_PU_R",22739],[8,"WIFI_FORCE_PU_W",22739],[8,"WIFI_PD_EN_R",22739],[8,"WIFI_PD_EN_W",22739],[8,"W",22854],[8,"R",22854],[8,"SEL_R",22854],[5,"EXT_WAKEUP1_SPEC",22854],[8,"SEL_W",22854],[8,"STATUS_CLR_W",22854],[8,"R",22871],[8,"EXT_WAKEUP1_STATUS_R",22871],[8,"W",22882],[8,"R",22882],[8,"EXT_WAKEUP0_LV_R",22882],[5,"EXT_WAKEUP_CONF_SPEC",22882],[8,"EXT_WAKEUP0_LV_W",22882],[8,"EXT_WAKEUP1_LV_R",22882],[8,"EXT_WAKEUP1_LV_W",22882],[8,"W",22901],[8,"R",22901],[8,"XTL_EXT_CTR_EN_R",22901],[5,"EXT_XTL_CONF_SPEC",22901],[8,"XTL_EXT_CTR_EN_W",22901],[8,"XTL_EXT_CTR_LV_R",22901],[8,"XTL_EXT_CTR_LV_W",22901],[8,"R",22920],[8,"ADC1_HOLD_FORCE_R",22920],[8,"W",22920],[5,"HOLD_FORCE_SPEC",22920],[8,"ADC1_HOLD_FORCE_W",22920],[8,"ADC2_HOLD_FORCE_R",22920],[8,"ADC2_HOLD_FORCE_W",22920],[8,"PDAC1_HOLD_FORCE_R",22920],[8,"PDAC1_HOLD_FORCE_W",22920],[8,"PDAC2_HOLD_FORCE_R",22920],[8,"PDAC2_HOLD_FORCE_W",22920],[8,"SENSE1_HOLD_FORCE_R",22920],[8,"SENSE1_HOLD_FORCE_W",22920],[8,"SENSE2_HOLD_FORCE_R",22920],[8,"SENSE2_HOLD_FORCE_W",22920],[8,"SENSE3_HOLD_FORCE_R",22920],[8,"SENSE3_HOLD_FORCE_W",22920],[8,"SENSE4_HOLD_FORCE_R",22920],[8,"SENSE4_HOLD_FORCE_W",22920],[8,"TOUCH_PAD0_HOLD_FORCE_R",22920],[8,"TOUCH_PAD0_HOLD_FORCE_W",22920],[8,"TOUCH_PAD1_HOLD_FORCE_R",22920],[8,"TOUCH_PAD1_HOLD_FORCE_W",22920],[8,"TOUCH_PAD2_HOLD_FORCE_R",22920],[8,"TOUCH_PAD2_HOLD_FORCE_W",22920],[8,"TOUCH_PAD3_HOLD_FORCE_R",22920],[8,"TOUCH_PAD3_HOLD_FORCE_W",22920],[8,"TOUCH_PAD4_HOLD_FORCE_R",22920],[8,"TOUCH_PAD4_HOLD_FORCE_W",22920],[8,"TOUCH_PAD5_HOLD_FORCE_R",22920],[8,"TOUCH_PAD5_HOLD_FORCE_W",22920],[8,"TOUCH_PAD6_HOLD_FORCE_R",22920],[8,"TOUCH_PAD6_HOLD_FORCE_W",22920],[8,"TOUCH_PAD7_HOLD_FORCE_R",22920],[8,"TOUCH_PAD7_HOLD_FORCE_W",22920],[8,"X32N_HOLD_FORCE_R",22920],[8,"X32N_HOLD_FORCE_W",22920],[8,"X32P_HOLD_FORCE_R",22920],[8,"X32P_HOLD_FORCE_W",22920],[8,"W",23003],[5,"INT_CLR_SPEC",23003],[8,"BROWN_OUT_INT_CLR_W",23003],[8,"MAIN_TIMER_INT_CLR_W",23003],[8,"SAR_INT_CLR_W",23003],[8,"SDIO_IDLE_INT_CLR_W",23003],[8,"SLP_REJECT_INT_CLR_W",23003],[8,"SLP_WAKEUP_INT_CLR_W",23003],[8,"TIME_VALID_INT_CLR_W",23003],[8,"TOUCH_INT_CLR_W",23003],[8,"WDT_INT_CLR_W",23003],[8,"W",23031],[8,"R",23031],[8,"BROWN_OUT_INT_ENA_R",23031],[5,"INT_ENA_SPEC",23031],[8,"BROWN_OUT_INT_ENA_W",23031],[8,"MAIN_TIMER_INT_ENA_R",23031],[8,"MAIN_TIMER_INT_ENA_W",23031],[8,"SDIO_IDLE_INT_ENA_R",23031],[8,"SDIO_IDLE_INT_ENA_W",23031],[8,"SLP_REJECT_INT_ENA_R",23031],[8,"SLP_REJECT_INT_ENA_W",23031],[8,"SLP_WAKEUP_INT_ENA_R",23031],[8,"SLP_WAKEUP_INT_ENA_W",23031],[8,"TIME_VALID_INT_ENA_R",23031],[8,"TIME_VALID_INT_ENA_W",23031],[8,"TOUCH_INT_ENA_R",23031],[8,"TOUCH_INT_ENA_W",23031],[8,"ULP_CP_INT_ENA_R",23031],[8,"ULP_CP_INT_ENA_W",23031],[8,"WDT_INT_ENA_R",23031],[8,"WDT_INT_ENA_W",23031],[8,"R",23078],[8,"BROWN_OUT_INT_RAW_R",23078],[8,"MAIN_TIMER_INT_RAW_R",23078],[8,"SDIO_IDLE_INT_RAW_R",23078],[8,"SLP_REJECT_INT_RAW_R",23078],[8,"SLP_WAKEUP_INT_RAW_R",23078],[8,"TIME_VALID_INT_RAW_R",23078],[8,"TOUCH_INT_RAW_R",23078],[8,"ULP_CP_INT_RAW_R",23078],[8,"WDT_INT_RAW_R",23078],[8,"R",23105],[8,"BROWN_OUT_INT_ST_R",23105],[8,"MAIN_TIMER_INT_ST_R",23105],[8,"SAR_INT_ST_R",23105],[8,"SDIO_IDLE_INT_ST_R",23105],[8,"SLP_REJECT_INT_ST_R",23105],[8,"SLP_WAKEUP_INT_ST_R",23105],[8,"TIME_VALID_INT_ST_R",23105],[8,"TOUCH_INT_ST_R",23105],[8,"WDT_INT_ST_R",23105],[8,"R",23132],[8,"LOW_POWER_DIAG0_R",23132],[8,"RDY_FOR_WAKEUP_R",23132],[8,"R",23145],[8,"ANALOG_FORCE_ISO_R",23145],[8,"W",23145],[5,"OPTIONS0_SPEC",23145],[8,"ANALOG_FORCE_ISO_W",23145],[8,"ANALOG_FORCE_NOISO_R",23145],[8,"ANALOG_FORCE_NOISO_W",23145],[8,"BB_I2C_FORCE_PD_R",23145],[8,"BB_I2C_FORCE_PD_W",23145],[8,"BB_I2C_FORCE_PU_R",23145],[8,"BB_I2C_FORCE_PU_W",23145],[8,"BBPLL_FORCE_PD_R",23145],[8,"BBPLL_FORCE_PD_W",23145],[8,"BBPLL_FORCE_PU_R",23145],[8,"BBPLL_FORCE_PU_W",23145],[8,"BBPLL_I2C_FORCE_PD_R",23145],[8,"BBPLL_I2C_FORCE_PD_W",23145],[8,"BBPLL_I2C_FORCE_PU_R",23145],[8,"BBPLL_I2C_FORCE_PU_W",23145],[8,"BIAS_CORE_FOLW_8M_R",23145],[8,"BIAS_CORE_FOLW_8M_W",23145],[8,"BIAS_CORE_FORCE_PD_R",23145],[8,"BIAS_CORE_FORCE_PD_W",23145],[8,"BIAS_CORE_FORCE_PU_R",23145],[8,"BIAS_CORE_FORCE_PU_W",23145],[8,"BIAS_FORCE_NOSLEEP_R",23145],[8,"BIAS_FORCE_NOSLEEP_W",23145],[8,"BIAS_FORCE_SLEEP_R",23145],[8,"BIAS_FORCE_SLEEP_W",23145],[8,"BIAS_I2C_FOLW_8M_R",23145],[8,"BIAS_I2C_FOLW_8M_W",23145],[8,"BIAS_I2C_FORCE_PD_R",23145],[8,"BIAS_I2C_FORCE_PD_W",23145],[8,"BIAS_I2C_FORCE_PU_R",23145],[8,"BIAS_I2C_FORCE_PU_W",23145],[8,"BIAS_SLEEP_FOLW_8M_R",23145],[8,"BIAS_SLEEP_FOLW_8M_W",23145],[8,"DG_WRAP_FORCE_NORST_R",23145],[8,"DG_WRAP_FORCE_NORST_W",23145],[8,"DG_WRAP_FORCE_RST_R",23145],[8,"DG_WRAP_FORCE_RST_W",23145],[8,"PLL_FORCE_ISO_R",23145],[8,"PLL_FORCE_ISO_W",23145],[8,"PLL_FORCE_NOISO_R",23145],[8,"PLL_FORCE_NOISO_W",23145],[8,"SW_APPCPU_RST_W",23145],[8,"SW_PROCPU_RST_W",23145],[8,"SW_STALL_APPCPU_C0_R",23145],[8,"SW_STALL_APPCPU_C0_W",23145],[8,"SW_STALL_PROCPU_C0_R",23145],[8,"SW_STALL_PROCPU_C0_W",23145],[8,"SW_SYS_RST_W",23145],[8,"XTL_FORCE_ISO_R",23145],[8,"XTL_FORCE_ISO_W",23145],[8,"XTL_FORCE_NOISO_R",23145],[8,"XTL_FORCE_NOISO_W",23145],[8,"XTL_FORCE_PD_R",23145],[8,"XTL_FORCE_PD_W",23145],[8,"XTL_FORCE_PU_R",23145],[8,"XTL_FORCE_PU_W",23145],[8,"W",23270],[8,"R",23270],[8,"FASTMEM_FOLW_CPU_R",23270],[5,"PWC_SPEC",23270],[8,"FASTMEM_FOLW_CPU_W",23270],[8,"FASTMEM_FORCE_ISO_R",23270],[8,"FASTMEM_FORCE_ISO_W",23270],[8,"FASTMEM_FORCE_LPD_R",23270],[8,"FASTMEM_FORCE_LPD_W",23270],[8,"FASTMEM_FORCE_LPU_R",23270],[8,"FASTMEM_FORCE_LPU_W",23270],[8,"FASTMEM_FORCE_NOISO_R",23270],[8,"FASTMEM_FORCE_NOISO_W",23270],[8,"FASTMEM_FORCE_PD_R",23270],[8,"FASTMEM_FORCE_PD_W",23270],[8,"FASTMEM_FORCE_PU_R",23270],[8,"FASTMEM_FORCE_PU_W",23270],[8,"FASTMEM_PD_EN_R",23270],[8,"FASTMEM_PD_EN_W",23270],[8,"FORCE_ISO_R",23270],[8,"FORCE_ISO_W",23270],[8,"FORCE_NOISO_R",23270],[8,"FORCE_NOISO_W",23270],[8,"FORCE_PD_R",23270],[8,"FORCE_PD_W",23270],[8,"FORCE_PU_R",23270],[8,"FORCE_PU_W",23270],[8,"PD_EN_R",23270],[8,"PD_EN_W",23270],[8,"SLOWMEM_FOLW_CPU_R",23270],[8,"SLOWMEM_FOLW_CPU_W",23270],[8,"SLOWMEM_FORCE_ISO_R",23270],[8,"SLOWMEM_FORCE_ISO_W",23270],[8,"SLOWMEM_FORCE_LPD_R",23270],[8,"SLOWMEM_FORCE_LPD_W",23270],[8,"SLOWMEM_FORCE_LPU_R",23270],[8,"SLOWMEM_FORCE_LPU_W",23270],[8,"SLOWMEM_FORCE_NOISO_R",23270],[8,"SLOWMEM_FORCE_NOISO_W",23270],[8,"SLOWMEM_FORCE_PD_R",23270],[8,"SLOWMEM_FORCE_PD_W",23270],[8,"SLOWMEM_FORCE_PU_R",23270],[8,"SLOWMEM_FORCE_PU_W",23270],[8,"SLOWMEM_PD_EN_R",23270],[8,"SLOWMEM_PD_EN_W",23270],[8,"W",23365],[8,"R",23365],[8,"DBIAS_SLP_R",23365],[5,"REG_SPEC",23365],[8,"DBIAS_SLP_W",23365],[8,"DBIAS_WAK_R",23365],[8,"DBIAS_WAK_W",23365],[8,"DBOOST_FORCE_PD_R",23365],[8,"DBOOST_FORCE_PD_W",23365],[8,"DBOOST_FORCE_PU_R",23365],[8,"DBOOST_FORCE_PU_W",23365],[8,"DIG_DBIAS_SLP_R",23365],[8,"DIG_DBIAS_SLP_W",23365],[8,"DIG_DBIAS_WAK_R",23365],[8,"DIG_DBIAS_WAK_W",23365],[8,"FORCE_PD_R",23365],[8,"FORCE_PD_W",23365],[8,"FORCE_PU_R",23365],[8,"FORCE_PU_W",23365],[8,"SCK_DCAP_R",23365],[8,"SCK_DCAP_W",23365],[8,"SCK_DCAP_FORCE_R",23365],[8,"SCK_DCAP_FORCE_W",23365],[8,"R",23416],[8,"APPCPU_STAT_VECTOR_SEL_R",23416],[8,"W",23416],[5,"RESET_STATE_SPEC",23416],[8,"APPCPU_STAT_VECTOR_SEL_W",23416],[8,"PROCPU_STAT_VECTOR_SEL_R",23416],[8,"PROCPU_STAT_VECTOR_SEL_W",23416],[8,"RESET_CAUSE_APPCPU_R",23416],[8,"RESET_CAUSE_PROCPU_R",23416],[8,"W",23439],[8,"R",23439],[8,"SDIO_ACT_DNUM_R",23439],[5,"SDIO_ACT_CONF_SPEC",23439],[8,"SDIO_ACT_DNUM_W",23439],[8,"W",23454],[8,"R",23454],[8,"DREFH_SDIO_R",23454],[5,"SDIO_CONF_SPEC",23454],[8,"DREFH_SDIO_W",23454],[8,"DREFL_SDIO_R",23454],[8,"DREFL_SDIO_W",23454],[8,"DREFM_SDIO_R",23454],[8,"DREFM_SDIO_W",23454],[8,"REG1P8_READY_R",23454],[8,"SDIO_FORCE_R",23454],[8,"SDIO_FORCE_W",23454],[8,"SDIO_PD_EN_R",23454],[8,"SDIO_PD_EN_W",23454],[8,"SDIO_TIEH_R",23454],[8,"SDIO_TIEH_W",23454],[8,"XPD_SDIO_R",23454],[8,"XPD_SDIO_W",23454],[8,"W",23495],[8,"R",23495],[8,"DEEP_SLP_REJECT_EN_R",23495],[5,"SLP_REJECT_CONF_SPEC",23495],[8,"DEEP_SLP_REJECT_EN_W",23495],[8,"GPIO_REJECT_EN_R",23495],[8,"GPIO_REJECT_EN_W",23495],[8,"LIGHT_SLP_REJECT_EN_R",23495],[8,"LIGHT_SLP_REJECT_EN_W",23495],[8,"REJECT_CAUSE_R",23495],[8,"SDIO_REJECT_EN_R",23495],[8,"SDIO_REJECT_EN_W",23495],[8,"W",23524],[8,"R",23524],[8,"SLP_VAL_LO_R",23524],[5,"SLP_TIMER0_SPEC",23524],[8,"SLP_VAL_LO_W",23524],[8,"W",23539],[8,"R",23539],[8,"MAIN_TIMER_ALARM_EN_R",23539],[5,"SLP_TIMER1_SPEC",23539],[8,"MAIN_TIMER_ALARM_EN_W",23539],[8,"SLP_VAL_HI_R",23539],[8,"SLP_VAL_HI_W",23539],[8,"R",23558],[8,"APB2RTC_BRIDGE_SEL_R",23558],[8,"W",23558],[5,"STATE0_SPEC",23558],[8,"APB2RTC_BRIDGE_SEL_W",23558],[8,"SDIO_ACTIVE_IND_R",23558],[8,"SLEEP_EN_R",23558],[8,"SLEEP_EN_W",23558],[8,"SLP_REJECT_R",23558],[8,"SLP_REJECT_W",23558],[8,"SLP_WAKEUP_R",23558],[8,"SLP_WAKEUP_W",23558],[8,"TOUCH_SLP_TIMER_EN_R",23558],[8,"TOUCH_SLP_TIMER_EN_W",23558],[8,"TOUCH_WAKEUP_FORCE_EN_R",23558],[8,"TOUCH_WAKEUP_FORCE_EN_W",23558],[8,"ULP_CP_SLP_TIMER_EN_R",23558],[8,"ULP_CP_SLP_TIMER_EN_W",23558],[8,"ULP_CP_WAKEUP_FORCE_EN_R",23558],[8,"ULP_CP_WAKEUP_FORCE_EN_W",23558],[8,"W",23603],[8,"R",23603],[8,"SCRATCH0_R",23603],[5,"STORE0_SPEC",23603],[8,"SCRATCH0_W",23603],[8,"W",23618],[8,"R",23618],[8,"SCRATCH1_R",23618],[5,"STORE1_SPEC",23618],[8,"SCRATCH1_W",23618],[8,"W",23633],[8,"R",23633],[8,"SCRATCH2_R",23633],[5,"STORE2_SPEC",23633],[8,"SCRATCH2_W",23633],[8,"W",23648],[8,"R",23648],[8,"SCRATCH3_R",23648],[5,"STORE3_SPEC",23648],[8,"SCRATCH3_W",23648],[8,"W",23663],[8,"R",23663],[8,"SCRATCH4_R",23663],[5,"STORE4_SPEC",23663],[8,"SCRATCH4_W",23663],[8,"W",23678],[8,"R",23678],[8,"SCRATCH5_R",23678],[5,"STORE5_SPEC",23678],[8,"SCRATCH5_W",23678],[8,"W",23693],[8,"R",23693],[8,"SCRATCH6_R",23693],[5,"STORE6_SPEC",23693],[8,"SCRATCH6_W",23693],[8,"W",23708],[8,"R",23708],[8,"SCRATCH7_R",23708],[5,"STORE7_SPEC",23708],[8,"SCRATCH7_W",23708],[8,"W",23723],[8,"R",23723],[8,"SW_STALL_APPCPU_C1_R",23723],[5,"SW_CPU_STALL_SPEC",23723],[8,"SW_STALL_APPCPU_C1_W",23723],[8,"SW_STALL_PROCPU_C1_R",23723],[8,"SW_STALL_PROCPU_C1_W",23723],[8,"W",23742],[8,"R",23742],[8,"DTEST_RTC_R",23742],[5,"TEST_MUX_SPEC",23742],[8,"DTEST_RTC_W",23742],[8,"ENT_RTC_R",23742],[8,"ENT_RTC_W",23742],[8,"R",23761],[8,"TIME_LO_R",23761],[8,"R",23772],[8,"TIME_HI_R",23772],[8,"W",23783],[5,"TIME_UPDATE_SPEC",23783],[8,"TIME_UPDATE_W",23783],[8,"R",23783],[8,"TIME_VALID_R",23783],[8,"W",23798],[8,"R",23798],[8,"CK8M_WAIT_R",23798],[5,"TIMER1_SPEC",23798],[8,"CK8M_WAIT_W",23798],[8,"CPU_STALL_EN_R",23798],[8,"CPU_STALL_EN_W",23798],[8,"CPU_STALL_WAIT_R",23798],[8,"CPU_STALL_WAIT_W",23798],[8,"PLL_BUF_WAIT_R",23798],[8,"PLL_BUF_WAIT_W",23798],[8,"XTL_BUF_WAIT_R",23798],[8,"XTL_BUF_WAIT_W",23798],[8,"W",23829],[8,"R",23829],[8,"MIN_TIME_CK8M_OFF_R",23829],[5,"TIMER2_SPEC",23829],[8,"MIN_TIME_CK8M_OFF_W",23829],[8,"ULPCP_TOUCH_START_WAIT_R",23829],[8,"ULPCP_TOUCH_START_WAIT_W",23829],[8,"W",23848],[8,"R",23848],[8,"ROM_RAM_POWERUP_TIMER_R",23848],[5,"TIMER3_SPEC",23848],[8,"ROM_RAM_POWERUP_TIMER_W",23848],[8,"ROM_RAM_WAIT_TIMER_R",23848],[8,"ROM_RAM_WAIT_TIMER_W",23848],[8,"WIFI_POWERUP_TIMER_R",23848],[8,"WIFI_POWERUP_TIMER_W",23848],[8,"WIFI_WAIT_TIMER_R",23848],[8,"WIFI_WAIT_TIMER_W",23848],[8,"W",23875],[8,"R",23875],[8,"DG_WRAP_POWERUP_TIMER_R",23875],[5,"TIMER4_SPEC",23875],[8,"DG_WRAP_POWERUP_TIMER_W",23875],[8,"DG_WRAP_WAIT_TIMER_R",23875],[8,"DG_WRAP_WAIT_TIMER_W",23875],[8,"POWERUP_TIMER_R",23875],[8,"POWERUP_TIMER_W",23875],[8,"WAIT_TIMER_R",23875],[8,"WAIT_TIMER_W",23875],[8,"W",23902],[8,"R",23902],[8,"MIN_SLP_VAL_R",23902],[5,"TIMER5_SPEC",23902],[8,"MIN_SLP_VAL_W",23902],[8,"RTCMEM_POWERUP_TIMER_R",23902],[8,"RTCMEM_POWERUP_TIMER_W",23902],[8,"RTCMEM_WAIT_TIMER_R",23902],[8,"RTCMEM_WAIT_TIMER_W",23902],[8,"ULP_CP_SUBTIMER_PREDIV_R",23902],[8,"ULP_CP_SUBTIMER_PREDIV_W",23902],[8,"W",23929],[8,"R",23929],[8,"GPIO_WAKEUP_FILTER_R",23929],[5,"WAKEUP_STATE_SPEC",23929],[8,"GPIO_WAKEUP_FILTER_W",23929],[8,"WAKEUP_CAUSE_R",23929],[8,"WAKEUP_ENA_R",23929],[8,"WAKEUP_ENA_W",23929],[8,"W",23950],[8,"R",23950],[8,"WDT_APPCPU_RESET_EN_R",23950],[5,"WDTCONFIG0_SPEC",23950],[8,"WDT_APPCPU_RESET_EN_W",23950],[8,"WDT_CPU_RESET_LENGTH_R",23950],[8,"WDT_CPU_RESET_LENGTH_W",23950],[8,"WDT_EDGE_INT_EN_R",23950],[8,"WDT_EDGE_INT_EN_W",23950],[8,"WDT_EN_R",23950],[8,"WDT_EN_W",23950],[8,"WDT_FLASHBOOT_MOD_EN_R",23950],[8,"WDT_FLASHBOOT_MOD_EN_W",23950],[8,"WDT_LEVEL_INT_EN_R",23950],[8,"WDT_LEVEL_INT_EN_W",23950],[8,"WDT_PAUSE_IN_SLP_R",23950],[8,"WDT_PAUSE_IN_SLP_W",23950],[8,"WDT_PROCPU_RESET_EN_R",23950],[8,"WDT_PROCPU_RESET_EN_W",23950],[8,"WDT_STG0_R",23950],[8,"WDT_STG0_W",23950],[8,"WDT_STG1_R",23950],[8,"WDT_STG1_W",23950],[8,"WDT_STG2_R",23950],[8,"WDT_STG2_W",23950],[8,"WDT_STG3_R",23950],[8,"WDT_STG3_W",23950],[8,"WDT_SYS_RESET_LENGTH_R",23950],[8,"WDT_SYS_RESET_LENGTH_W",23950],[8,"W",24013],[8,"R",24013],[8,"WDT_STG0_HOLD_R",24013],[5,"WDTCONFIG1_SPEC",24013],[8,"WDT_STG0_HOLD_W",24013],[8,"W",24028],[8,"R",24028],[8,"WDT_STG1_HOLD_R",24028],[5,"WDTCONFIG2_SPEC",24028],[8,"WDT_STG1_HOLD_W",24028],[8,"W",24043],[8,"R",24043],[8,"WDT_STG2_HOLD_R",24043],[5,"WDTCONFIG3_SPEC",24043],[8,"WDT_STG2_HOLD_W",24043],[8,"W",24058],[8,"R",24058],[8,"WDT_STG3_HOLD_R",24058],[5,"WDTCONFIG4_SPEC",24058],[8,"WDT_STG3_HOLD_W",24058],[8,"W",24073],[5,"WDTFEED_SPEC",24073],[8,"WDT_FEED_W",24073],[8,"W",24085],[8,"R",24085],[8,"WDT_WKEY_R",24085],[5,"WDTWPROTECT_SPEC",24085],[8,"WDT_WKEY_W",24085],[8,"CMD",24100],[8,"CTRL",24100],[8,"DATA",24100],[8,"DEBUG_STATUS",24100],[8,"INT_CLR",24100],[8,"INT_EN",24100],[8,"INT_RAW",24100],[8,"INT_ST",24100],[8,"SCL_HIGH_PERIOD",24100],[8,"SCL_LOW_PERIOD",24100],[8,"SCL_START_PERIOD",24100],[8,"SCL_STOP_PERIOD",24100],[8,"SDA_DUTY",24100],[8,"SLAVE_ADDR",24100],[8,"TIMEOUT",24100],[8,"W",24153],[8,"R",24153],[8,"DONE_R",24153],[5,"CMD_SPEC",24153],[8,"DONE_W",24153],[8,"VAL_R",24153],[8,"VAL_W",24153],[8,"W",24172],[8,"R",24172],[8,"MS_MODE_R",24172],[5,"CTRL_SPEC",24172],[8,"MS_MODE_W",24172],[8,"RX_LSB_FIRST_R",24172],[8,"RX_LSB_FIRST_W",24172],[8,"SCL_FORCE_OUT_R",24172],[8,"SCL_FORCE_OUT_W",24172],[8,"SDA_FORCE_OUT_R",24172],[8,"SDA_FORCE_OUT_W",24172],[8,"TRANS_START_R",24172],[8,"TRANS_START_W",24172],[8,"TX_LSB_FIRST_R",24172],[8,"TX_LSB_FIRST_W",24172],[8,"W",24207],[8,"R",24218],[8,"ACK_VAL_R",24218],[8,"W",24218],[5,"DEBUG_STATUS_SPEC",24218],[8,"ACK_VAL_W",24218],[8,"ARB_LOST_R",24218],[8,"ARB_LOST_W",24218],[8,"BUS_BUSY_R",24218],[8,"BUS_BUSY_W",24218],[8,"BYTE_TRANS_R",24218],[8,"BYTE_TRANS_W",24218],[8,"MAIN_STATE_R",24218],[8,"MAIN_STATE_W",24218],[8,"SCL_STATE_R",24218],[8,"SCL_STATE_W",24218],[8,"SLAVE_ADDR_MATCH_R",24218],[8,"SLAVE_ADDR_MATCH_W",24218],[8,"SLAVE_RW_R",24218],[8,"SLAVE_RW_W",24218],[8,"TIMED_OUT_R",24218],[8,"TIMED_OUT_W",24218],[8,"R",24265],[8,"ARBITRATION_LOST_INT_CLR_R",24265],[8,"W",24265],[5,"INT_CLR_SPEC",24265],[8,"ARBITRATION_LOST_INT_CLR_W",24265],[8,"MASTER_TRANS_COMPLETE_INT_CLR_R",24265],[8,"MASTER_TRANS_COMPLETE_INT_CLR_W",24265],[8,"SLAVE_TRANS_COMPLETE_INT_CLR_R",24265],[8,"SLAVE_TRANS_COMPLETE_INT_CLR_W",24265],[8,"TIME_OUT_INT_CLR_W",24265],[8,"TRANS_COMPLETE_INT_CLR_R",24265],[8,"TRANS_COMPLETE_INT_CLR_W",24265],[8,"W",24294],[8,"R",24305],[8,"ARBITRATION_LOST_INT_RAW_R",24305],[8,"W",24305],[5,"INT_RAW_SPEC",24305],[8,"ARBITRATION_LOST_INT_RAW_W",24305],[8,"MASTER_TRANS_COMPLETE_INT_RAW_R",24305],[8,"MASTER_TRANS_COMPLETE_INT_RAW_W",24305],[8,"SLAVE_TRANS_COMPLETE_INT_RAW_R",24305],[8,"SLAVE_TRANS_COMPLETE_INT_RAW_W",24305],[8,"TIME_OUT_INT_RAW_R",24305],[8,"TRANS_COMPLETE_INT_RAW_R",24305],[8,"TRANS_COMPLETE_INT_RAW_W",24305],[8,"W",24334],[8,"W",24345],[8,"R",24345],[8,"SCL_HIGH_PERIOD_R",24345],[5,"SCL_HIGH_PERIOD_SPEC",24345],[8,"SCL_HIGH_PERIOD_W",24345],[8,"W",24360],[8,"R",24360],[8,"SCL_LOW_PERIOD_R",24360],[5,"SCL_LOW_PERIOD_SPEC",24360],[8,"SCL_LOW_PERIOD_W",24360],[8,"W",24375],[8,"R",24375],[8,"SCL_START_PERIOD_R",24375],[5,"SCL_START_PERIOD_SPEC",24375],[8,"SCL_START_PERIOD_W",24375],[8,"W",24390],[8,"R",24390],[8,"SCL_STOP_PERIOD_R",24390],[5,"SCL_STOP_PERIOD_SPEC",24390],[8,"SCL_STOP_PERIOD_W",24390],[8,"W",24405],[8,"R",24405],[8,"SDA_DUTY_R",24405],[5,"SDA_DUTY_SPEC",24405],[8,"SDA_DUTY_W",24405],[8,"R",24420],[8,"_10BIT_R",24420],[8,"W",24420],[5,"SLAVE_ADDR_SPEC",24420],[8,"_10BIT_W",24420],[8,"SLAVE_ADDR_R",24420],[8,"SLAVE_ADDR_W",24420],[8,"W",24439],[8,"R",24439],[8,"TIMEOUT_R",24439],[5,"TIMEOUT_SPEC",24439],[8,"TIMEOUT_W",24439],[8,"ADC_PAD",24454],[8,"DATE",24454],[8,"DIG_PAD_HOLD",24454],[8,"ENABLE",24454],[8,"ENABLE_W1TC",24454],[8,"ENABLE_W1TS",24454],[8,"EXT_WAKEUP0",24454],[8,"HALL_SENS",24454],[8,"IN",24454],[8,"OUT",24454],[8,"OUT_W1TC",24454],[8,"OUT_W1TS",24454],[8,"PAD_DAC1",24454],[8,"PAD_DAC2",24454],[8,"PIN",24454],[8,"RTC_DEBUG_SEL",24454],[8,"SAR_I2C_IO",24454],[8,"SENSOR_PADS",24454],[8,"STATUS",24454],[8,"STATUS_W1TC",24454],[8,"STATUS_W1TS",24454],[8,"TOUCH_CFG",24454],[8,"TOUCH_PAD0",24454],[8,"TOUCH_PAD1",24454],[8,"TOUCH_PAD2",24454],[8,"TOUCH_PAD3",24454],[8,"TOUCH_PAD4",24454],[8,"TOUCH_PAD5",24454],[8,"TOUCH_PAD6",24454],[8,"TOUCH_PAD7",24454],[8,"TOUCH_PAD8",24454],[8,"TOUCH_PAD9",24454],[8,"XTAL_32K_PAD",24454],[8,"XTL_EXT_CTR",24454],[8,"R",24565],[8,"ADC1_FUN_IE_R",24565],[8,"W",24565],[5,"ADC_PAD_SPEC",24565],[8,"ADC1_FUN_IE_W",24565],[8,"ADC1_FUN_SEL_R",24565],[8,"ADC1_FUN_SEL_W",24565],[8,"ADC1_HOLD_R",24565],[8,"ADC1_HOLD_W",24565],[8,"ADC1_MUX_SEL_R",24565],[8,"ADC1_MUX_SEL_W",24565],[8,"ADC1_SLP_IE_R",24565],[8,"ADC1_SLP_IE_W",24565],[8,"ADC1_SLP_SEL_R",24565],[8,"ADC1_SLP_SEL_W",24565],[8,"ADC2_FUN_IE_R",24565],[8,"ADC2_FUN_IE_W",24565],[8,"ADC2_FUN_SEL_R",24565],[8,"ADC2_FUN_SEL_W",24565],[8,"ADC2_HOLD_R",24565],[8,"ADC2_HOLD_W",24565],[8,"ADC2_MUX_SEL_R",24565],[8,"ADC2_MUX_SEL_W",24565],[8,"ADC2_SLP_IE_R",24565],[8,"ADC2_SLP_IE_W",24565],[8,"ADC2_SLP_SEL_R",24565],[8,"ADC2_SLP_SEL_W",24565],[8,"W",24624],[8,"R",24624],[8,"IO_DATE_R",24624],[5,"DATE_SPEC",24624],[8,"IO_DATE_W",24624],[8,"W",24639],[8,"R",24639],[8,"DIG_PAD_HOLD_R",24639],[5,"DIG_PAD_HOLD_SPEC",24639],[8,"DIG_PAD_HOLD_W",24639],[8,"W",24654],[8,"R",24654],[8,"ENABLE_R",24654],[5,"ENABLE_SPEC",24654],[8,"ENABLE_W",24654],[8,"W",24669],[5,"ENABLE_W1TC_SPEC",24669],[8,"ENABLE_W1TC_W",24669],[8,"W",24681],[5,"ENABLE_W1TS_SPEC",24681],[8,"ENABLE_W1TS_W",24681],[8,"W",24693],[8,"R",24693],[8,"SEL_R",24693],[5,"EXT_WAKEUP0_SPEC",24693],[8,"SEL_W",24693],[8,"W",24708],[8,"R",24708],[8,"HALL_PHASE_R",24708],[5,"HALL_SENS_SPEC",24708],[8,"HALL_PHASE_W",24708],[8,"XPD_HALL_R",24708],[8,"XPD_HALL_W",24708],[8,"R",24727],[8,"NEXT_R",24727],[8,"W",24738],[8,"R",24738],[8,"DATA_R",24738],[5,"OUT_SPEC",24738],[8,"DATA_W",24738],[8,"W",24753],[5,"OUT_W1TC_SPEC",24753],[8,"OUT_DATA_W1TC_W",24753],[8,"W",24765],[5,"OUT_W1TS_SPEC",24765],[8,"OUT_DATA_W1TS_W",24765],[8,"W",24777],[8,"R",24777],[8,"PDAC1_DAC_R",24777],[5,"PAD_DAC1_SPEC",24777],[8,"PDAC1_DAC_W",24777],[8,"PDAC1_DAC_XPD_FORCE_R",24777],[8,"PDAC1_DAC_XPD_FORCE_W",24777],[8,"PDAC1_DRV_R",24777],[8,"PDAC1_DRV_W",24777],[8,"PDAC1_FUN_IE_R",24777],[8,"PDAC1_FUN_IE_W",24777],[8,"PDAC1_FUN_SEL_R",24777],[8,"PDAC1_FUN_SEL_W",24777],[8,"PDAC1_HOLD_R",24777],[8,"PDAC1_HOLD_W",24777],[8,"PDAC1_MUX_SEL_R",24777],[8,"PDAC1_MUX_SEL_W",24777],[8,"PDAC1_RDE_R",24777],[8,"PDAC1_RDE_W",24777],[8,"PDAC1_RUE_R",24777],[8,"PDAC1_RUE_W",24777],[8,"PDAC1_SLP_IE_R",24777],[8,"PDAC1_SLP_IE_W",24777],[8,"PDAC1_SLP_OE_R",24777],[8,"PDAC1_SLP_OE_W",24777],[8,"PDAC1_SLP_SEL_R",24777],[8,"PDAC1_SLP_SEL_W",24777],[8,"PDAC1_XPD_DAC_R",24777],[8,"PDAC1_XPD_DAC_W",24777],[8,"W",24840],[8,"R",24840],[8,"PDAC2_DAC_R",24840],[5,"PAD_DAC2_SPEC",24840],[8,"PDAC2_DAC_W",24840],[8,"PDAC2_DAC_XPD_FORCE_R",24840],[8,"PDAC2_DAC_XPD_FORCE_W",24840],[8,"PDAC2_DRV_R",24840],[8,"PDAC2_DRV_W",24840],[8,"PDAC2_FUN_IE_R",24840],[8,"PDAC2_FUN_IE_W",24840],[8,"PDAC2_FUN_SEL_R",24840],[8,"PDAC2_FUN_SEL_W",24840],[8,"PDAC2_HOLD_R",24840],[8,"PDAC2_HOLD_W",24840],[8,"PDAC2_MUX_SEL_R",24840],[8,"PDAC2_MUX_SEL_W",24840],[8,"PDAC2_RDE_R",24840],[8,"PDAC2_RDE_W",24840],[8,"PDAC2_RUE_R",24840],[8,"PDAC2_RUE_W",24840],[8,"PDAC2_SLP_IE_R",24840],[8,"PDAC2_SLP_IE_W",24840],[8,"PDAC2_SLP_OE_R",24840],[8,"PDAC2_SLP_OE_W",24840],[8,"PDAC2_SLP_SEL_R",24840],[8,"PDAC2_SLP_SEL_W",24840],[8,"PDAC2_XPD_DAC_R",24840],[8,"PDAC2_XPD_DAC_W",24840],[8,"W",24903],[8,"R",24903],[8,"INT_TYPE_R",24903],[5,"PIN_SPEC",24903],[8,"INT_TYPE_W",24903],[8,"PAD_DRIVER_R",24903],[8,"PAD_DRIVER_W",24903],[8,"WAKEUP_ENABLE_R",24903],[8,"WAKEUP_ENABLE_W",24903],[8,"W",24926],[8,"R",24926],[8,"DEBUG_12M_NO_GATING_R",24926],[5,"RTC_DEBUG_SEL_SPEC",24926],[8,"DEBUG_12M_NO_GATING_W",24926],[8,"DEBUG_SEL0_R",24926],[8,"DEBUG_SEL0_W",24926],[8,"DEBUG_SEL1_R",24926],[8,"DEBUG_SEL1_W",24926],[8,"DEBUG_SEL2_R",24926],[8,"DEBUG_SEL2_W",24926],[8,"DEBUG_SEL3_R",24926],[8,"DEBUG_SEL3_W",24926],[8,"DEBUG_SEL4_R",24926],[8,"DEBUG_SEL4_W",24926],[8,"W",24961],[8,"R",24961],[8,"SAR_DEBUG_BIT_SEL_R",24961],[5,"SAR_I2C_IO_SPEC",24961],[8,"SAR_DEBUG_BIT_SEL_W",24961],[8,"SAR_I2C_SCL_SEL_R",24961],[8,"SAR_I2C_SCL_SEL_W",24961],[8,"SAR_I2C_SDA_SEL_R",24961],[8,"SAR_I2C_SDA_SEL_W",24961],[8,"W",24984],[8,"R",24984],[8,"SENSE1_FUN_IE_R",24984],[5,"SENSOR_PADS_SPEC",24984],[8,"SENSE1_FUN_IE_W",24984],[8,"SENSE1_FUN_SEL_R",24984],[8,"SENSE1_FUN_SEL_W",24984],[8,"SENSE1_HOLD_R",24984],[8,"SENSE1_HOLD_W",24984],[8,"SENSE1_MUX_SEL_R",24984],[8,"SENSE1_MUX_SEL_W",24984],[8,"SENSE1_SLP_IE_R",24984],[8,"SENSE1_SLP_IE_W",24984],[8,"SENSE1_SLP_SEL_R",24984],[8,"SENSE1_SLP_SEL_W",24984],[8,"SENSE2_FUN_IE_R",24984],[8,"SENSE2_FUN_IE_W",24984],[8,"SENSE2_FUN_SEL_R",24984],[8,"SENSE2_FUN_SEL_W",24984],[8,"SENSE2_HOLD_R",24984],[8,"SENSE2_HOLD_W",24984],[8,"SENSE2_MUX_SEL_R",24984],[8,"SENSE2_MUX_SEL_W",24984],[8,"SENSE2_SLP_IE_R",24984],[8,"SENSE2_SLP_IE_W",24984],[8,"SENSE2_SLP_SEL_R",24984],[8,"SENSE2_SLP_SEL_W",24984],[8,"SENSE3_FUN_IE_R",24984],[8,"SENSE3_FUN_IE_W",24984],[8,"SENSE3_FUN_SEL_R",24984],[8,"SENSE3_FUN_SEL_W",24984],[8,"SENSE3_HOLD_R",24984],[8,"SENSE3_HOLD_W",24984],[8,"SENSE3_MUX_SEL_R",24984],[8,"SENSE3_MUX_SEL_W",24984],[8,"SENSE3_SLP_IE_R",24984],[8,"SENSE3_SLP_IE_W",24984],[8,"SENSE3_SLP_SEL_R",24984],[8,"SENSE3_SLP_SEL_W",24984],[8,"SENSE4_FUN_IE_R",24984],[8,"SENSE4_FUN_IE_W",24984],[8,"SENSE4_FUN_SEL_R",24984],[8,"SENSE4_FUN_SEL_W",24984],[8,"SENSE4_HOLD_R",24984],[8,"SENSE4_HOLD_W",24984],[8,"SENSE4_MUX_SEL_R",24984],[8,"SENSE4_MUX_SEL_W",24984],[8,"SENSE4_SLP_IE_R",24984],[8,"SENSE4_SLP_IE_W",24984],[8,"SENSE4_SLP_SEL_R",24984],[8,"SENSE4_SLP_SEL_W",24984],[8,"W",25091],[8,"R",25091],[8,"INT_R",25091],[5,"STATUS_SPEC",25091],[8,"INT_W",25091],[8,"W",25106],[5,"STATUS_W1TC_SPEC",25106],[8,"STATUS_INT_W1TC_W",25106],[8,"W",25118],[5,"STATUS_W1TS_SPEC",25118],[8,"STATUS_INT_W1TS_W",25118],[8,"W",25130],[8,"R",25130],[8,"TOUCH_DCUR_R",25130],[5,"TOUCH_CFG_SPEC",25130],[8,"TOUCH_DCUR_W",25130],[8,"TOUCH_DRANGE_R",25130],[8,"TOUCH_DRANGE_W",25130],[8,"TOUCH_DREFH_R",25130],[8,"TOUCH_DREFH_W",25130],[8,"TOUCH_DREFL_R",25130],[8,"TOUCH_DREFL_W",25130],[8,"TOUCH_XPD_BIAS_R",25130],[8,"TOUCH_XPD_BIAS_W",25130],[8,"W",25161],[8,"R",25161],[8,"DAC_R",25161],[5,"TOUCH_PAD0_SPEC",25161],[8,"DAC_W",25161],[8,"DRV_R",25161],[8,"DRV_W",25161],[8,"FUN_IE_R",25161],[8,"FUN_IE_W",25161],[8,"FUN_SEL_R",25161],[8,"FUN_SEL_W",25161],[8,"HOLD_R",25161],[8,"HOLD_W",25161],[8,"MUX_SEL_R",25161],[8,"MUX_SEL_W",25161],[8,"RDE_R",25161],[8,"RDE_W",25161],[8,"RUE_R",25161],[8,"RUE_W",25161],[8,"SLP_IE_R",25161],[8,"SLP_IE_W",25161],[8,"SLP_OE_R",25161],[8,"SLP_OE_W",25161],[8,"SLP_SEL_R",25161],[8,"SLP_SEL_W",25161],[8,"START_R",25161],[8,"START_W",25161],[8,"TIE_OPT_R",25161],[8,"TIE_OPT_W",25161],[8,"TO_GPIO_R",25161],[8,"TO_GPIO_W",25161],[8,"XPD_R",25161],[8,"XPD_W",25161],[8,"W",25232],[8,"R",25232],[8,"DAC_R",25232],[5,"TOUCH_PAD1_SPEC",25232],[8,"DAC_W",25232],[8,"DRV_R",25232],[8,"DRV_W",25232],[8,"FUN_IE_R",25232],[8,"FUN_IE_W",25232],[8,"FUN_SEL_R",25232],[8,"FUN_SEL_W",25232],[8,"HOLD_R",25232],[8,"HOLD_W",25232],[8,"MUX_SEL_R",25232],[8,"MUX_SEL_W",25232],[8,"RDE_R",25232],[8,"RDE_W",25232],[8,"RUE_R",25232],[8,"RUE_W",25232],[8,"SLP_IE_R",25232],[8,"SLP_IE_W",25232],[8,"SLP_OE_R",25232],[8,"SLP_OE_W",25232],[8,"SLP_SEL_R",25232],[8,"SLP_SEL_W",25232],[8,"START_R",25232],[8,"START_W",25232],[8,"TIE_OPT_R",25232],[8,"TIE_OPT_W",25232],[8,"TO_GPIO_R",25232],[8,"TO_GPIO_W",25232],[8,"XPD_R",25232],[8,"XPD_W",25232],[8,"W",25303],[8,"R",25303],[8,"DAC_R",25303],[5,"TOUCH_PAD2_SPEC",25303],[8,"DAC_W",25303],[8,"DRV_R",25303],[8,"DRV_W",25303],[8,"FUN_IE_R",25303],[8,"FUN_IE_W",25303],[8,"FUN_SEL_R",25303],[8,"FUN_SEL_W",25303],[8,"HOLD_R",25303],[8,"HOLD_W",25303],[8,"MUX_SEL_R",25303],[8,"MUX_SEL_W",25303],[8,"RDE_R",25303],[8,"RDE_W",25303],[8,"RUE_R",25303],[8,"RUE_W",25303],[8,"SLP_IE_R",25303],[8,"SLP_IE_W",25303],[8,"SLP_OE_R",25303],[8,"SLP_OE_W",25303],[8,"SLP_SEL_R",25303],[8,"SLP_SEL_W",25303],[8,"START_R",25303],[8,"START_W",25303],[8,"TIE_OPT_R",25303],[8,"TIE_OPT_W",25303],[8,"TO_GPIO_R",25303],[8,"TO_GPIO_W",25303],[8,"XPD_R",25303],[8,"XPD_W",25303],[8,"W",25374],[8,"R",25374],[8,"DAC_R",25374],[5,"TOUCH_PAD3_SPEC",25374],[8,"DAC_W",25374],[8,"DRV_R",25374],[8,"DRV_W",25374],[8,"FUN_IE_R",25374],[8,"FUN_IE_W",25374],[8,"FUN_SEL_R",25374],[8,"FUN_SEL_W",25374],[8,"HOLD_R",25374],[8,"HOLD_W",25374],[8,"MUX_SEL_R",25374],[8,"MUX_SEL_W",25374],[8,"RDE_R",25374],[8,"RDE_W",25374],[8,"RUE_R",25374],[8,"RUE_W",25374],[8,"SLP_IE_R",25374],[8,"SLP_IE_W",25374],[8,"SLP_OE_R",25374],[8,"SLP_OE_W",25374],[8,"SLP_SEL_R",25374],[8,"SLP_SEL_W",25374],[8,"START_R",25374],[8,"START_W",25374],[8,"TIE_OPT_R",25374],[8,"TIE_OPT_W",25374],[8,"TO_GPIO_R",25374],[8,"TO_GPIO_W",25374],[8,"XPD_R",25374],[8,"XPD_W",25374],[8,"W",25445],[8,"R",25445],[8,"DAC_R",25445],[5,"TOUCH_PAD4_SPEC",25445],[8,"DAC_W",25445],[8,"DRV_R",25445],[8,"DRV_W",25445],[8,"FUN_IE_R",25445],[8,"FUN_IE_W",25445],[8,"FUN_SEL_R",25445],[8,"FUN_SEL_W",25445],[8,"HOLD_R",25445],[8,"HOLD_W",25445],[8,"MUX_SEL_R",25445],[8,"MUX_SEL_W",25445],[8,"RDE_R",25445],[8,"RDE_W",25445],[8,"RUE_R",25445],[8,"RUE_W",25445],[8,"SLP_IE_R",25445],[8,"SLP_IE_W",25445],[8,"SLP_OE_R",25445],[8,"SLP_OE_W",25445],[8,"SLP_SEL_R",25445],[8,"SLP_SEL_W",25445],[8,"START_R",25445],[8,"START_W",25445],[8,"TIE_OPT_R",25445],[8,"TIE_OPT_W",25445],[8,"TO_GPIO_R",25445],[8,"TO_GPIO_W",25445],[8,"XPD_R",25445],[8,"XPD_W",25445],[8,"W",25516],[8,"R",25516],[8,"DAC_R",25516],[5,"TOUCH_PAD5_SPEC",25516],[8,"DAC_W",25516],[8,"DRV_R",25516],[8,"DRV_W",25516],[8,"FUN_IE_R",25516],[8,"FUN_IE_W",25516],[8,"FUN_SEL_R",25516],[8,"FUN_SEL_W",25516],[8,"HOLD_R",25516],[8,"HOLD_W",25516],[8,"MUX_SEL_R",25516],[8,"MUX_SEL_W",25516],[8,"RDE_R",25516],[8,"RDE_W",25516],[8,"RUE_R",25516],[8,"RUE_W",25516],[8,"SLP_IE_R",25516],[8,"SLP_IE_W",25516],[8,"SLP_OE_R",25516],[8,"SLP_OE_W",25516],[8,"SLP_SEL_R",25516],[8,"SLP_SEL_W",25516],[8,"START_R",25516],[8,"START_W",25516],[8,"TIE_OPT_R",25516],[8,"TIE_OPT_W",25516],[8,"TO_GPIO_R",25516],[8,"TO_GPIO_W",25516],[8,"XPD_R",25516],[8,"XPD_W",25516],[8,"W",25587],[8,"R",25587],[8,"DAC_R",25587],[5,"TOUCH_PAD6_SPEC",25587],[8,"DAC_W",25587],[8,"DRV_R",25587],[8,"DRV_W",25587],[8,"FUN_IE_R",25587],[8,"FUN_IE_W",25587],[8,"FUN_SEL_R",25587],[8,"FUN_SEL_W",25587],[8,"HOLD_R",25587],[8,"HOLD_W",25587],[8,"MUX_SEL_R",25587],[8,"MUX_SEL_W",25587],[8,"RDE_R",25587],[8,"RDE_W",25587],[8,"RUE_R",25587],[8,"RUE_W",25587],[8,"SLP_IE_R",25587],[8,"SLP_IE_W",25587],[8,"SLP_OE_R",25587],[8,"SLP_OE_W",25587],[8,"SLP_SEL_R",25587],[8,"SLP_SEL_W",25587],[8,"START_R",25587],[8,"START_W",25587],[8,"TIE_OPT_R",25587],[8,"TIE_OPT_W",25587],[8,"TO_GPIO_R",25587],[8,"TO_GPIO_W",25587],[8,"XPD_R",25587],[8,"XPD_W",25587],[8,"W",25658],[8,"R",25658],[8,"DAC_R",25658],[5,"TOUCH_PAD7_SPEC",25658],[8,"DAC_W",25658],[8,"DRV_R",25658],[8,"DRV_W",25658],[8,"FUN_IE_R",25658],[8,"FUN_IE_W",25658],[8,"FUN_SEL_R",25658],[8,"FUN_SEL_W",25658],[8,"HOLD_R",25658],[8,"HOLD_W",25658],[8,"MUX_SEL_R",25658],[8,"MUX_SEL_W",25658],[8,"RDE_R",25658],[8,"RDE_W",25658],[8,"RUE_R",25658],[8,"RUE_W",25658],[8,"SLP_IE_R",25658],[8,"SLP_IE_W",25658],[8,"SLP_OE_R",25658],[8,"SLP_OE_W",25658],[8,"SLP_SEL_R",25658],[8,"SLP_SEL_W",25658],[8,"START_R",25658],[8,"START_W",25658],[8,"TIE_OPT_R",25658],[8,"TIE_OPT_W",25658],[8,"TO_GPIO_R",25658],[8,"TO_GPIO_W",25658],[8,"XPD_R",25658],[8,"XPD_W",25658],[8,"W",25729],[8,"R",25729],[8,"DAC_R",25729],[5,"TOUCH_PAD8_SPEC",25729],[8,"DAC_W",25729],[8,"START_R",25729],[8,"START_W",25729],[8,"TIE_OPT_R",25729],[8,"TIE_OPT_W",25729],[8,"TO_GPIO_R",25729],[8,"TO_GPIO_W",25729],[8,"XPD_R",25729],[8,"XPD_W",25729],[8,"W",25760],[8,"R",25760],[8,"DAC_R",25760],[5,"TOUCH_PAD9_SPEC",25760],[8,"DAC_W",25760],[8,"START_R",25760],[8,"START_W",25760],[8,"TIE_OPT_R",25760],[8,"TIE_OPT_W",25760],[8,"TO_GPIO_R",25760],[8,"TO_GPIO_W",25760],[8,"XPD_R",25760],[8,"XPD_W",25760],[8,"W",25791],[8,"R",25791],[8,"DAC_XTAL_32K_R",25791],[5,"XTAL_32K_PAD_SPEC",25791],[8,"DAC_XTAL_32K_W",25791],[8,"DBIAS_XTAL_32K_R",25791],[8,"DBIAS_XTAL_32K_W",25791],[8,"DRES_XTAL_32K_R",25791],[8,"DRES_XTAL_32K_W",25791],[8,"X32N_DRV_R",25791],[8,"X32N_DRV_W",25791],[8,"X32N_FUN_IE_R",25791],[8,"X32N_FUN_IE_W",25791],[8,"X32N_FUN_SEL_R",25791],[8,"X32N_FUN_SEL_W",25791],[8,"X32N_HOLD_R",25791],[8,"X32N_HOLD_W",25791],[8,"X32N_MUX_SEL_R",25791],[8,"X32N_MUX_SEL_W",25791],[8,"X32N_RDE_R",25791],[8,"X32N_RDE_W",25791],[8,"X32N_RUE_R",25791],[8,"X32N_RUE_W",25791],[8,"X32N_SLP_IE_R",25791],[8,"X32N_SLP_IE_W",25791],[8,"X32N_SLP_OE_R",25791],[8,"X32N_SLP_OE_W",25791],[8,"X32N_SLP_SEL_R",25791],[8,"X32N_SLP_SEL_W",25791],[8,"X32P_DRV_R",25791],[8,"X32P_DRV_W",25791],[8,"X32P_FUN_IE_R",25791],[8,"X32P_FUN_IE_W",25791],[8,"X32P_FUN_SEL_R",25791],[8,"X32P_FUN_SEL_W",25791],[8,"X32P_HOLD_R",25791],[8,"X32P_HOLD_W",25791],[8,"X32P_MUX_SEL_R",25791],[8,"X32P_MUX_SEL_W",25791],[8,"X32P_RDE_R",25791],[8,"X32P_RDE_W",25791],[8,"X32P_RUE_R",25791],[8,"X32P_RUE_W",25791],[8,"X32P_SLP_IE_R",25791],[8,"X32P_SLP_IE_W",25791],[8,"X32P_SLP_OE_R",25791],[8,"X32P_SLP_OE_W",25791],[8,"X32P_SLP_SEL_R",25791],[8,"X32P_SLP_SEL_W",25791],[8,"XPD_XTAL_32K_R",25791],[8,"XPD_XTAL_32K_W",25791],[8,"W",25898],[8,"R",25898],[8,"SEL_R",25898],[5,"XTL_EXT_CTR_SPEC",25898],[8,"SEL_W",25898],[8,"BLKSIZ",25913],[8,"BMOD",25913],[8,"BUFADDR",25913],[8,"BUFFIFO",25913],[8,"BYTCNT",25913],[8,"CARDTHRCTL",25913],[8,"CDETECT",25913],[8,"CLK_EDGE_SEL",25913],[8,"CLKDIV",25913],[8,"CLKENA",25913],[8,"CLKSRC",25913],[8,"CMD",25913],[8,"CMDARG",25913],[8,"CTRL",25913],[8,"CTYPE",25913],[8,"DBADDR",25913],[8,"DEBNCE",25913],[8,"DSCADDR",25913],[8,"EMMCDDR",25913],[8,"ENSHIFT",25913],[8,"FIFOTH",25913],[8,"HCON",25913],[8,"IDINTEN",25913],[8,"IDSTS",25913],[8,"INTMASK",25913],[8,"MINTSTS",25913],[8,"PLDMND",25913],[8,"RESP0",25913],[8,"RESP1",25913],[8,"RESP2",25913],[8,"RESP3",25913],[8,"RINTSTS",25913],[8,"RST_N",25913],[8,"STATUS",25913],[8,"TBBCNT",25913],[8,"TCBCNT",25913],[8,"TMOUT",25913],[8,"UHS",25913],[8,"USRID",25913],[8,"VERID",25913],[8,"WRTPRT",25913],[8,"W",26044],[8,"R",26044],[8,"BLOCK_SIZE_R",26044],[5,"BLKSIZ_SPEC",26044],[8,"BLOCK_SIZE_W",26044],[8,"W",26059],[8,"R",26059],[8,"DE_R",26059],[5,"BMOD_SPEC",26059],[8,"DE_W",26059],[8,"FB_R",26059],[8,"FB_W",26059],[8,"PBL_R",26059],[8,"PBL_W",26059],[8,"SWR_R",26059],[8,"SWR_W",26059],[8,"R",26086],[8,"BUFADDR_R",26086],[8,"W",26097],[8,"R",26097],[8,"BUFFIFO_R",26097],[5,"BUFFIFO_SPEC",26097],[8,"BUFFIFO_W",26097],[8,"W",26112],[8,"R",26112],[8,"BYTE_COUNT_R",26112],[5,"BYTCNT_SPEC",26112],[8,"BYTE_COUNT_W",26112],[8,"W",26127],[8,"R",26127],[8,"CARDCLRINTEN_R",26127],[5,"CARDTHRCTL_SPEC",26127],[8,"CARDCLRINTEN_W",26127],[8,"CARDRDTHREN_R",26127],[8,"CARDRDTHREN_W",26127],[8,"CARDTHRESHOLD_R",26127],[8,"CARDTHRESHOLD_W",26127],[8,"CARDWRTHREN_R",26127],[8,"CARDWRTHREN_W",26127],[8,"R",26154],[8,"CARD_DETECT_N_R",26154],[8,"W",26165],[8,"R",26165],[8,"CCLK_EN_R",26165],[5,"CLK_EDGE_SEL_SPEC",26165],[8,"CCLK_EN_W",26165],[8,"CCLKIN_EDGE_DRV_SEL_R",26165],[8,"CCLKIN_EDGE_DRV_SEL_W",26165],[8,"CCLKIN_EDGE_SAM_SEL_R",26165],[8,"CCLKIN_EDGE_SAM_SEL_W",26165],[8,"CCLKIN_EDGE_SLF_SEL_R",26165],[8,"CCLKIN_EDGE_SLF_SEL_W",26165],[8,"CCLLKIN_EDGE_H_R",26165],[8,"CCLLKIN_EDGE_H_W",26165],[8,"CCLLKIN_EDGE_L_R",26165],[8,"CCLLKIN_EDGE_L_W",26165],[8,"CCLLKIN_EDGE_N_R",26165],[8,"CCLLKIN_EDGE_N_W",26165],[8,"ESD_MODE_R",26165],[8,"ESD_MODE_W",26165],[8,"ESDIO_MODE_R",26165],[8,"ESDIO_MODE_W",26165],[8,"W",26212],[8,"R",26212],[8,"CLK_DIVIDER0_R",26212],[5,"CLKDIV_SPEC",26212],[8,"CLK_DIVIDER0_W",26212],[8,"CLK_DIVIDER1_R",26212],[8,"CLK_DIVIDER1_W",26212],[8,"CLK_DIVIDER2_R",26212],[8,"CLK_DIVIDER2_W",26212],[8,"CLK_DIVIDER3_R",26212],[8,"CLK_DIVIDER3_W",26212],[8,"W",26239],[8,"R",26239],[8,"CCLK_ENABLE_R",26239],[5,"CLKENA_SPEC",26239],[8,"CCLK_ENABLE_W",26239],[8,"LP_ENABLE_R",26239],[8,"LP_ENABLE_W",26239],[8,"W",26258],[8,"R",26258],[8,"CLKSRC_R",26258],[5,"CLKSRC_SPEC",26258],[8,"CLKSRC_W",26258],[8,"W",26273],[8,"R",26273],[8,"CARD_NUMBER_R",26273],[5,"CMD_SPEC",26273],[8,"CARD_NUMBER_W",26273],[8,"CCS_EXPECTED_R",26273],[8,"CCS_EXPECTED_W",26273],[8,"CHECK_RESPONSE_CRC_R",26273],[8,"CHECK_RESPONSE_CRC_W",26273],[8,"DATA_EXPECTED_R",26273],[8,"DATA_EXPECTED_W",26273],[8,"INDEX_R",26273],[8,"INDEX_W",26273],[8,"READ_CEATA_DEVICE_R",26273],[8,"READ_CEATA_DEVICE_W",26273],[8,"READ_WRITE_R",26273],[8,"READ_WRITE_W",26273],[8,"RESPONSE_EXPECT_R",26273],[8,"RESPONSE_EXPECT_W",26273],[8,"RESPONSE_LENGTH_R",26273],[8,"RESPONSE_LENGTH_W",26273],[8,"SEND_AUTO_STOP_R",26273],[8,"SEND_AUTO_STOP_W",26273],[8,"SEND_INITIALIZATION_R",26273],[8,"SEND_INITIALIZATION_W",26273],[8,"START_CMD_R",26273],[8,"START_CMD_W",26273],[8,"STOP_ABORT_CMD_R",26273],[8,"STOP_ABORT_CMD_W",26273],[8,"TRANSFER_MODE_R",26273],[8,"TRANSFER_MODE_W",26273],[8,"UPDATE_CLOCK_REGISTERS_ONLY_R",26273],[8,"UPDATE_CLOCK_REGISTERS_ONLY_W",26273],[8,"USE_HOLE_R",26273],[8,"USE_HOLE_W",26273],[8,"WAIT_PRVDATA_COMPLETE_R",26273],[8,"WAIT_PRVDATA_COMPLETE_W",26273],[8,"W",26352],[8,"R",26352],[8,"CMDARG_R",26352],[5,"CMDARG_SPEC",26352],[8,"CMDARG_W",26352],[8,"R",26367],[8,"ABORT_READ_DATA_R",26367],[8,"W",26367],[5,"CTRL_SPEC",26367],[8,"ABORT_READ_DATA_W",26367],[8,"CEATA_DEVICE_INTERRUPT_STATUS_R",26367],[8,"CEATA_DEVICE_INTERRUPT_STATUS_W",26367],[8,"CONTROLLER_RESET_R",26367],[8,"CONTROLLER_RESET_W",26367],[8,"DMA_RESET_R",26367],[8,"DMA_RESET_W",26367],[8,"FIFO_RESET_R",26367],[8,"FIFO_RESET_W",26367],[8,"INT_ENABLE_R",26367],[8,"INT_ENABLE_W",26367],[8,"READ_WAIT_R",26367],[8,"READ_WAIT_W",26367],[8,"SEND_AUTO_STOP_CCSD_R",26367],[8,"SEND_AUTO_STOP_CCSD_W",26367],[8,"SEND_CCSD_R",26367],[8,"SEND_CCSD_W",26367],[8,"SEND_IRQ_RESPONSE_R",26367],[8,"SEND_IRQ_RESPONSE_W",26367],[8,"W",26418],[8,"R",26418],[8,"CARD_WIDTH4_R",26418],[5,"CTYPE_SPEC",26418],[8,"CARD_WIDTH4_W",26418],[8,"CARD_WIDTH8_R",26418],[8,"CARD_WIDTH8_W",26418],[8,"W",26437],[8,"R",26437],[8,"DBADDR_R",26437],[5,"DBADDR_SPEC",26437],[8,"DBADDR_W",26437],[8,"W",26452],[8,"R",26452],[8,"DEBOUNCE_COUNT_R",26452],[5,"DEBNCE_SPEC",26452],[8,"DEBOUNCE_COUNT_W",26452],[8,"R",26467],[8,"DSCADDR_R",26467],[8,"W",26478],[8,"R",26478],[8,"HALFSTARTBIT_R",26478],[5,"EMMCDDR_SPEC",26478],[8,"HALFSTARTBIT_W",26478],[8,"HS400_MODE_R",26478],[8,"HS400_MODE_W",26478],[8,"W",26497],[8,"R",26497],[8,"ENABLE_SHIFT_R",26497],[5,"ENSHIFT_SPEC",26497],[8,"ENABLE_SHIFT_W",26497],[8,"W",26512],[8,"R",26512],[8,"DMA_MULTIPLE_TRANSACTION_SIZE_R",26512],[5,"FIFOTH_SPEC",26512],[8,"DMA_MULTIPLE_TRANSACTION_SIZE_W",26512],[8,"RX_WMARK_R",26512],[8,"RX_WMARK_W",26512],[8,"TX_WMARK_R",26512],[8,"TX_WMARK_W",26512],[8,"R",26535],[8,"ADDR_WIDTH_R",26535],[8,"BUS_TYPE_R",26535],[8,"CARD_NUM_R",26535],[8,"CARD_TYPE_R",26535],[8,"DATA_WIDTH_R",26535],[8,"DMA_WIDTH_R",26535],[8,"HOLD_R",26535],[8,"NUM_CLK_DIV_R",26535],[8,"RAM_INDISE_R",26535],[8,"R",26562],[8,"AI_R",26562],[8,"W",26562],[5,"IDINTEN_SPEC",26562],[8,"AI_W",26562],[8,"CES_R",26562],[8,"CES_W",26562],[8,"DU_R",26562],[8,"DU_W",26562],[8,"FBE_R",26562],[8,"FBE_W",26562],[8,"NI_R",26562],[8,"NI_W",26562],[8,"RI_R",26562],[8,"RI_W",26562],[8,"TI_R",26562],[8,"TI_W",26562],[8,"R",26601],[8,"AIS_R",26601],[8,"W",26601],[5,"IDSTS_SPEC",26601],[8,"AIS_W",26601],[8,"CES_R",26601],[8,"CES_W",26601],[8,"DU_R",26601],[8,"DU_W",26601],[8,"FBE_R",26601],[8,"FBE_W",26601],[8,"FBE_CODE_R",26601],[8,"FBE_CODE_W",26601],[8,"FSM_R",26601],[8,"FSM_W",26601],[8,"NIS_R",26601],[8,"NIS_W",26601],[8,"RI_R",26601],[8,"RI_W",26601],[8,"TI_R",26601],[8,"TI_W",26601],[8,"W",26648],[8,"R",26648],[8,"INT_MASK_R",26648],[5,"INTMASK_SPEC",26648],[8,"INT_MASK_W",26648],[8,"SDIO_INT_MASK_R",26648],[8,"SDIO_INT_MASK_W",26648],[8,"R",26667],[8,"INT_STATUS_MSK_R",26667],[8,"SDIO_INTERRUPT_MSK_R",26667],[8,"W",26680],[5,"PLDMND_SPEC",26680],[8,"PD_W",26680],[8,"R",26692],[8,"RESPONSE0_R",26692],[8,"R",26703],[8,"RESPONSE1_R",26703],[8,"R",26714],[8,"RESPONSE2_R",26714],[8,"R",26725],[8,"RESPONSE3_R",26725],[8,"W",26736],[8,"R",26736],[8,"INT_STATUS_RAW_R",26736],[5,"RINTSTS_SPEC",26736],[8,"INT_STATUS_RAW_W",26736],[8,"SDIO_INTERRUPT_RAW_R",26736],[8,"SDIO_INTERRUPT_RAW_W",26736],[8,"W",26755],[8,"R",26755],[8,"CARD_RESET_R",26755],[5,"RST_N_SPEC",26755],[8,"CARD_RESET_W",26755],[8,"R",26770],[8,"COMMAND_FSM_STATES_R",26770],[8,"DATA_3_STATUS_R",26770],[8,"DATA_BUSY_R",26770],[8,"DATA_STATE_MC_BUSY_R",26770],[8,"FIFO_COUNT_R",26770],[8,"FIFO_EMPTY_R",26770],[8,"FIFO_FULL_R",26770],[8,"FIFO_RX_WATERMARK_R",26770],[8,"FIFO_TX_WATERMARK_R",26770],[8,"RESPONSE_INDEX_R",26770],[8,"R",26799],[8,"TBBCNT_R",26799],[8,"R",26810],[8,"TCBCNT_R",26810],[8,"W",26821],[8,"R",26821],[8,"DATA_TIMEOUT_R",26821],[5,"TMOUT_SPEC",26821],[8,"DATA_TIMEOUT_W",26821],[8,"RESPONSE_TIMEOUT_R",26821],[8,"RESPONSE_TIMEOUT_W",26821],[8,"W",26840],[8,"R",26840],[8,"DDR_R",26840],[5,"UHS_SPEC",26840],[8,"DDR_W",26840],[8,"W",26855],[8,"R",26855],[8,"USRID_R",26855],[5,"USRID_SPEC",26855],[8,"USRID_W",26855],[8,"R",26870],[8,"VERSIONID_R",26870],[8,"R",26881],[8,"WRITE_PROTECT_R",26881],[8,"SAR_ATTEN1",26892],[8,"SAR_ATTEN2",26892],[8,"SAR_DAC_CTRL1",26892],[8,"SAR_DAC_CTRL2",26892],[8,"SAR_I2C_CTRL",26892],[8,"SAR_MEAS_CTRL",26892],[8,"SAR_MEAS_CTRL2",26892],[8,"SAR_MEAS_START1",26892],[8,"SAR_MEAS_START2",26892],[8,"SAR_MEAS_WAIT1",26892],[8,"SAR_MEAS_WAIT2",26892],[8,"SAR_MEM_WR_CTRL",26892],[8,"SAR_NOUSE",26892],[8,"SAR_READ_CTRL",26892],[8,"SAR_READ_CTRL2",26892],[8,"SAR_READ_STATUS1",26892],[8,"SAR_READ_STATUS2",26892],[8,"SAR_SLAVE_ADDR1",26892],[8,"SAR_SLAVE_ADDR2",26892],[8,"SAR_SLAVE_ADDR3",26892],[8,"SAR_SLAVE_ADDR4",26892],[8,"SAR_START_FORCE",26892],[8,"SAR_TOUCH_CTRL1",26892],[8,"SAR_TOUCH_CTRL2",26892],[8,"SAR_TOUCH_ENABLE",26892],[8,"SAR_TOUCH_OUT1",26892],[8,"SAR_TOUCH_OUT2",26892],[8,"SAR_TOUCH_OUT3",26892],[8,"SAR_TOUCH_OUT4",26892],[8,"SAR_TOUCH_OUT5",26892],[8,"SAR_TOUCH_THRES1",26892],[8,"SAR_TOUCH_THRES2",26892],[8,"SAR_TOUCH_THRES3",26892],[8,"SAR_TOUCH_THRES4",26892],[8,"SAR_TOUCH_THRES5",26892],[8,"SAR_TSENS_CTRL",26892],[8,"SARDATE",26892],[8,"ULP_CP_SLEEP_CYC0",26892],[8,"ULP_CP_SLEEP_CYC1",26892],[8,"ULP_CP_SLEEP_CYC2",26892],[8,"ULP_CP_SLEEP_CYC3",26892],[8,"ULP_CP_SLEEP_CYC4",26892],[8,"W",27026],[8,"R",27026],[8,"SAR1_ATTEN_R",27026],[5,"SAR_ATTEN1_SPEC",27026],[8,"SAR1_ATTEN_W",27026],[8,"W",27041],[8,"R",27041],[8,"SAR2_ATTEN_R",27041],[5,"SAR_ATTEN2_SPEC",27041],[8,"SAR2_ATTEN_W",27041],[8,"W",27056],[8,"R",27056],[8,"DAC_CLK_FORCE_HIGH_R",27056],[5,"SAR_DAC_CTRL1_SPEC",27056],[8,"DAC_CLK_FORCE_HIGH_W",27056],[8,"DAC_CLK_FORCE_LOW_R",27056],[8,"DAC_CLK_FORCE_LOW_W",27056],[8,"DAC_CLK_INV_R",27056],[8,"DAC_CLK_INV_W",27056],[8,"DAC_DIG_FORCE_R",27056],[8,"DAC_DIG_FORCE_W",27056],[8,"DEBUG_BIT_SEL_R",27056],[8,"DEBUG_BIT_SEL_W",27056],[8,"SW_FSTEP_R",27056],[8,"SW_FSTEP_W",27056],[8,"SW_TONE_EN_R",27056],[8,"SW_TONE_EN_W",27056],[8,"W",27095],[8,"R",27095],[8,"DAC_CW_EN1_R",27095],[5,"SAR_DAC_CTRL2_SPEC",27095],[8,"DAC_CW_EN1_W",27095],[8,"DAC_CW_EN2_R",27095],[8,"DAC_CW_EN2_W",27095],[8,"DAC_DC1_R",27095],[8,"DAC_DC1_W",27095],[8,"DAC_DC2_R",27095],[8,"DAC_DC2_W",27095],[8,"DAC_INV1_R",27095],[8,"DAC_INV1_W",27095],[8,"DAC_INV2_R",27095],[8,"DAC_INV2_W",27095],[8,"DAC_SCALE1_R",27095],[8,"DAC_SCALE1_W",27095],[8,"DAC_SCALE2_R",27095],[8,"DAC_SCALE2_W",27095],[8,"W",27138],[8,"R",27138],[8,"SAR_I2C_CTRL_R",27138],[5,"SAR_I2C_CTRL_SPEC",27138],[8,"SAR_I2C_CTRL_W",27138],[8,"SAR_I2C_START_R",27138],[8,"SAR_I2C_START_W",27138],[8,"SAR_I2C_START_FORCE_R",27138],[8,"SAR_I2C_START_FORCE_W",27138],[8,"R",27161],[8,"AMP_RST_FB_FSM_R",27161],[8,"W",27161],[5,"SAR_MEAS_CTRL_SPEC",27161],[8,"AMP_RST_FB_FSM_W",27161],[8,"AMP_SHORT_REF_FSM_R",27161],[8,"AMP_SHORT_REF_FSM_W",27161],[8,"AMP_SHORT_REF_GND_FSM_R",27161],[8,"AMP_SHORT_REF_GND_FSM_W",27161],[8,"SAR2_XPD_WAIT_R",27161],[8,"SAR2_XPD_WAIT_W",27161],[8,"SAR_RSTB_FSM_R",27161],[8,"SAR_RSTB_FSM_W",27161],[8,"XPD_SAR_AMP_FSM_R",27161],[8,"XPD_SAR_AMP_FSM_W",27161],[8,"XPD_SAR_FSM_R",27161],[8,"XPD_SAR_FSM_W",27161],[8,"R",27200],[8,"AMP_RST_FB_FORCE_R",27200],[8,"W",27200],[5,"SAR_MEAS_CTRL2_SPEC",27200],[8,"AMP_RST_FB_FORCE_W",27200],[8,"AMP_RST_FB_FSM_IDLE_R",27200],[8,"AMP_RST_FB_FSM_IDLE_W",27200],[8,"AMP_SHORT_REF_FORCE_R",27200],[8,"AMP_SHORT_REF_FORCE_W",27200],[8,"AMP_SHORT_REF_FSM_IDLE_R",27200],[8,"AMP_SHORT_REF_FSM_IDLE_W",27200],[8,"AMP_SHORT_REF_GND_FORCE_R",27200],[8,"AMP_SHORT_REF_GND_FORCE_W",27200],[8,"AMP_SHORT_REF_GND_FSM_IDLE_R",27200],[8,"AMP_SHORT_REF_GND_FSM_IDLE_W",27200],[8,"SAR1_DAC_XPD_FSM_R",27200],[8,"SAR1_DAC_XPD_FSM_W",27200],[8,"SAR1_DAC_XPD_FSM_IDLE_R",27200],[8,"SAR1_DAC_XPD_FSM_IDLE_W",27200],[8,"SAR2_RSTB_FORCE_R",27200],[8,"SAR2_RSTB_FORCE_W",27200],[8,"SAR_RSTB_FSM_IDLE_R",27200],[8,"SAR_RSTB_FSM_IDLE_W",27200],[8,"XPD_SAR_AMP_FSM_IDLE_R",27200],[8,"XPD_SAR_AMP_FSM_IDLE_W",27200],[8,"XPD_SAR_FSM_IDLE_R",27200],[8,"XPD_SAR_FSM_IDLE_W",27200],[8,"W",27259],[8,"R",27259],[8,"MEAS1_DATA_SAR_R",27259],[8,"MEAS1_DONE_SAR_R",27259],[8,"MEAS1_START_FORCE_R",27259],[5,"SAR_MEAS_START1_SPEC",27259],[8,"MEAS1_START_FORCE_W",27259],[8,"MEAS1_START_SAR_R",27259],[8,"MEAS1_START_SAR_W",27259],[8,"SAR1_EN_PAD_R",27259],[8,"SAR1_EN_PAD_W",27259],[8,"SAR1_EN_PAD_FORCE_R",27259],[8,"SAR1_EN_PAD_FORCE_W",27259],[8,"W",27290],[8,"R",27290],[8,"MEAS2_DATA_SAR_R",27290],[8,"MEAS2_DONE_SAR_R",27290],[8,"MEAS2_START_FORCE_R",27290],[5,"SAR_MEAS_START2_SPEC",27290],[8,"MEAS2_START_FORCE_W",27290],[8,"MEAS2_START_SAR_R",27290],[8,"MEAS2_START_SAR_W",27290],[8,"SAR2_EN_PAD_R",27290],[8,"SAR2_EN_PAD_W",27290],[8,"SAR2_EN_PAD_FORCE_R",27290],[8,"SAR2_EN_PAD_FORCE_W",27290],[8,"W",27321],[8,"R",27321],[8,"SAR_AMP_WAIT1_R",27321],[5,"SAR_MEAS_WAIT1_SPEC",27321],[8,"SAR_AMP_WAIT1_W",27321],[8,"SAR_AMP_WAIT2_R",27321],[8,"SAR_AMP_WAIT2_W",27321],[8,"W",27340],[8,"R",27340],[8,"FORCE_XPD_AMP_R",27340],[5,"SAR_MEAS_WAIT2_SPEC",27340],[8,"FORCE_XPD_AMP_W",27340],[8,"FORCE_XPD_SAR_R",27340],[8,"FORCE_XPD_SAR_W",27340],[8,"FORCE_XPD_SAR_SW_R",27340],[8,"FORCE_XPD_SAR_SW_W",27340],[8,"SAR2_RSTB_WAIT_R",27340],[8,"SAR2_RSTB_WAIT_W",27340],[8,"SAR_AMP_WAIT3_R",27340],[8,"SAR_AMP_WAIT3_W",27340],[8,"W",27371],[8,"R",27371],[8,"MEM_WR_ADDR_INIT_R",27371],[5,"SAR_MEM_WR_CTRL_SPEC",27371],[8,"MEM_WR_ADDR_INIT_W",27371],[8,"MEM_WR_ADDR_SIZE_R",27371],[8,"MEM_WR_ADDR_SIZE_W",27371],[8,"RTC_MEM_WR_OFFST_CLR_W",27371],[8,"W",27392],[8,"R",27392],[8,"SAR_NOUSE_R",27392],[5,"SAR_NOUSE_SPEC",27392],[8,"SAR_NOUSE_W",27392],[8,"W",27407],[8,"R",27407],[8,"SAR1_CLK_DIV_R",27407],[5,"SAR_READ_CTRL_SPEC",27407],[8,"SAR1_CLK_DIV_W",27407],[8,"SAR1_CLK_GATED_R",27407],[8,"SAR1_CLK_GATED_W",27407],[8,"SAR1_DATA_INV_R",27407],[8,"SAR1_DATA_INV_W",27407],[8,"SAR1_DIG_FORCE_R",27407],[8,"SAR1_DIG_FORCE_W",27407],[8,"SAR1_SAMPLE_BIT_R",27407],[8,"SAR1_SAMPLE_BIT_W",27407],[8,"SAR1_SAMPLE_CYCLE_R",27407],[8,"SAR1_SAMPLE_CYCLE_W",27407],[8,"SAR1_SAMPLE_NUM_R",27407],[8,"SAR1_SAMPLE_NUM_W",27407],[8,"W",27446],[8,"R",27446],[8,"SAR2_CLK_DIV_R",27446],[5,"SAR_READ_CTRL2_SPEC",27446],[8,"SAR2_CLK_DIV_W",27446],[8,"SAR2_CLK_GATED_R",27446],[8,"SAR2_CLK_GATED_W",27446],[8,"SAR2_DATA_INV_R",27446],[8,"SAR2_DATA_INV_W",27446],[8,"SAR2_DIG_FORCE_R",27446],[8,"SAR2_DIG_FORCE_W",27446],[8,"SAR2_PWDET_FORCE_R",27446],[8,"SAR2_PWDET_FORCE_W",27446],[8,"SAR2_SAMPLE_BIT_R",27446],[8,"SAR2_SAMPLE_BIT_W",27446],[8,"SAR2_SAMPLE_CYCLE_R",27446],[8,"SAR2_SAMPLE_CYCLE_W",27446],[8,"SAR2_SAMPLE_NUM_R",27446],[8,"SAR2_SAMPLE_NUM_W",27446],[8,"R",27489],[8,"SAR1_READER_STATUS_R",27489],[8,"R",27500],[8,"SAR2_READER_STATUS_R",27500],[8,"W",27511],[8,"R",27511],[8,"I2C_SLAVE_ADDR0_R",27511],[5,"SAR_SLAVE_ADDR1_SPEC",27511],[8,"I2C_SLAVE_ADDR0_W",27511],[8,"I2C_SLAVE_ADDR1_R",27511],[8,"I2C_SLAVE_ADDR1_W",27511],[8,"MEAS_STATUS_R",27511],[8,"W",27532],[8,"R",27532],[8,"I2C_SLAVE_ADDR2_R",27532],[5,"SAR_SLAVE_ADDR2_SPEC",27532],[8,"I2C_SLAVE_ADDR2_W",27532],[8,"I2C_SLAVE_ADDR3_R",27532],[8,"I2C_SLAVE_ADDR3_W",27532],[8,"W",27551],[8,"R",27551],[8,"I2C_SLAVE_ADDR4_R",27551],[5,"SAR_SLAVE_ADDR3_SPEC",27551],[8,"I2C_SLAVE_ADDR4_W",27551],[8,"I2C_SLAVE_ADDR5_R",27551],[8,"I2C_SLAVE_ADDR5_W",27551],[8,"TSENS_OUT_R",27551],[8,"TSENS_RDY_OUT_R",27551],[8,"W",27574],[8,"R",27574],[8,"I2C_DONE_R",27574],[8,"I2C_RDATA_R",27574],[8,"I2C_SLAVE_ADDR6_R",27574],[5,"SAR_SLAVE_ADDR4_SPEC",27574],[8,"I2C_SLAVE_ADDR6_W",27574],[8,"I2C_SLAVE_ADDR7_R",27574],[8,"I2C_SLAVE_ADDR7_W",27574],[8,"W",27597],[8,"R",27597],[8,"PC_INIT_R",27597],[5,"SAR_START_FORCE_SPEC",27597],[8,"PC_INIT_W",27597],[8,"SAR1_BIT_WIDTH_R",27597],[8,"SAR1_BIT_WIDTH_W",27597],[8,"SAR1_STOP_R",27597],[8,"SAR1_STOP_W",27597],[8,"SAR2_BIT_WIDTH_R",27597],[8,"SAR2_BIT_WIDTH_W",27597],[8,"SAR2_EN_TEST_R",27597],[8,"SAR2_EN_TEST_W",27597],[8,"SAR2_PWDET_CCT_R",27597],[8,"SAR2_PWDET_CCT_W",27597],[8,"SAR2_PWDET_EN_R",27597],[8,"SAR2_PWDET_EN_W",27597],[8,"SAR2_STOP_R",27597],[8,"SAR2_STOP_W",27597],[8,"SARCLK_EN_R",27597],[8,"SARCLK_EN_W",27597],[8,"ULP_CP_FORCE_START_TOP_R",27597],[8,"ULP_CP_FORCE_START_TOP_W",27597],[8,"ULP_CP_START_TOP_R",27597],[8,"ULP_CP_START_TOP_W",27597],[8,"W",27652],[8,"R",27652],[8,"HALL_PHASE_FORCE_R",27652],[5,"SAR_TOUCH_CTRL1_SPEC",27652],[8,"HALL_PHASE_FORCE_W",27652],[8,"TOUCH_MEAS_DELAY_R",27652],[8,"TOUCH_MEAS_DELAY_W",27652],[8,"TOUCH_OUT_1EN_R",27652],[8,"TOUCH_OUT_1EN_W",27652],[8,"TOUCH_OUT_SEL_R",27652],[8,"TOUCH_OUT_SEL_W",27652],[8,"TOUCH_XPD_WAIT_R",27652],[8,"TOUCH_XPD_WAIT_W",27652],[8,"XPD_HALL_FORCE_R",27652],[8,"XPD_HALL_FORCE_W",27652],[8,"W",27687],[8,"R",27687],[8,"TOUCH_MEAS_DONE_R",27687],[8,"TOUCH_MEAS_EN_R",27687],[5,"SAR_TOUCH_CTRL2_SPEC",27687],[8,"TOUCH_MEAS_EN_CLR_W",27687],[8,"TOUCH_SLEEP_CYCLES_R",27687],[8,"TOUCH_SLEEP_CYCLES_W",27687],[8,"TOUCH_START_EN_R",27687],[8,"TOUCH_START_EN_W",27687],[8,"TOUCH_START_FORCE_R",27687],[8,"TOUCH_START_FORCE_W",27687],[8,"TOUCH_START_FSM_EN_R",27687],[8,"TOUCH_START_FSM_EN_W",27687],[8,"W",27720],[8,"R",27720],[8,"TOUCH_PAD_OUTEN1_R",27720],[5,"SAR_TOUCH_ENABLE_SPEC",27720],[8,"TOUCH_PAD_OUTEN1_W",27720],[8,"TOUCH_PAD_OUTEN2_R",27720],[8,"TOUCH_PAD_OUTEN2_W",27720],[8,"TOUCH_PAD_WORKEN_R",27720],[8,"TOUCH_PAD_WORKEN_W",27720],[8,"R",27743],[8,"TOUCH_MEAS_OUT0_R",27743],[8,"TOUCH_MEAS_OUT1_R",27743],[8,"R",27756],[8,"TOUCH_MEAS_OUT2_R",27756],[8,"TOUCH_MEAS_OUT3_R",27756],[8,"R",27769],[8,"TOUCH_MEAS_OUT4_R",27769],[8,"TOUCH_MEAS_OUT5_R",27769],[8,"R",27782],[8,"TOUCH_MEAS_OUT6_R",27782],[8,"TOUCH_MEAS_OUT7_R",27782],[8,"R",27795],[8,"TOUCH_MEAS_OUT8_R",27795],[8,"TOUCH_MEAS_OUT9_R",27795],[8,"W",27808],[8,"R",27808],[8,"TOUCH_OUT_TH0_R",27808],[5,"SAR_TOUCH_THRES1_SPEC",27808],[8,"TOUCH_OUT_TH0_W",27808],[8,"TOUCH_OUT_TH1_R",27808],[8,"TOUCH_OUT_TH1_W",27808],[8,"W",27827],[8,"R",27827],[8,"TOUCH_OUT_TH2_R",27827],[5,"SAR_TOUCH_THRES2_SPEC",27827],[8,"TOUCH_OUT_TH2_W",27827],[8,"TOUCH_OUT_TH3_R",27827],[8,"TOUCH_OUT_TH3_W",27827],[8,"W",27846],[8,"R",27846],[8,"TOUCH_OUT_TH4_R",27846],[5,"SAR_TOUCH_THRES3_SPEC",27846],[8,"TOUCH_OUT_TH4_W",27846],[8,"TOUCH_OUT_TH5_R",27846],[8,"TOUCH_OUT_TH5_W",27846],[8,"W",27865],[8,"R",27865],[8,"TOUCH_OUT_TH6_R",27865],[5,"SAR_TOUCH_THRES4_SPEC",27865],[8,"TOUCH_OUT_TH6_W",27865],[8,"TOUCH_OUT_TH7_R",27865],[8,"TOUCH_OUT_TH7_W",27865],[8,"W",27884],[8,"R",27884],[8,"TOUCH_OUT_TH8_R",27884],[5,"SAR_TOUCH_THRES5_SPEC",27884],[8,"TOUCH_OUT_TH8_W",27884],[8,"TOUCH_OUT_TH9_R",27884],[8,"TOUCH_OUT_TH9_W",27884],[8,"W",27903],[8,"R",27903],[8,"TSENS_CLK_DIV_R",27903],[5,"SAR_TSENS_CTRL_SPEC",27903],[8,"TSENS_CLK_DIV_W",27903],[8,"TSENS_CLK_GATED_R",27903],[8,"TSENS_CLK_GATED_W",27903],[8,"TSENS_CLK_INV_R",27903],[8,"TSENS_CLK_INV_W",27903],[8,"TSENS_DUMP_OUT_R",27903],[8,"TSENS_DUMP_OUT_W",27903],[8,"TSENS_IN_INV_R",27903],[8,"TSENS_IN_INV_W",27903],[8,"TSENS_POWER_UP_R",27903],[8,"TSENS_POWER_UP_W",27903],[8,"TSENS_POWER_UP_FORCE_R",27903],[8,"TSENS_POWER_UP_FORCE_W",27903],[8,"TSENS_XPD_FORCE_R",27903],[8,"TSENS_XPD_FORCE_W",27903],[8,"TSENS_XPD_WAIT_R",27903],[8,"TSENS_XPD_WAIT_W",27903],[8,"W",27950],[8,"R",27950],[8,"SAR_DATE_R",27950],[5,"SARDATE_SPEC",27950],[8,"SAR_DATE_W",27950],[8,"W",27965],[8,"R",27965],[8,"SLEEP_CYCLES_S0_R",27965],[5,"ULP_CP_SLEEP_CYC0_SPEC",27965],[8,"SLEEP_CYCLES_S0_W",27965],[8,"W",27980],[8,"R",27980],[8,"SLEEP_CYCLES_S1_R",27980],[5,"ULP_CP_SLEEP_CYC1_SPEC",27980],[8,"SLEEP_CYCLES_S1_W",27980],[8,"W",27995],[8,"R",27995],[8,"SLEEP_CYCLES_S2_R",27995],[5,"ULP_CP_SLEEP_CYC2_SPEC",27995],[8,"SLEEP_CYCLES_S2_W",27995],[8,"W",28010],[8,"R",28010],[8,"SLEEP_CYCLES_S3_R",28010],[5,"ULP_CP_SLEEP_CYC3_SPEC",28010],[8,"SLEEP_CYCLES_S3_W",28010],[8,"W",28025],[8,"R",28025],[8,"SLEEP_CYCLES_S4_R",28025],[5,"ULP_CP_SLEEP_CYC4_SPEC",28025],[8,"SLEEP_CYCLES_S4_W",28025],[8,"SHA1_BUSY",28040],[8,"SHA1_CONTINUE",28040],[8,"SHA1_LOAD",28040],[8,"SHA1_START",28040],[8,"SHA256_BUSY",28040],[8,"SHA256_CONTINUE",28040],[8,"SHA256_LOAD",28040],[8,"SHA256_START",28040],[8,"SHA384_BUSY",28040],[8,"SHA384_CONTINUE",28040],[8,"SHA384_LOAD",28040],[8,"SHA384_START",28040],[8,"SHA512_BUSY",28040],[8,"SHA512_CONTINUE",28040],[8,"SHA512_LOAD",28040],[8,"SHA512_START",28040],[8,"TEXT",28040],[8,"R",28100],[8,"SHA1_BUSY_R",28100],[8,"W",28111],[5,"SHA1_CONTINUE_SPEC",28111],[8,"SHA1_CONTINUE_W",28111],[8,"W",28123],[5,"SHA1_LOAD_SPEC",28123],[8,"SHA1_LOAD_W",28123],[8,"W",28135],[5,"SHA1_START_SPEC",28135],[8,"SHA1_START_W",28135],[8,"R",28147],[8,"SHA256_BUSY_R",28147],[8,"W",28158],[5,"SHA256_CONTINUE_SPEC",28158],[8,"SHA256_CONTINUE_W",28158],[8,"W",28170],[5,"SHA256_LOAD_SPEC",28170],[8,"SHA256_LOAD_W",28170],[8,"W",28182],[5,"SHA256_START_SPEC",28182],[8,"SHA256_START_W",28182],[8,"R",28194],[8,"SHA384_BUSY_R",28194],[8,"W",28205],[5,"SHA384_CONTINUE_SPEC",28205],[8,"SHA384_CONTINUE_W",28205],[8,"W",28217],[5,"SHA384_LOAD_SPEC",28217],[8,"SHA384_LOAD_W",28217],[8,"W",28229],[5,"SHA384_START_SPEC",28229],[8,"SHA384_START_W",28229],[8,"R",28241],[8,"SHA512_BUSY_R",28241],[8,"W",28252],[5,"SHA512_CONTINUE_SPEC",28252],[8,"SHA512_CONTINUE_W",28252],[8,"W",28264],[5,"SHA512_LOAD_SPEC",28264],[8,"SHA512_LOAD_W",28264],[8,"W",28276],[5,"SHA512_START_SPEC",28276],[8,"SHA512_START_W",28276],[8,"W",28288],[8,"R",28288],[8,"TEXT_R",28288],[5,"TEXT_SPEC",28288],[8,"TEXT_W",28288],[8,"_0_DONE_DSCR_ADDR",28303],[8,"_0_DSCR_CNT",28303],[8,"_0_DSCR_REC_CONF",28303],[8,"_0_EOF_START_DES",28303],[8,"_0_LEN_CONF",28303],[8,"_0_LEN_LIM_CONF",28303],[8,"_0_LENGTH",28303],[8,"_0_PUSH_DSCR_ADDR",28303],[8,"_0_RXLINK_DSCR",28303],[8,"_0_RXLINK_DSCR_BF0",28303],[8,"_0_RXLINK_DSCR_BF1",28303],[8,"_0_RXPKT_E_DSCR",28303],[8,"_0_RXPKT_H_DSCR",28303],[8,"_0_RXPKTU_E_DSCR",28303],[8,"_0_RXPKTU_H_DSCR",28303],[8,"_0_STATE0",28303],[8,"_0_STATE1",28303],[8,"_0_SUB_START_DES",28303],[8,"_0_TO_EOF_BFR_DES_ADDR",28303],[8,"_0_TO_EOF_DES_ADDR",28303],[8,"_0_TX_EOF_DES_ADDR",28303],[8,"_0_TX_ERREOF_DES_ADDR",28303],[8,"_0_TXLINK_DSCR",28303],[8,"_0_TXLINK_DSCR_BF0",28303],[8,"_0_TXLINK_DSCR_BF1",28303],[8,"_0_TXPKT_E_DSCR",28303],[8,"_0_TXPKT_H_DSCR",28303],[8,"_0_TXPKTU_E_DSCR",28303],[8,"_0_TXPKTU_H_DSCR",28303],[8,"_0INT_CLR",28303],[8,"_0INT_ENA",28303],[8,"_0INT_ENA1",28303],[8,"_0INT_RAW",28303],[8,"_0INT_ST",28303],[8,"_0INT_ST1",28303],[8,"_0RX_LINK",28303],[8,"_0RXFIFO_PUSH",28303],[8,"_0TOKEN0",28303],[8,"_0TOKEN1",28303],[8,"_0TX_LINK",28303],[8,"_0TXFIFO_POP",28303],[8,"_1_RXLINK_DSCR",28303],[8,"_1_RXLINK_DSCR_BF0",28303],[8,"_1_RXLINK_DSCR_BF1",28303],[8,"_1_STATE0",28303],[8,"_1_STATE1",28303],[8,"_1_TO_EOF_BFR_DES_ADDR",28303],[8,"_1_TO_EOF_DES_ADDR",28303],[8,"_1_TX_EOF_DES_ADDR",28303],[8,"_1_TX_ERREOF_DES_ADDR",28303],[8,"_1_TXLINK_DSCR",28303],[8,"_1_TXLINK_DSCR_BF0",28303],[8,"_1_TXLINK_DSCR_BF1",28303],[8,"_1INT_CLR",28303],[8,"_1INT_ENA",28303],[8,"_1INT_ENA1",28303],[8,"_1INT_RAW",28303],[8,"_1INT_ST",28303],[8,"_1INT_ST1",28303],[8,"_1RX_LINK",28303],[8,"_1RXFIFO_PUSH",28303],[8,"_1TOKEN0",28303],[8,"_1TOKEN1",28303],[8,"_1TX_LINK",28303],[8,"_1TXFIFO_POP",28303],[8,"AHB_TEST",28303],[8,"BRIDGE_CONF",28303],[8,"CMD_INFOR0",28303],[8,"CMD_INFOR1",28303],[8,"CONF0",28303],[8,"CONF1",28303],[8,"DATE",28303],[8,"ID",28303],[8,"INTVEC_TOHOST",28303],[8,"RX_DSCR_CONF",28303],[8,"RX_STATUS",28303],[8,"SDIO_CRC_ST0",28303],[8,"SDIO_CRC_ST1",28303],[8,"SDIO_ST",28303],[8,"SEQ_POSITION",28303],[8,"TOKEN_LAT",28303],[8,"TX_DSCR_CONF",28303],[8,"TX_STATUS",28303],[8,"R",28560],[8,"SLC0_RX_DONE_DSCR_ADDR_R",28560],[8,"R",28571],[8,"SLC0_RX_DSCR_CNT_LAT_R",28571],[8,"SLC0_RX_GET_EOF_OCC_R",28571],[8,"W",28584],[8,"R",28584],[8,"SLC0_RX_DSCR_REC_LIM_R",28584],[5,"_0_DSCR_REC_CONF_SPEC",28584],[8,"SLC0_RX_DSCR_REC_LIM_W",28584],[8,"R",28599],[8,"SLC0_EOF_START_DES_ADDR_R",28599],[8,"W",28610],[5,"_0_LEN_CONF_SPEC",28610],[8,"SLC0_LEN_INC_W",28610],[8,"SLC0_LEN_INC_MORE_W",28610],[8,"SLC0_LEN_WDATA_W",28610],[8,"SLC0_LEN_WR_W",28610],[8,"SLC0_RX_GET_USED_DSCR_W",28610],[8,"R",28610],[8,"SLC0_RX_NEW_PKT_IND_R",28610],[8,"SLC0_RX_PACKET_LOAD_EN_R",28610],[8,"SLC0_RX_PACKET_LOAD_EN_W",28610],[8,"SLC0_TX_GET_USED_DSCR_W",28610],[8,"SLC0_TX_NEW_PKT_IND_R",28610],[8,"SLC0_TX_PACKET_LOAD_EN_R",28610],[8,"SLC0_TX_PACKET_LOAD_EN_W",28610],[8,"W",28645],[8,"R",28645],[8,"SLC0_LEN_LIM_R",28645],[5,"_0_LEN_LIM_CONF_SPEC",28645],[8,"SLC0_LEN_LIM_W",28645],[8,"R",28660],[8,"SLC0_LEN_R",28660],[8,"R",28671],[8,"SLC0_RX_PUSH_DSCR_ADDR_R",28671],[8,"R",28682],[8,"SLC0_RXLINK_DSCR_R",28682],[8,"R",28693],[8,"SLC0_RXLINK_DSCR_BF0_R",28693],[8,"R",28704],[8,"SLC0_RXLINK_DSCR_BF1_R",28704],[8,"W",28715],[8,"R",28715],[8,"SLC0_RX_PKT_E_DSCR_ADDR_R",28715],[5,"_0_RXPKT_E_DSCR_SPEC",28715],[8,"SLC0_RX_PKT_E_DSCR_ADDR_W",28715],[8,"W",28730],[8,"R",28730],[8,"SLC0_RX_PKT_H_DSCR_ADDR_R",28730],[5,"_0_RXPKT_H_DSCR_SPEC",28730],[8,"SLC0_RX_PKT_H_DSCR_ADDR_W",28730],[8,"R",28745],[8,"SLC0_RX_PKT_END_DSCR_ADDR_R",28745],[8,"R",28756],[8,"SLC0_RX_PKT_START_DSCR_ADDR_R",28756],[8,"R",28767],[8,"SLC0_STATE0_R",28767],[8,"R",28778],[8,"SLC0_STATE1_R",28778],[8,"R",28789],[8,"SLC0_SUB_PAC_START_DSCR_ADDR_R",28789],[8,"R",28800],[8,"SLC0_TO_EOF_BFR_DES_ADDR_R",28800],[8,"R",28811],[8,"SLC0_TO_EOF_DES_ADDR_R",28811],[8,"R",28822],[8,"SLC0_TX_SUC_EOF_DES_ADDR_R",28822],[8,"R",28833],[8,"SLC0_TX_ERR_EOF_DES_ADDR_R",28833],[8,"R",28844],[8,"SLC0_TXLINK_DSCR_R",28844],[8,"R",28855],[8,"SLC0_TXLINK_DSCR_BF0_R",28855],[8,"R",28866],[8,"SLC0_TXLINK_DSCR_BF1_R",28866],[8,"W",28877],[8,"R",28877],[8,"SLC0_TX_PKT_E_DSCR_ADDR_R",28877],[5,"_0_TXPKT_E_DSCR_SPEC",28877],[8,"SLC0_TX_PKT_E_DSCR_ADDR_W",28877],[8,"W",28892],[8,"R",28892],[8,"SLC0_TX_PKT_H_DSCR_ADDR_R",28892],[5,"_0_TXPKT_H_DSCR_SPEC",28892],[8,"SLC0_TX_PKT_H_DSCR_ADDR_W",28892],[8,"R",28907],[8,"SLC0_TX_PKT_END_DSCR_ADDR_R",28907],[8,"R",28918],[8,"SLC0_TX_PKT_START_DSCR_ADDR_R",28918],[8,"W",28929],[5,"_0INT_CLR_SPEC",28929],[8,"CMD_DTC_INT_CLR_W",28929],[8,"FRHOST_BIT0_INT_CLR_W",28929],[8,"FRHOST_BIT1_INT_CLR_W",28929],[8,"FRHOST_BIT2_INT_CLR_W",28929],[8,"FRHOST_BIT3_INT_CLR_W",28929],[8,"FRHOST_BIT4_INT_CLR_W",28929],[8,"FRHOST_BIT5_INT_CLR_W",28929],[8,"FRHOST_BIT6_INT_CLR_W",28929],[8,"FRHOST_BIT7_INT_CLR_W",28929],[8,"SLC0_HOST_RD_ACK_INT_CLR_W",28929],[8,"SLC0_RX_DONE_INT_CLR_W",28929],[8,"SLC0_RX_DSCR_ERR_INT_CLR_W",28929],[8,"SLC0_RX_EOF_INT_CLR_W",28929],[8,"SLC0_RX_QUICK_EOF_INT_CLR_W",28929],[8,"SLC0_RX_START_INT_CLR_W",28929],[8,"SLC0_RX_UDF_INT_CLR_W",28929],[8,"SLC0_TOHOST_INT_CLR_W",28929],[8,"SLC0_TOKEN0_1TO0_INT_CLR_W",28929],[8,"SLC0_TOKEN1_1TO0_INT_CLR_W",28929],[8,"SLC0_TX_DONE_INT_CLR_W",28929],[8,"SLC0_TX_DSCR_EMPTY_INT_CLR_W",28929],[8,"SLC0_TX_DSCR_ERR_INT_CLR_W",28929],[8,"SLC0_TX_ERR_EOF_INT_CLR_W",28929],[8,"SLC0_TX_OVF_INT_CLR_W",28929],[8,"SLC0_TX_START_INT_CLR_W",28929],[8,"SLC0_TX_SUC_EOF_INT_CLR_W",28929],[8,"SLC0_WR_RETRY_DONE_INT_CLR_W",28929],[8,"W",28993],[8,"R",28993],[8,"CMD_DTC_INT_ENA_R",28993],[5,"_0INT_ENA_SPEC",28993],[8,"CMD_DTC_INT_ENA_W",28993],[8,"FRHOST_BIT0_INT_ENA_R",28993],[8,"FRHOST_BIT0_INT_ENA_W",28993],[8,"FRHOST_BIT1_INT_ENA_R",28993],[8,"FRHOST_BIT1_INT_ENA_W",28993],[8,"FRHOST_BIT2_INT_ENA_R",28993],[8,"FRHOST_BIT2_INT_ENA_W",28993],[8,"FRHOST_BIT3_INT_ENA_R",28993],[8,"FRHOST_BIT3_INT_ENA_W",28993],[8,"FRHOST_BIT4_INT_ENA_R",28993],[8,"FRHOST_BIT4_INT_ENA_W",28993],[8,"FRHOST_BIT5_INT_ENA_R",28993],[8,"FRHOST_BIT5_INT_ENA_W",28993],[8,"FRHOST_BIT6_INT_ENA_R",28993],[8,"FRHOST_BIT6_INT_ENA_W",28993],[8,"FRHOST_BIT7_INT_ENA_R",28993],[8,"FRHOST_BIT7_INT_ENA_W",28993],[8,"SLC0_HOST_RD_ACK_INT_ENA_R",28993],[8,"SLC0_HOST_RD_ACK_INT_ENA_W",28993],[8,"SLC0_RX_DONE_INT_ENA_R",28993],[8,"SLC0_RX_DONE_INT_ENA_W",28993],[8,"SLC0_RX_DSCR_ERR_INT_ENA_R",28993],[8,"SLC0_RX_DSCR_ERR_INT_ENA_W",28993],[8,"SLC0_RX_EOF_INT_ENA_R",28993],[8,"SLC0_RX_EOF_INT_ENA_W",28993],[8,"SLC0_RX_QUICK_EOF_INT_ENA_R",28993],[8,"SLC0_RX_QUICK_EOF_INT_ENA_W",28993],[8,"SLC0_RX_START_INT_ENA_R",28993],[8,"SLC0_RX_START_INT_ENA_W",28993],[8,"SLC0_RX_UDF_INT_ENA_R",28993],[8,"SLC0_RX_UDF_INT_ENA_W",28993],[8,"SLC0_TOHOST_INT_ENA_R",28993],[8,"SLC0_TOHOST_INT_ENA_W",28993],[8,"SLC0_TOKEN0_1TO0_INT_ENA_R",28993],[8,"SLC0_TOKEN0_1TO0_INT_ENA_W",28993],[8,"SLC0_TOKEN1_1TO0_INT_ENA_R",28993],[8,"SLC0_TOKEN1_1TO0_INT_ENA_W",28993],[8,"SLC0_TX_DONE_INT_ENA_R",28993],[8,"SLC0_TX_DONE_INT_ENA_W",28993],[8,"SLC0_TX_DSCR_EMPTY_INT_ENA_R",28993],[8,"SLC0_TX_DSCR_EMPTY_INT_ENA_W",28993],[8,"SLC0_TX_DSCR_ERR_INT_ENA_R",28993],[8,"SLC0_TX_DSCR_ERR_INT_ENA_W",28993],[8,"SLC0_TX_ERR_EOF_INT_ENA_R",28993],[8,"SLC0_TX_ERR_EOF_INT_ENA_W",28993],[8,"SLC0_TX_OVF_INT_ENA_R",28993],[8,"SLC0_TX_OVF_INT_ENA_W",28993],[8,"SLC0_TX_START_INT_ENA_R",28993],[8,"SLC0_TX_START_INT_ENA_W",28993],[8,"SLC0_TX_SUC_EOF_INT_ENA_R",28993],[8,"SLC0_TX_SUC_EOF_INT_ENA_W",28993],[8,"SLC0_WR_RETRY_DONE_INT_ENA_R",28993],[8,"SLC0_WR_RETRY_DONE_INT_ENA_W",28993],[8,"W",29112],[8,"R",29112],[8,"CMD_DTC_INT_ENA1_R",29112],[5,"_0INT_ENA1_SPEC",29112],[8,"CMD_DTC_INT_ENA1_W",29112],[8,"FRHOST_BIT0_INT_ENA1_R",29112],[8,"FRHOST_BIT0_INT_ENA1_W",29112],[8,"FRHOST_BIT1_INT_ENA1_R",29112],[8,"FRHOST_BIT1_INT_ENA1_W",29112],[8,"FRHOST_BIT2_INT_ENA1_R",29112],[8,"FRHOST_BIT2_INT_ENA1_W",29112],[8,"FRHOST_BIT3_INT_ENA1_R",29112],[8,"FRHOST_BIT3_INT_ENA1_W",29112],[8,"FRHOST_BIT4_INT_ENA1_R",29112],[8,"FRHOST_BIT4_INT_ENA1_W",29112],[8,"FRHOST_BIT5_INT_ENA1_R",29112],[8,"FRHOST_BIT5_INT_ENA1_W",29112],[8,"FRHOST_BIT6_INT_ENA1_R",29112],[8,"FRHOST_BIT6_INT_ENA1_W",29112],[8,"FRHOST_BIT7_INT_ENA1_R",29112],[8,"FRHOST_BIT7_INT_ENA1_W",29112],[8,"SLC0_HOST_RD_ACK_INT_ENA1_R",29112],[8,"SLC0_HOST_RD_ACK_INT_ENA1_W",29112],[8,"SLC0_RX_DONE_INT_ENA1_R",29112],[8,"SLC0_RX_DONE_INT_ENA1_W",29112],[8,"SLC0_RX_DSCR_ERR_INT_ENA1_R",29112],[8,"SLC0_RX_DSCR_ERR_INT_ENA1_W",29112],[8,"SLC0_RX_EOF_INT_ENA1_R",29112],[8,"SLC0_RX_EOF_INT_ENA1_W",29112],[8,"SLC0_RX_QUICK_EOF_INT_ENA1_R",29112],[8,"SLC0_RX_QUICK_EOF_INT_ENA1_W",29112],[8,"SLC0_RX_START_INT_ENA1_R",29112],[8,"SLC0_RX_START_INT_ENA1_W",29112],[8,"SLC0_RX_UDF_INT_ENA1_R",29112],[8,"SLC0_RX_UDF_INT_ENA1_W",29112],[8,"SLC0_TOHOST_INT_ENA1_R",29112],[8,"SLC0_TOHOST_INT_ENA1_W",29112],[8,"SLC0_TOKEN0_1TO0_INT_ENA1_R",29112],[8,"SLC0_TOKEN0_1TO0_INT_ENA1_W",29112],[8,"SLC0_TOKEN1_1TO0_INT_ENA1_R",29112],[8,"SLC0_TOKEN1_1TO0_INT_ENA1_W",29112],[8,"SLC0_TX_DONE_INT_ENA1_R",29112],[8,"SLC0_TX_DONE_INT_ENA1_W",29112],[8,"SLC0_TX_DSCR_EMPTY_INT_ENA1_R",29112],[8,"SLC0_TX_DSCR_EMPTY_INT_ENA1_W",29112],[8,"SLC0_TX_DSCR_ERR_INT_ENA1_R",29112],[8,"SLC0_TX_DSCR_ERR_INT_ENA1_W",29112],[8,"SLC0_TX_ERR_EOF_INT_ENA1_R",29112],[8,"SLC0_TX_ERR_EOF_INT_ENA1_W",29112],[8,"SLC0_TX_OVF_INT_ENA1_R",29112],[8,"SLC0_TX_OVF_INT_ENA1_W",29112],[8,"SLC0_TX_START_INT_ENA1_R",29112],[8,"SLC0_TX_START_INT_ENA1_W",29112],[8,"SLC0_TX_SUC_EOF_INT_ENA1_R",29112],[8,"SLC0_TX_SUC_EOF_INT_ENA1_W",29112],[8,"SLC0_WR_RETRY_DONE_INT_ENA1_R",29112],[8,"SLC0_WR_RETRY_DONE_INT_ENA1_W",29112],[8,"R",29231],[8,"CMD_DTC_INT_RAW_R",29231],[8,"FRHOST_BIT0_INT_RAW_R",29231],[8,"FRHOST_BIT1_INT_RAW_R",29231],[8,"FRHOST_BIT2_INT_RAW_R",29231],[8,"FRHOST_BIT3_INT_RAW_R",29231],[8,"FRHOST_BIT4_INT_RAW_R",29231],[8,"FRHOST_BIT5_INT_RAW_R",29231],[8,"FRHOST_BIT6_INT_RAW_R",29231],[8,"FRHOST_BIT7_INT_RAW_R",29231],[8,"SLC0_HOST_RD_ACK_INT_RAW_R",29231],[8,"SLC0_RX_DONE_INT_RAW_R",29231],[8,"SLC0_RX_DSCR_ERR_INT_RAW_R",29231],[8,"SLC0_RX_EOF_INT_RAW_R",29231],[8,"SLC0_RX_QUICK_EOF_INT_RAW_R",29231],[8,"SLC0_RX_START_INT_RAW_R",29231],[8,"SLC0_RX_UDF_INT_RAW_R",29231],[8,"SLC0_TOHOST_INT_RAW_R",29231],[8,"SLC0_TOKEN0_1TO0_INT_RAW_R",29231],[8,"SLC0_TOKEN1_1TO0_INT_RAW_R",29231],[8,"SLC0_TX_DONE_INT_RAW_R",29231],[8,"SLC0_TX_DSCR_EMPTY_INT_RAW_R",29231],[8,"SLC0_TX_DSCR_ERR_INT_RAW_R",29231],[8,"SLC0_TX_ERR_EOF_INT_RAW_R",29231],[8,"SLC0_TX_OVF_INT_RAW_R",29231],[8,"SLC0_TX_START_INT_RAW_R",29231],[8,"SLC0_TX_SUC_EOF_INT_RAW_R",29231],[8,"SLC0_WR_RETRY_DONE_INT_RAW_R",29231],[8,"R",29294],[8,"CMD_DTC_INT_ST_R",29294],[8,"FRHOST_BIT0_INT_ST_R",29294],[8,"FRHOST_BIT1_INT_ST_R",29294],[8,"FRHOST_BIT2_INT_ST_R",29294],[8,"FRHOST_BIT3_INT_ST_R",29294],[8,"FRHOST_BIT4_INT_ST_R",29294],[8,"FRHOST_BIT5_INT_ST_R",29294],[8,"FRHOST_BIT6_INT_ST_R",29294],[8,"FRHOST_BIT7_INT_ST_R",29294],[8,"SLC0_HOST_RD_ACK_INT_ST_R",29294],[8,"SLC0_RX_DONE_INT_ST_R",29294],[8,"SLC0_RX_DSCR_ERR_INT_ST_R",29294],[8,"SLC0_RX_EOF_INT_ST_R",29294],[8,"SLC0_RX_QUICK_EOF_INT_ST_R",29294],[8,"SLC0_RX_START_INT_ST_R",29294],[8,"SLC0_RX_UDF_INT_ST_R",29294],[8,"SLC0_TOHOST_INT_ST_R",29294],[8,"SLC0_TOKEN0_1TO0_INT_ST_R",29294],[8,"SLC0_TOKEN1_1TO0_INT_ST_R",29294],[8,"SLC0_TX_DONE_INT_ST_R",29294],[8,"SLC0_TX_DSCR_EMPTY_INT_ST_R",29294],[8,"SLC0_TX_DSCR_ERR_INT_ST_R",29294],[8,"SLC0_TX_ERR_EOF_INT_ST_R",29294],[8,"SLC0_TX_OVF_INT_ST_R",29294],[8,"SLC0_TX_START_INT_ST_R",29294],[8,"SLC0_TX_SUC_EOF_INT_ST_R",29294],[8,"SLC0_WR_RETRY_DONE_INT_ST_R",29294],[8,"R",29357],[8,"CMD_DTC_INT_ST1_R",29357],[8,"FRHOST_BIT0_INT_ST1_R",29357],[8,"FRHOST_BIT1_INT_ST1_R",29357],[8,"FRHOST_BIT2_INT_ST1_R",29357],[8,"FRHOST_BIT3_INT_ST1_R",29357],[8,"FRHOST_BIT4_INT_ST1_R",29357],[8,"FRHOST_BIT5_INT_ST1_R",29357],[8,"FRHOST_BIT6_INT_ST1_R",29357],[8,"FRHOST_BIT7_INT_ST1_R",29357],[8,"SLC0_HOST_RD_ACK_INT_ST1_R",29357],[8,"SLC0_RX_DONE_INT_ST1_R",29357],[8,"SLC0_RX_DSCR_ERR_INT_ST1_R",29357],[8,"SLC0_RX_EOF_INT_ST1_R",29357],[8,"SLC0_RX_QUICK_EOF_INT_ST1_R",29357],[8,"SLC0_RX_START_INT_ST1_R",29357],[8,"SLC0_RX_UDF_INT_ST1_R",29357],[8,"SLC0_TOHOST_INT_ST1_R",29357],[8,"SLC0_TOKEN0_1TO0_INT_ST1_R",29357],[8,"SLC0_TOKEN1_1TO0_INT_ST1_R",29357],[8,"SLC0_TX_DONE_INT_ST1_R",29357],[8,"SLC0_TX_DSCR_EMPTY_INT_ST1_R",29357],[8,"SLC0_TX_DSCR_ERR_INT_ST1_R",29357],[8,"SLC0_TX_ERR_EOF_INT_ST1_R",29357],[8,"SLC0_TX_OVF_INT_ST1_R",29357],[8,"SLC0_TX_START_INT_ST1_R",29357],[8,"SLC0_TX_SUC_EOF_INT_ST1_R",29357],[8,"SLC0_WR_RETRY_DONE_INT_ST1_R",29357],[8,"W",29420],[8,"R",29420],[8,"SLC0_RXLINK_ADDR_R",29420],[5,"_0RX_LINK_SPEC",29420],[8,"SLC0_RXLINK_ADDR_W",29420],[8,"SLC0_RXLINK_PARK_R",29420],[8,"SLC0_RXLINK_RESTART_R",29420],[8,"SLC0_RXLINK_RESTART_W",29420],[8,"SLC0_RXLINK_START_R",29420],[8,"SLC0_RXLINK_START_W",29420],[8,"SLC0_RXLINK_STOP_R",29420],[8,"SLC0_RXLINK_STOP_W",29420],[8,"W",29449],[8,"R",29449],[8,"SLC0_RXFIFO_PUSH_R",29449],[5,"_0RXFIFO_PUSH_SPEC",29449],[8,"SLC0_RXFIFO_PUSH_W",29449],[8,"SLC0_RXFIFO_WDATA_R",29449],[8,"SLC0_RXFIFO_WDATA_W",29449],[8,"W",29468],[8,"R",29468],[8,"SLC0_TOKEN0_R",29468],[5,"_0TOKEN0_SPEC",29468],[8,"SLC0_TOKEN0_INC_W",29468],[8,"SLC0_TOKEN0_INC_MORE_W",29468],[8,"SLC0_TOKEN0_WDATA_W",29468],[8,"SLC0_TOKEN0_WR_W",29468],[8,"W",29489],[8,"R",29489],[8,"SLC0_TOKEN1_R",29489],[5,"_0TOKEN1_SPEC",29489],[8,"SLC0_TOKEN1_INC_W",29489],[8,"SLC0_TOKEN1_INC_MORE_W",29489],[8,"SLC0_TOKEN1_WDATA_W",29489],[8,"SLC0_TOKEN1_WR_W",29489],[8,"W",29510],[8,"R",29510],[8,"SLC0_TXLINK_ADDR_R",29510],[5,"_0TX_LINK_SPEC",29510],[8,"SLC0_TXLINK_ADDR_W",29510],[8,"SLC0_TXLINK_PARK_R",29510],[8,"SLC0_TXLINK_RESTART_R",29510],[8,"SLC0_TXLINK_RESTART_W",29510],[8,"SLC0_TXLINK_START_R",29510],[8,"SLC0_TXLINK_START_W",29510],[8,"SLC0_TXLINK_STOP_R",29510],[8,"SLC0_TXLINK_STOP_W",29510],[8,"W",29539],[8,"R",29539],[8,"SLC0_TXFIFO_POP_R",29539],[5,"_0TXFIFO_POP_SPEC",29539],[8,"SLC0_TXFIFO_POP_W",29539],[8,"SLC0_TXFIFO_RDATA_R",29539],[8,"R",29556],[8,"SLC1_RXLINK_DSCR_R",29556],[8,"R",29567],[8,"SLC1_RXLINK_DSCR_BF0_R",29567],[8,"R",29578],[8,"SLC1_RXLINK_DSCR_BF1_R",29578],[8,"R",29589],[8,"SLC1_STATE0_R",29589],[8,"R",29600],[8,"SLC1_STATE1_R",29600],[8,"R",29611],[8,"SLC1_TO_EOF_BFR_DES_ADDR_R",29611],[8,"R",29622],[8,"SLC1_TO_EOF_DES_ADDR_R",29622],[8,"R",29633],[8,"SLC1_TX_SUC_EOF_DES_ADDR_R",29633],[8,"R",29644],[8,"SLC1_TX_ERR_EOF_DES_ADDR_R",29644],[8,"R",29655],[8,"SLC1_TXLINK_DSCR_R",29655],[8,"R",29666],[8,"SLC1_TXLINK_DSCR_BF0_R",29666],[8,"R",29677],[8,"SLC1_TXLINK_DSCR_BF1_R",29677],[8,"W",29688],[5,"_1INT_CLR_SPEC",29688],[8,"FRHOST_BIT10_INT_CLR_W",29688],[8,"FRHOST_BIT11_INT_CLR_W",29688],[8,"FRHOST_BIT12_INT_CLR_W",29688],[8,"FRHOST_BIT13_INT_CLR_W",29688],[8,"FRHOST_BIT14_INT_CLR_W",29688],[8,"FRHOST_BIT15_INT_CLR_W",29688],[8,"FRHOST_BIT8_INT_CLR_W",29688],[8,"FRHOST_BIT9_INT_CLR_W",29688],[8,"SLC1_HOST_RD_ACK_INT_CLR_W",29688],[8,"SLC1_RX_DONE_INT_CLR_W",29688],[8,"SLC1_RX_DSCR_ERR_INT_CLR_W",29688],[8,"SLC1_RX_EOF_INT_CLR_W",29688],[8,"SLC1_RX_START_INT_CLR_W",29688],[8,"SLC1_RX_UDF_INT_CLR_W",29688],[8,"SLC1_TOHOST_INT_CLR_W",29688],[8,"SLC1_TOKEN0_1TO0_INT_CLR_W",29688],[8,"SLC1_TOKEN1_1TO0_INT_CLR_W",29688],[8,"SLC1_TX_DONE_INT_CLR_W",29688],[8,"SLC1_TX_DSCR_EMPTY_INT_CLR_W",29688],[8,"SLC1_TX_DSCR_ERR_INT_CLR_W",29688],[8,"SLC1_TX_ERR_EOF_INT_CLR_W",29688],[8,"SLC1_TX_OVF_INT_CLR_W",29688],[8,"SLC1_TX_START_INT_CLR_W",29688],[8,"SLC1_TX_SUC_EOF_INT_CLR_W",29688],[8,"SLC1_WR_RETRY_DONE_INT_CLR_W",29688],[8,"W",29748],[8,"R",29748],[8,"FRHOST_BIT10_INT_ENA_R",29748],[5,"_1INT_ENA_SPEC",29748],[8,"FRHOST_BIT10_INT_ENA_W",29748],[8,"FRHOST_BIT11_INT_ENA_R",29748],[8,"FRHOST_BIT11_INT_ENA_W",29748],[8,"FRHOST_BIT12_INT_ENA_R",29748],[8,"FRHOST_BIT12_INT_ENA_W",29748],[8,"FRHOST_BIT13_INT_ENA_R",29748],[8,"FRHOST_BIT13_INT_ENA_W",29748],[8,"FRHOST_BIT14_INT_ENA_R",29748],[8,"FRHOST_BIT14_INT_ENA_W",29748],[8,"FRHOST_BIT15_INT_ENA_R",29748],[8,"FRHOST_BIT15_INT_ENA_W",29748],[8,"FRHOST_BIT8_INT_ENA_R",29748],[8,"FRHOST_BIT8_INT_ENA_W",29748],[8,"FRHOST_BIT9_INT_ENA_R",29748],[8,"FRHOST_BIT9_INT_ENA_W",29748],[8,"SLC1_HOST_RD_ACK_INT_ENA_R",29748],[8,"SLC1_HOST_RD_ACK_INT_ENA_W",29748],[8,"SLC1_RX_DONE_INT_ENA_R",29748],[8,"SLC1_RX_DONE_INT_ENA_W",29748],[8,"SLC1_RX_DSCR_ERR_INT_ENA_R",29748],[8,"SLC1_RX_DSCR_ERR_INT_ENA_W",29748],[8,"SLC1_RX_EOF_INT_ENA_R",29748],[8,"SLC1_RX_EOF_INT_ENA_W",29748],[8,"SLC1_RX_START_INT_ENA_R",29748],[8,"SLC1_RX_START_INT_ENA_W",29748],[8,"SLC1_RX_UDF_INT_ENA_R",29748],[8,"SLC1_RX_UDF_INT_ENA_W",29748],[8,"SLC1_TOHOST_INT_ENA_R",29748],[8,"SLC1_TOHOST_INT_ENA_W",29748],[8,"SLC1_TOKEN0_1TO0_INT_ENA_R",29748],[8,"SLC1_TOKEN0_1TO0_INT_ENA_W",29748],[8,"SLC1_TOKEN1_1TO0_INT_ENA_R",29748],[8,"SLC1_TOKEN1_1TO0_INT_ENA_W",29748],[8,"SLC1_TX_DONE_INT_ENA_R",29748],[8,"SLC1_TX_DONE_INT_ENA_W",29748],[8,"SLC1_TX_DSCR_EMPTY_INT_ENA_R",29748],[8,"SLC1_TX_DSCR_EMPTY_INT_ENA_W",29748],[8,"SLC1_TX_DSCR_ERR_INT_ENA_R",29748],[8,"SLC1_TX_DSCR_ERR_INT_ENA_W",29748],[8,"SLC1_TX_ERR_EOF_INT_ENA_R",29748],[8,"SLC1_TX_ERR_EOF_INT_ENA_W",29748],[8,"SLC1_TX_OVF_INT_ENA_R",29748],[8,"SLC1_TX_OVF_INT_ENA_W",29748],[8,"SLC1_TX_START_INT_ENA_R",29748],[8,"SLC1_TX_START_INT_ENA_W",29748],[8,"SLC1_TX_SUC_EOF_INT_ENA_R",29748],[8,"SLC1_TX_SUC_EOF_INT_ENA_W",29748],[8,"SLC1_WR_RETRY_DONE_INT_ENA_R",29748],[8,"SLC1_WR_RETRY_DONE_INT_ENA_W",29748],[8,"W",29859],[8,"R",29859],[8,"FRHOST_BIT10_INT_ENA1_R",29859],[5,"_1INT_ENA1_SPEC",29859],[8,"FRHOST_BIT10_INT_ENA1_W",29859],[8,"FRHOST_BIT11_INT_ENA1_R",29859],[8,"FRHOST_BIT11_INT_ENA1_W",29859],[8,"FRHOST_BIT12_INT_ENA1_R",29859],[8,"FRHOST_BIT12_INT_ENA1_W",29859],[8,"FRHOST_BIT13_INT_ENA1_R",29859],[8,"FRHOST_BIT13_INT_ENA1_W",29859],[8,"FRHOST_BIT14_INT_ENA1_R",29859],[8,"FRHOST_BIT14_INT_ENA1_W",29859],[8,"FRHOST_BIT15_INT_ENA1_R",29859],[8,"FRHOST_BIT15_INT_ENA1_W",29859],[8,"FRHOST_BIT8_INT_ENA1_R",29859],[8,"FRHOST_BIT8_INT_ENA1_W",29859],[8,"FRHOST_BIT9_INT_ENA1_R",29859],[8,"FRHOST_BIT9_INT_ENA1_W",29859],[8,"SLC1_HOST_RD_ACK_INT_ENA1_R",29859],[8,"SLC1_HOST_RD_ACK_INT_ENA1_W",29859],[8,"SLC1_RX_DONE_INT_ENA1_R",29859],[8,"SLC1_RX_DONE_INT_ENA1_W",29859],[8,"SLC1_RX_DSCR_ERR_INT_ENA1_R",29859],[8,"SLC1_RX_DSCR_ERR_INT_ENA1_W",29859],[8,"SLC1_RX_EOF_INT_ENA1_R",29859],[8,"SLC1_RX_EOF_INT_ENA1_W",29859],[8,"SLC1_RX_START_INT_ENA1_R",29859],[8,"SLC1_RX_START_INT_ENA1_W",29859],[8,"SLC1_RX_UDF_INT_ENA1_R",29859],[8,"SLC1_RX_UDF_INT_ENA1_W",29859],[8,"SLC1_TOHOST_INT_ENA1_R",29859],[8,"SLC1_TOHOST_INT_ENA1_W",29859],[8,"SLC1_TOKEN0_1TO0_INT_ENA1_R",29859],[8,"SLC1_TOKEN0_1TO0_INT_ENA1_W",29859],[8,"SLC1_TOKEN1_1TO0_INT_ENA1_R",29859],[8,"SLC1_TOKEN1_1TO0_INT_ENA1_W",29859],[8,"SLC1_TX_DONE_INT_ENA1_R",29859],[8,"SLC1_TX_DONE_INT_ENA1_W",29859],[8,"SLC1_TX_DSCR_EMPTY_INT_ENA1_R",29859],[8,"SLC1_TX_DSCR_EMPTY_INT_ENA1_W",29859],[8,"SLC1_TX_DSCR_ERR_INT_ENA1_R",29859],[8,"SLC1_TX_DSCR_ERR_INT_ENA1_W",29859],[8,"SLC1_TX_ERR_EOF_INT_ENA1_R",29859],[8,"SLC1_TX_ERR_EOF_INT_ENA1_W",29859],[8,"SLC1_TX_OVF_INT_ENA1_R",29859],[8,"SLC1_TX_OVF_INT_ENA1_W",29859],[8,"SLC1_TX_START_INT_ENA1_R",29859],[8,"SLC1_TX_START_INT_ENA1_W",29859],[8,"SLC1_TX_SUC_EOF_INT_ENA1_R",29859],[8,"SLC1_TX_SUC_EOF_INT_ENA1_W",29859],[8,"SLC1_WR_RETRY_DONE_INT_ENA1_R",29859],[8,"SLC1_WR_RETRY_DONE_INT_ENA1_W",29859],[8,"R",29970],[8,"FRHOST_BIT10_INT_RAW_R",29970],[8,"FRHOST_BIT11_INT_RAW_R",29970],[8,"FRHOST_BIT12_INT_RAW_R",29970],[8,"FRHOST_BIT13_INT_RAW_R",29970],[8,"FRHOST_BIT14_INT_RAW_R",29970],[8,"FRHOST_BIT15_INT_RAW_R",29970],[8,"FRHOST_BIT8_INT_RAW_R",29970],[8,"FRHOST_BIT9_INT_RAW_R",29970],[8,"SLC1_HOST_RD_ACK_INT_RAW_R",29970],[8,"SLC1_RX_DONE_INT_RAW_R",29970],[8,"SLC1_RX_DSCR_ERR_INT_RAW_R",29970],[8,"SLC1_RX_EOF_INT_RAW_R",29970],[8,"SLC1_RX_START_INT_RAW_R",29970],[8,"SLC1_RX_UDF_INT_RAW_R",29970],[8,"SLC1_TOHOST_INT_RAW_R",29970],[8,"SLC1_TOKEN0_1TO0_INT_RAW_R",29970],[8,"SLC1_TOKEN1_1TO0_INT_RAW_R",29970],[8,"SLC1_TX_DONE_INT_RAW_R",29970],[8,"SLC1_TX_DSCR_EMPTY_INT_RAW_R",29970],[8,"SLC1_TX_DSCR_ERR_INT_RAW_R",29970],[8,"SLC1_TX_ERR_EOF_INT_RAW_R",29970],[8,"SLC1_TX_OVF_INT_RAW_R",29970],[8,"SLC1_TX_START_INT_RAW_R",29970],[8,"SLC1_TX_SUC_EOF_INT_RAW_R",29970],[8,"SLC1_WR_RETRY_DONE_INT_RAW_R",29970],[8,"R",30029],[8,"FRHOST_BIT10_INT_ST_R",30029],[8,"FRHOST_BIT11_INT_ST_R",30029],[8,"FRHOST_BIT12_INT_ST_R",30029],[8,"FRHOST_BIT13_INT_ST_R",30029],[8,"FRHOST_BIT14_INT_ST_R",30029],[8,"FRHOST_BIT15_INT_ST_R",30029],[8,"FRHOST_BIT8_INT_ST_R",30029],[8,"FRHOST_BIT9_INT_ST_R",30029],[8,"SLC1_HOST_RD_ACK_INT_ST_R",30029],[8,"SLC1_RX_DONE_INT_ST_R",30029],[8,"SLC1_RX_DSCR_ERR_INT_ST_R",30029],[8,"SLC1_RX_EOF_INT_ST_R",30029],[8,"SLC1_RX_START_INT_ST_R",30029],[8,"SLC1_RX_UDF_INT_ST_R",30029],[8,"SLC1_TOHOST_INT_ST_R",30029],[8,"SLC1_TOKEN0_1TO0_INT_ST_R",30029],[8,"SLC1_TOKEN1_1TO0_INT_ST_R",30029],[8,"SLC1_TX_DONE_INT_ST_R",30029],[8,"SLC1_TX_DSCR_EMPTY_INT_ST_R",30029],[8,"SLC1_TX_DSCR_ERR_INT_ST_R",30029],[8,"SLC1_TX_ERR_EOF_INT_ST_R",30029],[8,"SLC1_TX_OVF_INT_ST_R",30029],[8,"SLC1_TX_START_INT_ST_R",30029],[8,"SLC1_TX_SUC_EOF_INT_ST_R",30029],[8,"SLC1_WR_RETRY_DONE_INT_ST_R",30029],[8,"R",30088],[8,"FRHOST_BIT10_INT_ST1_R",30088],[8,"FRHOST_BIT11_INT_ST1_R",30088],[8,"FRHOST_BIT12_INT_ST1_R",30088],[8,"FRHOST_BIT13_INT_ST1_R",30088],[8,"FRHOST_BIT14_INT_ST1_R",30088],[8,"FRHOST_BIT15_INT_ST1_R",30088],[8,"FRHOST_BIT8_INT_ST1_R",30088],[8,"FRHOST_BIT9_INT_ST1_R",30088],[8,"SLC1_HOST_RD_ACK_INT_ST1_R",30088],[8,"SLC1_RX_DONE_INT_ST1_R",30088],[8,"SLC1_RX_DSCR_ERR_INT_ST1_R",30088],[8,"SLC1_RX_EOF_INT_ST1_R",30088],[8,"SLC1_RX_START_INT_ST1_R",30088],[8,"SLC1_RX_UDF_INT_ST1_R",30088],[8,"SLC1_TOHOST_INT_ST1_R",30088],[8,"SLC1_TOKEN0_1TO0_INT_ST1_R",30088],[8,"SLC1_TOKEN1_1TO0_INT_ST1_R",30088],[8,"SLC1_TX_DONE_INT_ST1_R",30088],[8,"SLC1_TX_DSCR_EMPTY_INT_ST1_R",30088],[8,"SLC1_TX_DSCR_ERR_INT_ST1_R",30088],[8,"SLC1_TX_ERR_EOF_INT_ST1_R",30088],[8,"SLC1_TX_OVF_INT_ST1_R",30088],[8,"SLC1_TX_START_INT_ST1_R",30088],[8,"SLC1_TX_SUC_EOF_INT_ST1_R",30088],[8,"SLC1_WR_RETRY_DONE_INT_ST1_R",30088],[8,"W",30147],[8,"R",30147],[8,"SLC1_BT_PACKET_R",30147],[5,"_1RX_LINK_SPEC",30147],[8,"SLC1_BT_PACKET_W",30147],[8,"SLC1_RXLINK_ADDR_R",30147],[8,"SLC1_RXLINK_ADDR_W",30147],[8,"SLC1_RXLINK_PARK_R",30147],[8,"SLC1_RXLINK_RESTART_R",30147],[8,"SLC1_RXLINK_RESTART_W",30147],[8,"SLC1_RXLINK_START_R",30147],[8,"SLC1_RXLINK_START_W",30147],[8,"SLC1_RXLINK_STOP_R",30147],[8,"SLC1_RXLINK_STOP_W",30147],[8,"W",30180],[8,"R",30180],[8,"SLC1_RXFIFO_PUSH_R",30180],[5,"_1RXFIFO_PUSH_SPEC",30180],[8,"SLC1_RXFIFO_PUSH_W",30180],[8,"SLC1_RXFIFO_WDATA_R",30180],[8,"SLC1_RXFIFO_WDATA_W",30180],[8,"W",30199],[8,"R",30199],[8,"SLC1_TOKEN0_R",30199],[5,"_1TOKEN0_SPEC",30199],[8,"SLC1_TOKEN0_INC_W",30199],[8,"SLC1_TOKEN0_INC_MORE_W",30199],[8,"SLC1_TOKEN0_WDATA_W",30199],[8,"SLC1_TOKEN0_WR_W",30199],[8,"W",30220],[8,"R",30220],[8,"SLC1_TOKEN1_R",30220],[5,"_1TOKEN1_SPEC",30220],[8,"SLC1_TOKEN1_INC_W",30220],[8,"SLC1_TOKEN1_INC_MORE_W",30220],[8,"SLC1_TOKEN1_WDATA_W",30220],[8,"SLC1_TOKEN1_WR_W",30220],[8,"W",30241],[8,"R",30241],[8,"SLC1_TXLINK_ADDR_R",30241],[5,"_1TX_LINK_SPEC",30241],[8,"SLC1_TXLINK_ADDR_W",30241],[8,"SLC1_TXLINK_PARK_R",30241],[8,"SLC1_TXLINK_RESTART_R",30241],[8,"SLC1_TXLINK_RESTART_W",30241],[8,"SLC1_TXLINK_START_R",30241],[8,"SLC1_TXLINK_START_W",30241],[8,"SLC1_TXLINK_STOP_R",30241],[8,"SLC1_TXLINK_STOP_W",30241],[8,"W",30270],[8,"R",30270],[8,"SLC1_TXFIFO_POP_R",30270],[5,"_1TXFIFO_POP_SPEC",30270],[8,"SLC1_TXFIFO_POP_W",30270],[8,"SLC1_TXFIFO_RDATA_R",30270],[8,"R",30287],[8,"AHB_TESTADDR_R",30287],[8,"W",30287],[5,"AHB_TEST_SPEC",30287],[8,"AHB_TESTADDR_W",30287],[8,"AHB_TESTMODE_R",30287],[8,"AHB_TESTMODE_W",30287],[8,"W",30306],[8,"R",30306],[8,"FIFO_MAP_ENA_R",30306],[5,"BRIDGE_CONF_SPEC",30306],[8,"FIFO_MAP_ENA_W",30306],[8,"HDA_MAP_128K_R",30306],[8,"HDA_MAP_128K_W",30306],[8,"SLC0_TX_DUMMY_MODE_R",30306],[8,"SLC0_TX_DUMMY_MODE_W",30306],[8,"SLC1_TX_DUMMY_MODE_R",30306],[8,"SLC1_TX_DUMMY_MODE_W",30306],[8,"TX_PUSH_IDLE_NUM_R",30306],[8,"TX_PUSH_IDLE_NUM_W",30306],[8,"TXEOF_ENA_R",30306],[8,"TXEOF_ENA_W",30306],[8,"R",30341],[8,"CMD_CONTENT0_R",30341],[8,"R",30352],[8,"CMD_CONTENT1_R",30352],[8,"R",30363],[8,"AHBM_FIFO_RST_R",30363],[8,"W",30363],[5,"CONF0_SPEC",30363],[8,"AHBM_FIFO_RST_W",30363],[8,"AHBM_RST_R",30363],[8,"AHBM_RST_W",30363],[8,"SLC0_RX_AUTO_WRBACK_R",30363],[8,"SLC0_RX_AUTO_WRBACK_W",30363],[8,"SLC0_RX_LOOP_TEST_R",30363],[8,"SLC0_RX_LOOP_TEST_W",30363],[8,"SLC0_RX_NO_RESTART_CLR_R",30363],[8,"SLC0_RX_NO_RESTART_CLR_W",30363],[8,"SLC0_RX_RST_R",30363],[8,"SLC0_RX_RST_W",30363],[8,"SLC0_RXDATA_BURST_EN_R",30363],[8,"SLC0_RXDATA_BURST_EN_W",30363],[8,"SLC0_RXDSCR_BURST_EN_R",30363],[8,"SLC0_RXDSCR_BURST_EN_W",30363],[8,"SLC0_RXLINK_AUTO_RET_R",30363],[8,"SLC0_RXLINK_AUTO_RET_W",30363],[8,"SLC0_TOKEN_AUTO_CLR_R",30363],[8,"SLC0_TOKEN_AUTO_CLR_W",30363],[8,"SLC0_TOKEN_SEL_R",30363],[8,"SLC0_TOKEN_SEL_W",30363],[8,"SLC0_TX_LOOP_TEST_R",30363],[8,"SLC0_TX_LOOP_TEST_W",30363],[8,"SLC0_TX_RST_R",30363],[8,"SLC0_TX_RST_W",30363],[8,"SLC0_TXDATA_BURST_EN_R",30363],[8,"SLC0_TXDATA_BURST_EN_W",30363],[8,"SLC0_TXDSCR_BURST_EN_R",30363],[8,"SLC0_TXDSCR_BURST_EN_W",30363],[8,"SLC0_TXLINK_AUTO_RET_R",30363],[8,"SLC0_TXLINK_AUTO_RET_W",30363],[8,"SLC0_WR_RETRY_MASK_EN_R",30363],[8,"SLC0_WR_RETRY_MASK_EN_W",30363],[8,"SLC1_RX_AUTO_WRBACK_R",30363],[8,"SLC1_RX_AUTO_WRBACK_W",30363],[8,"SLC1_RX_LOOP_TEST_R",30363],[8,"SLC1_RX_LOOP_TEST_W",30363],[8,"SLC1_RX_NO_RESTART_CLR_R",30363],[8,"SLC1_RX_NO_RESTART_CLR_W",30363],[8,"SLC1_RX_RST_R",30363],[8,"SLC1_RX_RST_W",30363],[8,"SLC1_RXDATA_BURST_EN_R",30363],[8,"SLC1_RXDATA_BURST_EN_W",30363],[8,"SLC1_RXDSCR_BURST_EN_R",30363],[8,"SLC1_RXDSCR_BURST_EN_W",30363],[8,"SLC1_RXLINK_AUTO_RET_R",30363],[8,"SLC1_RXLINK_AUTO_RET_W",30363],[8,"SLC1_TOKEN_AUTO_CLR_R",30363],[8,"SLC1_TOKEN_AUTO_CLR_W",30363],[8,"SLC1_TOKEN_SEL_R",30363],[8,"SLC1_TOKEN_SEL_W",30363],[8,"SLC1_TX_LOOP_TEST_R",30363],[8,"SLC1_TX_LOOP_TEST_W",30363],[8,"SLC1_TX_RST_R",30363],[8,"SLC1_TX_RST_W",30363],[8,"SLC1_TXDATA_BURST_EN_R",30363],[8,"SLC1_TXDATA_BURST_EN_W",30363],[8,"SLC1_TXDSCR_BURST_EN_R",30363],[8,"SLC1_TXDSCR_BURST_EN_W",30363],[8,"SLC1_TXLINK_AUTO_RET_R",30363],[8,"SLC1_TXLINK_AUTO_RET_W",30363],[8,"SLC1_WR_RETRY_MASK_EN_R",30363],[8,"SLC1_WR_RETRY_MASK_EN_W",30363],[8,"W",30502],[8,"R",30502],[8,"CLK_EN_R",30502],[5,"CONF1_SPEC",30502],[8,"CLK_EN_W",30502],[8,"CMD_HOLD_EN_R",30502],[8,"CMD_HOLD_EN_W",30502],[8,"HOST_INT_LEVEL_SEL_R",30502],[8,"HOST_INT_LEVEL_SEL_W",30502],[8,"SLC0_CHECK_OWNER_R",30502],[8,"SLC0_CHECK_OWNER_W",30502],[8,"SLC0_LEN_AUTO_CLR_R",30502],[8,"SLC0_LEN_AUTO_CLR_W",30502],[8,"SLC0_RX_CHECK_SUM_EN_R",30502],[8,"SLC0_RX_CHECK_SUM_EN_W",30502],[8,"SLC0_RX_STITCH_EN_R",30502],[8,"SLC0_RX_STITCH_EN_W",30502],[8,"SLC0_TX_CHECK_SUM_EN_R",30502],[8,"SLC0_TX_CHECK_SUM_EN_W",30502],[8,"SLC0_TX_STITCH_EN_R",30502],[8,"SLC0_TX_STITCH_EN_W",30502],[8,"SLC1_CHECK_OWNER_R",30502],[8,"SLC1_CHECK_OWNER_W",30502],[8,"SLC1_RX_CHECK_SUM_EN_R",30502],[8,"SLC1_RX_CHECK_SUM_EN_W",30502],[8,"SLC1_RX_STITCH_EN_R",30502],[8,"SLC1_RX_STITCH_EN_W",30502],[8,"SLC1_TX_CHECK_SUM_EN_R",30502],[8,"SLC1_TX_CHECK_SUM_EN_W",30502],[8,"SLC1_TX_STITCH_EN_R",30502],[8,"SLC1_TX_STITCH_EN_W",30502],[8,"W",30569],[8,"R",30569],[8,"DATE_R",30569],[5,"DATE_SPEC",30569],[8,"DATE_W",30569],[8,"W",30584],[8,"R",30584],[8,"ID_R",30584],[5,"ID_SPEC",30584],[8,"ID_W",30584],[8,"W",30599],[5,"INTVEC_TOHOST_SPEC",30599],[8,"SLC0_TOHOST_INTVEC_W",30599],[8,"SLC1_TOHOST_INTVEC_W",30599],[8,"W",30613],[8,"R",30613],[8,"SLC0_INFOR_NO_REPLACE_R",30613],[5,"RX_DSCR_CONF_SPEC",30613],[8,"SLC0_INFOR_NO_REPLACE_W",30613],[8,"SLC0_RD_RETRY_THRESHOLD_R",30613],[8,"SLC0_RD_RETRY_THRESHOLD_W",30613],[8,"SLC0_RX_EOF_MODE_R",30613],[8,"SLC0_RX_EOF_MODE_W",30613],[8,"SLC0_RX_FILL_EN_R",30613],[8,"SLC0_RX_FILL_EN_W",30613],[8,"SLC0_RX_FILL_MODE_R",30613],[8,"SLC0_RX_FILL_MODE_W",30613],[8,"SLC0_TOKEN_NO_REPLACE_R",30613],[8,"SLC0_TOKEN_NO_REPLACE_W",30613],[8,"SLC1_INFOR_NO_REPLACE_R",30613],[8,"SLC1_INFOR_NO_REPLACE_W",30613],[8,"SLC1_RD_RETRY_THRESHOLD_R",30613],[8,"SLC1_RD_RETRY_THRESHOLD_W",30613],[8,"SLC1_RX_EOF_MODE_R",30613],[8,"SLC1_RX_EOF_MODE_W",30613],[8,"SLC1_RX_FILL_EN_R",30613],[8,"SLC1_RX_FILL_EN_W",30613],[8,"SLC1_RX_FILL_MODE_R",30613],[8,"SLC1_RX_FILL_MODE_W",30613],[8,"SLC1_TOKEN_NO_REPLACE_R",30613],[8,"SLC1_TOKEN_NO_REPLACE_W",30613],[8,"R",30672],[8,"SLC0_RX_EMPTY_R",30672],[8,"SLC0_RX_FULL_R",30672],[8,"SLC1_RX_EMPTY_R",30672],[8,"SLC1_RX_FULL_R",30672],[8,"R",30689],[8,"DAT0_CRC_ERR_CNT_R",30689],[8,"DAT1_CRC_ERR_CNT_R",30689],[8,"DAT2_CRC_ERR_CNT_R",30689],[8,"DAT3_CRC_ERR_CNT_R",30689],[8,"W",30706],[8,"R",30706],[8,"CMD_CRC_ERR_CNT_R",30706],[8,"ERR_CNT_CLR_R",30706],[5,"SDIO_CRC_ST1_SPEC",30706],[8,"ERR_CNT_CLR_W",30706],[8,"R",30723],[8,"BUS_ST_R",30723],[8,"CMD_ST_R",30723],[8,"FUNC1_ACC_STATE_R",30723],[8,"FUNC2_ACC_STATE_R",30723],[8,"FUNC_ST_R",30723],[8,"SDIO_WAKEUP_R",30723],[8,"W",30744],[8,"R",30744],[8,"SLC0_SEQ_POSITION_R",30744],[5,"SEQ_POSITION_SPEC",30744],[8,"SLC0_SEQ_POSITION_W",30744],[8,"SLC1_SEQ_POSITION_R",30744],[8,"SLC1_SEQ_POSITION_W",30744],[8,"R",30763],[8,"SLC0_TOKEN_R",30763],[8,"SLC1_TOKEN_R",30763],[8,"W",30776],[8,"R",30776],[8,"WR_RETRY_THRESHOLD_R",30776],[5,"TX_DSCR_CONF_SPEC",30776],[8,"WR_RETRY_THRESHOLD_W",30776],[8,"R",30791],[8,"SLC0_TX_EMPTY_R",30791],[8,"SLC0_TX_FULL_R",30791],[8,"SLC1_TX_EMPTY_R",30791],[8,"SLC1_TX_FULL_R",30791],[8,"HOST_SLC0_HOST_PF",30808],[8,"HOST_SLC0HOST_FUNC1_INT_ENA",30808],[8,"HOST_SLC0HOST_FUNC2_INT_ENA",30808],[8,"HOST_SLC0HOST_INT_CLR",30808],[8,"HOST_SLC0HOST_INT_ENA",30808],[8,"HOST_SLC0HOST_INT_ENA1",30808],[8,"HOST_SLC0HOST_INT_RAW",30808],[8,"HOST_SLC0HOST_INT_ST",30808],[8,"HOST_SLC0HOST_LEN_WD",30808],[8,"HOST_SLC0HOST_RX_INFOR",30808],[8,"HOST_SLC0HOST_TOKEN_RDATA",30808],[8,"HOST_SLC0HOST_TOKEN_WDATA",30808],[8,"HOST_SLC1_HOST_PF",30808],[8,"HOST_SLC1HOST_FUNC1_INT_ENA",30808],[8,"HOST_SLC1HOST_FUNC2_INT_ENA",30808],[8,"HOST_SLC1HOST_INT_CLR",30808],[8,"HOST_SLC1HOST_INT_ENA",30808],[8,"HOST_SLC1HOST_INT_ENA1",30808],[8,"HOST_SLC1HOST_INT_RAW",30808],[8,"HOST_SLC1HOST_INT_ST",30808],[8,"HOST_SLC1HOST_RX_INFOR",30808],[8,"HOST_SLC1HOST_TOKEN_RDATA",30808],[8,"HOST_SLC1HOST_TOKEN_WDATA",30808],[8,"HOST_SLC_APBWIN_CONF",30808],[8,"HOST_SLC_APBWIN_RDATA",30808],[8,"HOST_SLC_APBWIN_WDATA",30808],[8,"HOST_SLCHOST_CHECK_SUM0",30808],[8,"HOST_SLCHOST_CHECK_SUM1",30808],[8,"HOST_SLCHOST_CONF",30808],[8,"HOST_SLCHOST_CONF_W0",30808],[8,"HOST_SLCHOST_CONF_W1",30808],[8,"HOST_SLCHOST_CONF_W10",30808],[8,"HOST_SLCHOST_CONF_W11",30808],[8,"HOST_SLCHOST_CONF_W12",30808],[8,"HOST_SLCHOST_CONF_W13",30808],[8,"HOST_SLCHOST_CONF_W14",30808],[8,"HOST_SLCHOST_CONF_W15",30808],[8,"HOST_SLCHOST_CONF_W2",30808],[8,"HOST_SLCHOST_CONF_W3",30808],[8,"HOST_SLCHOST_CONF_W4",30808],[8,"HOST_SLCHOST_CONF_W5",30808],[8,"HOST_SLCHOST_CONF_W6",30808],[8,"HOST_SLCHOST_CONF_W7",30808],[8,"HOST_SLCHOST_CONF_W8",30808],[8,"HOST_SLCHOST_CONF_W9",30808],[8,"HOST_SLCHOST_FUNC2_0",30808],[8,"HOST_SLCHOST_FUNC2_1",30808],[8,"HOST_SLCHOST_FUNC2_2",30808],[8,"HOST_SLCHOST_GPIO_IN0",30808],[8,"HOST_SLCHOST_GPIO_IN1",30808],[8,"HOST_SLCHOST_GPIO_STATUS0",30808],[8,"HOST_SLCHOST_GPIO_STATUS1",30808],[8,"HOST_SLCHOST_INF_ST",30808],[8,"HOST_SLCHOST_PKT_LEN",30808],[8,"HOST_SLCHOST_PKT_LEN0",30808],[8,"HOST_SLCHOST_PKT_LEN1",30808],[8,"HOST_SLCHOST_PKT_LEN2",30808],[8,"HOST_SLCHOST_RDCLR0",30808],[8,"HOST_SLCHOST_RDCLR1",30808],[8,"HOST_SLCHOST_STATE_W0",30808],[8,"HOST_SLCHOST_STATE_W1",30808],[8,"HOST_SLCHOST_TOKEN_CON",30808],[8,"HOST_SLCHOST_WIN_CMD",30808],[8,"HOST_SLCHOSTDATE",30808],[8,"HOST_SLCHOSTID",30808],[8,"R",31011],[8,"HOST_SLC0_PF_DATA_R",31011],[8,"W",31022],[8,"R",31022],[8,"HOST_FN1_GPIO_SDIO_INT_ENA_R",31022],[5,"HOST_SLC0HOST_FUNC1_INT_ENA_SPEC",31022],[8,"HOST_FN1_GPIO_SDIO_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_EXT_BIT0_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_EXT_BIT0_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_EXT_BIT1_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_EXT_BIT1_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_EXT_BIT2_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_EXT_BIT2_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_EXT_BIT3_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_EXT_BIT3_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_RX_PF_VALID_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_RX_PF_VALID_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_RX_UDF_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_RX_UDF_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_W",31022],[8,"HOST_FN1_SLC0_TX_OVF_INT_ENA_R",31022],[8,"HOST_FN1_SLC0_TX_OVF_INT_ENA_W",31022],[8,"HOST_FN1_SLC0HOST_RX_EOF_INT_ENA_R",31022],[8,"HOST_FN1_SLC0HOST_RX_EOF_INT_ENA_W",31022],[8,"HOST_FN1_SLC0HOST_RX_SOF_INT_ENA_R",31022],[8,"HOST_FN1_SLC0HOST_RX_SOF_INT_ENA_W",31022],[8,"HOST_FN1_SLC0HOST_RX_START_INT_ENA_R",31022],[8,"HOST_FN1_SLC0HOST_RX_START_INT_ENA_W",31022],[8,"HOST_FN1_SLC0HOST_TX_START_INT_ENA_R",31022],[8,"HOST_FN1_SLC0HOST_TX_START_INT_ENA_W",31022],[8,"W",31137],[8,"R",31137],[8,"HOST_FN2_GPIO_SDIO_INT_ENA_R",31137],[5,"HOST_SLC0HOST_FUNC2_INT_ENA_SPEC",31137],[8,"HOST_FN2_GPIO_SDIO_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_EXT_BIT0_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_EXT_BIT0_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_EXT_BIT1_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_EXT_BIT1_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_EXT_BIT2_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_EXT_BIT2_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_EXT_BIT3_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_EXT_BIT3_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_RX_PF_VALID_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_RX_PF_VALID_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_RX_UDF_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_RX_UDF_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_W",31137],[8,"HOST_FN2_SLC0_TX_OVF_INT_ENA_R",31137],[8,"HOST_FN2_SLC0_TX_OVF_INT_ENA_W",31137],[8,"HOST_FN2_SLC0HOST_RX_EOF_INT_ENA_R",31137],[8,"HOST_FN2_SLC0HOST_RX_EOF_INT_ENA_W",31137],[8,"HOST_FN2_SLC0HOST_RX_SOF_INT_ENA_R",31137],[8,"HOST_FN2_SLC0HOST_RX_SOF_INT_ENA_W",31137],[8,"HOST_FN2_SLC0HOST_RX_START_INT_ENA_R",31137],[8,"HOST_FN2_SLC0HOST_RX_START_INT_ENA_W",31137],[8,"HOST_FN2_SLC0HOST_TX_START_INT_ENA_R",31137],[8,"HOST_FN2_SLC0HOST_TX_START_INT_ENA_W",31137],[8,"W",31252],[5,"HOST_SLC0HOST_INT_CLR_SPEC",31252],[8,"HOST_GPIO_SDIO_INT_CLR_W",31252],[8,"HOST_SLC0_EXT_BIT0_INT_CLR_W",31252],[8,"HOST_SLC0_EXT_BIT1_INT_CLR_W",31252],[8,"HOST_SLC0_EXT_BIT2_INT_CLR_W",31252],[8,"HOST_SLC0_EXT_BIT3_INT_CLR_W",31252],[8,"HOST_SLC0_HOST_RD_RETRY_INT_CLR_W",31252],[8,"HOST_SLC0_RX_NEW_PACKET_INT_CLR_W",31252],[8,"HOST_SLC0_RX_PF_VALID_INT_CLR_W",31252],[8,"HOST_SLC0_RX_UDF_INT_CLR_W",31252],[8,"HOST_SLC0_TOHOST_BIT0_INT_CLR_W",31252],[8,"HOST_SLC0_TOHOST_BIT1_INT_CLR_W",31252],[8,"HOST_SLC0_TOHOST_BIT2_INT_CLR_W",31252],[8,"HOST_SLC0_TOHOST_BIT3_INT_CLR_W",31252],[8,"HOST_SLC0_TOHOST_BIT4_INT_CLR_W",31252],[8,"HOST_SLC0_TOHOST_BIT5_INT_CLR_W",31252],[8,"HOST_SLC0_TOHOST_BIT6_INT_CLR_W",31252],[8,"HOST_SLC0_TOHOST_BIT7_INT_CLR_W",31252],[8,"HOST_SLC0_TOKEN0_0TO1_INT_CLR_W",31252],[8,"HOST_SLC0_TOKEN0_1TO0_INT_CLR_W",31252],[8,"HOST_SLC0_TOKEN1_0TO1_INT_CLR_W",31252],[8,"HOST_SLC0_TOKEN1_1TO0_INT_CLR_W",31252],[8,"HOST_SLC0_TX_OVF_INT_CLR_W",31252],[8,"HOST_SLC0HOST_RX_EOF_INT_CLR_W",31252],[8,"HOST_SLC0HOST_RX_SOF_INT_CLR_W",31252],[8,"HOST_SLC0HOST_RX_START_INT_CLR_W",31252],[8,"HOST_SLC0HOST_TX_START_INT_CLR_W",31252],[8,"W",31314],[8,"R",31314],[8,"HOST_GPIO_SDIO_INT_ENA_R",31314],[5,"HOST_SLC0HOST_INT_ENA_SPEC",31314],[8,"HOST_GPIO_SDIO_INT_ENA_W",31314],[8,"HOST_SLC0_EXT_BIT0_INT_ENA_R",31314],[8,"HOST_SLC0_EXT_BIT0_INT_ENA_W",31314],[8,"HOST_SLC0_EXT_BIT1_INT_ENA_R",31314],[8,"HOST_SLC0_EXT_BIT1_INT_ENA_W",31314],[8,"HOST_SLC0_EXT_BIT2_INT_ENA_R",31314],[8,"HOST_SLC0_EXT_BIT2_INT_ENA_W",31314],[8,"HOST_SLC0_EXT_BIT3_INT_ENA_R",31314],[8,"HOST_SLC0_EXT_BIT3_INT_ENA_W",31314],[8,"HOST_SLC0_HOST_RD_RETRY_INT_ENA_R",31314],[8,"HOST_SLC0_HOST_RD_RETRY_INT_ENA_W",31314],[8,"HOST_SLC0_RX_NEW_PACKET_INT_ENA_R",31314],[8,"HOST_SLC0_RX_NEW_PACKET_INT_ENA_W",31314],[8,"HOST_SLC0_RX_PF_VALID_INT_ENA_R",31314],[8,"HOST_SLC0_RX_PF_VALID_INT_ENA_W",31314],[8,"HOST_SLC0_RX_UDF_INT_ENA_R",31314],[8,"HOST_SLC0_RX_UDF_INT_ENA_W",31314],[8,"HOST_SLC0_TOHOST_BIT0_INT_ENA_R",31314],[8,"HOST_SLC0_TOHOST_BIT0_INT_ENA_W",31314],[8,"HOST_SLC0_TOHOST_BIT1_INT_ENA_R",31314],[8,"HOST_SLC0_TOHOST_BIT1_INT_ENA_W",31314],[8,"HOST_SLC0_TOHOST_BIT2_INT_ENA_R",31314],[8,"HOST_SLC0_TOHOST_BIT2_INT_ENA_W",31314],[8,"HOST_SLC0_TOHOST_BIT3_INT_ENA_R",31314],[8,"HOST_SLC0_TOHOST_BIT3_INT_ENA_W",31314],[8,"HOST_SLC0_TOHOST_BIT4_INT_ENA_R",31314],[8,"HOST_SLC0_TOHOST_BIT4_INT_ENA_W",31314],[8,"HOST_SLC0_TOHOST_BIT5_INT_ENA_R",31314],[8,"HOST_SLC0_TOHOST_BIT5_INT_ENA_W",31314],[8,"HOST_SLC0_TOHOST_BIT6_INT_ENA_R",31314],[8,"HOST_SLC0_TOHOST_BIT6_INT_ENA_W",31314],[8,"HOST_SLC0_TOHOST_BIT7_INT_ENA_R",31314],[8,"HOST_SLC0_TOHOST_BIT7_INT_ENA_W",31314],[8,"HOST_SLC0_TOKEN0_0TO1_INT_ENA_R",31314],[8,"HOST_SLC0_TOKEN0_0TO1_INT_ENA_W",31314],[8,"HOST_SLC0_TOKEN0_1TO0_INT_ENA_R",31314],[8,"HOST_SLC0_TOKEN0_1TO0_INT_ENA_W",31314],[8,"HOST_SLC0_TOKEN1_0TO1_INT_ENA_R",31314],[8,"HOST_SLC0_TOKEN1_0TO1_INT_ENA_W",31314],[8,"HOST_SLC0_TOKEN1_1TO0_INT_ENA_R",31314],[8,"HOST_SLC0_TOKEN1_1TO0_INT_ENA_W",31314],[8,"HOST_SLC0_TX_OVF_INT_ENA_R",31314],[8,"HOST_SLC0_TX_OVF_INT_ENA_W",31314],[8,"HOST_SLC0HOST_RX_EOF_INT_ENA_R",31314],[8,"HOST_SLC0HOST_RX_EOF_INT_ENA_W",31314],[8,"HOST_SLC0HOST_RX_SOF_INT_ENA_R",31314],[8,"HOST_SLC0HOST_RX_SOF_INT_ENA_W",31314],[8,"HOST_SLC0HOST_RX_START_INT_ENA_R",31314],[8,"HOST_SLC0HOST_RX_START_INT_ENA_W",31314],[8,"HOST_SLC0HOST_TX_START_INT_ENA_R",31314],[8,"HOST_SLC0HOST_TX_START_INT_ENA_W",31314],[8,"W",31429],[8,"R",31429],[8,"HOST_GPIO_SDIO_INT_ENA1_R",31429],[5,"HOST_SLC0HOST_INT_ENA1_SPEC",31429],[8,"HOST_GPIO_SDIO_INT_ENA1_W",31429],[8,"HOST_SLC0_EXT_BIT0_INT_ENA1_R",31429],[8,"HOST_SLC0_EXT_BIT0_INT_ENA1_W",31429],[8,"HOST_SLC0_EXT_BIT1_INT_ENA1_R",31429],[8,"HOST_SLC0_EXT_BIT1_INT_ENA1_W",31429],[8,"HOST_SLC0_EXT_BIT2_INT_ENA1_R",31429],[8,"HOST_SLC0_EXT_BIT2_INT_ENA1_W",31429],[8,"HOST_SLC0_EXT_BIT3_INT_ENA1_R",31429],[8,"HOST_SLC0_EXT_BIT3_INT_ENA1_W",31429],[8,"HOST_SLC0_HOST_RD_RETRY_INT_ENA1_R",31429],[8,"HOST_SLC0_HOST_RD_RETRY_INT_ENA1_W",31429],[8,"HOST_SLC0_RX_NEW_PACKET_INT_ENA1_R",31429],[8,"HOST_SLC0_RX_NEW_PACKET_INT_ENA1_W",31429],[8,"HOST_SLC0_RX_PF_VALID_INT_ENA1_R",31429],[8,"HOST_SLC0_RX_PF_VALID_INT_ENA1_W",31429],[8,"HOST_SLC0_RX_UDF_INT_ENA1_R",31429],[8,"HOST_SLC0_RX_UDF_INT_ENA1_W",31429],[8,"HOST_SLC0_TOHOST_BIT0_INT_ENA1_R",31429],[8,"HOST_SLC0_TOHOST_BIT0_INT_ENA1_W",31429],[8,"HOST_SLC0_TOHOST_BIT1_INT_ENA1_R",31429],[8,"HOST_SLC0_TOHOST_BIT1_INT_ENA1_W",31429],[8,"HOST_SLC0_TOHOST_BIT2_INT_ENA1_R",31429],[8,"HOST_SLC0_TOHOST_BIT2_INT_ENA1_W",31429],[8,"HOST_SLC0_TOHOST_BIT3_INT_ENA1_R",31429],[8,"HOST_SLC0_TOHOST_BIT3_INT_ENA1_W",31429],[8,"HOST_SLC0_TOHOST_BIT4_INT_ENA1_R",31429],[8,"HOST_SLC0_TOHOST_BIT4_INT_ENA1_W",31429],[8,"HOST_SLC0_TOHOST_BIT5_INT_ENA1_R",31429],[8,"HOST_SLC0_TOHOST_BIT5_INT_ENA1_W",31429],[8,"HOST_SLC0_TOHOST_BIT6_INT_ENA1_R",31429],[8,"HOST_SLC0_TOHOST_BIT6_INT_ENA1_W",31429],[8,"HOST_SLC0_TOHOST_BIT7_INT_ENA1_R",31429],[8,"HOST_SLC0_TOHOST_BIT7_INT_ENA1_W",31429],[8,"HOST_SLC0_TOKEN0_0TO1_INT_ENA1_R",31429],[8,"HOST_SLC0_TOKEN0_0TO1_INT_ENA1_W",31429],[8,"HOST_SLC0_TOKEN0_1TO0_INT_ENA1_R",31429],[8,"HOST_SLC0_TOKEN0_1TO0_INT_ENA1_W",31429],[8,"HOST_SLC0_TOKEN1_0TO1_INT_ENA1_R",31429],[8,"HOST_SLC0_TOKEN1_0TO1_INT_ENA1_W",31429],[8,"HOST_SLC0_TOKEN1_1TO0_INT_ENA1_R",31429],[8,"HOST_SLC0_TOKEN1_1TO0_INT_ENA1_W",31429],[8,"HOST_SLC0_TX_OVF_INT_ENA1_R",31429],[8,"HOST_SLC0_TX_OVF_INT_ENA1_W",31429],[8,"HOST_SLC0HOST_RX_EOF_INT_ENA1_R",31429],[8,"HOST_SLC0HOST_RX_EOF_INT_ENA1_W",31429],[8,"HOST_SLC0HOST_RX_SOF_INT_ENA1_R",31429],[8,"HOST_SLC0HOST_RX_SOF_INT_ENA1_W",31429],[8,"HOST_SLC0HOST_RX_START_INT_ENA1_R",31429],[8,"HOST_SLC0HOST_RX_START_INT_ENA1_W",31429],[8,"HOST_SLC0HOST_TX_START_INT_ENA1_R",31429],[8,"HOST_SLC0HOST_TX_START_INT_ENA1_W",31429],[8,"R",31544],[8,"HOST_GPIO_SDIO_INT_RAW_R",31544],[8,"HOST_SLC0_EXT_BIT0_INT_RAW_R",31544],[8,"HOST_SLC0_EXT_BIT1_INT_RAW_R",31544],[8,"HOST_SLC0_EXT_BIT2_INT_RAW_R",31544],[8,"HOST_SLC0_EXT_BIT3_INT_RAW_R",31544],[8,"HOST_SLC0_HOST_RD_RETRY_INT_RAW_R",31544],[8,"HOST_SLC0_RX_NEW_PACKET_INT_RAW_R",31544],[8,"HOST_SLC0_RX_PF_VALID_INT_RAW_R",31544],[8,"HOST_SLC0_RX_UDF_INT_RAW_R",31544],[8,"HOST_SLC0_TOHOST_BIT0_INT_RAW_R",31544],[8,"HOST_SLC0_TOHOST_BIT1_INT_RAW_R",31544],[8,"HOST_SLC0_TOHOST_BIT2_INT_RAW_R",31544],[8,"HOST_SLC0_TOHOST_BIT3_INT_RAW_R",31544],[8,"HOST_SLC0_TOHOST_BIT4_INT_RAW_R",31544],[8,"HOST_SLC0_TOHOST_BIT5_INT_RAW_R",31544],[8,"HOST_SLC0_TOHOST_BIT6_INT_RAW_R",31544],[8,"HOST_SLC0_TOHOST_BIT7_INT_RAW_R",31544],[8,"HOST_SLC0_TOKEN0_0TO1_INT_RAW_R",31544],[8,"HOST_SLC0_TOKEN0_1TO0_INT_RAW_R",31544],[8,"HOST_SLC0_TOKEN1_0TO1_INT_RAW_R",31544],[8,"HOST_SLC0_TOKEN1_1TO0_INT_RAW_R",31544],[8,"HOST_SLC0_TX_OVF_INT_RAW_R",31544],[8,"HOST_SLC0HOST_RX_EOF_INT_RAW_R",31544],[8,"HOST_SLC0HOST_RX_SOF_INT_RAW_R",31544],[8,"HOST_SLC0HOST_RX_START_INT_RAW_R",31544],[8,"HOST_SLC0HOST_TX_START_INT_RAW_R",31544],[8,"R",31605],[8,"HOST_GPIO_SDIO_INT_ST_R",31605],[8,"HOST_SLC0_EXT_BIT0_INT_ST_R",31605],[8,"HOST_SLC0_EXT_BIT1_INT_ST_R",31605],[8,"HOST_SLC0_EXT_BIT2_INT_ST_R",31605],[8,"HOST_SLC0_EXT_BIT3_INT_ST_R",31605],[8,"HOST_SLC0_HOST_RD_RETRY_INT_ST_R",31605],[8,"HOST_SLC0_RX_NEW_PACKET_INT_ST_R",31605],[8,"HOST_SLC0_RX_PF_VALID_INT_ST_R",31605],[8,"HOST_SLC0_RX_UDF_INT_ST_R",31605],[8,"HOST_SLC0_TOHOST_BIT0_INT_ST_R",31605],[8,"HOST_SLC0_TOHOST_BIT1_INT_ST_R",31605],[8,"HOST_SLC0_TOHOST_BIT2_INT_ST_R",31605],[8,"HOST_SLC0_TOHOST_BIT3_INT_ST_R",31605],[8,"HOST_SLC0_TOHOST_BIT4_INT_ST_R",31605],[8,"HOST_SLC0_TOHOST_BIT5_INT_ST_R",31605],[8,"HOST_SLC0_TOHOST_BIT6_INT_ST_R",31605],[8,"HOST_SLC0_TOHOST_BIT7_INT_ST_R",31605],[8,"HOST_SLC0_TOKEN0_0TO1_INT_ST_R",31605],[8,"HOST_SLC0_TOKEN0_1TO0_INT_ST_R",31605],[8,"HOST_SLC0_TOKEN1_0TO1_INT_ST_R",31605],[8,"HOST_SLC0_TOKEN1_1TO0_INT_ST_R",31605],[8,"HOST_SLC0_TX_OVF_INT_ST_R",31605],[8,"HOST_SLC0HOST_RX_EOF_INT_ST_R",31605],[8,"HOST_SLC0HOST_RX_SOF_INT_ST_R",31605],[8,"HOST_SLC0HOST_RX_START_INT_ST_R",31605],[8,"HOST_SLC0HOST_TX_START_INT_ST_R",31605],[8,"W",31666],[8,"R",31666],[8,"HOST_SLC0HOST_LEN_WD_R",31666],[5,"HOST_SLC0HOST_LEN_WD_SPEC",31666],[8,"HOST_SLC0HOST_LEN_WD_W",31666],[8,"W",31681],[8,"R",31681],[8,"HOST_SLC0HOST_RX_INFOR_R",31681],[5,"HOST_SLC0HOST_RX_INFOR_SPEC",31681],[8,"HOST_SLC0HOST_RX_INFOR_W",31681],[8,"R",31696],[8,"HOST_HOSTSLC0_TOKEN1_R",31696],[8,"HOST_SLC0_RX_PF_EOF_R",31696],[8,"HOST_SLC0_RX_PF_VALID_R",31696],[8,"HOST_SLC0_TOKEN0_R",31696],[8,"W",31713],[8,"R",31713],[8,"HOST_SLC0HOST_TOKEN0_WD_R",31713],[5,"HOST_SLC0HOST_TOKEN_WDATA_SPEC",31713],[8,"HOST_SLC0HOST_TOKEN0_WD_W",31713],[8,"HOST_SLC0HOST_TOKEN1_WD_R",31713],[8,"HOST_SLC0HOST_TOKEN1_WD_W",31713],[8,"R",31732],[8,"HOST_SLC1_PF_DATA_R",31732],[8,"W",31743],[8,"R",31743],[8,"HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_R",31743],[5,"HOST_SLC1HOST_FUNC1_INT_ENA_SPEC",31743],[8,"HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_EXT_BIT0_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_EXT_BIT0_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_EXT_BIT1_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_EXT_BIT1_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_EXT_BIT2_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_EXT_BIT2_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_EXT_BIT3_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_EXT_BIT3_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_RX_PF_VALID_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_RX_PF_VALID_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_RX_UDF_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_RX_UDF_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_TX_OVF_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_TX_OVF_INT_ENA_W",31743],[8,"HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R",31743],[8,"HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_W",31743],[8,"HOST_FN1_SLC1HOST_RX_EOF_INT_ENA_R",31743],[8,"HOST_FN1_SLC1HOST_RX_EOF_INT_ENA_W",31743],[8,"HOST_FN1_SLC1HOST_RX_SOF_INT_ENA_R",31743],[8,"HOST_FN1_SLC1HOST_RX_SOF_INT_ENA_W",31743],[8,"HOST_FN1_SLC1HOST_RX_START_INT_ENA_R",31743],[8,"HOST_FN1_SLC1HOST_RX_START_INT_ENA_W",31743],[8,"HOST_FN1_SLC1HOST_TX_START_INT_ENA_R",31743],[8,"HOST_FN1_SLC1HOST_TX_START_INT_ENA_W",31743],[8,"W",31858],[8,"R",31858],[8,"HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_R",31858],[5,"HOST_SLC1HOST_FUNC2_INT_ENA_SPEC",31858],[8,"HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_EXT_BIT0_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_EXT_BIT0_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_EXT_BIT1_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_EXT_BIT1_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_EXT_BIT2_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_EXT_BIT2_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_EXT_BIT3_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_EXT_BIT3_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_RX_PF_VALID_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_RX_PF_VALID_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_RX_UDF_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_RX_UDF_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_TX_OVF_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_TX_OVF_INT_ENA_W",31858],[8,"HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R",31858],[8,"HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_W",31858],[8,"HOST_FN2_SLC1HOST_RX_EOF_INT_ENA_R",31858],[8,"HOST_FN2_SLC1HOST_RX_EOF_INT_ENA_W",31858],[8,"HOST_FN2_SLC1HOST_RX_SOF_INT_ENA_R",31858],[8,"HOST_FN2_SLC1HOST_RX_SOF_INT_ENA_W",31858],[8,"HOST_FN2_SLC1HOST_RX_START_INT_ENA_R",31858],[8,"HOST_FN2_SLC1HOST_RX_START_INT_ENA_W",31858],[8,"HOST_FN2_SLC1HOST_TX_START_INT_ENA_R",31858],[8,"HOST_FN2_SLC1HOST_TX_START_INT_ENA_W",31858],[8,"W",31973],[5,"HOST_SLC1HOST_INT_CLR_SPEC",31973],[8,"HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR_W",31973],[8,"HOST_SLC1_EXT_BIT0_INT_CLR_W",31973],[8,"HOST_SLC1_EXT_BIT1_INT_CLR_W",31973],[8,"HOST_SLC1_EXT_BIT2_INT_CLR_W",31973],[8,"HOST_SLC1_EXT_BIT3_INT_CLR_W",31973],[8,"HOST_SLC1_HOST_RD_RETRY_INT_CLR_W",31973],[8,"HOST_SLC1_RX_PF_VALID_INT_CLR_W",31973],[8,"HOST_SLC1_RX_UDF_INT_CLR_W",31973],[8,"HOST_SLC1_TOHOST_BIT0_INT_CLR_W",31973],[8,"HOST_SLC1_TOHOST_BIT1_INT_CLR_W",31973],[8,"HOST_SLC1_TOHOST_BIT2_INT_CLR_W",31973],[8,"HOST_SLC1_TOHOST_BIT3_INT_CLR_W",31973],[8,"HOST_SLC1_TOHOST_BIT4_INT_CLR_W",31973],[8,"HOST_SLC1_TOHOST_BIT5_INT_CLR_W",31973],[8,"HOST_SLC1_TOHOST_BIT6_INT_CLR_W",31973],[8,"HOST_SLC1_TOHOST_BIT7_INT_CLR_W",31973],[8,"HOST_SLC1_TOKEN0_0TO1_INT_CLR_W",31973],[8,"HOST_SLC1_TOKEN0_1TO0_INT_CLR_W",31973],[8,"HOST_SLC1_TOKEN1_0TO1_INT_CLR_W",31973],[8,"HOST_SLC1_TOKEN1_1TO0_INT_CLR_W",31973],[8,"HOST_SLC1_TX_OVF_INT_CLR_W",31973],[8,"HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR_W",31973],[8,"HOST_SLC1HOST_RX_EOF_INT_CLR_W",31973],[8,"HOST_SLC1HOST_RX_SOF_INT_CLR_W",31973],[8,"HOST_SLC1HOST_RX_START_INT_CLR_W",31973],[8,"HOST_SLC1HOST_TX_START_INT_CLR_W",31973],[8,"W",32035],[8,"R",32035],[8,"HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_R",32035],[5,"HOST_SLC1HOST_INT_ENA_SPEC",32035],[8,"HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_W",32035],[8,"HOST_SLC1_EXT_BIT0_INT_ENA_R",32035],[8,"HOST_SLC1_EXT_BIT0_INT_ENA_W",32035],[8,"HOST_SLC1_EXT_BIT1_INT_ENA_R",32035],[8,"HOST_SLC1_EXT_BIT1_INT_ENA_W",32035],[8,"HOST_SLC1_EXT_BIT2_INT_ENA_R",32035],[8,"HOST_SLC1_EXT_BIT2_INT_ENA_W",32035],[8,"HOST_SLC1_EXT_BIT3_INT_ENA_R",32035],[8,"HOST_SLC1_EXT_BIT3_INT_ENA_W",32035],[8,"HOST_SLC1_HOST_RD_RETRY_INT_ENA_R",32035],[8,"HOST_SLC1_HOST_RD_RETRY_INT_ENA_W",32035],[8,"HOST_SLC1_RX_PF_VALID_INT_ENA_R",32035],[8,"HOST_SLC1_RX_PF_VALID_INT_ENA_W",32035],[8,"HOST_SLC1_RX_UDF_INT_ENA_R",32035],[8,"HOST_SLC1_RX_UDF_INT_ENA_W",32035],[8,"HOST_SLC1_TOHOST_BIT0_INT_ENA_R",32035],[8,"HOST_SLC1_TOHOST_BIT0_INT_ENA_W",32035],[8,"HOST_SLC1_TOHOST_BIT1_INT_ENA_R",32035],[8,"HOST_SLC1_TOHOST_BIT1_INT_ENA_W",32035],[8,"HOST_SLC1_TOHOST_BIT2_INT_ENA_R",32035],[8,"HOST_SLC1_TOHOST_BIT2_INT_ENA_W",32035],[8,"HOST_SLC1_TOHOST_BIT3_INT_ENA_R",32035],[8,"HOST_SLC1_TOHOST_BIT3_INT_ENA_W",32035],[8,"HOST_SLC1_TOHOST_BIT4_INT_ENA_R",32035],[8,"HOST_SLC1_TOHOST_BIT4_INT_ENA_W",32035],[8,"HOST_SLC1_TOHOST_BIT5_INT_ENA_R",32035],[8,"HOST_SLC1_TOHOST_BIT5_INT_ENA_W",32035],[8,"HOST_SLC1_TOHOST_BIT6_INT_ENA_R",32035],[8,"HOST_SLC1_TOHOST_BIT6_INT_ENA_W",32035],[8,"HOST_SLC1_TOHOST_BIT7_INT_ENA_R",32035],[8,"HOST_SLC1_TOHOST_BIT7_INT_ENA_W",32035],[8,"HOST_SLC1_TOKEN0_0TO1_INT_ENA_R",32035],[8,"HOST_SLC1_TOKEN0_0TO1_INT_ENA_W",32035],[8,"HOST_SLC1_TOKEN0_1TO0_INT_ENA_R",32035],[8,"HOST_SLC1_TOKEN0_1TO0_INT_ENA_W",32035],[8,"HOST_SLC1_TOKEN1_0TO1_INT_ENA_R",32035],[8,"HOST_SLC1_TOKEN1_0TO1_INT_ENA_W",32035],[8,"HOST_SLC1_TOKEN1_1TO0_INT_ENA_R",32035],[8,"HOST_SLC1_TOKEN1_1TO0_INT_ENA_W",32035],[8,"HOST_SLC1_TX_OVF_INT_ENA_R",32035],[8,"HOST_SLC1_TX_OVF_INT_ENA_W",32035],[8,"HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R",32035],[8,"HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_W",32035],[8,"HOST_SLC1HOST_RX_EOF_INT_ENA_R",32035],[8,"HOST_SLC1HOST_RX_EOF_INT_ENA_W",32035],[8,"HOST_SLC1HOST_RX_SOF_INT_ENA_R",32035],[8,"HOST_SLC1HOST_RX_SOF_INT_ENA_W",32035],[8,"HOST_SLC1HOST_RX_START_INT_ENA_R",32035],[8,"HOST_SLC1HOST_RX_START_INT_ENA_W",32035],[8,"HOST_SLC1HOST_TX_START_INT_ENA_R",32035],[8,"HOST_SLC1HOST_TX_START_INT_ENA_W",32035],[8,"W",32150],[8,"R",32150],[8,"HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_R",32150],[5,"HOST_SLC1HOST_INT_ENA1_SPEC",32150],[8,"HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_W",32150],[8,"HOST_SLC1_EXT_BIT0_INT_ENA1_R",32150],[8,"HOST_SLC1_EXT_BIT0_INT_ENA1_W",32150],[8,"HOST_SLC1_EXT_BIT1_INT_ENA1_R",32150],[8,"HOST_SLC1_EXT_BIT1_INT_ENA1_W",32150],[8,"HOST_SLC1_EXT_BIT2_INT_ENA1_R",32150],[8,"HOST_SLC1_EXT_BIT2_INT_ENA1_W",32150],[8,"HOST_SLC1_EXT_BIT3_INT_ENA1_R",32150],[8,"HOST_SLC1_EXT_BIT3_INT_ENA1_W",32150],[8,"HOST_SLC1_HOST_RD_RETRY_INT_ENA1_R",32150],[8,"HOST_SLC1_HOST_RD_RETRY_INT_ENA1_W",32150],[8,"HOST_SLC1_RX_PF_VALID_INT_ENA1_R",32150],[8,"HOST_SLC1_RX_PF_VALID_INT_ENA1_W",32150],[8,"HOST_SLC1_RX_UDF_INT_ENA1_R",32150],[8,"HOST_SLC1_RX_UDF_INT_ENA1_W",32150],[8,"HOST_SLC1_TOHOST_BIT0_INT_ENA1_R",32150],[8,"HOST_SLC1_TOHOST_BIT0_INT_ENA1_W",32150],[8,"HOST_SLC1_TOHOST_BIT1_INT_ENA1_R",32150],[8,"HOST_SLC1_TOHOST_BIT1_INT_ENA1_W",32150],[8,"HOST_SLC1_TOHOST_BIT2_INT_ENA1_R",32150],[8,"HOST_SLC1_TOHOST_BIT2_INT_ENA1_W",32150],[8,"HOST_SLC1_TOHOST_BIT3_INT_ENA1_R",32150],[8,"HOST_SLC1_TOHOST_BIT3_INT_ENA1_W",32150],[8,"HOST_SLC1_TOHOST_BIT4_INT_ENA1_R",32150],[8,"HOST_SLC1_TOHOST_BIT4_INT_ENA1_W",32150],[8,"HOST_SLC1_TOHOST_BIT5_INT_ENA1_R",32150],[8,"HOST_SLC1_TOHOST_BIT5_INT_ENA1_W",32150],[8,"HOST_SLC1_TOHOST_BIT6_INT_ENA1_R",32150],[8,"HOST_SLC1_TOHOST_BIT6_INT_ENA1_W",32150],[8,"HOST_SLC1_TOHOST_BIT7_INT_ENA1_R",32150],[8,"HOST_SLC1_TOHOST_BIT7_INT_ENA1_W",32150],[8,"HOST_SLC1_TOKEN0_0TO1_INT_ENA1_R",32150],[8,"HOST_SLC1_TOKEN0_0TO1_INT_ENA1_W",32150],[8,"HOST_SLC1_TOKEN0_1TO0_INT_ENA1_R",32150],[8,"HOST_SLC1_TOKEN0_1TO0_INT_ENA1_W",32150],[8,"HOST_SLC1_TOKEN1_0TO1_INT_ENA1_R",32150],[8,"HOST_SLC1_TOKEN1_0TO1_INT_ENA1_W",32150],[8,"HOST_SLC1_TOKEN1_1TO0_INT_ENA1_R",32150],[8,"HOST_SLC1_TOKEN1_1TO0_INT_ENA1_W",32150],[8,"HOST_SLC1_TX_OVF_INT_ENA1_R",32150],[8,"HOST_SLC1_TX_OVF_INT_ENA1_W",32150],[8,"HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_R",32150],[8,"HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_W",32150],[8,"HOST_SLC1HOST_RX_EOF_INT_ENA1_R",32150],[8,"HOST_SLC1HOST_RX_EOF_INT_ENA1_W",32150],[8,"HOST_SLC1HOST_RX_SOF_INT_ENA1_R",32150],[8,"HOST_SLC1HOST_RX_SOF_INT_ENA1_W",32150],[8,"HOST_SLC1HOST_RX_START_INT_ENA1_R",32150],[8,"HOST_SLC1HOST_RX_START_INT_ENA1_W",32150],[8,"HOST_SLC1HOST_TX_START_INT_ENA1_R",32150],[8,"HOST_SLC1HOST_TX_START_INT_ENA1_W",32150],[8,"R",32265],[8,"HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_R",32265],[8,"HOST_SLC1_EXT_BIT0_INT_RAW_R",32265],[8,"HOST_SLC1_EXT_BIT1_INT_RAW_R",32265],[8,"HOST_SLC1_EXT_BIT2_INT_RAW_R",32265],[8,"HOST_SLC1_EXT_BIT3_INT_RAW_R",32265],[8,"HOST_SLC1_HOST_RD_RETRY_INT_RAW_R",32265],[8,"HOST_SLC1_RX_PF_VALID_INT_RAW_R",32265],[8,"HOST_SLC1_RX_UDF_INT_RAW_R",32265],[8,"HOST_SLC1_TOHOST_BIT0_INT_RAW_R",32265],[8,"HOST_SLC1_TOHOST_BIT1_INT_RAW_R",32265],[8,"HOST_SLC1_TOHOST_BIT2_INT_RAW_R",32265],[8,"HOST_SLC1_TOHOST_BIT3_INT_RAW_R",32265],[8,"HOST_SLC1_TOHOST_BIT4_INT_RAW_R",32265],[8,"HOST_SLC1_TOHOST_BIT5_INT_RAW_R",32265],[8,"HOST_SLC1_TOHOST_BIT6_INT_RAW_R",32265],[8,"HOST_SLC1_TOHOST_BIT7_INT_RAW_R",32265],[8,"HOST_SLC1_TOKEN0_0TO1_INT_RAW_R",32265],[8,"HOST_SLC1_TOKEN0_1TO0_INT_RAW_R",32265],[8,"HOST_SLC1_TOKEN1_0TO1_INT_RAW_R",32265],[8,"HOST_SLC1_TOKEN1_1TO0_INT_RAW_R",32265],[8,"HOST_SLC1_TX_OVF_INT_RAW_R",32265],[8,"HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_R",32265],[8,"HOST_SLC1HOST_RX_EOF_INT_RAW_R",32265],[8,"HOST_SLC1HOST_RX_SOF_INT_RAW_R",32265],[8,"HOST_SLC1HOST_RX_START_INT_RAW_R",32265],[8,"HOST_SLC1HOST_TX_START_INT_RAW_R",32265],[8,"R",32326],[8,"HOST_SLC1_BT_RX_NEW_PACKET_INT_ST_R",32326],[8,"HOST_SLC1_EXT_BIT0_INT_ST_R",32326],[8,"HOST_SLC1_EXT_BIT1_INT_ST_R",32326],[8,"HOST_SLC1_EXT_BIT2_INT_ST_R",32326],[8,"HOST_SLC1_EXT_BIT3_INT_ST_R",32326],[8,"HOST_SLC1_HOST_RD_RETRY_INT_ST_R",32326],[8,"HOST_SLC1_RX_PF_VALID_INT_ST_R",32326],[8,"HOST_SLC1_RX_UDF_INT_ST_R",32326],[8,"HOST_SLC1_TOHOST_BIT0_INT_ST_R",32326],[8,"HOST_SLC1_TOHOST_BIT1_INT_ST_R",32326],[8,"HOST_SLC1_TOHOST_BIT2_INT_ST_R",32326],[8,"HOST_SLC1_TOHOST_BIT3_INT_ST_R",32326],[8,"HOST_SLC1_TOHOST_BIT4_INT_ST_R",32326],[8,"HOST_SLC1_TOHOST_BIT5_INT_ST_R",32326],[8,"HOST_SLC1_TOHOST_BIT6_INT_ST_R",32326],[8,"HOST_SLC1_TOHOST_BIT7_INT_ST_R",32326],[8,"HOST_SLC1_TOKEN0_0TO1_INT_ST_R",32326],[8,"HOST_SLC1_TOKEN0_1TO0_INT_ST_R",32326],[8,"HOST_SLC1_TOKEN1_0TO1_INT_ST_R",32326],[8,"HOST_SLC1_TOKEN1_1TO0_INT_ST_R",32326],[8,"HOST_SLC1_TX_OVF_INT_ST_R",32326],[8,"HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_R",32326],[8,"HOST_SLC1HOST_RX_EOF_INT_ST_R",32326],[8,"HOST_SLC1HOST_RX_SOF_INT_ST_R",32326],[8,"HOST_SLC1HOST_RX_START_INT_ST_R",32326],[8,"HOST_SLC1HOST_TX_START_INT_ST_R",32326],[8,"W",32387],[8,"R",32387],[8,"HOST_SLC1HOST_RX_INFOR_R",32387],[5,"HOST_SLC1HOST_RX_INFOR_SPEC",32387],[8,"HOST_SLC1HOST_RX_INFOR_W",32387],[8,"R",32402],[8,"HOST_HOSTSLC1_TOKEN1_R",32402],[8,"HOST_SLC1_RX_PF_EOF_R",32402],[8,"HOST_SLC1_RX_PF_VALID_R",32402],[8,"HOST_SLC1_TOKEN0_R",32402],[8,"W",32419],[8,"R",32419],[8,"HOST_SLC1HOST_TOKEN0_WD_R",32419],[5,"HOST_SLC1HOST_TOKEN_WDATA_SPEC",32419],[8,"HOST_SLC1HOST_TOKEN0_WD_W",32419],[8,"HOST_SLC1HOST_TOKEN1_WD_R",32419],[8,"HOST_SLC1HOST_TOKEN1_WD_W",32419],[8,"W",32438],[8,"R",32438],[8,"HOST_SLC_APBWIN_ADDR_R",32438],[5,"HOST_SLC_APBWIN_CONF_SPEC",32438],[8,"HOST_SLC_APBWIN_ADDR_W",32438],[8,"HOST_SLC_APBWIN_START_R",32438],[8,"HOST_SLC_APBWIN_START_W",32438],[8,"HOST_SLC_APBWIN_WR_R",32438],[8,"HOST_SLC_APBWIN_WR_W",32438],[8,"R",32461],[8,"HOST_SLC_APBWIN_RDATA_R",32461],[8,"W",32472],[8,"R",32472],[8,"HOST_SLC_APBWIN_WDATA_R",32472],[5,"HOST_SLC_APBWIN_WDATA_SPEC",32472],[8,"HOST_SLC_APBWIN_WDATA_W",32472],[8,"R",32487],[8,"HOST_SLCHOST_CHECK_SUM0_R",32487],[8,"R",32498],[8,"HOST_SLCHOST_CHECK_SUM1_R",32498],[8,"W",32509],[8,"R",32509],[8,"HOST_FRC_NEG_SAMP_R",32509],[5,"HOST_SLCHOST_CONF_SPEC",32509],[8,"HOST_FRC_NEG_SAMP_W",32509],[8,"HOST_FRC_POS_SAMP_R",32509],[8,"HOST_FRC_POS_SAMP_W",32509],[8,"HOST_FRC_QUICK_IN_R",32509],[8,"HOST_FRC_QUICK_IN_W",32509],[8,"HOST_FRC_SDIO11_R",32509],[8,"HOST_FRC_SDIO11_W",32509],[8,"HOST_FRC_SDIO20_R",32509],[8,"HOST_FRC_SDIO20_W",32509],[8,"HOST_HSPEED_CON_EN_R",32509],[8,"HOST_HSPEED_CON_EN_W",32509],[8,"HOST_SDIO20_INT_DELAY_R",32509],[8,"HOST_SDIO20_INT_DELAY_W",32509],[8,"HOST_SDIO_PAD_PULLUP_R",32509],[8,"HOST_SDIO_PAD_PULLUP_W",32509],[8,"W",32552],[8,"R",32552],[8,"HOST_SLCHOST_CONF0_R",32552],[5,"HOST_SLCHOST_CONF_W0_SPEC",32552],[8,"HOST_SLCHOST_CONF0_W",32552],[8,"HOST_SLCHOST_CONF1_R",32552],[8,"HOST_SLCHOST_CONF1_W",32552],[8,"HOST_SLCHOST_CONF2_R",32552],[8,"HOST_SLCHOST_CONF2_W",32552],[8,"HOST_SLCHOST_CONF3_R",32552],[8,"HOST_SLCHOST_CONF3_W",32552],[8,"W",32579],[8,"R",32579],[8,"HOST_SLCHOST_CONF4_R",32579],[5,"HOST_SLCHOST_CONF_W1_SPEC",32579],[8,"HOST_SLCHOST_CONF4_W",32579],[8,"HOST_SLCHOST_CONF5_R",32579],[8,"HOST_SLCHOST_CONF5_W",32579],[8,"HOST_SLCHOST_CONF6_R",32579],[8,"HOST_SLCHOST_CONF6_W",32579],[8,"HOST_SLCHOST_CONF7_R",32579],[8,"HOST_SLCHOST_CONF7_W",32579],[8,"W",32606],[8,"R",32606],[8,"HOST_SLCHOST_CONF40_R",32606],[5,"HOST_SLCHOST_CONF_W10_SPEC",32606],[8,"HOST_SLCHOST_CONF40_W",32606],[8,"HOST_SLCHOST_CONF41_R",32606],[8,"HOST_SLCHOST_CONF41_W",32606],[8,"HOST_SLCHOST_CONF42_R",32606],[8,"HOST_SLCHOST_CONF42_W",32606],[8,"HOST_SLCHOST_CONF43_R",32606],[8,"HOST_SLCHOST_CONF43_W",32606],[8,"W",32633],[8,"R",32633],[8,"HOST_SLCHOST_CONF44_R",32633],[5,"HOST_SLCHOST_CONF_W11_SPEC",32633],[8,"HOST_SLCHOST_CONF44_W",32633],[8,"HOST_SLCHOST_CONF45_R",32633],[8,"HOST_SLCHOST_CONF45_W",32633],[8,"HOST_SLCHOST_CONF46_R",32633],[8,"HOST_SLCHOST_CONF46_W",32633],[8,"HOST_SLCHOST_CONF47_R",32633],[8,"HOST_SLCHOST_CONF47_W",32633],[8,"W",32660],[8,"R",32660],[8,"HOST_SLCHOST_CONF48_R",32660],[5,"HOST_SLCHOST_CONF_W12_SPEC",32660],[8,"HOST_SLCHOST_CONF48_W",32660],[8,"HOST_SLCHOST_CONF49_R",32660],[8,"HOST_SLCHOST_CONF49_W",32660],[8,"HOST_SLCHOST_CONF50_R",32660],[8,"HOST_SLCHOST_CONF50_W",32660],[8,"HOST_SLCHOST_CONF51_R",32660],[8,"HOST_SLCHOST_CONF51_W",32660],[8,"W",32687],[8,"R",32687],[8,"HOST_SLCHOST_CONF52_R",32687],[5,"HOST_SLCHOST_CONF_W13_SPEC",32687],[8,"HOST_SLCHOST_CONF52_W",32687],[8,"HOST_SLCHOST_CONF53_R",32687],[8,"HOST_SLCHOST_CONF53_W",32687],[8,"HOST_SLCHOST_CONF54_R",32687],[8,"HOST_SLCHOST_CONF54_W",32687],[8,"HOST_SLCHOST_CONF55_R",32687],[8,"HOST_SLCHOST_CONF55_W",32687],[8,"W",32714],[8,"R",32714],[8,"HOST_SLCHOST_CONF56_R",32714],[5,"HOST_SLCHOST_CONF_W14_SPEC",32714],[8,"HOST_SLCHOST_CONF56_W",32714],[8,"HOST_SLCHOST_CONF57_R",32714],[8,"HOST_SLCHOST_CONF57_W",32714],[8,"HOST_SLCHOST_CONF58_R",32714],[8,"HOST_SLCHOST_CONF58_W",32714],[8,"HOST_SLCHOST_CONF59_R",32714],[8,"HOST_SLCHOST_CONF59_W",32714],[8,"W",32741],[8,"R",32741],[8,"HOST_SLCHOST_CONF60_R",32741],[5,"HOST_SLCHOST_CONF_W15_SPEC",32741],[8,"HOST_SLCHOST_CONF60_W",32741],[8,"HOST_SLCHOST_CONF61_R",32741],[8,"HOST_SLCHOST_CONF61_W",32741],[8,"HOST_SLCHOST_CONF62_R",32741],[8,"HOST_SLCHOST_CONF62_W",32741],[8,"HOST_SLCHOST_CONF63_R",32741],[8,"HOST_SLCHOST_CONF63_W",32741],[8,"W",32768],[8,"R",32768],[8,"HOST_SLCHOST_CONF10_R",32768],[5,"HOST_SLCHOST_CONF_W2_SPEC",32768],[8,"HOST_SLCHOST_CONF10_W",32768],[8,"HOST_SLCHOST_CONF11_R",32768],[8,"HOST_SLCHOST_CONF11_W",32768],[8,"HOST_SLCHOST_CONF8_R",32768],[8,"HOST_SLCHOST_CONF8_W",32768],[8,"HOST_SLCHOST_CONF9_R",32768],[8,"HOST_SLCHOST_CONF9_W",32768],[8,"W",32795],[8,"R",32795],[8,"HOST_SLCHOST_CONF12_R",32795],[5,"HOST_SLCHOST_CONF_W3_SPEC",32795],[8,"HOST_SLCHOST_CONF12_W",32795],[8,"HOST_SLCHOST_CONF13_R",32795],[8,"HOST_SLCHOST_CONF13_W",32795],[8,"HOST_SLCHOST_CONF14_R",32795],[8,"HOST_SLCHOST_CONF14_W",32795],[8,"HOST_SLCHOST_CONF15_R",32795],[8,"HOST_SLCHOST_CONF15_W",32795],[8,"W",32822],[8,"R",32822],[8,"HOST_SLCHOST_CONF16_R",32822],[5,"HOST_SLCHOST_CONF_W4_SPEC",32822],[8,"HOST_SLCHOST_CONF16_W",32822],[8,"HOST_SLCHOST_CONF17_R",32822],[8,"HOST_SLCHOST_CONF17_W",32822],[8,"HOST_SLCHOST_CONF18_R",32822],[8,"HOST_SLCHOST_CONF18_W",32822],[8,"HOST_SLCHOST_CONF19_R",32822],[8,"HOST_SLCHOST_CONF19_W",32822],[8,"W",32849],[8,"R",32849],[8,"HOST_SLCHOST_CONF20_R",32849],[5,"HOST_SLCHOST_CONF_W5_SPEC",32849],[8,"HOST_SLCHOST_CONF20_W",32849],[8,"HOST_SLCHOST_CONF21_R",32849],[8,"HOST_SLCHOST_CONF21_W",32849],[8,"HOST_SLCHOST_CONF22_R",32849],[8,"HOST_SLCHOST_CONF22_W",32849],[8,"HOST_SLCHOST_CONF23_R",32849],[8,"HOST_SLCHOST_CONF23_W",32849],[8,"W",32876],[8,"R",32876],[8,"HOST_SLCHOST_CONF24_R",32876],[5,"HOST_SLCHOST_CONF_W6_SPEC",32876],[8,"HOST_SLCHOST_CONF24_W",32876],[8,"HOST_SLCHOST_CONF25_R",32876],[8,"HOST_SLCHOST_CONF25_W",32876],[8,"HOST_SLCHOST_CONF26_R",32876],[8,"HOST_SLCHOST_CONF26_W",32876],[8,"HOST_SLCHOST_CONF27_R",32876],[8,"HOST_SLCHOST_CONF27_W",32876],[8,"W",32903],[8,"R",32903],[8,"HOST_SLCHOST_CONF28_R",32903],[5,"HOST_SLCHOST_CONF_W7_SPEC",32903],[8,"HOST_SLCHOST_CONF28_W",32903],[8,"HOST_SLCHOST_CONF29_R",32903],[8,"HOST_SLCHOST_CONF29_W",32903],[8,"HOST_SLCHOST_CONF30_R",32903],[8,"HOST_SLCHOST_CONF30_W",32903],[8,"HOST_SLCHOST_CONF31_R",32903],[8,"HOST_SLCHOST_CONF31_W",32903],[8,"W",32930],[8,"R",32930],[8,"HOST_SLCHOST_CONF32_R",32930],[5,"HOST_SLCHOST_CONF_W8_SPEC",32930],[8,"HOST_SLCHOST_CONF32_W",32930],[8,"HOST_SLCHOST_CONF33_R",32930],[8,"HOST_SLCHOST_CONF33_W",32930],[8,"HOST_SLCHOST_CONF34_R",32930],[8,"HOST_SLCHOST_CONF34_W",32930],[8,"HOST_SLCHOST_CONF35_R",32930],[8,"HOST_SLCHOST_CONF35_W",32930],[8,"W",32957],[8,"R",32957],[8,"HOST_SLCHOST_CONF36_R",32957],[5,"HOST_SLCHOST_CONF_W9_SPEC",32957],[8,"HOST_SLCHOST_CONF36_W",32957],[8,"HOST_SLCHOST_CONF37_R",32957],[8,"HOST_SLCHOST_CONF37_W",32957],[8,"HOST_SLCHOST_CONF38_R",32957],[8,"HOST_SLCHOST_CONF38_W",32957],[8,"HOST_SLCHOST_CONF39_R",32957],[8,"HOST_SLCHOST_CONF39_W",32957],[8,"W",32984],[8,"R",32984],[8,"HOST_SLC_FUNC2_INT_R",32984],[5,"HOST_SLCHOST_FUNC2_0_SPEC",32984],[8,"HOST_SLC_FUNC2_INT_W",32984],[8,"W",32999],[8,"R",32999],[8,"HOST_SLC_FUNC2_INT_EN_R",32999],[5,"HOST_SLCHOST_FUNC2_1_SPEC",32999],[8,"HOST_SLC_FUNC2_INT_EN_W",32999],[8,"W",33014],[8,"R",33014],[8,"HOST_SLC_FUNC1_MDSTAT_R",33014],[5,"HOST_SLCHOST_FUNC2_2_SPEC",33014],[8,"HOST_SLC_FUNC1_MDSTAT_W",33014],[8,"R",33029],[8,"HOST_GPIO_SDIO_IN0_R",33029],[8,"R",33040],[8,"HOST_GPIO_SDIO_IN1_R",33040],[8,"R",33051],[8,"HOST_GPIO_SDIO_INT0_R",33051],[8,"R",33062],[8,"HOST_GPIO_SDIO_INT1_R",33062],[8,"R",33073],[8,"HOST_SDIO20_MODE_R",33073],[8,"HOST_SDIO_NEG_SAMP_R",33073],[8,"HOST_SDIO_QUICK_IN_R",33073],[8,"R",33088],[8,"HOST_HOSTSLC0_LEN_R",33088],[8,"HOST_HOSTSLC0_LEN_CHECK_R",33088],[8,"R",33101],[8,"HOST_HOSTSLC0_LEN0_R",33101],[8,"R",33112],[8,"HOST_HOSTSLC0_LEN1_R",33112],[8,"R",33123],[8,"HOST_HOSTSLC0_LEN2_R",33123],[8,"W",33134],[8,"R",33134],[8,"HOST_SLCHOST_SLC0_BIT6_CLRADDR_R",33134],[5,"HOST_SLCHOST_RDCLR0_SPEC",33134],[8,"HOST_SLCHOST_SLC0_BIT6_CLRADDR_W",33134],[8,"HOST_SLCHOST_SLC0_BIT7_CLRADDR_R",33134],[8,"HOST_SLCHOST_SLC0_BIT7_CLRADDR_W",33134],[8,"W",33153],[8,"R",33153],[8,"HOST_SLCHOST_SLC1_BIT6_CLRADDR_R",33153],[5,"HOST_SLCHOST_RDCLR1_SPEC",33153],[8,"HOST_SLCHOST_SLC1_BIT6_CLRADDR_W",33153],[8,"HOST_SLCHOST_SLC1_BIT7_CLRADDR_R",33153],[8,"HOST_SLCHOST_SLC1_BIT7_CLRADDR_W",33153],[8,"R",33172],[8,"HOST_SLCHOST_STATE0_R",33172],[8,"HOST_SLCHOST_STATE1_R",33172],[8,"HOST_SLCHOST_STATE2_R",33172],[8,"HOST_SLCHOST_STATE3_R",33172],[8,"R",33189],[8,"HOST_SLCHOST_STATE4_R",33189],[8,"HOST_SLCHOST_STATE5_R",33189],[8,"HOST_SLCHOST_STATE6_R",33189],[8,"HOST_SLCHOST_STATE7_R",33189],[8,"W",33206],[5,"HOST_SLCHOST_TOKEN_CON_SPEC",33206],[8,"HOST_SLC0HOST_LEN_WR_W",33206],[8,"HOST_SLC0HOST_TOKEN0_DEC_W",33206],[8,"HOST_SLC0HOST_TOKEN0_WR_W",33206],[8,"HOST_SLC0HOST_TOKEN1_DEC_W",33206],[8,"HOST_SLC0HOST_TOKEN1_WR_W",33206],[8,"HOST_SLC1HOST_TOKEN0_DEC_W",33206],[8,"HOST_SLC1HOST_TOKEN0_WR_W",33206],[8,"HOST_SLC1HOST_TOKEN1_DEC_W",33206],[8,"HOST_SLC1HOST_TOKEN1_WR_W",33206],[8,"W",33234],[8,"W",33245],[8,"R",33245],[8,"HOST_SLCHOST_DATE_R",33245],[5,"HOST_SLCHOSTDATE_SPEC",33245],[8,"HOST_SLCHOST_DATE_W",33245],[8,"W",33260],[8,"R",33260],[8,"HOST_SLCHOST_ID_R",33260],[5,"HOST_SLCHOSTID_SPEC",33260],[8,"HOST_SLCHOST_ID_W",33260],[8,"ADDR",33275],[8,"CACHE_FCTRL",33275],[8,"CACHE_SCTRL",33275],[8,"CLOCK",33275],[8,"CMD",33275],[8,"CTRL",33275],[8,"CTRL1",33275],[8,"CTRL2",33275],[8,"DATE",33275],[8,"DMA_CONF",33275],[8,"DMA_IN_LINK",33275],[8,"DMA_INT_CLR",33275],[8,"DMA_INT_ENA",33275],[8,"DMA_INT_RAW",33275],[8,"DMA_INT_ST",33275],[8,"DMA_OUT_LINK",33275],[8,"DMA_RSTATUS",33275],[8,"DMA_STATUS",33275],[8,"DMA_TSTATUS",33275],[8,"EXT0",33275],[8,"EXT1",33275],[8,"EXT2",33275],[8,"EXT3",33275],[8,"IN_ERR_EOF_DES_ADDR",33275],[8,"IN_SUC_EOF_DES_ADDR",33275],[8,"INLINK_DSCR",33275],[8,"INLINK_DSCR_BF0",33275],[8,"INLINK_DSCR_BF1",33275],[8,"MISO_DLEN",33275],[8,"MOSI_DLEN",33275],[8,"OUT_EOF_BFR_DES_ADDR",33275],[8,"OUT_EOF_DES_ADDR",33275],[8,"OUTLINK_DSCR",33275],[8,"OUTLINK_DSCR_BF0",33275],[8,"OUTLINK_DSCR_BF1",33275],[8,"PIN",33275],[8,"RD_STATUS",33275],[8,"SLAVE",33275],[8,"SLAVE1",33275],[8,"SLAVE2",33275],[8,"SLAVE3",33275],[8,"SLV_RD_BIT",33275],[8,"SLV_RDBUF_DLEN",33275],[8,"SLV_WR_STATUS",33275],[8,"SLV_WRBUF_DLEN",33275],[8,"SRAM_CMD",33275],[8,"SRAM_DRD_CMD",33275],[8,"SRAM_DWR_CMD",33275],[8,"TX_CRC",33275],[8,"USER",33275],[8,"USER1",33275],[8,"USER2",33275],[8,"W0",33275],[8,"W1",33275],[8,"W10",33275],[8,"W11",33275],[8,"W12",33275],[8,"W13",33275],[8,"W14",33275],[8,"W15",33275],[8,"W2",33275],[8,"W3",33275],[8,"W4",33275],[8,"W5",33275],[8,"W6",33275],[8,"W7",33275],[8,"W8",33275],[8,"W9",33275],[8,"W",33487],[8,"W",33498],[8,"R",33498],[8,"CACHE_FLASH_PES_EN_R",33498],[5,"CACHE_FCTRL_SPEC",33498],[8,"CACHE_FLASH_PES_EN_W",33498],[8,"CACHE_FLASH_USR_CMD_R",33498],[8,"CACHE_FLASH_USR_CMD_W",33498],[8,"CACHE_REQ_EN_R",33498],[8,"CACHE_REQ_EN_W",33498],[8,"CACHE_USR_CMD_4BYTE_R",33498],[8,"CACHE_USR_CMD_4BYTE_W",33498],[8,"W",33525],[8,"R",33525],[8,"CACHE_SRAM_USR_RCMD_R",33525],[5,"CACHE_SCTRL_SPEC",33525],[8,"CACHE_SRAM_USR_RCMD_W",33525],[8,"CACHE_SRAM_USR_WCMD_R",33525],[8,"CACHE_SRAM_USR_WCMD_W",33525],[8,"SRAM_ADDR_BITLEN_R",33525],[8,"SRAM_ADDR_BITLEN_W",33525],[8,"SRAM_BYTES_LEN_R",33525],[8,"SRAM_BYTES_LEN_W",33525],[8,"SRAM_DUMMY_CYCLELEN_R",33525],[8,"SRAM_DUMMY_CYCLELEN_W",33525],[8,"USR_RD_SRAM_DUMMY_R",33525],[8,"USR_RD_SRAM_DUMMY_W",33525],[8,"USR_SRAM_DIO_R",33525],[8,"USR_SRAM_DIO_W",33525],[8,"USR_SRAM_QIO_R",33525],[8,"USR_SRAM_QIO_W",33525],[8,"USR_WR_SRAM_DUMMY_R",33525],[8,"USR_WR_SRAM_DUMMY_W",33525],[8,"W",33572],[8,"R",33572],[8,"CLK_EQU_SYSCLK_R",33572],[5,"CLOCK_SPEC",33572],[8,"CLK_EQU_SYSCLK_W",33572],[8,"CLKCNT_H_R",33572],[8,"CLKCNT_H_W",33572],[8,"CLKCNT_L_R",33572],[8,"CLKCNT_L_W",33572],[8,"CLKCNT_N_R",33572],[8,"CLKCNT_N_W",33572],[8,"CLKDIV_PRE_R",33572],[8,"CLKDIV_PRE_W",33572],[8,"W",33603],[8,"R",33603],[8,"FLASH_BE_R",33603],[5,"CMD_SPEC",33603],[8,"FLASH_BE_W",33603],[8,"FLASH_CE_R",33603],[8,"FLASH_CE_W",33603],[8,"FLASH_DP_R",33603],[8,"FLASH_DP_W",33603],[8,"FLASH_HPM_R",33603],[8,"FLASH_HPM_W",33603],[8,"FLASH_PER_R",33603],[8,"FLASH_PER_W",33603],[8,"FLASH_PES_R",33603],[8,"FLASH_PES_W",33603],[8,"FLASH_PP_R",33603],[8,"FLASH_PP_W",33603],[8,"FLASH_RDID_R",33603],[8,"FLASH_RDID_W",33603],[8,"FLASH_RDSR_R",33603],[8,"FLASH_RDSR_W",33603],[8,"FLASH_READ_R",33603],[8,"FLASH_READ_W",33603],[8,"FLASH_RES_R",33603],[8,"FLASH_RES_W",33603],[8,"FLASH_SE_R",33603],[8,"FLASH_SE_W",33603],[8,"FLASH_WRDI_R",33603],[8,"FLASH_WRDI_W",33603],[8,"FLASH_WREN_R",33603],[8,"FLASH_WREN_W",33603],[8,"FLASH_WRSR_R",33603],[8,"FLASH_WRSR_W",33603],[8,"USR_R",33603],[8,"USR_W",33603],[8,"W",33678],[8,"R",33678],[8,"FASTRD_MODE_R",33678],[5,"CTRL_SPEC",33678],[8,"FASTRD_MODE_W",33678],[8,"FCS_CRC_EN_R",33678],[8,"FCS_CRC_EN_W",33678],[8,"FREAD_DIO_R",33678],[8,"FREAD_DIO_W",33678],[8,"FREAD_DUAL_R",33678],[8,"FREAD_DUAL_W",33678],[8,"FREAD_QIO_R",33678],[8,"FREAD_QIO_W",33678],[8,"FREAD_QUAD_R",33678],[8,"FREAD_QUAD_W",33678],[8,"RD_BIT_ORDER_R",33678],[8,"RD_BIT_ORDER_W",33678],[8,"RESANDRES_R",33678],[8,"RESANDRES_W",33678],[8,"TX_CRC_EN_R",33678],[8,"TX_CRC_EN_W",33678],[8,"WAIT_FLASH_IDLE_EN_R",33678],[8,"WAIT_FLASH_IDLE_EN_W",33678],[8,"WP_R",33678],[8,"WP_W",33678],[8,"WR_BIT_ORDER_R",33678],[8,"WR_BIT_ORDER_W",33678],[8,"WRSR_2B_R",33678],[8,"WRSR_2B_W",33678],[8,"W",33741],[8,"R",33741],[8,"CS_HOLD_DELAY_R",33741],[5,"CTRL1_SPEC",33741],[8,"CS_HOLD_DELAY_W",33741],[8,"CS_HOLD_DELAY_RES_R",33741],[8,"CS_HOLD_DELAY_RES_W",33741],[8,"W",33760],[8,"R",33760],[8,"CK_OUT_HIGH_MODE_R",33760],[5,"CTRL2_SPEC",33760],[8,"CK_OUT_HIGH_MODE_W",33760],[8,"CK_OUT_LOW_MODE_R",33760],[8,"CK_OUT_LOW_MODE_W",33760],[8,"CS_DELAY_MODE_R",33760],[8,"CS_DELAY_MODE_W",33760],[8,"CS_DELAY_NUM_R",33760],[8,"CS_DELAY_NUM_W",33760],[8,"HOLD_TIME_R",33760],[8,"HOLD_TIME_W",33760],[8,"MISO_DELAY_MODE_R",33760],[8,"MISO_DELAY_MODE_W",33760],[8,"MISO_DELAY_NUM_R",33760],[8,"MISO_DELAY_NUM_W",33760],[8,"MOSI_DELAY_MODE_R",33760],[8,"MOSI_DELAY_MODE_W",33760],[8,"MOSI_DELAY_NUM_R",33760],[8,"MOSI_DELAY_NUM_W",33760],[8,"SETUP_TIME_R",33760],[8,"SETUP_TIME_W",33760],[8,"R",33811],[8,"DATE_R",33811],[8,"R",33822],[8,"AHBM_FIFO_RST_R",33822],[8,"W",33822],[5,"DMA_CONF_SPEC",33822],[8,"AHBM_FIFO_RST_W",33822],[8,"AHBM_RST_R",33822],[8,"AHBM_RST_W",33822],[8,"DMA_CONTINUE_R",33822],[8,"DMA_CONTINUE_W",33822],[8,"DMA_RX_STOP_R",33822],[8,"DMA_RX_STOP_W",33822],[8,"DMA_TX_STOP_R",33822],[8,"DMA_TX_STOP_W",33822],[8,"IN_LOOP_TEST_R",33822],[8,"IN_LOOP_TEST_W",33822],[8,"IN_RST_R",33822],[8,"IN_RST_W",33822],[8,"INDSCR_BURST_EN_R",33822],[8,"INDSCR_BURST_EN_W",33822],[8,"OUT_AUTO_WRBACK_R",33822],[8,"OUT_AUTO_WRBACK_W",33822],[8,"OUT_DATA_BURST_EN_R",33822],[8,"OUT_DATA_BURST_EN_W",33822],[8,"OUT_EOF_MODE_R",33822],[8,"OUT_EOF_MODE_W",33822],[8,"OUT_LOOP_TEST_R",33822],[8,"OUT_LOOP_TEST_W",33822],[8,"OUT_RST_R",33822],[8,"OUT_RST_W",33822],[8,"OUTDSCR_BURST_EN_R",33822],[8,"OUTDSCR_BURST_EN_W",33822],[8,"W",33889],[8,"R",33889],[8,"INLINK_ADDR_R",33889],[5,"DMA_IN_LINK_SPEC",33889],[8,"INLINK_ADDR_W",33889],[8,"INLINK_AUTO_RET_R",33889],[8,"INLINK_AUTO_RET_W",33889],[8,"INLINK_RESTART_R",33889],[8,"INLINK_RESTART_W",33889],[8,"INLINK_START_R",33889],[8,"INLINK_START_W",33889],[8,"INLINK_STOP_R",33889],[8,"INLINK_STOP_W",33889],[8,"W",33920],[8,"R",33920],[8,"IN_DONE_INT_CLR_R",33920],[5,"DMA_INT_CLR_SPEC",33920],[8,"IN_DONE_INT_CLR_W",33920],[8,"IN_ERR_EOF_INT_CLR_R",33920],[8,"IN_ERR_EOF_INT_CLR_W",33920],[8,"IN_SUC_EOF_INT_CLR_R",33920],[8,"IN_SUC_EOF_INT_CLR_W",33920],[8,"INLINK_DSCR_EMPTY_INT_CLR_R",33920],[8,"INLINK_DSCR_EMPTY_INT_CLR_W",33920],[8,"INLINK_DSCR_ERROR_INT_CLR_R",33920],[8,"INLINK_DSCR_ERROR_INT_CLR_W",33920],[8,"OUT_DONE_INT_CLR_R",33920],[8,"OUT_DONE_INT_CLR_W",33920],[8,"OUT_EOF_INT_CLR_R",33920],[8,"OUT_EOF_INT_CLR_W",33920],[8,"OUT_TOTAL_EOF_INT_CLR_R",33920],[8,"OUT_TOTAL_EOF_INT_CLR_W",33920],[8,"OUTLINK_DSCR_ERROR_INT_CLR_R",33920],[8,"OUTLINK_DSCR_ERROR_INT_CLR_W",33920],[8,"W",33967],[8,"R",33967],[8,"IN_DONE_INT_ENA_R",33967],[5,"DMA_INT_ENA_SPEC",33967],[8,"IN_DONE_INT_ENA_W",33967],[8,"IN_ERR_EOF_INT_ENA_R",33967],[8,"IN_ERR_EOF_INT_ENA_W",33967],[8,"IN_SUC_EOF_INT_ENA_R",33967],[8,"IN_SUC_EOF_INT_ENA_W",33967],[8,"INLINK_DSCR_EMPTY_INT_ENA_R",33967],[8,"INLINK_DSCR_EMPTY_INT_ENA_W",33967],[8,"INLINK_DSCR_ERROR_INT_ENA_R",33967],[8,"INLINK_DSCR_ERROR_INT_ENA_W",33967],[8,"OUT_DONE_INT_ENA_R",33967],[8,"OUT_DONE_INT_ENA_W",33967],[8,"OUT_EOF_INT_ENA_R",33967],[8,"OUT_EOF_INT_ENA_W",33967],[8,"OUT_TOTAL_EOF_INT_ENA_R",33967],[8,"OUT_TOTAL_EOF_INT_ENA_W",33967],[8,"OUTLINK_DSCR_ERROR_INT_ENA_R",33967],[8,"OUTLINK_DSCR_ERROR_INT_ENA_W",33967],[8,"R",34014],[8,"IN_DONE_INT_RAW_R",34014],[8,"IN_ERR_EOF_INT_RAW_R",34014],[8,"IN_SUC_EOF_INT_RAW_R",34014],[8,"INLINK_DSCR_EMPTY_INT_RAW_R",34014],[8,"INLINK_DSCR_ERROR_INT_RAW_R",34014],[8,"OUT_DONE_INT_RAW_R",34014],[8,"OUT_EOF_INT_RAW_R",34014],[8,"OUT_TOTAL_EOF_INT_RAW_R",34014],[8,"OUTLINK_DSCR_ERROR_INT_RAW_R",34014],[8,"R",34041],[8,"IN_DONE_INT_ST_R",34041],[8,"IN_ERR_EOF_INT_ST_R",34041],[8,"IN_SUC_EOF_INT_ST_R",34041],[8,"INLINK_DSCR_EMPTY_INT_ST_R",34041],[8,"INLINK_DSCR_ERROR_INT_ST_R",34041],[8,"OUT_DONE_INT_ST_R",34041],[8,"OUT_EOF_INT_ST_R",34041],[8,"OUT_TOTAL_EOF_INT_ST_R",34041],[8,"OUTLINK_DSCR_ERROR_INT_ST_R",34041],[8,"W",34068],[8,"R",34068],[8,"OUTLINK_ADDR_R",34068],[5,"DMA_OUT_LINK_SPEC",34068],[8,"OUTLINK_ADDR_W",34068],[8,"OUTLINK_RESTART_R",34068],[8,"OUTLINK_RESTART_W",34068],[8,"OUTLINK_START_R",34068],[8,"OUTLINK_START_W",34068],[8,"OUTLINK_STOP_R",34068],[8,"OUTLINK_STOP_W",34068],[8,"R",34095],[8,"DMA_OUT_STATUS_R",34095],[8,"R",34106],[8,"DMA_RX_EN_R",34106],[8,"DMA_TX_EN_R",34106],[8,"R",34119],[8,"DMA_IN_STATUS_R",34119],[8,"W",34130],[8,"R",34130],[8,"T_PP_ENA_R",34130],[5,"EXT0_SPEC",34130],[8,"T_PP_ENA_W",34130],[8,"T_PP_SHIFT_R",34130],[8,"T_PP_SHIFT_W",34130],[8,"T_PP_TIME_R",34130],[8,"T_PP_TIME_W",34130],[8,"W",34153],[8,"R",34153],[8,"T_ERASE_ENA_R",34153],[5,"EXT1_SPEC",34153],[8,"T_ERASE_ENA_W",34153],[8,"T_ERASE_SHIFT_R",34153],[8,"T_ERASE_SHIFT_W",34153],[8,"T_ERASE_TIME_R",34153],[8,"T_ERASE_TIME_W",34153],[8,"R",34176],[8,"ST_R",34176],[8,"W",34187],[8,"R",34187],[8,"INT_HOLD_ENA_R",34187],[5,"EXT3_SPEC",34187],[8,"INT_HOLD_ENA_W",34187],[8,"R",34202],[8,"DMA_IN_ERR_EOF_DES_ADDR_R",34202],[8,"R",34213],[8,"DMA_IN_SUC_EOF_DES_ADDR_R",34213],[8,"R",34224],[8,"DMA_INLINK_DSCR_R",34224],[8,"R",34235],[8,"DMA_INLINK_DSCR_BF0_R",34235],[8,"R",34246],[8,"DMA_INLINK_DSCR_BF1_R",34246],[8,"W",34257],[8,"R",34257],[8,"USR_MISO_DBITLEN_R",34257],[5,"MISO_DLEN_SPEC",34257],[8,"USR_MISO_DBITLEN_W",34257],[8,"W",34272],[8,"R",34272],[8,"USR_MOSI_DBITLEN_R",34272],[5,"MOSI_DLEN_SPEC",34272],[8,"USR_MOSI_DBITLEN_W",34272],[8,"R",34287],[8,"DMA_OUT_EOF_BFR_DES_ADDR_R",34287],[8,"R",34298],[8,"DMA_OUT_EOF_DES_ADDR_R",34298],[8,"R",34309],[8,"DMA_OUTLINK_DSCR_R",34309],[8,"R",34320],[8,"DMA_OUTLINK_DSCR_BF0_R",34320],[8,"R",34331],[8,"DMA_OUTLINK_DSCR_BF1_R",34331],[8,"W",34342],[8,"R",34342],[8,"CK_DIS_R",34342],[5,"PIN_SPEC",34342],[8,"CK_DIS_W",34342],[8,"CK_IDLE_EDGE_R",34342],[8,"CK_IDLE_EDGE_W",34342],[8,"CS0_DIS_R",34342],[8,"CS0_DIS_W",34342],[8,"CS1_DIS_R",34342],[8,"CS1_DIS_W",34342],[8,"CS2_DIS_R",34342],[8,"CS2_DIS_W",34342],[8,"CS_KEEP_ACTIVE_R",34342],[8,"CS_KEEP_ACTIVE_W",34342],[8,"MASTER_CK_SEL_R",34342],[8,"MASTER_CK_SEL_W",34342],[8,"MASTER_CS_POL_R",34342],[8,"MASTER_CS_POL_W",34342],[8,"W",34385],[8,"R",34385],[8,"STATUS_R",34385],[5,"RD_STATUS_SPEC",34385],[8,"STATUS_W",34385],[8,"STATUS_EXT_R",34385],[8,"STATUS_EXT_W",34385],[8,"WB_MODE_R",34385],[8,"WB_MODE_W",34385],[8,"W",34408],[8,"R",34408],[8,"CS_I_MODE_R",34408],[5,"SLAVE_SPEC",34408],[8,"CS_I_MODE_W",34408],[8,"INT_EN_R",34408],[8,"INT_EN_W",34408],[8,"MODE_R",34408],[8,"MODE_W",34408],[8,"SLV_CMD_DEFINE_R",34408],[8,"SLV_CMD_DEFINE_W",34408],[8,"SLV_LAST_COMMAND_R",34408],[8,"SLV_LAST_STATE_R",34408],[8,"SLV_RD_BUF_DONE_R",34408],[8,"SLV_RD_BUF_DONE_W",34408],[8,"SLV_RD_STA_DONE_R",34408],[8,"SLV_RD_STA_DONE_W",34408],[8,"SLV_WR_BUF_DONE_R",34408],[8,"SLV_WR_BUF_DONE_W",34408],[8,"SLV_WR_RD_BUF_EN_R",34408],[8,"SLV_WR_RD_BUF_EN_W",34408],[8,"SLV_WR_RD_STA_EN_R",34408],[8,"SLV_WR_RD_STA_EN_W",34408],[8,"SLV_WR_STA_DONE_R",34408],[8,"SLV_WR_STA_DONE_W",34408],[8,"SYNC_RESET_R",34408],[8,"SYNC_RESET_W",34408],[8,"TRANS_CNT_R",34408],[8,"TRANS_DONE_R",34408],[8,"TRANS_DONE_W",34408],[8,"W",34473],[8,"R",34473],[8,"SLV_RD_ADDR_BITLEN_R",34473],[5,"SLAVE1_SPEC",34473],[8,"SLV_RD_ADDR_BITLEN_W",34473],[8,"SLV_RDBUF_DUMMY_EN_R",34473],[8,"SLV_RDBUF_DUMMY_EN_W",34473],[8,"SLV_RDSTA_DUMMY_EN_R",34473],[8,"SLV_RDSTA_DUMMY_EN_W",34473],[8,"SLV_STATUS_BITLEN_R",34473],[8,"SLV_STATUS_BITLEN_W",34473],[8,"SLV_STATUS_FAST_EN_R",34473],[8,"SLV_STATUS_FAST_EN_W",34473],[8,"SLV_STATUS_READBACK_R",34473],[8,"SLV_STATUS_READBACK_W",34473],[8,"SLV_WR_ADDR_BITLEN_R",34473],[8,"SLV_WR_ADDR_BITLEN_W",34473],[8,"SLV_WRBUF_DUMMY_EN_R",34473],[8,"SLV_WRBUF_DUMMY_EN_W",34473],[8,"SLV_WRSTA_DUMMY_EN_R",34473],[8,"SLV_WRSTA_DUMMY_EN_W",34473],[8,"W",34520],[8,"R",34520],[8,"SLV_RDBUF_DUMMY_CYCLELEN_R",34520],[5,"SLAVE2_SPEC",34520],[8,"SLV_RDBUF_DUMMY_CYCLELEN_W",34520],[8,"SLV_RDSTA_DUMMY_CYCLELEN_R",34520],[8,"SLV_RDSTA_DUMMY_CYCLELEN_W",34520],[8,"SLV_WRBUF_DUMMY_CYCLELEN_R",34520],[8,"SLV_WRBUF_DUMMY_CYCLELEN_W",34520],[8,"SLV_WRSTA_DUMMY_CYCLELEN_R",34520],[8,"SLV_WRSTA_DUMMY_CYCLELEN_W",34520],[8,"W",34547],[8,"R",34547],[8,"SLV_RDBUF_CMD_VALUE_R",34547],[5,"SLAVE3_SPEC",34547],[8,"SLV_RDBUF_CMD_VALUE_W",34547],[8,"SLV_RDSTA_CMD_VALUE_R",34547],[8,"SLV_RDSTA_CMD_VALUE_W",34547],[8,"SLV_WRBUF_CMD_VALUE_R",34547],[8,"SLV_WRBUF_CMD_VALUE_W",34547],[8,"SLV_WRSTA_CMD_VALUE_R",34547],[8,"SLV_WRSTA_CMD_VALUE_W",34547],[8,"W",34574],[8,"R",34574],[8,"SLV_RDATA_BIT_R",34574],[5,"SLV_RD_BIT_SPEC",34574],[8,"SLV_RDATA_BIT_W",34574],[8,"W",34589],[8,"R",34589],[8,"SLV_RDBUF_DBITLEN_R",34589],[5,"SLV_RDBUF_DLEN_SPEC",34589],[8,"SLV_RDBUF_DBITLEN_W",34589],[8,"W",34604],[8,"R",34604],[8,"SLV_WR_ST_R",34604],[5,"SLV_WR_STATUS_SPEC",34604],[8,"SLV_WR_ST_W",34604],[8,"W",34619],[8,"R",34619],[8,"SLV_WRBUF_DBITLEN_R",34619],[5,"SLV_WRBUF_DLEN_SPEC",34619],[8,"SLV_WRBUF_DBITLEN_W",34619],[8,"W",34634],[8,"R",34634],[8,"SRAM_DIO_R",34634],[5,"SRAM_CMD_SPEC",34634],[8,"SRAM_DIO_W",34634],[8,"SRAM_QIO_R",34634],[8,"SRAM_QIO_W",34634],[8,"SRAM_RSTIO_R",34634],[8,"SRAM_RSTIO_W",34634],[8,"W",34657],[8,"R",34657],[8,"CACHE_SRAM_USR_RD_CMD_BITLEN_R",34657],[5,"SRAM_DRD_CMD_SPEC",34657],[8,"CACHE_SRAM_USR_RD_CMD_BITLEN_W",34657],[8,"CACHE_SRAM_USR_RD_CMD_VALUE_R",34657],[8,"CACHE_SRAM_USR_RD_CMD_VALUE_W",34657],[8,"W",34676],[8,"R",34676],[8,"CACHE_SRAM_USR_WR_CMD_BITLEN_R",34676],[5,"SRAM_DWR_CMD_SPEC",34676],[8,"CACHE_SRAM_USR_WR_CMD_BITLEN_W",34676],[8,"CACHE_SRAM_USR_WR_CMD_VALUE_R",34676],[8,"CACHE_SRAM_USR_WR_CMD_VALUE_W",34676],[8,"W",34695],[8,"R",34695],[8,"DATA_R",34695],[5,"TX_CRC_SPEC",34695],[8,"DATA_W",34695],[8,"W",34710],[8,"R",34710],[8,"CK_I_EDGE_R",34710],[5,"USER_SPEC",34710],[8,"CK_I_EDGE_W",34710],[8,"CK_OUT_EDGE_R",34710],[8,"CK_OUT_EDGE_W",34710],[8,"CS_HOLD_R",34710],[8,"CS_HOLD_W",34710],[8,"CS_SETUP_R",34710],[8,"CS_SETUP_W",34710],[8,"DOUTDIN_R",34710],[8,"DOUTDIN_W",34710],[8,"FWRITE_DIO_R",34710],[8,"FWRITE_DIO_W",34710],[8,"FWRITE_DUAL_R",34710],[8,"FWRITE_DUAL_W",34710],[8,"FWRITE_QIO_R",34710],[8,"FWRITE_QIO_W",34710],[8,"FWRITE_QUAD_R",34710],[8,"FWRITE_QUAD_W",34710],[8,"RD_BYTE_ORDER_R",34710],[8,"RD_BYTE_ORDER_W",34710],[8,"SIO_R",34710],[8,"SIO_W",34710],[8,"USR_ADDR_R",34710],[8,"USR_ADDR_W",34710],[8,"USR_ADDR_HOLD_R",34710],[8,"USR_ADDR_HOLD_W",34710],[8,"USR_CMD_HOLD_R",34710],[8,"USR_CMD_HOLD_W",34710],[8,"USR_COMMAND_R",34710],[8,"USR_COMMAND_W",34710],[8,"USR_DIN_HOLD_R",34710],[8,"USR_DIN_HOLD_W",34710],[8,"USR_DOUT_HOLD_R",34710],[8,"USR_DOUT_HOLD_W",34710],[8,"USR_DUMMY_R",34710],[8,"USR_DUMMY_W",34710],[8,"USR_DUMMY_HOLD_R",34710],[8,"USR_DUMMY_HOLD_W",34710],[8,"USR_DUMMY_IDLE_R",34710],[8,"USR_DUMMY_IDLE_W",34710],[8,"USR_HOLD_POL_R",34710],[8,"USR_HOLD_POL_W",34710],[8,"USR_MISO_R",34710],[8,"USR_MISO_W",34710],[8,"USR_MISO_HIGHPART_R",34710],[8,"USR_MISO_HIGHPART_W",34710],[8,"USR_MOSI_R",34710],[8,"USR_MOSI_W",34710],[8,"USR_MOSI_HIGHPART_R",34710],[8,"USR_MOSI_HIGHPART_W",34710],[8,"USR_PREP_HOLD_R",34710],[8,"USR_PREP_HOLD_W",34710],[8,"WR_BYTE_ORDER_R",34710],[8,"WR_BYTE_ORDER_W",34710],[8,"W",34829],[8,"R",34829],[8,"USR_ADDR_BITLEN_R",34829],[8,"USR_DUMMY_CYCLELEN_R",34829],[5,"USER1_SPEC",34829],[8,"USR_DUMMY_CYCLELEN_W",34829],[8,"W",34846],[8,"R",34846],[8,"USR_COMMAND_BITLEN_R",34846],[5,"USER2_SPEC",34846],[8,"USR_COMMAND_BITLEN_W",34846],[8,"USR_COMMAND_VALUE_R",34846],[8,"USR_COMMAND_VALUE_W",34846],[8,"W",34865],[8,"R",34865],[8,"BUF0_R",34865],[5,"W0_SPEC",34865],[8,"BUF0_W",34865],[8,"W",34880],[8,"R",34880],[8,"BUF1_R",34880],[5,"W1_SPEC",34880],[8,"BUF1_W",34880],[8,"W",34895],[8,"R",34895],[8,"BUF10_R",34895],[5,"W10_SPEC",34895],[8,"BUF10_W",34895],[8,"W",34910],[8,"R",34910],[8,"BUF11_R",34910],[5,"W11_SPEC",34910],[8,"BUF11_W",34910],[8,"W",34925],[8,"R",34925],[8,"BUF12_R",34925],[5,"W12_SPEC",34925],[8,"BUF12_W",34925],[8,"W",34940],[8,"R",34940],[8,"BUF13_R",34940],[5,"W13_SPEC",34940],[8,"BUF13_W",34940],[8,"W",34955],[8,"R",34955],[8,"BUF14_R",34955],[5,"W14_SPEC",34955],[8,"BUF14_W",34955],[8,"W",34970],[8,"R",34970],[8,"BUF15_R",34970],[5,"W15_SPEC",34970],[8,"BUF15_W",34970],[8,"W",34985],[8,"R",34985],[8,"BUF2_R",34985],[5,"W2_SPEC",34985],[8,"BUF2_W",34985],[8,"W",35000],[8,"R",35000],[8,"BUF3_R",35000],[5,"W3_SPEC",35000],[8,"BUF3_W",35000],[8,"W",35015],[8,"R",35015],[8,"BUF4_R",35015],[5,"W4_SPEC",35015],[8,"BUF4_W",35015],[8,"W",35030],[8,"R",35030],[8,"BUF5_R",35030],[5,"W5_SPEC",35030],[8,"BUF5_W",35030],[8,"W",35045],[8,"R",35045],[8,"BUF6_R",35045],[5,"W6_SPEC",35045],[8,"BUF6_W",35045],[8,"W",35060],[8,"R",35060],[8,"BUF7_R",35060],[5,"W7_SPEC",35060],[8,"BUF7_W",35060],[8,"W",35075],[8,"R",35075],[8,"BUF8_R",35075],[5,"W8_SPEC",35075],[8,"BUF8_W",35075],[8,"W",35090],[8,"R",35090],[8,"BUF9_R",35090],[5,"W9_SPEC",35090],[8,"BUF9_W",35090],[8,"INT_CLR_TIMERS",35105],[8,"INT_ENA_TIMERS",35105],[8,"INT_RAW_TIMERS",35105],[8,"INT_ST_TIMERS",35105],[8,"LACTALARMHI",35105],[8,"LACTALARMLO",35105],[8,"LACTCONFIG",35105],[8,"LACTHI",35105],[8,"LACTLO",35105],[8,"LACTLOAD",35105],[8,"LACTLOADHI",35105],[8,"LACTLOADLO",35105],[8,"LACTRTC",35105],[8,"LACTUPDATE",35105],[8,"NTIMERS_DATE",35105],[8,"RTCCALICFG",35105],[8,"RTCCALICFG1",35105],[8,"T0ALARMHI",35105],[8,"T0ALARMLO",35105],[8,"T0CONFIG",35105],[8,"T0HI",35105],[8,"T0LO",35105],[8,"T0LOAD",35105],[8,"T0LOADHI",35105],[8,"T0LOADLO",35105],[8,"T0UPDATE",35105],[8,"T1ALARMHI",35105],[8,"T1ALARMLO",35105],[8,"T1CONFIG",35105],[8,"T1HI",35105],[8,"T1LO",35105],[8,"T1LOAD",35105],[8,"T1LOADHI",35105],[8,"T1LOADLO",35105],[8,"T1UPDATE",35105],[8,"TIMGCLK",35105],[8,"WDTCONFIG0",35105],[8,"WDTCONFIG1",35105],[8,"WDTCONFIG2",35105],[8,"WDTCONFIG3",35105],[8,"WDTCONFIG4",35105],[8,"WDTCONFIG5",35105],[8,"WDTFEED",35105],[8,"WDTWPROTECT",35105],[8,"W",35245],[5,"INT_CLR_TIMERS_SPEC",35245],[8,"LACT_INT_CLR_W",35245],[8,"T0_INT_CLR_W",35245],[8,"T1_INT_CLR_W",35245],[8,"WDT_INT_CLR_W",35245],[8,"W",35263],[8,"R",35263],[8,"LACT_INT_ENA_R",35263],[5,"INT_ENA_TIMERS_SPEC",35263],[8,"LACT_INT_ENA_W",35263],[8,"T0_INT_ENA_R",35263],[8,"T0_INT_ENA_W",35263],[8,"T1_INT_ENA_R",35263],[8,"T1_INT_ENA_W",35263],[8,"WDT_INT_ENA_R",35263],[8,"WDT_INT_ENA_W",35263],[8,"R",35290],[8,"LACT_INT_RAW_R",35290],[8,"T0_INT_RAW_R",35290],[8,"T1_INT_RAW_R",35290],[8,"WDT_INT_RAW_R",35290],[8,"R",35307],[8,"LACT_INT_ST_R",35307],[8,"T0_INT_ST_R",35307],[8,"T1_INT_ST_R",35307],[8,"WDT_INT_ST_R",35307],[8,"W",35324],[8,"R",35324],[8,"LACT_ALARM_HI_R",35324],[5,"LACTALARMHI_SPEC",35324],[8,"LACT_ALARM_HI_W",35324],[8,"W",35339],[8,"R",35339],[8,"LACT_ALARM_LO_R",35339],[5,"LACTALARMLO_SPEC",35339],[8,"LACT_ALARM_LO_W",35339],[8,"W",35354],[8,"R",35354],[8,"LACT_ALARM_EN_R",35354],[5,"LACTCONFIG_SPEC",35354],[8,"LACT_ALARM_EN_W",35354],[8,"LACT_AUTORELOAD_R",35354],[8,"LACT_AUTORELOAD_W",35354],[8,"LACT_CPST_EN_R",35354],[8,"LACT_CPST_EN_W",35354],[8,"LACT_DIVIDER_R",35354],[8,"LACT_DIVIDER_W",35354],[8,"LACT_EDGE_INT_EN_R",35354],[8,"LACT_EDGE_INT_EN_W",35354],[8,"LACT_EN_R",35354],[8,"LACT_EN_W",35354],[8,"LACT_INCREASE_R",35354],[8,"LACT_INCREASE_W",35354],[8,"LACT_LAC_EN_R",35354],[8,"LACT_LAC_EN_W",35354],[8,"LACT_LEVEL_INT_EN_R",35354],[8,"LACT_LEVEL_INT_EN_W",35354],[8,"LACT_RTC_ONLY_R",35354],[8,"LACT_RTC_ONLY_W",35354],[8,"R",35405],[8,"LACT_HI_R",35405],[8,"R",35416],[8,"LACT_LO_R",35416],[8,"W",35427],[5,"LACTLOAD_SPEC",35427],[8,"LACT_LOAD_W",35427],[8,"W",35439],[8,"R",35439],[8,"LACT_LOAD_HI_R",35439],[5,"LACTLOADHI_SPEC",35439],[8,"LACT_LOAD_HI_W",35439],[8,"W",35454],[8,"R",35454],[8,"LACT_LOAD_LO_R",35454],[5,"LACTLOADLO_SPEC",35454],[8,"LACT_LOAD_LO_W",35454],[8,"W",35469],[8,"R",35469],[8,"LACT_RTC_STEP_LEN_R",35469],[5,"LACTRTC_SPEC",35469],[8,"LACT_RTC_STEP_LEN_W",35469],[8,"W",35484],[5,"LACTUPDATE_SPEC",35484],[8,"LACT_UPDATE_W",35484],[8,"W",35496],[8,"R",35496],[8,"NTIMERS_DATE_R",35496],[5,"NTIMERS_DATE_SPEC",35496],[8,"NTIMERS_DATE_W",35496],[8,"W",35511],[8,"R",35511],[8,"RTC_CALI_CLK_SEL_R",35511],[5,"RTCCALICFG_SPEC",35511],[8,"RTC_CALI_CLK_SEL_W",35511],[8,"RTC_CALI_MAX_R",35511],[8,"RTC_CALI_MAX_W",35511],[8,"RTC_CALI_RDY_R",35511],[8,"RTC_CALI_START_R",35511],[8,"RTC_CALI_START_W",35511],[8,"RTC_CALI_START_CYCLING_R",35511],[8,"RTC_CALI_START_CYCLING_W",35511],[8,"R",35540],[8,"RTC_CALI_VALUE_R",35540],[8,"R",35551],[8,"ALARM_HI_R",35551],[8,"W",35551],[5,"T0ALARMHI_SPEC",35551],[8,"ALARM_HI_W",35551],[8,"R",35566],[8,"ALARM_LO_R",35566],[8,"W",35566],[5,"T0ALARMLO_SPEC",35566],[8,"ALARM_LO_W",35566],[8,"R",35581],[8,"ALARM_EN_R",35581],[8,"W",35581],[5,"T0CONFIG_SPEC",35581],[8,"ALARM_EN_W",35581],[8,"AUTORELOAD_R",35581],[8,"AUTORELOAD_W",35581],[8,"DIVIDER_R",35581],[8,"DIVIDER_W",35581],[8,"EDGE_INT_EN_R",35581],[8,"EDGE_INT_EN_W",35581],[8,"EN_R",35581],[8,"EN_W",35581],[8,"INCREASE_R",35581],[8,"INCREASE_W",35581],[8,"LEVEL_INT_EN_R",35581],[8,"LEVEL_INT_EN_W",35581],[8,"R",35620],[8,"HI_R",35620],[8,"R",35631],[8,"LO_R",35631],[8,"W",35642],[5,"T0LOAD_SPEC",35642],[8,"LOAD_W",35642],[8,"W",35654],[8,"R",35654],[8,"LOAD_HI_R",35654],[5,"T0LOADHI_SPEC",35654],[8,"LOAD_HI_W",35654],[8,"W",35669],[8,"R",35669],[8,"LOAD_LO_R",35669],[5,"T0LOADLO_SPEC",35669],[8,"LOAD_LO_W",35669],[8,"W",35684],[8,"R",35684],[8,"UPDATE_R",35684],[5,"T0UPDATE_SPEC",35684],[8,"UPDATE_W",35684],[8,"R",35699],[8,"ALARM_HI_R",35699],[8,"W",35699],[5,"T1ALARMHI_SPEC",35699],[8,"ALARM_HI_W",35699],[8,"R",35714],[8,"ALARM_LO_R",35714],[8,"W",35714],[5,"T1ALARMLO_SPEC",35714],[8,"ALARM_LO_W",35714],[8,"R",35729],[8,"ALARM_EN_R",35729],[8,"W",35729],[5,"T1CONFIG_SPEC",35729],[8,"ALARM_EN_W",35729],[8,"AUTORELOAD_R",35729],[8,"AUTORELOAD_W",35729],[8,"DIVIDER_R",35729],[8,"DIVIDER_W",35729],[8,"EDGE_INT_EN_R",35729],[8,"EDGE_INT_EN_W",35729],[8,"EN_R",35729],[8,"EN_W",35729],[8,"INCREASE_R",35729],[8,"INCREASE_W",35729],[8,"LEVEL_INT_EN_R",35729],[8,"LEVEL_INT_EN_W",35729],[8,"R",35768],[8,"HI_R",35768],[8,"R",35779],[8,"LO_R",35779],[8,"W",35790],[5,"T1LOAD_SPEC",35790],[8,"LOAD_W",35790],[8,"W",35802],[8,"R",35802],[8,"LOAD_HI_R",35802],[5,"T1LOADHI_SPEC",35802],[8,"LOAD_HI_W",35802],[8,"W",35817],[8,"R",35817],[8,"LOAD_LO_R",35817],[5,"T1LOADLO_SPEC",35817],[8,"LOAD_LO_W",35817],[8,"W",35832],[8,"R",35832],[8,"UPDATE_R",35832],[5,"T1UPDATE_SPEC",35832],[8,"UPDATE_W",35832],[8,"W",35847],[8,"R",35847],[8,"CLK_EN_R",35847],[5,"TIMGCLK_SPEC",35847],[8,"CLK_EN_W",35847],[8,"W",35862],[6,"WDT_SYS_RESET_LENGTH_A",35862],[6,"WDT_CPU_RESET_LENGTH_A",35862],[6,"WDT_STG3_A",35862],[8,"WDT_STG3_W",35862],[8,"WDT_STG3_R",35862],[8,"WDT_SYS_RESET_LENGTH_R",35862],[8,"WDT_CPU_RESET_LENGTH_R",35862],[8,"WDT_SYS_RESET_LENGTH_W",35862],[8,"WDT_CPU_RESET_LENGTH_W",35862],[8,"R",35862],[5,"WDTCONFIG0_SPEC",35862],[8,"WDT_EDGE_INT_EN_R",35862],[8,"WDT_EDGE_INT_EN_W",35862],[8,"WDT_EN_R",35862],[8,"WDT_EN_W",35862],[8,"WDT_FLASHBOOT_MOD_EN_R",35862],[8,"WDT_FLASHBOOT_MOD_EN_W",35862],[8,"WDT_LEVEL_INT_EN_R",35862],[8,"WDT_LEVEL_INT_EN_W",35862],[8,"W",36009],[8,"R",36009],[8,"WDT_CLK_PRESCALE_R",36009],[5,"WDTCONFIG1_SPEC",36009],[8,"WDT_CLK_PRESCALE_W",36009],[8,"W",36024],[8,"R",36024],[8,"WDT_STG0_HOLD_R",36024],[5,"WDTCONFIG2_SPEC",36024],[8,"WDT_STG0_HOLD_W",36024],[8,"W",36039],[8,"R",36039],[8,"WDT_STG1_HOLD_R",36039],[5,"WDTCONFIG3_SPEC",36039],[8,"WDT_STG1_HOLD_W",36039],[8,"W",36054],[8,"R",36054],[8,"WDT_STG2_HOLD_R",36054],[5,"WDTCONFIG4_SPEC",36054],[8,"WDT_STG2_HOLD_W",36054],[8,"W",36069],[8,"R",36069],[8,"WDT_STG3_HOLD_R",36069],[5,"WDTCONFIG5_SPEC",36069],[8,"WDT_STG3_HOLD_W",36069],[8,"W",36084],[5,"WDTFEED_SPEC",36084],[8,"WDT_FEED_W",36084],[8,"W",36096],[8,"R",36096],[8,"WDT_WKEY_R",36096],[5,"WDTWPROTECT_SPEC",36096],[8,"WDT_WKEY_W",36096],[8,"ARB_LOST_CAP",36111],[8,"BUS_TIMING_0",36111],[8,"BUS_TIMING_1",36111],[8,"CLOCK_DIVIDER",36111],[8,"CMD",36111],[8,"DATA_0",36111],[8,"DATA_1",36111],[8,"DATA_10",36111],[8,"DATA_11",36111],[8,"DATA_12",36111],[8,"DATA_2",36111],[8,"DATA_3",36111],[8,"DATA_4",36111],[8,"DATA_5",36111],[8,"DATA_6",36111],[8,"DATA_7",36111],[8,"DATA_8",36111],[8,"DATA_9",36111],[8,"ERR_CODE_CAP",36111],[8,"ERR_WARNING_LIMIT",36111],[8,"INT_ENA",36111],[8,"INT_RAW",36111],[8,"MODE",36111],[8,"RX_ERR_CNT",36111],[8,"RX_MESSAGE_CNT",36111],[8,"STATUS",36111],[8,"TX_ERR_CNT",36111],[8,"R",36200],[8,"ARB_LOST_CAP_R",36200],[8,"R",36211],[8,"BAUD_PRESC_R",36211],[8,"W",36211],[5,"BUS_TIMING_0_SPEC",36211],[8,"BAUD_PRESC_W",36211],[8,"SYNC_JUMP_WIDTH_R",36211],[8,"SYNC_JUMP_WIDTH_W",36211],[8,"W",36230],[8,"R",36230],[8,"TIME_SAMP_R",36230],[5,"BUS_TIMING_1_SPEC",36230],[8,"TIME_SAMP_W",36230],[8,"TIME_SEG1_R",36230],[8,"TIME_SEG1_W",36230],[8,"TIME_SEG2_R",36230],[8,"TIME_SEG2_W",36230],[8,"W",36253],[8,"R",36253],[8,"CD_R",36253],[5,"CLOCK_DIVIDER_SPEC",36253],[8,"CD_W",36253],[8,"CLOCK_OFF_R",36253],[8,"CLOCK_OFF_W",36253],[8,"W",36272],[5,"CMD_SPEC",36272],[8,"ABORT_TX_W",36272],[8,"CLR_OVERRUN_W",36272],[8,"RELEASE_BUF_W",36272],[8,"SELF_RX_REQ_W",36272],[8,"TX_REQ_W",36272],[8,"W",36292],[8,"R",36292],[8,"TX_BYTE_0_R",36292],[5,"DATA_0_SPEC",36292],[8,"TX_BYTE_0_W",36292],[8,"W",36307],[8,"R",36307],[8,"TX_BYTE_1_R",36307],[5,"DATA_1_SPEC",36307],[8,"TX_BYTE_1_W",36307],[8,"W",36322],[8,"R",36322],[8,"TX_BYTE_10_R",36322],[5,"DATA_10_SPEC",36322],[8,"TX_BYTE_10_W",36322],[8,"W",36337],[8,"R",36337],[8,"TX_BYTE_11_R",36337],[5,"DATA_11_SPEC",36337],[8,"TX_BYTE_11_W",36337],[8,"W",36352],[8,"R",36352],[8,"TX_BYTE_12_R",36352],[5,"DATA_12_SPEC",36352],[8,"TX_BYTE_12_W",36352],[8,"W",36367],[8,"R",36367],[8,"TX_BYTE_2_R",36367],[5,"DATA_2_SPEC",36367],[8,"TX_BYTE_2_W",36367],[8,"W",36382],[8,"R",36382],[8,"TX_BYTE_3_R",36382],[5,"DATA_3_SPEC",36382],[8,"TX_BYTE_3_W",36382],[8,"W",36397],[8,"R",36397],[8,"TX_BYTE_4_R",36397],[5,"DATA_4_SPEC",36397],[8,"TX_BYTE_4_W",36397],[8,"W",36412],[8,"R",36412],[8,"TX_BYTE_5_R",36412],[5,"DATA_5_SPEC",36412],[8,"TX_BYTE_5_W",36412],[8,"W",36427],[8,"R",36427],[8,"TX_BYTE_6_R",36427],[5,"DATA_6_SPEC",36427],[8,"TX_BYTE_6_W",36427],[8,"W",36442],[8,"R",36442],[8,"TX_BYTE_7_R",36442],[5,"DATA_7_SPEC",36442],[8,"TX_BYTE_7_W",36442],[8,"W",36457],[8,"R",36457],[8,"TX_BYTE_8_R",36457],[5,"DATA_8_SPEC",36457],[8,"TX_BYTE_8_W",36457],[8,"W",36472],[8,"R",36472],[8,"TX_BYTE_9_R",36472],[5,"DATA_9_SPEC",36472],[8,"TX_BYTE_9_W",36472],[8,"R",36487],[8,"ECC_DIRECTION_R",36487],[8,"ECC_SEGMENT_R",36487],[8,"ECC_TYPE_R",36487],[8,"W",36502],[8,"R",36502],[8,"ERR_WARNING_LIMIT_R",36502],[5,"ERR_WARNING_LIMIT_SPEC",36502],[8,"ERR_WARNING_LIMIT_W",36502],[8,"R",36517],[8,"ARB_LOST_INT_ENA_R",36517],[8,"W",36517],[5,"INT_ENA_SPEC",36517],[8,"ARB_LOST_INT_ENA_W",36517],[8,"BUS_ERR_INT_ENA_R",36517],[8,"BUS_ERR_INT_ENA_W",36517],[8,"ERR_PASSIVE_INT_ENA_R",36517],[8,"ERR_PASSIVE_INT_ENA_W",36517],[8,"ERR_WARN_INT_ENA_R",36517],[8,"ERR_WARN_INT_ENA_W",36517],[8,"OVERRUN_INT_ENA_R",36517],[8,"OVERRUN_INT_ENA_W",36517],[8,"RX_INT_ENA_R",36517],[8,"RX_INT_ENA_W",36517],[8,"TX_INT_ENA_R",36517],[8,"TX_INT_ENA_W",36517],[8,"R",36556],[8,"ARB_LOST_INT_ST_R",36556],[8,"BUS_ERR_INT_ST_R",36556],[8,"ERR_PASSIVE_INT_ST_R",36556],[8,"ERR_WARN_INT_ST_R",36556],[8,"OVERRUN_INT_ST_R",36556],[8,"RX_INT_ST_R",36556],[8,"TX_INT_ST_R",36556],[8,"W",36579],[8,"R",36579],[8,"LISTEN_ONLY_MODE_R",36579],[5,"MODE_SPEC",36579],[8,"LISTEN_ONLY_MODE_W",36579],[8,"RESET_MODE_R",36579],[8,"RESET_MODE_W",36579],[8,"RX_FILTER_MODE_R",36579],[8,"RX_FILTER_MODE_W",36579],[8,"SELF_TEST_MODE_R",36579],[8,"SELF_TEST_MODE_W",36579],[8,"W",36606],[8,"R",36606],[8,"RX_ERR_CNT_R",36606],[5,"RX_ERR_CNT_SPEC",36606],[8,"RX_ERR_CNT_W",36606],[8,"R",36621],[8,"RX_MESSAGE_COUNTER_R",36621],[8,"R",36632],[8,"BUS_OFF_ST_R",36632],[8,"ERR_ST_R",36632],[8,"MISS_ST_R",36632],[8,"OVERRUN_ST_R",36632],[8,"RX_BUF_ST_R",36632],[8,"RX_ST_R",36632],[8,"TX_BUF_ST_R",36632],[8,"TX_COMPLETE_R",36632],[8,"TX_ST_R",36632],[8,"W",36659],[8,"R",36659],[8,"TX_ERR_CNT_R",36659],[5,"TX_ERR_CNT_SPEC",36659],[8,"TX_ERR_CNT_W",36659],[8,"AT_CMD_CHAR",36674],[8,"AT_CMD_GAPTOUT",36674],[8,"AT_CMD_POSTCNT",36674],[8,"AT_CMD_PRECNT",36674],[8,"AUTOBAUD",36674],[8,"CLKDIV",36674],[8,"CONF0",36674],[8,"CONF1",36674],[8,"DATE",36674],[8,"FIFO",36674],[8,"FLOW_CONF",36674],[8,"HIGHPULSE",36674],[8,"ID",36674],[8,"IDLE_CONF",36674],[8,"INT_CLR",36674],[8,"INT_ENA",36674],[8,"INT_RAW",36674],[8,"INT_ST",36674],[8,"LOWPULSE",36674],[8,"MEM_CNT_STATUS",36674],[8,"MEM_CONF",36674],[8,"MEM_RX_STATUS",36674],[8,"MEM_TX_STATUS",36674],[8,"NEGPULSE",36674],[8,"POSPULSE",36674],[8,"RS485_CONF",36674],[8,"RXD_CNT",36674],[8,"SLEEP_CONF",36674],[8,"STATUS",36674],[8,"SWFC_CONF",36674],[8,"R",36772],[8,"AT_CMD_CHAR_R",36772],[8,"W",36772],[5,"AT_CMD_CHAR_SPEC",36772],[8,"AT_CMD_CHAR_W",36772],[8,"CHAR_NUM_R",36772],[8,"CHAR_NUM_W",36772],[8,"W",36791],[8,"R",36791],[8,"RX_GAP_TOUT_R",36791],[5,"AT_CMD_GAPTOUT_SPEC",36791],[8,"RX_GAP_TOUT_W",36791],[8,"W",36806],[8,"R",36806],[8,"POST_IDLE_NUM_R",36806],[5,"AT_CMD_POSTCNT_SPEC",36806],[8,"POST_IDLE_NUM_W",36806],[8,"W",36821],[8,"R",36821],[8,"PRE_IDLE_NUM_R",36821],[5,"AT_CMD_PRECNT_SPEC",36821],[8,"PRE_IDLE_NUM_W",36821],[8,"W",36836],[8,"R",36836],[8,"EN_R",36836],[5,"AUTOBAUD_SPEC",36836],[8,"EN_W",36836],[8,"GLITCH_FILT_R",36836],[8,"GLITCH_FILT_W",36836],[8,"W",36855],[8,"R",36855],[8,"CLKDIV_R",36855],[5,"CLKDIV_SPEC",36855],[8,"CLKDIV_W",36855],[8,"FRAG_R",36855],[8,"FRAG_W",36855],[8,"R",36874],[8,"BIT_NUM_R",36874],[8,"W",36874],[5,"CONF0_SPEC",36874],[8,"BIT_NUM_W",36874],[8,"CLK_EN_R",36874],[8,"CLK_EN_W",36874],[8,"CTS_INV_R",36874],[8,"CTS_INV_W",36874],[8,"DSR_INV_R",36874],[8,"DSR_INV_W",36874],[8,"DTR_INV_R",36874],[8,"DTR_INV_W",36874],[8,"ERR_WR_MASK_R",36874],[8,"ERR_WR_MASK_W",36874],[8,"IRDA_DPLX_R",36874],[8,"IRDA_DPLX_W",36874],[8,"IRDA_EN_R",36874],[8,"IRDA_EN_W",36874],[8,"IRDA_RX_INV_R",36874],[8,"IRDA_RX_INV_W",36874],[8,"IRDA_TX_EN_R",36874],[8,"IRDA_TX_EN_W",36874],[8,"IRDA_TX_INV_R",36874],[8,"IRDA_TX_INV_W",36874],[8,"IRDA_WCTL_R",36874],[8,"IRDA_WCTL_W",36874],[8,"LOOPBACK_R",36874],[8,"LOOPBACK_W",36874],[8,"PARITY_R",36874],[8,"PARITY_W",36874],[8,"PARITY_EN_R",36874],[8,"PARITY_EN_W",36874],[8,"RTS_INV_R",36874],[8,"RTS_INV_W",36874],[8,"RXD_INV_R",36874],[8,"RXD_INV_W",36874],[8,"RXFIFO_RST_R",36874],[8,"RXFIFO_RST_W",36874],[8,"STOP_BIT_NUM_R",36874],[8,"STOP_BIT_NUM_W",36874],[8,"SW_DTR_R",36874],[8,"SW_DTR_W",36874],[8,"SW_RTS_R",36874],[8,"SW_RTS_W",36874],[8,"TICK_REF_ALWAYS_ON_R",36874],[8,"TICK_REF_ALWAYS_ON_W",36874],[8,"TX_FLOW_EN_R",36874],[8,"TX_FLOW_EN_W",36874],[8,"TXD_BRK_R",36874],[8,"TXD_BRK_W",36874],[8,"TXD_INV_R",36874],[8,"TXD_INV_W",36874],[8,"TXFIFO_RST_R",36874],[8,"TXFIFO_RST_W",36874],[8,"W",36989],[8,"R",36989],[8,"RX_FLOW_EN_R",36989],[5,"CONF1_SPEC",36989],[8,"RX_FLOW_EN_W",36989],[8,"RX_FLOW_THRHD_R",36989],[8,"RX_FLOW_THRHD_W",36989],[8,"RX_TOUT_EN_R",36989],[8,"RX_TOUT_EN_W",36989],[8,"RX_TOUT_THRHD_R",36989],[8,"RX_TOUT_THRHD_W",36989],[8,"RXFIFO_FULL_THRHD_R",36989],[8,"RXFIFO_FULL_THRHD_W",36989],[8,"TXFIFO_EMPTY_THRHD_R",36989],[8,"TXFIFO_EMPTY_THRHD_W",36989],[8,"W",37024],[8,"R",37024],[8,"DATE_R",37024],[5,"DATE_SPEC",37024],[8,"DATE_W",37024],[8,"W",37039],[8,"R",37039],[8,"RXFIFO_RD_BYTE_R",37039],[5,"FIFO_SPEC",37039],[8,"RXFIFO_RD_BYTE_W",37039],[8,"W",37054],[8,"R",37054],[8,"FORCE_XOFF_R",37054],[5,"FLOW_CONF_SPEC",37054],[8,"FORCE_XOFF_W",37054],[8,"FORCE_XON_R",37054],[8,"FORCE_XON_W",37054],[8,"SEND_XOFF_R",37054],[8,"SEND_XOFF_W",37054],[8,"SEND_XON_R",37054],[8,"SEND_XON_W",37054],[8,"SW_FLOW_CON_EN_R",37054],[8,"SW_FLOW_CON_EN_W",37054],[8,"XONOFF_DEL_R",37054],[8,"XONOFF_DEL_W",37054],[8,"R",37089],[8,"MIN_CNT_R",37089],[8,"W",37100],[8,"R",37100],[8,"ID_R",37100],[5,"ID_SPEC",37100],[8,"ID_W",37100],[8,"W",37115],[8,"R",37115],[8,"RX_IDLE_THRHD_R",37115],[5,"IDLE_CONF_SPEC",37115],[8,"RX_IDLE_THRHD_W",37115],[8,"TX_BRK_NUM_R",37115],[8,"TX_BRK_NUM_W",37115],[8,"TX_IDLE_NUM_R",37115],[8,"TX_IDLE_NUM_W",37115],[8,"W",37138],[5,"INT_CLR_SPEC",37138],[8,"AT_CMD_CHAR_DET_INT_CLR_W",37138],[8,"BRK_DET_INT_CLR_W",37138],[8,"CTS_CHG_INT_CLR_W",37138],[8,"DSR_CHG_INT_CLR_W",37138],[8,"FRM_ERR_INT_CLR_W",37138],[8,"GLITCH_DET_INT_CLR_W",37138],[8,"PARITY_ERR_INT_CLR_W",37138],[8,"RS485_CLASH_INT_CLR_W",37138],[8,"RS485_FRM_ERR_INT_CLR_W",37138],[8,"RS485_PARITY_ERR_INT_CLR_W",37138],[8,"RXFIFO_FULL_INT_CLR_W",37138],[8,"RXFIFO_OVF_INT_CLR_W",37138],[8,"RXFIFO_TOUT_INT_CLR_W",37138],[8,"SW_XOFF_INT_CLR_W",37138],[8,"SW_XON_INT_CLR_W",37138],[8,"TX_BRK_DONE_INT_CLR_W",37138],[8,"TX_BRK_IDLE_DONE_INT_CLR_W",37138],[8,"TX_DONE_INT_CLR_W",37138],[8,"TXFIFO_EMPTY_INT_CLR_W",37138],[8,"R",37186],[8,"AT_CMD_CHAR_DET_INT_ENA_R",37186],[8,"W",37186],[5,"INT_ENA_SPEC",37186],[8,"AT_CMD_CHAR_DET_INT_ENA_W",37186],[8,"BRK_DET_INT_ENA_R",37186],[8,"BRK_DET_INT_ENA_W",37186],[8,"CTS_CHG_INT_ENA_R",37186],[8,"CTS_CHG_INT_ENA_W",37186],[8,"DSR_CHG_INT_ENA_R",37186],[8,"DSR_CHG_INT_ENA_W",37186],[8,"FRM_ERR_INT_ENA_R",37186],[8,"FRM_ERR_INT_ENA_W",37186],[8,"GLITCH_DET_INT_ENA_R",37186],[8,"GLITCH_DET_INT_ENA_W",37186],[8,"PARITY_ERR_INT_ENA_R",37186],[8,"PARITY_ERR_INT_ENA_W",37186],[8,"RS485_CLASH_INT_ENA_R",37186],[8,"RS485_CLASH_INT_ENA_W",37186],[8,"RS485_FRM_ERR_INT_ENA_R",37186],[8,"RS485_FRM_ERR_INT_ENA_W",37186],[8,"RS485_PARITY_ERR_INT_ENA_R",37186],[8,"RS485_PARITY_ERR_INT_ENA_W",37186],[8,"RXFIFO_FULL_INT_ENA_R",37186],[8,"RXFIFO_FULL_INT_ENA_W",37186],[8,"RXFIFO_OVF_INT_ENA_R",37186],[8,"RXFIFO_OVF_INT_ENA_W",37186],[8,"RXFIFO_TOUT_INT_ENA_R",37186],[8,"RXFIFO_TOUT_INT_ENA_W",37186],[8,"SW_XOFF_INT_ENA_R",37186],[8,"SW_XOFF_INT_ENA_W",37186],[8,"SW_XON_INT_ENA_R",37186],[8,"SW_XON_INT_ENA_W",37186],[8,"TX_BRK_DONE_INT_ENA_R",37186],[8,"TX_BRK_DONE_INT_ENA_W",37186],[8,"TX_BRK_IDLE_DONE_INT_ENA_R",37186],[8,"TX_BRK_IDLE_DONE_INT_ENA_W",37186],[8,"TX_DONE_INT_ENA_R",37186],[8,"TX_DONE_INT_ENA_W",37186],[8,"TXFIFO_EMPTY_INT_ENA_R",37186],[8,"TXFIFO_EMPTY_INT_ENA_W",37186],[8,"R",37273],[8,"AT_CMD_CHAR_DET_INT_RAW_R",37273],[8,"BRK_DET_INT_RAW_R",37273],[8,"CTS_CHG_INT_RAW_R",37273],[8,"DSR_CHG_INT_RAW_R",37273],[8,"FRM_ERR_INT_RAW_R",37273],[8,"GLITCH_DET_INT_RAW_R",37273],[8,"PARITY_ERR_INT_RAW_R",37273],[8,"RS485_CLASH_INT_RAW_R",37273],[8,"RS485_FRM_ERR_INT_RAW_R",37273],[8,"RS485_PARITY_ERR_INT_RAW_R",37273],[8,"RXFIFO_FULL_INT_RAW_R",37273],[8,"RXFIFO_OVF_INT_RAW_R",37273],[8,"RXFIFO_TOUT_INT_RAW_R",37273],[8,"SW_XOFF_INT_RAW_R",37273],[8,"SW_XON_INT_RAW_R",37273],[8,"TX_BRK_DONE_INT_RAW_R",37273],[8,"TX_BRK_IDLE_DONE_INT_RAW_R",37273],[8,"TX_DONE_INT_RAW_R",37273],[8,"TXFIFO_EMPTY_INT_RAW_R",37273],[8,"R",37320],[8,"AT_CMD_CHAR_DET_INT_ST_R",37320],[8,"BRK_DET_INT_ST_R",37320],[8,"CTS_CHG_INT_ST_R",37320],[8,"DSR_CHG_INT_ST_R",37320],[8,"FRM_ERR_INT_ST_R",37320],[8,"GLITCH_DET_INT_ST_R",37320],[8,"PARITY_ERR_INT_ST_R",37320],[8,"RS485_CLASH_INT_ST_R",37320],[8,"RS485_FRM_ERR_INT_ST_R",37320],[8,"RS485_PARITY_ERR_INT_ST_R",37320],[8,"RXFIFO_FULL_INT_ST_R",37320],[8,"RXFIFO_OVF_INT_ST_R",37320],[8,"RXFIFO_TOUT_INT_ST_R",37320],[8,"SW_XOFF_INT_ST_R",37320],[8,"SW_XON_INT_ST_R",37320],[8,"TX_BRK_DONE_INT_ST_R",37320],[8,"TX_BRK_IDLE_DONE_INT_ST_R",37320],[8,"TX_DONE_INT_ST_R",37320],[8,"TXFIFO_EMPTY_INT_ST_R",37320],[8,"R",37367],[8,"MIN_CNT_R",37367],[8,"R",37378],[8,"RX_MEM_CNT_R",37378],[8,"TX_MEM_CNT_R",37378],[8,"W",37391],[8,"R",37391],[8,"MEM_PD_R",37391],[5,"MEM_CONF_SPEC",37391],[8,"MEM_PD_W",37391],[8,"RX_FLOW_THRHD_H3_R",37391],[8,"RX_FLOW_THRHD_H3_W",37391],[8,"RX_MEM_FULL_THRHD_R",37391],[8,"RX_MEM_FULL_THRHD_W",37391],[8,"RX_SIZE_R",37391],[8,"RX_SIZE_W",37391],[8,"RX_TOUT_THRHD_H3_R",37391],[8,"RX_TOUT_THRHD_H3_W",37391],[8,"TX_MEM_EMPTY_THRHD_R",37391],[8,"TX_MEM_EMPTY_THRHD_W",37391],[8,"TX_SIZE_R",37391],[8,"TX_SIZE_W",37391],[8,"XOFF_THRESHOLD_H2_R",37391],[8,"XOFF_THRESHOLD_H2_W",37391],[8,"XON_THRESHOLD_H2_R",37391],[8,"XON_THRESHOLD_H2_W",37391],[8,"R",37438],[8,"MEM_RX_RD_ADDR_R",37438],[8,"MEM_RX_STATUS_R",37438],[8,"MEM_RX_WR_ADDR_R",37438],[8,"R",37453],[8,"MEM_TX_STATUS_R",37453],[8,"R",37464],[8,"NEGEDGE_MIN_CNT_R",37464],[8,"R",37475],[8,"POSEDGE_MIN_CNT_R",37475],[8,"W",37486],[8,"R",37486],[8,"DL0_EN_R",37486],[5,"RS485_CONF_SPEC",37486],[8,"DL0_EN_W",37486],[8,"DL1_EN_R",37486],[8,"DL1_EN_W",37486],[8,"RS485_EN_R",37486],[8,"RS485_EN_W",37486],[8,"RS485_RX_DLY_NUM_R",37486],[8,"RS485_RX_DLY_NUM_W",37486],[8,"RS485_TX_DLY_NUM_R",37486],[8,"RS485_TX_DLY_NUM_W",37486],[8,"RS485RXBY_TX_EN_R",37486],[8,"RS485RXBY_TX_EN_W",37486],[8,"RS485TX_RX_EN_R",37486],[8,"RS485TX_RX_EN_W",37486],[8,"R",37525],[8,"RXD_EDGE_CNT_R",37525],[8,"R",37536],[8,"ACTIVE_THRESHOLD_R",37536],[8,"W",37536],[5,"SLEEP_CONF_SPEC",37536],[8,"ACTIVE_THRESHOLD_W",37536],[8,"R",37551],[8,"CTSN_R",37551],[8,"DSRN_R",37551],[8,"DTRN_R",37551],[8,"RTSN_R",37551],[8,"RXD_R",37551],[8,"RXFIFO_CNT_R",37551],[8,"ST_URX_OUT_R",37551],[8,"ST_UTX_OUT_R",37551],[8,"TXD_R",37551],[8,"TXFIFO_CNT_R",37551],[8,"W",37580],[8,"R",37580],[8,"XOFF_CHAR_R",37580],[5,"SWFC_CONF_SPEC",37580],[8,"XOFF_CHAR_W",37580],[8,"XOFF_THRESHOLD_R",37580],[8,"XOFF_THRESHOLD_W",37580],[8,"XON_CHAR_R",37580],[8,"XON_CHAR_W",37580],[8,"XON_THRESHOLD_R",37580],[8,"XON_THRESHOLD_W",37580],[8,"ACK_NUM",37607],[8,"AHB_TEST",37607],[8,"CONF0",37607],[8,"CONF1",37607],[8,"DATE",37607],[8,"DMA_IN_DSCR",37607],[8,"DMA_IN_DSCR_BF0",37607],[8,"DMA_IN_DSCR_BF1",37607],[8,"DMA_IN_ERR_EOF_DES_ADDR",37607],[8,"DMA_IN_LINK",37607],[8,"DMA_IN_POP",37607],[8,"DMA_IN_STATUS",37607],[8,"DMA_IN_SUC_EOF_DES_ADDR",37607],[8,"DMA_OUT_DSCR",37607],[8,"DMA_OUT_DSCR_BF0",37607],[8,"DMA_OUT_DSCR_BF1",37607],[8,"DMA_OUT_EOF_BFR_DES_ADDR",37607],[8,"DMA_OUT_EOF_DES_ADDR",37607],[8,"DMA_OUT_LINK",37607],[8,"DMA_OUT_PUSH",37607],[8,"DMA_OUT_STATUS",37607],[8,"ESC_CONF0",37607],[8,"ESC_CONF1",37607],[8,"ESC_CONF2",37607],[8,"ESC_CONF3",37607],[8,"ESCAPE_CONF",37607],[8,"HUNG_CONF",37607],[8,"INT_CLR",37607],[8,"INT_ENA",37607],[8,"INT_RAW",37607],[8,"INT_ST",37607],[8,"PKT_THRES",37607],[8,"Q0_WORD0",37607],[8,"Q0_WORD1",37607],[8,"Q1_WORD0",37607],[8,"Q1_WORD1",37607],[8,"Q2_WORD0",37607],[8,"Q2_WORD1",37607],[8,"Q3_WORD0",37607],[8,"Q3_WORD1",37607],[8,"Q4_WORD0",37607],[8,"Q4_WORD1",37607],[8,"Q5_WORD0",37607],[8,"Q5_WORD1",37607],[8,"Q6_WORD0",37607],[8,"Q6_WORD1",37607],[8,"QUICK_SENT",37607],[8,"RX_HEAD",37607],[8,"STATE0",37607],[8,"STATE1",37607],[8,"W",37765],[8,"R",37776],[8,"AHB_TESTADDR_R",37776],[8,"W",37776],[5,"AHB_TEST_SPEC",37776],[8,"AHB_TESTADDR_W",37776],[8,"AHB_TESTMODE_R",37776],[8,"AHB_TESTMODE_W",37776],[8,"R",37795],[8,"AHBM_FIFO_RST_R",37795],[8,"W",37795],[5,"CONF0_SPEC",37795],[8,"AHBM_FIFO_RST_W",37795],[8,"AHBM_RST_R",37795],[8,"AHBM_RST_W",37795],[8,"CLK_EN_R",37795],[8,"CLK_EN_W",37795],[8,"CRC_REC_EN_R",37795],[8,"CRC_REC_EN_W",37795],[8,"ENCODE_CRC_EN_R",37795],[8,"ENCODE_CRC_EN_W",37795],[8,"HEAD_EN_R",37795],[8,"HEAD_EN_W",37795],[8,"IN_LOOP_TEST_R",37795],[8,"IN_LOOP_TEST_W",37795],[8,"IN_RST_R",37795],[8,"IN_RST_W",37795],[8,"INDSCR_BURST_EN_R",37795],[8,"INDSCR_BURST_EN_W",37795],[8,"LEN_EOF_EN_R",37795],[8,"LEN_EOF_EN_W",37795],[8,"MEM_TRANS_EN_R",37795],[8,"MEM_TRANS_EN_W",37795],[8,"OUT_AUTO_WRBACK_R",37795],[8,"OUT_AUTO_WRBACK_W",37795],[8,"OUT_DATA_BURST_EN_R",37795],[8,"OUT_DATA_BURST_EN_W",37795],[8,"OUT_EOF_MODE_R",37795],[8,"OUT_EOF_MODE_W",37795],[8,"OUT_LOOP_TEST_R",37795],[8,"OUT_LOOP_TEST_W",37795],[8,"OUT_NO_RESTART_CLR_R",37795],[8,"OUT_NO_RESTART_CLR_W",37795],[8,"OUT_RST_R",37795],[8,"OUT_RST_W",37795],[8,"OUTDSCR_BURST_EN_R",37795],[8,"OUTDSCR_BURST_EN_W",37795],[8,"SEPER_EN_R",37795],[8,"SEPER_EN_W",37795],[8,"UART0_CE_R",37795],[8,"UART0_CE_W",37795],[8,"UART1_CE_R",37795],[8,"UART1_CE_W",37795],[8,"UART2_CE_R",37795],[8,"UART2_CE_W",37795],[8,"UART_IDLE_EOF_EN_R",37795],[8,"UART_IDLE_EOF_EN_W",37795],[8,"UART_RX_BRK_EOF_EN_R",37795],[8,"UART_RX_BRK_EOF_EN_W",37795],[8,"W",37902],[8,"R",37902],[8,"CHECK_OWNER_R",37902],[5,"CONF1_SPEC",37902],[8,"CHECK_OWNER_W",37902],[8,"CHECK_SEQ_EN_R",37902],[8,"CHECK_SEQ_EN_W",37902],[8,"CHECK_SUM_EN_R",37902],[8,"CHECK_SUM_EN_W",37902],[8,"CRC_DISABLE_R",37902],[8,"CRC_DISABLE_W",37902],[8,"DMA_INFIFO_FULL_THRS_R",37902],[8,"DMA_INFIFO_FULL_THRS_W",37902],[8,"SAVE_HEAD_R",37902],[8,"SAVE_HEAD_W",37902],[8,"SW_START_R",37902],[8,"SW_START_W",37902],[8,"TX_ACK_NUM_RE_R",37902],[8,"TX_ACK_NUM_RE_W",37902],[8,"TX_CHECK_SUM_RE_R",37902],[8,"TX_CHECK_SUM_RE_W",37902],[8,"WAIT_SW_START_R",37902],[8,"WAIT_SW_START_W",37902],[8,"W",37953],[8,"R",37953],[8,"DATE_R",37953],[5,"DATE_SPEC",37953],[8,"DATE_W",37953],[8,"R",37968],[8,"INLINK_DSCR_R",37968],[8,"R",37979],[8,"INLINK_DSCR_BF0_R",37979],[8,"R",37990],[8,"INLINK_DSCR_BF1_R",37990],[8,"R",38001],[8,"IN_ERR_EOF_DES_ADDR_R",38001],[8,"W",38012],[8,"R",38012],[8,"INLINK_ADDR_R",38012],[5,"DMA_IN_LINK_SPEC",38012],[8,"INLINK_ADDR_W",38012],[8,"INLINK_AUTO_RET_R",38012],[8,"INLINK_AUTO_RET_W",38012],[8,"INLINK_PARK_R",38012],[8,"INLINK_RESTART_R",38012],[8,"INLINK_RESTART_W",38012],[8,"INLINK_START_R",38012],[8,"INLINK_START_W",38012],[8,"INLINK_STOP_R",38012],[8,"INLINK_STOP_W",38012],[8,"W",38045],[8,"R",38045],[8,"INFIFO_POP_R",38045],[5,"DMA_IN_POP_SPEC",38045],[8,"INFIFO_POP_W",38045],[8,"INFIFO_RDATA_R",38045],[8,"R",38062],[8,"IN_EMPTY_R",38062],[8,"IN_FULL_R",38062],[8,"RX_ERR_CAUSE_R",38062],[8,"R",38077],[8,"IN_SUC_EOF_DES_ADDR_R",38077],[8,"R",38088],[8,"OUTLINK_DSCR_R",38088],[8,"R",38099],[8,"OUTLINK_DSCR_BF0_R",38099],[8,"R",38110],[8,"OUTLINK_DSCR_BF1_R",38110],[8,"R",38121],[8,"OUT_EOF_BFR_DES_ADDR_R",38121],[8,"R",38132],[8,"OUT_EOF_DES_ADDR_R",38132],[8,"W",38143],[8,"R",38143],[8,"OUTLINK_ADDR_R",38143],[5,"DMA_OUT_LINK_SPEC",38143],[8,"OUTLINK_ADDR_W",38143],[8,"OUTLINK_PARK_R",38143],[8,"OUTLINK_RESTART_R",38143],[8,"OUTLINK_RESTART_W",38143],[8,"OUTLINK_START_R",38143],[8,"OUTLINK_START_W",38143],[8,"OUTLINK_STOP_R",38143],[8,"OUTLINK_STOP_W",38143],[8,"W",38172],[8,"R",38172],[8,"OUTFIFO_PUSH_R",38172],[5,"DMA_OUT_PUSH_SPEC",38172],[8,"OUTFIFO_PUSH_W",38172],[8,"OUTFIFO_WDATA_R",38172],[8,"OUTFIFO_WDATA_W",38172],[8,"R",38191],[8,"OUT_EMPTY_R",38191],[8,"OUT_FULL_R",38191],[8,"W",38204],[8,"R",38204],[8,"SEPER_CHAR_R",38204],[5,"ESC_CONF0_SPEC",38204],[8,"SEPER_CHAR_W",38204],[8,"SEPER_ESC_CHAR0_R",38204],[8,"SEPER_ESC_CHAR0_W",38204],[8,"SEPER_ESC_CHAR1_R",38204],[8,"SEPER_ESC_CHAR1_W",38204],[8,"W",38227],[8,"R",38227],[8,"ESC_SEQ0_R",38227],[5,"ESC_CONF1_SPEC",38227],[8,"ESC_SEQ0_W",38227],[8,"ESC_SEQ0_CHAR0_R",38227],[8,"ESC_SEQ0_CHAR0_W",38227],[8,"ESC_SEQ0_CHAR1_R",38227],[8,"ESC_SEQ0_CHAR1_W",38227],[8,"W",38250],[8,"R",38250],[8,"ESC_SEQ1_R",38250],[5,"ESC_CONF2_SPEC",38250],[8,"ESC_SEQ1_W",38250],[8,"ESC_SEQ1_CHAR0_R",38250],[8,"ESC_SEQ1_CHAR0_W",38250],[8,"ESC_SEQ1_CHAR1_R",38250],[8,"ESC_SEQ1_CHAR1_W",38250],[8,"W",38273],[8,"R",38273],[8,"ESC_SEQ2_R",38273],[5,"ESC_CONF3_SPEC",38273],[8,"ESC_SEQ2_W",38273],[8,"ESC_SEQ2_CHAR0_R",38273],[8,"ESC_SEQ2_CHAR0_W",38273],[8,"ESC_SEQ2_CHAR1_R",38273],[8,"ESC_SEQ2_CHAR1_W",38273],[8,"W",38296],[8,"R",38296],[8,"RX_11_ESC_EN_R",38296],[5,"ESCAPE_CONF_SPEC",38296],[8,"RX_11_ESC_EN_W",38296],[8,"RX_13_ESC_EN_R",38296],[8,"RX_13_ESC_EN_W",38296],[8,"RX_C0_ESC_EN_R",38296],[8,"RX_C0_ESC_EN_W",38296],[8,"RX_DB_ESC_EN_R",38296],[8,"RX_DB_ESC_EN_W",38296],[8,"TX_11_ESC_EN_R",38296],[8,"TX_11_ESC_EN_W",38296],[8,"TX_13_ESC_EN_R",38296],[8,"TX_13_ESC_EN_W",38296],[8,"TX_C0_ESC_EN_R",38296],[8,"TX_C0_ESC_EN_W",38296],[8,"TX_DB_ESC_EN_R",38296],[8,"TX_DB_ESC_EN_W",38296],[8,"W",38339],[8,"R",38339],[8,"RXFIFO_TIMEOUT_R",38339],[5,"HUNG_CONF_SPEC",38339],[8,"RXFIFO_TIMEOUT_W",38339],[8,"RXFIFO_TIMEOUT_ENA_R",38339],[8,"RXFIFO_TIMEOUT_ENA_W",38339],[8,"RXFIFO_TIMEOUT_SHIFT_R",38339],[8,"RXFIFO_TIMEOUT_SHIFT_W",38339],[8,"TXFIFO_TIMEOUT_R",38339],[8,"TXFIFO_TIMEOUT_W",38339],[8,"TXFIFO_TIMEOUT_ENA_R",38339],[8,"TXFIFO_TIMEOUT_ENA_W",38339],[8,"TXFIFO_TIMEOUT_SHIFT_R",38339],[8,"TXFIFO_TIMEOUT_SHIFT_W",38339],[8,"W",38374],[5,"INT_CLR_SPEC",38374],[8,"DMA_INFIFO_FULL_WM_INT_CLR_W",38374],[8,"IN_DONE_INT_CLR_W",38374],[8,"IN_DSCR_EMPTY_INT_CLR_W",38374],[8,"IN_DSCR_ERR_INT_CLR_W",38374],[8,"IN_ERR_EOF_INT_CLR_W",38374],[8,"IN_SUC_EOF_INT_CLR_W",38374],[8,"OUT_DONE_INT_CLR_W",38374],[8,"OUT_DSCR_ERR_INT_CLR_W",38374],[8,"OUT_EOF_INT_CLR_W",38374],[8,"OUT_TOTAL_EOF_INT_CLR_W",38374],[8,"OUTLINK_EOF_ERR_INT_CLR_W",38374],[8,"RX_HUNG_INT_CLR_W",38374],[8,"RX_START_INT_CLR_W",38374],[8,"SEND_A_Q_INT_CLR_W",38374],[8,"SEND_S_Q_INT_CLR_W",38374],[8,"TX_HUNG_INT_CLR_W",38374],[8,"TX_START_INT_CLR_W",38374],[8,"W",38418],[8,"R",38418],[8,"DMA_INFIFO_FULL_WM_INT_ENA_R",38418],[5,"INT_ENA_SPEC",38418],[8,"DMA_INFIFO_FULL_WM_INT_ENA_W",38418],[8,"IN_DONE_INT_ENA_R",38418],[8,"IN_DONE_INT_ENA_W",38418],[8,"IN_DSCR_EMPTY_INT_ENA_R",38418],[8,"IN_DSCR_EMPTY_INT_ENA_W",38418],[8,"IN_DSCR_ERR_INT_ENA_R",38418],[8,"IN_DSCR_ERR_INT_ENA_W",38418],[8,"IN_ERR_EOF_INT_ENA_R",38418],[8,"IN_ERR_EOF_INT_ENA_W",38418],[8,"IN_SUC_EOF_INT_ENA_R",38418],[8,"IN_SUC_EOF_INT_ENA_W",38418],[8,"OUT_DONE_INT_ENA_R",38418],[8,"OUT_DONE_INT_ENA_W",38418],[8,"OUT_DSCR_ERR_INT_ENA_R",38418],[8,"OUT_DSCR_ERR_INT_ENA_W",38418],[8,"OUT_EOF_INT_ENA_R",38418],[8,"OUT_EOF_INT_ENA_W",38418],[8,"OUT_TOTAL_EOF_INT_ENA_R",38418],[8,"OUT_TOTAL_EOF_INT_ENA_W",38418],[8,"OUTLINK_EOF_ERR_INT_ENA_R",38418],[8,"OUTLINK_EOF_ERR_INT_ENA_W",38418],[8,"RX_HUNG_INT_ENA_R",38418],[8,"RX_HUNG_INT_ENA_W",38418],[8,"RX_START_INT_ENA_R",38418],[8,"RX_START_INT_ENA_W",38418],[8,"SEND_A_Q_INT_ENA_R",38418],[8,"SEND_A_Q_INT_ENA_W",38418],[8,"SEND_S_Q_INT_ENA_R",38418],[8,"SEND_S_Q_INT_ENA_W",38418],[8,"TX_HUNG_INT_ENA_R",38418],[8,"TX_HUNG_INT_ENA_W",38418],[8,"TX_START_INT_ENA_R",38418],[8,"TX_START_INT_ENA_W",38418],[8,"R",38497],[8,"DMA_INFIFO_FULL_WM_INT_RAW_R",38497],[8,"IN_DONE_INT_RAW_R",38497],[8,"IN_DSCR_EMPTY_INT_RAW_R",38497],[8,"IN_DSCR_ERR_INT_RAW_R",38497],[8,"IN_ERR_EOF_INT_RAW_R",38497],[8,"IN_SUC_EOF_INT_RAW_R",38497],[8,"OUT_DONE_INT_RAW_R",38497],[8,"OUT_DSCR_ERR_INT_RAW_R",38497],[8,"OUT_EOF_INT_RAW_R",38497],[8,"OUT_TOTAL_EOF_INT_RAW_R",38497],[8,"OUTLINK_EOF_ERR_INT_RAW_R",38497],[8,"RX_HUNG_INT_RAW_R",38497],[8,"RX_START_INT_RAW_R",38497],[8,"SEND_A_Q_INT_RAW_R",38497],[8,"SEND_S_Q_INT_RAW_R",38497],[8,"TX_HUNG_INT_RAW_R",38497],[8,"TX_START_INT_RAW_R",38497],[8,"R",38540],[8,"DMA_INFIFO_FULL_WM_INT_ST_R",38540],[8,"IN_DONE_INT_ST_R",38540],[8,"IN_DSCR_EMPTY_INT_ST_R",38540],[8,"IN_DSCR_ERR_INT_ST_R",38540],[8,"IN_ERR_EOF_INT_ST_R",38540],[8,"IN_SUC_EOF_INT_ST_R",38540],[8,"OUT_DONE_INT_ST_R",38540],[8,"OUT_DSCR_ERR_INT_ST_R",38540],[8,"OUT_EOF_INT_ST_R",38540],[8,"OUT_TOTAL_EOF_INT_ST_R",38540],[8,"OUTLINK_EOF_ERR_INT_ST_R",38540],[8,"RX_HUNG_INT_ST_R",38540],[8,"RX_START_INT_ST_R",38540],[8,"SEND_A_Q_INT_ST_R",38540],[8,"SEND_S_Q_INT_ST_R",38540],[8,"TX_HUNG_INT_ST_R",38540],[8,"TX_START_INT_ST_R",38540],[8,"W",38583],[8,"R",38583],[8,"PKT_THRS_R",38583],[5,"PKT_THRES_SPEC",38583],[8,"PKT_THRS_W",38583],[8,"W",38598],[8,"R",38598],[8,"SEND_Q0_WORD0_R",38598],[5,"Q0_WORD0_SPEC",38598],[8,"SEND_Q0_WORD0_W",38598],[8,"W",38613],[8,"R",38613],[8,"SEND_Q0_WORD1_R",38613],[5,"Q0_WORD1_SPEC",38613],[8,"SEND_Q0_WORD1_W",38613],[8,"W",38628],[8,"R",38628],[8,"SEND_Q1_WORD0_R",38628],[5,"Q1_WORD0_SPEC",38628],[8,"SEND_Q1_WORD0_W",38628],[8,"W",38643],[8,"R",38643],[8,"SEND_Q1_WORD1_R",38643],[5,"Q1_WORD1_SPEC",38643],[8,"SEND_Q1_WORD1_W",38643],[8,"W",38658],[8,"R",38658],[8,"SEND_Q2_WORD0_R",38658],[5,"Q2_WORD0_SPEC",38658],[8,"SEND_Q2_WORD0_W",38658],[8,"W",38673],[8,"R",38673],[8,"SEND_Q2_WORD1_R",38673],[5,"Q2_WORD1_SPEC",38673],[8,"SEND_Q2_WORD1_W",38673],[8,"W",38688],[8,"R",38688],[8,"SEND_Q3_WORD0_R",38688],[5,"Q3_WORD0_SPEC",38688],[8,"SEND_Q3_WORD0_W",38688],[8,"W",38703],[8,"R",38703],[8,"SEND_Q3_WORD1_R",38703],[5,"Q3_WORD1_SPEC",38703],[8,"SEND_Q3_WORD1_W",38703],[8,"W",38718],[8,"R",38718],[8,"SEND_Q4_WORD0_R",38718],[5,"Q4_WORD0_SPEC",38718],[8,"SEND_Q4_WORD0_W",38718],[8,"W",38733],[8,"R",38733],[8,"SEND_Q4_WORD1_R",38733],[5,"Q4_WORD1_SPEC",38733],[8,"SEND_Q4_WORD1_W",38733],[8,"W",38748],[8,"R",38748],[8,"SEND_Q5_WORD0_R",38748],[5,"Q5_WORD0_SPEC",38748],[8,"SEND_Q5_WORD0_W",38748],[8,"W",38763],[8,"R",38763],[8,"SEND_Q5_WORD1_R",38763],[5,"Q5_WORD1_SPEC",38763],[8,"SEND_Q5_WORD1_W",38763],[8,"W",38778],[8,"R",38778],[8,"SEND_Q6_WORD0_R",38778],[5,"Q6_WORD0_SPEC",38778],[8,"SEND_Q6_WORD0_W",38778],[8,"W",38793],[8,"R",38793],[8,"SEND_Q6_WORD1_R",38793],[5,"Q6_WORD1_SPEC",38793],[8,"SEND_Q6_WORD1_W",38793],[8,"R",38808],[8,"ALWAYS_SEND_EN_R",38808],[8,"W",38808],[5,"QUICK_SENT_SPEC",38808],[8,"ALWAYS_SEND_EN_W",38808],[8,"ALWAYS_SEND_NUM_R",38808],[8,"ALWAYS_SEND_NUM_W",38808],[8,"SINGLE_SEND_EN_R",38808],[8,"SINGLE_SEND_EN_W",38808],[8,"SINGLE_SEND_NUM_R",38808],[8,"SINGLE_SEND_NUM_W",38808],[8,"R",38835],[8,"RX_HEAD_R",38835],[8,"R",38846],[8,"STATE0_R",38846],[8,"R",38857],[8,"STATE1_R",38857],[5,"IDLE_SPEC",835],[5,"ACCESS_CHECK_SPEC",2357],[5,"APP_CPU_RECORD_PDEBUGDATA_SPEC",3532],[5,"APP_CPU_RECORD_PDEBUGINST_SPEC",3543],[5,"APP_CPU_RECORD_PDEBUGLS0ADDR_SPEC",3554],[5,"APP_CPU_RECORD_PDEBUGLS0DATA_SPEC",3565],[5,"APP_CPU_RECORD_PDEBUGLS0STAT_SPEC",3576],[5,"APP_CPU_RECORD_PDEBUGPC_SPEC",3587],[5,"APP_CPU_RECORD_PDEBUGSTATUS_SPEC",3598],[5,"APP_CPU_RECORD_PID_SPEC",3609],[5,"APP_CPU_RECORD_STATUS_SPEC",3620],[5,"APP_DCACHE_DBUG1_SPEC",3662],[5,"APP_DCACHE_DBUG2_SPEC",3673],[5,"APP_DCACHE_DBUG4_SPEC",3725],[5,"APP_DCACHE_DBUG5_SPEC",3736],[5,"APP_DCACHE_DBUG6_SPEC",3747],[5,"APP_DCACHE_DBUG7_SPEC",3758],[5,"APP_DCACHE_DBUG8_SPEC",3769],[5,"APP_DCACHE_DBUG9_SPEC",3780],[5,"APP_INTR_STATUS_0_SPEC",3941],[5,"APP_INTR_STATUS_1_SPEC",3952],[5,"APP_INTR_STATUS_2_SPEC",3963],[5,"APP_INTRUSION_STATUS_SPEC",3989],[5,"MEM_ACCESS_DBUG0_SPEC",5714],[5,"MEM_ACCESS_DBUG1_SPEC",5741],[5,"PRO_CPU_RECORD_PDEBUGLS0ADDR_SPEC",6641],[5,"PRO_CPU_RECORD_PDEBUGLS0DATA_SPEC",6652],[5,"PRO_CPU_RECORD_PDEBUGPC_SPEC",6716],[5,"PRO_CPU_RECORD_PID_SPEC",6748],[5,"PRO_CPU_RECORD_STATUS_SPEC",6759],[5,"PRO_DCACHE_DBUG1_SPEC",6801],[5,"PRO_DCACHE_DBUG2_SPEC",6812],[5,"PRO_DCACHE_DBUG4_SPEC",6864],[5,"PRO_DCACHE_DBUG5_SPEC",6875],[5,"PRO_DCACHE_DBUG6_SPEC",6886],[5,"PRO_DCACHE_DBUG7_SPEC",6897],[5,"PRO_DCACHE_DBUG8_SPEC",6908],[5,"PRO_DCACHE_DBUG9_SPEC",6919],[5,"PRO_INTR_STATUS_0_SPEC",7080],[5,"PRO_INTR_STATUS_1_SPEC",7091],[5,"PRO_INTR_STATUS_2_SPEC",7102],[5,"PRO_INTRUSION_STATUS_SPEC",7128],[5,"BLK0_RDATA0_SPEC",8904],[5,"BLK0_RDATA1_SPEC",8923],[5,"BLK1_RDATA0_SPEC",9314],[5,"BLK1_RDATA1_SPEC",9325],[5,"BLK1_RDATA2_SPEC",9336],[5,"BLK1_RDATA3_SPEC",9347],[5,"BLK1_RDATA4_SPEC",9358],[5,"BLK1_RDATA5_SPEC",9369],[5,"BLK1_RDATA6_SPEC",9380],[5,"BLK1_RDATA7_SPEC",9391],[5,"BLK2_RDATA0_SPEC",9522],[5,"BLK2_RDATA1_SPEC",9533],[5,"BLK2_RDATA2_SPEC",9544],[5,"BLK2_RDATA3_SPEC",9555],[5,"BLK2_RDATA4_SPEC",9566],[5,"BLK2_RDATA5_SPEC",9577],[5,"BLK2_RDATA6_SPEC",9588],[5,"BLK2_RDATA7_SPEC",9599],[5,"BLK3_RDATA0_SPEC",9730],[5,"BLK3_RDATA1_SPEC",9743],[5,"BLK3_RDATA2_SPEC",9756],[5,"BLK3_RDATA4_SPEC",9794],[5,"BLK3_RDATA5_SPEC",9805],[5,"BLK3_RDATA6_SPEC",9818],[5,"BLK3_RDATA7_SPEC",9829],[5,"BLK3_WDATA4_SPEC",9912],[5,"DEC_STATUS_SPEC",10063],[5,"INT_RAW_SPEC",10107],[5,"INT_ST_SPEC",10120],[5,"STATUS_SPEC",10133],[5,"DMARXBASEADDR_SPEC",10429],[5,"DMARXCURRADDR_BUF_SPEC",10440],[5,"DMARXCURRDESC_SPEC",10449],[5,"DMARXPOLLDEMAND_SPEC",10458],[5,"DMATXBASEADDR_SPEC",10558],[5,"DMATXCURRADDR_BUF_SPEC",10569],[5,"DMATXCURRDESC_SPEC",10578],[5,"DMATXPOLLDEMAND_SPEC",10587],[5,"EX_DATE_SPEC",10680],[5,"EMACADDR0LOW_SPEC",10909],[5,"EMACADDR1LOW_SPEC",10947],[5,"EMACADDR2LOW_SPEC",10985],[5,"EMACADDR3LOW_SPEC",11023],[5,"EMACADDR4LOW_SPEC",11061],[5,"EMACADDR5LOW_SPEC",11099],[5,"EMACADDR6LOW_SPEC",11137],[5,"EMACADDR7LOW_SPEC",11175],[5,"EMACCSTATUS_SPEC",11277],[5,"EMACDEBUG_SPEC",11292],[5,"EMACINTS_SPEC",11457],[5,"EMACLPI_CRS_SPEC",11470],[5,"EMACLPITIMERSCONTROL_SPEC",11497],[5,"PMT_CSR_SPEC",11544],[5,"PMT_RWUFFR_SPEC",11569],[5,"DONE_SPEC",11623],[5,"ACPU_INT_SPEC",12267],[5,"ACPU_INT1_SPEC",12278],[5,"ACPU_NMI_INT_SPEC",12289],[5,"ACPU_NMI_INT1_SPEC",12300],[5,"CALI_DATA_SPEC",12345],[5,"CPUSDIO_INT_SPEC",12360],[5,"PCPU_INT_SPEC",12664],[5,"PCPU_INT1_SPEC",12675],[5,"PCPU_NMI_INT_SPEC",12686],[5,"PCPU_NMI_INT1_SPEC",12697],[5,"STRAP_SPEC",12844],[5,"DATA_SPEC",13391],[5,"FIFO_START_ADDR_SPEC",13460],[5,"INT_RAW_SPEC",13570],[5,"INT_STATUS_SPEC",13605],[5,"RXFIFO_ST_SPEC",13640],[5,"SR_SPEC",13834],[5,"IN_EOF_DES_ADDR_SPEC",14438],[5,"INLINK_DSCR_SPEC",14495],[5,"INLINK_DSCR_BF0_SPEC",14506],[5,"INLINK_DSCR_BF1_SPEC",14517],[5,"INT_RAW_SPEC",14651],[5,"INT_ST_SPEC",14694],[5,"LC_STATE0_SPEC",14827],[5,"LC_STATE1_SPEC",14838],[5,"OUT_EOF_BFR_DES_ADDR_SPEC",14849],[5,"OUT_EOF_DES_ADDR_SPEC",14860],[5,"OUTLINK_DSCR_SPEC",14919],[5,"OUTLINK_DSCR_BF0_SPEC",14930],[5,"OUTLINK_DSCR_BF1_SPEC",14941],[5,"STATE_SPEC",15211],[5,"HSCH_DUTY_R_SPEC",17692],[5,"HSTIMER_VALUE_SPEC",17749],[5,"INT_RAW_SPEC",17925],[5,"INT_ST_SPEC",17982],[5,"LSCH_DUTY_R_SPEC",18112],[5,"LSTIMER_VALUE_SPEC",18173],[5,"CAP_CH0_SPEC",18414],[5,"CAP_CH1_SPEC",18454],[5,"CAP_CH2_SPEC",18494],[5,"CAP_STATUS_SPEC",18534],[5,"FH0_STATUS_SPEC",19134],[5,"FH1_STATUS_SPEC",19249],[5,"FH2_STATUS_SPEC",19364],[5,"INT_RAW_SPEC",20289],[5,"INT_ST_SPEC",20358],[5,"TIMER0_STATUS_SPEC",20492],[5,"TIMER1_STATUS_SPEC",20578],[5,"TIMER2_STATUS_SPEC",20664],[5,"INT_RAW_SPEC",21104],[5,"INT_ST_SPEC",21129],[5,"U_CNT_SPEC",21154],[5,"CHADDR_SPEC",21455],[5,"CHDATA_SPEC",21587],[5,"CHSTATUS_SPEC",21598],[5,"INT_RAW_SPEC",21785],[5,"INT_ST_SPEC",21838],[5,"DATA_SPEC",21902],[5,"CLEAN_SPEC",21956],[5,"M_MEM_SPEC",21982],[5,"X_MEM_SPEC",22062],[5,"Y_MEM_SPEC",22073],[5,"Z_MEM_SPEC",22084],[5,"DIAG1_SPEC",22621],[5,"EXT_WAKEUP1_STATUS_SPEC",22871],[5,"INT_RAW_SPEC",23078],[5,"INT_ST_SPEC",23105],[5,"LOW_POWER_ST_SPEC",23132],[5,"TIME0_SPEC",23761],[5,"TIME1_SPEC",23772],[5,"DATA_SPEC",24207],[5,"INT_EN_SPEC",24294],[5,"INT_ST_SPEC",24334],[5,"IN_SPEC",24727],[5,"BUFADDR_SPEC",26086],[5,"CDETECT_SPEC",26154],[5,"DSCADDR_SPEC",26467],[5,"HCON_SPEC",26535],[5,"MINTSTS_SPEC",26667],[5,"RESP0_SPEC",26692],[5,"RESP1_SPEC",26703],[5,"RESP2_SPEC",26714],[5,"RESP3_SPEC",26725],[5,"STATUS_SPEC",26770],[5,"TBBCNT_SPEC",26799],[5,"TCBCNT_SPEC",26810],[5,"VERID_SPEC",26870],[5,"WRTPRT_SPEC",26881],[5,"SAR_READ_STATUS1_SPEC",27489],[5,"SAR_READ_STATUS2_SPEC",27500],[5,"SAR_TOUCH_OUT1_SPEC",27743],[5,"SAR_TOUCH_OUT2_SPEC",27756],[5,"SAR_TOUCH_OUT3_SPEC",27769],[5,"SAR_TOUCH_OUT4_SPEC",27782],[5,"SAR_TOUCH_OUT5_SPEC",27795],[5,"SHA1_BUSY_SPEC",28100],[5,"SHA256_BUSY_SPEC",28147],[5,"SHA384_BUSY_SPEC",28194],[5,"SHA512_BUSY_SPEC",28241],[5,"_0_DONE_DSCR_ADDR_SPEC",28560],[5,"_0_DSCR_CNT_SPEC",28571],[5,"_0_EOF_START_DES_SPEC",28599],[5,"_0_LENGTH_SPEC",28660],[5,"_0_PUSH_DSCR_ADDR_SPEC",28671],[5,"_0_RXLINK_DSCR_SPEC",28682],[5,"_0_RXLINK_DSCR_BF0_SPEC",28693],[5,"_0_RXLINK_DSCR_BF1_SPEC",28704],[5,"_0_RXPKTU_E_DSCR_SPEC",28745],[5,"_0_RXPKTU_H_DSCR_SPEC",28756],[5,"_0_STATE0_SPEC",28767],[5,"_0_STATE1_SPEC",28778],[5,"_0_SUB_START_DES_SPEC",28789],[5,"_0_TO_EOF_BFR_DES_ADDR_SPEC",28800],[5,"_0_TO_EOF_DES_ADDR_SPEC",28811],[5,"_0_TX_EOF_DES_ADDR_SPEC",28822],[5,"_0_TX_ERREOF_DES_ADDR_SPEC",28833],[5,"_0_TXLINK_DSCR_SPEC",28844],[5,"_0_TXLINK_DSCR_BF0_SPEC",28855],[5,"_0_TXLINK_DSCR_BF1_SPEC",28866],[5,"_0_TXPKTU_E_DSCR_SPEC",28907],[5,"_0_TXPKTU_H_DSCR_SPEC",28918],[5,"_0INT_RAW_SPEC",29231],[5,"_0INT_ST_SPEC",29294],[5,"_0INT_ST1_SPEC",29357],[5,"_1_RXLINK_DSCR_SPEC",29556],[5,"_1_RXLINK_DSCR_BF0_SPEC",29567],[5,"_1_RXLINK_DSCR_BF1_SPEC",29578],[5,"_1_STATE0_SPEC",29589],[5,"_1_STATE1_SPEC",29600],[5,"_1_TO_EOF_BFR_DES_ADDR_SPEC",29611],[5,"_1_TO_EOF_DES_ADDR_SPEC",29622],[5,"_1_TX_EOF_DES_ADDR_SPEC",29633],[5,"_1_TX_ERREOF_DES_ADDR_SPEC",29644],[5,"_1_TXLINK_DSCR_SPEC",29655],[5,"_1_TXLINK_DSCR_BF0_SPEC",29666],[5,"_1_TXLINK_DSCR_BF1_SPEC",29677],[5,"_1INT_RAW_SPEC",29970],[5,"_1INT_ST_SPEC",30029],[5,"_1INT_ST1_SPEC",30088],[5,"CMD_INFOR0_SPEC",30341],[5,"CMD_INFOR1_SPEC",30352],[5,"RX_STATUS_SPEC",30672],[5,"SDIO_CRC_ST0_SPEC",30689],[5,"SDIO_ST_SPEC",30723],[5,"TOKEN_LAT_SPEC",30763],[5,"TX_STATUS_SPEC",30791],[5,"HOST_SLC0_HOST_PF_SPEC",31011],[5,"HOST_SLC0HOST_INT_RAW_SPEC",31544],[5,"HOST_SLC0HOST_INT_ST_SPEC",31605],[5,"HOST_SLC0HOST_TOKEN_RDATA_SPEC",31696],[5,"HOST_SLC1_HOST_PF_SPEC",31732],[5,"HOST_SLC1HOST_INT_RAW_SPEC",32265],[5,"HOST_SLC1HOST_INT_ST_SPEC",32326],[5,"HOST_SLC1HOST_TOKEN_RDATA_SPEC",32402],[5,"HOST_SLC_APBWIN_RDATA_SPEC",32461],[5,"HOST_SLCHOST_CHECK_SUM0_SPEC",32487],[5,"HOST_SLCHOST_CHECK_SUM1_SPEC",32498],[5,"HOST_SLCHOST_GPIO_IN0_SPEC",33029],[5,"HOST_SLCHOST_GPIO_IN1_SPEC",33040],[5,"HOST_SLCHOST_GPIO_STATUS0_SPEC",33051],[5,"HOST_SLCHOST_GPIO_STATUS1_SPEC",33062],[5,"HOST_SLCHOST_INF_ST_SPEC",33073],[5,"HOST_SLCHOST_PKT_LEN_SPEC",33088],[5,"HOST_SLCHOST_PKT_LEN0_SPEC",33101],[5,"HOST_SLCHOST_PKT_LEN1_SPEC",33112],[5,"HOST_SLCHOST_PKT_LEN2_SPEC",33123],[5,"HOST_SLCHOST_STATE_W0_SPEC",33172],[5,"HOST_SLCHOST_STATE_W1_SPEC",33189],[5,"HOST_SLCHOST_WIN_CMD_SPEC",33234],[5,"ADDR_SPEC",33487],[5,"DATE_SPEC",33811],[5,"DMA_INT_RAW_SPEC",34014],[5,"DMA_INT_ST_SPEC",34041],[5,"DMA_RSTATUS_SPEC",34095],[5,"DMA_STATUS_SPEC",34106],[5,"DMA_TSTATUS_SPEC",34119],[5,"EXT2_SPEC",34176],[5,"IN_ERR_EOF_DES_ADDR_SPEC",34202],[5,"IN_SUC_EOF_DES_ADDR_SPEC",34213],[5,"INLINK_DSCR_SPEC",34224],[5,"INLINK_DSCR_BF0_SPEC",34235],[5,"INLINK_DSCR_BF1_SPEC",34246],[5,"OUT_EOF_BFR_DES_ADDR_SPEC",34287],[5,"OUT_EOF_DES_ADDR_SPEC",34298],[5,"OUTLINK_DSCR_SPEC",34309],[5,"OUTLINK_DSCR_BF0_SPEC",34320],[5,"OUTLINK_DSCR_BF1_SPEC",34331],[5,"INT_RAW_TIMERS_SPEC",35290],[5,"INT_ST_TIMERS_SPEC",35307],[5,"LACTHI_SPEC",35405],[5,"LACTLO_SPEC",35416],[5,"RTCCALICFG1_SPEC",35540],[5,"T0HI_SPEC",35620],[5,"T0LO_SPEC",35631],[5,"T1HI_SPEC",35768],[5,"T1LO_SPEC",35779],[5,"ARB_LOST_CAP_SPEC",36200],[5,"ERR_CODE_CAP_SPEC",36487],[5,"INT_RAW_SPEC",36556],[5,"RX_MESSAGE_CNT_SPEC",36621],[5,"STATUS_SPEC",36632],[5,"HIGHPULSE_SPEC",37089],[5,"INT_RAW_SPEC",37273],[5,"INT_ST_SPEC",37320],[5,"LOWPULSE_SPEC",37367],[5,"MEM_CNT_STATUS_SPEC",37378],[5,"MEM_RX_STATUS_SPEC",37438],[5,"MEM_TX_STATUS_SPEC",37453],[5,"NEGPULSE_SPEC",37464],[5,"POSPULSE_SPEC",37475],[5,"RXD_CNT_SPEC",37525],[5,"STATUS_SPEC",37551],[5,"ACK_NUM_SPEC",37765],[5,"DMA_IN_DSCR_SPEC",37968],[5,"DMA_IN_DSCR_BF0_SPEC",37979],[5,"DMA_IN_DSCR_BF1_SPEC",37990],[5,"DMA_IN_ERR_EOF_DES_ADDR_SPEC",38001],[5,"DMA_IN_STATUS_SPEC",38062],[5,"DMA_IN_SUC_EOF_DES_ADDR_SPEC",38077],[5,"DMA_OUT_DSCR_SPEC",38088],[5,"DMA_OUT_DSCR_BF0_SPEC",38099],[5,"DMA_OUT_DSCR_BF1_SPEC",38110],[5,"DMA_OUT_EOF_BFR_DES_ADDR_SPEC",38121],[5,"DMA_OUT_EOF_DES_ADDR_SPEC",38132],[5,"DMA_OUT_STATUS_SPEC",38191],[5,"INT_RAW_SPEC",38497],[5,"INT_ST_SPEC",38540],[5,"RX_HEAD_SPEC",38835],[5,"STATE0_SPEC",38846],[5,"STATE1_SPEC",38857]],"b":[]}],\
["esp_hal",{"doc":"<code>no_std</code> HAL implementations for the peripherals which are …","t":"PGEFEPEEEEEEEEECCNNNNCNCECCQQQQCXNNNNNNHCCCNNCNNCECNCCCCCNCCCCCCNCCCCNCNNNNCNNCNEEFFFFKPTPPTPPGRPGNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCFKKFFGPPPPTGPPPPNNONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMONONNNNNNNNNNNNNNNFFNNNNNNNNNNNNNNNNNNKPPPFFGPPPGONNNNNNNNNNNNONNNMNNNNNNNONNNNNNONNNNNNNNNNNNOFPFGFNNNNNNNNNNNNNNNNNNNNNNONNNNNNNNNNNNNNNNNNFNNNNNNNNNNNNNPKPFFFKPFFFGGGKKTPPFFFFFKPFFFFFKKPPKPPRKKPKKRKKPFFFFFKPFFFFFKKKRKKOOMMNNOONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOOOOMMNNNNNMMNNNNNNMNNNNMNNNNNNNNNNNNNOONMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNMNMMNNMNNNNMNNNNMNNNNMNNNNOOMMNNNNMMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMMNNNNNMMNNNNNNMMMMNNNNMNNNNMMNNNNNMMNNNNNNMMNNMNNNNMNNNNMNNNNMNNNNMNNNNNMNNNNNOOMMNNNNNMMNNNNNNMMNNMNNNNMNNNNNMNMMNNNNMNMNOONMNNNNMNNNNMNNNNONNMNNNNMNNNNMNNNNMNNNNMNNNNMNNNNMNNNNMNNNNOOMNNNNMNNNNMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOONNNNNNNNNNNNNNNNNNNNNNNNNNNNNMMNNNNNMMNNNNNNMMNNMNNNNMNNNNMMOOSSSSSSSSSSSSSSSSSSGSSSSSSSFFPPPPPSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSPSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPPPPPPPPFGFKPFPPPPPPPPPPPPPPPPPPPPPPPPPPPPPRPPPPPPPPGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPGPFPPPPPPPPPPPPPPPPPPIFIIFIFIFIFIFIFIFIFIFIFFIIFIFIFIFIFIFIFIFFIIFIFIFIFIFIFIFIFFIFIFIFIFIFIFFKPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPSFFKGRFFPPPPPPPPPPPPPPPPPPPPPSSISSFFKGIPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPKRFFFFPPPPPPPPPPPPPPPPFKFKKKPPGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPRPPPPPPPPPPPPPPFPPPPPPPPPPPPPPPPPPPPPPPPSNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNHMNNMNNHMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNMNNMNNMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNMNNMNNNNNNNNNNNMNNNMNNOMNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNMNNNNNNNNNNNNMNNMNNNNNNMNNMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNPPPGPPFKPNNNNNNNNNNNNNMNNNNNNNNNNNMNNNMMMMNNNNNNNNNNNNNNNNNPPGPGFKKFFFKKFPPKGPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOONNNNNNNNNNNNNNNMNMNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNMNMNGGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPGPPPNNNNNNHNNNHHNNNNNNNNHNNNHNNNNNNNNNNNPFFGFKNNNNNNNNCNNNNNNNNNNNNNNNCNNNNNNNNNNNNFPPPPPPPPPKKPPPPGPGGPPNNNNNNNNNNNCMNMNNMNNNNNNNNNNNNNNNNMNMNNNMNMNNMNMNNNNNNNNNNNNNNFPGPNNNNNNONNNNNNOONNNNNNPPRPGGGGFPPPPKKKNNNNNNNNNNNNNNCMNMNNNNNNNNNNNNNNNMNMNMNNMNMNNNNNNMNNNNNNNNNNNNNNNNNMNNFGPPPPPPPPPPPPPPPPPPPPNNNNONNONNONNNNNNNNNNFFFKMNNNNNNNNMNNNNNNNNNCOOOMCOOONNNNNNNNNNNNNFFPPGFFFFTTTPPPTTTTGNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNGPPPPGFFPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFNNCNNNNNNNCFPPFGPPGPPPGFPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNONNNNNNOOOOONNNNNNNNNNNNNNNNNNNNFGFPPPPPGPPFPPPPPPPPGNNNNNNNNNNNNNNNNNNNNNNNNNNONNNNNNNNNNNNNNNOONNNNNNNNOONNNOOOONNNNNNNNNNNNNNNNNNNORKFNNMNNNNNNNNNNNNFOFOFOFOFOFOPPPPFOFOFOFOPPFOFOPPPPFOPPFOFOFOFOPPFOPFOPFOGFOPFOFOPFOPPPPPFOFOPFOTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTFFOPFOFOPPFOFOPPPPFOPFOFOFOFOPFOPPFOPPFOPPFOPPPPPPPPPPPPPPPPPPFOFOFOPFOPFOPFOPFOPFOPPFOPPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNRRRRRRRRRRRRRRRRRRRRRMMMMRRRRRRRRKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKEEEEEEEEEEEEEEEEKKKKNNMMMMMMMMMMMMMMXMMMMMMMMMMXMMMMMMMMQMMMMMMMMEXMMMMMMMMMMMMMMMMMNMMMMMMMMMMMNSSHPPPPPPPGPPPPPPNNNNNHHNHHNNNFFGPPFFKFKFFPKFKPNNNNNNNNNNNNNNNNNNOOOOOOOOOOOOOOOOOONNNNNNNNNNONNNNNNNNNNNNNNNOOONNNNNNNNNNOOOONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFNNNNNNNNNNNNNNNNCCHHHHHHFFNNNNNNHNNNNNNNNNNNNNNNNNNNNNNNRKRFKFFFNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNFFFFFFFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPPPPPPPPPPPFFGPPPFGPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNHNNNNHNNNNNNNNNOCNNNHHNNNNNNNNNNNNNNNNNSSGFFPPPSSSSSSSSSSSSSSSSSSSSSSSSFFPSSKFGMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPPPPFGNNNNNNNNNNNNNNNNNNNNNNPPKGPFFKKPPPPPPPGGPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPGPPPPPPPPPPPPPPPPRKKKKPPFNNNNNNNNNNNNMCNNMNNNNNNNNNNMMNNCMNNNNNNMMNNNMMMMMMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNFFFKKNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMMNNEEEEPPFPPPPPPPPRPGPFKGPPPGPPPPFPPFKFPPPPPPPMNNNNNNNNNNNNNNNNNONOMNMNNNNNNNNNMNNNNNNNNNONNMNMNOMNNNNNNNNNNNNNNNNNNNNNNNNPGKFFFPFKPFNNNNNNNNNNNNNMNNNMMNNNNNMNNNMNNNNNNNNNNNNNNNNNNMNNMNNMNNMNNMNNNNNMNNMMNNMNNMNNMNNMNNMNNNNNOONNNNNNNNNNNNNNNNNNMNNNOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOFNNNNNNNNNPPPPGPPPGFTKTTFFFONNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNONNONNNNNNNNNNNNOONNNNNNIPFFTKGPFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNFGKPFFKFFNNNNNNNNNNNNNNNCMNNMNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNMNNMONMNNNNNNNNNNNNNNNNONMNNNNNNMNNNNNNNNNFFGPPPPGPPPPPPGNONNNNNNNNNNONNNNONONNNNNNNNNNNNNONNNNNNONNNOONONNNNNNNNNNNNNNNN","n":["AppCpu","Cpu","Delay","FlashSafeDma","IO","ProCpu","Rmt","Rng","Rtc","Rwdt","Timer","Uart","UartRx","UartTx","adc","aes","analog","borrow","borrow","borrow_mut","borrow_mut","clock","clone","cpu_control","dac","delay","dma","dma_buffers","dma_circular_buffers","dma_circular_descriptors","dma_descriptors","efuse","entry","eq","fmt","free","from","from","from_repr","get_core","gpio","i2c","i2s","inner","inner_mut","interrupt","into","into","ledc","macros","mcpwm","new","pcnt","peripheral","peripherals","prelude","psram","read","reset","rmt","rng","rom","rsa","rtc_cntl","send","sha","spi","system","timer","transfer","trapframe","try_from","try_from","try_into","try_into","twai","type_id","type_id","uart","write","xtensa_lx","xtensa_lx_rt","Aes","Aes128","Aes192","Aes256","AesFlavour","BigEndian","DECRYPT_MODE","Decryption128","Decryption256","ENCRYPT_MODE","Encryption128","Encryption256","Endianness","KeyType","LittleEndian","Mode","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","from","from","from","from","from","from","into","into","into","into","into","into","new","process","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","write_endianness","adc","dac","ADC","AdcCalScheme","AdcChannel","AdcConfig","AdcPin","Attenuation","Attenuation0dB","Attenuation11dB","Attenuation2p5dB","Attenuation6dB","CHANNEL","Resolution","Resolution10Bit","Resolution11Bit","Resolution12Bit","Resolution9Bit","adc_cal","adc_val","attenuations","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","channel","clone","clone","default","disable_hall_sensor","enable_hall_sensor","enable_pin","eq","eq","fmt","from","from","from","from","from","into","into","into","into","into","new","new","new_cal","pin","read","resolution","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","DAC1","DAC2","borrow","borrow","borrow_mut","borrow_mut","from","from","into","into","new","new","try_from","try_from","try_into","try_into","type_id","type_id","write","write","Clock","Clock160MHz","Clock240MHz","Clock80MHz","ClockControl","Clocks","CpuClock","RtcXtalFreq26M","RtcXtalFreq40M","RtcXtalFreqOther","XtalClock","apb_clock","boot_defaults","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","configure","cpu_clock","fmt","fmt","freeze","frequency","frequency","frequency","from","from","from","from","hz","i2c_clock","into","into","into","into","max","mhz","pwm_clock","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","xtal_clock","AppCoreGuard","CoreAlreadyRunning","CpuControl","Error","Stack","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","bottom","clone","drop","eq","fmt","from","from","from","from","into","into","into","into","len","mem","new","new","park_core","start_app_core","top","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","unpark_core","Delay","borrow","borrow_mut","clone","delay_micros","delay_ms","delay_nanos","delay_us","from","into","new","try_from","try_into","type_id","Aes","AesPeripheral","BufferTooSmall","Channel","ChannelRx","ChannelTx","ChannelTypes","DescriptorError","Dma","DmaDescriptor","DmaDescriptorFlags","DmaError","DmaPeripheral","DmaPriority","DmaTransfer","DmaTransferRxTx","EMPTY","Exhausted","I2s0","I2s0DmaChannel","I2s0DmaChannelCreator","I2s0DmaChannelRxImpl","I2s0DmaChannelTxImpl","I2s0DmaSuitablePeripheral","I2s0Peripheral","I2s1","I2s1DmaChannel","I2s1DmaChannelCreator","I2s1DmaChannelRxImpl","I2s1DmaChannelTxImpl","I2s1DmaSuitablePeripheral","I2s1Peripheral","I2sPeripheral","InvalidAlignment","InvalidDescriptorSize","LcdCamPeripheral","OutOfDescriptors","Overflow","P","ParlIoPeripheral","PeripheralMarker","Priority0","RegisterAccess","Rx","Rx","RxChannel","RxPrivate","Spi2","Spi2DmaChannel","Spi2DmaChannelCreator","Spi2DmaChannelRxImpl","Spi2DmaChannelTxImpl","Spi2DmaSuitablePeripheral","Spi2Peripheral","Spi3","Spi3DmaChannel","Spi3DmaChannelCreator","Spi3DmaChannelRxImpl","Spi3DmaChannelTxImpl","Spi3DmaSuitablePeripheral","Spi3Peripheral","SpiPeripheral","Tx","Tx","TxChannel","TxPrivate","_phantom","_phantom","available","available","available","available","available","available","bit","bit_range","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","buffer_len","buffer_start","burst_mode","burst_mode","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_in_interrupts","clear_in_interrupts","clear_in_interrupts","clear_in_interrupts","clear_in_interrupts","clear_out_interrupts","clear_out_interrupts","clear_out_interrupts","clear_out_interrupts","clear_out_interrupts","clone","clone","clone","clone","clone","configure","configure","configure","configure","descriptors","descriptors","descriptors_handled","drain_buffer","drain_buffer","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","has_dscr_empty_error","has_dscr_empty_error","has_eof_error","has_eof_error","has_error","has_error","has_error","has_error","has_in_descriptor_error","has_in_descriptor_error","has_in_descriptor_error","has_in_descriptor_error","has_in_descriptor_error","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_err_eof","has_in_descriptor_error_err_eof","has_in_descriptor_error_err_eof","has_in_descriptor_error_err_eof","has_in_descriptor_error_err_eof","has_out_descriptor_error","has_out_descriptor_error","has_out_descriptor_error","has_out_descriptor_error","has_out_descriptor_error","i2s0channel","i2s1channel","init","init","init","init","init","init","init_channel","init_channel","init_channel","init_channel","init_channel","init_channel","init_channel","init_channel","init_channel","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_done","is_done","is_done","is_done","is_done","is_done","is_done","is_done","is_in_done","is_in_done","is_in_done","is_in_done","is_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_eof","is_listening_eof","is_listening_eof","is_listening_eof","is_listening_in_eof","is_listening_in_eof","is_listening_in_eof","is_listening_in_eof","is_listening_in_eof","is_listening_out_eof","is_listening_out_eof","is_listening_out_eof","is_listening_out_eof","is_listening_out_eof","is_out_done","is_out_done","is_out_done","is_out_done","is_out_done","is_out_eof_interrupt_set","is_out_eof_interrupt_set","is_out_eof_interrupt_set","is_out_eof_interrupt_set","is_out_eof_interrupt_set","last_in_dscr_address","last_in_dscr_address","last_in_dscr_address","last_in_dscr_address","last_in_dscr_address","last_in_dscr_address","last_out_dscr_address","last_out_dscr_address","last_out_dscr_address","last_out_dscr_address","last_out_dscr_address","last_out_dscr_address","last_seen_handled_descriptor_ptr","last_seen_handled_descriptor_ptr","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_eof","listen_eof","listen_eof","listen_eof","listen_in_eof","listen_in_eof","listen_in_eof","listen_in_eof","listen_in_eof","listen_out_eof","listen_out_eof","listen_out_eof","listen_out_eof","listen_out_eof","new","pop","pop","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","push","push","push_with","push_with","read_buffer_start","read_descr_ptr","reset_descriptors_handled","reset_in","reset_in","reset_in","reset_in","reset_in","reset_out","reset_out","reset_out","reset_out","reset_out","reset_out_eof_interrupt","reset_out_eof_interrupt","reset_out_eof_interrupt","reset_out_eof_interrupt","reset_out_eof_interrupt","rx_impl","set_bit","set_bit_range","set_in_burstmode","set_in_burstmode","set_in_burstmode","set_in_burstmode","set_in_burstmode","set_in_descriptors","set_in_descriptors","set_in_descriptors","set_in_descriptors","set_in_descriptors","set_in_peripheral","set_in_peripheral","set_in_peripheral","set_in_peripheral","set_in_peripheral","set_in_priority","set_in_priority","set_in_priority","set_in_priority","set_in_priority","set_out_burstmode","set_out_burstmode","set_out_burstmode","set_out_burstmode","set_out_burstmode","set_out_descriptors","set_out_descriptors","set_out_descriptors","set_out_descriptors","set_out_descriptors","set_out_peripheral","set_out_peripheral","set_out_peripheral","set_out_peripheral","set_out_peripheral","set_out_priority","set_out_priority","set_out_priority","set_out_priority","set_out_priority","spi2channel","spi3channel","start_in","start_in","start_in","start_in","start_in","start_out","start_out","start_out","start_out","start_out","start_transfer","start_transfer","start_transfer","start_transfer","start_transfer","start_transfer","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","tx","tx_impl","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_eof","unlisten_eof","unlisten_eof","unlisten_eof","unlisten_in_eof","unlisten_in_eof","unlisten_in_eof","unlisten_in_eof","unlisten_in_eof","unlisten_out_eof","unlisten_out_eof","unlisten_out_eof","unlisten_out_eof","unlisten_out_eof","wait","wait","write_descr_ptr","write_offset","ABS_DONE_0","ABS_DONE_1","ADC1_TP_HIGH","ADC1_TP_LOW","ADC2_TP_HIGH","ADC2_TP_LOW","ADC_VREF","BLK3_PART_RESERVE","CHIP_CPU_FREQ_LOW","CHIP_CPU_FREQ_RATED","CHIP_PACKAGE","CHIP_PACKAGE_4BIT","CHIP_VER_REV1","CHIP_VER_REV2","CLK8M_FREQ","CODING_SCHEME","CONSOLE_DEBUG_DISABLE","CUSTOM_MAC_CRC","ChipType","DISABLE_APP_CPU","DISABLE_BT","DISABLE_DL_CACHE","DISABLE_DL_DECRYPT","DISABLE_DL_ENCRYPT","DISABLE_SDIO_HOST","DIS_CACHE","Efuse","EfuseField","Esp32D0wdq5","Esp32D0wdq6","Esp32D2wdq5","Esp32Picod2","Esp32Picod4","FLASH_CRYPT_CNT","FLASH_CRYPT_CONFIG","JTAG_DISABLE","KEY_STATUS","MAC_CRC","MAC_CUSTOM","MAC_FACTORY","MAC_VERSION","RD_DIS","RD_DIS_ADC1_TP_HIGH","RD_DIS_ADC1_TP_LOW","RD_DIS_ADC2_TP_HIGH","RD_DIS_ADC2_TP_LOW","RD_DIS_BLK3_PART_RESERVE","RD_DIS_BLOCK1","RD_DIS_BLOCK2","RD_DIS_BLOCK3","RD_DIS_CODING_SCHEME","RD_DIS_CUSTOM_MAC","RD_DIS_CUSTOM_MAC_CRC","RD_DIS_FLASH_CRYPT_CONFIG","RD_DIS_KEY_STATUS","RD_DIS_MAC_VERSION","RD_DIS_SECURE_VERSION","SECURE_VERSION","SPI_PAD_CONFIG_CLK","SPI_PAD_CONFIG_CS0","SPI_PAD_CONFIG_D","SPI_PAD_CONFIG_HD","SPI_PAD_CONFIG_Q","UART_DOWNLOAD_DIS","Unknown","VOL_LEVEL_HP_INV","WAFER_VERSION_MINOR","WR_DIS","WR_DIS_ABS_DONE_0","WR_DIS_ABS_DONE_1","WR_DIS_ADC1_TP_HIGH","WR_DIS_ADC1_TP_LOW","WR_DIS_ADC2_TP_HIGH","WR_DIS_ADC2_TP_LOW","WR_DIS_ADC_VREF","WR_DIS_BLK3_PART_RESERVE","WR_DIS_BLOCK1","WR_DIS_BLOCK2","WR_DIS_BLOCK3","WR_DIS_CLK8M_FREQ","WR_DIS_CODING_SCHEME","WR_DIS_CONSOLE_DEBUG_DISABLE","WR_DIS_CUSTOM_MAC","WR_DIS_CUSTOM_MAC_CRC","WR_DIS_DISABLE_APP_CPU","WR_DIS_DISABLE_BT","WR_DIS_DISABLE_DL_CACHE","WR_DIS_DISABLE_DL_DECRYPT","WR_DIS_DISABLE_DL_ENCRYPT","WR_DIS_DIS_CACHE","WR_DIS_FLASH_CRYPT_CNT","WR_DIS_FLASH_CRYPT_CONFIG","WR_DIS_JTAG_DISABLE","WR_DIS_KEY_STATUS","WR_DIS_MAC","WR_DIS_MAC_CRC","WR_DIS_MAC_VERSION","WR_DIS_RD_DIS","WR_DIS_SECURE_VERSION","WR_DIS_SPI_PAD_CONFIG_CLK","WR_DIS_SPI_PAD_CONFIG_CS0","WR_DIS_SPI_PAD_CONFIG_D","WR_DIS_SPI_PAD_CONFIG_Q","WR_DIS_UART_DOWNLOAD_DIS","WR_DIS_VOL_LEVEL_HP_INV","WR_DIS_WR_DIS","WR_DIS_XPD_SDIO_FORCE","WR_DIS_XPD_SDIO_REG","WR_DIS_XPD_SDIO_TIEH","XPD_SDIO_FORCE","XPD_SDIO_REG","XPD_SDIO_TIEH","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","eq","fmt","from","from","from","get_chip_type","get_core_count","get_flash_encryption","get_mac_address","get_max_cpu_frequency","into","into","into","is_bluetooth_enabled","read_base_mac_address","read_field_be","read_field_le","set_mac_address","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","ANT_SEL0","ANT_SEL1","ANT_SEL2","ANT_SEL3","ANT_SEL4","ANT_SEL5","ANT_SEL6","ANT_SEL7","Alternate","AlternateFunction","Analog","AnalogPin","AnyEdge","AnyPin","BB_DIAG0","BB_DIAG1","BB_DIAG10","BB_DIAG11","BB_DIAG12","BB_DIAG13","BB_DIAG14","BB_DIAG15","BB_DIAG16","BB_DIAG17","BB_DIAG18","BB_DIAG19","BB_DIAG2","BB_DIAG3","BB_DIAG4","BB_DIAG5","BB_DIAG6","BB_DIAG7","BB_DIAG8","BB_DIAG9","BLE_AUDIO0RQ","BLE_AUDIO1RQ","BLE_AUDIO2RQ","BLE_AUDIO_SYNC0_P","BLE_AUDIO_SYNC1_P","BLE_AUDIO_SYNC2_P","BT_AUDIO0RQ","BT_AUDIO1RQ","BT_AUDIO2RQ","Bank","CAN_BUS_OFF_ON","CAN_CLKOUT","CAN_RX","CAN_TX","CLK_OUT1","CLK_OUT2","CLK_OUT3","Digital","DriveStrength","EMAC_CLK_180","EMAC_CLK_OUT","EMAC_COL","EMAC_COL","EMAC_CRS","EMAC_CRS","EMAC_MDC","EMAC_MDC","EMAC_MDI","EMAC_MDO","EMAC_RXD0","EMAC_RXD1","EMAC_RXD2","EMAC_RXD3","EMAC_RX_CLK","EMAC_RX_DV","EMAC_RX_ER","EMAC_RX_ER","EMAC_TXD0","EMAC_TXD1","EMAC_TXD2","EMAC_TXD3","EMAC_TX_CLK","EMAC_TX_CLK","EMAC_TX_EN","EMAC_TX_ER","EMAC_TX_ER","EXT2C_SCL","EXT2C_SDA","EXT_ADC_START","EXT_I2C_SDA","Event","FallingEdge","Floating","Function0","Function1","Function2","Function3","Function4","Function5","GPIO","GPIO_BT_ACTIVE","GPIO_BT_PRIORITY","GPIO_SD0","GPIO_SD1","GPIO_SD2","GPIO_SD3","GPIO_SD4","GPIO_SD5","GPIO_SD6","GPIO_SD7","GPIO_WLAN_ACTIVE","Gpio0","Gpio0Signals","Gpio1","Gpio10","Gpio10Signals","Gpio11","Gpio11Signals","Gpio12","Gpio12Signals","Gpio13","Gpio13Signals","Gpio14","Gpio14Signals","Gpio15","Gpio15Signals","Gpio16","Gpio16Signals","Gpio17","Gpio17Signals","Gpio18","Gpio18Signals","Gpio19","Gpio19Signals","Gpio1Signals","Gpio2","Gpio20","Gpio20Signals","Gpio21","Gpio21Signals","Gpio22","Gpio22Signals","Gpio23","Gpio23Signals","Gpio24","Gpio24Signals","Gpio25","Gpio25Signals","Gpio26","Gpio26Signals","Gpio27","Gpio27Signals","Gpio2Signals","Gpio3","Gpio32","Gpio32Signals","Gpio33","Gpio33Signals","Gpio34","Gpio34Signals","Gpio35","Gpio35Signals","Gpio36","Gpio36Signals","Gpio37","Gpio37Signals","Gpio38","Gpio38Signals","Gpio39","Gpio39Signals","Gpio3Signals","Gpio4","Gpio4Signals","Gpio5","Gpio5Signals","Gpio6","Gpio6Signals","Gpio7","Gpio7Signals","Gpio8","Gpio8Signals","Gpio9","Gpio9Signals","GpioPin","GpioProperties","HOST_CARD_DETECT_N_1","HOST_CARD_DETECT_N_2","HOST_CARD_INT_N_1","HOST_CARD_INT_N_2","HOST_CARD_WRITE_PRT_1","HOST_CARD_WRITE_PRT_2","HOST_CCMD_OD_PULLUP_EN_N","HOST_RST_N_1","HOST_RST_N_2","HS1_CLK","HS1_CMD","HS1_DATA0","HS1_DATA0","HS1_DATA1","HS1_DATA1","HS1_DATA2","HS1_DATA2","HS1_DATA3","HS1_DATA3","HS1_DATA4","HS1_DATA4","HS1_DATA5","HS1_DATA5","HS1_DATA6","HS1_DATA6","HS1_DATA7","HS1_DATA7","HS1_STROBE","HS2_CLK","HS2_CMD","HS2_DATA0","HS2_DATA0","HS2_DATA1","HS2_DATA1","HS2_DATA2","HS2_DATA2","HS2_DATA3","HS2_DATA3","HSPICLK","HSPICLK","HSPICS0","HSPICS0","HSPICS1","HSPICS1","HSPICS2","HSPICS2","HSPID","HSPID","HSPID4","HSPID4","HSPID5","HSPID5","HSPID6","HSPID6","HSPID7","HSPID7","HSPIHD","HSPIHD","HSPIQ","HSPIQ","HSPIWP","HSPIWP","HighLevel","I10mA","I20mA","I2CEXT0_SCL","I2CEXT0_SCL","I2CEXT0_SDA","I2CEXT0_SDA","I2CEXT1_SCL","I2CEXT1_SCL","I2CEXT1_SDA","I2CEXT1_SDA","I2CM_SCL","I2CM_SDA","I2CM_SDA","I2S0I_BCK","I2S0I_BCK","I2S0I_DATA_0","I2S0I_DATA_1","I2S0I_DATA_10","I2S0I_DATA_11","I2S0I_DATA_12","I2S0I_DATA_13","I2S0I_DATA_14","I2S0I_DATA_15","I2S0I_DATA_2","I2S0I_DATA_3","I2S0I_DATA_4","I2S0I_DATA_5","I2S0I_DATA_6","I2S0I_DATA_7","I2S0I_DATA_8","I2S0I_DATA_9","I2S0I_H_ENABLE","I2S0I_H_SYNC","I2S0I_V_SYNC","I2S0I_WS","I2S0I_WS","I2S0O_BCK","I2S0O_BCK","I2S0O_DATA_0","I2S0O_DATA_1","I2S0O_DATA_10","I2S0O_DATA_11","I2S0O_DATA_12","I2S0O_DATA_13","I2S0O_DATA_14","I2S0O_DATA_15","I2S0O_DATA_16","I2S0O_DATA_17","I2S0O_DATA_18","I2S0O_DATA_19","I2S0O_DATA_2","I2S0O_DATA_20","I2S0O_DATA_21","I2S0O_DATA_22","I2S0O_DATA_23","I2S0O_DATA_3","I2S0O_DATA_4","I2S0O_DATA_5","I2S0O_DATA_6","I2S0O_DATA_7","I2S0O_DATA_8","I2S0O_DATA_9","I2S0O_WS","I2S0O_WS","I2S1I_BCK","I2S1I_BCK","I2S1I_DATA_0","I2S1I_DATA_1","I2S1I_DATA_10","I2S1I_DATA_11","I2S1I_DATA_12","I2S1I_DATA_13","I2S1I_DATA_14","I2S1I_DATA_15","I2S1I_DATA_2","I2S1I_DATA_3","I2S1I_DATA_4","I2S1I_DATA_5","I2S1I_DATA_6","I2S1I_DATA_7","I2S1I_DATA_8","I2S1I_DATA_9","I2S1I_H_ENABLE","I2S1I_H_SYNC","I2S1I_V_SYNC","I2S1I_WS","I2S1I_WS","I2S1O_BCK","I2S1O_BCK","I2S1O_DATA_0","I2S1O_DATA_1","I2S1O_DATA_10","I2S1O_DATA_11","I2S1O_DATA_12","I2S1O_DATA_13","I2S1O_DATA_14","I2S1O_DATA_15","I2S1O_DATA_16","I2S1O_DATA_17","I2S1O_DATA_18","I2S1O_DATA_19","I2S1O_DATA_2","I2S1O_DATA_20","I2S1O_DATA_21","I2S1O_DATA_22","I2S1O_DATA_23","I2S1O_DATA_3","I2S1O_DATA_4","I2S1O_DATA_5","I2S1O_DATA_6","I2S1O_DATA_7","I2S1O_DATA_8","I2S1O_DATA_9","I2S1O_WS","I2S1O_WS","I40mA","I5mA","INPUT_SIGNAL_MAX","IO","Input","InputPin","InputSignal","InterruptStatus","InvertedInput","InvertedOutput","LEDC_HS_SIG0","LEDC_HS_SIG1","LEDC_HS_SIG2","LEDC_HS_SIG3","LEDC_HS_SIG4","LEDC_HS_SIG5","LEDC_HS_SIG6","LEDC_HS_SIG7","LEDC_LS_SIG0","LEDC_LS_SIG1","LEDC_LS_SIG2","LEDC_LS_SIG3","LEDC_LS_SIG4","LEDC_LS_SIG5","LEDC_LS_SIG6","LEDC_LS_SIG7","LowLevel","MTCK","MTDI","MTDO","MTMS","NO_PIN","NUM_PINS","NoPinType","ONE_INPUT","OUTPUT_SIGNAL_MAX","OpenDrain","Output","OutputPin","OutputSignal","OutputSignalType","PCMCLK","PCMCLK","PCMDIN","PCMDOUT","PCMFSYNC","PCMFSYNC","PCNT0_CTRL_CH0","PCNT0_CTRL_CH1","PCNT0_SIG_CH0","PCNT0_SIG_CH1","PCNT1_CTRL_CH0","PCNT1_CTRL_CH1","PCNT1_SIG_CH0","PCNT1_SIG_CH1","PCNT2_CTRL_CH0","PCNT2_CTRL_CH1","PCNT2_SIG_CH0","PCNT2_SIG_CH1","PCNT3_CTRL_CH0","PCNT3_CTRL_CH1","PCNT3_SIG_CH0","PCNT3_SIG_CH1","PCNT4_CTRL_CH0","PCNT4_CTRL_CH1","PCNT4_SIG_CH0","PCNT4_SIG_CH1","PCNT5_CTRL_CH0","PCNT5_CTRL_CH1","PCNT5_SIG_CH0","PCNT5_SIG_CH1","PCNT6_CTRL_CH0","PCNT6_CTRL_CH1","PCNT6_SIG_CH0","PCNT6_SIG_CH1","PCNT7_CTRL_CH0","PCNT7_CTRL_CH1","PCNT7_SIG_CH0","PCNT7_SIG_CH1","PWM0_0A","PWM0_0B","PWM0_1A","PWM0_1B","PWM0_2A","PWM0_2B","PWM0_CAP0","PWM0_CAP1","PWM0_CAP2","PWM0_F0","PWM0_F1","PWM0_F2","PWM0_SYNC0","PWM0_SYNC1","PWM0_SYNC2","PWM1_0A","PWM1_0B","PWM1_1A","PWM1_1B","PWM1_2A","PWM1_2B","PWM1_CAP0","PWM1_CAP1","PWM1_CAP2","PWM1_F0","PWM1_F1","PWM1_F2","PWM1_SYNC0","PWM1_SYNC1","PWM1_SYNC2","PWM2_1H","PWM2_1L","PWM2_2H","PWM2_2L","PWM2_3H","PWM2_3L","PWM2_4H","PWM2_4L","PWM2_CAP1","PWM2_CAP2","PWM2_CAP3","PWM2_FLTA","PWM2_FLTB","PWM3_1H","PWM3_1L","PWM3_2H","PWM3_2L","PWM3_3H","PWM3_3L","PWM3_4H","PWM3_4L","PWM3_CAP1","PWM3_CAP2","PWM3_CAP3","PWM3_FLTA","PWM3_FLTB","Pin","PinType","Pins","PullDown","PullUp","PushPull","RMT_SIG_0","RMT_SIG_0","RMT_SIG_1","RMT_SIG_1","RMT_SIG_2","RMT_SIG_2","RMT_SIG_3","RMT_SIG_3","RMT_SIG_4","RMT_SIG_4","RMT_SIG_5","RMT_SIG_5","RMT_SIG_6","RMT_SIG_6","RMT_SIG_7","RMT_SIG_7","RTCInput","RTCInputPin","RTCOutput","RTCOutputPin","RTCPin","RTCPinWithResistors","RisingEdge","Rtc","RtcFunction","SDIO_TOHOSTT","SD_CLK","SD_CMD","SD_DATA0","SD_DATA0","SD_DATA1","SD_DATA1","SD_DATA2","SD_DATA2","SD_DATA3","SD_DATA3","SIGNAL_224","SIGNAL_225","SIGNAL_226","SIGNAL_227","SIGNAL_228","SIG_IN_FUNC224","SIG_IN_FUNC225","SIG_IN_FUNC226","SIG_IN_FUNC227","SIG_IN_FUNC228","SPICLK","SPICLK","SPICS0","SPICS0","SPICS1","SPICS1","SPICS2","SPICS2","SPID","SPID","SPID4","SPID4","SPID5","SPID5","SPID6","SPID6","SPID7","SPID7","SPIHD","SPIHD","SPIQ","SPIQ","SPIWP","SPIWP","Signals","U0CTS","U0DSR","U0DTR","U0RTS","U0RXD","U0TXD","U1CTS","U1RTS","U1RXD","U1TXD","U2CTS","U2RTS","U2RXD","U2TXD","Unknown","VSPICLK","VSPICLK","VSPICS0","VSPICS0","VSPICS1","VSPICS1","VSPICS2","VSPICS2","VSPID","VSPID","VSPID4","VSPID4","VSPID5","VSPID5","VSPID6","VSPID6","VSPID7","VSPID7","VSPIHD","VSPIHD","VSPIQ","VSPIQ","VSPIWP","VSPIWP","ZERO_INPUT","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","channel","clear_interrupt","clear_interrupt","clear_interrupt","clone","clone","clone","clone_unchecked","clone_unchecked","connect_high_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral_with_options","connect_input_to_peripheral_with_options","connect_input_to_peripheral_with_options","connect_low_to_peripheral","connect_peripheral_to_output","connect_peripheral_to_output","connect_peripheral_to_output","connect_peripheral_to_output_with_options","connect_peripheral_to_output_with_options","connect_peripheral_to_output_with_options","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","disconnect_input_from_peripheral","disconnect_input_from_peripheral","disconnect_input_from_peripheral","disconnect_peripheral_from_output","disconnect_peripheral_from_output","disconnect_peripheral_from_output","enable_input","enable_input","enable_input","enable_input_in_sleep_mode","enable_input_in_sleep_mode","enable_input_in_sleep_mode","enable_open_drain","enable_open_drain","enable_open_drain","enable_output","enable_output","enable_output","enable_output_in_sleep_mode","enable_output_in_sleep_mode","enable_output_in_sleep_mode","eq","eq","eq","eq","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","gpio0","gpio1","gpio10","gpio11","gpio12","gpio13","gpio14","gpio15","gpio16","gpio17","gpio18","gpio19","gpio2","gpio20","gpio21","gpio22","gpio23","gpio24","gpio25","gpio26","gpio27","gpio3","gpio32","gpio33","gpio34","gpio35","gpio36","gpio37","gpio38","gpio39","gpio4","gpio5","gpio6","gpio7","gpio8","gpio9","internal_pull_down","internal_pull_down","internal_pull_down","internal_pull_down_in_sleep_mode","internal_pull_down_in_sleep_mode","internal_pull_down_in_sleep_mode","internal_pull_up","internal_pull_up","internal_pull_up","internal_pull_up_in_sleep_mode","internal_pull_up_in_sleep_mode","internal_pull_up_in_sleep_mode","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into_alternate_1","into_alternate_2","into_analog","into_floating_input","into_input_only_analog_type","into_input_output_type","into_input_type","into_input_type","into_input_type","into_inverted_floating_input","into_inverted_open_drain_output","into_inverted_pull_down_input","into_inverted_pull_up_input","into_inverted_push_pull_output","into_open_drain_output","into_pull_down_input","into_pull_up_input","into_push_pull_output","is_high","is_high","is_high","is_input_high","is_input_high","is_input_high","is_interrupt_set","is_interrupt_set","is_interrupt_set","is_listening","is_listening","is_listening","is_low","is_low","is_low","is_set_high","is_set_high","is_set_low","is_set_low","listen","listen","listen_with_options","listen_with_options","listen_with_options","new","number","number","number","pins","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_number","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtc_set_config","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","set_alternate_function","set_alternate_function","set_alternate_function","set_drive_strength","set_drive_strength","set_drive_strength","set_high","set_high","set_low","set_low","set_output_high","set_output_high","set_output_high","set_to_input","set_to_input","set_to_input","set_to_open_drain_output","set_to_open_drain_output","set_to_open_drain_output","set_to_push_pull_output","set_to_push_pull_output","set_to_push_pull_output","sleep_mode","sleep_mode","sleep_mode","toggle","toggle","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","unlisten","unlisten","unlisten","AckCheckFailed","ArbitrationLost","CommandNrExceeded","Error","ExceedingFifo","ExecIncomplete","I2C","Instance","TimeOut","borrow","borrow","borrow_mut","borrow_mut","check_errors","clear_all_interrupts","clone","configure_clock","eq","fill_tx_fifo","fmt","from","from","i2c_number","into","into","master_read","master_write","master_write_read","new","new_with_timeout","perform_read","perform_write","read","read_all_from_fifo","register_block","reset","reset_command_list","reset_fifo","scl_input_signal","scl_output_signal","sda_input_signal","sda_output_signal","set_filter","set_frequency","setup","setup_read","setup_write","start_transmission","try_from","try_from","try_into","try_into","type_id","type_id","update_config","wait_for_completion","write","write_read","write_remaining_tx_fifo","Data16Channel16","Data32Channel32","DataFormat","DmaError","Error","I2s","I2sRead","I2sReadDma","I2sReadDmaTransfer","I2sRx","I2sTx","I2sWrite","I2sWriteDma","I2sWriteDmaTransfer","IllegalArgument","Philips","RegisterAccess","Standard","Unknown","available","available","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","channel_bits","clone","clone","clone","data_bits","drop","drop","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","i2s_rx","i2s_tx","into","into","into","into","into","into","into","into","is_done","is_done","new","new_i2s1","pop","push","push_with","read","read","read_dma","read_dma","read_dma_circular","read_dma_circular","stop","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","wait","wait","wait_receive","with_mclk","write","write","write_dma","write_dma","write_dma_circular","write_dma_circular","CpuInterrupt","Error","Interrupt0LevelPriority1","Interrupt10EdgePriority1","Interrupt11ProfilingPriority3","Interrupt12LevelPriority1","Interrupt13LevelPriority1","Interrupt14NmiPriority7","Interrupt15Timer1Priority3","Interrupt16Timer2Priority5","Interrupt17LevelPriority1","Interrupt18LevelPriority1","Interrupt19LevelPriority2","Interrupt1LevelPriority1","Interrupt20LevelPriority2","Interrupt21LevelPriority2","Interrupt22EdgePriority3","Interrupt23LevelPriority3","Interrupt24LevelPriority4","Interrupt25LevelPriority4","Interrupt26LevelPriority5","Interrupt27LevelPriority3","Interrupt28EdgePriority4","Interrupt29SoftwarePriority3","Interrupt2LevelPriority1","Interrupt30EdgePriority4","Interrupt31EdgePriority5","Interrupt3LevelPriority1","Interrupt4LevelPriority1","Interrupt5LevelPriority1","Interrupt6Timer0Priority1","Interrupt7SoftwarePriority1","Interrupt8LevelPriority1","Interrupt9LevelPriority1","InvalidInterrupt","None","Priority","Priority1","Priority2","Priority3","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clear","clone","clone","clone","disable","enable","eq","eq","fmt","fmt","fmt","from","from","from","get_status","into","into","into","map","max","min","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","APBClk","HighSpeed","LEDC","LSGlobalClkSource","LowSpeed","Speed","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","channel","clone","eq","fmt","from","from","from","from","get_channel","get_timer","into","into","into","into","new","set_global_slow_clock","timer","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Channel","Channel","Channel0","Channel1","Channel2","Channel3","Channel4","Channel5","Channel6","Channel7","ChannelHW","ChannelIFace","Duration","Duty","DutyRange","EndDuty","Error","Fade","FadeError","Number","StartDuty","Timer","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","config","configure","configure","configure_hw","configure_hw","configure_hw","configure_hw_with_pin_config","configure_hw_with_pin_config","configure_hw_with_pin_config","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","into","into","into","into","is_duty_fade_running","is_duty_fade_running","is_duty_fade_running_hw","is_duty_fade_running_hw","is_duty_fade_running_hw","new","set_duty","set_duty","set_duty_hw","set_duty_hw","set_duty_hw","start_duty_fade","start_duty_fade","start_duty_fade_hw","start_duty_fade_hw","start_duty_fade_hw","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Config","OpenDrain","PinConfig","PushPull","borrow","borrow","borrow_mut","borrow_mut","clone","clone","duty_pct","eq","fmt","from","from","into","into","pin_config","timer","try_from","try_from","try_into","try_into","type_id","type_id","APBClk","APBClk","ClockSourceType","Divisor","Error","HSClockSource","LSClockSource","Number","Timer","Timer0","Timer1","Timer2","Timer3","TimerHW","TimerIFace","TimerSpeed","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","config","configure","configure","configure_hw","configure_hw","configure_hw","eq","eq","eq","eq","fmt","fmt","fmt","fmt","from","from","from","from","from","get_duty","get_duty","get_freq","get_freq","get_freq_hw","get_freq_hw","get_freq_hw","get_frequency","get_frequency","get_number","get_number","into","into","into","into","into","is_configured","is_configured","new","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","update_hw","update_hw","update_hw","Config","Duty","Duty10Bit","Duty11Bit","Duty12Bit","Duty13Bit","Duty14Bit","Duty15Bit","Duty16Bit","Duty17Bit","Duty18Bit","Duty19Bit","Duty1Bit","Duty20Bit","Duty2Bit","Duty3Bit","Duty4Bit","Duty5Bit","Duty6Bit","Duty7Bit","Duty8Bit","Duty9Bit","borrow","borrow","borrow_mut","borrow_mut","clock_source","clone","clone","duty","eq","fmt","frequency","from","from","into","into","try_from","try_from","try_into","try_into","type_id","type_id","FrequencyError","MCPWM","PeripheralClockConfig","PwmPeripheral","block","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","enable","fmt","frequency","from","from","from","into","into","into","new","operator","operator0","operator1","operator2","output_signal","timer","timer0","timer1","timer2","timer_clock_with_frequency","timer_clock_with_prescaler","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","with_frequency","with_prescaler","DeadTimeCfg","Operator","PWMA","PWMB","PWMStream","PwmActions","PwmPin","PwmPinConfig","PwmUpdateMethod","SYNC_IMMEDIATLY","SYNC_ON_PERIOD","SYNC_ON_ZERO","SetHigh","SetLow","Toggle","UP_ACTIVE_HIGH","UP_ACTIVE_HIGH","UP_DOWN_ACTIVE_HIGH","UP_DOWN_ACTIVE_HIGH","UpdateAction","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","disable","empty","empty","enable","from","from","from","from","from","from","from","from","get_duty","get_max_duty","get_timestamp","into","into","into","into","into","into","into","into","invert_output","new","new_ahc","new_bypass","on_down_counting_timer_equals_ch_timestamp","on_down_counting_timer_equals_period","on_down_counting_timer_equals_timestamp","on_down_counting_timer_equals_zero","on_up_counting_timer_equals_ch_timestamp","on_up_counting_timer_equals_period","on_up_counting_timer_equals_timestamp","on_up_counting_timer_equals_zero","select_clock","select_input","set_actions","set_bypass","set_deadtime","set_delay","set_duty","set_output_swap","set_timer","set_timestamp","set_update_method","sync_on_timer_equals_period","sync_on_timer_equals_zero","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","update_fed","update_red","with_pin_a","with_pin_b","with_pins","CounterDirection","Decrease","Decreasing","Increase","Increasing","PwmWorkingMode","Timer","TimerClockConfig","UpDown","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","fmt","frequency","from","from","from","from","from","into","into","into","into","set_counter","start","status","stop","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","PCNT","borrow","borrow_mut","channel","from","get_unit","into","new","try_from","try_into","type_id","unit","Channel","Channel0","Channel1","Config","CtrlMode","Decrement","Disable","EdgeMode","Hold","Increment","Keep","Number","PcntSource","Reverse","always_high","always_low","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","clone","configure","default","default","default","eq","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from_pin","hctrl_mode","into","into","into","into","into","into","invert_ctrl","invert_sig","lctrl_mode","neg_edge","pos_edge","set_ctrl_signal","set_edge_signal","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","Config","Error","Events","InvalidFilterThresh","InvalidHighLimit","InvalidLowLimit","NegZero","Negitive","Number","PosZero","Positive","Unit","Unit0","Unit1","Unit2","Unit3","Unit4","Unit5","Unit6","Unit7","ZeroMode","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear","clone","clone","clone","clone","clone","configure","default","default","default","eq","eq","eq","events","filter","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","get_channel","get_events","get_value","get_zero_mode","high_limit","high_limit","interrupt_set","into","into","into","into","into","into","listen","low_limit","low_limit","pause","reset_interrupt","resume","thresh0","thresh0","thresh1","thresh1","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","unlisten","zero","P","Peripheral","PeripheralRef","borrow","borrow_mut","clone_unchecked","clone_unchecked","deref","deref_mut","from","into","into_ref","map_into","new","reborrow","try_from","try_into","type_id","ADC1","ADC1","ADC2","ADC2","AES","AES","APB_CTRL","APB_CTRL","BB","BB","BT","BT","BT_BB","BT_BB_NMI","BT_MAC","CACHE_IA","DAC1","DAC1","DAC2","DAC2","DMA","DMA","EFUSE","EFUSE","EFUSE","ETH_MAC","FLASH_ENCRYPTION","FLASH_ENCRYPTION","FRC_TIMER","FRC_TIMER","FROM_CPU_INTR0","FROM_CPU_INTR1","FROM_CPU_INTR2","FROM_CPU_INTR3","GPIO","GPIO","GPIO","GPIO_NMI","GPIO_SD","GPIO_SD","HINF","HINF","I2C0","I2C0","I2C1","I2C1","I2C_EXT0","I2C_EXT1","I2S0","I2S0","I2S0","I2S1","I2S1","I2S1","IO_MUX","IO_MUX","Interrupt","LEDC","LEDC","LEDC","LPWR","LPWR","MCPWM0","MCPWM0","MCPWM0","MCPWM1","MCPWM1","MCPWM1","MCPWM2","MCPWM3","MMU_IA","MPU_IA","NRX","NRX","PCNT","PCNT","PCNT","PSRAM","PSRAM","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","Peripherals","RMT","RMT","RMT","RNG","RNG","RSA","RSA","RSA","RTC_CORE","RTC_I2C","RTC_I2C","RTC_IO","RTC_IO","RWBLE","RWBLE_NMI","RWBT","RWBT_NMI","SDHOST","SDHOST","SDIO_HOST","SHA","SHA","SLC","SLC","SLCHOST","SLCHOST","SPI0","SPI0","SPI0","SPI1","SPI1","SPI1","SPI1_DMA","SPI2","SPI2","SPI2","SPI2_DMA","SPI3","SPI3","SPI3","SPI3_DMA","SYSTEM","SYSTEM","TG0_LACT_EDGE","TG0_LACT_LEVEL","TG0_T0_EDGE","TG0_T0_LEVEL","TG0_T1_EDGE","TG0_T1_LEVEL","TG0_WDT_EDGE","TG0_WDT_LEVEL","TG1_LACT_EDGE","TG1_LACT_LEVEL","TG1_T0_EDGE","TG1_T0_LEVEL","TG1_T1_EDGE","TG1_T1_LEVEL","TG1_WDT_EDGE","TG1_WDT_LEVEL","TIMER1","TIMER2","TIMG0","TIMG0","TIMG1","TIMG1","TWAI0","TWAI0","TWAI0","UART0","UART0","UART0","UART1","UART1","UART1","UART2","UART2","UART2","UHCI0","UHCI0","UHCI0","UHCI1","UHCI1","UHCI1","WDT","WIFI","WIFI","WIFI_BB","WIFI_MAC","WIFI_NMI","block","block","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","configure_src_clk","configure_src_clk","configure_wdt_src_clk","configure_wdt_src_clk","cs_signal","cs_signal","cts_signal","cts_signal","cts_signal","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","enable","enable","enable_peripheral","enable_peripheral","enable_peripheral","enable_peripheral","enable_peripheral","eq","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","i2c_number","i2c_number","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","miso_signal","miso_signal","mosi_signal","mosi_signal","number","output_signal","output_signal","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","register_block","register_block","register_block","register_block","register_block","register_block","register_block","register_block","register_block","reset_peripheral","reset_peripheral","reset_peripheral","rts_signal","rts_signal","rts_signal","rx_signal","rx_signal","rx_signal","scl_input_signal","scl_input_signal","scl_output_signal","scl_output_signal","sclk_signal","sclk_signal","sda_input_signal","sda_input_signal","sda_output_signal","sda_output_signal","sio0_input_signal","sio1_output_signal","sio2_input_signal","sio2_output_signal","sio3_input_signal","sio3_output_signal","spi_num","spi_num","split","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","take","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","tx_signal","tx_signal","tx_signal","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uart_number","uart_number","uart_number","Capture","Channel","Channel","Count","Duty","Duty","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Hz","Hz","MHz","MHz","Time","Time","Time","Time","Word","Word","Word","Word","_embedded_dma_ReadBuffer","_embedded_dma_ReadTarget","_embedded_dma_Word","_embedded_dma_WriteBuffer","_embedded_dma_WriteTarget","_embedded_hal_Capture","_embedded_hal_Pwm","_embedded_hal_PwmPin","_embedded_hal_Qei","_embedded_hal_adc_OneShot","_embedded_hal_blocking_delay_DelayMs","_embedded_hal_blocking_delay_DelayUs","_embedded_hal_blocking_i2c_Read","_embedded_hal_blocking_i2c_Write","_embedded_hal_blocking_i2c_WriteRead","_embedded_hal_blocking_rng_Read","_embedded_hal_blocking_serial_Write","_embedded_hal_blocking_spi_Transfer","_embedded_hal_blocking_spi_Write","_embedded_hal_digital_InputPin","_embedded_hal_digital_OutputPin","_embedded_hal_digital_ToggleableOutputPin","_embedded_hal_digital_v2_InputPin","_embedded_hal_digital_v2_OutputPin","_embedded_hal_digital_v2_StatefulOutputPin","_embedded_hal_digital_v2_ToggleableOutputPin","_embedded_hal_serial_Read","_embedded_hal_serial_Write","_embedded_hal_spi_FullDuplex","_embedded_hal_timer_CountDown","_embedded_hal_watchdog_Watchdog","_embedded_hal_watchdog_WatchdogDisable","_embedded_hal_watchdog_WatchdogEnable","_esp_hal_clock_Clock","_esp_hal_dma_DmaTransfer","_esp_hal_dma_DmaTransferRxTx","_esp_hal_gpio_InputPin","_esp_hal_gpio_OutputPin","_esp_hal_gpio_Pin","_esp_hal_i2c_Instance","_esp_hal_ledc_channel_ChannelHW","_esp_hal_ledc_channel_ChannelIFace","_esp_hal_ledc_timer_TimerHW","_esp_hal_ledc_timer_TimerIFace","_esp_hal_system_SystemExt","_esp_hal_timer_Instance","_esp_hal_timer_TimerGroupInstance","_esp_hal_uart_Instance","_esp_hal_uart_UartPins","_fugit_ExtU32","_fugit_ExtU64","_fugit_RateExtU32","_fugit_RateExtU64","as_read_buffer","as_write_buffer","bflush","bwrite_all","capture","count","delay_ms","delay_us","direction","disable","disable","disable","disable","enable","enable","enable","entry","feed","flush","get_duty","get_duty","get_max_duty","get_max_duty","get_period","get_resolution","hours","hours","interrupt","is_high","is_high","is_low","is_low","is_set_high","is_set_low","kHz","kHz","make_gpio_enum_dispatch_macro","micros","micros","millis","millis","minutes","minutes","nanos","nanos","nb","ram","read","read","read","read","read","read_buffer","secs","secs","send","set_duty","set_duty","set_high","set_high","set_low","set_low","set_period","set_resolution","set_state","start","start","toggle","toggle","transfer","wait","write","write","write","write_buffer","write_read","write_str","PSRAM_BYTES","PSRAM_VADDR_START","psram_vaddr_start","All","BT","Cocpu","CocpuTrapTrig","Ext0","Ext1","Gpio","SleepSource","Timer","TouchPad","Uart","Ulp","Undefined","Wifi","borrow","borrow_mut","clone","fmt","from","get_reset_reason","get_wakeup_cause","into","software_reset","software_reset_cpu","try_from","try_into","type_id","Channel","ContinuousTxTransaction","Error","InvalidArgument","Overflow","PulseCode","Rmt","RxChannel","RxChannelConfig","RxChannelCreator","RxTransaction","SingleShotTxTransaction","TransmissionError","TxChannel","TxChannelConfig","TxChannelCreator","UnreachableTargetFrequency","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","carrier_high","carrier_high","carrier_level","carrier_level","carrier_low","carrier_low","carrier_modulation","carrier_modulation","channel0","channel1","channel2","channel3","channel4","channel5","channel6","channel7","clk_divider","clk_divider","clone","clone","clone","clone","configure","configure","default","default","default","eq","filter_threshold","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","idle_output","idle_output_level","idle_threshold","into","into","into","into","into","into","into","into","into","is_loopcount_interrupt_set","length1","length2","level1","level2","new","receive","stop","stop_next","transmit","transmit_continuously","transmit_continuously_with_loopcount","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","wait","wait","Rng","as_rngcore","borrow","borrow_mut","clone","fill_bytes","from","into","new","next_u32","next_u64","random","read","try_fill_bytes","try_from","try_into","type_id","crc","md5","crc16_be","crc16_le","crc32_be","crc32_le","crc8_be","crc8_le","Context","Digest","borrow","borrow","borrow_mut","borrow_mut","clone","clone","compute","compute","consume","default","deref","deref_mut","eq","fmt","fmt","fmt","fmt","from","from","from","hash","into","into","new","try_from","try_from","try_into","try_into","type_id","type_id","InputType","Multi","OutputType","Rsa","RsaMode","RsaModularExponentiation","RsaModularMultiplication","RsaMultiplication","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","from","from","from","from","into","into","into","into","new","new","new","new","operand_sizes","read_results","read_results","read_results","ready","start_exponentiation","start_multiplication","start_step1","start_step2","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Op1024","Op1536","Op2048","Op2560","Op3072","Op3584","Op4096","Op512","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","from","from","from","from","from","from","from","from","into","into","into","into","into","into","into","into","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","ChipPowerOn","CoreDeepSleep","CoreMwdt0","CoreMwdt1","CoreRtcWdt","CoreSdio","CoreSw","Cpu0RtcWdt","Cpu0Sw","Cpu1Cpu0","CpuMwdt0","Rtc","RtcClock","RtcSlowClock","RtcSlowClock32kXtal","RtcSlowClock8mD256","RtcSlowClockRtc","Rwdt","SocResetReason","SysBrownOut","SysRtcWdt","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_interrupt","clone","clone","default","disable","disable","enable","eq","estimate_xtal_frequency","feed","feed","fmt","fmt","frequency","from","from","from","from","from","from_repr","get_reset_reason","get_slow_freq","get_time_ms","get_time_raw","get_time_us","get_wakeup_cause","get_xtal_freq","into","into","into","into","into","is_interrupt_set","listen","new","rwdt","sleep","sleep","sleep_deep","sleep_light","software_reset","software_reset_cpu","start","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","unlisten","DG_WRAP_POWERUP_CYCLES","DG_WRAP_WAIT_CYCLES","Error","Ext0WakeupSource","Ext1WakeupSource","High","Low","NotRtcPin","ROM_RAM_POWERUP_CYCLES","ROM_RAM_WAIT_CYCLES","RTC_CK8M_ENABLE_WAIT_DEFAULT","RTC_CNTL_CK8M_WAIT_DEFAULT","RTC_CNTL_CK8M_WAIT_SLP_CYCLES","RTC_CNTL_DBG_ATTEN_DEFAULT","RTC_CNTL_DBIAS_0V90","RTC_CNTL_DBIAS_0V95","RTC_CNTL_DBIAS_1V00","RTC_CNTL_DBIAS_1V05","RTC_CNTL_DBIAS_1V10","RTC_CNTL_DBIAS_1V15","RTC_CNTL_DBIAS_1V20","RTC_CNTL_DBIAS_1V25","RTC_CNTL_MIN_SLP_VAL_MIN","RTC_CNTL_OTHER_BLOCKS_POWERUP_CYCLES","RTC_CNTL_OTHER_BLOCKS_WAIT_CYCLES","RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES","RTC_CNTL_WAKEUP_DELAY_CYCLES","RTC_CNTL_XTL_BUF_WAIT_SLP_US","RTC_MEM_POWERUP_CYCLES","RTC_MEM_WAIT_CYCLES","RTC_POWERUP_CYCLES","RTC_WAIT_CYCLES","RtcSleepConfig","TimerWakeupSource","TooManyWakeupSources","WIFI_POWERUP_CYCLES","WIFI_WAIT_CYCLES","WakeSource","WakeTriggers","WakeupLevel","apply","apply","apply","apply","bit","bit","bit_range","bit_range","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","bt","clone","clone","clone","clone","clone","deep","deep_slp","deep_slp_reject","default","default","default","default","dig_dbias_slp","dig_dbias_wak","drop","drop","eq","eq","ext0","ext1","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","gpio","int_8m_pd_en","into","into","into","into","into","into","into","light_slp_reject","lslp_mem_inf_fpu","lslp_meminf_pd","mac","new","new","new","rom_mem_pd_en","rtc_dbias_slp","rtc_dbias_wak","rtc_fastmem_pd_en","rtc_mem_inf_follow_cpu","rtc_mem_inf_fpu","rtc_peri_pd_en","rtc_slowmem_pd_en","sdio","set_bit","set_bit","set_bit_range","set_bit_range","set_bt","set_deep_slp","set_deep_slp_reject","set_dig_dbias_slp","set_dig_dbias_wak","set_ext0","set_ext1","set_gpio","set_int_8m_pd_en","set_light_slp_reject","set_lslp_mem_inf_fpu","set_lslp_meminf_pd","set_mac","set_rom_mem_pd_en","set_rtc_dbias_slp","set_rtc_dbias_wak","set_rtc_fastmem_pd_en","set_rtc_mem_inf_follow_cpu","set_rtc_mem_inf_fpu","set_rtc_peri_pd_en","set_rtc_slowmem_pd_en","set_sdio","set_timer","set_touch","set_uart0","set_uart1","set_ulp","set_vddsdio_pd_en","set_wdt_flashboot_mod_en","set_wifi_pd_en","set_xtal_fpu","timer","touch","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uart0","uart1","ulp","vddsdio_pd_en","wdt_flashboot_mod_en","wifi_pd_en","xtal_fpu","SHA1","SHA256","SHA384","SHA512","Sha","ShaMode","borrow","borrow","borrow_mut","borrow_mut","clone","digest_length","finish","finished","first_run","fmt","from","from","into","into","new","try_from","try_from","try_into","try_into","type_id","type_id","update","DmaError","Dual","DuplexMode","Error","FifoSizeExeeded","FullDuplexMode","HalfDuplexMode","IsFullDuplex","IsHalfDuplex","MaxDmaTransferSizeExceeded","Mode0","Mode1","Mode2","Mode3","Quad","Single","SpiDataMode","SpiMode","Unknown","Unsupported","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","from","from","into","into","into","into","into","master","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","Address","Address1","Address10","Address11","Address12","Address13","Address14","Address15","Address16","Address17","Address18","Address19","Address2","Address20","Address21","Address22","Address23","Address24","Address25","Address26","Address27","Address28","Address29","Address3","Address30","Address31","Address32","Address4","Address5","Address6","Address7","Address8","Address9","Command","Command1","Command10","Command11","Command12","Command13","Command14","Command15","Command16","Command2","Command3","Command4","Command5","Command6","Command7","Command8","Command9","Error","ExtendedInstance","HalfDuplexReadWrite","Instance","InstanceDma","None","None","Spi","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","busy","ch_bus_freq","change_bus_frequency","change_bus_frequency","clear_dma_interrupts","configure_datalen","cs_signal","dma","dma_peripheral","enable_dma","enable_peripheral","flush","from","from","from","init","init_half_duplex","init_spi_data_mode","into","into","into","miso_signal","mosi_signal","new","new_half_duplex","prelude","read","read","read","read_byte","read_bytes","read_bytes_from_fifo","read_bytes_half_duplex","register_block","sclk_signal","send","set_data_mode","setup","sio0_input_signal","sio1_output_signal","sio2_input_signal","sio2_output_signal","sio3_input_signal","sio3_output_signal","spi_num","start_operation","start_read_bytes_dma","start_transfer_dma","start_write_bytes_dma","transfer","transfer","transfer_dma","transfer_in_place_dma","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","update","with_cs","with_cs","with_dma","with_dma","with_miso","with_miso","with_mosi","with_mosi","with_pins","with_pins","with_sck","with_sck","with_sio2","with_sio3","write","write","write","write_byte","write_bytes","write_bytes_dma","write_bytes_half_duplex","SpiDma","SpiDmaTransfer","SpiDmaTransferRxTx","WithDmaSpi2","WithDmaSpi3","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","change_bus_frequency","dma_read","dma_transfer","dma_write","drop","drop","fmt","from","from","from","into","into","into","is_done","is_done","read","transfer","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","wait","wait","with_dma","with_dma","write","write","_esp_hal_spi_master_Instance","_esp_hal_spi_master_InstanceDma","_esp_hal_spi_master_dma_WithDmaSpi2","_esp_hal_spi_master_dma_WithDmaSpi3","Aes","Bt","CpuControl","Dma","I2cExt0","I2cExt1","I2s0","I2s1","Ledc","Mcpwm0","Mcpwm1","Parts","Pcnt","Peripheral","Phy","RadioClockControl","RadioClockController","RadioPeripherals","Rmt","Rsa","Sha","SoftwareInterrupt","SoftwareInterrupt0","SoftwareInterrupt1","SoftwareInterrupt2","SoftwareInterrupt3","SoftwareInterruptControl","Spi2","Spi3","SystemClockControl","SystemExt","SystemParts","Timg0","Timg1","Twai0","Uart0","Uart1","Uart2","Wifi","ble_rtc_clk_init","ble_rtc_clk_init","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clock_control","clone_unchecked","cpu_control","disable","disable","enable","enable","from","from","from","from","from","from","from","from","init_clocks","init_clocks","into","into","into","into","into","into","into","into","radio_clock_control","raise","reset","reset_mac","reset_mac","reset_rpa","reset_rpa","software_interrupt_control","split","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","AlarmInactive","Error","Instance","Timer","Timer0","Timer1","TimerActive","TimerGroup","TimerGroupInstance","TimerInactive","Wdt","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cancel","clear_interrupt","clear_interrupt","clear_interrupt","clone","configure_src_clk","configure_wdt_src_clk","default","deref","deref_mut","disable","disable","divider","divider","divider","enable","enable_peripheral","enable_peripheral","enable_peripheral","eq","feed","fmt","free","from","from","from","from","from","from","into","into","into","into","into","into","is_alarm_active","is_alarm_active","is_alarm_active","is_counter_active","is_counter_active","is_counter_active","is_interrupt_set","is_interrupt_set","is_interrupt_set","listen","listen","listen","load_alarm_value","load_alarm_value","load_alarm_value","new","new","new","now","now","now","register_block","reset_counter","reset_counter","reset_counter","set_alarm_active","set_alarm_active","set_alarm_active","set_auto_reload","set_auto_reload","set_auto_reload","set_counter_active","set_counter_active","set_counter_active","set_counter_decrementing","set_counter_decrementing","set_counter_decrementing","set_divider","set_divider","set_divider","set_wdt_enabled","start","start","timer0","timer1","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","unlisten","unlisten","unlisten","wait","wdt","A0","A1","A10","A11","A12","A13","A14","A15","A2","A3","A4","A5","A6","A7","A8","A9","ACCHI","ACCLO","BR","EXCCAUSE","EXCVADDR","F0","F1","F10","F11","F12","F13","F14","F15","F2","F3","F4","F5","F6","F64R_HI","F64R_LO","F64S","F7","F8","F9","FCR","FSR","LBEG","LCOUNT","LEND","M0","M1","M2","M3","PC","PS","SAR","SCOMPARE1","THREADPTR","TrapFrame","borrow","borrow_mut","clone","fmt","from","into","try_from","try_into","type_id","B1000K","B125K","B250K","B500K","BaudRate","BusOff","Custom","EmbeddedHAL","EspTwaiError","EspTwaiFrame","INPUT_SIGNAL","Instance","OUTPUT_SIGNAL","SYSTEM_PERIPHERAL","TimingConfig","Twai","TwaiConfiguration","baud_rate_prescaler","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_receive_fifo","clone","clone","data","dlc","eq","filter","fmt","fmt","from","from","from","from","from","from","id","into","into","into","into","into","into","is_bus_off","is_extended","is_remote_frame","kind","new","new","new_remote","num_available_messages","receive","receive_error_count","register_block","set_error_warning_limit","set_filter","start","stop","sync_jump_width","transmit","transmit_error_count","triple_sample","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","tseg_1","tseg_2","type_id","type_id","type_id","type_id","type_id","type_id","BitFilter","Dual","DualExtendedFilter","DualStandardFilter","FILTER_TYPE","Filter","FilterType","Single","SingleExtendedFilter","SingleStandardFilter","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","eq","filter_type","fmt","from","from","from","from","from","into","into","into","into","into","new","new","new","new","new_from_code_mask","new_from_code_mask","new_from_code_mask","new_from_code_mask","to_registers","to_registers","to_registers","to_registers","to_registers","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","AllPins","Error","Instance","InvalidArgument","TxRxPins","Uart","UartPins","UartRx","UartTx","at_cmd_interrupt_set","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","change_stop_bits","clone","config","configure_pins","configure_pins","configure_pins","cts_signal","disable_rx_interrupts","disable_tx_interrupts","drain_fifo","enable_peripheral","eq","flush","flush","fmt","from","from","from","from","from","from","get_rx_fifo_count","get_tx_fifo_count","into","into","into","into","into","into","is_rx_idle","is_tx_idle","listen_at_cmd","listen_rx_fifo_full","listen_tx_done","new","new","new_tx_rx","new_with_config","read","read","register_block","reset_at_cmd_interrupt","reset_peripheral","reset_rx_fifo_full_interrupt","reset_tx_done_interrupt","rts_signal","rx","rx_fifo_full_interrupt_set","rx_signal","set_at_cmd","set_rx_fifo_full_threshold","set_rx_timeout","split","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","tx","tx_done_interrupt_set","tx_signal","type_id","type_id","type_id","type_id","type_id","type_id","uart_number","unlisten_at_cmd","unlisten_rx_fifo_full","unlisten_tx_done","write","write","write_bytes","write_bytes","write_str","write_str","AtCmdConfig","Config","DataBits","DataBits5","DataBits6","DataBits7","DataBits8","Parity","ParityEven","ParityNone","ParityOdd","STOP1","STOP1P5","STOP2","StopBits","baudrate","baudrate","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","char_num","clone","clone","clone","clone","cmd_char","data_bits","data_bits","default","eq","eq","eq","fmt","fmt","fmt","fmt","from","from","from","from","from","gap_timeout","into","into","into","into","into","new","parity","parity_even","parity_none","parity_odd","post_idle_count","pre_idle_count","stop_bits","stop_bits","symbol_length","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id"],"q":[[0,"esp_hal"],[82,"esp_hal::aes"],[143,"esp_hal::analog"],[145,"esp_hal::analog::adc"],[215,"esp_hal::analog::dac"],[235,"esp_hal::clock"],[292,"esp_hal::cpu_control"],[338,"esp_hal::delay"],[352,"esp_hal::dma"],[962,"esp_hal::efuse"],[1109,"esp_hal::gpio"],[2568,"esp_hal::i2c"],[2627,"esp_hal::i2s"],[2746,"esp_hal::interrupt"],[2822,"esp_hal::ledc"],[2865,"esp_hal::ledc::channel"],[2949,"esp_hal::ledc::channel::config"],[2974,"esp_hal::ledc::timer"],[3060,"esp_hal::ledc::timer::config"],[3103,"esp_hal::mcpwm"],[3148,"esp_hal::mcpwm::operator"],[3261,"esp_hal::mcpwm::timer"],[3307,"esp_hal::pcnt"],[3319,"esp_hal::pcnt::channel"],[3400,"esp_hal::pcnt::unit"],[3502,"esp_hal::peripheral"],[3520,"esp_hal::peripherals"],[4447,"esp_hal::prelude"],[4610,"esp_hal::psram"],[4613,"esp_hal::reset"],[4640,"esp_hal::rmt"],[4772,"esp_hal::rng"],[4789,"esp_hal::rom"],[4791,"esp_hal::rom::crc"],[4797,"esp_hal::rom::md5"],[4829,"esp_hal::rsa"],[4878,"esp_hal::rsa::operand_sizes"],[4942,"esp_hal::rtc_cntl"],[5032,"esp_hal::rtc_cntl::sleep"],[5218,"esp_hal::sha"],[5246,"esp_hal::spi"],[5312,"esp_hal::spi::master"],[5460,"esp_hal::spi::master::dma"],[5503,"esp_hal::spi::master::prelude"],[5507,"esp_hal::system"],[5622,"esp_hal::timer"],[5748,"esp_hal::trapframe"],[5812,"esp_hal::twai"],[5903,"esp_hal::twai::filter"],[5964,"esp_hal::uart"],[6070,"esp_hal::uart::config"],[6149,"core::fmt"],[6150,"core::fmt"],[6151,"nb"],[6152,"core::result"],[6153,"core::any"],[6154,"embedded_hal::adc"],[6155,"fugit::aliases"],[6156,"core::ops::function"],[6157,"core::marker"],[6158,"core::convert"],[6159,"core::marker"],[6160,"core::iter::traits::iterator"],[6161,"esp32::i2c0"],[6162,"esp32::ledc"],[6163,"esp32::mcpwm0"],[6164,"critical_section"],[6165,"core::fmt"],[6166,"esp32::timg0"],[6167,"esp32::uart0"],[6168,"esp32"],[6169,"fugit::rate"],[6170,"nb"],[6171,"fugit::duration"],[6172,"embedded_hal::blocking::i2c"],[6173,"embedded_hal::digital::v2"],[6174,"void"],[6175,"core::convert"],[6176,"rand_core::error"],[6177,"core::convert"],[6178,"core::convert"],[6179,"embedded_hal::can::id"],[6180,"embedded_hal::can"],[6181,"esp32::twai0"],[6182,"embedded_hal::can::id"]],"d":["The second core","Available CPU cores","","FlashSafeDma","","The first core","","","","","","","","","","Advanced Encryption Standard (AES) support.","Analog Peripherals","","","","","Clock Control","","Control CPU Cores (ESP32)","","Delay driver","Direct Memory Access Commons","Convenience macro to create DMA buffers and descriptors","Convenience macro to create circular DMA buffers and …","Convenience macro to create circular DMA descriptors","Convenience macro to create DMA descriptors","Reading of eFuses (ESP32)","Marks a function as the main function to be called on …","","","","Returns the argument unchanged.","Returns the argument unchanged.","Try to create Self from the raw representation","Which core the application is currently executing on","General Purpose I/Os","I2C Driver","I2S Master","","","Interrupt support","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","LEDC (LED PWM Controller) peripheral control","","MCPWM (Motor Control Pulse Width Modulator) peripheral","","Pulse Counter peripheral driver","Exclusive peripheral access","Peripheral Instances","The prelude","PSRAM “virtual peripheral” driver (ESP32)","","Hardware and Software Reset","Remote Control Peripheral (RMT)","Random Number Generator","ESP ROM libraries","RSA Accelerator support.","RTC_CNTL (Real-Time Clock Control) and Low-power Management","","Secure Hash Algorithm peripheral driver","Serial Peripheral Interface","System Control","General-purpose timers","","State of the CPU saved when entering exception or interrupt","","","","","Two-wire Automotive Interface (TWAI)","","","UART driver","","","","AES peripheral container","Marker type for AES-128","Marker type for AES-192","Marker type for AES-256","Specifications for AES flavours","","","","","","","","State matrix endianness","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Encrypts/Decrypts the given buffer based on <code>mode</code> parameter","","","","","","","","","","","","","","","","","","","Configures how the state matrix would be laid out","Analog to Digital Converter (ADC)","Digital to Analog Converter (DAC)","Analog-to-Digital Converter peripheral driver.","A trait abstracting over calibration methods.","A helper trait to get the ADC channel of a compatible GPIO …","Configuration for the ADC.","An I/O pin which can be read using the ADC.","The attenuation of the ADC pin.","0dB attenuation, measurement range: 0-800mV","11dB attenuation, measurement range: 0-2600mV","2.5dB attenuation, measurement range: 0-1100mV","6dB attenuation, measurement range: 0-1350mV","","The sampling/readout resolution of the ADC.","","","","","Return the basic ADC bias value. See [<code>AdcCalBasic</code>] for …","Convert ADC value","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Create a new calibration scheme for the given attenuation.","","","","","","","","","","","","","","","","","","","Digital-to-Analog Converter (DAC) Channel 1","Digital-to-Analog Converter (DAC) Channel 2","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Constructs a new DAC instance.","Constructs a new DAC instance.","","","","","","","Writes the given value.","Writes the given value.","","","","","Used to configure the frequencies of the clocks present in …","Frozen clock frequencies","CPU clock speed","","","","","","Use what is considered the default settings after boot.","","","","","","","","","","","Configure the CPU clock speed.","","","","Applies the clock configuration and returns a Clocks …","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Use the highest possible frequency for a particular chip","","","","","","","","","","","","","","","","Will park the APP (second) core when dropped","","Control CPU Cores","","Data type for a properly aligned stack of N bytes","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Memory to be used for the stack","Construct a stack of length SIZE, uninitialized","","Park the given core","Start the APP (second) core","","","","","","","","","","","","","","Unpark the given core","Delay driver","","","","Delay for the specified number of microseconds","","Delay for the specified number of nanoseconds","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Create a new <code>Delay</code> instance","","","","","Marks channels as useable for AES","","DMA Channel","","DMA transmit channel","","DescriptorError the DMA rejected the descriptor …","DMA Peripheral","A DMA transfer descriptor.","","DMA Errors","DMA capable peripherals The values need to match the TRM","DMA Priorities The values need to match the TRM","Trait to be implemented for an in progress dma transfer.","Trait to be implemented for an in progress dma transfer.","An empty DMA descriptor used to initialize the descriptor …","","","","","","","","Marks channels as useable for I2S0","","","","","","","Marks channels as useable for I2S1","Marks channels as useable for I2S","","","Marks channels as usable for LCD_CAM","","","","Marks channels as useable for PARL_IO","Marker trait","","","DMA Rx","","","The functions here are not meant to be used outside the HAL","","","","","","","Marks channels as useable for SPI2","","","","","","","Marks channels as useable for SPI3","Marks channels as useable for SPI","DMA Tx","","","The functions here are not meant to be used outside the HAL","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Configure the channel for use","Configure the channel for use","Configure the channel for use","Configure the channel for use","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","ERR_DSCR_EMPTY error detected","","ERR_EOF error detected","","Descriptor error detected","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","Check if the transfer is finished.","Check if the transfer is finished.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Create a DMA instance.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Wait for the transfer to finish.","Wait for the transfer to finish.","","","<code>[]</code> Secure boot V1 is enabled for bootloader image","<code>[]</code> Secure boot V2 is enabled for bootloader image","<code>[]</code> ADC1 Two Point calibration high point. Only valid if …","<code>[]</code> ADC1 Two Point calibration low point. Only valid if …","<code>[]</code> ADC2 Two Point calibration high point. Only valid if …","<code>[]</code> ADC2 Two Point calibration low point. Only valid if …","<code>[]</code> True ADC reference voltage","<code>[]</code> BLOCK3 partially served for ADC calibration data","<code>[]</code> If set alongside EFUSE_RD_CHIP_CPU_FREQ_RATED; the ESP32…","<code>[]</code> If set; the ESP32’s maximum CPU frequency has been …","<code>[CHIP_VER_PKG]</code> Chip package identifier","<code>[CHIP_VER_PKG_4BIT]</code> Chip package identifier","<code>[]</code> bit is set to 1 for rev1 silicon","<code>[]</code>","<code>[CK8M_FREQ]</code> 8MHz clock freq override","<code>[]</code> Efuse variable block length scheme {0: “NONE (BLK1-3 …","<code>[]</code> Disable ROM BASIC interpreter fallback","<code>[MAC_CUSTOM_CRC]</code> CRC8 for custom MAC address","","<code>[CHIP_VER_DIS_APP_CPU]</code> Disables APP CPU","<code>[CHIP_VER_DIS_BT]</code> Disables Bluetooth","<code>[]</code> Disable flash cache in UART bootloader","<code>[]</code> Disable flash decryption in UART bootloader","<code>[]</code> Disable flash encryption in UART bootloader","<code>[]</code>","<code>[CHIP_VER_DIS_CACHE]</code> Disables cache","","The bit field for get access to efuse data","","","","","","<code>[]</code> Flash encryption is enabled if this field has an odd …","<code>[ENCRYPT_CONFIG]</code> Flash encryption config (key tweak bits)","<code>[DISABLE_JTAG]</code> Disable JTAG","<code>[]</code> Usage of efuse block 3 (reserved)","<code>[MAC_FACTORY_CRC]</code> CRC8 for MAC address","<code>[MAC_CUSTOM]</code> Custom MAC address","<code>[MAC_FACTORY]</code> MAC address","<code>[MAC_CUSTOM_VER]</code> Version of the MAC field {1: “Custom …","<code>[]</code> Disable reading from BlOCK1-3","<code>[]</code> rd_dis of ADC1_TP_HIGH","<code>[]</code> rd_dis of ADC1_TP_LOW","<code>[]</code> rd_dis of ADC2_TP_HIGH","<code>[]</code> rd_dis of ADC2_TP_LOW","<code>[]</code> rd_dis of BLK3_PART_RESERVE","<code>[RD_DIS.ENCRYPT_FLASH_KEY RD_DIS.BLK1]</code> rd_dis of BLOCK1","<code>[RD_DIS.SECURE_BOOT_KEY RD_DIS.BLK2]</code> rd_dis of BLOCK2","<code>[RD_DIS.BLK3]</code> rd_dis of BLOCK3","<code>[]</code> rd_dis of CODING_SCHEME","<code>[RD_DIS.MAC_CUSTOM]</code> rd_dis of CUSTOM_MAC","<code>[RD_DIS.MAC_CUSTOM_CRC]</code> rd_dis of CUSTOM_MAC_CRC","<code>[RD_DIS.ENCRYPT_CONFIG]</code> rd_dis of FLASH_CRYPT_CONFIG","<code>[]</code> rd_dis of KEY_STATUS","<code>[RD_DIS.MAC_CUSTOM_VER]</code> rd_dis of MAC_VERSION","<code>[]</code> rd_dis of SECURE_VERSION","<code>[]</code> Secure version for anti-rollback","<code>[]</code> Override SD_CLK pad (GPIO6/SPICLK)","<code>[]</code> Override SD_CMD pad (GPIO11/SPICS0)","<code>[]</code> Override SD_DATA_1 pad (GPIO8/SPID)","<code>[]</code> read for SPI_pad_config_hd","<code>[]</code> Override SD_DATA_0 pad (GPIO7/SPIQ)","<code>[]</code> Disable UART download mode. Valid for ESP32 V3 and …","","<code>[]</code> This field stores the voltage level for CPU to run at …","<code>[]</code>","<code>[]</code> Efuse write disable mask","<code>[]</code> wr_dis of ABS_DONE_0","<code>[]</code> wr_dis of ABS_DONE_1","<code>[]</code> wr_dis of ADC1_TP_HIGH","<code>[]</code> wr_dis of ADC1_TP_LOW","<code>[]</code> wr_dis of ADC2_TP_HIGH","<code>[]</code> wr_dis of ADC2_TP_LOW","<code>[]</code> wr_dis of ADC_VREF","<code>[]</code> wr_dis of BLK3_PART_RESERVE","<code>[WR_DIS.ENCRYPT_FLASH_KEY WR_DIS.BLK1]</code> wr_dis of BLOCK1","<code>[WR_DIS.SECURE_BOOT_KEY WR_DIS.BLK2]</code> wr_dis of BLOCK2","<code>[WR_DIS.BLK3]</code> wr_dis of BLOCK3","<code>[WR_DIS.CK8M_FREQ]</code> wr_dis of CLK8M_FREQ","<code>[]</code> wr_dis of CODING_SCHEME","<code>[]</code> wr_dis of CONSOLE_DEBUG_DISABLE","<code>[WR_DIS.MAC_CUSTOM]</code> wr_dis of CUSTOM_MAC","<code>[WR_DIS.MAC_CUSTOM_CRC]</code> wr_dis of CUSTOM_MAC_CRC","<code>[WR_DIS.CHIP_VER_DIS_APP_CPU]</code> wr_dis of DISABLE_APP_CPU","<code>[WR_DIS.CHIP_VER_DIS_BT]</code> wr_dis of DISABLE_BT","<code>[]</code> wr_dis of DISABLE_DL_CACHE","<code>[]</code> wr_dis of DISABLE_DL_DECRYPT","<code>[]</code> wr_dis of DISABLE_DL_ENCRYPT","<code>[WR_DIS.CHIP_VER_DIS_CACHE]</code> wr_dis of DIS_CACHE","<code>[]</code> wr_dis of FLASH_CRYPT_CNT","<code>[WR_DIS.ENCRYPT_CONFIG]</code> wr_dis of FLASH_CRYPT_CONFIG","<code>[WR_DIS.DISABLE_JTAG]</code> wr_dis of JTAG_DISABLE","<code>[]</code> wr_dis of KEY_STATUS","<code>[WR_DIS.MAC_FACTORY]</code> wr_dis of MAC","<code>[WR_DIS.MAC_FACTORY_CRC]</code> wr_dis of MAC_CRC","<code>[WR_DIS.MAC_CUSTOM_VER]</code> wr_dis of MAC_VERSION","<code>[WR_DIS.EFUSE_RD_DISABLE]</code> wr_dis of RD_DIS","<code>[]</code> wr_dis of SECURE_VERSION","<code>[]</code> wr_dis of SPI_PAD_CONFIG_CLK","<code>[]</code> wr_dis of SPI_PAD_CONFIG_CS0","<code>[]</code> wr_dis of SPI_PAD_CONFIG_D","<code>[]</code> wr_dis of SPI_PAD_CONFIG_Q","<code>[]</code> wr_dis of UART_DOWNLOAD_DIS","<code>[]</code> wr_dis of VOL_LEVEL_HP_INV","<code>[]</code> wr_dis of WR_DIS","<code>[WR_DIS.SDIO_FORCE]</code> wr_dis of XPD_SDIO_FORCE","<code>[]</code> wr_dis of XPD_SDIO_REG","<code>[WR_DIS.SDIO_TIEH]</code> wr_dis of XPD_SDIO_TIEH","<code>[SDIO_FORCE]</code> Ignore MTDI pin (GPIO12) for VDD_SDIO on reset","<code>[]</code> read for XPD_SDIO_REG","<code>[SDIO_TIEH]</code> If XPD_SDIO_FORCE &amp; XPD_SDIO_REG {1: “3.3V”…","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the CHIP_VER_PKG eFuse value.","Returns the number of CPUs available on the chip.","Get status of SPI boot encryption.","Get base mac address","Returns the maximum rated clock of the CPU in MHz.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Returns the CHIP_VER_DIS_BT eFuse value.","","Read field value in a big-endian order","Read field value in a little-endian order","Set the base mac address","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","General Purpose Input/Output driver","","","Peripheral input signals for the GPIO mux","","","","","","","","","","","","","","","","","","","","","","","","","Convenience constant for <code>Option::None</code> pin","","Convenience type-alias for a no-pin / don’t care - pin","","","","","","Peripheral output signals for the GPIO mux","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Clear the interrupt status bit for this Pin","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Remove a connected <code>signal</code> from this input pin.","","","Remove this output pin from a connected signal.","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","","","Returns the argument unchanged.","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","Configures the pin to operate as a floating input pin","","","","","","Configures the pin to operate as an inverted floating …","Configures the pin to operate as an open drain output pin. …","Configures the pin to operate as an inverted pulled down …","Configures the pin to operate as an inverted pulled up …","Configures the pin to operate as an inverted push pull …","Configures the pin to operate as an open drain output pin","Configures the pin to operate as a pulled down input pin","Configures the pin to operate as a pulled up input pin","Configures the pin to operate as an push pull output pin","","","","","","","Checks if the interrupt status bit for this Pin is set","","","Checks if listening for interrupts is enabled for this Pin","","","","","","","","","","Listen for interrupts","","Listen for interrupts","","","","","","","","","","","","","","","","","","","","","","","","","","","","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","Set the RTC properties of the pin. If <code>mux</code> is true then …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Stop listening for interrupts","","","","","","I2C-specific transmission errors","","","I2C peripheral container (I2C)","I2C Peripheral Instance","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Read bytes from a target slave with the address <code>addr</code> The …","Send data bytes from the <code>bytes</code> array to a target slave …","Write bytes from the <code>bytes</code> array first and then read n …","Create a new I2C instance This will enable the peripheral …","Create a new I2C instance with a custom timeout value. …","","","","","","Resets the I2C controller (FIFO + FSM + command list)","Resets the I2C peripheral’s command registers","Resets the transmit and receive FIFO buffers","","","","","Sets the filter with a supplied threshold in clock cycles …","Sets the frequency of the I2C interface by calculating and …","","","","","","","","","","","","","","","","","","Supported data formats","","I2S Error","Instance of the I2S peripheral driver","Blocking I2S Read","Initiate a DMA rx transfer","An in-progress DMA read transfer.","I2S RX channel","I2S TX channel","Blocking I2s Write","Initiate a DMA tx transfer","An in-progress DMA write transfer.","","","","Supported standards.","","Amount of bytes which can be pushed. Only useful for …","Amount of bytes which can be popped","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the DMA transfer is complete","Check if the DMA transfer is complete","Construct a new I2S peripheral driver instance for the …","Construct a new I2S peripheral driver instance for the …","","Push bytes into the DMA buffer. Only useful for circular …","Push bytes into the DMA buffer via the given closure. The …","","","Read I2S. Returns I2sReadDmaTransfer which represents the …","","Continuously read from I2S. Returns I2sReadDmaTransfer …","","Stop for the DMA transfer and return the buffer and the …","","","","","","","","","","","","","","","","","","","","","","","","","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","","","","Write I2S. Returns I2sWriteDmaTransfer which represents …","","Continuously write to I2S. Returns I2sWriteDmaTransfer …","","Enumeration of available CPU interrupts","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Interrupt priority levels.","","","","","","","","","","Clear the given CPU interrupt","","","","Disable the given peripheral interrupt","Enable the given peripheral interrupt","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Get status of peripheral interrupts","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Assign a peripheral interrupt to an CPU interrupt","","","","","","","","","","","","","Used to specify HighSpeed Timer/Channel","LEDC (LED PWM Controller)","Global slow clock source","Used to specify LowSpeed Timer/Channel","","","","","","","","","","LEDC channel","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Return a new channel","Return a new timer","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Return a new LEDC","Set global slow clock source","LEDC timer","","","","","","","","","","","","","Channel struct","Channel not configured","","","","","","","","","Channel HW interface","Channel interface","Duration too long for timer frequency and duty resolution","Invalid duty % value","Duty % change from start to end is out of range","End duty % out of range","Channel errors","Fade parameters invalid","Fade parameter sub-errors","Channel number","Start duty % out of range","Timer not configured","","","","","","","","","","","","Channel configuration","Configure channel","Configure channel","Configure Channel HW except for the duty which is set via …","Configure Channel HW","Configure Channel HW except for the duty which is set via …","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check whether a duty-cycle fade is running","","Check whether a duty-cycle fade is running HW","","","Return a new channel","Set channel duty HW","Set duty % of channel","Set channel duty HW","Set duty in channel HW","Set duty in channel HW","Start a duty-cycle fade","Start a duty fade from one % to another.","Start a duty-cycle fade HW","Start a duty-cycle fade HW","Start a duty-cycle fade HW","","","","","","","","","","","","","Channel configuration","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","Invalid Divisor","Timer errors","Clock source for HS Timers","Clock source for LS Timers","Timer number","Timer struct","","","","","Interface for HW configuration of timer","Interface for Timers","Trait defining the type of timer source","","","","","","","","","","","","","","","Timer configuration","Configure the timer","Configure the timer","Configure the HW for the timer","Configure the HW for the timer","Configure the HW for the timer","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Return the duty resolution of the timer","Return the duty resolution of the timer","Return the frequency of the timer","Return the frequency of the timer","Get the current source timer frequency from the HW","Get the current source timer frequency from the HW","Get the current source timer frequency from the HW","Return the timer frequency, or 0 if not configured","Return the timer frequency","Return the timer number","Return the timer number","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the timer has been configured","Check if the timer has been configured","Create a new intance of a timer","","","","","","","","","","","","","","","","Update the timer in HW","Update the timer in HW","Update the timer in HW","Timer configuration","Number of bits reserved for duty cycle adjustment","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","Target frequency could not be set. Check how the frequency …","The MCPWM peripheral","Clock configuration of the MCPWM peripheral","A MCPWM peripheral","Get a pointer to the peripheral RegisterBlock","","","","","","","","","Enable peripheral","","Get the peripheral clock frequency.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","<code>pwm_clk = clocks.crypto_pwm_clock / (prescaler + 1)</code>","MCPWM operators","Operator0","Operator1","Operator2","Get operator GPIO mux output signal","MCPWM timers","Timer0","Timer1","Timer2","Get a timer clock configuration with the given frequency.","Get a timer clock configuration with the given prescaler.","","","","","","","","","","Get a clock configuration with the given frequency.","Get a clock configuration with the given prescaler.","Configuration for MCPWM Operator DeadTime It’s …","A MCPWM operator","PWM Stream A","PWM Stream B","Input/Output Stream descriptor for each channel","Settings for what actions should be taken on timing events","A pin driven by an MCPWM operator","Configuration describing how the operator generates a …","Settings for when <code>PwmPin::set_timestamp</code> takes effect","New timestamp will be applied immediately","New timestamp will be applied when timer is equal to period","New timestamp will be applied when timer is equal to zero","Set the to a high level.","Clear the output by setting it to a low level.","Change the current output level to the opposite value. If …","A configuration using <code>PwmActions::UP_ACTIVE_HIGH</code> and …","Using this setting together with a timer configured with …","A configuration using <code>PwmActions::UP_DOWN_ACTIVE_HIGH</code> and …","Using this setting together with a timer configured with …","An action the operator applies to an output","","","","","","","","","","","","","","","","","This only set the timestamp to 0, if you want to disable …","<code>PwmActions</code> with no <code>UpdateAction</code>s set","<code>PwmUpdateMethod</code> with no sync triggers. Corresponds to …","This only set the timestamp to the maximum, if you want to …","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Get the duty of the pin","Get the max duty of the pin","Get the old timestamp. The value of the timestamp will …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Sets FED/RED output inverter Inverts the output of the …","Get a configuration using the given <code>PwmActions</code> and …","Active High Complementary (AHC) from Technical Reference …","Uses the following configuration:","Choose an <code>UpdateAction</code> for an <code>DTEA</code>/<code>DTEB</code> event where you can","Choose an <code>UpdateAction</code> for an <code>DTEP</code> event","Choose an <code>UpdateAction</code> for an <code>DTEA</code>/<code>DTEB</code> event","Choose an <code>UpdateAction</code> for an <code>DTEZ</code> event","Choose an <code>UpdateAction</code> for an <code>UTEA</code>/<code>UTEB</code> event where you can","Choose an <code>UpdateAction</code> for an <code>UTEP</code> event","Choose an <code>UpdateAction</code> for an <code>UTEA</code>/<code>UTEB</code> event","Choose an <code>UpdateAction</code> for an <code>UTEZ</code> event","Select Between PWMClk &amp; PT_Clk","Select which stream is used for the input of FED/RED","Configure what actions should be taken on timing events","Set PWMA/PWMB stream to bypass everything except …","Configures deadtime for this operator","Sets the delay for the FED/RED module","Set the duty of the pin","Swaps the output of a PWM Stream i.e. If streams have …","Select a <code>Timer</code> to be the timing reference for this operator","Write a new timestamp. The written value will take effect …","Set how a new timestamp syncs with the timer","Enable syncing new timestamp values when timer is equal to …","Enable syncing new timestamp values when timer is equal to …","","","","","","","","","","","","","","","","","","","","","","","","","Updates dead-time FED register","Updates dead-time RED register","Use the A output with the given pin and configuration","Use the B output with the given pin and configuration","Use both the A and the B output with the given pins and …","The direction the timer counter is changing","The PWM timer decrements to zero, starting from the value …","The timer counter is decreasing","In this mode, the PWM timer increments from zero until …","The timer counter is increasing","PWM working mode","A MCPWM timer","Clock configuration of a MCPWM timer","This is a combination of the two modes mentioned above. …","","","","","","","","","","","","Get the timer clock frequency.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Set the timer counter to the provided value","Apply the given timer configuration.","Read the counter value and counter direction of the timer","Stop the timer in its current state","","","","","","","","","","","","","","","","PCNT - channel configuration","Returns the argument unchanged.","Return a unit","Calls <code>U::from(self)</code>.","Return a new PCNT","","","","PCNT - Unit module","","","","Pulse Counter configuration for a single channel","PCNT channel action on control level","Decrease count value","Hold current count value","PCNT channel action on signal edge","Hold current count value","Increase count value","Keep current count mode","Channel number","PcntPin can be always high, always low, or an actual pin","Invert current count mode (increase -&gt; decrease, decrease …","","","","","","","","","","","","","","","","","","","","Configure the channel","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","PCNT high control mode","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","PCNT low control mode","PCNT signal negative edge count mode","PCNT signal positive edge count mode","Set the control signal (pin/high/low) for this channel","Set the edge signal (pin/high/low) for this channel","","","","","","","","","","","","","","","","","","","Unit configuration","Unit errors","","Invalid filter threshold value","Invalid high limit - must be &gt; 0","Invalid low limit - must be &lt; 0","pulse counter increases from negative to 0","pulse counter is negative (not implemented?)","Unit number","pulse counter decreases from positive to 0.","pulse counter is positive (not implemented?)","","","","","","","","","","the current status of the counter.","","","","","","","","","","","","","","","","","","","","","","","","","","Enable which events generate interrupts on this unit.","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Get the latest events for this unit.","Get the current counter value.","Get the mode of the last zero crossing","","","Returns true if an interrupt is active for this unit.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Enable interrupts for this unit.","","","Pause the counter","Clear the interrupt bit for this unit.","Resume the counter","","","","","","","","","","","","","","","","","","","","","","","Disable interrupts for this unit.","","Peripheral singleton type","Trait for any type that can be used as a peripheral of …","An exclusive reference to a peripheral.","","","Unsafely clone (duplicate) a peripheral singleton.","Unsafely clone (duplicate) a peripheral singleton.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Convert a value into a <code>PeripheralRef</code>.","Map the inner peripheral using <code>Into</code>.","","Reborrow into a “child” PeripheralRef.","","","","","","","","","","","","","","","","4 - BT_BB","5 - BT_BB_NMI","3 - BT_MAC","68 - CACHE_IA","","","","","","","","","44 - EFUSE","38 - ETH_MAC","","","","","24 - FROM_CPU_INTR0","25 - FROM_CPU_INTR1","26 - FROM_CPU_INTR2","27 - FROM_CPU_INTR3","","","22 - GPIO","23 - GPIO_NMI","","","","","","","","","49 - I2C_EXT0","50 - I2C_EXT1","","","32 - I2S0","","","33 - I2S1","","","Enumeration of all the interrupts.","","","43 - LEDC","","","","","39 - MCPWM0","","","40 - MCPWM1","41 - MCPWM2","42 - MCPWM3","66 - MMU_IA","67 - MPU_IA","","","","","48 - PCNT","","","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","","","","47 - RMT","","","","","51 - RSA","46 - RTC_CORE","","","","","7 - RWBLE","9 - RWBLE_NMI","6 - RWBT","8 - RWBT_NMI","","","37 - SDIO_HOST","","","","","","","","","28 - SPI0","","","29 - SPI1","52 - SPI1_DMA","","","30 - SPI2","53 - SPI2_DMA","","","31 - SPI3","54 - SPI3_DMA","","","61 - TG0_LACT_EDGE","17 - TG0_LACT_LEVEL","58 - TG0_T0_EDGE","14 - TG0_T0_LEVEL","59 - TG0_T1_EDGE","15 - TG0_T1_LEVEL","60 - TG0_WDT_EDGE","16 - TG0_WDT_LEVEL","65 - TG1_LACT_EDGE","21 - TG1_LACT_LEVEL","62 - TG1_T0_EDGE","18 - TG1_T0_LEVEL","63 - TG1_T1_EDGE","19 - TG1_T1_LEVEL","64 - TG1_WDT_EDGE","20 - TG1_WDT_LEVEL","56 - TIMER1","57 - TIMER2","","","","","","","45 - TWAI0","","","34 - UART0","","","35 - UART1","","","36 - UART2","","","12 - UHCI0","","","13 - UHCI1","55 - WDT","","","2 - WIFI_BB","0 - WIFI_MAC","1 - WIFI_NMI","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Returns all the peripherals <em>once</em>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Attempt to convert a given value into an <code>Interrupt</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The type of the value returned by <code>capture</code>","Enumeration of channels that can be used with this <code>Capture</code> …","Enumeration of channels that can be used with this <code>Pwm</code> …","The type of the value returned by <code>count</code>","Type for the <code>duty</code> methods","Type for the <code>duty</code> methods","Error type returned by ADC methods","Error type","Error type","Error type","Error type","The type of error that can occur when writing","Error type","Error type","Error type","Error type","Error type","Read error","Write error","An enumeration of SPI errors","Enumeration of <code>Capture</code> errors","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","The unit of time used by this timer","Unit of time used by the watchdog","A time unit that can be converted into a human time unit …","A time unit that can be converted into a human time unit …","","","","","Trait for buffers that can be given to DMA for reading.","Trait for <code>Deref</code> targets used by the blanket <code>DmaReadBuffer</code> …","Trait for DMA word types used by the blanket DMA buffer …","Trait for buffers that can be given to DMA for writing.","Trait for <code>DerefMut</code> targets used by the blanket …","Input capture","Pulse Width Modulation","A single PWM channel / pin","Quadrature encoder interface","ADCs that sample on single channels per request, and do so …","Millisecond delay","Microsecond delay","Blocking read","Blocking write","Blocking write + read","Blocking read","Write half of a serial interface (blocking variant)","Blocking transfer","Blocking write","Single digital input pin","Single digital push-pull output pin","Output pin that can be toggled","Single digital input pin","Single digital push-pull output pin","Push-pull output pin that can read its output state","Output pin that can be toggled","Read half of a serial interface","Write half of a serial interface","Full duplex (master mode)","A count down timer","Feeds an existing watchdog to ensure the processor isn’t …","Disables a running watchdog timer so the processor won’t …","Enables A watchdog timer to reset the processor if …","","","","","","","","","","","","","","","","","Extension trait for simple short-hands for u32 Durations","Extension trait for simple short-hands for u64 Durations","Extension trait for simple short-hands for u32 Rate","Extension trait for simple short-hands for u64 Rate","","","Block until the serial interface has sent all buffered …","Writes a slice, blocking until everything has been written","“Waits” for a transition in the capture <code>channel</code> and …","Returns the current pulse count of the encoder","Pauses execution for <code>ms</code> milliseconds","Pauses execution for <code>us</code> microseconds","Returns the count direction","Disables the watchdog","Disables a capture <code>channel</code>","Disables a PWM <code>channel</code>","Disables a PWM <code>channel</code>","Enables a capture <code>channel</code>","Enables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","Marks a function as the main function to be called on …","Triggers the watchdog. This must be done once the watchdog …","Ensures that none of the previously written words are …","Returns the current duty cycle","Returns the current duty cycle","Returns the maximum duty cycle value","Returns the maximum duty cycle value","Returns the current PWM period","Returns the current resolution","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Marks a function as an interrupt handler","Is the input pin high?","Is the input pin high?","Is the input pin low?","Is the input pin low?","Is the pin in drive high mode?","Is the pin in drive low mode?","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Create an enum for erased GPIO pins, using the …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","","This attribute allows placing statics and functions into …","Request that the ADC begin a conversion on the specified …","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","Reads enough bytes from hardware random number generator …","Reads a single word from the serial interface","Reads the word stored in the shift register","Provide a buffer usable for DMA reads.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Sends a word to the slave","Sets a new duty cycle","Sets a new duty cycle","Drives the pin high","Drives the pin high","Drives the pin low","Drives the pin low","Sets a new PWM period","Sets the resolution of the capture timer","Drives the pin high or low depending on the provided value","Starts a new count down","Starts the watchdog with a given period, typically once …","Toggle pin output.","Toggle pin output.","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","Non-blockingly “waits” until the count down finishes","Writes bytes to slave with address <code>address</code>","Sends <code>words</code> to the slave, ignoring all the incoming words","Writes a single word to the serial interface","Provide a buffer usable for DMA writes.","Writes bytes to slave with address <code>address</code> and then reads …","","","","","Not a wakeup cause, used to disable all wakeup sources with","Wakeup caused by BT (light sleep only)","Wakeup caused by COCPU int","Wakeup caused by COCPU crash","Wakeup caused by external signal using RTC_IO","Wakeup caused by external signal using RTC_CNTL","Wakeup caused by GPIO (light sleep only on ESP32, S2 and …","","Wakeup caused by timer","Wakeup caused by touchpad","Wakeup caused by UART (light sleep only)","Wakeup caused by ULP program","In case of deep sleep, reset was not caused by exit from …","Wakeup caused by WIFI (light sleep only)","","","","","Returns the argument unchanged.","Retrieves the reason for the last reset as a …","Retrieves the cause of the last wakeup event as a …","Calls <code>U::from(self)</code>.","Performs a software reset on the chip.","Performs a software reset on the CPU.","","","","RMT Channel","An in-progress continuous TX transaction","","","","Convenience representation of a pulse code entry.","RMT Instance","","Channel configuration for RX channels","","RX transaction instance","An in-progress transaction for a single shot TX …","","","Channel configuration for TX channels","","","","","","","","","","","","","","","","","","","","","Carrier high phase in ticks","Carrier high phase in ticks","Level of the carrier","Level of the carrier","Carrier low phase in ticks","Carrier low phase in ticks","Enable carrier modulation","Enable carrier demodulation","","","","","","","","","Channel’s clock divider","Channel’s clock divider","","","","","Configure the TX channel","Configure the RX channel","","","","","Filter threshold in ticks","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Enable idle output","Set the idle output level to low/high","Idle threshold in ticks","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Length of the first pulse code interval (in clock cycles)","Length of the second pulse code interval (in clock cycles)","Logical output level in the first pulse code interval","Logical output level in the second pulse code interval","Create a new RMT instance","Start receiving pulse codes into the given buffer. This …","Stop transaction as soon as possible.","Stop transaction when the current iteration ends.","Start transmitting the given pulse code sequence. This …","Start transmitting the given pulse code continuously. This …","Like <code>Self::transmit_continuously</code> but also sets a loop …","","","","","","","","","","","","","","","","","","","","","","","","","","","","Wait for the transaction to complete","Wait for the transaction to complete","Random number generator driver","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Create a new random number generator instance","","","Reads currently available <code>u32</code> integer from <code>RNG</code>","","","","","","Cyclic Redundancy Check","MD5 Message-Digest Algorithm","Left-shifting CRC-16 with polynomial 0x1021","Right-shifting CRC-16 with polynomial 0x1021","Left-shifting CRC-32 with polynomial 0x04c11db7","Right-shifting CRC-32 with polynomial 0x04c11db7","Left-shifting CRC-8 with polynomial 0x07","Right-shifting CRC-8 with polynomial 0x07","MD5 context for an ongoing computation","16-byte message digest","","","","","","","Compute a full digest from a single buffer","Finalize and return a digest","Feed data to the hasher","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Create a new MD5 context","","","","","","","","","","RSA peripheral container","","Support for RSA peripheral’s modular exponentiation …","Support for RSA peripheral’s modular multiplication …","Support for RSA peripheral’s large number multiplication …","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Creates an Instance of <code>RsaModularExponentiation</code>. <code>m_prime</code> …","Creates an Instance of <code>RsaMultiplication</code>. <code>m_prime</code> could be …","Creates an Instance of <code>RsaMultiplication</code>.","Marker types for the operand sizes","reads the result to the given buffer. This is a non …","Reads the result to the given buffer. This is a non …","Reads the result to the given buffer. This is a non …","After the RSA Accelerator is released from reset, the …","starts the modular exponentiation operation. <code>r</code> could be …","Starts the multiplication operation.","Starts the first step of modular multiplication operation. …","Starts the second step of modular multiplication operation.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","","","","","","Power on reset","Deep sleep reset the digital core","Main watch dog 0 resets digital core","Main watch dog 1 resets digital core","RTC watch dog resets digital core","SDIO module resets the digital core","Software resets the digital core","RTC watch dog resets CPU","Software resets CPU","CPU0 resets CPU1 by DPORT_APPCPU_RESETTING","Main watch dog 0 resets CPU","Low-power Management","RTC Watchdog Timer","RTC SLOW_CLK frequency values","External 32 KHz XTAL","Internal fast RC oscillator, divided by 256","Internal slow RC oscillator","RTC Watchdog Timer","","Reset when the VDD voltage is not stable","RTC watch dog resets digital core and rtc module","","","","","","","","","","","","","","","","Disable the watchdog timer instance","Enable the watchdog timer instance","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Try to create Self from the raw representation","","Get the RTC_SLOW_CLK source","read the current value of the rtc time registers in …","read the current value of the rtc time registers.","read the current value of the rtc time registers in …","","Get main XTAL frequency This is the value stored in RTC …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","RTC Control Sleep Module","enter sleep with the provided <code>config</code> and wake with the …","enter deep sleep and wake with the provided <code>wake_sources</code>","enter light sleep and wake with the provided <code>wake_sources</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","BT wakeup (light sleep only)","","","","","","","power down digital domain","enable deep sleep reject","","","","","bias for digital domain, in sleep mode","bias for digital domain, in active mode","","","","","EXT0 GPIO wakeup","EXT1 GPIO wakeup","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","GPIO wakeup (light sleep only)","Power down Internal 8M oscillator","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","enable light sleep reject","force normal voltage in sleep mode (digital domain memory)","remove all peripheral force power up flags","MAC wakeup (light sleep only)","","","","power down main RAM and ROM","bias for RTC domain, in sleep mode","bias for RTC domain, in active mode","power down RTC fast memory","keep low voltage in sleep mode (even if ULP/touch is used)","force normal voltage in sleep mode (RTC memory)","power down RTC peripherals","power down RTC slow memory","SDIO wakeup (light sleep only)","","","","","BT wakeup (light sleep only)","power down digital domain","enable deep sleep reject","bias for digital domain, in sleep mode","bias for digital domain, in active mode","EXT0 GPIO wakeup","EXT1 GPIO wakeup","GPIO wakeup (light sleep only)","Power down Internal 8M oscillator","enable light sleep reject","force normal voltage in sleep mode (digital domain memory)","remove all peripheral force power up flags","MAC wakeup (light sleep only)","power down main RAM and ROM","bias for RTC domain, in sleep mode","bias for RTC domain, in active mode","power down RTC fast memory","keep low voltage in sleep mode (even if ULP/touch is used)","force normal voltage in sleep mode (RTC memory)","power down RTC peripherals","power down RTC slow memory","SDIO wakeup (light sleep only)","Timer wakeup","Touch wakeup","UART0 wakeup (light sleep only)","UART1 wakeup (light sleep only)","ULP wakeup","power down VDDSDIO regulator","enable WDT flashboot mode","power down WiFi","keep main XTAL powered up in sleep","Timer wakeup","Touch wakeup","","","","","","","","","","","","","","","","","","","","","","UART0 wakeup (light sleep only)","UART1 wakeup (light sleep only)","ULP wakeup","power down VDDSDIO regulator","enable WDT flashboot mode","power down WiFi","keep main XTAL powered up in sleep","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","SPI errors","","Full-duplex operation","Half-duplex operation","","","","","","","","","","SPI data mode","SPI modes","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Serial Peripheral Interface - Master Mode","","","","","","","","","","","","","","","","SPI address, 1 to 32 bits.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","SPI command, 1 to 16 bits.","","","","","","","","","","","","","","","","","","","Read and Write in half duplex mode.","","","","","SPI peripheral driver","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Initialize for full-duplex 1 bit mode","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Constructs an SPI instance in 8bit dataframe mode.","Constructs an SPI instance in half-duplex mode.","Prelude for the SPI (Master) driver","Half-duplex read.","","","","Read bytes from SPI.","Read received bytes from SPI FIFO.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Setup pins for this SPI instance.","Setup pins for this SPI instance.","","","","","Half-duplex write.","","","","Write bytes to SPI.","","","A DMA capable SPI instance.","An in-progress DMA transfer.","An in-progress DMA transfer","","","","","","","","","","Perform a DMA read.","Perform a DMA transfer.","Perform a DMA write.","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the DMA transfer is complete","Check if the DMA transfer is complete","","","","","","","","","","","","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","","","","","","","","","","","Controls the configuration of the chip’s clocks.","","","","","","","","","","","Peripherals which can be enabled via <code>PeripheralClockControl</code>","","","Control the radio peripheral clocks","","","","","","","","","","","","","Controls the configuration of the chip’s clocks.","Extension trait to split a SYSTEM/DPORT peripheral in …","The SYSTEM/DPORT splitted into it’s different logical …","","","","","","","","Initialize BLE RTC clocks","","","","","","","","","","","","","","","","","","","","","Disable the peripheral","","Enable the peripheral","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Do any common initial initialization needed","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","Reset the MAC","","","","","Splits the SYSTEM/DPORT peripheral into it’s parts.","","","","","","","","","","","","","","","","","","","","","","","","","","Custom timer error type","Timer peripheral instance","General-purpose Timer driver","","","","","","","Watchdog timer","","","","","","","","","","","","","","","","","","","","","","","","Disable the watchdog timer instance","","","","Enable the watchdog timer instance","","","","","","","Return the raw interface to the underlying timer instance","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","Create a new timer instance","Create a new watchdog timer instance","","","","","","","","","","","","","","","","","","","","","","","Forcibly enable or disable the watchdog timer","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","State of the CPU saved when entering exception or interrupt","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","","","","","A selection of pre-determined baudrates for the TWAI …","","","","","Structure backing the …","","","","","The underlying timings for the TWAI peripheral.","An active TWAI peripheral in Normal Mode.","An inactive TWAI peripheral in the “Reset”…","","","","","","","","","","","","","","Clear the receive FIFO, discarding any valid, partial, or …","","","","","","Two-wire Automotive Interface (TWAI) Filters","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the controller is in a bus off state.","","","","","","","Get the number of messages that the peripheral has …","Return a received frame if there are any available.","","","Set the error warning threshold.","Set up the acceptance filter on the device.","Put the peripheral into Operation Mode, allowing the …","Stop the peripheral, putting it into reset mode and …","","Transmit a frame.","","","","","","","","","","","","","","","","","","","","","","","","","NOTE: The dual extended id acceptance filters can only …","A filter that matches against two standard 11-bit standard …","The type of the filter.","","","","Warning: This is not a perfect filter. Standard ids that …","A filter that matches against a single 11 bit id, the rtr …","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Create a new filter that matches against a single 11-bit …","Create a filter that matches against a single 29-bit …","Create a filter that matches against two standard 11-bit …","Create a filter that matches the first 16 bits of two …","The masks indicate which bits of the code the filter …","The masks indicate which bits of the code the filter …","The masks indicate which bits of the code the filter …","Create a new filter matching the first 16 bits of two …","Get the register level representation of the filter.","","","","","","","","","","","","","","","","","","","","All pins offered by UART","Custom serial error type","UART peripheral instance","","","UART driver","Pins used by the UART interface","UART RX","UART TX","Checks if AT-CMD interrupt is set","","","","","","","","","","","","","Change the number of stop bits","","UART configuration","","","","","","","Read all available bytes from the RX FIFO into the …","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Listen for AT-CMD interrupts","Listen for RX-FIFO-FULL interrupts","Listen for TX-DONE interrupts","","Create a new UART instance with defaults","","Create a new UART instance with defaults","","","","Reset AT-CMD interrupt","","Reset RX-FIFO-FULL interrupt","Reset TX-DONE interrupt","","","Checks if RX-FIFO-FULL interrupt is set","","Configures the AT-CMD detection settings.","Configures the RX-FIFO threshold","Configures the Receive Timeout detection setting","Split the Uart into a transmitter and receiver, which is …","","","","","","","","","","","","","","Checks if TX-DONE interrupt is set","","","","","","","","","Stop listening for AT-CMD interrupts","Stop listening for RX-FIFO-FULL interrupts","Stop listening for TX-DONE interrupts","","","Writes bytes","Writes bytes","","","Configuration for the AT-CMD detection functionality","UART configuration","Number of data bits","","","","","Parity check","","","","1 stop bit","1.5 stop bits","2 stop bits","Number of stop bits","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","","","","","",""],"i":[1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,5,1,5,1,0,1,0,0,0,0,0,0,0,0,0,0,1,1,5,5,1,1,0,0,0,0,5,5,0,5,1,0,0,0,5,0,0,0,0,0,5,0,0,0,0,0,0,5,0,0,0,0,5,0,5,1,5,1,0,5,1,0,5,0,0,0,0,0,0,0,23,449,22,22,449,22,22,0,449,23,0,22,17,450,451,452,23,22,17,450,451,452,23,22,17,450,451,452,23,22,17,450,451,452,23,17,17,22,17,450,451,452,23,22,17,450,451,452,23,22,17,450,451,452,23,17,0,0,0,0,0,0,0,0,27,27,27,27,30,0,26,26,26,26,24,24,28,29,28,31,26,27,29,28,31,26,27,29,26,27,28,31,31,28,26,27,27,29,28,31,26,27,29,28,31,26,27,28,31,24,29,31,28,29,28,31,26,27,29,28,31,26,27,29,28,31,26,27,0,0,36,39,36,39,36,39,36,39,36,39,36,39,36,39,36,39,36,39,0,43,43,43,0,0,0,44,44,44,0,45,41,45,41,43,44,45,41,43,44,43,44,41,45,43,44,41,46,43,44,45,41,43,44,46,45,45,41,43,44,41,46,45,45,41,43,44,45,41,43,44,45,41,43,44,45,0,50,0,0,0,49,51,53,50,49,51,53,50,49,50,51,50,50,49,51,53,50,49,51,53,50,49,49,49,53,53,53,49,49,51,53,50,49,51,53,50,49,51,53,50,53,0,56,56,56,56,56,56,56,56,56,56,56,56,56,69,0,67,0,0,0,0,67,0,0,0,0,0,0,0,0,66,67,69,0,0,0,0,0,0,69,0,0,0,0,0,0,0,67,67,0,67,67,157,0,0,68,0,0,157,0,0,69,0,0,0,0,0,0,69,0,0,0,0,0,0,0,0,157,0,0,60,63,58,59,60,63,60,63,65,65,453,454,455,456,81,60,63,72,65,66,71,457,458,70,74,459,460,73,76,461,462,75,78,463,464,77,67,68,69,453,454,455,456,81,60,63,72,65,66,71,457,458,70,74,459,460,73,76,461,462,75,78,463,464,77,67,68,69,63,63,60,63,58,61,60,71,74,76,78,59,61,64,63,71,74,76,78,61,71,74,76,78,61,71,74,76,78,65,66,67,68,69,70,73,75,77,60,63,64,58,60,67,68,69,67,68,69,453,454,455,456,81,60,63,72,65,66,71,457,458,70,74,459,460,73,76,461,462,75,78,463,464,77,67,68,69,58,60,58,60,58,59,60,63,61,71,74,76,78,61,71,74,76,78,61,71,74,76,78,61,71,74,76,78,81,81,58,59,62,60,64,63,58,59,61,60,63,71,74,76,78,453,454,455,456,81,60,63,72,65,66,71,457,458,70,74,459,460,73,76,461,462,75,78,463,464,77,67,68,69,58,61,60,71,74,76,78,59,61,64,63,71,74,76,78,58,59,79,80,62,60,64,63,61,71,74,76,78,58,61,60,71,74,76,78,59,61,64,63,71,74,76,78,58,59,60,63,61,71,74,76,78,61,71,74,76,78,61,71,74,76,78,61,71,74,76,78,61,62,71,74,76,78,61,64,71,74,76,78,60,63,58,61,60,71,74,76,78,59,61,64,63,71,74,76,78,58,59,60,63,61,71,74,76,78,61,71,74,76,78,81,58,60,58,59,62,60,64,63,59,63,59,63,60,60,64,61,71,74,76,78,61,71,74,76,78,61,71,74,76,78,60,65,65,61,71,74,76,78,61,71,74,76,78,61,71,74,76,78,61,71,74,76,78,61,71,74,76,78,61,71,74,76,78,61,71,74,76,78,61,71,74,76,78,81,81,61,71,74,76,78,61,71,74,76,78,58,59,62,60,64,63,453,454,455,456,81,60,63,72,65,66,71,457,458,70,74,459,460,73,76,461,462,75,78,463,464,77,67,68,69,453,454,455,456,81,60,63,72,65,66,71,457,458,70,74,459,460,73,76,461,462,75,78,463,464,77,67,68,69,72,63,453,454,455,456,81,60,63,72,65,66,71,457,458,70,74,459,460,73,76,461,462,75,78,463,464,77,67,68,69,58,61,60,71,74,76,78,59,61,64,63,71,74,76,78,58,59,60,63,61,71,74,76,78,61,71,74,76,78,79,80,63,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,84,84,84,84,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,465,84,85,465,84,85,84,85,84,84,465,84,85,465,465,465,465,465,465,84,85,465,465,465,465,465,465,84,85,465,84,85,465,84,85,92,92,92,92,92,92,92,92,0,0,0,0,90,0,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,466,92,91,91,92,92,92,92,130,0,92,92,91,92,91,92,91,92,91,92,91,91,91,91,91,91,91,92,92,92,92,92,91,92,92,91,92,92,92,91,91,0,90,0,129,129,129,129,129,129,92,91,91,92,92,92,92,92,92,92,92,92,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,91,91,91,91,91,91,92,92,92,92,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,92,92,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,90,147,147,91,92,91,92,91,92,91,92,92,91,92,91,92,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,92,91,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,91,92,91,92,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,92,91,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,91,92,147,147,0,0,0,0,0,466,0,0,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,92,90,91,91,92,91,0,0,0,0,0,0,0,0,0,0,91,92,91,92,91,92,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,92,92,92,92,92,92,91,91,91,91,91,91,91,91,91,92,92,92,92,92,92,91,91,91,91,91,91,91,91,91,92,92,92,92,92,92,92,92,91,91,91,91,91,92,92,92,92,92,92,92,92,91,91,91,91,91,0,466,0,0,0,0,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,0,0,0,0,0,0,90,130,0,92,92,92,91,92,91,92,91,92,91,92,92,92,92,92,92,91,91,91,91,91,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,466,91,91,92,92,91,92,91,92,91,92,91,92,91,92,0,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,91,92,0,131,135,133,467,132,139,134,137,138,468,136,140,34,141,147,88,144,90,129,130,91,92,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,89,131,135,133,467,132,139,134,137,138,468,136,140,34,141,147,88,144,90,129,130,91,92,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,89,95,97,99,107,108,109,110,35,38,120,121,122,123,124,125,126,127,128,87,88,89,90,91,92,88,89,0,93,88,89,93,88,89,0,94,88,89,94,88,89,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,35,38,120,121,122,123,124,125,126,127,128,89,93,88,89,94,88,89,93,88,89,93,88,89,94,88,89,94,88,89,94,88,89,129,130,91,92,131,135,133,467,132,139,134,137,138,468,136,140,34,141,147,88,88,88,88,88,88,88,88,88,88,88,88,144,90,129,130,91,92,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,505,94,88,89,94,88,89,94,88,89,94,88,89,131,135,133,467,132,139,134,137,138,468,136,140,34,141,147,88,144,90,129,130,91,92,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,89,88,88,88,88,89,89,89,89,89,88,88,88,88,88,88,88,88,88,88,88,89,93,88,89,87,88,89,87,88,89,88,88,89,88,89,88,89,87,89,87,88,89,144,87,88,89,144,145,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,145,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,145,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,146,88,88,88,88,88,88,88,88,88,88,88,88,146,88,88,88,88,88,88,88,88,88,88,88,88,87,88,89,94,88,89,88,89,88,89,94,88,89,93,88,89,94,88,89,94,88,89,87,88,89,88,89,131,135,133,467,132,139,134,137,138,468,136,140,34,141,147,88,144,90,129,130,91,92,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,89,131,135,133,467,132,139,134,137,138,468,136,140,34,141,147,88,144,90,129,130,91,92,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,131,135,133,467,132,139,134,137,138,468,136,140,34,141,147,88,144,90,129,130,91,92,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,89,87,88,89,149,149,149,0,149,149,0,0,149,150,149,150,149,148,148,149,148,149,148,149,150,149,148,150,149,148,148,148,150,150,148,148,150,148,148,148,148,148,148,148,148,148,148,148,148,148,148,148,150,149,150,149,150,149,148,148,150,150,148,159,159,0,160,0,0,0,0,0,0,0,0,0,0,160,161,0,0,160,155,158,155,158,164,162,163,160,161,159,155,158,164,162,163,160,161,159,159,160,161,159,159,155,158,160,161,159,162,163,160,161,159,155,158,164,162,163,160,160,161,159,164,164,155,158,164,162,163,160,161,159,155,158,164,164,158,155,155,165,163,166,163,166,163,155,155,158,164,162,163,160,161,159,155,158,164,162,163,160,161,159,155,158,164,162,163,160,161,159,155,158,158,164,169,162,170,162,170,162,0,0,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,172,173,174,0,174,174,174,172,173,174,172,173,174,0,172,173,174,0,0,173,174,172,173,174,172,173,174,0,172,173,174,0,174,174,172,173,174,172,173,174,172,173,174,177,0,0,0,0,0,178,191,190,177,178,191,190,177,0,177,177,177,178,191,190,177,178,178,178,191,190,177,178,178,0,178,191,190,177,178,191,190,177,178,191,190,177,0,186,179,179,179,179,179,179,179,179,0,0,185,186,185,185,0,186,0,0,185,186,180,185,186,179,180,185,186,179,185,186,179,0,187,180,189,180,180,189,180,180,185,186,179,185,186,179,180,185,186,179,180,185,186,179,187,180,189,180,180,180,187,180,189,180,180,187,180,189,180,180,180,185,186,179,180,185,186,179,180,185,186,179,0,192,0,192,192,188,192,188,192,188,188,192,192,192,188,192,188,188,188,192,188,192,188,192,188,195,196,181,194,0,0,0,0,0,182,182,182,182,0,0,0,183,194,195,196,182,183,194,195,196,182,194,195,196,182,0,197,183,199,183,183,194,195,196,182,194,195,196,182,183,194,195,196,182,197,183,197,183,199,183,183,197,183,197,183,183,194,195,196,182,197,183,183,183,194,195,196,182,183,194,195,196,182,183,194,195,196,182,199,183,183,0,0,200,200,200,200,200,200,200,200,200,200,200,200,200,200,200,200,200,200,200,200,200,198,200,198,198,200,198,198,200,200,198,200,198,200,198,200,198,200,198,200,198,0,0,0,0,206,205,203,204,205,203,204,203,204,206,204,203,205,203,204,205,203,204,205,0,205,205,205,206,0,205,205,205,203,203,205,203,204,205,203,204,205,203,204,203,203,0,0,215,215,0,0,0,0,0,211,211,211,214,214,214,213,210,213,210,0,215,212,216,213,209,214,210,211,215,212,216,213,209,214,210,211,209,210,211,209,215,212,216,213,209,214,210,211,209,209,209,215,212,216,213,209,214,210,211,212,213,212,212,210,210,210,210,210,210,210,210,212,212,209,212,216,212,209,212,216,209,209,211,211,215,212,216,213,209,214,210,211,215,212,216,213,209,214,210,211,215,212,216,213,209,214,210,211,209,209,216,216,216,0,207,218,207,218,0,0,0,207,217,208,207,218,217,208,207,218,208,207,218,208,217,208,207,218,218,217,208,207,218,217,217,217,217,217,208,207,218,217,208,207,218,217,208,207,218,0,219,219,0,219,219,219,219,219,219,219,0,0,224,224,0,0,225,226,0,225,225,226,0,0,226,223,223,228,224,225,226,227,223,228,224,225,226,227,223,224,225,226,227,223,228,225,226,227,224,224,225,226,227,228,224,225,226,227,223,223,227,228,224,225,226,227,223,227,227,227,227,227,228,228,228,224,225,226,227,223,228,224,225,226,227,223,228,224,225,226,227,223,0,0,0,229,229,229,230,230,0,230,230,0,220,220,220,220,220,220,220,220,0,221,220,229,230,231,232,221,220,229,230,231,232,221,220,229,230,231,232,221,230,231,232,220,229,230,221,232,220,229,230,231,221,220,229,230,230,231,232,221,221,221,221,231,232,221,221,220,229,230,231,232,221,231,232,221,221,221,231,232,231,232,221,220,229,230,231,232,221,220,229,230,231,232,221,220,229,230,231,232,221,231,20,0,0,235,235,20,235,235,235,235,235,20,235,235,235,235,235,235,0,282,0,282,0,282,0,282,0,282,0,282,175,175,175,175,0,282,0,282,0,282,0,282,175,175,0,282,0,282,175,175,175,175,0,282,175,175,0,282,0,282,0,282,0,282,175,175,0,282,175,0,282,175,0,282,0,0,282,175,0,282,0,282,175,0,282,175,175,175,175,175,0,282,0,282,175,0,282,19,238,239,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,0,0,282,175,0,282,0,282,175,175,0,282,0,282,175,175,175,175,0,282,175,0,282,0,282,0,282,0,282,175,0,282,175,175,0,282,175,175,0,282,175,175,0,282,175,175,175,175,175,175,175,175,175,175,175,175,175,175,175,175,175,175,0,282,0,282,0,282,175,0,282,175,0,282,175,0,282,175,0,282,175,0,282,175,175,0,282,175,175,175,250,251,282,236,237,19,238,239,240,37,40,82,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,175,282,236,237,19,238,239,240,37,40,82,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,175,175,236,237,19,238,239,240,37,40,82,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,269,270,269,270,266,267,272,273,274,19,238,239,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,19,238,239,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,250,251,266,267,272,273,274,175,236,237,19,238,239,240,37,40,82,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,175,282,236,237,19,238,239,240,37,40,82,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,175,246,247,282,236,237,19,238,239,240,37,40,82,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,175,266,267,266,267,175,250,251,19,238,239,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,246,247,266,267,269,270,272,273,274,272,273,274,272,273,274,272,273,274,246,247,246,247,266,267,246,247,246,247,266,266,266,266,266,266,266,267,268,282,236,237,19,238,239,240,37,40,82,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,282,282,236,237,19,238,239,240,37,40,82,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,175,175,282,236,237,19,238,239,240,37,40,82,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,175,272,273,274,282,236,237,19,238,239,240,37,40,82,241,242,243,142,244,245,246,247,248,249,143,184,250,251,252,222,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,175,272,273,274,296,296,305,299,305,306,315,316,328,329,318,292,14,16,321,326,313,319,308,10,296,284,286,284,286,323,324,296,305,171,168,288,290,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,290,292,292,296,299,300,301,299,303,296,305,306,296,305,306,0,307,308,305,306,305,306,305,296,309,311,0,312,313,312,313,314,314,284,286,0,309,311,309,311,309,311,309,311,0,0,315,316,318,319,10,171,309,311,10,305,306,320,321,320,321,305,296,321,323,324,325,326,14,323,328,16,308,168,329,308,0,0,0,331,331,331,331,331,331,331,0,331,331,331,331,331,331,331,331,331,331,331,0,0,331,0,0,331,331,331,0,0,0,333,333,0,0,0,0,0,0,0,333,0,0,0,333,347,342,343,344,333,334,335,336,341,347,342,343,344,333,334,335,336,341,335,336,335,336,335,336,335,336,343,343,343,343,343,343,343,343,335,336,333,334,335,336,337,339,334,335,336,333,336,333,334,335,336,341,347,342,343,344,333,334,334,335,336,341,335,335,336,347,342,343,344,333,334,335,336,341,342,334,334,334,334,343,340,342,342,338,338,338,347,342,343,344,333,334,335,336,341,347,342,343,344,333,334,335,336,341,347,342,343,344,333,334,335,336,341,347,344,0,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,349,0,0,0,0,0,0,0,0,0,0,351,352,351,352,351,352,0,351,351,351,352,352,352,352,352,352,352,351,352,352,352,351,352,351,351,352,351,352,351,352,358,0,361,0,0,0,0,0,355,356,359,360,355,356,359,360,355,356,359,360,355,356,359,360,355,356,359,360,0,356,359,360,355,356,360,359,359,355,356,359,360,355,356,359,360,355,356,359,360,0,0,0,0,0,0,0,0,506,507,508,509,510,511,512,513,506,507,508,509,510,511,512,513,506,507,508,509,510,511,512,513,506,507,508,509,510,511,512,513,506,507,508,509,510,511,512,513,506,507,508,509,510,511,512,513,506,507,508,509,510,511,512,513,332,332,332,332,332,332,332,332,332,332,332,0,0,0,365,365,365,0,0,332,332,366,514,364,332,365,366,514,364,332,365,364,332,365,364,364,364,364,332,366,364,364,332,365,365,366,514,364,332,365,332,0,514,366,366,366,0,514,366,514,364,332,365,364,364,366,366,0,366,366,366,0,0,364,366,514,364,332,365,366,514,364,332,365,366,514,364,332,365,364,0,0,0,0,0,374,374,375,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,375,0,0,0,0,0,368,371,372,373,367,370,367,370,371,367,374,372,375,373,370,371,367,374,372,375,373,370,370,367,374,372,375,370,367,367,367,367,374,372,370,367,367,371,373,374,375,370,370,367,374,372,375,373,370,371,367,374,372,375,373,370,370,367,371,367,374,372,375,373,370,367,367,367,370,371,372,373,367,367,367,367,367,367,367,367,370,367,370,367,370,370,367,367,367,367,370,370,370,367,367,367,367,370,367,367,367,367,367,367,367,367,370,370,370,370,370,370,367,367,367,367,370,370,371,367,374,372,375,373,370,371,367,374,372,375,373,370,371,367,374,372,375,373,370,370,370,370,367,367,367,367,378,378,378,378,0,0,379,378,379,378,378,379,379,379,379,378,379,378,379,378,379,379,378,379,378,379,378,379,380,382,0,0,380,0,0,0,0,380,381,381,381,381,382,382,0,0,380,380,384,386,380,381,382,384,386,380,381,382,380,381,382,380,381,382,380,381,382,384,386,380,380,381,382,384,386,380,381,382,0,384,386,380,381,382,384,386,380,381,382,384,386,380,381,382,0,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,391,0,390,390,390,390,390,390,390,390,390,390,390,390,390,390,390,390,389,0,0,0,0,390,391,0,390,391,385,390,391,385,383,383,385,385,388,383,383,0,388,388,383,383,390,391,385,383,383,383,390,391,385,383,383,385,385,0,389,385,385,383,383,383,383,383,383,385,383,383,387,387,387,387,387,387,383,383,388,388,388,385,383,388,388,390,391,385,390,391,385,390,391,385,383,385,385,385,385,385,385,385,385,385,385,385,385,385,385,389,385,385,383,383,388,383,0,0,0,0,0,399,398,396,399,398,396,396,396,396,396,399,398,396,399,398,396,399,398,396,399,398,396,396,399,398,396,399,398,396,399,398,396,399,398,400,401,396,396,0,0,0,0,515,404,0,515,515,515,515,515,515,515,515,408,515,0,404,0,0,0,515,515,515,0,406,406,406,406,0,515,515,0,0,0,515,515,515,515,515,515,404,402,403,406,515,405,42,52,404,403,516,406,515,405,42,52,404,403,516,516,42,516,402,403,402,403,406,515,405,42,52,404,403,516,402,403,406,515,405,42,52,404,403,516,516,405,405,402,403,402,403,516,408,406,515,405,42,52,404,403,516,406,515,405,42,52,404,403,516,406,515,405,42,52,404,403,516,410,0,0,0,0,0,410,0,0,410,0,416,409,412,414,415,410,416,409,412,414,415,410,409,411,412,414,410,413,413,415,409,409,415,415,411,412,414,415,411,412,414,410,415,410,409,416,409,412,414,415,410,416,409,412,414,415,410,411,412,414,411,412,414,411,412,414,411,412,414,411,412,414,416,409,415,411,412,414,413,411,412,414,411,412,414,411,412,414,411,412,414,411,412,414,411,412,414,415,409,415,416,416,416,409,412,414,415,410,416,409,412,414,415,410,416,409,412,414,415,410,411,412,414,409,416,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,417,0,417,417,417,417,417,417,417,417,417,424,424,424,424,0,421,424,421,0,0,419,0,419,419,0,0,0,517,517,424,425,418,420,421,517,424,425,418,420,421,418,420,421,420,420,421,0,420,421,517,424,425,418,420,421,420,517,424,425,418,420,421,418,420,420,421,425,420,420,418,418,418,419,425,425,425,418,517,418,418,517,517,424,425,418,420,421,517,424,425,418,420,421,517,517,517,424,425,418,420,421,0,428,0,0,427,0,0,428,0,0,430,431,432,433,428,430,431,432,433,428,428,427,428,430,431,432,433,428,430,431,432,433,428,430,431,432,433,430,431,432,433,427,430,431,432,433,430,431,432,433,428,430,431,432,433,428,430,431,432,433,428,0,0,0,439,0,0,0,0,0,436,441,442,436,444,443,439,441,442,436,444,443,439,436,439,0,440,441,442,437,437,437,443,437,439,436,444,439,441,442,436,444,443,439,437,437,441,442,436,444,443,439,437,437,436,436,436,441,436,442,436,436,443,437,436,437,436,436,437,442,436,437,436,436,436,436,441,442,436,444,443,439,441,442,436,444,443,439,442,436,437,441,442,436,444,443,439,437,436,436,436,436,444,436,444,436,444,0,0,0,447,447,447,447,0,448,448,448,438,438,438,0,445,445,446,447,448,438,445,446,447,448,438,445,446,447,448,438,445,446,445,445,445,447,448,438,447,448,438,445,446,447,448,438,445,446,446,447,448,438,445,446,445,445,445,445,446,446,445,445,445,446,447,448,438,445,446,447,448,438,445,446,447,448,438,445],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[1,1],0,0,0,0,0,0,0,0,0,0,[[1,1],2],[[1,3],4],[[[5,[-1]]],-1,[]],[-1,-1,[]],[-1,-1,[]],[6,[[7,[1]]]],[[],1],0,0,0,[[[5,[-1]]],-1,[]],[[[5,[-1]]],-1,[]],0,[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,[-1,[[5,[-1]]],[]],0,0,0,0,0,[[[5,[-1]]],[[9,[8,-2]]],[[10,[8]]],[]],0,0,0,0,0,0,[[[5,[-1]],8],[[9,[11,-2]]],[[10,[8]]],[]],0,0,0,0,[[[5,[-1]],[12,[8]]],[[13,[[12,[8]],-2]]],[[14,[8]]],[]],0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],0,[-1,15,[]],[-1,15,[]],0,[[[5,[-1]],[12,[8]]],[[13,[11,-2]]],[[16,[8]]],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,17,[[20,[],[[18,[19]]]]]],[[17,[21,[8]],22,[21,[8]]],11],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[17,23,23,23,23,23,23],11],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[24,25],[[24,25],25],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],-1,[]],[26,26],[27,27],[[],[[28,[-1]]],[]],[[],11],[[],11],[[[28,[-1]],-2,27],[[29,[-2,-1]]],0,30],[[26,26],2],[[27,27],2],[[27,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],[[28,[-1]]],0],[[-2,[28,[-1]]],[[31,[-1]]],0,[[20,[],[[18,[-1]]]]]],[27,24],0,[[[31,[-1]],[29,[-2,-1]]],[[9,[25,-3]]],0,[[33,[-1],[[32,[8]]]]],[]],0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[-1,[35,[34]]],36,[[20,[],[[18,[37]]]]]],[[-1,[38,[34]]],39,[[20,[],[[18,[40]]]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[[36,8],11],[[39,8],11],0,0,0,0,0,0,0,0,0,0,0,0,[-1,41,[[20,[],[[18,[42]]]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[43,43],[44,44],[[-1,43],41,[[20,[],[[18,[42]]]]]],0,[[43,3],4],[[44,3],4],[41,45],[46,47],[43,47],[44,47],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[46,48],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,41,[[20,[],[[18,[42]]]]]],[46,48],0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[49,48],[50,50],[51,11],[[50,50],2],[[50,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[49,6],0,[[],49],[52,53],[[53,1],11],[[53,49,-1],[[13,[51,50]]],[54,55]],[49,48],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[53,1],11],0,[-1,-2,[],[]],[-1,-2,[],[]],[56,56],[[56,48],11],[[56,-1],11,[[57,[48]]]],[[56,48],11],[[56,-1],11,[[57,[48]]]],[-1,-1,[]],[-1,-2,[],[]],[45,56],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[58,6],[59,6],[[[60,[-2,-1]]],6,61,[[62,[-1]]]],[[[63,[-2,-1]]],6,61,[[64,[-1]]]],0,0,[[-1,6],2,[]],[[65,6,6],-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,0,[58,11],[[],11],[[[60,[-2,-1]]],11,61,[[62,[-1]]]],[[],11],[[],11],[[],11],[[],11],[59,11],[[],11],[64,11],[[[63,[-2,-1]]],11,61,[[64,[-1]]]],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[65,65],[66,66],[67,67],[68,68],[69,69],[[70,2,[12,[66]],[12,[66]],68],[[72,[71]]]],[[73,2,[12,[66]],[12,[66]],68],[[72,[74]]]],[[75,2,[12,[66]],[12,[66]],68],[[72,[76]]]],[[77,2,[12,[66]],[12,[66]],68],[[72,[78]]]],0,0,[64,2],[[58,[12,[8]]],[[13,[6,67]]]],[[[60,[-2,-1]],[12,[8]]],[[13,[6,67]]],61,[[62,[-1]]]],[[67,67],2],[[68,68],2],[[69,69],2],[[67,3],4],[[68,3],4],[[69,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[58,2],[[[60,[-2,-1]]],2,61,[[62,[-1]]]],[58,2],[[[60,[-2,-1]]],2,61,[[62,[-1]]]],[58,2],[59,2],[[[60,[-2,-1]]],2,61,[[62,[-1]]]],[[[63,[-2,-1]]],2,61,[[64,[-1]]]],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],0,0,[[58,2,68],11],[[59,2,68],11],[[62,2,68],11],[[[60,[-2,-1]],2,68],11,61,[[62,[-1]]]],[[64,2,68],11],[[[63,[-2,-1]],2,68],11,61,[[64,[-1]]]],[58,11],[59,11],[[],11],[[[60,[-2,-1]]],11,61,[[62,[-1]]]],[[[63,[-2,-1]]],11,61,[[64,[-1]]]],[[],11],[[],11],[[],11],[[],11],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[58,2],[[],2],[[[60,[-2,-1]]],2,61,[[62,[-1]]]],[[],2],[[],2],[[],2],[[],2],[59,2],[[],2],[64,2],[[[63,[-2,-1]]],2,61,[[64,[-1]]]],[[],2],[[],2],[[],2],[[],2],[58,2],[59,2],[79,2],[80,2],[62,2],[[[60,[-2,-1]]],2,61,[[62,[-1]]]],[64,2],[[[63,[-2,-1]]],2,61,[[64,[-1]]]],[[],2],[[],2],[[],2],[[],2],[[],2],[58,2],[[],2],[[[60,[-2,-1]]],2,61,[[62,[-1]]]],[[],2],[[],2],[[],2],[[],2],[59,2],[[],2],[64,2],[[[63,[-2,-1]]],2,61,[[64,[-1]]]],[[],2],[[],2],[[],2],[[],2],[58,2],[59,2],[[[60,[-2,-1]]],2,61,[[62,[-1]]]],[[[63,[-2,-1]]],2,61,[[64,[-1]]]],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],2],[[],6],[62,6],[[],6],[[],6],[[],6],[[],6],[[],6],[64,6],[[],6],[[],6],[[],6],[[],6],0,0,[58,11],[[],11],[[[60,[-2,-1]]],11,61,[[62,[-1]]]],[[],11],[[],11],[[],11],[[],11],[59,11],[[],11],[64,11],[[[63,[-2,-1]]],11,61,[[64,[-1]]]],[[],11],[[],11],[[],11],[[],11],[58,11],[59,11],[[[60,[-2,-1]]],11,61,[[62,[-1]]]],[[[63,[-2,-1]]],11,61,[[64,[-1]]]],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[-1,81,[[20,[],[[18,[82]]]]]],[[58,[12,[8]]],[[13,[6,67]]]],[[[60,[-2,-1]],[12,[8]]],[[13,[6,67]]],61,[[62,[-1]]]],[[58,2,69,8,6],[[13,[11,67]]]],[[59,69,2,8,6],[[13,[11,67]]]],[[62,[12,[66]],2,69,8,6],[[13,[11,67]]]],[[[60,[-2,-1]],2,69,8,6],[[13,[11,67]]],61,[[62,[-1]]]],[[64,[12,[66]],2,69,8,6],[[13,[11,67]]]],[[[63,[-2,-1]],69,2,8,6],[[13,[11,67]]],61,[[64,[-1]]]],[[59,[12,[8]]],[[13,[6,67]]]],[[[63,[-2,-1]],[12,[8]]],[[13,[6,67]]],61,[[64,[-1]]]],[[59,-1],[[13,[6,67]]],[[54,[[12,[8]]],[[83,[6]]]]]],[[[63,[-2,-1]],-3],[[13,[6,67]]],61,[[64,[-1]]],[[54,[[12,[8]]],[[83,[6]]]]]],0,0,[64,11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],0,[[-1,6,2],11,[]],[[65,6,6,-1],11,[]],[2,11],[2,11],[2,11],[2,11],[2,11],[48,11],[48,11],[48,11],[48,11],[48,11],[8,11],[8,11],[8,11],[8,11],[8,11],[68,11],[68,11],[68,11],[68,11],[68,11],[2,11],[2,11],[2,11],[2,11],[2,11],[48,11],[48,11],[48,11],[48,11],[48,11],[8,11],[8,11],[8,11],[8,11],[8,11],[68,11],[68,11],[68,11],[68,11],[68,11],0,0,[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[58,[[13,[11,67]]]],[59,[[13,[11,67]]]],[62,[[13,[11,67]]]],[[[60,[-2,-1]]],[[13,[11,67]]],61,[[62,[-1]]]],[64,[[13,[11,67]]]],[[[63,[-2,-1]]],[[13,[11,67]]],61,[[64,[-1]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],0,0,[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[58,11],[[],11],[[[60,[-2,-1]]],11,61,[[62,[-1]]]],[[],11],[[],11],[[],11],[[],11],[59,11],[[],11],[64,11],[[[63,[-2,-1]]],11,61,[[64,[-1]]]],[[],11],[[],11],[[],11],[[],11],[58,11],[59,11],[[[60,[-2,-1]]],11,61,[[62,[-1]]]],[[[63,[-2,-1]]],11,61,[[64,[-1]]]],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[[],11],[79,[[13,[[11,[-1,-2]],[11,[67,-1,-2]]]]],[],[]],[80,[[13,[[11,[-1,-2,-3]],[11,[67,-1,-2,-3]]]]],[],[],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[84,84],[85,85],[[84,84],2],[[84,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[],84],[[],48],[[],2],[[],[[21,[8]]]],[[],47],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],2],[[],[[21,[8]]]],[85,-1,86],[85,-1,86],[[[21,[8]]],[[13,[11,0]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[[],8],[87,11],[[[88,[-1]]],11,[]],[[[89,[-1,-2]]],11,[],0],[90,90],[91,91],[92,92],[[[88,[-1]]],-2,[],[]],[[[89,[-1,-2]]],-3,[],0,[]],[91,11],[[93,91],93],[[[88,[-1]],91],[[88,[-1]]],0],[[[89,[-1,-2]],91],[[89,[-1,-2]]],0,0],[[93,91,2,2],93],[[[88,[-1]],91,2,2],[[88,[-1]]],0],[[[89,[-1,-2]],91,2,2],[[89,[-1,-2]]],0,0],[91,11],[[94,92],94],[[[88,[-1]],92],[[88,[-1]]],0],[[[89,[-1,-2]],92],[[89,[-1,-2]]],0,0],[[94,92,2,2,2,2],94],[[[88,[-1]],92,2,2,2,2],[[88,[-1]]],0],[[[89,[-1,-2]],92,2,2,2,2],[[89,[-1,-2]]],0,0],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[89,[-1,0]]],[]],[[[95,[-1]]],[[89,[-1,0]]],[]],[[[96,[-1]]],[[89,[-1,0]]],[]],[[[97,[-1]]],[[89,[-1,0]]],[]],[[[98,[-1]]],[[89,[-1,0]]],[]],[[[99,[-1]]],[[89,[-1,0]]],[]],[[[100,[-1]]],[[89,[-1,0]]],[]],[[[101,[-1]]],[[89,[-1,0]]],[]],[[[102,[-1]]],[[89,[-1,0]]],[]],[[[103,[-1]]],[[89,[-1,0]]],[]],[[[104,[-1]]],[[89,[-1,0]]],[]],[[[105,[-1]]],[[89,[-1,0]]],[]],[[[106,[-1]]],[[89,[-1,0]]],[]],[[[107,[-1]]],[[89,[-1,0]]],[]],[[[108,[-1]]],[[89,[-1,0]]],[]],[[[109,[-1]]],[[89,[-1,0]]],[]],[[[110,[-1]]],[[89,[-1,0]]],[]],[[[111,[-1]]],[[89,[-1,0]]],[]],[[[112,[-1]]],[[89,[-1,0]]],[]],[[[113,[-1]]],[[89,[-1,0]]],[]],[[[114,[-1]]],[[89,[-1,0]]],[]],[[[115,[-1]]],[[89,[-1,0]]],[]],[[[116,[-1]]],[[89,[-1,0]]],[]],[[[117,[-1]]],[[89,[-1,0]]],[]],[[[118,[-1]]],[[89,[-1,0]]],[]],[[[119,[-1]]],[[89,[-1,0]]],[]],[[[35,[-1]]],[[89,[-1,0]]],[]],[[[38,[-1]]],[[89,[-1,0]]],[]],[[[120,[-1]]],[[89,[-1,0]]],[]],[[[121,[-1]]],[[89,[-1,0]]],[]],[[[122,[-1]]],[[89,[-1,0]]],[]],[[[123,[-1]]],[[89,[-1,0]]],[]],[[[124,[-1]]],[[89,[-1,0]]],[]],[[[125,[-1]]],[[89,[-1,0]]],[]],[[[126,[-1]]],[[89,[-1,0]]],[]],[[[127,[-1]]],[[89,[-1,0]]],[]],[[[128,[-1]]],[[89,[-1,0]]],[]],[[[89,[-1,-2]]],[[89,[-1]]],[],0],[[93,91],93],[[[88,[-1]],91],[[88,[-1]]],0],[[[89,[-1,-2]],91],[[89,[-1,-2]]],0,0],[94,94],[[[88,[-1]]],[[88,[-1]]],0],[[[89,[-1,-2]]],[[89,[-1,-2]]],0,0],[[93,2],93],[[[88,[-1]],2],[[88,[-1]]],0],[[[89,[-1,-2]],2],[[89,[-1,-2]]],0,0],[[93,2],93],[[[88,[-1]],2],[[88,[-1]]],0],[[[89,[-1,-2]],2],[[89,[-1,-2]]],0,0],[[94,2],94],[[[88,[-1]],2],[[88,[-1]]],0],[[[89,[-1,-2]],2],[[89,[-1,-2]]],0,0],[[94,2],94],[[[88,[-1]],2],[[88,[-1]]],0],[[[89,[-1,-2]],2],[[89,[-1,-2]]],0,0],[[94,2],94],[[[88,[-1]],2],[[88,[-1]]],0],[[[89,[-1,-2]],2],[[89,[-1,-2]]],0,0],[[129,129],2],[[130,130],2],[[91,91],2],[[92,92],2],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[88,[131]]],[[88,[[133,[132]]]]]],[[[88,[131]]],[[88,[[135,[134]]]]]],[[[88,[131]]],[[88,[[137,[136]]]]]],[[[88,[131]]],[[88,[[138,[136]]]]]],[-1,-1,[]],[[[88,[131]]],[[88,[[135,[139]]]]]],[[[88,[131]]],[[88,[[138,[140]]]]]],[[[88,[131]]],[[88,[[135,[132]]]]]],[[[88,[131]]],[[88,[[133,[134]]]]]],[[[88,[131]]],[[88,[[133,[139]]]]]],[[[88,[131]]],[[88,[34]]]],[[[88,[131]]],[[88,[[137,[140]]]]]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[111,[-1]]],[[89,[-1]]],[]],[[[121,[-1]]],[[89,[-1]]],[]],[[[114,[-1]]],[[89,[-1]]],[]],[[[35,[-1]]],[[89,[-1]]],[]],[[[119,[-1]]],[[89,[-1]]],[]],[[[106,[-1]]],[[89,[-1]]],[]],[[[120,[-1]]],[[89,[-1]]],[]],[[[116,[-1]]],[[89,[-1]]],[]],[[[102,[-1]]],[[89,[-1]]],[]],[[[104,[-1]]],[[89,[-1]]],[]],[[[122,[-1]]],[[89,[-1]]],[]],[[[100,[-1]]],[[89,[-1]]],[]],[[[95,[-1]]],[[89,[-1]]],[]],[[[110,[-1]]],[[89,[-1]]],[]],[[[98,[-1]]],[[89,[-1]]],[]],[[[107,[-1]]],[[89,[-1]]],[]],[[[89,[-1,-2]]],[[89,[-1]]],[],0],[[[103,[-1]]],[[89,[-1]]],[]],[[[117,[-1]]],[[89,[-1]]],[]],[[[101,[-1]]],[[89,[-1]]],[]],[[[96,[-1]]],[[89,[-1]]],[]],[[[127,[-1]]],[[89,[-1]]],[]],[[[112,[-1]]],[[89,[-1]]],[]],[[[105,[-1]]],[[89,[-1]]],[]],[[[118,[-1]]],[[89,[-1]]],[]],[[[123,[-1]]],[[89,[-1]]],[]],[-1,-1,[]],[[[108,[-1]]],[[89,[-1]]],[]],[[[125,[-1]]],[[89,[-1]]],[]],[[[113,[-1]]],[[89,[-1]]],[]],[[[128,[-1]]],[[89,[-1]]],[]],[[[126,[-1]]],[[89,[-1]]],[]],[[[115,[-1]]],[[89,[-1]]],[]],[[[109,[-1]]],[[89,[-1]]],[]],[[[38,[-1]]],[[89,[-1]]],[]],[[[97,[-1]]],[[89,[-1]]],[]],[[[99,[-1]]],[[89,[-1]]],[]],[[[124,[-1]]],[[89,[-1]]],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[94,2],94],[[[88,[-1]],2],[[88,[-1]]],0],[[[89,[-1,-2]],2],[[89,[-1,-2]]],0,0],[[94,2],94],[[[88,[-1]],2],[[88,[-1]]],0],[[[89,[-1,-2]],2],[[89,[-1,-2]]],0,0],[[94,2],94],[[[88,[-1]],2],[[88,[-1]]],0],[[[89,[-1,-2]],2],[[89,[-1,-2]]],0,0],[[94,2],94],[[[88,[-1]],2],[[88,[-1]]],0],[[[89,[-1,-2]],2],[[89,[-1,-2]]],0,0],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[88,[-1]]],[[88,[[141,[0]]]]],[]],[[[88,[-1]]],[[88,[[141,[0]]]]],[]],[[[88,[-1]]],[[88,[34]]],[]],[[[88,[-1]]],[[88,[[135,[132]]]]],[]],[[[89,[-1,0]]],[[89,[-1,0]]],[]],[[[89,[-1,0]]],[[89,[-1,0]]],[]],[[[89,[-1,0]]],[[89,[-1,0]]],[]],[[[89,[-1,0]]],[[89,[-1,0]]],[]],[[[89,[-1,0]]],[[89,[-1,0]]],[]],[[[88,[-1]]],[[88,[[133,[132]]]]],[]],[[[88,[-1]]],[[88,[[138,[136]]]]],[]],[[[88,[-1]]],[[88,[[133,[139]]]]],[]],[[[88,[-1]]],[[88,[[133,[134]]]]],[]],[[[88,[-1]]],[[88,[[138,[140]]]]],[]],[[[88,[-1]]],[[88,[[137,[136]]]]],[]],[[[88,[-1]]],[[88,[[135,[139]]]]],[]],[[[88,[-1]]],[[88,[[135,[134]]]]],[]],[[[88,[-1]]],[[88,[[137,[140]]]]],[]],[[[88,[[137,[136]]]]],[[13,[2,-1]]],[]],[[[88,[[135,[-1]]]]],[[13,[2,-2]]],[],[]],[[[89,[[135,[-1]],-2]]],[[13,[2,-3]]],[],[],[]],[93,2],[[[88,[-1]]],2,0],[[[89,[-1,-2]]],2,0,0],[87,2],[[[88,[-1]]],2,[]],[[[89,[-1,-2]]],2,[],0],[87,2],[[[88,[-1]]],2,[]],[[[89,[-1,-2]]],2,[],0],[[[88,[[137,[136]]]]],[[13,[2,-1]]],[]],[[[88,[[135,[-1]]]]],[[13,[2,-2]]],[],[]],[[[89,[[135,[-1]],-2]]],[[13,[2,-3]]],[],[],[]],[[[88,[[137,[-1]]]]],[[13,[2,-2]]],[],[]],[[[89,[[137,[-1]],-2]]],[[13,[2,-3]]],[],[],[]],[[[88,[[137,[-1]]]]],[[13,[2,-2]]],[],[]],[[[89,[[137,[-1]],-2]]],[[13,[2,-3]]],[],[],[]],[[87,90],11],[[[89,[-1,-2]],90],11,[],0],[[87,90,2,2,2],11],[[[88,[-1]],90,2,2,2],11,[]],[[[89,[-1,-2]],90,2,2,2],11,[],0],[[142,143],144],[87,8],[[[88,[-1]]],8,[]],[[[89,[-1,-2]]],8,[],0],0,[145,8],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[[88,[-1]]],8,[]],[[145,2,2,130],11],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[[88,[-1]],2,2,130],11,[]],[[145,2],11],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[146,2],11],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[146,2],11],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[[88,[-1]],2],11,[]],[[87,129],11],[[[88,[-1]],129],11,[]],[[[89,[-1,-2]],129],11,[],0],[[94,147],94],[[[88,[-1]],147],[[88,[-1]]],0],[[[89,[-1,-2]],147],[[89,[-1,-2]]],0,0],[[[88,[[137,[-1]]]]],[[13,[11,-2]]],[],[]],[[[89,[[137,[-1]],-2]]],[[13,[11,-3]]],[],[],[]],[[[88,[[137,[-1]]]]],[[13,[11,-2]]],[],[]],[[[89,[[137,[-1]],-2]]],[[13,[11,-3]]],[],[],[]],[[94,2],94],[[[88,[-1]],2],[[88,[-1]]],0],[[[89,[-1,-2]],2],[[89,[-1,-2]]],0,0],[93,93],[[[88,[-1]]],[[88,[-1]]],0],[[[89,[-1,-2]]],[[89,[-1,-2]]],0,0],[94,94],[[[88,[-1]]],[[88,[-1]]],0],[[[89,[-1,-2]]],[[89,[-1,-2]]],0,0],[94,94],[[[88,[-1]]],[[88,[-1]]],0],[[[89,[-1,-2]]],[[89,[-1,-2]]],0,0],[[87,2],11],[[[88,[-1]],2],11,[]],[[[89,[-1,-2]],2],11,[],0],[[[88,[[137,[-1]]]]],[[13,[11,-2]]],[],[]],[[[89,[[137,[-1]],-2]]],[[13,[11,-3]]],[],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[[[89,[-1,-2]]],[[13,[[122,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[99,[-1]],-3]]],[],[],[]],[-1,[[13,[-2]]],[],[]],[[[89,[-1,-2]]],[[13,[[104,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[95,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[125,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[108,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[115,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[97,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[123,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[109,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[101,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[111,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[96,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[38,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[110,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[107,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[127,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[126,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[112,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[128,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[120,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[103,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[118,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[114,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[98,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[35,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[102,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[105,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[116,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[124,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[113,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[100,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[119,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[106,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[121,[-1]],-3]]],[],[],[]],[[[89,[-1,-2]]],[[13,[[117,[-1]],-3]]],[],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[87,11],[[[88,[-1]]],11,[]],[[[89,[-1,-2]]],11,[],0],0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[148,[[13,[11,149]]]],[148,11],[149,149],[[148,48,48,48,48,48,48,48,48,48,48,48,2],11],[[149,149],2],[[148,[12,[8]]],6],[[149,3],4],[-1,-1,[]],[-1,-1,[]],[148,6],[-1,-2,[],[]],[-1,-2,[],[]],[[148,8,[12,[8]]],[[13,[11,149]]]],[[148,8,[12,[8]]],[[13,[11,149]]]],[[148,8,[12,[8]],[12,[8]]],[[13,[11,149]]]],[[-2,-4,-6,47,45],[[150,[-1]]],148,[[20,[],[[18,[-1]]]]],[94,93],[[20,[],[[18,[-3]]]]],[94,93],[[20,[],[[18,[-5]]]]]],[[-2,-4,-6,47,45,[7,[48]]],[[150,[-1]]],148,[[20,[],[[18,[-1]]]]],[94,93],[[20,[],[[18,[-3]]]]],[94,93],[[20,[],[[18,[-5]]]]]],[[148,8,[12,[8]],-1],[[13,[11,149]]],[[153,[],[[151,[152]]]]]],[[148,8,[12,[8]],-1],[[13,[11,149]]],[[153,[],[[151,[152]]]]]],[[[150,[-1]],8,[12,[8]]],[[13,[11,-2]]],148,[]],[[148,[12,[8]]],[[13,[11,149]]]],[148,154],[148,11],[148,11],[148,11],[148,91],[148,92],[148,91],[148,92],[[148,[7,[8]],[7,[8]]],11],[[148,47,47,[7,[48]]],11],[[148,47,45,[7,[48]]],11],[[148,8,[12,[8]],-1],[[13,[11,149]]],[[153,[],[[151,[152]]]]]],[[148,8,[12,[8]],-1],[[13,[11,149]]],[[153,[],[[151,[152]]]]]],[148,11],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[148,11],[148,[[13,[11,149]]]],[[[150,[-1]],8,[12,[8]]],[[13,[11,-2]]],148,[]],[[[150,[-1]],8,[12,[8]],[12,[8]]],[[13,[11,-2]]],148,[]],[[148,6,[12,[8]]],[[13,[11,149]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[155,[-1,-2,-3]]],6,156,157,[]],[[[158,[-1,-2,-3]]],6,156,157,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[159,8],[160,160],[161,161],[159,159],[159,8],[[[155,[-1,-2,-3]]],11,156,157,[]],[[[158,[-1,-2,-3]]],11,156,157,[]],[[160,160],2],[[161,161],2],[[159,159],2],[[[162,[-1,-2]],3],4,156,157],[[[163,[-1,-2]],3],4,156,157],[[160,3],4],[[161,3],4],[[159,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[67,160],[-1,-1,[]],[-1,-1,[]],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[155,[-1,-2,-3]]],2,156,157,[]],[[[158,[-1,-2,-3]]],2,156,157,[]],[[-2,161,159,-3,[72,[-4]],45],[[164,[-1,-4]]],[0,156],[[20,[],[[18,[-1]]]]],[[57,[47]]],157],[[-2,161,159,-3,[72,[-4]],45],[[164,[-1,-4]]],[0,156],[[20,[],[[18,[-1]]]]],[[57,[47]]],157],[[[158,[-1,-2,-3]],[12,[8]]],[[13,[6,160]]],156,157,[]],[[[155,[-1,-2,-3]],[12,[8]]],[[13,[6,160]]],156,157,[]],[[[155,[-1,-2,-3]],-4],[[13,[6,160]]],156,157,[],[[54,[[12,[8]]],[[83,[6]]]]]],[[165,[12,[-1]]],[[13,[11,160]]],[]],[[[163,[-1,-2]],[12,[-3]]],[[13,[11,160]]],156,157,0],[[166,-1],[[13,[[158,[-2,-3,-1]],160]]],[[168,[],[[167,[8]]]]],156,157],[[[163,[-1,-2]],-3],[[13,[[158,[-1,-2,-3]],160]]],156,157,[[168,[],[[167,[8]]]]]],[[166,-1],[[13,[[158,[-2,-3,-1]],160]]],[[168,[],[[167,[8]]]]],156,157],[[[163,[-1,-2]],-3],[[13,[[158,[-1,-2,-3]],160]]],156,157,[[168,[],[[167,[8]]]]]],[[[155,[-1,-2,-3]]],[[13,[[11,[-3,[162,[-1,-2]]]],[11,[67,-3,[162,[-1,-2]]]]]]],156,157,[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[[155,[-1,-2,-3]]],[[13,[[11,[-3,[162,[-1,-2]]]],[11,[67,-3,[162,[-1,-2]]]]]]],156,157,[]],[[[158,[-1,-2,-3]]],[[13,[[11,[-3,[163,[-1,-2]]]],[11,[67,-3,[163,[-1,-2]]]]]]],156,157,[]],[[[158,[-1,-2,-3]],[12,[8]]],[[13,[[11,[-3,[163,[-1,-2]],6]],[11,[67,-3,[163,[-1,-2]],6]]]]],156,157,[]],[[[164,[-1,-2]],-4],[[164,[-1,-2]]],156,157,94,[[20,[],[[18,[-3]]]]]],[[169,[12,[-1]]],[[13,[11,160]]],[]],[[[162,[-1,-2]],[12,[-3]]],[[13,[11,160]]],156,157,0],[[170,-1],[[13,[[155,[-2,-3,-1]],160]]],[[171,[],[[167,[8]]]]],156,157],[[[162,[-1,-2]],-3],[[13,[[155,[-1,-2,-3]],160]]],156,157,[[171,[],[[167,[8]]]]]],[[170,-1],[[13,[[155,[-2,-3,-1]],160]]],[[171,[],[[167,[8]]]]],156,157],[[[162,[-1,-2]],-3],[[13,[[155,[-1,-2,-3]],160]]],156,157,[[171,[],[[167,[8]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[1,172],11],[172,172],[173,173],[174,174],[[1,175],11],[[175,174],[[13,[11,173]]]],[[173,173],2],[[174,174],2],[[172,3],4],[[173,3],4],[[174,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[1,176],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[1,175,172],11],[[],174],[[],174],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[177,177],[[177,177],2],[[177,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[178,179,-2],[[180,[-3,-1]]],94,[[20,[],[[18,[-1]]]]],181],[[178,182],[[183,[-1]]],181],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[-1,45],178,[[20,[],[[18,[184]]]]]],[[178,177],11],0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[185,185],[186,186],[179,179],0,[[187,[188,[-1]]],[[13,[11,186]]],181],[[[180,[-1,-2]],[188,[-1]]],[[13,[11,186]]],181,94],[189,[[13,[11,186]]]],[[[180,[190,-1]]],[[13,[11,186]]],94],[[[180,[191,-1]]],[[13,[11,186]]],94],[[189,192],[[13,[11,186]]]],[[[180,[190,-1]],192],[[13,[11,186]]],94],[[[180,[191,-1]],192],[[13,[11,186]]],94],[[185,185],2],[[186,186],2],[[179,179],2],[[185,3],4],[[186,3],4],[[179,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[187,2],[[[180,[-1,-2]]],2,181,94],[189,2],[[[180,[190,-1]]],2,94],[[[180,[191,-1]]],2,94],[[179,-2],[[180,[-3,-1]]],94,[[20,[],[[18,[-1]]]]],181],[[187,8],[[13,[11,186]]]],[[[180,[-1,-2]],8],[[13,[11,186]]],181,94],[[189,48],11],[[[180,[191,-1]],48],11,94],[[[180,[190,-1]],48],11,94],[[187,8,8,25],[[13,[11,186]]]],[[[180,[-1,-2]],8,8,25],[[13,[11,186]]],181,94],[[189,48,2,25,25,25],11],[[[180,[191,-1]],48,2,25,25,25],11,94],[[[180,[190,-1]],48,2,25,25,25],11,94],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[192,192],[[[188,[-1]]],[[188,[-1]]],[193,181]],0,[[192,192],2],[[192,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[194,194],[195,195],[196,196],[182,182],0,[[197,198],[[13,[11,194]]]],[[[183,[-1]],198],[[13,[11,194]]],181],[[199,48],11],[[[183,[191]],48],11],[[[183,[190]],48],11],[[194,194],2],[[195,195],2],[[196,196],2],[[182,182],2],[[194,3],4],[[195,3],4],[[196,3],4],[[182,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[197,[[7,[200]]]],[[[183,[-1]]],[[7,[200]]],181],[197,[[7,[47]]]],[[[183,[-1]]],[[7,[47]]],181],[199,[[7,[47]]]],[[[183,[191]]],[[7,[47]]]],[[[183,[190]]],[[7,[47]]]],[197,48],[[[183,[-1]]],48,181],[197,182],[[[183,[-1]]],182,181],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[197,2],[[[183,[-1]]],2,181],[[201,45,182],[[183,[-1]]],181],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[199,11],[[[183,[190]]],11],[[[183,[191]]],11],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[200,200],[[[198,[-1]]],[[198,[-1]]],193],0,[[200,200],2],[[200,3],4],0,[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],0,0,0,0,[[],202],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[203,203],[204,204],[[],11],[[204,3],4],[203,47],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[-2,203],[[205,[-1]]],206,[[20,[],[[18,[-1]]]]]],0,0,0,0,[[],92],0,0,0,0,[[203,25,207,47],[[13,[208,204]]]],[[203,25,207,8],208],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[45,47],[[13,[203,204]]]],[[45,8],203],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[209,[-1,-2]]],11,94,206],[[],210],[[],211],[[[209,[-1,-2]]],11,94,206],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[209,[-1,-2]]],-3,94,206,[]],[[[209,[-1,-2]]],-3,94,206,[]],[[[209,[-1,-2]]],25,94,206],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[212,2,2],11],[[210,211],213],[[[7,[25]],[7,[25]]],212],[[],212],[[210,214],210],[[210,214],210],[[210,214],210],[[210,214],210],[[210,214],210],[[210,214],210],[[210,214],210],[[210,214],210],[[212,2],11],[[212,215,215],11],[[[209,[-1,-2]],210],11,94,206],[[212,215,2],11],[[[216,[-1]],212],11,206],[[212,25,25],11],[[[209,[-1,-2]],-3],11,94,206,[]],[[212,215,2],11],[[[216,[-1]],[217,[-1]]],11,206],[[[209,[-1,-2]],25],11,94,206],[[[209,[-1,-2]],211],11,94,206],[211,211],[211,211],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[[209,[-1,-2]],25],11,94,206],[[[209,[-1,-2]],25],11,94,206],[[[216,[-1]],-3,213],[[209,[-2,-1]]],206,94,[[20,[],[[18,[-2]]]]]],[[[216,[-1]],-3,213],[[209,[-2,-1]]],206,94,[[20,[],[[18,[-2]]]]]],[[[216,[-1]],-3,213,-5,213],[[11,[[209,[-2,-1]],[209,[-4,-1]]]]],206,94,[[20,[],[[18,[-2]]]]],94,[[20,[],[[18,[-4]]]]]],0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[208,208],[207,207],[[218,3],4],[208,47],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[2,218],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[217,[-1]],25,218],11,206],[[[217,[-1]],208],11,206],[[[217,[-1]]],[[11,[25,218]]],206],[[[217,[-1]]],11,206],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,[-1,-2,[],[]],[-1,-2,[],[]],0,[-1,-1,[]],[[219,220],221],[-1,-2,[],[]],[-1,219,[[20,[],[[18,[222]]]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[],223],[[],223],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[224,224],[225,225],[226,226],[227,227],[223,223],[[228,223,223,227],11],[[],225],[[],226],[[],227],[[224,224],2],[[224,3],4],[[225,3],4],[[226,3],4],[[227,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-2,223,93,[[20,[],[[18,[-1]]]]]],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,0,0,[[228,223,2],228],[[228,223,2],228],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[221,11],[220,220],[229,229],[230,230],[231,231],[232,232],[[221,232],[[13,[11,229]]]],[[],230],[[],231],[[],232],[[220,220],2],[[229,229],2],[[230,230],2],[[221,231],11],0,[[220,3],4],[[229,3],4],[[230,3],4],[[231,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[8,230],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[221,224],228],[221,231],[221,233],[221,230],0,0,[221,2],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[221,11],0,0,[221,11],[221,11],[221,11],0,0,0,0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[221,234],11],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[[20,[],[[18,[-1]]]]],-1,[]],[[[235,[-1]]],[[235,[-1]]],[[20,[],[[18,[]]]]]],[[[235,[-1]]],-2,[],[]],[[[235,[-1]]],-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[[[20,[],[[18,[-1]]]]],[[235,[-1]]],[]],[[[235,[-2]]],[[235,[-1]]],[],[[57,[-1]]]],[-1,[[235,[-1]]],[]],[[[235,[-1]]],[[235,[-1]]],[[20,[],[[18,[]]]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[],202],[[],202],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[175,175],[236,-1,[]],[237,-1,[]],[19,-1,[]],[238,-1,[]],[239,-1,[]],[240,-1,[]],[37,-1,[]],[40,-1,[]],[82,-1,[]],[241,-1,[]],[242,-1,[]],[243,-1,[]],[142,-1,[]],[244,-1,[]],[245,-1,[]],[246,-1,[]],[247,-1,[]],[248,-1,[]],[249,-1,[]],[143,-1,[]],[184,-1,[]],[250,-1,[]],[251,-1,[]],[252,-1,[]],[222,-1,[]],[253,-1,[]],[254,-1,[]],[255,-1,[]],[256,-1,[]],[257,-1,[]],[258,-1,[]],[259,-1,[]],[260,-1,[]],[261,-1,[]],[262,-1,[]],[263,-1,[]],[264,-1,[]],[265,-1,[]],[266,-1,[]],[267,-1,[]],[268,-1,[]],[269,-1,[]],[270,-1,[]],[271,-1,[]],[272,-1,[]],[273,-1,[]],[274,-1,[]],[275,-1,[]],[276,-1,[]],[277,-1,[]],[[],11],[[],11],[[],11],[[],11],[266,92],[267,92],[[],91],[[],91],[[],91],[19,-1,[]],[238,-1,[]],[239,-1,[]],[241,-1,[]],[242,-1,[]],[243,-1,[]],[142,-1,[]],[244,-1,[]],[245,-1,[]],[246,-1,[]],[247,-1,[]],[248,-1,[]],[249,-1,[]],[143,-1,[]],[184,-1,[]],[250,-1,[]],[251,-1,[]],[252,-1,[]],[222,-1,[]],[254,-1,[]],[255,-1,[]],[256,-1,[]],[257,-1,[]],[258,-1,[]],[259,-1,[]],[260,-1,[]],[261,-1,[]],[262,-1,[]],[263,-1,[]],[264,-1,[]],[265,-1,[]],[266,-1,[]],[267,-1,[]],[268,-1,[]],[269,-1,[]],[270,-1,[]],[271,-1,[]],[272,-1,[]],[273,-1,[]],[274,-1,[]],[275,-1,[]],[276,-1,[]],[19,-1,[]],[238,-1,[]],[239,-1,[]],[241,-1,[]],[242,-1,[]],[243,-1,[]],[142,-1,[]],[244,-1,[]],[245,-1,[]],[246,-1,[]],[247,-1,[]],[248,-1,[]],[249,-1,[]],[143,-1,[]],[184,-1,[]],[250,-1,[]],[251,-1,[]],[252,-1,[]],[222,-1,[]],[254,-1,[]],[255,-1,[]],[256,-1,[]],[257,-1,[]],[258,-1,[]],[259,-1,[]],[260,-1,[]],[261,-1,[]],[262,-1,[]],[263,-1,[]],[264,-1,[]],[265,-1,[]],[266,-1,[]],[267,-1,[]],[268,-1,[]],[269,-1,[]],[270,-1,[]],[271,-1,[]],[272,-1,[]],[273,-1,[]],[274,-1,[]],[275,-1,[]],[276,-1,[]],[[],11],[[],11],[266,11],[267,11],[[],11],[[],11],[[],11],[[175,175],2],[[236,3],4],[[237,3],4],[[19,3],4],[[238,3],4],[[239,3],4],[[240,3],4],[[37,3],4],[[40,3],4],[[82,3],4],[[241,3],4],[[242,3],4],[[243,3],4],[[142,3],4],[[244,3],4],[[245,3],4],[[246,3],4],[[247,3],4],[[248,3],4],[[249,3],4],[[143,3],4],[[184,3],4],[[250,3],4],[[251,3],4],[[252,3],4],[[222,3],4],[[253,3],4],[[254,3],4],[[255,3],4],[[256,3],4],[[257,3],4],[[258,3],4],[[259,3],4],[[260,3],4],[[261,3],4],[[262,3],4],[[263,3],4],[[264,3],4],[[265,3],4],[[266,3],4],[[267,3],4],[[268,3],4],[[269,3],4],[[270,3],4],[[271,3],4],[[272,3],4],[[273,3],4],[[274,3],4],[[275,3],4],[[276,3],4],[[277,3],4],[[175,3],[[13,[11,278]]]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[246,6],[247,6],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[266,91],[267,91],[266,92],[267,92],[175,25],[[],92],[[],92],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[246,154],[247,154],[266,279],[267,279],[[],280],[[],280],[[],281],[[],281],[[],281],[[],11],[[],11],[[],11],[[],92],[[],92],[[],92],[[],91],[[],91],[[],91],[246,91],[247,91],[246,92],[247,92],[266,92],[267,92],[246,91],[247,91],[246,92],[247,92],[266,91],[266,92],[266,91],[266,92],[266,91],[266,92],[266,8],[267,8],[-1,[],[]],[[],282],[[],236],[[],237],[[],19],[[],238],[[],239],[[],240],[[],37],[[],40],[[],82],[[],241],[[],242],[[],243],[[],142],[[],244],[[],245],[[],246],[[],247],[[],248],[[],249],[[],143],[[],184],[[],250],[[],251],[[],252],[[],222],[[],253],[[],254],[[],255],[[],256],[[],257],[[],258],[[],259],[[],260],[[],261],[[],262],[[],263],[[],264],[[],265],[[],266],[[],267],[[],268],[[],269],[[],270],[[],271],[[],272],[[],273],[[],274],[[],275],[[],276],[[],277],[[],282],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[25,[[13,[175,283]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[[],92],[[],92],[[],92],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[],6],[[],6],[[],6],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[284,[[285,[48]]]],[286,[[285,[287]]]],[284,[[285,[48]]]],[286,[[285,[287]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[288,[],[[167,[-1]]]]],[[11,[-1,6]]],289],[[[290,[],[[167,[-1]]]]],[[11,[-1,6]]],289],[[[292,[],[[291,[-1]]]]],[[13,[11,-1]]],[]],[[[292,[],[[291,[-1]]]],[12,[-2]]],[[13,[11,-1]]],[],[]],[[[296,[],[[291,[-1]],[293,[-2]],[294,[-3]],[295,[-4]]]],-2],[[13,[-4,[297,[-1]]]]],[],[],[],[]],[[[299,[],[[298,[-1]]]]],-1,[]],[[300,-1],11,[]],[[301,-1],11,[]],[[[299,[],[[298,[-1]]]]],302,[]],[303,11],[[[296,[],[[291,[-1]],[293,[-2]],[294,[-3]],[295,[-4]]]],-2],11,[],[],[],[]],[[[305,[],[[293,[-1]],[294,[-2]],[304,[-3]]]],-1],11,[],[],[]],[[[306,[],[[304,[-1]]]]],11,[]],[[[296,[],[[291,[-1]],[293,[-2]],[294,[-3]],[295,[-4]]]],-2],11,[],[],[],[]],[[[305,[],[[293,[-1]],[294,[-2]],[304,[-3]]]],-1],11,[],[],[]],[[[306,[],[[304,[-1]]]]],11,[]],0,[307,11],[[[308,[],[[291,[-1]]]]],[[13,[11,[297,[-1]]]]],[]],[[[305,[],[[293,[-1]],[294,[-2]],[304,[-3]]]],-1],-3,[],[],[]],[[[306,[],[[304,[-1]]]]],-1,[]],[[[305,[],[[293,[-1]],[294,[-2]],[304,[-3]]]]],-3,[],[],[]],[[[306,[],[[304,[-1]]]]],-1,[]],[[[305,[],[[293,[-1]],[294,[-2]],[304,[-3]]]]],-2,[],[],[]],[[[296,[],[[291,[-1]],[293,[-2]],[294,[-3]],[295,[-4]]]]],-3,[],[],[],[]],[309,[[310,[48]]]],[311,[[310,[287]]]],0,[312,2],[[[313,[],[[291,[-1]]]]],[[13,[2,-1]]],[]],[312,2],[[[313,[],[[291,[-1]]]]],[[13,[2,-1]]],[]],[314,[[13,[2,-1]]],[]],[314,[[13,[2,-1]]],[]],[284,[[285,[48]]]],[286,[[285,[287]]]],0,[309,[[310,[48]]]],[311,[[310,[287]]]],[309,[[310,[48]]]],[311,[[310,[287]]]],[309,[[310,[48]]]],[311,[[310,[287]]]],[309,[[310,[48]]]],[311,[[310,[287]]]],0,0,[[[315,[],[[291,[-1]]]],-3],[[13,[-4,[297,[-1]]]]],[],[],[[33,[-2]]],[]],[[[316,[],[[291,[-1]]]],-2,[12,[8]]],[[13,[11,-1]]],[],317],[[[318,[],[[291,[-1]]]],[12,[8]]],[[13,[11,-1]]],[]],[[[319,[],[[291,[-1]]]]],[[13,[-2,[297,[-1]]]]],[],[]],[[[10,[],[[291,[-1]]]]],[[13,[-2,[297,[-1]]]]],[],[]],[[[171,[],[[167,[-1]]]]],[[11,[-1,6]]],[]],[309,[[310,[48]]]],[311,[[310,[287]]]],[[[10,[],[[291,[-1]]]],-2],[[13,[11,[297,[-1]]]]],[],[]],[[[305,[],[[293,[-1]],[294,[-2]],[304,[-3]]]],-1,-3],11,[],[],[]],[[[306,[],[[304,[-1]]]],-1],11,[]],[320,11],[[[321,[],[[291,[-1]]]]],[[13,[11,-1]]],[]],[320,11],[[[321,[],[[291,[-1]]]]],[[13,[11,-1]]],[]],[[[305,[],[[293,[-1]],[294,[-2]],[304,[-3]]]],-4],11,[],[],[],[[57,[-2]]]],[[[296,[],[[291,[-1]],[293,[-2]],[294,[-3]],[295,[-4]]]],-5],11,[],[],[],[],[[57,[-3]]]],[[[321,[],[[291,[-1]]]],322],[[13,[11,-1]]],[]],[[[323,[],[[294,[-1]]]],-2],11,[],[[57,[-1]]]],[[[324,[],[[294,[-1]]]],-2],11,[],[[57,[-1]]]],[325,11],[[[326,[],[[291,[-1]]]]],[[13,[11,-1]]],[]],[[[14,[],[[291,[-1]]]],[12,[-2]]],[[13,[[12,[-2]],-1]]],[],[]],[[[323,[],[[294,[-1]]]]],[[13,[11,[297,[327]]]]],[]],[[[328,[],[[291,[-1]]]],-2,[12,[8]]],[[13,[11,-1]]],[],317],[[[16,[],[[291,[-1]]]],[12,[-2]]],[[13,[11,-1]]],[],[]],[[[308,[],[[291,[-1]]]],-2],[[13,[11,[297,[-1]]]]],[],[]],[[[168,[],[[167,[-1]]]]],[[11,[-1,6]]],[]],[[[329,[],[[291,[-1]]]],-2,[12,[8]],[12,[8]]],[[13,[11,-1]]],[],317],[[308,330],[[13,[11,278]]]],0,0,[[],6],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[331,331],[[331,3],4],[-1,-1,[]],[[],[[7,[332]]]],[[],331],[-1,-2,[],[]],[[],11],[[],11],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[333,333],[334,334],[335,335],[336,336],[[337,-2,335],[[13,[-3,333]]],94,[[20,[],[[18,[-1]]]]],338],[[339,-2,336],[[13,[-3,333]]],93,[[20,[],[[18,[-1]]]]],340],[[],334],[[],335],[[],336],[[333,333],2],0,[[333,3],4],[[334,3],4],[[335,3],4],[[336,3],4],[[341,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[48,334],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[342,[-1]]],2,338],0,0,0,0,[[-1,47,45],[[13,[343,333]]],[[20,[],[[18,[254]]]]]],[[340,[12,[-1]]],[[13,[[344,[340,-1]],333]]],[[345,[48]],346]],[[[342,[-1]]],[[13,[-1,[11,[333,-1]]]]],338],[[[342,[-1]]],[[13,[-1,[11,[333,-1]]]]],338],[[338,[12,[-1]]],[[347,[338,-1]]],[[57,[48]],346]],[[338,[12,[-1]]],[[13,[[342,[338]],333]]],[[57,[48]],346]],[[338,25,[12,[-1]]],[[13,[[342,[338]],333]]],[[57,[48]],346]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[[347,[-1,-2]]],[[13,[-1,[11,[333,-1]]]]],338,[[57,[48]],346]],[[[344,[-1,-2]]],[[13,[-1,[11,[333,-1]]]]],340,[[345,[48]],346]],0,[-1,348,[]],[-1,-2,[],[]],[-1,-2,[],[]],[349,349],[[349,[12,[8]]],11],[-1,-1,[]],[-1,-2,[],[]],[-1,349,[[20,[],[[18,[255]]]]]],[349,48],[349,287],[349,48],[[349,[12,[8]]],[[13,[11,-1]]],[]],[[349,[12,[8]]],[[13,[11,350]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,[[25,[12,[8]]],25],[[25,[12,[8]]],25],[[48,[12,[8]]],48],[[48,[12,[8]]],48],[[8,[12,[8]]],8],[[8,[12,[8]]],8],0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[351,351],[352,352],[-1,352,[[353,[[12,[8]]]]]],[351,352],[[351,-1],11,[[353,[[12,[8]]]]]],[[],351],[352,-1,[]],[352,-1,[]],[[352,352],2],[[352,3],4],[[352,3],4],[[352,3],4],[[352,3],4],[-1,-1,[]],[-1,-1,[]],[351,352],[[352,-1],11,354],[-1,-2,[],[]],[-1,-2,[],[]],[[],351],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,355,[[20,[],[[18,[256]]]]]],[[355,48],[[356,[-1]]],[[358,[],[[357,[[21,[48]]]]]],358]],[[355,48],[[359,[-1]]],[[358,[],[[357,[[21,[48]]]]]],358]],[355,[[360,[-1]]],[[358,[],[[357,[[21,[48]]]]]],358,361]],0,[[[356,[-1]]],11,[[358,[],[[357,[[21,[48]]]]]],358]],[[[359,[-1]]],11,[[358,[],[[357,[[21,[48]]]]]],358]],[[[360,[-1]]],11,[[361,[],[[362,[[21,[48]]]]]],[358,[],[[357,[[21,[48]]]]]],358,361]],[355,[[9,[11,363]]]],[[[356,[-1]]],11,[[358,[],[[357,[[21,[48]]]]]],358]],[[[360,[-1]]],11,[[358,[],[[357,[[21,[48]]]]]],358,361]],[[[359,[-1]]],11,[[358,[],[[357,[[21,[48]]]]]],358]],[[[359,[-1]]],11,[[358,[],[[357,[[21,[48]]]]]],358]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[364,11],[332,332],[365,365],[[],364],[364,11],[364,11],[364,11],[[332,332],2],[366,48],[364,11],[364,11],[[332,3],4],[[365,3],4],[365,47],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[6,[[7,[332]]]],[1,[[7,[332]]]],[[],365],[366,287],[366,287],[366,287],[[],331],[[],44],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[364,2],[364,11],[-1,366,[[20,[],[[18,[257]]]]]],0,0,[[366,367,[12,[368]],56],11],[[366,[12,[368]],56],369],[[366,[12,[368]],56],11],0,0,[[364,-2],11,[],[[57,[-1]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[364,11],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[368,366,370,367],11],[[371,366,370,367],11],[[372,366,370,367],11],[[[373,[-1]],366,370,367],11,145],[[-1,6],2,[]],[[-1,6],2,[]],[[367,6,6],-1,[]],[[370,6,6],-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[370,2],[367,367],[374,374],[372,372],[375,375],[370,370],[[],367],[367,2],[367,2],[[],367],[[],374],[[],372],[[],370],[367,8],[367,8],[371,11],[[[373,[-1]]],11,145],[[374,374],2],[[375,375],2],[370,2],[370,2],[[367,3],4],[[374,3],4],[[372,3],4],[[375,3],4],[[[373,[-1]],3],4,[376,145]],[[370,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[370,2],[367,2],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[367,2],[367,2],[367,2],[370,2],[[[12,[145]],374],371],[377,372],[[-1,374],[[373,[-1]]],145],[367,2],[367,8],[367,8],[367,2],[367,2],[367,2],[367,2],[367,2],[370,2],[[-1,6,2],11,[]],[[-1,6,2],11,[]],[[367,6,6,-1],11,[]],[[370,6,6,-1],11,[]],[[370,2],11],[[367,2],11],[[367,2],11],[[367,8],11],[[367,8],11],[[370,2],11],[[370,2],11],[[370,2],11],[[367,2],11],[[367,2],11],[[367,2],11],[[367,2],11],[[370,2],11],[[367,2],11],[[367,8],11],[[367,8],11],[[367,2],11],[[367,2],11],[[367,2],11],[[367,2],11],[[367,2],11],[[370,2],11],[[370,2],11],[[370,2],11],[[370,2],11],[[370,2],11],[[370,2],11],[[367,2],11],[[367,2],11],[[367,2],11],[[367,2],11],[370,2],[370,2],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[370,2],[370,2],[370,2],[367,2],[367,2],[367,2],[367,2],0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[378,378],[379,6],[[379,[12,[8]]],[[9,[11,363]]]],[379,2],[379,2],[[378,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[-1,378],379,[[20,[],[[18,[261]]]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[[379,[12,[8]]],[[9,[[12,[8]],363]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[380,380],[381,381],[382,382],[[380,380],2],[[381,381],2],[[382,382],2],[[380,3],4],[[381,3],4],[[382,3],4],[-1,-1,[]],[-1,-1,[]],[67,380],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[383,2],[[383,47,45],11],[[[385,[-1,384]],47,45],11,383],[[[385,[-1,386]],47,45],11,387],[388,11],[[383,48],11],[383,92],0,[388,69],[388,11],[383,11],[383,[[13,[11,380]]]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[383,11],[[383,2,2,2,2,2,2],11],[[383,382,382,382],11],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[383,91],[383,92],[[-2,47,381,45],[[385,[-1,384]]],383,[[20,[],[[18,[-1]]]]]],[[-2,47,381,45],[[385,[-1,386]]],387,[[20,[],[[18,[-1]]]]]],0,[[[389,[],[[291,[-1]]]],382,390,391,8,[12,[8]]],[[13,[11,-1]]],[]],[[[385,[-1,-2]]],[[9,[8,-3]]],383,392,[]],[[[385,[-1,-2]],382,390,391,8,[12,[8]]],[[13,[11,-3]]],383,393,[]],[383,[[9,[8,380]]]],[[383,[12,[8]]],[[13,[11,380]]]],[[383,[12,[8]]],[[13,[11,380]]]],[[383,390,391,8,[12,[8]]],[[13,[11,380]]]],[383,279],[383,92],[[[385,[-1,-2]],8],[[9,[11,-3]]],383,392,[]],[[383,381],383],[[383,47,45],11],[387,91],[387,92],[387,91],[387,92],[387,91],[387,92],[383,8],[383,11],[[388,8,6,-1,2],[[13,[11,380]]],394],[[388,8,6,8,6,-1,-2,2],[[13,[11,380]]],395,394],[[388,8,6,-1,2],[[13,[11,380]]],395],[[[385,[-1,-2]],[12,[8]]],[[13,[[12,[8]],-3]]],383,392,[]],[[383,[12,[8]]],[[13,[[12,[8]],380]]]],[[388,[12,[8]],[12,[8]],-1,-2],[[13,[[12,[8]],380]]],395,394],[[388,[12,[8]],-1,-2],[[13,[[12,[8]],380]]],395,394],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[383,11],[[[385,[-1,384]],-3],[[385,[-1,384]]],383,94,[[20,[],[[18,[-2]]]]]],[[[385,[-1,386]],-3],[[385,[-1,386]]],387,94,[[20,[],[[18,[-2]]]]]],[[[385,[267,-1]],[72,[-2]]],[[396,[267,-2,-1]]],397,157],[[[385,[266,-1]],[72,[-2]]],[[396,[266,-2,-1]]],397,157],[[[385,[-1,384]],-3],[[385,[-1,384]]],383,93,[[20,[],[[18,[-2]]]]]],[[[385,[-1,386]],-3],[[385,[-1,386]]],387,[94,93],[[20,[],[[18,[-2]]]]]],[[[385,[-1,384]],-3],[[385,[-1,384]]],383,94,[[20,[],[[18,[-2]]]]]],[[[385,[-1,386]],-3],[[385,[-1,386]]],387,[94,93],[[20,[],[[18,[-2]]]]]],[[[385,[-1,386]],[7,[-3]],[7,[-5]],[7,[-7]],[7,[-9]],[7,[-11]],[7,[-13]]],[[385,[-1,386]]],387,94,[[20,[],[[18,[-2]]]]],[94,93],[[20,[],[[18,[-4]]]]],[94,93],[[20,[],[[18,[-6]]]]],[94,93],[[20,[],[[18,[-8]]]]],[94,93],[[20,[],[[18,[-10]]]]],94,[[20,[],[[18,[-12]]]]]],[[[385,[-1,384]],[7,[-3]],[7,[-5]],[7,[-7]],[7,[-9]]],[[385,[-1,384]]],383,94,[[20,[],[[18,[-2]]]]],94,[[20,[],[[18,[-4]]]]],93,[[20,[],[[18,[-6]]]]],94,[[20,[],[[18,[-8]]]]]],[[[385,[-1,386]],-3],[[385,[-1,386]]],387,94,[[20,[],[[18,[-2]]]]]],[[[385,[-1,384]],-3],[[385,[-1,384]]],383,94,[[20,[],[[18,[-2]]]]]],[[[385,[-1,386]],-3],[[385,[-1,386]]],387,[94,93],[[20,[],[[18,[-2]]]]]],[[[385,[-1,386]],-3],[[385,[-1,386]]],387,[94,93],[[20,[],[[18,[-2]]]]]],[[[389,[],[[291,[-1]]]],382,390,391,8,[12,[8]]],[[13,[11,-1]]],[]],[[[385,[-1,-2]],[12,[8]]],[[13,[11,-3]]],383,392,[]],[[[385,[-1,-2]],382,390,391,8,[12,[8]]],[[13,[11,-3]]],383,393,[]],[[383,8],[[9,[11,380]]]],[[383,[12,[8]]],[[13,[11,380]]]],[[388,[12,[8]],-1],[[13,[[12,[8]],380]]],395],[[383,390,391,8,[12,[8]]],[[13,[11,380]]]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[396,[-1,-2,-3]],47,45],11,388,157,397],[[[396,[-1,-2,-3]],-4],[[13,[[398,[-1,-2,-4,-3]],380]]],388,157,392,[[168,[],[[167,[8]]]]]],[[[396,[-1,-2,-3]],-4,-5],[[13,[[399,[-1,-2,-5,-4,-3]],380]]],388,157,392,[[171,[],[[167,[8]]]]],[[168,[],[[167,[8]]]]]],[[[396,[-1,-2,-3]],-4],[[13,[[398,[-1,-2,-4,-3]],380]]],388,157,392,[[171,[],[[167,[8]]]]]],[[[399,[-1,-2,-3,-4,-5]]],11,388,157,[],[],397],[[[398,[-1,-2,-3,-4]]],11,388,157,[],397],[[[396,[-1,-2,-3]],3],4,[],157,397],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[399,[-1,-2,-3,-4,-5]]],2,388,157,[],[],397],[[[398,[-1,-2,-3,-4]]],2,388,157,[],397],[[[396,[-1,-2,-3]],382,390,391,8,-4],[[13,[[398,[-1,-2,-4,-3]],380]]],388,157,393,[[168,[],[[167,[8]]]]]],[[[396,[-1,-2,-3]],[12,[8]]],[[13,[[12,[8]],-4]]],388,157,392,[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[[399,[-1,-2,-3,-4,-5]]],[[13,[[11,[-3,-4,[396,[-1,-2,-5]]]],[11,[67,-3,-4,[396,[-1,-2,-5]]]]]]],388,157,[],[],397],[[[398,[-1,-2,-3,-4]]],[[13,[[11,[-3,[396,[-1,-2,-4]]]],[11,[67,-3,[396,[-1,-2,-4]]]]]]],388,157,[],397],[[400,[72,[-1]]],[[396,[266,-1,-2]]],157,397],[[401,[72,[-1]]],[[396,[267,-1,-2]]],157,397],[[[396,[-1,-2,-3]],382,390,391,8,-4],[[13,[[398,[-1,-2,-4,-3]],380]]],388,157,393,[[171,[],[[167,[8]]]]]],[[[396,[-1,-2,-3]],[12,[8]]],[[13,[11,-4]]],388,157,392,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[402,11],[403,11],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[42,-1,[]],0,[[402,404],11],[[403,404],11],[[402,404],11],[[403,404],11],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[402,11],[403,11],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[[405,406],11],[[405,406],11],[402,11],[403,11],[402,11],[403,11],0,[[[408,[],[[407,[-1]]]]],-1,[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[409,[-1]]],[[13,[11,410]]],411],[411,11],[[[412,[-1]]],11,413],[[[414,[-1]]],11,413],[410,410],[[],11],[[],11],[[],[[415,[-1]]],413],[[[409,[-1]]],-2,411,[]],[[[409,[-1]]],-2,411,[]],[[[415,[-1]]],11,413],[[[415,[-1]]],11,413],[411,48],[[[412,[-1]]],48,413],[[[414,[-1]]],48,413],[[[415,[-1]]],11,413],[411,11],[[[412,[-1]]],11,413],[[[414,[-1]]],11,413],[[410,410],2],[[[415,[-1]]],11,413],[[410,3],4],[[[409,[-1]]],-1,411],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[411,2],[[[412,[-1]]],2,413],[[[414,[-1]]],2,413],[411,2],[[[412,[-1]]],2,413],[[[414,[-1]]],2,413],[411,2],[[[412,[-1]]],2,413],[[[414,[-1]]],2,413],[411,11],[[[412,[-1]]],11,413],[[[414,[-1]]],11,413],[[411,287],11],[[[412,[-1]],287],11,413],[[[414,[-1]],287],11,413],[[-2,45],[[416,[-1]]],413,[[20,[],[[18,[-1]]]]]],[[-1,47],[[409,[-1]]],411],[[],[[415,[-1]]],413],[411,287],[[[412,[-1]]],287,413],[[[414,[-1]]],287,413],[[],280],[411,11],[[[412,[-1]]],11,413],[[[414,[-1]]],11,413],[[411,2],11],[[[412,[-1]],2],11,413],[[[414,[-1]],2],11,413],[[411,2],11],[[[412,[-1]],2],11,413],[[[414,[-1]],2],11,413],[[411,2],11],[[[412,[-1]],2],11,413],[[[414,[-1]],2],11,413],[[411,2],11],[[[412,[-1]],2],11,413],[[[414,[-1]],2],11,413],[[411,25],11],[[[412,[-1]],25],11,413],[[[414,[-1]],25],11,413],[2,11],[[[409,[-1]],-3],11,411,[],[[57,[-2]]]],[[[415,[-1]],-3],11,413,[],[[57,[-2]]]],0,0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[411,11],[[[412,[-1]]],11,413],[[[414,[-1]]],11,413],[[[409,[-1]]],[[9,[11,327]]],411],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[417,417],[[417,3],[[13,[11,278]]]],[-1,-1,[]],[-1,-2,[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[418,[-1]]],11,419],[420,420],[421,421],[420,[[12,[8]]]],[420,6],[[421,421],2],0,[[420,3],4],[[421,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[420,422],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[418,[-1]]],2,419],[420,2],[420,2],[421,423],[[-2,-4,-6,45,424],[[425,[-1]]],419,[[20,[],[[18,[-1]]]]],94,[[20,[],[[18,[-3]]]]],93,[[20,[],[[18,[-5]]]]]],[[-1,[12,[8]]],[[7,[420]]],[[57,[422]]]],[[-1,6],[[7,[420]]],[[57,[422]]]],[[[418,[-1]]],8,419],[[[418,[-1]]],[[9,[-2,-3]]],419,[],[]],[[[418,[-1]]],8,419],[419,426],[[[425,[-1]],8],11,419],[[[425,[-1]],-2],11,419,427],[[[425,[-1]]],[[418,[-1]]],419],[[[418,[-1]]],[[425,[-1]]],419],0,[[[418,[-1]],-2],[[9,[[7,[-2]],-3]]],419,[],[]],[[[418,[-1]]],8,419],0,[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],0,0,[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[428,428],2],[427,428],[[428,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[429,429,[21,[429]]],430],[[429,429],431],[[429,429,429,429,429],432],[[[21,[429]]],433],[[434,434,2,2,[21,[8]],[21,[8]]],430],[[435,435,2,2],431],[[434,434,2,2,8,8,434,434,2,2],432],[[[21,[25]],[21,[25]]],433],[427,[[21,[8]]]],[430,[[21,[8]]]],[431,[[21,[8]]]],[432,[[21,[8]]]],[433,[[21,[8]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],0,0,0,0,0,0,0,0,0,[[[436,[-1]]],2,437],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[436,[-1]],438],[[436,[-1]]],437],[439,439],0,[[440,92,91,91,92],11],[[[441,[-1,-2,-3,-4]],92,91,91,92],11,94,93,93,94],[[[442,[-1,-2]],92,91,91,92],11,94,93],[[],91],[[],11],[[],11],[[[443,[-1]],[12,[8]]],6,437],[[],11],[[439,439],2],[[[436,[-1]]],[[9,[11,-2]]],437,[]],[[[444,[-1]]],[[9,[11,-2]]],437,[]],[[439,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[],25],[[],25],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],2],[[],2],[[[436,[-1]]],11,437],[[[436,[-1]]],11,437],[[[436,[-1]]],11,437],[[-2,-4,-6,-8],[[441,[-1,-3,-5,-7]]],94,[[20,[],[[18,[-1]]]]],93,[[20,[],[[18,[-3]]]]],93,[[20,[],[[18,[-5]]]]],94,[[20,[],[[18,[-7]]]]]],[[-2,45],[[436,[-1]]],437,[[20,[],[[18,[-1]]]]]],[[-2,-4],[[442,[-1,-3]]],94,[[20,[],[[18,[-1]]]]],93,[[20,[],[[18,[-3]]]]]],[[-2,445,[7,[-3]],45],[[436,[-1]]],437,[[20,[],[[18,[-1]]]]],440],[[[436,[-1]]],[[9,[8,-2]]],437,[]],[[[443,[-1]]],[[9,[8,-2]]],437,[]],[[],281],[[[436,[-1]]],11,437],[[],11],[[[436,[-1]]],11,437],[[[436,[-1]]],11,437],[[],92],0,[[[436,[-1]]],2,437],[[],91],[[[436,[-1]],446],11,437],[[[436,[-1]],25],[[13,[11,439]]],437],[[[436,[-1]],[7,[8]]],[[13,[11,439]]],437],[[[436,[-1]]],[[11,[[444,[-1]],[443,[-1]]]]],437],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],0,[[[436,[-1]]],2,437],[[],92],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[[],6],[[[436,[-1]]],11,437],[[[436,[-1]]],11,437],[[[436,[-1]]],11,437],[[[436,[-1]],8],[[9,[11,-2]]],437,[]],[[[444,[-1]],8],[[9,[11,-2]]],437,[]],[[[436,[-1]],[12,[8]]],[[13,[6,439]]],437],[[[444,[-1]],[12,[8]]],[[13,[6,439]]],437],[[[436,[-1]],330],4,437],[[[444,[-1]],330],4,437],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[445,48],445],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[447,447],[448,448],[438,438],[445,445],0,[[445,447],445],0,[[],445],[[447,447],2],[[448,448],2],[[438,438],2],[[447,3],4],[[448,3],4],[[438,3],4],[[445,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[7,[25]],[7,[25]],[7,[25]],8,[7,[8]]],446],0,[445,445],[445,445],[445,445],0,0,[[445,438],445],0,[445,8],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]],[-1,15,[]]],"c":[4499,4500,4501,4561,4563,4591,4593,4600],"p":[[6,"Cpu",0],[1,"bool"],[5,"Formatter",6149],[8,"Result",6149],[5,"FlashSafeDma",0],[1,"usize"],[6,"Option",6150],[1,"u8"],[8,"Result",6151],[10,"_embedded_hal_spi_FullDuplex",4447],[1,"tuple"],[1,"slice"],[6,"Result",6152],[10,"_embedded_hal_blocking_spi_Transfer",4447],[5,"TypeId",6153],[10,"_embedded_hal_blocking_spi_Write",4447],[5,"Aes",82],[17,"P"],[5,"AES",3520],[10,"Peripheral",3502],[1,"array"],[6,"Mode",82],[6,"Endianness",82],[10,"AdcCalScheme",145],[1,"u16"],[6,"Resolution",145],[6,"Attenuation",145],[5,"AdcConfig",145],[5,"AdcPin",145],[10,"AdcChannel",145],[5,"ADC",145],[17,"ID"],[10,"Channel",6154],[5,"Analog",1109],[8,"Gpio25",1109],[5,"DAC1",215],[5,"DAC1",3520],[8,"Gpio26",1109],[5,"DAC2",215],[5,"DAC2",3520],[5,"ClockControl",235],[5,"SystemClockControl",5507],[6,"CpuClock",235],[6,"XtalClock",235],[5,"Clocks",235],[10,"Clock",235],[8,"HertzU32",6155],[1,"u32"],[5,"Stack",292],[6,"Error",292],[5,"AppCoreGuard",292],[5,"CpuControl",5507],[5,"CpuControl",292],[10,"FnOnce",6156],[10,"Send",6157],[5,"Delay",338],[10,"Into",6158],[10,"RxPrivate",352],[10,"TxPrivate",352],[5,"ChannelRx",352],[10,"RegisterAccess",352],[10,"RxChannel",352],[5,"ChannelTx",352],[10,"TxChannel",352],[5,"DmaDescriptorFlags",352],[5,"DmaDescriptor",352],[6,"DmaError",352],[6,"DmaPriority",352],[6,"DmaPeripheral",352],[5,"Spi2DmaChannelCreator",352],[5,"Spi2DmaChannel",352],[5,"Channel",352],[5,"Spi3DmaChannelCreator",352],[5,"Spi3DmaChannel",352],[5,"I2s0DmaChannelCreator",352],[5,"I2s0DmaChannel",352],[5,"I2s1DmaChannelCreator",352],[5,"I2s1DmaChannel",352],[10,"DmaTransfer",352],[10,"DmaTransferRxTx",352],[5,"Dma",352],[5,"DMA",3520],[17,"Output"],[6,"ChipType",962],[5,"EfuseField",962],[10,"Sized",6157],[10,"Pin",1109],[5,"GpioPin",1109],[5,"AnyPin",1109],[6,"Event",1109],[6,"InputSignal",1109],[6,"OutputSignal",1109],[10,"InputPin",1109],[10,"OutputPin",1109],[8,"Gpio0",1109],[8,"Gpio1",1109],[8,"Gpio2",1109],[8,"Gpio3",1109],[8,"Gpio4",1109],[8,"Gpio5",1109],[8,"Gpio6",1109],[8,"Gpio7",1109],[8,"Gpio8",1109],[8,"Gpio9",1109],[8,"Gpio10",1109],[8,"Gpio11",1109],[8,"Gpio12",1109],[8,"Gpio13",1109],[8,"Gpio14",1109],[8,"Gpio15",1109],[8,"Gpio16",1109],[8,"Gpio17",1109],[8,"Gpio18",1109],[8,"Gpio19",1109],[8,"Gpio20",1109],[8,"Gpio21",1109],[8,"Gpio22",1109],[8,"Gpio23",1109],[8,"Gpio24",1109],[8,"Gpio27",1109],[8,"Gpio32",1109],[8,"Gpio33",1109],[8,"Gpio34",1109],[8,"Gpio35",1109],[8,"Gpio36",1109],[8,"Gpio37",1109],[8,"Gpio38",1109],[8,"Gpio39",1109],[6,"AlternateFunction",1109],[6,"RtcFunction",1109],[5,"Unknown",1109],[5,"Floating",1109],[5,"InvertedInput",1109],[5,"PullUp",1109],[5,"Input",1109],[5,"OpenDrain",1109],[5,"Output",1109],[5,"InvertedOutput",1109],[5,"PullDown",1109],[5,"PushPull",1109],[5,"Alternate",1109],[5,"GPIO",3520],[5,"IO_MUX",3520],[5,"IO",1109],[10,"RTCPin",1109],[10,"RTCPinWithResistors",1109],[6,"DriveStrength",1109],[10,"Instance",2568],[6,"Error",2568],[5,"I2C",2568],[17,"Item"],[8,"COMD",6159],[10,"Iterator",6160],[5,"RegisterBlock",6159],[5,"I2sWriteDmaTransfer",2627],[10,"RegisterAccess",2627],[10,"ChannelTypes",352],[5,"I2sReadDmaTransfer",2627],[6,"DataFormat",2627],[6,"Error",2627],[6,"Standard",2627],[5,"I2sTx",2627],[5,"I2sRx",2627],[5,"I2s",2627],[10,"I2sRead",2627],[10,"I2sReadDma",2627],[17,"Word"],[10,"_embedded_dma_WriteBuffer",4447],[10,"I2sWrite",2627],[10,"I2sWriteDma",2627],[10,"_embedded_dma_ReadBuffer",4447],[6,"CpuInterrupt",2746],[6,"Error",2746],[6,"Priority",2746],[6,"Interrupt",3520],[1,"u128"],[6,"LSGlobalClkSource",2822],[5,"LEDC",2822],[6,"Number",2865],[5,"Channel",2865],[10,"TimerSpeed",2974],[6,"Number",2974],[5,"Timer",2974],[5,"LEDC",3520],[6,"FadeError",2865],[6,"Error",2865],[10,"ChannelIFace",2865],[5,"Config",2949],[10,"ChannelHW",2865],[5,"LowSpeed",2822],[5,"HighSpeed",2822],[6,"PinConfig",2949],[10,"Clone",6161],[6,"Error",2974],[6,"HSClockSource",2974],[6,"LSClockSource",2974],[10,"TimerIFace",2974],[5,"Config",3060],[10,"TimerHW",2974],[6,"Duty",3060],[5,"RegisterBlock",6162],[5,"RegisterBlock",6163],[5,"PeripheralClockConfig",3103],[5,"FrequencyError",3103],[5,"MCPWM",3103],[10,"PwmPeripheral",3103],[6,"PwmWorkingMode",3261],[5,"TimerClockConfig",3261],[5,"PwmPin",3148],[5,"PwmActions",3148],[5,"PwmUpdateMethod",3148],[5,"DeadTimeCfg",3148],[5,"PwmPinConfig",3148],[6,"UpdateAction",3148],[6,"PWMStream",3148],[5,"Operator",3148],[5,"Timer",3261],[6,"CounterDirection",3261],[5,"PCNT",3307],[6,"Number",3400],[5,"Unit",3400],[5,"PCNT",3520],[5,"PcntSource",3319],[6,"Number",3319],[6,"EdgeMode",3319],[6,"CtrlMode",3319],[5,"Config",3319],[5,"Channel",3319],[6,"Error",3400],[6,"ZeroMode",3400],[5,"Events",3400],[5,"Config",3400],[1,"i16"],[5,"CriticalSection",6164],[5,"PeripheralRef",3502],[5,"ADC1",3520],[5,"ADC2",3520],[5,"APB_CTRL",3520],[5,"BB",3520],[5,"BT",3520],[5,"EFUSE",3520],[5,"FLASH_ENCRYPTION",3520],[5,"FRC_TIMER",3520],[5,"GPIO_SD",3520],[5,"HINF",3520],[5,"I2C0",3520],[5,"I2C1",3520],[5,"I2S0",3520],[5,"I2S1",3520],[5,"MCPWM0",3520],[5,"MCPWM1",3520],[5,"NRX",3520],[5,"PSRAM",3520],[5,"RMT",3520],[5,"RNG",3520],[5,"RSA",3520],[5,"LPWR",3520],[5,"RTC_IO",3520],[5,"RTC_I2C",3520],[5,"SDHOST",3520],[5,"SHA",3520],[5,"SLC",3520],[5,"SLCHOST",3520],[5,"SPI0",3520],[5,"SPI1",3520],[5,"SPI2",3520],[5,"SPI3",3520],[5,"SYSTEM",3520],[5,"TIMG0",3520],[5,"TIMG1",3520],[5,"TWAI0",3520],[5,"UART0",3520],[5,"UART1",3520],[5,"UART2",3520],[5,"UHCI0",3520],[5,"UHCI1",3520],[5,"WIFI",3520],[5,"Error",6149],[5,"RegisterBlock",6165],[5,"RegisterBlock",6166],[5,"RegisterBlock",6167],[5,"Peripherals",3520],[5,"TryFromInterruptError",6168],[10,"_fugit_RateExtU32",4447],[5,"Rate",6169],[10,"_fugit_RateExtU64",4447],[1,"u64"],[10,"_embedded_dma_ReadTarget",4447],[10,"_embedded_dma_Word",4447],[10,"_embedded_dma_WriteTarget",4447],[17,"Error"],[10,"_embedded_hal_blocking_serial_Write",4447],[17,"Channel"],[17,"Time"],[17,"Capture"],[10,"_embedded_hal_Capture",4447],[6,"Error",6151],[17,"Count"],[10,"_embedded_hal_Qei",4447],[10,"_embedded_hal_blocking_delay_DelayMs",4447],[10,"_embedded_hal_blocking_delay_DelayUs",4447],[6,"Direction",6170],[10,"_embedded_hal_watchdog_WatchdogDisable",4447],[17,"Duty"],[10,"_embedded_hal_Pwm",4447],[10,"_embedded_hal_PwmPin",4447],[10,"_embedded_hal_watchdog_Watchdog",4447],[10,"_embedded_hal_serial_Write",4447],[10,"_fugit_ExtU32",4447],[5,"Duration",6171],[10,"_fugit_ExtU64",4447],[10,"_embedded_hal_digital_InputPin",4447],[10,"_embedded_hal_digital_v2_InputPin",4447],[10,"_embedded_hal_digital_v2_StatefulOutputPin",4447],[10,"_embedded_hal_adc_OneShot",4447],[10,"_embedded_hal_blocking_i2c_Read",4447],[10,"AddressMode",6172],[10,"_embedded_hal_blocking_rng_Read",4447],[10,"_embedded_hal_serial_Read",4447],[10,"_embedded_hal_digital_OutputPin",4447],[10,"_embedded_hal_digital_v2_OutputPin",4447],[6,"PinState",6173],[10,"_embedded_hal_timer_CountDown",4447],[10,"_embedded_hal_watchdog_WatchdogEnable",4447],[10,"_embedded_hal_digital_ToggleableOutputPin",4447],[10,"_embedded_hal_digital_v2_ToggleableOutputPin",4447],[6,"Void",6174],[10,"_embedded_hal_blocking_i2c_Write",4447],[10,"_embedded_hal_blocking_i2c_WriteRead",4447],[1,"str"],[6,"SleepSource",4613],[6,"SocResetReason",4942],[6,"Error",4640],[5,"PulseCode",4640],[5,"TxChannelConfig",4640],[5,"RxChannelConfig",4640],[10,"TxChannelCreator",4640],[10,"TxChannel",4640],[10,"RxChannelCreator",4640],[10,"RxChannel",4640],[5,"Channel",4640],[5,"ContinuousTxTransaction",4640],[5,"Rmt",4640],[5,"RxTransaction",4640],[10,"From",6158],[10,"Copy",6157],[5,"SingleShotTxTransaction",4640],[10,"RngCore",6175],[5,"Rng",4772],[5,"Error",6176],[5,"Context",4797],[5,"Digest",4797],[10,"AsRef",6158],[10,"Hasher",6177],[5,"Rsa",4829],[5,"RsaModularExponentiation",4829],[17,"InputType"],[10,"RsaMode",4829],[5,"RsaModularMultiplication",4829],[5,"RsaMultiplication",4829],[10,"Multi",4829],[17,"OutputType"],[6,"Infallible",6158],[5,"Rwdt",4942],[6,"RtcSlowClock",4942],[5,"Rtc",4942],[5,"RtcSleepConfig",5032],[10,"WakeSource",5032],[1,"never"],[5,"WakeTriggers",5032],[5,"Ext1WakeupSource",5032],[5,"TimerWakeupSource",5032],[5,"Ext0WakeupSource",5032],[6,"WakeupLevel",5032],[6,"Error",5032],[10,"Debug",6149],[5,"Duration",6178],[6,"ShaMode",5218],[5,"Sha",5218],[6,"Error",5246],[6,"SpiMode",5246],[6,"SpiDataMode",5246],[10,"Instance",5312],[5,"FullDuplexMode",5246],[5,"Spi",5312],[5,"HalfDuplexMode",5246],[10,"ExtendedInstance",5312],[10,"InstanceDma",5312],[10,"HalfDuplexReadWrite",5312],[6,"Command",5312],[6,"Address",5312],[10,"IsFullDuplex",5246],[10,"IsHalfDuplex",5246],[10,"Rx",352],[10,"Tx",352],[5,"SpiDma",5460],[10,"DuplexMode",5246],[5,"SpiDmaTransfer",5460],[5,"SpiDmaTransferRxTx",5460],[10,"WithDmaSpi2",5460],[10,"WithDmaSpi3",5460],[10,"RadioClockController",5507],[5,"RadioClockControl",5507],[6,"RadioPeripherals",5507],[5,"SoftwareInterruptControl",5507],[6,"SoftwareInterrupt",5507],[17,"Parts"],[10,"SystemExt",5507],[5,"Timer",5622],[6,"Error",5622],[10,"Instance",5622],[5,"Timer0",5622],[10,"TimerGroupInstance",5622],[5,"Timer1",5622],[5,"Wdt",5622],[5,"TimerGroup",5622],[5,"TrapFrame",5748],[5,"Twai",5812],[10,"Instance",5812],[5,"EspTwaiFrame",5812],[6,"EspTwaiError",5812],[6,"Id",6179],[6,"ErrorKind",6180],[6,"BaudRate",5812],[5,"TwaiConfiguration",5812],[5,"RegisterBlock",6181],[10,"Filter",5903],[6,"FilterType",5903],[8,"BitFilter",5903],[5,"SingleStandardFilter",5903],[5,"SingleExtendedFilter",5903],[5,"DualStandardFilter",5903],[5,"DualExtendedFilter",5903],[5,"StandardId",6179],[5,"ExtendedId",6179],[5,"Uart",5964],[10,"Instance",5964],[6,"StopBits",6070],[6,"Error",5964],[10,"UartPins",5964],[5,"AllPins",5964],[5,"TxRxPins",5964],[5,"UartRx",5964],[5,"UartTx",5964],[5,"Config",6070],[5,"AtCmdConfig",6070],[6,"DataBits",6070],[6,"Parity",6070],[10,"AesFlavour",82],[5,"Aes128",82],[5,"Aes192",82],[5,"Aes256",82],[5,"Spi2DmaSuitablePeripheral",352],[5,"Spi3DmaSuitablePeripheral",352],[5,"I2s0DmaSuitablePeripheral",352],[5,"I2s1DmaSuitablePeripheral",352],[5,"Spi2DmaChannelTxImpl",352],[5,"Spi2DmaChannelRxImpl",352],[5,"Spi3DmaChannelTxImpl",352],[5,"Spi3DmaChannelRxImpl",352],[5,"I2s0DmaChannelTxImpl",352],[5,"I2s0DmaChannelRxImpl",352],[5,"I2s1DmaChannelTxImpl",352],[5,"I2s1DmaChannelRxImpl",352],[5,"Efuse",962],[10,"GpioProperties",1109],[5,"RTCInput",1109],[5,"RTCOutput",1109],[5,"Gpio0Signals",1109],[5,"Gpio1Signals",1109],[5,"Gpio2Signals",1109],[5,"Gpio3Signals",1109],[5,"Gpio4Signals",1109],[5,"Gpio5Signals",1109],[5,"Gpio6Signals",1109],[5,"Gpio7Signals",1109],[5,"Gpio8Signals",1109],[5,"Gpio9Signals",1109],[5,"Gpio10Signals",1109],[5,"Gpio11Signals",1109],[5,"Gpio12Signals",1109],[5,"Gpio13Signals",1109],[5,"Gpio14Signals",1109],[5,"Gpio15Signals",1109],[5,"Gpio16Signals",1109],[5,"Gpio17Signals",1109],[5,"Gpio18Signals",1109],[5,"Gpio19Signals",1109],[5,"Gpio20Signals",1109],[5,"Gpio21Signals",1109],[5,"Gpio22Signals",1109],[5,"Gpio23Signals",1109],[5,"Gpio24Signals",1109],[5,"Gpio25Signals",1109],[5,"Gpio26Signals",1109],[5,"Gpio27Signals",1109],[5,"Gpio32Signals",1109],[5,"Gpio33Signals",1109],[5,"Gpio34Signals",1109],[5,"Gpio35Signals",1109],[5,"Gpio36Signals",1109],[5,"Gpio37Signals",1109],[5,"Gpio38Signals",1109],[5,"Gpio39Signals",1109],[5,"Pins",1109],[5,"Op512",4878],[5,"Op1024",4878],[5,"Op1536",4878],[5,"Op2048",4878],[5,"Op2560",4878],[5,"Op3072",4878],[5,"Op3584",4878],[5,"Op4096",4878],[5,"RtcClock",4942],[6,"Peripheral",5507],[5,"SystemParts",5507],[5,"TimingConfig",5812]],"b":[[1878,"impl-GpioPin%3CMODE,+35%3E"],[1879,"impl-GpioPin%3CMODE,+15%3E"],[1880,"impl-GpioPin%3CMODE,+7%3E"],[1881,"impl-GpioPin%3CMODE,+2%3E"],[1882,"impl-GpioPin%3CMODE,+26%3E"],[1883,"impl-GpioPin%3CMODE,+3%3E"],[1884,"impl-GpioPin%3CMODE,+12%3E"],[1885,"impl-GpioPin%3CMODE,+4%3E"],[1886,"impl-GpioPin%3CMODE,+25%3E"],[1887,"impl-GpioPin%3CMODE,+5%3E"],[1888,"impl-GpioPin%3CMODE,+27%3E"],[1889,"impl-GpioPin%3CMODE,+6%3E"],[1890,"impl-GpioPin%3CMODE,+24%3E"],[1891,"impl-GpioPin%3CMODE,+23%3E"],[1892,"impl-GpioPin%3CMODE,+1%3E"],[1893,"impl-GpioPin%3CMODE,+32%3E"],[1894,"impl-GpioPin%3CMODE,+0%3E"],[1895,"impl-GpioPin%3CMODE,+11%3E"],[1896,"impl-GpioPin%3CMODE,+17%3E"],[1897,"impl-GpioPin%3CMODE,+39%3E"],[1898,"impl-GpioPin%3CMODE,+8%3E"],[1899,"impl-GpioPin%3CMODE,+18%3E"],[1900,"impl-GpioPin%3CMODE,+38%3E"],[1901,"impl-GpioPin%3CMODE,+16%3E"],[1902,"impl-GpioPin%3CMODE,+37%3E"],[1903,"impl-GpioPin%3CMODE,+22%3E"],[1904,"impl-GpioPin%3CMODE,+9%3E"],[1905,"impl-GpioPin%3CMODE,+14%3E"],[1906,"impl-GpioPin%3CMODE,+19%3E"],[1907,"impl-GpioPin%3CMODE,+36%3E"],[1908,"impl-GpioPin%3CMODE,+20%3E"],[1909,"impl-GpioPin%3CMODE,+10%3E"],[1910,"impl-GpioPin%3CMODE,+21%3E"],[1911,"impl-GpioPin%3CMODE,+34%3E"],[1912,"impl-GpioPin%3CMODE,+13%3E"],[1913,"impl-GpioPin%3CMODE,+33%3E"],[1991,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CFloating%3E,+GPIONUM%3E"],[1992,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CPullUp%3E,+GPIONUM%3E"],[1993,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[1994,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedOutput%3COpenDrain%3E,+GPIONUM%3E"],[1996,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CPullDown%3E,+GPIONUM%3E"],[1997,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedOutput%3CPushPull%3E,+GPIONUM%3E"],[1998,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CFloating%3E,+GPIONUM%3E"],[1999,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CPullUp%3E,+GPIONUM%3E"],[2000,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CPullDown%3E,+GPIONUM%3E"],[2001,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CAnalog,+GPIONUM%3E"],[2002,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3COutput%3CPushPull%3E,+GPIONUM%3E"],[2046,"impl-From%3CGpioPin%3CMODE,+16%3E%3E-for-AnyPin%3CMODE%3E"],[2047,"impl-From%3CGpioPin%3CMODE,+32%3E%3E-for-AnyPin%3CMODE%3E"],[2048,"impl-From%3CGpioPin%3CMODE,+19%3E%3E-for-AnyPin%3CMODE%3E"],[2049,"impl-From%3CGpioPin%3CMODE,+25%3E%3E-for-AnyPin%3CMODE%3E"],[2050,"impl-From%3CGpioPin%3CMODE,+24%3E%3E-for-AnyPin%3CMODE%3E"],[2051,"impl-From%3CGpioPin%3CMODE,+11%3E%3E-for-AnyPin%3CMODE%3E"],[2052,"impl-From%3CGpioPin%3CMODE,+27%3E%3E-for-AnyPin%3CMODE%3E"],[2053,"impl-From%3CGpioPin%3CMODE,+21%3E%3E-for-AnyPin%3CMODE%3E"],[2054,"impl-From%3CGpioPin%3CMODE,+7%3E%3E-for-AnyPin%3CMODE%3E"],[2055,"impl-From%3CGpioPin%3CMODE,+9%3E%3E-for-AnyPin%3CMODE%3E"],[2056,"impl-From%3CGpioPin%3CMODE,+33%3E%3E-for-AnyPin%3CMODE%3E"],[2057,"impl-From%3CGpioPin%3CMODE,+5%3E%3E-for-AnyPin%3CMODE%3E"],[2058,"impl-From%3CGpioPin%3CMODE,+0%3E%3E-for-AnyPin%3CMODE%3E"],[2059,"impl-From%3CGpioPin%3CMODE,+15%3E%3E-for-AnyPin%3CMODE%3E"],[2060,"impl-From%3CGpioPin%3CMODE,+3%3E%3E-for-AnyPin%3CMODE%3E"],[2061,"impl-From%3CGpioPin%3CMODE,+12%3E%3E-for-AnyPin%3CMODE%3E"],[2062,"impl-From%3CAnyPin%3CMODE,+TYPE%3E%3E-for-AnyPin%3CMODE%3E"],[2063,"impl-From%3CGpioPin%3CMODE,+8%3E%3E-for-AnyPin%3CMODE%3E"],[2064,"impl-From%3CGpioPin%3CMODE,+22%3E%3E-for-AnyPin%3CMODE%3E"],[2065,"impl-From%3CGpioPin%3CMODE,+6%3E%3E-for-AnyPin%3CMODE%3E"],[2066,"impl-From%3CGpioPin%3CMODE,+1%3E%3E-for-AnyPin%3CMODE%3E"],[2067,"impl-From%3CGpioPin%3CMODE,+38%3E%3E-for-AnyPin%3CMODE%3E"],[2068,"impl-From%3CGpioPin%3CMODE,+17%3E%3E-for-AnyPin%3CMODE%3E"],[2069,"impl-From%3CGpioPin%3CMODE,+10%3E%3E-for-AnyPin%3CMODE%3E"],[2070,"impl-From%3CGpioPin%3CMODE,+23%3E%3E-for-AnyPin%3CMODE%3E"],[2071,"impl-From%3CGpioPin%3CMODE,+34%3E%3E-for-AnyPin%3CMODE%3E"],[2073,"impl-From%3CGpioPin%3CMODE,+13%3E%3E-for-AnyPin%3CMODE%3E"],[2074,"impl-From%3CGpioPin%3CMODE,+36%3E%3E-for-AnyPin%3CMODE%3E"],[2075,"impl-From%3CGpioPin%3CMODE,+18%3E%3E-for-AnyPin%3CMODE%3E"],[2076,"impl-From%3CGpioPin%3CMODE,+39%3E%3E-for-AnyPin%3CMODE%3E"],[2077,"impl-From%3CGpioPin%3CMODE,+37%3E%3E-for-AnyPin%3CMODE%3E"],[2078,"impl-From%3CGpioPin%3CMODE,+20%3E%3E-for-AnyPin%3CMODE%3E"],[2079,"impl-From%3CGpioPin%3CMODE,+14%3E%3E-for-AnyPin%3CMODE%3E"],[2080,"impl-From%3CGpioPin%3CMODE,+26%3E%3E-for-AnyPin%3CMODE%3E"],[2081,"impl-From%3CGpioPin%3CMODE,+2%3E%3E-for-AnyPin%3CMODE%3E"],[2082,"impl-From%3CGpioPin%3CMODE,+4%3E%3E-for-AnyPin%3CMODE%3E"],[2083,"impl-From%3CGpioPin%3CMODE,+35%3E%3E-for-AnyPin%3CMODE%3E"],[2198,"impl-AnyPin%3CMODE,+InputOnlyAnalogPinType%3E"],[2199,"impl-AnyPin%3CMODE,+InputOutputPinType%3E"],[2200,"impl-AnyPin%3CMODE,+InputOutputAnalogPinType%3E"],[2210,"impl-InputPin-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[2211,"impl-InputPin-for-GpioPin%3CInput%3CMODE%3E,+GPIONUM%3E"],[2222,"impl-InputPin-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[2223,"impl-InputPin-for-GpioPin%3CInput%3CMODE%3E,+GPIONUM%3E"],[2240,"impl-RTCPin-for-GpioPin%3CMODE,+39%3E"],[2241,"impl-RTCPin-for-GpioPin%3CMODE,+38%3E"],[2242,"impl-RTCPin-for-GpioPin%3CMODE,+27%3E"],[2243,"impl-RTCPin-for-GpioPin%3CMODE,+34%3E"],[2244,"impl-RTCPin-for-GpioPin%3CMODE,+12%3E"],[2245,"impl-RTCPin-for-GpioPin%3CMODE,+4%3E"],[2246,"impl-RTCPin-for-GpioPin%3CMODE,+32%3E"],[2247,"impl-RTCPin-for-GpioPin%3CMODE,+0%3E"],[2248,"impl-RTCPin-for-GpioPin%3CMODE,+35%3E"],[2249,"impl-RTCPin-for-GpioPin%3CMODE,+26%3E"],[2250,"impl-RTCPin-for-GpioPin%3CMODE,+33%3E"],[2251,"impl-RTCPin-for-GpioPin%3CMODE,+15%3E"],[2252,"impl-RTCPin-for-GpioPin%3CMODE,+2%3E"],[2253,"impl-RTCPin-for-GpioPin%3CMODE,+36%3E"],[2254,"impl-RTCPin-for-GpioPin%3CMODE,+25%3E"],[2255,"impl-RTCPin-for-GpioPin%3CMODE,+37%3E"],[2256,"impl-RTCPin-for-GpioPin%3CMODE,+14%3E"],[2257,"impl-RTCPin-for-GpioPin%3CMODE,+13%3E"],[2259,"impl-RTCPin-for-GpioPin%3CMODE,+25%3E"],[2260,"impl-RTCPin-for-GpioPin%3CMODE,+38%3E"],[2261,"impl-RTCPin-for-GpioPin%3CMODE,+12%3E"],[2262,"impl-RTCPin-for-GpioPin%3CMODE,+39%3E"],[2263,"impl-RTCPin-for-GpioPin%3CMODE,+15%3E"],[2264,"impl-RTCPin-for-GpioPin%3CMODE,+14%3E"],[2265,"impl-RTCPin-for-GpioPin%3CMODE,+36%3E"],[2266,"impl-RTCPin-for-GpioPin%3CMODE,+26%3E"],[2267,"impl-RTCPin-for-GpioPin%3CMODE,+13%3E"],[2268,"impl-RTCPin-for-GpioPin%3CMODE,+35%3E"],[2269,"impl-RTCPin-for-GpioPin%3CMODE,+33%3E"],[2270,"impl-RTCPin-for-GpioPin%3CMODE,+4%3E"],[2271,"impl-RTCPin-for-GpioPin%3CMODE,+37%3E"],[2272,"impl-RTCPin-for-GpioPin%3CMODE,+2%3E"],[2273,"impl-RTCPin-for-GpioPin%3CMODE,+32%3E"],[2274,"impl-RTCPin-for-GpioPin%3CMODE,+0%3E"],[2275,"impl-RTCPin-for-GpioPin%3CMODE,+34%3E"],[2276,"impl-RTCPin-for-GpioPin%3CMODE,+27%3E"],[2278,"impl-RTCPin-for-GpioPin%3CMODE,+33%3E"],[2279,"impl-RTCPin-for-GpioPin%3CMODE,+38%3E"],[2280,"impl-RTCPin-for-GpioPin%3CMODE,+14%3E"],[2281,"impl-RTCPin-for-GpioPin%3CMODE,+0%3E"],[2282,"impl-RTCPin-for-GpioPin%3CMODE,+27%3E"],[2283,"impl-RTCPin-for-GpioPin%3CMODE,+39%3E"],[2284,"impl-RTCPin-for-GpioPin%3CMODE,+4%3E"],[2285,"impl-RTCPin-for-GpioPin%3CMODE,+32%3E"],[2286,"impl-RTCPin-for-GpioPin%3CMODE,+34%3E"],[2287,"impl-RTCPin-for-GpioPin%3CMODE,+2%3E"],[2288,"impl-RTCPin-for-GpioPin%3CMODE,+26%3E"],[2289,"impl-RTCPin-for-GpioPin%3CMODE,+12%3E"],[2290,"impl-RTCPin-for-GpioPin%3CMODE,+35%3E"],[2291,"impl-RTCPin-for-GpioPin%3CMODE,+13%3E"],[2292,"impl-RTCPin-for-GpioPin%3CMODE,+15%3E"],[2293,"impl-RTCPin-for-GpioPin%3CMODE,+37%3E"],[2294,"impl-RTCPin-for-GpioPin%3CMODE,+25%3E"],[2295,"impl-RTCPin-for-GpioPin%3CMODE,+36%3E"],[2297,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+0%3E"],[2298,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+32%3E"],[2299,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+27%3E"],[2300,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+14%3E"],[2301,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+33%3E"],[2302,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+26%3E"],[2303,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+15%3E"],[2304,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+4%3E"],[2305,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+12%3E"],[2306,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+13%3E"],[2307,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+2%3E"],[2308,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+25%3E"],[2310,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+0%3E"],[2311,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+13%3E"],[2312,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+2%3E"],[2313,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+12%3E"],[2314,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+4%3E"],[2315,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+15%3E"],[2316,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+33%3E"],[2317,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+25%3E"],[2318,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+14%3E"],[2319,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+32%3E"],[2320,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+27%3E"],[2321,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+26%3E"],[2468,"impl-TryInto%3CGpioPin%3CMODE,+33%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2469,"impl-TryInto%3CGpioPin%3CMODE,+4%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2471,"impl-TryInto%3CGpioPin%3CMODE,+9%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2472,"impl-TryInto%3CGpioPin%3CMODE,+0%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2473,"impl-TryInto%3CGpioPin%3CMODE,+36%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2474,"impl-TryInto%3CGpioPin%3CMODE,+13%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2475,"impl-TryInto%3CGpioPin%3CMODE,+20%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2476,"impl-TryInto%3CGpioPin%3CMODE,+2%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2477,"impl-TryInto%3CGpioPin%3CMODE,+34%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2478,"impl-TryInto%3CGpioPin%3CMODE,+14%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2479,"impl-TryInto%3CGpioPin%3CMODE,+6%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2480,"impl-TryInto%3CGpioPin%3CMODE,+16%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2481,"impl-TryInto%3CGpioPin%3CMODE,+1%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2482,"impl-TryInto%3CGpioPin%3CMODE,+26%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2483,"impl-TryInto%3CGpioPin%3CMODE,+15%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2484,"impl-TryInto%3CGpioPin%3CMODE,+12%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2485,"impl-TryInto%3CGpioPin%3CMODE,+38%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2486,"impl-TryInto%3CGpioPin%3CMODE,+37%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2487,"impl-TryInto%3CGpioPin%3CMODE,+17%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2488,"impl-TryInto%3CGpioPin%3CMODE,+39%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2489,"impl-TryInto%3CGpioPin%3CMODE,+27%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2490,"impl-TryInto%3CGpioPin%3CMODE,+8%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2491,"impl-TryInto%3CGpioPin%3CMODE,+23%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2492,"impl-TryInto%3CGpioPin%3CMODE,+19%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2493,"impl-TryInto%3CGpioPin%3CMODE,+3%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2494,"impl-TryInto%3CGpioPin%3CMODE,+25%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2495,"impl-TryInto%3CGpioPin%3CMODE,+7%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2496,"impl-TryInto%3CGpioPin%3CMODE,+10%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2497,"impl-TryInto%3CGpioPin%3CMODE,+21%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2498,"impl-TryInto%3CGpioPin%3CMODE,+35%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2499,"impl-TryInto%3CGpioPin%3CMODE,+18%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2500,"impl-TryInto%3CGpioPin%3CMODE,+5%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2501,"impl-TryInto%3CGpioPin%3CMODE,+24%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2502,"impl-TryInto%3CGpioPin%3CMODE,+11%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2503,"impl-TryInto%3CGpioPin%3CMODE,+32%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2504,"impl-TryInto%3CGpioPin%3CMODE,+22%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2902,"impl-ChannelHW%3CO%3E-for-Channel%3C\'a,+LowSpeed,+O%3E"],[2903,"impl-ChannelHW%3CO%3E-for-Channel%3C\'a,+HighSpeed,+O%3E"],[2905,"impl-ChannelHW%3CO%3E-for-Channel%3C\'a,+LowSpeed,+O%3E"],[2906,"impl-ChannelHW%3CO%3E-for-Channel%3C\'a,+HighSpeed,+O%3E"],[2924,"impl-ChannelHW%3CO%3E-for-Channel%3C\'a,+LowSpeed,+O%3E"],[2925,"impl-ChannelHW%3CO%3E-for-Channel%3C\'a,+HighSpeed,+O%3E"],[2930,"impl-ChannelHW%3CO%3E-for-Channel%3C\'a,+HighSpeed,+O%3E"],[2931,"impl-ChannelHW%3CO%3E-for-Channel%3C\'a,+LowSpeed,+O%3E"],[2935,"impl-ChannelHW%3CO%3E-for-Channel%3C\'a,+HighSpeed,+O%3E"],[2936,"impl-ChannelHW%3CO%3E-for-Channel%3C\'a,+LowSpeed,+O%3E"],[3008,"impl-TimerHW%3CHighSpeed%3E-for-Timer%3C\'a,+HighSpeed%3E"],[3009,"impl-TimerHW%3CLowSpeed%3E-for-Timer%3C\'a,+LowSpeed%3E"],[3028,"impl-TimerHW%3CHighSpeed%3E-for-Timer%3C\'a,+HighSpeed%3E"],[3029,"impl-TimerHW%3CLowSpeed%3E-for-Timer%3C\'a,+LowSpeed%3E"],[3058,"impl-TimerHW%3CLowSpeed%3E-for-Timer%3C\'a,+LowSpeed%3E"],[3059,"impl-TimerHW%3CHighSpeed%3E-for-Timer%3C\'a,+HighSpeed%3E"],[4812,"impl-Display-for-Digest"],[4813,"impl-UpperHex-for-Digest"],[4814,"impl-LowerHex-for-Digest"],[4815,"impl-Debug-for-Digest"],[4977,"impl-_embedded_hal_watchdog_WatchdogDisable-for-Rwdt"],[4978,"impl-Rwdt"],[4982,"impl-_embedded_hal_watchdog_Watchdog-for-Rwdt"],[4983,"impl-Rwdt"],[5378,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5379,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5403,"impl-_embedded_hal_spi_FullDuplex%3Cu8%3E-for-Spi%3C\'_,+T,+M%3E"],[5404,"impl-HalfDuplexReadWrite-for-Spi%3C\'_,+T,+M%3E"],[5439,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5440,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5441,"impl-WithDmaSpi3%3C\'d,+C,+M%3E-for-Spi%3C\'d,+SPI3,+M%3E"],[5442,"impl-WithDmaSpi2%3C\'d,+C,+M%3E-for-Spi%3C\'d,+SPI2,+M%3E"],[5443,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5444,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5445,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5446,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5447,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5448,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5449,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5450,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5454,"impl-_embedded_hal_blocking_spi_Write%3Cu8%3E-for-Spi%3C\'_,+T,+M%3E"],[5455,"impl-HalfDuplexReadWrite-for-Spi%3C\'_,+T,+M%3E"],[5501,"impl-SpiDma%3C\'d,+T,+C,+M%3E"],[5502,"impl-_embedded_hal_blocking_spi_Write%3Cu8%3E-for-SpiDma%3C\'d,+T,+C,+M%3E"],[5655,"impl-_embedded_hal_watchdog_WatchdogDisable-for-Wdt%3CTG%3E"],[5656,"impl-Wdt%3CTG%3E"]]}],\
["fugit",{"doc":"<code>fugit</code> provides a comprehensive library of <code>Duration</code> and …","t":"FKKKKIIIIIIMMNNNNFIIIMMNNNNIIIIIIIIIIIIIIIFKKIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMMNNMMNNNNNNNNNNNMMNNNNMMNNNNMMNNMMNNNNMMNNMMNNMMNNNNNNNNNNMMNNNNMMNNNNNNNNNNNNNNMMNNMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN","n":["Duration","ExtU32","ExtU32Ceil","ExtU64","ExtU64Ceil","Hertz","HertzU32","HertzU64","HoursDuration","HoursDurationU32","HoursDurationU64","Hz","Hz","Hz","Hz","Hz","Hz","Instant","Kilohertz","KilohertzU32","KilohertzU64","MHz","MHz","MHz","MHz","MHz","MHz","Megahertz","MegahertzU32","MegahertzU64","MicrosDuration","MicrosDurationU32","MicrosDurationU64","MillisDuration","MillisDurationU32","MillisDurationU64","MinutesDuration","MinutesDurationU32","MinutesDurationU64","NanosDuration","NanosDurationU32","NanosDurationU64","Rate","RateExtU32","RateExtU64","SecsDuration","SecsDurationU32","SecsDurationU64","TimerDuration","TimerDurationU32","TimerDurationU64","TimerInstant","TimerInstantU32","TimerInstantU64","TimerRate","TimerRateU32","TimerRateU64","add","add","add","add","add","add","add","add","add","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","checked_add","checked_add","checked_add","checked_add","checked_add_duration","checked_add_duration","checked_duration_since","checked_duration_since","checked_sub","checked_sub","checked_sub","checked_sub","checked_sub_duration","checked_sub_duration","clone","clone","clone","cmp","cmp","cmp","cmp","cmp","cmp","const_cmp","const_cmp","const_eq","const_eq","const_eq","const_eq","const_partial_cmp","const_partial_cmp","const_partial_cmp","const_partial_cmp","const_try_from","const_try_from","const_try_from","const_try_from","const_try_into","const_try_into","const_try_into","const_try_into","convert","convert","convert","convert","div","div","div","div","div","div","div","div","div_assign","div_assign","div_assign","div_assign","duration_since_epoch","duration_since_epoch","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from_duration","from_duration","from_rate","from_rate","from_raw","from_raw","from_ticks","from_ticks","from_ticks","from_ticks","hours","hours","hours","hours","hours_at_least","hours_at_least","hours_at_least","hours_at_least","into","into","into","into_duration","into_duration","into_rate","into_rate","is_zero","is_zero","kHz","kHz","kHz","kHz","kHz","kHz","micros","micros","micros","micros","micros","micros","micros_at_least","micros_at_least","micros_at_least","micros_at_least","millis","millis","millis","millis","millis","millis","millis_at_least","millis_at_least","millis_at_least","millis_at_least","minutes","minutes","minutes","minutes","minutes_at_least","minutes_at_least","minutes_at_least","minutes_at_least","mul","mul","mul","mul","mul_assign","mul_assign","mul_assign","mul_assign","nanos","nanos","nanos","nanos","nanos","nanos","nanos_at_least","nanos_at_least","nanos_at_least","nanos_at_least","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","raw","raw","secs","secs","secs","secs","secs_at_least","secs_at_least","secs_at_least","secs_at_least","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","ticks","ticks","ticks","ticks","to_Hz","to_Hz","to_MHz","to_MHz","to_hours","to_hours","to_kHz","to_kHz","to_micros","to_micros","to_millis","to_millis","to_minutes","to_minutes","to_nanos","to_nanos","to_secs","to_secs","try_from","try_from","try_from","try_from","try_from","try_from_duration","try_from_duration","try_from_rate","try_from_rate","try_into","try_into","try_into","try_into_duration","try_into_duration","try_into_rate","try_into_rate","type_id","type_id","type_id"],"q":[[0,"fugit"],[322,"core::option"],[323,"core::clone"],[324,"core::cmp"],[325,"core::fmt"],[326,"core::fmt"],[327,"core::any"]],"d":["Represents a duration of time.","Extension trait for simple short-hands for u32 Durations","Extension trait for simple short-hands for u32 Durations …","Extension trait for simple short-hands for u64 Durations","Extension trait for simple short-hands for u64 Durations …","Alias for hertz rate","Alias for hertz rate (<code>u32</code> backing storage)","Alias for hertz rate (<code>u64</code> backing storage)","Alias for hours duration","Alias for hours duration (<code>u32</code> backing storage)","Alias for hours duration (<code>u64</code> backing storage)","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a duration which represents hertz.","Shorthand for creating a duration which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Represents an instant in time.","Alias for kilohertz rate","Alias for kilohertz rate (<code>u32</code> backing storage)","Alias for kilohertz rate (<code>u64</code> backing storage)","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","Alias for megahertz rate","Alias for megahertz rate (<code>u32</code> backing storage)","Alias for megahertz rate (<code>u64</code> backing storage)","Alias for microsecond duration","Alias for microsecond duration (<code>u32</code> backing storage)","Alias for microsecond duration (<code>u64</code> backing storage)","Alias for millisecond duration","Alias for millisecond duration (<code>u32</code> backing storage)","Alias for millisecond duration (<code>u64</code> backing storage)","Alias for minutes duration","Alias for minutes duration (<code>u32</code> backing storage)","Alias for minutes duration (<code>u64</code> backing storage)","Alias for nanosecond duration","Alias for nanosecond duration (<code>u32</code> backing storage)","Alias for nanosecond duration (<code>u64</code> backing storage)","Represents a frequency.","Extension trait for simple short-hands for u32 Rate","Extension trait for simple short-hands for u64 Rate","Alias for second duration","Alias for second duration (<code>u32</code> backing storage)","Alias for second duration (<code>u64</code> backing storage)","Alias for durations that come from timers with a specific …","Alias for durations that come from timers with a specific …","Alias for durations that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for rate that come from timers with a specific …","Alias for rate that come from timers with a specific …","Alias for rate that come from timers with a specific …","","","","","","","","","","","","","","","","","","","","","","","","","Add two durations while checking for overflow.","Add two durations while checking for overflow.","Add two rates while checking for overflow.","Add two rates while checking for overflow.","Add a <code>Duration</code> to an <code>Instant</code> while checking for overflow.","Add a <code>Duration</code> to an <code>Instant</code> while checking for overflow.","Duration between <code>Instant</code>s.","Duration between <code>Instant</code>s.","Subtract two durations while checking for overflow.","Subtract two durations while checking for overflow.","Subtract two rates while checking for overflow.","Subtract two rates while checking for overflow.","Subtract a <code>Duration</code> from an <code>Instant</code> while checking for …","Subtract a <code>Duration</code> from an <code>Instant</code> while checking for …","","","","","","This implementation deviates from the definition of …","This implementation deviates from the definition of …","","","Const comparison of <code>Instant</code>s.","Const comparison of <code>Instant</code>s.","Const equality check.","Const equality check.","Const equality check.","Const equality check.","Const partial comparison.","Const partial comparison.","Const partial comparison.","Const partial comparison.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Convert between bases for a duration.","Convert between bases for a duration.","Convert between bases for a rate.","Convert between bases for a rate.","","","","","","","","","","","","","Duration between since the start of the <code>Instant</code>. This …","Duration between since the start of the <code>Instant</code>. This …","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","Convert from duration to rate.","Convert from duration to rate.","Convert from rate to duration.","Convert from rate to duration.","Create a <code>Rate</code> from a raw value.","Create a <code>Rate</code> from a raw value.","Create a <code>Duration</code> from a ticks value.","Create a <code>Duration</code> from a ticks value.","Create an <code>Instant</code> from a ticks value.","Create an <code>Instant</code> from a ticks value.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours …","Shorthand for creating a duration which represents hours …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Convert from rate to duration.","Convert from rate to duration.","Convert from duration to rate.","Convert from duration to rate.","Returns true if this <code>Duration</code> spans no time","Returns true if this <code>Duration</code> spans no time","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes …","Shorthand for creating a duration which represents minutes …","","","","","","","","","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents nanoseconds.","Shorthand for creating a rate which represents nanoseconds.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","","","","","This implementation deviates from the definition of …","This implementation deviates from the definition of …","","","","","Extract the raw value from a <code>Rate</code>.","Extract the raw value from a <code>Rate</code>.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds …","Shorthand for creating a duration which represents seconds …","","","","","","","","","","","","","","","","","","","Extract the ticks from a <code>Duration</code>.","Extract the ticks from a <code>Duration</code>.","Extract the ticks from an <code>Instant</code>.","Extract the ticks from an <code>Instant</code>.","Convert the Rate to an interger number of Hz.","Convert the Rate to an interger number of Hz.","Convert the Rate to an interger number of MHz.","Convert the Rate to an interger number of MHz.","Convert the Duration to an integer number of hours.","Convert the Duration to an integer number of hours.","Convert the Rate to an interger number of kHz.","Convert the Rate to an interger number of kHz.","Convert the Duration to an integer number of microseconds.","Convert the Duration to an integer number of microseconds.","Convert the Duration to an integer number of milliseconds.","Convert the Duration to an integer number of milliseconds.","Convert the Duration to an integer number of minutes.","Convert the Duration to an integer number of minutes.","Convert the Duration to an integer number of nanoseconds.","Convert the Duration to an integer number of nanoseconds.","Convert the Duration to an integer number of seconds.","Convert the Duration to an integer number of seconds.","","","","","","Const try from duration, checking for divide-by-zero.","Const try from duration, checking for divide-by-zero.","Const try from rate, checking for divide-by-zero.","Const try from rate, checking for divide-by-zero.","","","","Const try into duration, checking for divide-by-zero.","Const try into duration, checking for divide-by-zero.","Const try into rate, checking for divide-by-zero.","Const try into rate, checking for divide-by-zero.","","",""],"i":[0,0,0,0,0,0,0,0,0,0,0,1,4,6,6,3,3,0,0,0,0,1,4,6,6,3,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,6,7,7,7,3,3,3,6,6,6,7,7,7,3,3,3,6,7,3,6,7,3,6,6,3,3,7,7,7,7,6,6,3,3,7,7,6,7,3,6,6,7,7,3,3,7,7,6,6,3,3,6,6,3,3,6,6,3,3,6,6,3,3,6,6,3,3,6,6,6,6,3,3,3,3,6,6,3,3,7,7,6,6,6,6,7,7,3,3,3,3,6,6,6,7,7,7,3,3,3,6,6,7,3,3,3,3,6,6,3,3,6,6,7,7,16,17,6,6,18,19,6,6,6,7,3,3,3,6,6,6,6,1,4,6,6,3,3,16,17,6,6,3,3,18,19,6,6,16,17,6,6,3,3,18,19,6,6,16,17,6,6,18,19,6,6,6,6,3,3,6,6,3,3,16,17,6,6,3,3,18,19,6,6,6,6,6,6,7,7,3,3,3,3,3,3,16,17,6,6,18,19,6,6,6,6,6,7,7,7,7,7,3,3,3,6,6,6,7,7,7,3,6,6,7,7,3,3,3,3,6,6,3,3,6,6,6,6,6,6,6,6,6,6,6,6,7,3,3,3,3,6,6,6,7,3,3,3,6,6,6,7,3],"f":[0,0,0,0,0,0,0,0,0,0,0,[1,[[3,[2]]]],[4,[[3,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[5,[[3,[5]]]],[2,[[3,[2]]]],0,0,0,0,[1,[[3,[2]]]],[4,[[3,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[5,[[3,[5]]]],[2,[[3,[2]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[6,[5]],[6,[5]]],-1,[]],[[[6,[2]],[6,[2]]],-1,[]],[[[6,[5]],[6,[2]]],-1,[]],[[[7,[2]],[6,[2]]],-1,[]],[[[7,[5]],[6,[2]]],-1,[]],[[[7,[5]],[6,[5]]],-1,[]],[[[3,[5]],[3,[2]]],-1,[]],[[[3,[2]],[3,[2]]],-1,[]],[[[3,[5]],[3,[5]]],-1,[]],[[[6,[5]],[6,[2]]],8],[[[6,[2]],[6,[2]]],8],[[[6,[5]],[6,[5]]],8],[[[7,[5]],[6,[5]]],8],[[[7,[5]],[6,[2]]],8],[[[7,[2]],[6,[2]]],8],[[[3,[2]],[3,[2]]],8],[[[3,[5]],[3,[5]]],8],[[[3,[5]],[3,[2]]],8],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[6,[2]],[6,[2]]],[[9,[[6,[2]]]]]],[[[6,[5]],[6,[5]]],[[9,[[6,[5]]]]]],[[[3,[5]],[3,[5]]],[[9,[[3,[5]]]]]],[[[3,[2]],[3,[2]]],[[9,[[3,[2]]]]]],[[[7,[2]],[6,[2]]],[[9,[[7,[2]]]]]],[[[7,[5]],[6,[5]]],[[9,[[7,[5]]]]]],[[[7,[5]],[7,[5]]],[[9,[[6,[5]]]]]],[[[7,[2]],[7,[2]]],[[9,[[6,[2]]]]]],[[[6,[2]],[6,[2]]],[[9,[[6,[2]]]]]],[[[6,[5]],[6,[5]]],[[9,[[6,[5]]]]]],[[[3,[2]],[3,[2]]],[[9,[[3,[2]]]]]],[[[3,[5]],[3,[5]]],[[9,[[3,[5]]]]]],[[[7,[2]],[6,[2]]],[[9,[[7,[2]]]]]],[[[7,[5]],[6,[5]]],[[9,[[7,[5]]]]]],[[[6,[-1]]],[[6,[-1]]],10],[[[7,[-1]]],[[7,[-1]]],10],[[[3,[-1]]],[[3,[-1]]],10],[[[6,[2]],[6,[2]]],11],[[[6,[5]],[6,[5]]],11],[[[7,[5]],[7,[5]]],11],[[[7,[2]],[7,[2]]],11],[[[3,[5]],[3,[5]]],11],[[[3,[2]],[3,[2]]],11],[[[7,[2]],[7,[2]]],11],[[[7,[5]],[7,[5]]],11],[[[6,[2]],[6,[2]]],12],[[[6,[5]],[6,[5]]],12],[[[3,[2]],[3,[2]]],12],[[[3,[5]],[3,[5]]],12],[[[6,[2]],[6,[2]]],[[9,[11]]]],[[[6,[5]],[6,[5]]],[[9,[11]]]],[[[3,[2]],[3,[2]]],[[9,[11]]]],[[[3,[5]],[3,[5]]],[[9,[11]]]],[[[6,[2]]],[[9,[[6,[2]]]]]],[[[6,[5]]],[[9,[[6,[5]]]]]],[[[3,[5]]],[[9,[[3,[5]]]]]],[[[3,[2]]],[[9,[[3,[2]]]]]],[[[6,[5]]],[[9,[[6,[5]]]]]],[[[6,[2]]],[[9,[[6,[2]]]]]],[[[3,[5]]],[[9,[[3,[5]]]]]],[[[3,[2]]],[[9,[[3,[2]]]]]],[[[6,[5]]],[[6,[5]]]],[[[6,[2]]],[[6,[2]]]],[[[3,[2]]],[[3,[2]]]],[[[3,[5]]],[[3,[5]]]],[[[6,[5]],2],-1,[]],[[[6,[2]],2],-1,[]],[[[6,[2]],[6,[2]]],-1,[]],[[[6,[5]],[6,[5]]],-1,[]],[[[3,[2]],2],-1,[]],[[[3,[5]],[3,[5]]],-1,[]],[[[3,[2]],[3,[2]]],-1,[]],[[[3,[5]],2],-1,[]],[[[6,[2]],2],8],[[[6,[5]],2],8],[[[3,[2]],2],8],[[[3,[5]],2],8],[[[7,[5]]],[[6,[5]]]],[[[7,[2]]],[[6,[2]]]],[[[6,[5]],[6,[2]]],12],[[[6,[2]],[6,[5]]],12],[[[6,[5]],[6,[5]]],12],[[[6,[2]],[6,[2]]],12],[[[7,[5]],[7,[5]]],12],[[[7,[2]],[7,[2]]],12],[[[3,[2]],[3,[5]]],12],[[[3,[2]],[3,[2]]],12],[[[3,[5]],[3,[2]]],12],[[[3,[5]],[3,[5]]],12],[[[6,[5]],13],14],[[[6,[-1]],13],14,15],[[[6,[2]],13],14],[[[7,[-1]],13],14,15],[[[7,[2]],13],14],[[[7,[5]],13],14],[[[3,[-1]],13],14,15],[[[3,[5]],13],14],[[[3,[2]],13],14],[-1,-1,[]],[[[6,[2]]],[[6,[5]]]],[-1,-1,[]],[[[3,[2]]],[[3,[5]]]],[-1,-1,[]],[[[6,[5]]],[[3,[5]]]],[[[6,[2]]],[[3,[2]]]],[[[3,[2]]],[[6,[2]]]],[[[3,[5]]],[[6,[5]]]],[2,[[3,[2]]]],[5,[[3,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[2,[[7,[2]]]],[5,[[7,[5]]]],[16,[[6,[2]]]],[17,[[6,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[3,[5]]],[[6,[5]]]],[[[3,[2]]],[[6,[2]]]],[[[6,[5]]],[[3,[5]]]],[[[6,[2]]],[[3,[2]]]],[[[6,[5]]],12],[[[6,[2]]],12],[1,[[3,[2]]]],[4,[[3,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[2,[[3,[2]]]],[5,[[3,[5]]]],[16,[[6,[2]]]],[17,[[6,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[5,[[3,[5]]]],[2,[[3,[2]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[16,[[6,[2]]]],[17,[[6,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[5,[[3,[5]]]],[2,[[3,[2]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[16,[[6,[2]]]],[17,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[5,[[6,[5]]]],[2,[[6,[2]]]],[[[6,[5]],2],-1,[]],[[[6,[2]],2],-1,[]],[[[3,[5]],2],-1,[]],[[[3,[2]],2],-1,[]],[[[6,[2]],2],8],[[[6,[5]],2],8],[[[3,[2]],2],8],[[[3,[5]],2],8],[16,[[6,[2]]]],[17,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[5,[[3,[5]]]],[2,[[3,[2]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[[[6,[2]],[6,[2]]],[[9,[11]]]],[[[6,[5]],[6,[2]]],[[9,[11]]]],[[[6,[2]],[6,[5]]],[[9,[11]]]],[[[6,[5]],[6,[5]]],[[9,[11]]]],[[[7,[5]],[7,[5]]],[[9,[11]]]],[[[7,[2]],[7,[2]]],[[9,[11]]]],[[[3,[2]],[3,[2]]],[[9,[11]]]],[[[3,[5]],[3,[5]]],[[9,[11]]]],[[[3,[2]],[3,[5]]],[[9,[11]]]],[[[3,[5]],[3,[2]]],[[9,[11]]]],[[[3,[5]]],5],[[[3,[2]]],2],[16,[[6,[2]]]],[17,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[18,[[6,[2]]]],[19,[[6,[5]]]],[2,[[6,[2]]]],[5,[[6,[5]]]],[[[6,[2]],[6,[2]]],-1,[]],[[[6,[5]],[6,[5]]],-1,[]],[[[6,[5]],[6,[2]]],-1,[]],[[[7,[5]],[6,[5]]],-1,[]],[[[7,[5]],[7,[5]]],-1,[]],[[[7,[5]],[6,[2]]],-1,[]],[[[7,[2]],[7,[2]]],-1,[]],[[[7,[2]],[6,[2]]],-1,[]],[[[3,[2]],[3,[2]]],-1,[]],[[[3,[5]],[3,[5]]],-1,[]],[[[3,[5]],[3,[2]]],-1,[]],[[[6,[5]],[6,[2]]],8],[[[6,[5]],[6,[5]]],8],[[[6,[2]],[6,[2]]],8],[[[7,[2]],[6,[2]]],8],[[[7,[5]],[6,[2]]],8],[[[7,[5]],[6,[5]]],8],[[[3,[5]],[3,[2]]],8],[[[6,[5]]],5],[[[6,[2]]],2],[[[7,[2]]],2],[[[7,[5]]],5],[[[3,[2]]],2],[[[3,[5]]],5],[[[3,[5]]],5],[[[3,[2]]],2],[[[6,[5]]],5],[[[6,[2]]],2],[[[3,[2]]],2],[[[3,[5]]],5],[[[6,[2]]],2],[[[6,[5]]],5],[[[6,[5]]],5],[[[6,[2]]],2],[[[6,[2]]],2],[[[6,[5]]],5],[[[6,[2]]],2],[[[6,[5]]],5],[[[6,[2]]],2],[[[6,[5]]],5],[[[6,[5]]],[[20,[[6,[2]],8]]]],[-1,[[20,[-2]]],[],[]],[-1,[[20,[-2]]],[],[]],[-1,[[20,[-2]]],[],[]],[[[3,[5]]],[[20,[[3,[2]],8]]]],[[[6,[5]]],[[9,[[3,[5]]]]]],[[[6,[2]]],[[9,[[3,[2]]]]]],[[[3,[2]]],[[9,[[6,[2]]]]]],[[[3,[5]]],[[9,[[6,[5]]]]]],[-1,[[20,[-2]]],[],[]],[-1,[[20,[-2]]],[],[]],[-1,[[20,[-2]]],[],[]],[[[3,[5]]],[[9,[[6,[5]]]]]],[[[3,[2]]],[[9,[[6,[2]]]]]],[[[6,[5]]],[[9,[[3,[5]]]]]],[[[6,[2]]],[[9,[[3,[2]]]]]],[-1,21,[]],[-1,21,[]],[-1,21,[]]],"c":[],"p":[[10,"RateExtU32",0],[1,"u32"],[5,"Rate",0],[10,"RateExtU64",0],[1,"u64"],[5,"Duration",0],[5,"Instant",0],[1,"tuple"],[6,"Option",322],[10,"Clone",323],[6,"Ordering",324],[1,"bool"],[5,"Formatter",325],[8,"Result",325],[10,"Debug",325],[10,"ExtU32",0],[10,"ExtU64",0],[10,"ExtU32Ceil",0],[10,"ExtU64Ceil",0],[6,"Result",326],[5,"TypeId",327]],"b":[[13,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[14,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[15,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[16,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[23,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[24,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[25,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[26,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[57,"impl-Add-for-Duration%3Cu64,+NOM,+DENOM%3E"],[58,"impl-Add-for-Duration%3Cu32,+NOM,+DENOM%3E"],[59,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[60,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[61,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[62,"impl-Add%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[63,"impl-Add%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[64,"impl-Add-for-Rate%3Cu32,+NOM,+DENOM%3E"],[65,"impl-Add-for-Rate%3Cu64,+NOM,+DENOM%3E"],[66,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[67,"impl-AddAssign-for-Duration%3Cu32,+NOM,+DENOM%3E"],[68,"impl-AddAssign-for-Duration%3Cu64,+NOM,+DENOM%3E"],[69,"impl-AddAssign%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[70,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[71,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[72,"impl-AddAssign-for-Rate%3Cu32,+NOM,+DENOM%3E"],[73,"impl-AddAssign-for-Rate%3Cu64,+NOM,+DENOM%3E"],[74,"impl-AddAssign%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[81,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[82,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[83,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[84,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[85,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[86,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[87,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[88,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[89,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[90,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[91,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[92,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[93,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[94,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[98,"impl-Ord-for-Duration%3Cu32,+NOM,+DENOM%3E"],[99,"impl-Ord-for-Duration%3Cu64,+NOM,+DENOM%3E"],[100,"impl-Ord-for-Instant%3Cu64,+NOM,+DENOM%3E"],[101,"impl-Ord-for-Instant%3Cu32,+NOM,+DENOM%3E"],[102,"impl-Ord-for-Rate%3Cu64,+NOM,+DENOM%3E"],[103,"impl-Ord-for-Rate%3Cu32,+NOM,+DENOM%3E"],[104,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[105,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[106,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[107,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[108,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[109,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[110,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[111,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[112,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[113,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[114,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[115,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[116,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[117,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[118,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[119,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[120,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[121,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[122,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[123,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[124,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[125,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[126,"impl-Div%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[127,"impl-Div%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[128,"impl-Div%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[129,"impl-Div%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[130,"impl-Div%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[131,"impl-Div%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[132,"impl-Div%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[133,"impl-Div%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[134,"impl-DivAssign%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[135,"impl-DivAssign%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[136,"impl-DivAssign%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[137,"impl-DivAssign%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[138,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[139,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[140,"impl-PartialEq%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[141,"impl-PartialEq%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[142,"impl-PartialEq%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[143,"impl-PartialEq%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[144,"impl-PartialEq-for-Instant%3Cu64,+NOM,+DENOM%3E"],[145,"impl-PartialEq-for-Instant%3Cu32,+NOM,+DENOM%3E"],[146,"impl-PartialEq%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[147,"impl-PartialEq%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[148,"impl-PartialEq%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[149,"impl-PartialEq%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[150,"impl-Display-for-Duration%3Cu64,+NOM,+DENOM%3E"],[151,"impl-Debug-for-Duration%3CT,+NOM,+DENOM%3E"],[152,"impl-Display-for-Duration%3Cu32,+NOM,+DENOM%3E"],[153,"impl-Debug-for-Instant%3CT,+NOM,+DENOM%3E"],[154,"impl-Display-for-Instant%3Cu32,+NOM,+DENOM%3E"],[155,"impl-Display-for-Instant%3Cu64,+NOM,+DENOM%3E"],[156,"impl-Debug-for-Rate%3CT,+NOM,+DENOM%3E"],[157,"impl-Display-for-Rate%3Cu64,+NOM,+DENOM%3E"],[158,"impl-Display-for-Rate%3Cu32,+NOM,+DENOM%3E"],[164,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[165,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[166,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[167,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[168,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[169,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[170,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[171,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[172,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[173,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[176,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[177,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[180,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[181,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[185,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[186,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[187,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[188,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[189,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[190,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[193,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[194,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[195,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[196,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[199,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[200,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[201,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[202,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[205,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[206,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[209,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[210,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[211,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[212,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[215,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[216,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[219,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[220,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[223,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[224,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[225,"impl-Mul%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[226,"impl-Mul%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[227,"impl-Mul%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[228,"impl-Mul%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[229,"impl-MulAssign%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[230,"impl-MulAssign%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[231,"impl-MulAssign%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[232,"impl-MulAssign%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[235,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[236,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[237,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[238,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[241,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[242,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[243,"impl-PartialOrd%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[244,"impl-PartialOrd%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[245,"impl-PartialOrd%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[246,"impl-PartialOrd%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[247,"impl-PartialOrd-for-Instant%3Cu64,+NOM,+DENOM%3E"],[248,"impl-PartialOrd-for-Instant%3Cu32,+NOM,+DENOM%3E"],[249,"impl-PartialOrd%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[250,"impl-PartialOrd%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[251,"impl-PartialOrd%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[252,"impl-PartialOrd%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[253,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[254,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[257,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[258,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[261,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[262,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[263,"impl-Sub-for-Duration%3Cu32,+NOM,+DENOM%3E"],[264,"impl-Sub-for-Duration%3Cu64,+NOM,+DENOM%3E"],[265,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[266,"impl-Sub%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[267,"impl-Sub-for-Instant%3Cu64,+NOM,+DENOM%3E"],[268,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[269,"impl-Sub-for-Instant%3Cu32,+NOM,+DENOM%3E"],[270,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[271,"impl-Sub-for-Rate%3Cu32,+NOM,+DENOM%3E"],[272,"impl-Sub-for-Rate%3Cu64,+NOM,+DENOM%3E"],[273,"impl-Sub%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[274,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[275,"impl-SubAssign-for-Duration%3Cu64,+NOM,+DENOM%3E"],[276,"impl-SubAssign-for-Duration%3Cu32,+NOM,+DENOM%3E"],[277,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[278,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[279,"impl-SubAssign%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[281,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[282,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[283,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[284,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[285,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[286,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[287,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[288,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[289,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[290,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[291,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[292,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[293,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[294,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[295,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[296,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[297,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[298,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[299,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[300,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[301,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[302,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[308,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[309,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[310,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[311,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[315,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[316,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[317,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[318,"impl-Duration%3Cu32,+NOM,+DENOM%3E"]]}],\
["gcd",{"doc":"","t":"KHHHHHHHHHHHHHHHHHHHHHHHHMMM","n":["Gcd","binary_nonzero_u128","binary_nonzero_u16","binary_nonzero_u32","binary_nonzero_u64","binary_nonzero_u8","binary_nonzero_usize","binary_u128","binary_u16","binary_u32","binary_u64","binary_u8","binary_usize","euclid_nonzero_u128","euclid_nonzero_u16","euclid_nonzero_u32","euclid_nonzero_u64","euclid_nonzero_u8","euclid_nonzero_usize","euclid_u128","euclid_u16","euclid_u32","euclid_u64","euclid_u8","euclid_usize","gcd","gcd_binary","gcd_euclid"],"q":[[0,"gcd"],[28,"core::num::nonzero"],[29,"core::num::nonzero"]],"d":["","Const binary GCD implementation for <code>NonZeroU128</code>.","Const binary GCD implementation for <code>NonZeroU16</code>.","Const binary GCD implementation for <code>NonZeroU32</code>.","Const binary GCD implementation for <code>NonZeroU64</code>.","Const binary GCD implementation for <code>NonZeroU8</code>.","Const binary GCD implementation for <code>NonZeroUsize</code>.","Const binary GCD implementation for <code>u128</code>.","Const binary GCD implementation for <code>u16</code>.","Const binary GCD implementation for <code>u32</code>.","Const binary GCD implementation for <code>u64</code>.","Const binary GCD implementation for <code>u8</code>.","Const binary GCD implementation for <code>usize</code>.","Const euclid GCD implementation for <code>NonZeroU128</code>.","Const euclid GCD implementation for <code>NonZeroU16</code>.","Const euclid GCD implementation for <code>NonZeroU32</code>.","Const euclid GCD implementation for <code>NonZeroU64</code>.","Const euclid GCD implementation for <code>NonZeroU8</code>.","Const euclid GCD implementation for <code>NonZeroUsize</code>.","Const euclid GCD implementation for <code>u128</code>.","Const euclid GCD implementation for <code>u16</code>.","Const euclid GCD implementation for <code>u32</code>.","Const euclid GCD implementation for <code>u64</code>.","Const euclid GCD implementation for <code>u8</code>.","Const euclid GCD implementation for <code>usize</code>.","Determine greatest common divisor using <code>gcd_binary</code>.","Determine greatest common divisor using the Binary GCD …","Determine greatest common divisor using the Euclidean …"],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,13,13],"f":[0,[[1,1],1],[[2,2],2],[[3,3],3],[[4,4],4],[[5,5],5],[[6,6],6],[[7,7],7],[[8,8],8],[[9,9],9],[[10,10],10],[[11,11],11],[[12,12],12],[[1,1],1],[[2,2],2],[[3,3],3],[[4,4],4],[[5,5],5],[[6,6],6],[[7,7],7],[[8,8],8],[[9,9],9],[[10,10],10],[[11,11],11],[[12,12],12],[[13,13],13],[[13,13],13],[[13,13],13]],"c":[],"p":[[5,"NonZeroU128",28],[5,"NonZeroU16",28],[5,"NonZeroU32",28],[5,"NonZeroU64",28],[5,"NonZeroU8",28],[5,"NonZeroUsize",28],[1,"u128"],[1,"u16"],[1,"u32"],[1,"u64"],[1,"u8"],[1,"usize"],[10,"Gcd",0]],"b":[]}],\
["lock_api",{"doc":"This library provides type-safe and fully-featured <code>Mutex</code> …","t":"RRKRRFFTTTTRRFFFFFFKKKFKKKKKKKKKKFFFFFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNMNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNMMMMNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNMMMMNNNMMMMMMMNNNMMMNNNNNNNNNNNNNNNNNMNMNMNNNNNNNNNNNNNNNNNNNNNNMNMMMNNNNNNNNNNMMMMNNNNNNNNNNNMNNN","n":["Duration","Duration","GetThreadId","GuardMarker","GuardMarker","GuardNoSend","GuardSend","INIT","INIT","INIT","INIT","Instant","Instant","MappedMutexGuard","MappedReentrantMutexGuard","MappedRwLockReadGuard","MappedRwLockWriteGuard","Mutex","MutexGuard","RawMutex","RawMutexFair","RawMutexTimed","RawReentrantMutex","RawRwLock","RawRwLockDowngrade","RawRwLockFair","RawRwLockRecursive","RawRwLockRecursiveTimed","RawRwLockTimed","RawRwLockUpgrade","RawRwLockUpgradeDowngrade","RawRwLockUpgradeFair","RawRwLockUpgradeTimed","ReentrantMutex","ReentrantMutexGuard","RwLock","RwLockReadGuard","RwLockUpgradableReadGuard","RwLockWriteGuard","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","bump","bump","bump","bump","bump","bump","bump","bump","bump_exclusive","bump_exclusive","bump_shared","bump_shared","bump_upgradable","bump_upgradable","const_new","const_new","const_new","data_ptr","data_ptr","data_ptr","default","default","default","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref_mut","deref_mut","deref_mut","deref_mut","downgrade","downgrade","downgrade","downgrade_to_upgradable","downgrade_to_upgradable","downgrade_upgradable","drop","drop","drop","drop","drop","drop","drop","drop","drop","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","force_unlock","force_unlock","force_unlock_fair","force_unlock_fair","force_unlock_read","force_unlock_read_fair","force_unlock_write","force_unlock_write_fair","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","get_mut","get_mut","get_mut","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into_inner","into_inner","into_inner","is_locked","is_locked","is_locked","is_locked","is_locked","is_locked","is_locked","is_locked","is_locked_exclusive","is_locked_exclusive","is_locked_exclusive","is_owned_by_current_thread","is_owned_by_current_thread","leak","lock","lock","lock","lock","lock_exclusive","lock_shared","lock_shared_recursive","lock_upgradable","make_guard_unchecked","make_guard_unchecked","make_read_guard_unchecked","make_upgradable_guard_unchecked","make_write_guard_unchecked","map","map","map","map","map","map","map","map","mutex","new","new","new","nonzero_thread_id","raw","raw","raw","read","read_recursive","remutex","rwlock","rwlock","rwlock","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_lock","try_lock","try_lock","try_lock","try_lock_exclusive","try_lock_exclusive_for","try_lock_exclusive_until","try_lock_for","try_lock_for","try_lock_for","try_lock_for","try_lock_shared","try_lock_shared_for","try_lock_shared_recursive","try_lock_shared_recursive_for","try_lock_shared_recursive_until","try_lock_shared_until","try_lock_until","try_lock_until","try_lock_until","try_lock_until","try_lock_upgradable","try_lock_upgradable_for","try_lock_upgradable_until","try_map","try_map","try_map","try_map","try_map","try_map","try_map","try_map","try_read","try_read_for","try_read_recursive","try_read_recursive_for","try_read_recursive_until","try_read_until","try_upgradable_read","try_upgradable_read_for","try_upgradable_read_until","try_upgrade","try_upgrade","try_upgrade_for","try_upgrade_for","try_upgrade_until","try_upgrade_until","try_with_upgraded","try_with_upgraded_for","try_with_upgraded_until","try_write","try_write_for","try_write_until","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","unlock","unlock","unlock_exclusive","unlock_exclusive_fair","unlock_fair","unlock_fair","unlock_fair","unlock_fair","unlock_fair","unlock_fair","unlock_fair","unlock_fair","unlock_fair","unlock_fair","unlock_fair","unlock_shared","unlock_shared_fair","unlock_upgradable","unlock_upgradable_fair","unlocked","unlocked","unlocked","unlocked","unlocked","unlocked_fair","unlocked_fair","unlocked_fair","unlocked_fair","unlocked_fair","upgradable_read","upgrade","upgrade","with_upgraded","write"],"q":[[0,"lock_api"],[372,"core::marker"],[373,"core::default"],[374,"core::fmt"],[375,"core::fmt"],[376,"core::num::nonzero"],[377,"core::result"],[378,"core::option"],[379,"core::any"]],"d":["Duration type used for <code>try_lock_for</code>.","Duration type used for <code>try_lock_for</code>.","Helper trait which returns a non-zero thread ID.","Marker type which determines whether a lock guard should …","Marker type which determines whether a lock guard should …","Marker type which indicates that the Guard type for a lock …","Marker type which indicates that the Guard type for a lock …","Initial value for an unlocked mutex.","Initial value.","Initial value for an unlocked mutex.","Initial value for an unlocked <code>RwLock</code>.","Instant type used for <code>try_lock_until</code>.","Instant type used for <code>try_lock_until</code>.","An RAII mutex guard returned by <code>MutexGuard::map</code>, which can …","An RAII mutex guard returned by <code>ReentrantMutexGuard::map</code>, …","An RAII read lock guard returned by <code>RwLockReadGuard::map</code>, …","An RAII write lock guard returned by <code>RwLockWriteGuard::map</code>…","A mutual exclusion primitive useful for protecting shared …","An RAII implementation of a “scoped lock” of a mutex. …","Basic operations for a mutex.","Additional methods for mutexes which support fair …","Additional methods for mutexes which support locking with …","A raw mutex type that wraps another raw mutex to provide …","Basic operations for a reader-writer lock.","Additional methods for RwLocks which support atomically …","Additional methods for RwLocks which support fair …","Additional methods for RwLocks which support recursive …","Additional methods for RwLocks which support recursive …","Additional methods for RwLocks which support locking with …","Additional methods for RwLocks which support atomically …","Additional methods for RwLocks which support upgradable …","Additional methods for RwLocks which support upgradable …","Additional methods for RwLocks which support upgradable …","A mutex which can be recursively locked by a single thread.","An RAII implementation of a “scoped lock” of a …","A reader-writer lock","RAII structure used to release the shared read access of a …","RAII structure used to release the upgradable read access …","RAII structure used to release the exclusive write access …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Temporarily yields the mutex to a waiting thread if there …","Temporarily yields the mutex to a waiting thread if there …","Temporarily yields the mutex to a waiting thread if there …","Temporarily yields the mutex to a waiting thread if there …","Temporarily yields the mutex to a waiting thread if there …","Temporarily yields the <code>RwLock</code> to a waiting thread if there …","Temporarily yields the <code>RwLock</code> to a waiting thread if there …","Temporarily yields the <code>RwLock</code> to a waiting thread if there …","Temporarily yields an exclusive lock to a waiting thread …","Temporarily yields an exclusive lock to a waiting thread …","Temporarily yields a shared lock to a waiting thread if …","Temporarily yields a shared lock to a waiting thread if …","Temporarily yields an upgradable lock to a waiting thread …","Temporarily yields an upgradable lock to a waiting thread …","Creates a new mutex based on a pre-existing raw mutex.","Creates a new reentrant mutex based on a pre-existing raw …","Creates a new new instance of an <code>RwLock&lt;T&gt;</code> based on a …","Returns a raw pointer to the underlying data.","Returns a raw pointer to the underlying data.","Returns a raw pointer to the underlying data.","","","","","","","","","","","","","","","","","Atomically downgrades an exclusive lock into a shared lock …","Atomically downgrades a write lock into a read lock …","Atomically downgrades an upgradable read lock lock into a …","Downgrades an exclusive lock to an upgradable lock.","Atomically downgrades a write lock into an upgradable read …","Downgrades an upgradable lock to a shared lock.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Forcibly unlocks the mutex.","Forcibly unlocks the mutex.","Forcibly unlocks the mutex using a fair unlock procotol.","Forcibly unlocks the mutex using a fair unlock protocol.","Forcibly unlocks a read lock.","Forcibly unlocks a read lock using a fair unlock procotol.","Forcibly unlocks a write lock.","Forcibly unlocks a write lock using a fair unlock procotol.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","","Returns the argument unchanged.","","","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns a mutable reference to the underlying data.","Returns a mutable reference to the underlying data.","Returns a mutable reference to the underlying data.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Consumes this mutex, returning the underlying data.","Consumes this mutex, returning the underlying data.","Consumes this <code>RwLock</code>, returning the underlying data.","Checks whether the mutex is currently locked.","Checks whether the mutex is currently locked.","Checks whether the mutex is currently locked.","Checks whether the mutex is currently locked.","Checks whether the mutex is currently locked.","Checks if this <code>RwLock</code> is currently locked in any way.","Checks if this <code>RwLock</code> is currently locked in any way.","Checks whether this <code>RwLock</code> is currently locked in any way.","Check if this <code>RwLock</code> is currently exclusively locked.","Check if this <code>RwLock</code> is currently exclusively locked.","Check if this <code>RwLock</code> is currently exclusively locked.","Checks whether the mutex is currently held by the current …","Checks whether the mutex is currently held by the current …","Leaks the mutex guard and returns a mutable reference to …","Acquires this mutex, blocking the current thread until it …","Acquires a mutex, blocking the current thread until it is …","Acquires this mutex, blocking if it’s held by another …","Acquires a reentrant mutex, blocking the current thread …","Acquires an exclusive lock, blocking the current thread …","Acquires a shared lock, blocking the current thread until …","Acquires a shared lock without deadlocking in case of a …","Acquires an upgradable lock, blocking the current thread …","Creates a new <code>MutexGuard</code> without checking if the mutex is …","Creates a new <code>ReentrantMutexGuard</code> without checking if the …","Creates a new <code>RwLockReadGuard</code> without checking if the lock …","Creates a new <code>RwLockUpgradableReadGuard</code> without checking …","Creates a new <code>RwLockReadGuard</code> without checking if the lock …","Makes a new <code>MappedMutexGuard</code> for a component of the locked …","Makes a new <code>MappedMutexGuard</code> for a component of the locked …","Makes a new <code>MappedReentrantMutexGuard</code> for a component of …","Makes a new <code>MappedReentrantMutexGuard</code> for a component of …","Make a new <code>MappedRwLockReadGuard</code> for a component of the …","Make a new <code>MappedRwLockWriteGuard</code> for a component of the …","Make a new <code>MappedRwLockReadGuard</code> for a component of the …","Make a new <code>MappedRwLockWriteGuard</code> for a component of the …","Returns a reference to the original <code>Mutex</code> object.","Creates a new mutex in an unlocked state ready for use.","Creates a new reentrant mutex in an unlocked state ready …","Creates a new instance of an <code>RwLock&lt;T&gt;</code> which is unlocked.","Returns a non-zero thread ID which identifies the current …","Returns the underlying raw mutex object.","Returns the underlying raw mutex object.","Returns the underlying raw reader-writer lock object.","Locks this <code>RwLock</code> with shared read access, blocking the …","Locks this <code>RwLock</code> with shared read access, blocking the …","Returns a reference to the original <code>ReentrantMutex</code> object.","Returns a reference to the original reader-writer lock …","Returns a reference to the original reader-writer lock …","Returns a reference to the original reader-writer lock …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Attempts to acquire this mutex without blocking. Returns …","Attempts to acquire this lock.","Attempts to acquire this mutex without blocking. Returns …","Attempts to acquire this lock.","Attempts to acquire an exclusive lock without blocking.","Attempts to acquire an exclusive lock until a timeout is …","Attempts to acquire an exclusive lock until a timeout is …","Attempts to acquire this lock until a timeout is reached.","Attempts to acquire this lock until a timeout is reached.","Attempts to acquire this lock until a timeout is reached.","Attempts to acquire this lock until a timeout is reached.","Attempts to acquire a shared lock without blocking.","Attempts to acquire a shared lock until a timeout is …","Attempts to acquire a shared lock without deadlocking in …","Attempts to acquire a shared lock until a timeout is …","Attempts to acquire a shared lock until a timeout is …","Attempts to acquire a shared lock until a timeout is …","Attempts to acquire this lock until a timeout is reached.","Attempts to acquire this lock until a timeout is reached.","Attempts to acquire this lock until a timeout is reached.","Attempts to acquire this lock until a timeout is reached.","Attempts to acquire an upgradable lock without blocking.","Attempts to acquire an upgradable lock until a timeout is …","Attempts to acquire an upgradable lock until a timeout is …","Attempts to make a new <code>MappedMutexGuard</code> for a component of …","Attempts to make a new <code>MappedMutexGuard</code> for a component of …","Attempts to make  a new <code>MappedReentrantMutexGuard</code> for a …","Attempts to make  a new <code>MappedReentrantMutexGuard</code> for a …","Attempts to make  a new <code>MappedRwLockReadGuard</code> for a …","Attempts to make  a new <code>MappedRwLockWriteGuard</code> for a …","Attempts to make  a new <code>MappedRwLockReadGuard</code> for a …","Attempts to make  a new <code>MappedRwLockWriteGuard</code> for a …","Attempts to acquire this <code>RwLock</code> with shared read access.","Attempts to acquire this <code>RwLock</code> with shared read access …","Attempts to acquire this <code>RwLock</code> with shared read access.","Attempts to acquire this <code>RwLock</code> with shared read access …","Attempts to acquire this <code>RwLock</code> with shared read access …","Attempts to acquire this <code>RwLock</code> with shared read access …","Attempts to acquire this <code>RwLock</code> with upgradable read …","Attempts to acquire this <code>RwLock</code> with upgradable read …","Attempts to acquire this <code>RwLock</code> with upgradable read …","Attempts to upgrade an upgradable lock to an exclusive …","Tries to atomically upgrade an upgradable read lock into …","Attempts to upgrade an upgradable lock to an exclusive …","Tries to atomically upgrade an upgradable read lock into …","Attempts to upgrade an upgradable lock to an exclusive …","Tries to atomically upgrade an upgradable read lock into …","First, tries to atomically upgrade an upgradable read lock …","Tries to atomically upgrade an upgradable read lock into …","Tries to atomically upgrade an upgradable read lock into …","Attempts to lock this <code>RwLock</code> with exclusive write access.","Attempts to acquire this <code>RwLock</code> with exclusive write …","Attempts to acquire this <code>RwLock</code> with exclusive write …","","","","","","","","","","","","","","","","Unlocks this mutex.","Unlocks this mutex. The inner mutex may not be unlocked if …","Releases an exclusive lock.","Releases an exclusive lock using a fair unlock protocol.","Unlocks this mutex using a fair unlock protocol.","Unlocks this mutex using a fair unlock protocol. The inner …","Unlocks the mutex using a fair unlock protocol.","Unlocks the mutex using a fair unlock protocol.","Unlocks the mutex using a fair unlock protocol.","Unlocks the mutex using a fair unlock protocol.","Unlocks the <code>RwLock</code> using a fair unlock protocol.","Unlocks the <code>RwLock</code> using a fair unlock protocol.","Unlocks the <code>RwLock</code> using a fair unlock protocol.","Unlocks the <code>RwLock</code> using a fair unlock protocol.","Unlocks the <code>RwLock</code> using a fair unlock protocol.","Releases a shared lock.","Releases a shared lock using a fair unlock protocol.","Releases an upgradable lock.","Releases an upgradable lock using a fair unlock protocol.","Temporarily unlocks the mutex to execute the given …","Temporarily unlocks the mutex to execute the given …","Temporarily unlocks the <code>RwLock</code> to execute the given …","Temporarily unlocks the <code>RwLock</code> to execute the given …","Temporarily unlocks the <code>RwLock</code> to execute the given …","Temporarily unlocks the mutex to execute the given …","Temporarily unlocks the mutex to execute the given …","Temporarily unlocks the <code>RwLock</code> to execute the given …","Temporarily unlocks the <code>RwLock</code> to execute the given …","Temporarily unlocks the <code>RwLock</code> to execute the given …","Locks this <code>RwLock</code> with upgradable read access, blocking …","Upgrades an upgradable lock to an exclusive lock.","Atomically upgrades an upgradable read lock lock into an …","First, atomically upgrades an upgradable read lock lock …","Locks this <code>RwLock</code> with exclusive write access, blocking …"],"i":[42,41,0,16,17,0,0,16,4,3,17,42,41,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,47,13,3,14,15,5,19,7,20,8,10,11,22,23,46,47,13,3,14,15,5,19,7,20,8,10,11,22,23,1,1,3,5,7,8,10,11,9,9,9,9,12,12,13,14,15,13,14,15,13,14,15,5,19,7,20,8,10,11,22,23,5,19,10,23,24,10,11,25,10,25,5,19,7,20,8,10,11,22,23,13,14,15,5,5,19,19,7,7,20,20,8,8,10,10,11,11,22,22,23,23,13,14,13,14,15,15,15,15,46,47,13,13,13,3,14,14,14,15,15,15,5,19,7,20,8,10,11,22,23,13,14,15,46,47,13,3,14,15,5,19,7,20,8,10,11,22,23,13,14,15,16,16,13,3,14,17,17,15,17,17,15,3,14,5,16,13,3,14,17,17,33,21,13,14,15,15,15,5,19,7,20,8,10,22,23,5,13,14,15,4,13,14,15,15,15,7,8,10,11,46,47,13,3,14,15,5,19,7,20,8,10,11,22,23,46,47,13,3,14,15,5,19,7,20,8,10,11,22,23,16,13,3,14,17,41,41,42,13,3,14,17,41,33,43,43,41,42,13,3,14,21,44,44,5,19,7,20,8,10,22,23,15,15,15,15,15,15,15,15,15,21,11,44,11,44,11,11,11,11,15,15,15,46,47,13,3,14,15,5,19,7,20,8,10,11,22,23,16,3,17,9,1,3,5,19,7,20,8,10,11,22,23,17,9,21,12,5,7,8,10,11,5,7,8,10,11,15,21,11,11,15],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[1,2],[1,2],[[[3,[-1,-2]]],2,1,4],[[[5,[-1,-2]]],2,1,6],[[[7,[-1,-2,-3]]],2,1,4,6],[[[8,[-1,-2]]],2,9,6],[[[10,[-1,-2]]],2,9,6],[[[11,[-1,-2]]],2,12,6],[9,2],[9,2],[9,2],[9,2],[12,2],[12,2],[[-1,-2],[[13,[-1,-2]]],[],[]],[[-1,-2,-3],[[14,[-1,-2,-3]]],[],[],[]],[[-1,-2],[[15,[-1,-2]]],[],[]],[[[13,[-1,-2]]],[],16,6],[[[14,[-1,-2,-3]]],[],16,4,6],[[[15,[-1,-2]]],[],17,6],[[],[[13,[-1,-2]]],16,[6,18]],[[],[[14,[-1,-2,-3]]],16,4,[6,18]],[[],[[15,[-1,-2]]],17,[6,18]],[[[5,[-1,-2]]],-2,16,6],[[[19,[-1,-2]]],-2,16,6],[[[7,[-1,-2,-3]]],-3,16,4,6],[[[20,[-1,-2,-3]]],-3,16,4,6],[[[8,[-1,-2]]],-2,17,6],[[[10,[-1,-2]]],-2,17,6],[[[11,[-1,-2]]],-2,21,6],[[[22,[-1,-2]]],-2,17,6],[[[23,[-1,-2]]],-2,17,6],[[[5,[-1,-2]]],-2,16,6],[[[19,[-1,-2]]],-2,16,6],[[[10,[-1,-2]]],-2,17,6],[[[23,[-1,-2]]],-2,17,6],[24,2],[[[10,[-1,-2]]],[[8,[-1,-2]]],24,6],[[[11,[-1,-2]]],[[8,[-1,-2]]],25,6],[25,2],[[[10,[-1,-2]]],[[11,[-1,-2]]],25,6],[25,2],[[[5,[-1,-2]]],2,16,6],[[[19,[-1,-2]]],2,16,6],[[[7,[-1,-2,-3]]],2,16,4,6],[[[20,[-1,-2,-3]]],2,16,4,6],[[[8,[-1,-2]]],2,17,6],[[[10,[-1,-2]]],2,17,6],[[[11,[-1,-2]]],2,21,6],[[[22,[-1,-2]]],2,17,6],[[[23,[-1,-2]]],2,17,6],[[[13,[-1,-2]],26],27,16,[6,28]],[[[14,[-1,-2,-3]],26],27,16,4,[6,28]],[[[15,[-1,-2]],26],27,17,[6,28]],[[[5,[-1,-2]],26],27,16,[28,6]],[[[5,[-1,-2]],26],27,16,[29,6]],[[[19,[-1,-2]],26],27,16,[29,6]],[[[19,[-1,-2]],26],27,16,[28,6]],[[[7,[-1,-2,-3]],26],27,16,4,[28,6]],[[[7,[-1,-2,-3]],26],27,16,4,[29,6]],[[[20,[-1,-2,-3]],26],27,16,4,[29,6]],[[[20,[-1,-2,-3]],26],27,16,4,[28,6]],[[[8,[-1,-2]],26],27,17,[29,6]],[[[8,[-1,-2]],26],27,17,[28,6]],[[[10,[-1,-2]],26],27,17,[29,6]],[[[10,[-1,-2]],26],27,17,[28,6]],[[[11,[-1,-2]],26],27,21,[29,6]],[[[11,[-1,-2]],26],27,21,[28,6]],[[[22,[-1,-2]],26],27,17,[29,6]],[[[22,[-1,-2]],26],27,17,[28,6]],[[[23,[-1,-2]],26],27,17,[28,6]],[[[23,[-1,-2]],26],27,17,[29,6]],[[[13,[-1,-2]]],2,16,6],[[[14,[-1,-2,-3]]],2,16,4,6],[[[13,[-1,-2]]],2,1,6],[[[14,[-1,-2,-3]]],2,1,4,6],[[[15,[-1,-2]]],2,17,6],[[[15,[-1,-2]]],2,9,6],[[[15,[-1,-2]]],2,17,6],[[[15,[-1,-2]]],2,9,6],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,[[13,[-2,-1]]],[],16],[30,-1,[]],[-1,-1,[]],[-1,[[14,[-2,-3,-1]]],[],16,4],[-1,-1,[]],[30,-1,[]],[30,-1,[]],[-1,-1,[]],[-1,[[15,[-2,-1]]],[],17],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[13,[-1,-2]]],-2,16,6],[[[14,[-1,-2,-3]]],-3,16,4,6],[[[15,[-1,-2]]],-2,17,6],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[13,[-1,-2]]],-2,16,[]],[[[14,[-1,-2,-3]]],-3,16,4,[]],[[[15,[-1,-2]]],-2,17,[]],[[[16,[],[[31,[-1]]]]],32,[]],[[[16,[],[[31,[-1]]]]],32,[]],[[[13,[-1,-2]]],32,16,6],[[[3,[-1,-2]]],32,16,4],[[[14,[-1,-2,-3]]],32,16,4,6],[[[17,[],[[31,[-1]]]]],32,[]],[[[17,[],[[31,[-1]]]]],32,[]],[[[15,[-1,-2]]],32,17,6],[[[17,[],[[31,[-1]]]]],32,[]],[[[17,[],[[31,[-1]]]]],32,[]],[[[15,[-1,-2]]],32,17,6],[[[3,[-1,-2]]],32,16,4],[[[14,[-1,-2,-3]]],32,16,4,6],[[[5,[-1,-2]]],-2,16,6],[[[16,[],[[31,[-1]]]]],2,[]],[[[13,[-1,-2]]],[[5,[-1,-2]]],16,6],[[[3,[-1,-2]]],2,16,4],[[[14,[-1,-2,-3]]],[[7,[-1,-2,-3]]],16,4,6],[[[17,[],[[31,[-1]]]]],2,[]],[[[17,[],[[31,[-1]]]]],2,[]],[33,2],[21,2],[[[13,[-1,-2]]],[[5,[-1,-2]]],16,6],[[[14,[-1,-2,-3]]],[[7,[-1,-2,-3]]],16,4,6],[[[15,[-1,-2]]],[[8,[-1,-2]]],17,6],[[[15,[-1,-2]]],[[11,[-1,-2]]],21,6],[[[15,[-1,-2]]],[[10,[-1,-2]]],17,6],[[[5,[-1,-2]],-4],[[19,[-1,-3]]],16,6,6,[[35,[-2],[[34,[-3]]]]]],[[[19,[-1,-2]],-4],[[19,[-1,-3]]],16,6,6,[[35,[-2],[[34,[-3]]]]]],[[[7,[-1,-2,-3]],-5],[[20,[-1,-2,-4]]],16,4,6,6,[[35,[-3],[[34,[-4]]]]]],[[[20,[-1,-2,-3]],-5],[[20,[-1,-2,-4]]],16,4,6,6,[[35,[-3],[[34,[-4]]]]]],[[[8,[-1,-2]],-4],[[22,[-1,-3]]],17,6,6,[[35,[-2],[[34,[-3]]]]]],[[[10,[-1,-2]],-4],[[23,[-1,-3]]],17,6,6,[[35,[-2],[[34,[-3]]]]]],[[[22,[-1,-2]],-4],[[22,[-1,-3]]],17,6,6,[[35,[-2],[[34,[-3]]]]]],[[[23,[-1,-2]],-4],[[23,[-1,-3]]],17,6,6,[[35,[-2],[[34,[-3]]]]]],[[[5,[-1,-2]]],[[13,[-1,-2]]],16,6],[-1,[[13,[-2,-1]]],[],16],[-1,[[14,[-2,-3,-1]]],[],16,4],[-1,[[15,[-2,-1]]],[],17],[4,36],[[[13,[-1,-2]]],-1,16,6],[[[14,[-1,-2,-3]]],-1,16,4,6],[[[15,[-1,-2]]],-1,17,6],[[[15,[-1,-2]]],[[8,[-1,-2]]],17,6],[[[15,[-1,-2]]],[[8,[-1,-2]]],33,6],[[[7,[-1,-2,-3]]],[[14,[-1,-2,-3]]],16,4,6],[[[8,[-1,-2]]],[[15,[-1,-2]]],17,6],[[[10,[-1,-2]]],[[15,[-1,-2]]],17,6],[[[11,[-1,-2]]],[[15,[-1,-2]]],21,6],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[-1,[[37,[-2]]],[],[]],[[[16,[],[[31,[-1]]]]],32,[]],[[[13,[-1,-2]]],[[38,[[5,[-1,-2]]]]],16,6],[[[3,[-1,-2]]],32,16,4],[[[14,[-1,-2,-3]]],[[38,[[7,[-1,-2,-3]]]]],16,4,6],[[[17,[],[[31,[-1]]]]],32,[]],[[[41,[],[[39,[-1]],[40,[-2]]]],-1],32,[],[]],[[[41,[],[[39,[-1]],[40,[-2]]]],-2],32,[],[]],[[[42,[],[[39,[-1]],[40,[-2]]]],-1],32,[],[]],[[[13,[-1,-2]]],[[38,[[5,[-1,-2]]]]],42,6],[[[3,[-1,-2]]],32,42,4],[[[14,[-1,-2,-3]]],[[38,[[7,[-1,-2,-3]]]]],42,4,6],[[[17,[],[[31,[-1]]]]],32,[]],[[[41,[],[[39,[-1]],[40,[-2]]]],-1],32,[],[]],[33,32],[[43,-1],32,[]],[[43,-1],32,[]],[[[41,[],[[39,[-1]],[40,[-2]]]],-2],32,[],[]],[[[42,[],[[39,[-1]],[40,[-2]]]],-2],32,[],[]],[[[13,[-1,-2]]],[[38,[[5,[-1,-2]]]]],42,6],[[[3,[-1,-2]]],32,42,4],[[[14,[-1,-2,-3]]],[[38,[[7,[-1,-2,-3]]]]],42,4,6],[21,32],[[44,-1],32,[]],[[44,-1],32,[]],[[[5,[-1,-2]],-4],[[37,[[19,[-1,-3]],[5,[-1,-2]]]]],16,6,6,[[35,[-2],[[34,[[38,[-3]]]]]]]],[[[19,[-1,-2]],-4],[[37,[[19,[-1,-3]],[19,[-1,-2]]]]],16,6,6,[[35,[-2],[[34,[[38,[-3]]]]]]]],[[[7,[-1,-2,-3]],-5],[[37,[[20,[-1,-2,-4]],[7,[-1,-2,-3]]]]],16,4,6,6,[[35,[-3],[[34,[[38,[-4]]]]]]]],[[[20,[-1,-2,-3]],-5],[[37,[[20,[-1,-2,-4]],[20,[-1,-2,-3]]]]],16,4,6,6,[[35,[-3],[[34,[[38,[-4]]]]]]]],[[[8,[-1,-2]],-4],[[37,[[22,[-1,-3]],[8,[-1,-2]]]]],17,6,6,[[35,[-2],[[34,[[38,[-3]]]]]]]],[[[10,[-1,-2]],-4],[[37,[[23,[-1,-3]],[10,[-1,-2]]]]],17,6,6,[[35,[-2],[[34,[[38,[-3]]]]]]]],[[[22,[-1,-2]],-4],[[37,[[22,[-1,-3]],[22,[-1,-2]]]]],17,6,6,[[35,[-2],[[34,[[38,[-3]]]]]]]],[[[23,[-1,-2]],-4],[[37,[[23,[-1,-3]],[23,[-1,-2]]]]],17,6,6,[[35,[-2],[[34,[[38,[-3]]]]]]]],[[[15,[-1,-2]]],[[38,[[8,[-1,-2]]]]],17,6],[[[15,[-1,-2]]],[[38,[[8,[-1,-2]]]]],41,6],[[[15,[-1,-2]]],[[38,[[8,[-1,-2]]]]],33,6],[[[15,[-1,-2]]],[[38,[[8,[-1,-2]]]]],43,6],[[[15,[-1,-2]]],[[38,[[8,[-1,-2]]]]],43,6],[[[15,[-1,-2]]],[[38,[[8,[-1,-2]]]]],41,6],[[[15,[-1,-2]]],[[38,[[11,[-1,-2]]]]],21,6],[[[15,[-1,-2]]],[[38,[[11,[-1,-2]]]]],44,6],[[[15,[-1,-2]]],[[38,[[11,[-1,-2]]]]],44,6],[21,32],[[[11,[-1,-2]]],[[37,[[10,[-1,-2]],[11,[-1,-2]]]]],21,6],[[44,-1],32,[]],[[[11,[-1,-2]]],[[37,[[10,[-1,-2]],[11,[-1,-2]]]]],44,6],[[44,-1],32,[]],[[[11,[-1,-2]]],[[37,[[10,[-1,-2]],[11,[-1,-2]]]]],44,6],[[[11,[-1,-2]],-4],[[38,[-3]]],25,6,[],[[35,[-2],[[34,[-3]]]]]],[[[11,[-1,-2]],-4],[[38,[-3]]],[44,25],6,[],[[35,[-2],[[34,[-3]]]]]],[[[11,[-1,-2]],-4],[[38,[-3]]],[44,25],6,[],[[35,[-2],[[34,[-3]]]]]],[[[15,[-1,-2]]],[[38,[[10,[-1,-2]]]]],17,6],[[[15,[-1,-2]]],[[38,[[10,[-1,-2]]]]],41,6],[[[15,[-1,-2]]],[[38,[[10,[-1,-2]]]]],41,6],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[-1,45,[]],[[[16,[],[[31,[-1]]]]],2,[]],[[[3,[-1,-2]]],2,16,4],[[[17,[],[[31,[-1]]]]],2,[]],[9,2],[1,2],[[[3,[-1,-2]]],2,1,4],[[[5,[-1,-2]]],2,1,6],[[[19,[-1,-2]]],2,1,6],[[[7,[-1,-2,-3]]],2,1,4,6],[[[20,[-1,-2,-3]]],2,1,4,6],[[[8,[-1,-2]]],2,9,6],[[[10,[-1,-2]]],2,9,6],[[[11,[-1,-2]]],2,12,6],[[[22,[-1,-2]]],2,9,6],[[[23,[-1,-2]]],2,9,6],[[[17,[],[[31,[-1]]]]],2,[]],[9,2],[21,2],[12,2],[[[5,[-1,-2]],-4],-3,16,6,[],[[35,[],[[34,[-3]]]]]],[[[7,[-1,-2,-3]],-5],-4,16,4,6,[],[[35,[],[[34,[-4]]]]]],[[[8,[-1,-2]],-4],-3,17,6,[],[[35,[],[[34,[-3]]]]]],[[[10,[-1,-2]],-4],-3,17,6,[],[[35,[],[[34,[-3]]]]]],[[[11,[-1,-2]],-4],-3,21,6,[],[[35,[],[[34,[-3]]]]]],[[[5,[-1,-2]],-4],-3,1,6,[],[[35,[],[[34,[-3]]]]]],[[[7,[-1,-2,-3]],-5],-4,1,4,6,[],[[35,[],[[34,[-4]]]]]],[[[8,[-1,-2]],-4],-3,9,6,[],[[35,[],[[34,[-3]]]]]],[[[10,[-1,-2]],-4],-3,9,6,[],[[35,[],[[34,[-3]]]]]],[[[11,[-1,-2]],-4],-3,12,6,[],[[35,[],[[34,[-3]]]]]],[[[15,[-1,-2]]],[[11,[-1,-2]]],21,6],[21,2],[[[11,[-1,-2]]],[[10,[-1,-2]]],21,6],[[[11,[-1,-2]],-4],-3,25,6,[],[[35,[-2],[[34,[-3]]]]]],[[[15,[-1,-2]]],[[10,[-1,-2]]],17,6]],"c":[],"p":[[10,"RawMutexFair",0],[1,"tuple"],[5,"RawReentrantMutex",0],[10,"GetThreadId",0],[5,"MutexGuard",0],[10,"Sized",372],[5,"ReentrantMutexGuard",0],[5,"RwLockReadGuard",0],[10,"RawRwLockFair",0],[5,"RwLockWriteGuard",0],[5,"RwLockUpgradableReadGuard",0],[10,"RawRwLockUpgradeFair",0],[5,"Mutex",0],[5,"ReentrantMutex",0],[5,"RwLock",0],[10,"RawMutex",0],[10,"RawRwLock",0],[10,"Default",373],[5,"MappedMutexGuard",0],[5,"MappedReentrantMutexGuard",0],[10,"RawRwLockUpgrade",0],[5,"MappedRwLockReadGuard",0],[5,"MappedRwLockWriteGuard",0],[10,"RawRwLockDowngrade",0],[10,"RawRwLockUpgradeDowngrade",0],[5,"Formatter",374],[8,"Result",374],[10,"Debug",374],[10,"Display",374],[1,"never"],[17,"GuardMarker"],[1,"bool"],[10,"RawRwLockRecursive",0],[17,"Output"],[10,"FnOnce",375],[5,"NonZeroUsize",376],[6,"Result",377],[6,"Option",378],[17,"Duration"],[17,"Instant"],[10,"RawRwLockTimed",0],[10,"RawMutexTimed",0],[10,"RawRwLockRecursiveTimed",0],[10,"RawRwLockUpgradeTimed",0],[5,"TypeId",379],[5,"GuardSend",0],[5,"GuardNoSend",0]],"b":[[123,"impl-Debug-for-MutexGuard%3C\'a,+R,+T%3E"],[124,"impl-Display-for-MutexGuard%3C\'a,+R,+T%3E"],[125,"impl-Display-for-MappedMutexGuard%3C\'a,+R,+T%3E"],[126,"impl-Debug-for-MappedMutexGuard%3C\'a,+R,+T%3E"],[127,"impl-Debug-for-ReentrantMutexGuard%3C\'a,+R,+G,+T%3E"],[128,"impl-Display-for-ReentrantMutexGuard%3C\'a,+R,+G,+T%3E"],[129,"impl-Display-for-MappedReentrantMutexGuard%3C\'a,+R,+G,+T%3E"],[130,"impl-Debug-for-MappedReentrantMutexGuard%3C\'a,+R,+G,+T%3E"],[131,"impl-Display-for-RwLockReadGuard%3C\'a,+R,+T%3E"],[132,"impl-Debug-for-RwLockReadGuard%3C\'a,+R,+T%3E"],[133,"impl-Display-for-RwLockWriteGuard%3C\'a,+R,+T%3E"],[134,"impl-Debug-for-RwLockWriteGuard%3C\'a,+R,+T%3E"],[135,"impl-Display-for-RwLockUpgradableReadGuard%3C\'a,+R,+T%3E"],[136,"impl-Debug-for-RwLockUpgradableReadGuard%3C\'a,+R,+T%3E"],[137,"impl-Display-for-MappedRwLockReadGuard%3C\'a,+R,+T%3E"],[138,"impl-Debug-for-MappedRwLockReadGuard%3C\'a,+R,+T%3E"],[139,"impl-Debug-for-MappedRwLockWriteGuard%3C\'a,+R,+T%3E"],[140,"impl-Display-for-MappedRwLockWriteGuard%3C\'a,+R,+T%3E"]]}],\
["mutex_trait",{"doc":"Low level definition of a Mutex.","t":"RFKNNNNNNNNNMNNCNNNERRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRKKKKKKKKKKKKMMMMMMMMMMMM","n":["Data","Exclusive","Mutex","borrow","borrow_mut","deref","deref_mut","fmt","from","from","into","into_inner","lock","lock","new","prelude","try_from","try_into","type_id","Mutex","T1","T1","T1","T1","T1","T1","T1","T1","T1","T1","T1","T1","T10","T10","T10","T11","T11","T12","T2","T2","T2","T2","T2","T2","T2","T2","T2","T2","T2","T3","T3","T3","T3","T3","T3","T3","T3","T3","T3","T4","T4","T4","T4","T4","T4","T4","T4","T4","T5","T5","T5","T5","T5","T5","T5","T5","T6","T6","T6","T6","T6","T6","T6","T7","T7","T7","T7","T7","T7","T8","T8","T8","T8","T8","T9","T9","T9","T9","TupleExt01","TupleExt02","TupleExt03","TupleExt04","TupleExt05","TupleExt06","TupleExt07","TupleExt08","TupleExt09","TupleExt10","TupleExt11","TupleExt12","lock","lock","lock","lock","lock","lock","lock","lock","lock","lock","lock","lock"],"q":[[0,"mutex_trait"],[19,"mutex_trait::prelude"],[122,"core::fmt"],[123,"core::fmt"],[124,"core::result"],[125,"core::any"]],"d":["Data protected by the mutex.","Wraps a <code>T</code> and provides exclusive access via a <code>Mutex</code> impl.","Any object implementing this trait guarantees exclusive …","","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Consumes this <code>Exclusive</code> instance and returns the wrapped …","Creates a critical section and grants temporary access to …","","Creates a new <code>Exclusive</code> object wrapping <code>data</code>.","Makes locks work on N-tuples, locks the mutexes from …","","","","","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Data protected by the mutex.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Auto-generated tuple implementation, see <code>Mutex</code> for details.","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …","Creates a critical section and grants temporary access to …"],"i":[6,0,0,1,1,1,1,1,1,1,1,1,6,1,1,0,1,1,1,0,12,14,16,18,20,22,24,26,28,30,32,34,30,32,34,32,34,34,14,16,18,20,22,24,26,28,30,32,34,16,18,20,22,24,26,28,30,32,34,18,20,22,24,26,28,30,32,34,20,22,24,26,28,30,32,34,22,24,26,28,30,32,34,24,26,28,30,32,34,26,28,30,32,34,28,30,32,34,0,0,0,0,0,0,0,0,0,0,0,0,12,14,16,18,20,22,24,26,28,30,32,34],"f":[0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],-1,[]],[[[1,[-1]]],-1,[]],[[[1,[-1]],2],3,4],[-1,[[1,[-1]]],[]],[-1,-1,[]],[-1,-2,[],[]],[[[1,[-1]]],-1,[]],[[[6,[],[[5,[-1]]]],-3],-2,[],[],[[8,[-1],[[7,[-2]]]]]],[[[1,[-1]],-3],-2,[],[],[[8,[-1],[[7,[-2]]]]]],[-1,[[1,[-1]]],[]],0,[-1,[[9,[-2]]],[],[]],[-1,[[9,[-2]]],[],[]],[-1,10,[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[[12,[],[[11,[-1]]]],-3],-2,[],[],[[8,[-1],[[7,[-2]]]]]],[[[14,[],[[11,[-1]],[13,[-2]]]],-4],-3,[],[],[],[[8,[-1,-2],[[7,[-3]]]]]],[[[16,[],[[11,[-1]],[13,[-2]],[15,[-3]]]],-5],-4,[],[],[],[],[[8,[-1,-2,-3],[[7,[-4]]]]]],[[[18,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]]]],-6],-5,[],[],[],[],[],[[8,[-1,-2,-3,-4],[[7,[-5]]]]]],[[[20,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]]]],-7],-6,[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5],[[7,[-6]]]]]],[[[22,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]]]],-8],-7,[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6],[[7,[-7]]]]]],[[[24,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]]]],-9],-8,[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7],[[7,[-8]]]]]],[[[26,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]],[25,[-8]]]],-10],-9,[],[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7,-8],[[7,[-9]]]]]],[[[28,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]],[25,[-8]],[27,[-9]]]],-11],-10,[],[],[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7,-8,-9],[[7,[-10]]]]]],[[[30,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]],[25,[-8]],[27,[-9]],[29,[-10]]]],-12],-11,[],[],[],[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7,-8,-9,-10],[[7,[-11]]]]]],[[[32,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]],[25,[-8]],[27,[-9]],[29,[-10]],[31,[-11]]]],-13],-12,[],[],[],[],[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7,-8,-9,-10,-11],[[7,[-12]]]]]],[[[34,[],[[11,[-1]],[13,[-2]],[15,[-3]],[17,[-4]],[19,[-5]],[21,[-6]],[23,[-7]],[25,[-8]],[27,[-9]],[29,[-10]],[31,[-11]],[33,[-12]]]],-14],-13,[],[],[],[],[],[],[],[],[],[],[],[],[],[[8,[-1,-2,-3,-4,-5,-6,-7,-8,-9,-10,-11,-12],[[7,[-13]]]]]]],"c":[],"p":[[5,"Exclusive",0],[5,"Formatter",122],[8,"Result",122],[10,"Debug",122],[17,"Data"],[10,"Mutex",0],[17,"Output"],[10,"FnOnce",123],[6,"Result",124],[5,"TypeId",125],[17,"T1"],[10,"TupleExt01",19],[17,"T2"],[10,"TupleExt02",19],[17,"T3"],[10,"TupleExt03",19],[17,"T4"],[10,"TupleExt04",19],[17,"T5"],[10,"TupleExt05",19],[17,"T6"],[10,"TupleExt06",19],[17,"T7"],[10,"TupleExt07",19],[17,"T8"],[10,"TupleExt08",19],[17,"T9"],[10,"TupleExt09",19],[17,"T10"],[10,"TupleExt10",19],[17,"T11"],[10,"TupleExt11",19],[17,"T12"],[10,"TupleExt12",19]],"b":[]}],\
["nb",{"doc":"Minimal and reusable non-blocking I/O layer","t":"PGPPIPQNNNNNNNNNNNNNNNN","n":["Err","Error","Ok","Other","Result","WouldBlock","block","borrow","borrow_mut","clone","cmp","eq","fmt","from","from","from","hash","into","map","partial_cmp","try_from","try_into","type_id"],"q":[[0,"nb"],[23,"core::clone"],[24,"core::cmp"],[25,"core::cmp"],[26,"core::fmt"],[27,"core::hash"],[28,"core::option"],[29,"core::cmp"],[30,"core::any"]],"d":["Contains the error value","A non-blocking error","Contains the success value","A different kind of error","A non-blocking result","This operation requires blocking behavior to complete","Turns the non-blocking expression <code>$e</code> into a blocking …","","","","","","","Returns the argument unchanged.","","","","Calls <code>U::from(self)</code>.","Maps an <code>Error&lt;E&gt;</code> to <code>Error&lt;T&gt;</code> by applying a function to a …","","","",""],"i":[20,0,20,1,0,1,0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1],"f":[0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1]]],[[1,[-1]]],2],[[[1,[-1]],[1,[-1]]],3,4],[[[1,[-1]],[1,[-1]]],5,6],[[[1,[-1]],7],8,9],[-1,-1,[]],[10,-1,[]],[-1,[[1,[-1]]],[]],[[[1,[-1]],-2],11,12,13],[-1,-2,[],[]],[[[1,[-1]],-3],[[1,[-2]]],[],[],[[15,[-1],[[14,[-2]]]]]],[[[1,[-1]],[1,[-1]]],[[16,[3]]],17],[-1,[[18,[-2]]],[],[]],[-1,[[18,[-2]]],[],[]],[-1,19,[]]],"c":[],"p":[[6,"Error",0],[10,"Clone",23],[6,"Ordering",24],[10,"Ord",24],[1,"bool"],[10,"PartialEq",24],[5,"Formatter",25],[8,"Result",25],[10,"Debug",25],[1,"never"],[1,"tuple"],[10,"Hash",26],[10,"Hasher",26],[17,"Output"],[10,"FnOnce",27],[6,"Option",28],[10,"PartialOrd",24],[6,"Result",29],[5,"TypeId",30],[8,"Result",0]],"b":[]}],\
["portable_atomic",{"doc":"Portable atomic types including support for 128-bit …","t":"FFFFFFFFFFENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNQQQQQQQQQQQQQQNNNNNNNNNNNNNNNNNNNNENNNNNNNNNNENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNH","n":["AtomicBool","AtomicI16","AtomicI32","AtomicI8","AtomicIsize","AtomicPtr","AtomicU16","AtomicU32","AtomicU8","AtomicUsize","Ordering","add","add","add","add","add","add","add","add","and","and","and","and","and","and","and","and","and","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cfg_has_atomic_128","cfg_has_atomic_16","cfg_has_atomic_32","cfg_has_atomic_64","cfg_has_atomic_8","cfg_has_atomic_cas","cfg_has_atomic_ptr","cfg_no_atomic_128","cfg_no_atomic_16","cfg_no_atomic_32","cfg_no_atomic_64","cfg_no_atomic_8","cfg_no_atomic_cas","cfg_no_atomic_ptr","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compiler_fence","default","default","default","default","default","default","default","default","default","default","fence","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_byte_add","fetch_byte_sub","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_ptr_add","fetch_ptr_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","hint","into","into","into","into","into","into","into","into","into","into","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","load","load","load","load","load","load","load","load","load","load","neg","neg","neg","neg","neg","neg","neg","neg","new","new","new","new","new","new","new","new","new","new","not","not","not","not","not","not","not","not","not","or","or","or","or","or","or","or","or","or","store","store","store","store","store","store","store","store","store","store","sub","sub","sub","sub","sub","sub","sub","sub","swap","swap","swap","swap","swap","swap","swap","swap","swap","swap","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","xor","xor","xor","xor","xor","xor","xor","xor","xor","spin_loop"],"q":[[0,"portable_atomic"],[438,"portable_atomic::hint"],[439,"core::sync::atomic"],[440,"core::result"],[441,"core::option"],[442,"core::ops::function"],[443,"core::fmt"],[444,"core::fmt"]],"d":["A boolean type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","A raw pointer type which can be safely shared between …","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Logical “and” with a boolean value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Returns a mutable pointer to the underlying <code>bool</code>.","Returns a mutable pointer to the underlying pointer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Stores a value into the <code>bool</code> if the current value is the …","Stores a value into the pointer if the current value is …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the <code>bool</code> if the current value is the …","Stores a value into the pointer if the current value is …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","","Creates an <code>AtomicBool</code> initialized to <code>false</code>.","Creates a null <code>AtomicPtr&lt;T&gt;</code>.","","","","","","","","","","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Logical “and” with a boolean value.","Performs a bitwise “and” operation on the address of …","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Offsets the pointer’s address by adding <code>val</code> <em>bytes</em>, …","Offsets the pointer’s address by subtracting <code>val</code> <em>bytes</em>, …","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Logical “nand” with a boolean value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Logical “not” with a boolean value.","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical “or” with a boolean value.","Performs a bitwise “or” operation on the address of …","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Offsets the pointer’s address by adding <code>val</code> (in units of …","Offsets the pointer’s address by subtracting <code>val</code> (in …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Logical “xor” with a boolean value.","Performs a bitwise “xor” operation on the address of …","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","","","","","","","","","","","","Converts a <code>bool</code> into an <code>AtomicBool</code>.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","","Returns the argument unchanged.","Creates a new <code>AtomicBool</code> from a pointer.","Creates a new <code>AtomicPtr</code> from a pointer.","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Returns a mutable reference to the underlying <code>bool</code>.","Returns a mutable reference to the underlying pointer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Re-export of the <code>core::hint</code> module.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Loads a value from the bool.","Loads a value from the pointer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Creates a new <code>AtomicBool</code>.","Creates a new <code>AtomicPtr</code>.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Logical “not” with a boolean value.","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical “or” with a boolean value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Stores a value into the bool.","Stores a value into the pointer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Stores a value into the bool, returning the previous value.","Stores a value into the pointer, returning the previous …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Logical “xor” with a boolean value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Emits a machine instruction to signal the processor that …"],"i":[0,0,0,0,0,0,0,0,0,0,0,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,19,21,1,5,7,9,11,13,15,17,0,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,21,1,5,7,9,11,13,15,17,19,19,21,21,1,1,5,5,7,7,9,9,11,11,13,13,15,15,17,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,0],"f":[0,0,0,0,0,0,0,0,0,0,0,[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[[19,20,3],4],[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[19,20],[[[21,[-1]]],[],[]],[1,2],[5,6],[7,8],[9,10],[11,12],[13,14],[15,16],[17,18],[[[21,[-1]],18,3],20,[]],[[1,18,3],20],[[5,18,3],20],[[7,18,3],20],[[9,18,3],20],[[11,18,3],20],[[13,18,3],20],[[15,18,3],20],[[17,18,3],20],[[[21,[-1]],18,3],20,[]],[[1,18,3],20],[[5,18,3],20],[[7,18,3],20],[[9,18,3],20],[[11,18,3],20],[[13,18,3],20],[[15,18,3],20],[[17,18,3],20],[[[21,[-1]],18,3],20,[]],[[1,18,3],20],[[5,18,3],20],[[7,18,3],20],[[9,18,3],20],[[11,18,3],20],[[13,18,3],20],[[15,18,3],20],[[17,18,3],20],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,[[19,20,20,3,3],[[22,[20,20]]]],[[[21,[-1]],3,3],22,[]],[[1,2,2,3,3],[[22,[2,2]]]],[[5,6,6,3,3],[[22,[6,6]]]],[[7,8,8,3,3],[[22,[8,8]]]],[[9,10,10,3,3],[[22,[10,10]]]],[[11,12,12,3,3],[[22,[12,12]]]],[[13,14,14,3,3],[[22,[14,14]]]],[[15,16,16,3,3],[[22,[16,16]]]],[[17,18,18,3,3],[[22,[18,18]]]],[[19,20,20,3,3],[[22,[20,20]]]],[[[21,[-1]],3,3],22,[]],[[1,2,2,3,3],[[22,[2,2]]]],[[5,6,6,3,3],[[22,[6,6]]]],[[7,8,8,3,3],[[22,[8,8]]]],[[9,10,10,3,3],[[22,[10,10]]]],[[11,12,12,3,3],[[22,[12,12]]]],[[13,14,14,3,3],[[22,[14,14]]]],[[15,16,16,3,3],[[22,[16,16]]]],[[17,18,18,3,3],[[22,[18,18]]]],0,[[],19],[[],[[21,[-1]]],[]],[[],1],[[],5],[[],7],[[],9],[[],11],[[],13],[[],15],[[],17],0,[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[19,20,3],20],[[[21,[-1]],6,3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[[21,[-1]],6,3],[],[]],[[[21,[-1]],6,3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[19,20,3],20],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[1,3],2],[[5,3],6],[[7,3],8],[[9,3],10],[[11,3],12],[[13,3],14],[[15,3],16],[[17,3],18],[[19,3],20],[[1,3],2],[[5,3],6],[[7,3],8],[[9,3],10],[[11,3],12],[[13,3],14],[[15,3],16],[[17,3],18],[[19,20,3],20],[[[21,[-1]],6,3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[[21,[-1]],6,3],[],[]],[[[21,[-1]],6,3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[19,3,3,-1],[[22,[20,20]]],[[25,[20],[[23,[[24,[20]]]]]]]],[[[21,[-1]],3,3,-2],22,[],[[25,[],[[23,[24]]]]]],[[1,3,3,-1],[[22,[2,2]]],[[25,[2],[[23,[[24,[2]]]]]]]],[[5,3,3,-1],[[22,[6,6]]],[[25,[6],[[23,[[24,[6]]]]]]]],[[7,3,3,-1],[[22,[8,8]]],[[25,[8],[[23,[[24,[8]]]]]]]],[[9,3,3,-1],[[22,[10,10]]],[[25,[10],[[23,[[24,[10]]]]]]]],[[11,3,3,-1],[[22,[12,12]]],[[25,[12],[[23,[[24,[12]]]]]]]],[[13,3,3,-1],[[22,[14,14]]],[[25,[14],[[23,[[24,[14]]]]]]]],[[15,3,3,-1],[[22,[16,16]]],[[25,[16],[[23,[[24,[16]]]]]]]],[[17,3,3,-1],[[22,[18,18]]],[[25,[18],[[23,[[24,[18]]]]]]]],[[19,20,3],20],[[[21,[-1]],6,3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[[19,26],27],[[[21,[-1]],26],27,[]],[[[21,[-1]],26],27,[]],[[1,26],27],[[5,26],27],[[7,26],27],[[9,26],27],[[11,26],27],[[13,26],27],[[15,26],27],[[17,26],27],[20,19],[-1,-1,[]],[[],[[21,[-1]]],[]],[-1,-1,[]],[-1,-1,[]],[2,1],[6,5],[-1,-1,[]],[8,7],[-1,-1,[]],[-1,-1,[]],[10,9],[12,11],[-1,-1,[]],[-1,-1,[]],[14,13],[-1,-1,[]],[16,15],[18,17],[-1,-1,[]],[20,19],[[],[[21,[-1]]],[]],[2,1],[6,5],[8,7],[10,9],[12,11],[14,13],[16,15],[18,17],[19,20],[[[21,[-1]]],[],[]],[1,2],[5,6],[7,8],[9,10],[11,12],[13,14],[15,16],[17,18],0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[19,20],[[[21,[-1]]],[],[]],[1,2],[5,6],[7,8],[9,10],[11,12],[13,14],[15,16],[17,18],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[],20],[[19,3],20],[[[21,[-1]],3],[],[]],[[1,3],2],[[5,3],6],[[7,3],8],[[9,3],10],[[11,3],12],[[13,3],14],[[15,3],16],[[17,3],18],[[1,3],4],[[5,3],4],[[7,3],4],[[9,3],4],[[11,3],4],[[13,3],4],[[15,3],4],[[17,3],4],[20,19],[[],[[21,[-1]]],[]],[2,1],[6,5],[8,7],[10,9],[12,11],[14,13],[16,15],[18,17],[[19,3],4],[[1,3],4],[[5,3],4],[[7,3],4],[[9,3],4],[[11,3],4],[[13,3],4],[[15,3],4],[[17,3],4],[[19,20,3],4],[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[[19,20,3],4],[[[21,[-1]],3],4,[]],[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[[19,20,3],20],[[[21,[-1]],3],[],[]],[[1,2,3],2],[[5,6,3],6],[[7,8,3],8],[[9,10,3],10],[[11,12,3],12],[[13,14,3],14],[[15,16,3],16],[[17,18,3],18],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,[[22,[-2]]],[],[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[-1,28,[]],[[19,20,3],4],[[1,2,3],4],[[5,6,3],4],[[7,8,3],4],[[9,10,3],4],[[11,12,3],4],[[13,14,3],4],[[15,16,3],4],[[17,18,3],4],[[],4]],"c":[],"p":[[5,"AtomicIsize",0],[1,"isize"],[6,"Ordering",439],[1,"tuple"],[5,"AtomicUsize",0],[1,"usize"],[5,"AtomicI8",0],[1,"i8"],[5,"AtomicU8",0],[1,"u8"],[5,"AtomicI16",0],[1,"i16"],[5,"AtomicU16",0],[1,"u16"],[5,"AtomicI32",0],[1,"i32"],[5,"AtomicU32",0],[1,"u32"],[5,"AtomicBool",0],[1,"bool"],[5,"AtomicPtr",0],[6,"Result",440],[17,"Output"],[6,"Option",441],[10,"FnMut",442],[5,"Formatter",443],[8,"Result",443],[5,"TypeId",444]],"b":[[234,"impl-Pointer-for-AtomicPtr%3CT%3E"],[235,"impl-Debug-for-AtomicPtr%3CT%3E"]]}],\
["r0",{"doc":"Memory initialization code (“crt0”) written in Rust.","t":"KHH","n":["Word","init_data","zero_bss"],"q":[[0,"r0"]],"d":["Trait for machine word types.","Initializes the <code>.data</code> section by copying it from the …","Zeroes the <code>.bss</code> section."],"i":[0,0,0],"f":[0,[[],1],[[],1]],"c":[],"p":[[1,"tuple"]],"b":[]}],\
["rand_core",{"doc":"Random number generation traits","t":"TKKFTKRKMCNNNMNNNNNMCNCMMNNMNNNFFKRRNNNNNNNOONNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNHHHHHHHH","n":["CUSTOM_START","CryptoRng","CryptoRngCore","Error","INTERNAL_START","RngCore","Seed","SeedableRng","as_rngcore","block","borrow","borrow_mut","code","fill_bytes","fmt","fmt","from","from","from_rng","from_seed","impls","into","le","next_u32","next_u64","raw_os_error","seed_from_u64","try_fill_bytes","try_from","try_into","type_id","BlockRng","BlockRng64","BlockRngCore","Item","Results","as_rngcore","borrow","borrow","borrow_mut","borrow_mut","clone","clone","core","core","fill_bytes","fill_bytes","fmt","fmt","from","from","from_rng","from_rng","from_seed","from_seed","generate","generate_and_set","generate_and_set","index","index","into","into","new","new","next_u32","next_u32","next_u64","next_u64","reset","reset","seed_from_u64","seed_from_u64","try_fill_bytes","try_fill_bytes","try_from","try_from","try_into","try_into","type_id","type_id","fill_bytes_via_next","fill_via_u32_chunks","fill_via_u64_chunks","next_u32_via_fill","next_u64_via_fill","next_u64_via_u32","read_u32_into","read_u64_into"],"q":[[0,"rand_core"],[31,"rand_core::block"],[80,"rand_core::impls"],[86,"rand_core::le"],[88,"core::num::nonzero"],[89,"core::option"],[90,"core::fmt"],[91,"core::fmt"],[92,"core::marker"],[93,"core::default"],[94,"core::convert"],[95,"core::any"],[96,"core::clone"],[97,"core::fmt"]],"d":["Codes at or above this point can be used by users to …","A marker trait used to indicate that an <code>RngCore</code> or …","An extension trait that is automatically implemented for …","Error type of random number generators","Codes below this point represent OS Errors (i.e. positive …","The core of a random number generator.","Seed type, which is restricted to types …","A random number generator that can be explicitly seeded.","Upcast to an <code>RngCore</code> trait object.","The <code>BlockRngCore</code> trait and implementation helpers","","","Retrieve the error code, if any.","Fill <code>dest</code> with random data.","","","Returns the argument unchanged.","","Create a new PRNG seeded from another <code>Rng</code>.","Create a new PRNG using the given seed.","Helper functions for implementing <code>RngCore</code> functions.","Calls <code>U::from(self)</code>.","Little-Endian utilities","Return the next random <code>u32</code>.","Return the next random <code>u64</code>.","Extract the raw OS error code (if this error came from the …","Create a new PRNG using a <code>u64</code> seed.","Fill <code>dest</code> entirely with random data.","","","","A wrapper type implementing <code>RngCore</code> for some type …","A wrapper type implementing <code>RngCore</code> for some type …","A trait for RNGs which do not generate random numbers …","Results element type, e.g. <code>u32</code>.","Results type. This is the ‘block’ an RNG implementing …","","","","","","","","The <em>core</em> part of the RNG, implementing the <code>generate</code> …","The <em>core</em> part of the RNG, implementing the <code>generate</code> …","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","","","","Generate a new block of results.","Generate a new set of results immediately, setting the …","Generate a new set of results immediately, setting the …","Get the index into the result buffer.","Get the index into the result buffer.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Create a new <code>BlockRng</code> from an existing RNG implementing …","Create a new <code>BlockRng</code> from an existing RNG implementing …","","","","","Reset the number of available results. This will force a …","Reset the number of available results. This will force a …","","","","","","","","","","","Implement <code>fill_bytes</code> via <code>next_u64</code> and <code>next_u32</code>, …","Implement <code>fill_bytes</code> by reading chunks from the output …","Implement <code>fill_bytes</code> by reading chunks from the output …","Implement <code>next_u32</code> via <code>fill_bytes</code>, little-endian order.","Implement <code>next_u64</code> via <code>fill_bytes</code>, little-endian order.","Implement <code>next_u64</code> via <code>next_u32</code>, little-endian order.","Reads unsigned 32 bit integers from <code>src</code> into <code>dst</code>.","Reads unsigned 64 bit integers from <code>src</code> into <code>dst</code>."],"i":[3,0,0,0,3,0,12,0,1,0,3,3,3,2,3,3,3,3,12,12,0,3,0,2,2,3,12,2,3,3,3,0,0,0,23,23,21,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,23,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,0,0,0,0,0,0,0,0],"f":[0,0,0,0,0,0,0,0,[1,2],0,[-1,-2,[],[]],[-1,-2,[],[]],[3,[[5,[4]]]],[[2,[7,[6]]],8],[[3,9],10],[[3,9],10],[-1,-1,[]],[4,3],[-1,[[13,[[12,[],[[11,[-2]]]],3]]],2,[14,15,[16,[[7,[6]]]]]],[-1,[[12,[],[[11,[-1]]]]],[14,15,[16,[[7,[6]]]]]],0,[-1,-2,[],[]],0,[2,17],[2,18],[3,[[5,[19]]]],[18,[[12,[],[[11,[-1]]]]],[14,15,[16,[[7,[6]]]]]],[[2,[7,[6]]],[[13,[8,3]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,20,[]],0,0,0,0,0,[-1,2,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[21,[-1]]],[[21,[-1]]],[22,23,14]],[[[24,[-1]]],[[24,[-1]]],[22,23,14]],0,0,[[[21,[-1]],[7,[6]]],8,[[23,[],[[25,[17]]]]]],[[[24,[-1]],[7,[6]]],8,[[23,[],[[25,[18]]]]]],[[[21,[-1]],9],10,[23,26]],[[[24,[-1]],9],10,[23,26]],[-1,-1,[]],[-1,-1,[]],[-1,[[13,[[21,[-2]],3]]],2,[23,12]],[-1,[[13,[[24,[-2]],3]]],2,[23,12]],[-1,[[21,[-2]]],[],[23,12]],[-1,[[24,[-2]]],[],[23,12]],[[[23,[],[[25,[-1]],[27,[-2]]]],-2],8,[],[[28,[[7,[-1]]]],[16,[[7,[-1]]]],15]],[[[21,[-1]],29],8,23],[[[24,[-1]],29],8,23],[[[21,[-1]]],29,23],[[[24,[-1]]],29,23],[-1,-2,[],[]],[-1,-2,[],[]],[-1,[[21,[-1]]],23],[-1,[[24,[-1]]],23],[[[21,[-1]]],17,[[23,[],[[25,[17]]]]]],[[[24,[-1]]],17,[[23,[],[[25,[18]]]]]],[[[21,[-1]]],18,[[23,[],[[25,[17]]]]]],[[[24,[-1]]],18,[[23,[],[[25,[18]]]]]],[[[21,[-1]]],8,23],[[[24,[-1]]],8,23],[18,[[21,[-1]]],[23,12]],[18,[[24,[-1]]],[23,12]],[[[21,[-1]],[7,[6]]],[[13,[8,3]]],[[23,[],[[25,[17]]]]]],[[[24,[-1]],[7,[6]]],[[13,[8,3]]],[[23,[],[[25,[18]]]]]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,[[13,[-2]]],[],[]],[-1,20,[]],[-1,20,[]],[[-1,[7,[6]]],8,[2,14]],[[[7,[17]],[7,[6]]],[[8,[29,29]]]],[[[7,[18]],[7,[6]]],[[8,[29,29]]]],[-1,17,[2,14]],[-1,18,[2,14]],[-1,18,[2,14]],[[[7,[6]],[7,[17]]],8],[[[7,[6]],[7,[18]]],8]],"c":[],"p":[[10,"CryptoRngCore",0],[10,"RngCore",0],[5,"Error",0],[5,"NonZeroU32",88],[6,"Option",89],[1,"u8"],[1,"slice"],[1,"tuple"],[5,"Formatter",90],[8,"Result",90],[17,"Seed"],[10,"SeedableRng",0],[6,"Result",91],[10,"Sized",92],[10,"Default",93],[10,"AsMut",94],[1,"u32"],[1,"u64"],[1,"i32"],[5,"TypeId",95],[5,"BlockRng",31],[10,"Clone",96],[10,"BlockRngCore",31],[5,"BlockRng64",31],[17,"Item"],[10,"Debug",90],[17,"Results"],[10,"AsRef",94],[1,"usize"]],"b":[[14,"impl-Display-for-Error"],[15,"impl-Debug-for-Error"]]}],\
["scopeguard",{"doc":"A scope guard will run a given closure when it goes out of …","t":"GFKNNNNQNNNNNNNHNNNMNNNNNNNN","n":["Always","ScopeGuard","Strategy","borrow","borrow","borrow_mut","borrow_mut","defer","deref","deref_mut","drop","fmt","fmt","from","from","guard","into","into","into_inner","should_run","should_run","try_from","try_from","try_into","try_into","type_id","type_id","with_strategy"],"q":[[0,"scopeguard"],[28,"core::ops::function"],[29,"core::fmt"],[30,"core::fmt"],[31,"core::any"]],"d":["Always run on scope exit.","<code>ScopeGuard</code> is a scope guard that may own a protected value.","Controls in which cases the associated code should be run","","","","","Macro to create a <code>ScopeGuard</code> (always run).","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Create a new <code>ScopeGuard</code> owning <code>v</code> and with deferred closure …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","“Defuse” the guard and extract the value without …","Return <code>true</code> if the guard’s associated code should run …","","","","","","","","Create a <code>ScopeGuard</code> that owns <code>v</code> (accessible through deref) …"],"i":[0,0,0,1,8,1,8,0,1,1,1,1,8,1,8,0,1,8,1,3,8,1,8,1,8,1,8,1],"f":[0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],0,[[[1,[-1,-2,-3]]],-1,[],[[2,[-1]]],3],[[[1,[-1,-2,-3]]],-1,[],[[2,[-1]]],3],[[[1,[-1,-2,-3]]],4,[],[[2,[-1]]],3],[[[1,[-1,-2,-3]],5],6,7,[[2,[-1]]],3],[[8,5],6],[-1,-1,[]],[-1,-1,[]],[[-1,-2],[[1,[-1,-2,8]]],[],[[2,[-1]]]],[-1,-2,[],[]],[-1,-2,[],[]],[[[1,[-1,-2,-3]]],-1,[],[[2,[-1]]],3],[[],9],[[],9],[-1,[[10,[-2]]],[],[]],[-1,[[10,[-2]]],[],[]],[-1,[[10,[-2]]],[],[]],[-1,[[10,[-2]]],[],[]],[-1,11,[]],[-1,11,[]],[[-1,-2],[[1,[-1,-2,-3]]],[],[[2,[-1]]],3]],"c":[],"p":[[5,"ScopeGuard",0],[10,"FnOnce",28],[10,"Strategy",0],[1,"tuple"],[5,"Formatter",29],[8,"Result",29],[10,"Debug",29],[6,"Always",0],[1,"bool"],[6,"Result",30],[5,"TypeId",31]],"b":[]}],\
["spin",{"doc":"This crate provides spin-based versions of the primitives …","t":"IIIEIEIEIIECCCCCCCFFNNNNNNNNNNNNNNNNNFNNNNNNNNNNNNNIIIIIIFFEENNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNTFNNNNNNNNNNNNNNNNNNNNNNNNNNFKFNNNNNNNNMNNNNNNNNFFFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN","n":["Barrier","Lazy","Mutex","MutexGuard","Once","RelaxStrategy","RwLock","RwLockReadGuard","RwLockUpgradableGuard","RwLockWriteGuard","Spin","barrier","lazy","lock_api","mutex","once","relax","rwlock","Barrier","BarrierWaitResult","borrow","borrow","borrow_mut","borrow_mut","from","from","into","into","is_leader","new","try_from","try_from","try_into","try_into","type_id","type_id","wait","Lazy","as_mut_ptr","borrow","borrow_mut","default","deref","fmt","force","from","into","new","try_from","try_into","type_id","Mutex","MutexGuard","RwLock","RwLockReadGuard","RwLockUpgradableReadGuard","RwLockWriteGuard","Mutex","MutexGuard","SpinMutex","SpinMutexGuard","borrow","borrow","borrow_mut","borrow_mut","default","deref","deref_mut","fmt","fmt","fmt","force_unlock","from","from","from","from","get_mut","into","into","into_inner","is_locked","is_locked","leak","lock","lock","new","spin","try_from","try_from","try_into","try_into","try_lock","try_lock","type_id","type_id","unlock","SpinMutex","SpinMutexGuard","as_mut_ptr","borrow","borrow","borrow_mut","borrow_mut","default","deref","deref_mut","drop","fmt","fmt","fmt","force_unlock","from","from","from","from","get_mut","into","into","into_inner","is_locked","is_locked","leak","lock","lock","new","try_from","try_from","try_into","try_into","try_lock","try_lock","type_id","type_id","unlock","INIT","Once","as_mut_ptr","borrow","borrow_mut","call_once","default","drop","fmt","from","from","from","get","get_mut","get_mut_unchecked","get_unchecked","initialized","into","into_inner_unchecked","is_completed","new","poll","try_call_once","try_from","try_into","try_into_inner","type_id","wait","Loop","RelaxStrategy","Spin","borrow","borrow","borrow_mut","borrow_mut","from","from","into","into","relax","relax","relax","try_from","try_from","try_into","try_into","type_id","type_id","RwLock","RwLockReadGuard","RwLockUpgradableGuard","RwLockWriteGuard","as_mut_ptr","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","default","deref","deref","deref","deref_mut","downgrade","downgrade","downgrade","downgrade_to_upgradeable","drop","drop","drop","fmt","fmt","fmt","fmt","fmt","fmt","fmt","force_read_decrement","force_write_unlock","from","from","from","from","from","from","get_mut","into","into","into","into","into_inner","is_locked","leak","leak","leak","lock_exclusive","lock_shared","lock_upgradable","new","read","reader_count","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_lock_exclusive","try_lock_shared","try_lock_upgradable","try_read","try_upgrade","try_upgrade","try_upgradeable_read","try_write","type_id","type_id","type_id","type_id","unlock_exclusive","unlock_shared","unlock_upgradable","upgrade","upgrade","upgradeable_read","write","writer_count"],"q":[[0,"spin"],[18,"spin::barrier"],[37,"spin::lazy"],[51,"spin::lock_api"],[57,"spin::mutex"],[96,"spin::mutex::spin"],[134,"spin::once"],[162,"spin::relax"],[182,"spin::rwlock"],[266,"core::result"],[267,"core::any"],[268,"core::default"],[269,"core::ops::function"],[270,"core::fmt"],[271,"core::fmt"],[272,"core::fmt"]],"d":["A primitive that synchronizes the execution of multiple …","A value which is initialized on the first access. See …","A primitive that synchronizes the execution of multiple …","","A primitive that provides lazy one-time initialization. …","","A lock that provides data access to either one writer or …","","A guard that provides immutable data access but can be …","A guard that provides mutable data access. See …","","Synchronization primitive allowing multiple threads to …","Synchronization primitives for lazy evaluation.","Spin synchronisation primitives, but compatible with …","Locks that have the same behaviour as a mutex.","Synchronization primitives for one-time evaluation.","Strategies that determine the behaviour of locks when …","A lock that provides data access to either one writer or …","A primitive that synchronizes the execution of multiple …","A <code>BarrierWaitResult</code> is returned by <code>wait</code> when all threads …","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Returns whether this thread from <code>wait</code> is the “leader …","Creates a new barrier that can block a given number of …","","","","","","","Blocks the current thread until all threads have …","A value which is initialized on the first access.","Retrieves a mutable pointer to the inner data.","","","Creates a new lazy value using <code>Default</code> as the initializing …","","","Forces the evaluation of this lazy value and returns a …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Creates a new lazy value with the given initializing …","","","","A lock that provides mutually exclusive data access …","A guard that provides mutable data access (compatible with …","A lock that provides data access to either one writer or …","A guard that provides immutable data access (compatible …","A guard that provides immutable data access but can be …","A guard that provides mutable data access (compatible with …","A spin-based lock providing mutually exclusive access to …","A generic guard that will protect some data access and …","","","","","","","","","","","","","Force unlock this <code>Mutex</code>.","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns a mutable reference to the underlying data.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Consumes this <code>Mutex</code> and unwraps the underlying data.","Returns <code>true</code> if the lock is currently held.","","Leak the lock guard, yielding a mutable reference to the …","","Locks the <code>Mutex</code> and returns a guard that permits access to …","Creates a new <code>Mutex</code> wrapping the supplied data.","A naïve spinning mutex.","","","","","Try to lock this <code>Mutex</code>, returning a lock guard if …","","","","","A spin lock providing mutually exclusive access to data.","A guard that provides mutable data access.","Returns a mutable pointer to the underlying data.","","","","","","","","The dropping of the MutexGuard will release the lock it …","","","","Force unlock this <code>SpinMutex</code>.","","Returns the argument unchanged.","","Returns the argument unchanged.","Returns a mutable reference to the underlying data.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Consumes this <code>SpinMutex</code> and unwraps the underlying data.","Returns <code>true</code> if the lock is currently held.","","Leak the lock guard, yielding a mutable reference to the …","Locks the <code>SpinMutex</code> and returns a guard that permits …","","Creates a new <code>SpinMutex</code> wrapping the supplied data.","","","","","Try to lock this <code>SpinMutex</code>, returning a lock guard if …","","","","","Initialization constant of <code>Once</code>.","A primitive that provides lazy one-time initialization.","Retrieve a pointer to the inner data.","","","Performs an initialization routine once and only once. The …","","","","Returns the argument unchanged.","","","Returns a reference to the inner value if the <code>Once</code> has …","Returns a mutable reference to the inner value if the <code>Once</code> …","Returns a mutable reference to the inner value","Returns a reference to the inner value on the unchecked …","Creates a new initialized <code>Once</code>.","Calls <code>U::from(self)</code>.","Returns a the inner value if the <code>Once</code> has been initialized.","Checks whether the value has been initialized.","Creates a new <code>Once</code>.","Like <code>Once::get</code>, but will spin if the <code>Once</code> is in the …","This method is similar to <code>call_once</code>, but allows the given …","","","Returns a the inner value if the <code>Once</code> has been initialized.","","Spins until the <code>Once</code> contains a value.","A strategy that rapidly spins, without telling the CPU to …","A trait implemented by spinning relax strategies.","A strategy that rapidly spins while informing the CPU that …","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Perform the relaxing operation during a period of …","","","","","","","","","A lock that provides data access to either one writer or …","A guard that provides immutable data access.","A guard that provides immutable data access but can be …","A guard that provides mutable data access.","Returns a mutable pointer to the underying data.","","","","","","","","","","","","","","","Downgrades the writable lock guard to a readable, shared …","Downgrades the upgradeable lock guard to a readable, …","Downgrades the writable lock guard to an upgradable, …","","","","","","","","","","","Force decrement the reader count.","Force unlock exclusive write access.","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns a mutable reference to the underlying data.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Consumes this <code>RwLock</code>, returning the underlying data.","","Leak the lock guard, yielding a reference to the …","Leak the lock guard, yielding a mutable reference to the …","Leak the lock guard, yielding a reference to the …","","","","Creates a new spinlock wrapping the supplied data.","Locks this rwlock with shared read access, blocking the …","Return the number of readers that currently hold the lock …","","","","","","","","","","","","Attempt to acquire this lock with shared read access.","","Tries to upgrade an upgradeable lock guard to a writable …","Tries to obtain an upgradeable lock guard.","Attempt to lock this rwlock with exclusive write access.","","","","","","","","","Upgrades an upgradeable lock guard to a writable lock …","Obtain a readable lock guard that can later be upgraded to …","Lock this rwlock with exclusive write access, blocking the …","Return the number of writers that currently hold the lock."],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,1,4,1,4,1,4,1,1,4,4,1,4,1,4,1,4,0,8,8,8,8,8,8,8,8,8,8,8,8,8,0,0,0,0,0,0,0,0,0,0,15,17,15,17,15,17,17,15,17,17,15,15,15,15,17,15,15,17,15,15,15,17,15,15,15,0,15,17,15,17,15,15,15,17,15,0,0,22,22,23,22,23,22,23,23,23,22,23,23,22,22,22,22,23,22,22,23,22,22,22,23,22,22,22,22,23,22,23,22,22,22,23,22,24,0,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,24,0,0,0,29,30,29,30,29,30,29,30,7,29,30,29,30,29,30,29,30,0,0,0,0,25,25,26,27,28,25,26,27,28,25,26,27,28,27,25,27,28,27,26,27,28,25,26,26,27,27,28,28,25,25,25,25,25,26,27,28,25,25,26,27,28,25,25,26,27,28,25,25,25,25,25,25,25,26,27,28,25,26,27,28,25,25,25,25,25,28,25,25,25,26,27,28,25,25,25,25,28,25,25,25],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[1,2],[3,[[4,[-1]]],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,6,[]],[-1,6,[]],[[[4,[-1]]],1,7],0,[[[8,[-1,-2,-3]]],[],[],[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],[[8,[-1,-2]]],9,[]],[[[8,[-1,-2,-3]]],-1,[],[[11,[],[[10,[-1]]]]],7],[[[8,[-1,-2,-3]],12],13,14,[],[]],[[[8,[-1,-2,-3]]],-1,[],[[11,[],[[10,[-1]]]]],7],[-1,-1,[]],[-1,-2,[],[]],[-1,[[8,[-2,-1,-3]]],[],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,6,[]],0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],[[15,[-1,-2]]],[16,9],[]],[[[17,[-1]]],-1,16],[[[17,[-1]]],-1,16],[[[15,[-1,-2]],12],13,[16,14],[]],[[[17,[-1]],12],13,[16,14]],[[[17,[-1]],12],13,[16,18]],[[[15,[-1,-2]]],19,16,[]],[-1,[[15,[-1,-2]]],[],[]],[20,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[15,[-1,-2]]],-1,16,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[15,[-1,-2]]],-1,[],[]],[[[15,[-1,-2]]],2,16,[]],[[[15,[19,-1]]],2,7],[[[17,[-1]]],-1,16],[[[15,[19,-1]]],19,7],[[[15,[-1,-2]]],[[17,[-1]]],16,7],[-1,[[15,[-1,-2]]],[],[]],0,[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[[[15,[-1,-2]]],[[21,[[17,[-1]]]]],16,[]],[[[15,[19,-1]]],2,7],[-1,6,[]],[-1,6,[]],[[[15,[19,-1]]],19,7],0,0,[[[22,[-1,-2]]],[],[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],[[22,[-1,-2]]],[16,9],[]],[[[23,[-1]]],-1,16],[[[23,[-1]]],-1,16],[[[23,[-1]]],19,16],[[[22,[-1,-2]],12],13,[16,14],[]],[[[23,[-1]],12],13,[16,18]],[[[23,[-1]],12],13,[16,14]],[[[22,[-1,-2]]],19,16,[]],[20,-1,[]],[-1,-1,[]],[-1,[[22,[-1,-2]]],[],[]],[-1,-1,[]],[[[22,[-1,-2]]],-1,16,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[22,[-1,-2]]],-1,[],[]],[[[22,[-1,-2]]],2,16,[]],[[[22,[19,-1]]],2,7],[[[23,[-1]]],-1,16],[[[22,[-1,-2]]],[[23,[-1]]],16,7],[[[22,[19,-1]]],19,7],[-1,[[22,[-1,-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[[[22,[-1,-2]]],[[21,[[23,[-1]]]]],16,[]],[[[22,[19,-1]]],2,7],[-1,6,[]],[-1,6,[]],[[[22,[19,-1]]],19,7],0,0,[[[24,[-1,-2]]],[],[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[24,[-1,-2]],-3],-1,[],7,[[11,[],[[10,[-1]]]]]],[[],[[24,[-1,-2]]],[],[]],[[[24,[-1,-2]]],19,[],[]],[[[24,[-1,-2]],12],13,14,[]],[-1,-1,[]],[20,-1,[]],[-1,[[24,[-1,-2]]],[],[]],[[[24,[-1,-2]]],[[21,[-1]]],[],[]],[[[24,[-1,-2]]],[[21,[-1]]],[],[]],[[[24,[-1,-2]]],-1,[],[]],[[[24,[-1,-2]]],-1,[],[]],[-1,[[24,[-1,-2]]],[],[]],[-1,-2,[],[]],[[[24,[-1,-2]]],-1,[],[]],[[[24,[-1,-2]]],2,[],[]],[[],[[24,[-1,-2]]],[],[]],[[[24,[-1,-2]]],[[21,[-1]]],[],7],[[[24,[-1,-2]],-4],[[5,[-1,-3]]],[],7,[],[[11,[],[[10,[[5,[-1,-3]]]]]]]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[[[24,[-1,-2]]],[[21,[-1]]],[],[]],[-1,6,[]],[[[24,[-1,-2]]],-1,[],7],0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],19],[[],19],[[],19],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,6,[]],[-1,6,[]],0,0,0,0,[[[25,[-1,-2]]],[],[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],[[25,[-1,-2]]],[16,9],[]],[[[26,[-1]]],-1,16],[[[27,[-1,-2]]],-1,16,[]],[[[28,[-1,-2]]],-1,16,[]],[[[27,[-1,-2]]],-1,16,[]],[[[25,[19,-1]]],19,7],[[[27,[-1,-2]]],[[26,[-1]]],16,[]],[[[28,[-1,-2]]],[[26,[-1]]],16,[]],[[[27,[-1,-2]]],[[28,[-1,-2]]],16,[]],[[[26,[-1]]],19,16],[[[27,[-1,-2]]],19,16,[]],[[[28,[-1,-2]]],19,16,[]],[[[25,[-1,-2]],12],13,[16,14],[]],[[[26,[-1]],12],13,[16,18]],[[[26,[-1]],12],13,[16,14]],[[[27,[-1,-2]],12],13,[16,18],[]],[[[27,[-1,-2]],12],13,[16,14],[]],[[[28,[-1,-2]],12],13,[16,18],[]],[[[28,[-1,-2]],12],13,[16,14],[]],[[[25,[-1,-2]]],19,16,[]],[[[25,[-1,-2]]],19,16,[]],[-1,[[25,[-1,-2]]],[],[]],[20,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[[[25,[-1,-2]]],-1,16,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[25,[-1,-2]]],-1,[],[]],[[[25,[19,-1]]],2,7],[[[26,[-1]]],-1,16],[[[27,[-1,-2]]],-1,16,[]],[[[28,[-1,-2]]],-1,16,[]],[[[25,[19,-1]]],19,7],[[[25,[19,-1]]],19,7],[[[25,[19,-1]]],19,7],[-1,[[25,[-1,-2]]],[],[]],[[[25,[-1,-2]]],[[26,[-1]]],16,7],[[[25,[-1,-2]]],3,16,[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[-1,[[5,[-2]]],[],[]],[[[25,[19,-1]]],2,7],[[[25,[19,-1]]],2,7],[[[25,[19,-1]]],2,7],[[[25,[-1,-2]]],[[21,[[26,[-1]]]]],16,[]],[[[25,[19,-1]]],2,7],[[[28,[-1,-2]]],[[5,[[27,[-1,-2]],[28,[-1,-2]]]]],16,[]],[[[25,[-1,-2]]],[[21,[[28,[-1,-2]]]]],16,[]],[[[25,[-1,-2]]],[[21,[[27,[-1,-2]]]]],16,[]],[-1,6,[]],[-1,6,[]],[-1,6,[]],[-1,6,[]],[[[25,[19,-1]]],19,7],[[[25,[19,-1]]],19,7],[[[25,[19,-1]]],19,7],[[[25,[19,-1]]],19,7],[[[28,[-1,-2]]],[[27,[-1,-2]]],16,7],[[[25,[-1,-2]]],[[28,[-1,-2]]],16,7],[[[25,[-1,-2]]],[[27,[-1,-2]]],16,7],[[[25,[-1,-2]]],3,16,[]]],"c":[],"p":[[5,"BarrierWaitResult",18],[1,"bool"],[1,"usize"],[5,"Barrier",18],[6,"Result",266],[5,"TypeId",267],[10,"RelaxStrategy",162],[5,"Lazy",37],[10,"Default",268],[17,"Output"],[10,"FnOnce",269],[5,"Formatter",270],[8,"Result",270],[10,"Debug",270],[5,"Mutex",57],[10,"Sized",271],[5,"MutexGuard",57],[10,"Display",270],[1,"tuple"],[1,"never"],[6,"Option",272],[5,"SpinMutex",96],[5,"SpinMutexGuard",96],[5,"Once",134],[5,"RwLock",182],[5,"RwLockReadGuard",182],[5,"RwLockWriteGuard",182],[5,"RwLockUpgradableGuard",182],[5,"Spin",162],[5,"Loop",162]],"b":[[69,"impl-Debug-for-MutexGuard%3C\'a,+T%3E"],[70,"impl-Display-for-MutexGuard%3C\'a,+T%3E"],[80,"impl-Mutex%3CT,+R%3E"],[81,"impl-RawMutex-for-Mutex%3C(),+R%3E"],[83,"impl-RawMutex-for-Mutex%3C(),+R%3E"],[84,"impl-Mutex%3CT,+R%3E"],[91,"impl-Mutex%3CT,+R%3E"],[92,"impl-RawMutex-for-Mutex%3C(),+R%3E"],[108,"impl-Display-for-SpinMutexGuard%3C\'a,+T%3E"],[109,"impl-Debug-for-SpinMutexGuard%3C\'a,+T%3E"],[119,"impl-SpinMutex%3CT,+R%3E"],[120,"impl-RawMutex-for-SpinMutex%3C(),+R%3E"],[122,"impl-SpinMutex%3CT,+R%3E"],[123,"impl-RawMutex-for-SpinMutex%3C(),+R%3E"],[129,"impl-SpinMutex%3CT,+R%3E"],[130,"impl-RawMutex-for-SpinMutex%3C(),+R%3E"],[208,"impl-Display-for-RwLockReadGuard%3C\'rwlock,+T%3E"],[209,"impl-Debug-for-RwLockReadGuard%3C\'rwlock,+T%3E"],[210,"impl-Display-for-RwLockWriteGuard%3C\'rwlock,+T,+R%3E"],[211,"impl-Debug-for-RwLockWriteGuard%3C\'rwlock,+T,+R%3E"],[212,"impl-Display-for-RwLockUpgradableGuard%3C\'rwlock,+T,+R%3E"],[213,"impl-Debug-for-RwLockUpgradableGuard%3C\'rwlock,+T,+R%3E"]]}],\
["stable_deref_trait",{"doc":"This module defines an unsafe marker trait, StableDeref, …","t":"KK","n":["CloneStableDeref","StableDeref"],"q":[[0,"stable_deref_trait"]],"d":["An unsafe marker trait for types where clones deref to the …","An unsafe marker trait for types that deref to a stable …"],"i":[0,0],"f":[0,0],"c":[],"p":[],"b":[]}],\
["strum",{"doc":"Strum","t":"YKYTYKYYYYKYKYYYYYKYRRGYTTTKKKPCMNNNNNNNMMNMMMNNMMNNNM","n":["AsRefStr","AsStaticRef","AsStaticStr","COUNT","Display","EnumCount","EnumCount","EnumDiscriminants","EnumIs","EnumIter","EnumMessage","EnumMessage","EnumProperty","EnumProperty","EnumString","EnumTryAs","EnumVariantNames","FromRepr","IntoEnumIterator","IntoStaticStr","Iterator","Iterator","ParseError","ToString","VARIANTS","VARIANT_COUNT","VARIANT_NAMES","VariantIterator","VariantMetadata","VariantNames","VariantNotFound","additional_attributes","as_static","borrow","borrow_mut","clone","eq","fmt","from","get_bool","get_detailed_message","get_documentation","get_int","get_message","get_serializations","get_str","hash","into","iter","iter","try_from","try_into","type_id","variant_name"],"q":[[0,"strum"],[54,"core::marker"],[55,"core::fmt"],[56,"core::fmt"],[57,"core::hash"],[58,"core::result"],[59,"core::any"]],"d":["Converts enum variants to <code>&amp;&#39;static str</code>.","A cheap reference-to-reference conversion. Used to convert …","","","Converts enum variants to strings.","A trait for capturing the number of variants in Enum. This …","Add a constant <code>usize</code> equal to the number of variants.","Generate a new type with only the discriminant names.","Generated <code>is_*()</code> methods for each variant. E.g. …","Creates a new type that iterates of the variants of an …","Associates additional pieces of information with an Enum. …","Add a verbose message to an enum variant.","<code>EnumProperty</code> is a trait that makes it possible to store …","Add custom properties to enum variants.","Converts strings to enum variants based on their name.","Generated <code>try_as_*()</code> methods for all tuple-style variants. …","Implements <code>Strum::VariantNames</code> which adds an associated …","Add a function to enum that allows accessing variants by …","This trait designates that an <code>Enum</code> can be iterated over. …","Implements <code>From&lt;MyEnum&gt; for &amp;&#39;static str</code> on an enum.","","","The <code>ParseError</code> enum is a collection of all the possible …","implements <code>std::string::ToString</code> on an enum","Names of the variants of this enum","","","","","A trait for retrieving the names of each variant in Enum. …","","Documentation for Additional Attributes","","","","","","","Returns the argument unchanged.","","","Get the doc comment associated with a variant if it exists.","","","","","","Calls <code>U::from(self)</code>.","","","","","",""],"i":[0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,20,0,0,21,17,17,0,0,0,3,0,1,3,3,3,3,3,3,7,10,10,7,10,10,7,3,3,19,20,3,3,3,17],"f":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[1,-1,2],[-1,-2,[],[]],[-1,-2,[],[]],[3,3],[[3,3],4],[[3,5],6],[-1,-1,[]],[[7,8],[[9,[4]]]],[10,[[9,[8]]]],[10,[[9,[8]]]],[[7,8],[[9,[11]]]],[10,[[9,[8]]]],[10,[[12,[8]]]],[[7,8],[[9,[8]]]],[[3,-1],13,14],[-1,-2,[],[]],[[],-1,[]],[[],-1,[]],[-1,[[15,[-2]]],[],[]],[-1,[[15,[-2]]],[],[]],[-1,16,[]],[17,8]],"c":[1,32],"p":[[10,"AsStaticRef",0],[10,"Sized",54],[6,"ParseError",0],[1,"bool"],[5,"Formatter",55],[8,"Result",55],[10,"EnumProperty",0],[1,"str"],[6,"Option",56],[10,"EnumMessage",0],[1,"usize"],[1,"slice"],[1,"tuple"],[10,"Hasher",57],[6,"Result",58],[5,"TypeId",59],[10,"VariantMetadata",0],[10,"EnumCount",0],[10,"IntoEnumIterator",0],[10,"VariantIterator",0],[10,"VariantNames",0]],"b":[]}],\
["vcell",{"doc":"Just like <code>Cell</code> but with volatile read / write operations","t":"FNNNNNNNNNNN","n":["VolatileCell","as_ptr","borrow","borrow_mut","from","get","into","new","set","try_from","try_into","type_id"],"q":[[0,"vcell"],[12,"core::marker"],[13,"core::result"],[14,"core::any"]],"d":["Just like <code>Cell</code> but with volatile read / write operations","Returns a raw pointer to the underlying data in the cell","","","Returns the argument unchanged.","Returns a copy of the contained value","Calls <code>U::from(self)</code>.","Creates a new <code>VolatileCell</code> containing the given value","Sets the contained value","","",""],"i":[0,1,1,1,1,1,1,1,1,1,1,1],"f":[0,[[[1,[-1]]],[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[[[1,[-1]]],-1,2],[-1,-2,[],[]],[-1,[[1,[-1]]],[]],[[[1,[-1]],-1],3,2],[-1,[[4,[-2]]],[],[]],[-1,[[4,[-2]]],[],[]],[-1,5,[]]],"c":[],"p":[[5,"VolatileCell",0],[10,"Copy",12],[1,"tuple"],[6,"Result",13],[5,"TypeId",14]],"b":[]}],\
["void",{"doc":"Void","t":"KKGNNNNNNNNNNNNHMM","n":["ResultVoidErrExt","ResultVoidExt","Void","borrow","borrow_mut","clone","eq","fmt","fmt","from","into","partial_cmp","try_from","try_into","type_id","unreachable","void_unwrap","void_unwrap_err"],"q":[[0,"void"],[18,"core::fmt"],[19,"core::fmt"],[20,"core::option"],[21,"core::result"],[22,"core::any"]],"d":["Extensions to <code>Result&lt;Void, E&gt;</code>","Extensions to <code>Result&lt;T, Void&gt;</code>","The empty type for cases which can’t occur.","","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","","A safe version of <code>intrinsincs::unreachable</code>.","Get the value out of a wrapper.","Get the error out of a wrapper."],"i":[0,0,0,1,1,1,1,1,1,1,1,1,1,1,1,0,10,11],"f":[0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[1,1],[[1,-1],2,[]],[[1,3],4],[[1,3],4],[-1,-1,[]],[-1,-2,[],[]],[[1,-1],[[6,[5]]],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,8,[]],[1,9],[10,-1,[]],[11,-1,[]]],"c":[],"p":[[6,"Void",0],[1,"bool"],[5,"Formatter",18],[8,"Result",18],[6,"Ordering",19],[6,"Option",20],[6,"Result",21],[5,"TypeId",22],[1,"never"],[10,"ResultVoidExt",0],[10,"ResultVoidErrExt",0]],"b":[[7,"impl-Debug-for-Void"],[8,"impl-Display-for-Void"]]}],\
["xtensa_lx",{"doc":"","t":"HHHHCHCHHQCFKNNHNHHHHNHNHHHNNMHHNNNFFRKFNNNNNNNNNNNNNNNMNNNENNNNNNNNNNNNHHHHHHHHHH","n":["debug_break","get_processor_id","get_program_counter","get_stack_pointer","interrupt","is_debugger_attached","mutex","set_stack_pointer","set_vecbase","singleton","timer","CriticalSection","InterruptNumber","borrow","borrow_mut","clear","clone","disable","disable_mask","enable","enable_mask","fmt","free","from","get","get_level","get_mask","into","new","number","set","set_mask","try_from","try_into","type_id","CriticalSectionMutex","CriticalSectionSpinLockMutex","Data","Mutex","SpinLockMutex","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","default","default","default","from","from","from","into","into","into","lock","lock","lock","lock","mutex_trait","new","new","new","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","delay","get_ccompare0","get_ccompare1","get_ccompare2","get_ccompare3","get_cycle_count","set_ccompare0","set_ccompare1","set_ccompare2","set_ccompare3"],"q":[[0,"xtensa_lx"],[11,"xtensa_lx::interrupt"],[35,"xtensa_lx::mutex"],[72,"xtensa_lx::timer"],[82,"core::fmt"],[83,"core::fmt"],[84,"core::ops::function"],[85,"core::any"],[86,"core::default"]],"d":["Insert debug breakpoint","Get the id of the current core","Get the core current program counter","Get the core stack pointer","Interrupts","Returns true if a debugger is attached","A series of Mutex’s that also implements the <code>mutex-trait</code>.","Set the core stack pointer","Move the vector base","Macro to create a mutable reference to a statically …","Xtensa internal timers","Critical section token.","Trait for enums of external interrupt numbers.","","","Clear interrupt","","Disables all interrupts and return the previous settings","Disables specific interrupts and returns the previous …","Enables all the interrupts","Enables specific interrupts and returns the previous …","","Execute closure <code>f</code> in an interrupt-free context.","Returns the argument unchanged.","Get currently active interrupts","Get current interrupt level","Get current interrupt mask","Calls <code>U::from(self)</code>.","Creates a critical section token.","Return the interrupt number associated with this variant.","Set interrupt","Enables specific interrupts and returns the previous …","","","","A Mutex based on critical sections","A spinlock and critical section section based mutex.","Data protected by the mutex.","Any object implementing this trait guarantees exclusive …","A spinlock based mutex.","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Creates a critical section and grants temporary access to …","","","","","Create a new mutex","Create a new mutex","Create a new mutex","","","","","","","","","","cycle accurate delay using the cycle counter register","","","","","Get the core cycle count","","","",""],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,4,4,0,4,0,0,0,0,4,0,4,0,0,0,4,4,10,0,0,4,4,4,0,0,18,0,0,13,15,16,13,15,16,13,15,16,13,15,16,13,15,16,18,13,15,16,0,13,15,16,13,15,16,13,15,16,13,15,16,0,0,0,0,0,0,0,0,0,0],"f":[[[],1],[[],2],[[],2],[[],2],0,[[],3],0,[2,1],[2,1],0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[2,1],[4,4],[[],2],[2,2],[[],2],[2,2],[[4,5],[[7,[1,6]]]],[-2,-1,[],[[9,[4],[[8,[-1]]]]]],[-1,-1,[]],[[],2],[[],2],[[],2],[-1,-2,[],[]],[[],4],[10,11],[2,1],[2,2],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,12,[]],0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[],[[13,[-1]]],14],[[],[[15,[-1]]],14],[[],[[16,[-1]]],14],[-1,-1,[]],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[[[18,[],[[17,[-1]]]],-3],-2,[],[],[[9,[-1],[[8,[-2]]]]]],[[[13,[-1]],-4],-3,[],[],[],[[9,[-2],[[8,[-3]]]]]],[[[15,[-1]],-4],-3,[],[],[],[[9,[-2],[[8,[-3]]]]]],[[[16,[-1]],-4],-3,[],[],[],[[9,[-2],[[8,[-3]]]]]],0,[-1,[[13,[-1]]],[]],[-1,[[15,[-1]]],[]],[-1,[[16,[-1]]],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,[[7,[-2]]],[],[]],[-1,12,[]],[-1,12,[]],[-1,12,[]],[2,1],[[],2],[[],2],[[],2],[[],2],[[],2],[2,1],[2,1],[2,1],[2,1]],"c":[],"p":[[1,"tuple"],[1,"u32"],[1,"bool"],[5,"CriticalSection",11],[5,"Formatter",82],[5,"Error",82],[6,"Result",83],[17,"Output"],[10,"FnOnce",84],[10,"InterruptNumber",11],[1,"u16"],[5,"TypeId",85],[5,"CriticalSectionSpinLockMutex",35],[10,"Default",86],[5,"CriticalSectionMutex",35],[5,"SpinLockMutex",35],[17,"Data"],[10,"Mutex",35]],"b":[]}],\
["xtensa_lx_rt",{"doc":"","t":"HHHHHHHQXCXHCXXHOOOOOOOOOOOOOOOOOOPOFPPPPPPPPPPPOOGPPOOOOOOOOOOOOOOOOOOOOOPPPPPPPPOOOPPPPPPOOOOPPOOPPPPPPPPOOPPOPNNNNNNNNNNNNNNNNNGPPPPPPPNNNNNNNN","n":["NMI","Profiling","Software0","Software1","Timer0","Timer1","Timer2","cfg_asm","entry","exception","exception","init_data","interrupt","interrupt","pre_init","zero_bss","A0","A1","A10","A11","A12","A13","A14","A15","A2","A3","A4","A5","A6","A7","A8","A9","ACCHI","ACCLO","Alloca","BR","Context","Cp0Disabled","Cp1Disabled","Cp2Disabled","Cp3Disabled","Cp4Disabled","Cp5Disabled","Cp6Disabled","Cp7Disabled","DivideByZero","DtlbMiss","DtlbMultiHit","EXCCAUSE","EXCVADDR","ExceptionCause","ExclusiveError","ExternalRegisterPrivilegeError","F0","F1","F10","F11","F12","F13","F14","F15","F2","F3","F4","F5","F6","F64R_HI","F64R_LO","F64S","F7","F8","F9","FCR","FSR","Illegal","InstrAddrError","InstrDataError","InstrError","InstrProhibited","InstrRing","ItlbMiss","ItlbMultiHit","LBEG","LCOUNT","LEND","LevelOneInterrupt","LoadProhibited","LoadStoreAddrError","LoadStoreDataError","LoadStoreError","LoadStoreRing","M0","M1","M2","M3","NextPCValueIllegal","None","PC","PS","Privileged","Reserved19","Reserved21","Reserved22","Reserved23","Reserved27","Reserved30","Reserved31","SAR","SCOMPARE1","StoreProhibited","Syscall","THREADPTR","Unaligned","borrow","borrow","borrow_mut","borrow_mut","clone","fmt","fmt","from","from","into","into","try_from","try_from","try_into","try_into","type_id","type_id","CpuInterruptLevel","Level1","Level2","Level3","Level4","Level5","Level6","Level7","borrow","borrow_mut","from","into","mask","try_from","try_into","type_id"],"q":[[0,"xtensa_lx_rt"],[16,"xtensa_lx_rt::exception"],[130,"xtensa_lx_rt::interrupt"],[146,"core::fmt"],[147,"core::fmt"],[148,"core::any"]],"d":["","","","","","","","","Marks a function as the main function to be called on …","Exception handling","Marks a function as the exception handler","Initializes the <code>.data</code> section by copying it from the …","","Marks a function as the interrupt handler, with optional …","Marks a function as the pre_init function. This function …","Zeroes the <code>.bss</code> section.","","","","","","","","","","","","","","","","","","","Stack Extension Assist (movsp Instruction) For Alloca","","State of the CPU saved when entering exception or interrupt","Access To Coprocessor 0 When Disabled","Access To Coprocessor 1 When Disabled","Access To Coprocessor 2 When Disabled","Access To Coprocessor 3 When Disabled","Access To Coprocessor 4 When Disabled","Access To Coprocessor 5 When Disabled","Access To Coprocessor 6 When Disabled","Access To Coprocessor 7 When Disabled","Integer Divide By Zero","Dtlb Miss (No Dtlb Entry Matches, Hw Refill Also Missed)","Dtlb Multihit (Multiple Dtlb Entries Match)","","","EXCCAUSE register values","Reserved","Reserved","","","","","","","","","","","","","","","","","","","","","","Illegal Instruction","Pif Address Error On Instruction Fetch (Rb-200x And Later)","Pif Data Error On Instruction Fetch (Rb-200x And Later)","Instruction Fetch Error","Cache Attribute Does Not Allow Instruction Fetch","Ring Privilege Violation On Instruction Fetch","Itlb Miss (No Itlb Entry Matches, Hw Refill Also Missed)","Itlb Multihit (Multiple Itlb Entries Match)","","","","Level 1 Interrupt","Cache Attribute Does Not Allow Load","Pif Address Error On Load Or Store (Rb-200x And Later)","Pif Data Error On Load Or Store (Rb-200x And Later)","Load Store Error","Ring Privilege Violation On Load Or Store","","","","","Use Of Failed Speculative Access (Not Implemented)","","","","Privileged Instruction","Size Restriction On Ifetch (Not Implemented)","Reserved","Reserved","Reserved","Size Restriction On Load/Store (Not Implemented)","Reserved","Reserved","","","Cache Attribute Does Not Allow Store","System Call (Syscall Instruction)","","Unaligned Load Or Store","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","",""],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,5,2,0,5,5,5,5,5,5,5,5,5,5,5,2,2,0,5,5,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,5,5,5,5,5,5,5,5,2,2,2,5,5,5,5,5,5,2,2,2,2,5,5,2,2,5,5,5,5,5,5,5,5,2,2,5,5,2,5,2,5,2,5,2,2,5,2,5,2,5,2,5,2,5,2,5,0,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8],"f":[0,0,0,0,0,0,0,0,0,0,0,[[],1],0,0,0,[[],1],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,-2,[],[]],[2,2],[[2,3],4],[[5,3],4],[-1,-1,[]],[-1,-1,[]],[-1,-2,[],[]],[-1,-2,[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,7,[]],[-1,7,[]],0,0,0,0,0,0,0,0,[-1,-2,[],[]],[-1,-2,[],[]],[-1,-1,[]],[-1,-2,[],[]],[8,9],[-1,[[6,[-2]]],[],[]],[-1,[[6,[-2]]],[],[]],[-1,7,[]]],"c":[],"p":[[1,"tuple"],[5,"Context",16],[5,"Formatter",146],[8,"Result",146],[6,"ExceptionCause",16],[6,"Result",147],[5,"TypeId",148],[6,"CpuInterruptLevel",130],[1,"u32"]],"b":[]}]\
]'));
if (typeof exports !== 'undefined') exports.searchIndex = searchIndex;
else if (window.initSearch) window.initSearch(searchIndex);
