

================================================================
== Vitis HLS Report for 'xfrgb2gray_1080_1920_s'
================================================================
* Date:           Thu Nov  5 11:33:35 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        rgb2gray
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.777 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073607|  2073607| 20.736 ms | 20.736 ms |  2073607|  2073607|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_22_1_VITIS_LOOP_24_2  |  2073605|  2073605|         7|          1|          1|  2073600|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_src_4190, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_rgb_src_4189, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "%br_ln22 = br void" [source/rgb2gray.cpp:22]   --->   Operation 12 'br' 'br_ln22' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.07>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i21, void, i21 %add_ln22, void %.split2" [source/rgb2gray.cpp:22]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.94ns)   --->   "%icmp_ln22 = icmp_eq  i21 %indvar_flatten, i21" [source/rgb2gray.cpp:22]   --->   Operation 14 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.07ns)   --->   "%add_ln22 = add i21 %indvar_flatten, i21" [source/rgb2gray.cpp:22]   --->   Operation 15 'add' 'add_ln22' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split2, void" [source/rgb2gray.cpp:22]   --->   Operation 16 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.64>
ST_3 : Operation 17 [1/1] (1.94ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %img_rgb_src_4189" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'tmp_V' <Predicate = (!icmp_ln22)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i24 %tmp_V"   --->   Operation 18 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%G_assign = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32, i32"   --->   Operation 19 'partselect' 'G_assign' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%B_assign = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32, i32"   --->   Operation 20 'partselect' 'B_assign' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln852 = zext i8 %trunc_ln674" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 21 'zext' 'zext_ln852' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 22 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22, i22 %zext_ln852" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 22 'mul' 'mul_ln852' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 23 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22, i22 %zext_ln852" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 23 'mul' 'mul_ln852' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln852_2 = zext i8 %B_assign" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 24 'zext' 'zext_ln852_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 25 [3/3] (1.08ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20, i20 %zext_ln852_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 25 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln22)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.08>
ST_5 : Operation 26 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22, i22 %zext_ln852" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 26 'mul' 'mul_ln852' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln852_1 = zext i8 %G_assign" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 27 'zext' 'zext_ln852_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 28 [3/3] (1.08ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23, i23 %zext_ln852_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 28 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln22)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 29 [2/3] (1.08ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20, i20 %zext_ln852_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 29 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln22)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.08>
ST_6 : Operation 30 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln852 = mul i22, i22 %zext_ln852" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 30 'mul' 'mul_ln852' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 31 [2/3] (1.08ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23, i23 %zext_ln852_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 31 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln22)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 32 [1/3] (0.00ns) (grouped into DSP with root node add_ln852)   --->   "%mul_ln852_2 = mul i20, i20 %zext_ln852_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 32 'mul' 'mul_ln852_2' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 33 [1/1] (0.00ns) (grouped into DSP with root node add_ln852)   --->   "%zext_ln852_3 = zext i20 %mul_ln852_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 33 'zext' 'zext_ln852_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 34 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln852 = add i22 %zext_ln852_3, i22 %mul_ln852" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 34 'add' 'add_ln852' <Predicate = (!icmp_ln22)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.66>
ST_7 : Operation 35 [1/3] (0.00ns) (grouped into DSP with root node GRAY)   --->   "%mul_ln852_1 = mul i23, i23 %zext_ln852_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 35 'mul' 'mul_ln852_1' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 36 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln852 = add i22 %zext_ln852_3, i22 %mul_ln852" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 36 'add' 'add_ln852' <Predicate = (!icmp_ln22)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln852_4 = zext i22 %add_ln852" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 37 'zext' 'zext_ln852_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 38 [2/2] (0.83ns) (root node of the DSP)   --->   "%GRAY = add i23 %mul_ln852_1, i23 %zext_ln852_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 38 'add' 'GRAY' <Predicate = (!icmp_ln22)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_22_1_VITIS_LOOP_24_2_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1" [source/rgb2gray.cpp:21]   --->   Operation 41 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [source/rgb2gray.cpp:21]   --->   Operation 42 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 43 [1/2] (0.83ns) (root node of the DSP)   --->   "%GRAY = add i23 %mul_ln852_1, i23 %zext_ln852_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852]   --->   Operation 43 'add' 'GRAY' <Predicate = (!icmp_ln22)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%Value_uchar = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %GRAY, i32, i32" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:745]   --->   Operation 44 'partselect' 'Value_uchar' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %img_gray_src_4190, i8 %Value_uchar" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 45 'write' 'write_ln167' <Predicate = (!icmp_ln22)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [source/rgb2gray.cpp:34]   --->   Operation 47 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', source/rgb2gray.cpp:22) with incoming values : ('add_ln22', source/rgb2gray.cpp:22) [7]  (0.755 ns)

 <State 2>: 1.07ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', source/rgb2gray.cpp:22) with incoming values : ('add_ln22', source/rgb2gray.cpp:22) [7]  (0 ns)
	'add' operation ('add_ln22', source/rgb2gray.cpp:22) [9]  (1.07 ns)

 <State 3>: 2.64ns
The critical path consists of the following:
	fifo read on port 'img_rgb_src_4189' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [16]  (1.95 ns)
	'mul' operation of DSP[21] ('mul_ln852', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [21]  (0.698 ns)

 <State 4>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[27] ('mul_ln852_2', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [25]  (1.09 ns)

 <State 5>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[29] ('mul_ln852_1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [23]  (1.09 ns)

 <State 6>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[29] ('mul_ln852_1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [23]  (1.09 ns)

 <State 7>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[27] ('add_ln852', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [27]  (0.831 ns)
	'add' operation of DSP[29] ('GRAY', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [29]  (0.831 ns)

 <State 8>: 2.78ns
The critical path consists of the following:
	'add' operation of DSP[29] ('GRAY', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:852) [29]  (0.831 ns)
	fifo write on port 'img_gray_src_4190' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [31]  (1.95 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
