INFO:sim:172 - Generating IP...
Resolving generics for 'Tiles'...
Applying external generics to 'Tiles'...
Delivering associated files for 'Tiles'...
WARNING:sim - Component blk_mem_gen_v7_2 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'Tiles'...
Generating implementation netlist for 'Tiles'...
INFO:sim - Pre-processing HDL files for 'Tiles'...
Running synthesis for 'Tiles'
Running ngcbuild...
Writing VEO instantiation template for 'Tiles'...
Writing Verilog instantiation wrapper for 'Tiles'...
Writing Verilog behavioral simulation model for 'Tiles'...
WARNING:sim - No files were found for the view xilinx_documentation
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Tiles'...
Generating metadata file...
Generating ISE project file for 'Tiles'...
Generating ISE project...
XCO file found: Tiles.xco
XMDF file found: Tiles_xmdf.tcl
Adding
Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/tmp/_cg/Tiles.asy
-view all -origin_type imported
Adding
Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/tmp/_cg/Tiles.ngc
-view all -origin_type created
Checking file
"Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/tmp/_cg/Tiles.ngc"
for project device match ...
File
"Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/tmp/_cg/Tiles.ngc"
device information matches project device.
Adding
Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/tmp/_cg/Tiles.sym
-view all -origin_type imported
Adding
Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/tmp/_cg/Tiles.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/tmp/_cg/Tiles.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/tmp/_cg/Tiles.veo
-view all -origin_type imported
Adding
Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/tmp/_cg/Tiles_synth.
v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/tmp/_cg/Tiles_sy
   nth.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Tiles"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Tiles'.
