Line 132: UpHAL_hCLP_Type3iCon_CellReleaseCheck_WriteRegisters(lms)[i %d][j %d][p_hclp_aux_ipc_control->config_ce_clusters[i] 0x%x] [lms_on = 0x%x]
Line 144: UpHAL_hCLP_Type3iCon_CellReleaseCheck_WriteRegisters(hic)[i %d][j %d][p_hclp_aux_ipc_control->config_ce_clusters[i] 0x%x]
Line 170: UpHAL_hCLP_Type3iCon_CellReleaseCheck_WriteRegisters[o_FRT_CE_COM_CTRL0 0x%x][o_SRELMS_SRE_CLUST_CTRL 0x%x][o_SRELMS_LMS_CLUST_CTRL 0x%x][o_SRELMS_LMS_CLUST_CTRL 0x%x]
Line 184: UpHAL_hCLP_Type3iCon_CellReleaseCheck_WriteRegisters[i %d][p_hclp_aux_ipc_control->o_HIC_P_CONFIG[i] 0x%x]
Line 339: hCLP_Type3iCon_HICClearOff, i = %d, o_HIC_CE_SCHIC_CON[i] = 0x%x
Line 349: hCLP_Type3iCon_HICClearOff, i = %d, o_HIC_P_CONFIG[i] = 0x%x
Line 413: UpHAL_hCLP_Type3iCon_HICIIRClearOff_WriteRegisters, i = %d, o_HW_Address_HIC_P_POW_IIR_OV[i] = 0x%x, o_HW_Address_HIC_P_NV_IIR_OV[i] = 0x%x
Line 439: UpHAL_hCLP_Type3iCon_HICIIRClearOff_WriteRegisters, i = %d, type3i_ce_iir_hold[i] = %d, type3i_tt_iir_hold[i] = %d
