--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/m/k/mkel/Desktop/6.111/finalproject/6.111/catch3/catch3.ise
-intstyle ise -v 3 -s 4 -xml catch catch.ncd -o catch.twr catch.pcf -ucf
labkit.ucf

Design file:              catch.ncd
Physical constraint file: catch.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button0     |    7.370(R)|   -1.436(R)|clock_65mhz       |   0.000|
button1     |    9.412(R)|   -1.649(R)|clock_65mhz       |   0.000|
button_down |    9.310(R)|   -4.852(R)|clock_65mhz       |   0.000|
button_enter|    9.140(R)|   -0.646(R)|clock_65mhz       |   0.000|
button_left |   11.289(R)|   -3.791(R)|clock_65mhz       |   0.000|
button_right|    9.021(R)|   -3.595(R)|clock_65mhz       |   0.000|
button_up   |    9.784(R)|   -5.067(R)|clock_65mhz       |   0.000|
user1<0>    |   10.334(R)|    0.230(R)|clock_65mhz       |   0.000|
user1<1>    |    5.248(R)|   -4.273(R)|clock_65mhz       |   0.000|
user1<2>    |   11.255(R)|   -3.930(R)|clock_65mhz       |   0.000|
user1<3>    |    8.888(R)|   -3.704(R)|clock_65mhz       |   0.000|
user1<4>    |    9.820(R)|   -3.532(R)|clock_65mhz       |   0.000|
user1<5>    |    8.430(R)|   -3.049(R)|clock_65mhz       |   0.000|
user3<16>   |    3.410(R)|   -3.165(R)|clock_27mhz_IBUFG |   0.000|
user3<17>   |    2.291(R)|   -2.046(R)|clock_27mhz_IBUFG |   0.000|
user3<18>   |    2.870(R)|   -2.625(R)|clock_27mhz_IBUFG |   0.000|
user3<19>   |    5.230(R)|   -4.985(R)|clock_27mhz_IBUFG |   0.000|
user3<20>   |    3.960(R)|   -3.715(R)|clock_27mhz_IBUFG |   0.000|
user3<21>   |    5.282(R)|   -5.037(R)|clock_27mhz_IBUFG |   0.000|
user3<22>   |    1.523(R)|   -1.278(R)|clock_27mhz_IBUFG |   0.000|
user3<23>   |    1.964(R)|   -1.719(R)|clock_27mhz_IBUFG |   0.000|
user4<30>   |    9.436(R)|   -3.744(R)|clock_65mhz       |   0.000|
user4<31>   |    9.649(R)|   -3.573(R)|clock_65mhz       |   0.000|
------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
ac97_sdata_out|   12.067(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch    |   12.643(R)|ac97_bit_clock_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
audio_reset_b   |   10.804(R)|clock_27mhz_IBUFG |   0.000|
disp_clock      |    8.789(R)|clock_27mhz_IBUFG |   0.000|
led<0>          |   26.089(R)|clock_65mhz       |   0.000|
user3<31>       |    9.873(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   10.950(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<0> |   11.484(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<1> |   11.117(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<2> |   10.998(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<3> |   10.243(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<4> |   10.556(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<5> |   11.218(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<6> |   10.086(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<7> |   10.462(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<0>|   10.192(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<1>|   11.739(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<2>|   10.107(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<3>|   10.568(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<4>|   11.565(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<5>|   11.234(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<6>|   11.522(R)|clock_27mhz_IBUFG |   0.000|
vga_out_green<7>|   11.097(R)|clock_27mhz_IBUFG |   0.000|
vga_out_hsync   |   10.867(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<0>  |   11.489(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<1>  |   11.349(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<2>  |   11.102(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<3>  |   11.098(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<4>  |   11.537(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<5>  |   11.449(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<6>  |   11.841(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<7>  |   11.500(R)|clock_27mhz_IBUFG |   0.000|
vga_out_vsync   |   12.007(R)|clock_27mhz_IBUFG |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    5.701|         |         |         |
clock_27mhz    |    2.756|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.616|         |         |         |
clock_27mhz    |   11.373|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.452|
---------------+-------------------+---------+


Analysis completed Mon Dec  9 16:56:33 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



