

================================================================
== Vitis HLS Report for 'example_Pipeline_VITIS_LOOP_39_1'
================================================================
* Date:           Tue Nov 28 22:20:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.959 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.530 us|  0.530 us|   53|   53|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |       51|       51|         3|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      55|    101|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_65_p2   |         +|   0|  0|  14|           6|           1|
    |buff_d0             |         +|   0|  0|  39|          32|           7|
    |icmp_ln39_fu_59_p2  |      icmp|   0|  0|  10|           6|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  65|          45|          15|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |i_fu_30                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |buff_addr_reg_98                  |   6|   0|    6|          0|
    |buff_addr_reg_98_pp0_iter1_reg    |   6|   0|    6|          0|
    |buff_load_reg_104                 |  32|   0|   32|          0|
    |i_fu_30                           |   6|   0|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  55|   0|   55|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_39_1|  return value|
|buff_address0  |  out|    6|   ap_memory|                              buff|         array|
|buff_ce0       |  out|    1|   ap_memory|                              buff|         array|
|buff_we0       |  out|    1|   ap_memory|                              buff|         array|
|buff_d0        |  out|   32|   ap_memory|                              buff|         array|
|buff_address1  |  out|    6|   ap_memory|                              buff|         array|
|buff_ce1       |  out|    1|   ap_memory|                              buff|         array|
|buff_q1        |   in|   32|   ap_memory|                              buff|         array|
+---------------+-----+-----+------------+----------------------------------+--------------+

