Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_testbench_behav xil_defaultlib.top_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:164]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:175]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 4 for port 'wea' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:245]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:248]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:253]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:257]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:296]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:297]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:298]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:299]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:326]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:327]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd2' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:343]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller_single_cycle
Compiling module xil_defaultlib.flopenr(WIDTH=1)
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.flopenr(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.alu_addonly
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.flopenr(WIDTH=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.riscv_multi
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_testbench_behav
