set_clock_groups -asynchronous -group [get_clocks clk_out1_clk_wiz_0] -group [get_clocks {txoutclk_out[0]}]
set_property PACKAGE_PIN N36 [get_ports io_clk_qsfp_refclka_00_clk_p]
set_property PACKAGE_PIN N37 [get_ports io_clk_qsfp_refclka_00_clk_n]
set_property PACKAGE_PIN M38 [get_ports io_clk_qsfp_refclkb_00_clk_p]
set_property PACKAGE_PIN M39 [get_ports io_clk_qsfp_refclkb_00_clk_n]
set_property PACKAGE_PIN J45 [get_ports {io_gt_qsfp_00_grx_p[0]}]
set_property PACKAGE_PIN G45 [get_ports {io_gt_qsfp_00_grx_p[1]}]
set_property PACKAGE_PIN F43 [get_ports {io_gt_qsfp_00_grx_p[2]}]
set_property PACKAGE_PIN E45 [get_ports {io_gt_qsfp_00_grx_p[3]}]
set_property PACKAGE_PIN E46 [get_ports {io_gt_qsfp_00_grx_n[3]}]
set_property PACKAGE_PIN F44 [get_ports {io_gt_qsfp_00_grx_n[2]}]
set_property PACKAGE_PIN G46 [get_ports {io_gt_qsfp_00_grx_n[1]}]
set_property PACKAGE_PIN J46 [get_ports {io_gt_qsfp_00_grx_n[0]}]
set_property PACKAGE_PIN D42 [get_ports {io_gt_qsfp_00_gtx_p[0]}]
set_property PACKAGE_PIN C40 [get_ports {io_gt_qsfp_00_gtx_p[1]}]
set_property PACKAGE_PIN B42 [get_ports {io_gt_qsfp_00_gtx_p[2]}]
set_property PACKAGE_PIN A40 [get_ports {io_gt_qsfp_00_gtx_p[3]}]
set_property PACKAGE_PIN D43 [get_ports {io_gt_qsfp_00_gtx_n[0]}]
set_property PACKAGE_PIN C41 [get_ports {io_gt_qsfp_00_gtx_n[1]}]
set_property PACKAGE_PIN B43 [get_ports {io_gt_qsfp_00_gtx_n[2]}]
set_property PACKAGE_PIN A41 [get_ports {io_gt_qsfp_00_gtx_n[3]}]
