#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jan 10 15:43:07 2023
# Process ID: 13520
# Current directory: D:/vela/paper/fpga_paper
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16984 D:\vela\paper\fpga_paper\fpga_paper.xpr
# Log file: D:/vela/paper/fpga_paper/vivado.log
# Journal file: D:/vela/paper/fpga_paper\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vela/paper/fpga_paper/fpga_paper.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Tajdar/Downloads/paper/fpga_paper' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.215 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs synth_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\vela\paper\fpga_paper\fpga_paper.srcs\sources_1\new\pixel_generation.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\vela\paper\fpga_paper\fpga_paper.srcs\sources_1\new\top_level.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 10 15:45:11 2023] Launched synth_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/runme.log
[Tue Jan 10 15:45:11 2023] Launched impl_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-06:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1015.215 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2A4FA
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2222.164 ; gain = 1206.949
set_property PROGRAM.FILE {D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-954] Importing D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp file to utils Fileset.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 10 16:02:44 2023] Launched synth_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/runme.log
[Tue Jan 10 16:02:44 2023] Launched impl_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [filemgmt 20-762] Replacing file 'D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp' with file 'D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp' to 'D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp'.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 10 16:10:51 2023] Launched synth_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/runme.log
[Tue Jan 10 16:10:51 2023] Launched impl_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [filemgmt 20-762] Replacing file 'D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp' with file 'D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp' to 'D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp'.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 10 16:17:59 2023] Launched synth_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/runme.log
[Tue Jan 10 16:17:59 2023] Launched impl_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [filemgmt 20-762] Replacing file 'D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp' with file 'D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp' to 'D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp'.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 10 16:24:46 2023] Launched synth_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/runme.log
[Tue Jan 10 16:24:46 2023] Launched impl_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [filemgmt 20-762] Replacing file 'D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp' with file 'D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp' to 'D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp'.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 10 16:39:34 2023] Launched synth_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/runme.log
[Tue Jan 10 16:39:34 2023] Launched impl_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [filemgmt 20-762] Replacing file 'D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp' with file 'D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/top.dcp' to 'D:/vela/paper/fpga_paper/fpga_paper.srcs/utils_1/imports/synth_1/top.dcp'.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan 10 16:46:59 2023] Launched synth_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/synth_1/runme.log
[Tue Jan 10 16:46:59 2023] Launched impl_1...
Run output will be captured here: D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vela/paper/fpga_paper/fpga_paper.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2A4FA
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 17:34:32 2023...
