Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  8 13:35:46 2024
| Host         : Japser running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.097        0.000                      0                  328        0.126        0.000                      0                  328        3.000        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk100                {0.000 5.000}        10.000          100.000         
  clk_25_prescaler    {0.000 20.000}       40.000          25.000          
  clk_5_prescaler     {0.000 100.000}      200.000         5.000           
  clkfbout_prescaler  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_25_prescaler         30.097        0.000                      0                  226        0.126        0.000                      0                  226       19.500        0.000                       0                   117  
  clk_5_prescaler         193.855        0.000                      0                   82        0.263        0.000                      0                   82       13.360        0.000                       0                    44  
  clkfbout_prescaler                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_5_prescaler   clk_25_prescaler       36.714        0.000                      0                   20        0.191        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    
(none)                                  clk_5_prescaler     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       30.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.097ns  (required time - arrival time)
  Source:                 G4/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vtemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 4.191ns (42.738%)  route 5.615ns (57.262%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.622    -0.890    G4/clk_25
    SLICE_X7Y20          FDRE                                         r  G4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  G4/vcount_reg[1]/Q
                         net (fo=25, routed)          1.160     0.689    G4/vcount_reg[1]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.325     1.014 f  G4/vcount[6]_i_2/O
                         net (fo=5, routed)           0.339     1.353    G4/vcount[6]_i_2_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.326     1.679 r  G4/vsync_i_2/O
                         net (fo=14, routed)          0.894     2.573    G4/vsync_i_2_n_0
    SLICE_X6Y20          LUT4 (Prop_lut4_I0_O)        0.150     2.723 r  G4/vsync_i_1/O
                         net (fo=28, routed)          0.675     3.399    G4/vsync_i_1_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.328     3.727 r  G4/vtemp1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.727    G4/vtemp1_carry__0_i_7_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.277 r  G4/vtemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.277    G4/vtemp1_carry__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.516 r  G4/vtemp1_carry__1/O[2]
                         net (fo=6, routed)           0.754     5.270    G4/vtemp1_carry__1_n_5
    SLICE_X4Y22          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.774     6.044 r  G4/vtemp1__24_carry/O[3]
                         net (fo=3, routed)           0.821     6.865    G4/vtemp1__24_carry_n_4
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.306     7.171 r  G4/vtemp1__36_carry__1_i_1/O
                         net (fo=1, routed)           0.324     7.495    G4/vtemp1__36_carry__1_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445     7.940 r  G4/vtemp1__36_carry__1/CO[1]
                         net (fo=1, routed)           0.648     8.588    G4/vtemp1__36_carry__1_n_2
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.329     8.917 r  G4/vtemp[0]_i_2/O
                         net (fo=1, routed)           0.000     8.917    G4/vtemp[0]_i_2_n_0
    SLICE_X5Y19          FDRE                                         r  G4/vtemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.506    38.511    G4/clk_25
    SLICE_X5Y19          FDRE                                         r  G4/vtemp_reg[0]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.105    38.983    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.031    39.014    G4/vtemp_reg[0]
  -------------------------------------------------------------------
                         required time                         39.014    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 30.097    

Slack (MET) :             31.303ns  (required time - arrival time)
  Source:                 G4/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/htemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 3.011ns (35.033%)  route 5.584ns (64.967%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.625    -0.887    G4/clk_25
    SLICE_X3Y20          FDRE                                         r  G4/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.431 f  G4/hcount_reg[0]/Q
                         net (fo=23, routed)          1.750     1.319    G4/hcount_reg[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.443 r  G4/htemp1_carry__0_i_11/O
                         net (fo=5, routed)           1.134     2.577    G4/htemp1_carry__0_i_11_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I1_O)        0.124     2.701 r  G4/htemp1_carry__0_i_2/O
                         net (fo=3, routed)           0.432     3.133    G4/htemp1_carry__0_i_2_n_0
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     3.257 r  G4/htemp1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.257    G4/htemp1_carry__0_i_6_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.655 r  G4/htemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.655    G4/htemp1_carry__0_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.894 r  G4/htemp1_carry__1/O[2]
                         net (fo=8, routed)           0.880     4.775    G4/htemp1_carry__1_n_5
    SLICE_X1Y21          LUT3 (Prop_lut3_I1_O)        0.332     5.107 r  G4/htemp1__23_carry_i_1/O
                         net (fo=2, routed)           0.779     5.886    G4/htemp1__23_carry_i_1_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.327     6.213 r  G4/htemp1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     6.213    G4/htemp1__23_carry_i_4_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.614 r  G4/htemp1__23_carry/CO[3]
                         net (fo=1, routed)           0.000     6.614    G4/htemp1__23_carry_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.771 r  G4/htemp1__23_carry__0/CO[1]
                         net (fo=1, routed)           0.608     7.379    G4/htemp1__23_carry__0_n_2
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.329     7.708 r  G4/htemp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.708    G4/htemp[0]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  G4/htemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.504    38.509    G4/clk_25
    SLICE_X1Y23          FDRE                                         r  G4/htemp_reg[0]/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.105    38.982    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)        0.029    39.011    G4/htemp_reg[0]
  -------------------------------------------------------------------
                         required time                         39.011    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 31.303    

Slack (MET) :             32.847ns  (required time - arrival time)
  Source:                 G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 2.538ns (35.956%)  route 4.521ns (64.044%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.628    -0.884    G2/clk_25
    SLICE_X6Y15          FDRE                                         r  G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  G2/vpos_reg[0]/Q
                         net (fo=14, routed)          1.360     0.994    G2/vpos_reg[6]_0[0]
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124     1.118 r  G2/RGB3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.118    G3/RGB2_carry_0[0]
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.698 r  G3/RGB3_carry/O[2]
                         net (fo=2, routed)           0.964     2.663    G3/RGB3[4]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.302     2.965 r  G3/RGB2_carry_i_1/O
                         net (fo=1, routed)           0.000     2.965    G3/RGB2_carry_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.341 r  G3/RGB2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    G3/RGB2_carry_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.560 r  G3/RGB2_carry__0/O[0]
                         net (fo=2, routed)           0.674     4.233    G3/RGB2_carry__0_n_7
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.295     4.528 f  G3/RGB[11]_i_3/O
                         net (fo=7, routed)           1.523     6.051    G3/RGB[11]_i_3_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.175 r  G3/RGB[6]_i_1/O
                         net (fo=1, routed)           0.000     6.175    G3/RGB[6]_i_1_n_0
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.513    38.518    G3/clk_25
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[6]/C
                         clock pessimism              0.577    39.094    
                         clock uncertainty           -0.105    38.990    
    SLICE_X7Y12          FDSE (Setup_fdse_C_D)        0.032    39.022    G3/RGB_reg[6]
  -------------------------------------------------------------------
                         required time                         39.022    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                 32.847    

Slack (MET) :             32.850ns  (required time - arrival time)
  Source:                 G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 2.538ns (35.985%)  route 4.515ns (64.015%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.628    -0.884    G2/clk_25
    SLICE_X6Y15          FDRE                                         r  G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  G2/vpos_reg[0]/Q
                         net (fo=14, routed)          1.360     0.994    G2/vpos_reg[6]_0[0]
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.124     1.118 r  G2/RGB3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.118    G3/RGB2_carry_0[0]
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.698 r  G3/RGB3_carry/O[2]
                         net (fo=2, routed)           0.964     2.663    G3/RGB3[4]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.302     2.965 r  G3/RGB2_carry_i_1/O
                         net (fo=1, routed)           0.000     2.965    G3/RGB2_carry_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.341 r  G3/RGB2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    G3/RGB2_carry_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.560 r  G3/RGB2_carry__0/O[0]
                         net (fo=2, routed)           0.674     4.233    G3/RGB2_carry__0_n_7
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.295     4.528 f  G3/RGB[11]_i_3/O
                         net (fo=7, routed)           1.517     6.045    G3/RGB[11]_i_3_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.169 r  G3/RGB[11]_i_2/O
                         net (fo=1, routed)           0.000     6.169    G3/RGB[11]_i_2_n_0
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.513    38.518    G3/clk_25
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[11]/C
                         clock pessimism              0.577    39.094    
                         clock uncertainty           -0.105    38.990    
    SLICE_X7Y12          FDSE (Setup_fdse_C_D)        0.029    39.019    G3/RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                 32.850    

Slack (MET) :             32.875ns  (required time - arrival time)
  Source:                 G2/myvSpriteLoc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.873ns (27.572%)  route 4.920ns (72.428%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.630    -0.882    G2/clk_25
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  G2/myvSpriteLoc_reg[4]/Q
                         net (fo=12, routed)          1.684     1.258    G2/myvSpriteLoc_reg_n_0_[4]
    SLICE_X8Y15          LUT5 (Prop_lut5_I1_O)        0.124     1.382 r  G2/active2_carry_i_9/O
                         net (fo=2, routed)           0.816     2.198    G2/active2_carry_i_9_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.124     2.322 r  G2/active2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.322    G2/active2_carry_i_5_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.723 r  G2/active2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.723    G2/active2_carry_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.994 r  G2/active2_carry__0/CO[0]
                         net (fo=2, routed)           1.199     4.193    G2/active2
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.373     4.566 r  G2/active_i_3/O
                         net (fo=1, routed)           0.433     4.999    G2/active_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.123 r  G2/active_i_1/O
                         net (fo=15, routed)          0.789     5.912    G2/active_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.515    38.520    G2/clk_25
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[0]/C
                         clock pessimism              0.577    39.096    
                         clock uncertainty           -0.105    38.992    
    SLICE_X4Y10          FDRE (Setup_fdre_C_CE)      -0.205    38.787    G2/hpos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                 32.875    

Slack (MET) :             32.875ns  (required time - arrival time)
  Source:                 G2/myvSpriteLoc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.873ns (27.572%)  route 4.920ns (72.428%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.630    -0.882    G2/clk_25
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  G2/myvSpriteLoc_reg[4]/Q
                         net (fo=12, routed)          1.684     1.258    G2/myvSpriteLoc_reg_n_0_[4]
    SLICE_X8Y15          LUT5 (Prop_lut5_I1_O)        0.124     1.382 r  G2/active2_carry_i_9/O
                         net (fo=2, routed)           0.816     2.198    G2/active2_carry_i_9_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.124     2.322 r  G2/active2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.322    G2/active2_carry_i_5_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.723 r  G2/active2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.723    G2/active2_carry_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.994 r  G2/active2_carry__0/CO[0]
                         net (fo=2, routed)           1.199     4.193    G2/active2
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.373     4.566 r  G2/active_i_3/O
                         net (fo=1, routed)           0.433     4.999    G2/active_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.123 r  G2/active_i_1/O
                         net (fo=15, routed)          0.789     5.912    G2/active_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.515    38.520    G2/clk_25
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[1]/C
                         clock pessimism              0.577    39.096    
                         clock uncertainty           -0.105    38.992    
    SLICE_X4Y10          FDRE (Setup_fdre_C_CE)      -0.205    38.787    G2/hpos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                 32.875    

Slack (MET) :             32.875ns  (required time - arrival time)
  Source:                 G2/myvSpriteLoc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.873ns (27.572%)  route 4.920ns (72.428%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.630    -0.882    G2/clk_25
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  G2/myvSpriteLoc_reg[4]/Q
                         net (fo=12, routed)          1.684     1.258    G2/myvSpriteLoc_reg_n_0_[4]
    SLICE_X8Y15          LUT5 (Prop_lut5_I1_O)        0.124     1.382 r  G2/active2_carry_i_9/O
                         net (fo=2, routed)           0.816     2.198    G2/active2_carry_i_9_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.124     2.322 r  G2/active2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.322    G2/active2_carry_i_5_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.723 r  G2/active2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.723    G2/active2_carry_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.994 r  G2/active2_carry__0/CO[0]
                         net (fo=2, routed)           1.199     4.193    G2/active2
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.373     4.566 r  G2/active_i_3/O
                         net (fo=1, routed)           0.433     4.999    G2/active_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.123 r  G2/active_i_1/O
                         net (fo=15, routed)          0.789     5.912    G2/active_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.515    38.520    G2/clk_25
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[2]/C
                         clock pessimism              0.577    39.096    
                         clock uncertainty           -0.105    38.992    
    SLICE_X4Y10          FDRE (Setup_fdre_C_CE)      -0.205    38.787    G2/hpos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                 32.875    

Slack (MET) :             32.875ns  (required time - arrival time)
  Source:                 G2/myvSpriteLoc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.873ns (27.572%)  route 4.920ns (72.428%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.630    -0.882    G2/clk_25
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  G2/myvSpriteLoc_reg[4]/Q
                         net (fo=12, routed)          1.684     1.258    G2/myvSpriteLoc_reg_n_0_[4]
    SLICE_X8Y15          LUT5 (Prop_lut5_I1_O)        0.124     1.382 r  G2/active2_carry_i_9/O
                         net (fo=2, routed)           0.816     2.198    G2/active2_carry_i_9_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.124     2.322 r  G2/active2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.322    G2/active2_carry_i_5_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.723 r  G2/active2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.723    G2/active2_carry_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.994 r  G2/active2_carry__0/CO[0]
                         net (fo=2, routed)           1.199     4.193    G2/active2
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.373     4.566 r  G2/active_i_3/O
                         net (fo=1, routed)           0.433     4.999    G2/active_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.123 r  G2/active_i_1/O
                         net (fo=15, routed)          0.789     5.912    G2/active_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.515    38.520    G2/clk_25
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[3]/C
                         clock pessimism              0.577    39.096    
                         clock uncertainty           -0.105    38.992    
    SLICE_X4Y10          FDRE (Setup_fdre_C_CE)      -0.205    38.787    G2/hpos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                 32.875    

Slack (MET) :             32.901ns  (required time - arrival time)
  Source:                 G2/myvSpriteLoc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/vpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 1.873ns (27.548%)  route 4.926ns (72.452%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.630    -0.882    G2/clk_25
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  G2/myvSpriteLoc_reg[4]/Q
                         net (fo=12, routed)          1.684     1.258    G2/myvSpriteLoc_reg_n_0_[4]
    SLICE_X8Y15          LUT5 (Prop_lut5_I1_O)        0.124     1.382 r  G2/active2_carry_i_9/O
                         net (fo=2, routed)           0.816     2.198    G2/active2_carry_i_9_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.124     2.322 r  G2/active2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.322    G2/active2_carry_i_5_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.723 r  G2/active2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.723    G2/active2_carry_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.994 r  G2/active2_carry__0/CO[0]
                         net (fo=2, routed)           1.199     4.193    G2/active2
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.373     4.566 r  G2/active_i_3/O
                         net (fo=1, routed)           0.433     4.999    G2/active_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.123 r  G2/active_i_1/O
                         net (fo=15, routed)          0.794     5.917    G2/active_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  G2/vpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.510    38.515    G2/clk_25
    SLICE_X6Y16          FDRE                                         r  G2/vpos_reg[4]/C
                         clock pessimism              0.577    39.091    
                         clock uncertainty           -0.105    38.987    
    SLICE_X6Y16          FDRE (Setup_fdre_C_CE)      -0.169    38.818    G2/vpos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.818    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 32.901    

Slack (MET) :             32.901ns  (required time - arrival time)
  Source:                 G2/myvSpriteLoc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/vpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 1.873ns (27.548%)  route 4.926ns (72.452%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.630    -0.882    G2/clk_25
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  G2/myvSpriteLoc_reg[4]/Q
                         net (fo=12, routed)          1.684     1.258    G2/myvSpriteLoc_reg_n_0_[4]
    SLICE_X8Y15          LUT5 (Prop_lut5_I1_O)        0.124     1.382 r  G2/active2_carry_i_9/O
                         net (fo=2, routed)           0.816     2.198    G2/active2_carry_i_9_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I2_O)        0.124     2.322 r  G2/active2_carry_i_5/O
                         net (fo=1, routed)           0.000     2.322    G2/active2_carry_i_5_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.723 r  G2/active2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.723    G2/active2_carry_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.994 r  G2/active2_carry__0/CO[0]
                         net (fo=2, routed)           1.199     4.193    G2/active2
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.373     4.566 r  G2/active_i_3/O
                         net (fo=1, routed)           0.433     4.999    G2/active_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.123 r  G2/active_i_1/O
                         net (fo=15, routed)          0.794     5.917    G2/active_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  G2/vpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.510    38.515    G2/clk_25
    SLICE_X6Y16          FDRE                                         r  G2/vpos_reg[5]/C
                         clock pessimism              0.577    39.091    
                         clock uncertainty           -0.105    38.987    
    SLICE_X6Y16          FDRE (Setup_fdre_C_CE)      -0.169    38.818    G2/vpos_reg[5]
  -------------------------------------------------------------------
                         required time                         38.818    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 32.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 G4/vtemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vcountsquare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.585    -0.596    G4/clk_25
    SLICE_X5Y19          FDRE                                         r  G4/vtemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  G4/vtemp_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.399    G4/vtemp
    SLICE_X5Y19          FDRE                                         r  G4/vcountsquare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.854    -0.836    G4/clk_25
    SLICE_X5Y19          FDRE                                         r  G4/vcountsquare_reg/C
                         clock pessimism              0.239    -0.596    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.071    -0.525    G4/vcountsquare_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 G4/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.584    -0.597    G4/clk_25
    SLICE_X6Y20          FDRE                                         r  G4/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  G4/vcount_reg[4]/Q
                         net (fo=16, routed)          0.106    -0.327    G4/vcount_reg[4]
    SLICE_X7Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  G4/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    G4/plusOp__0[5]
    SLICE_X7Y20          FDRE                                         r  G4/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.853    -0.837    G4/clk_25
    SLICE_X7Y20          FDRE                                         r  G4/vcount_reg[5]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.092    -0.492    G4/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 G2/hpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.578%)  route 0.336ns (70.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.591    -0.590    G2/clk_25
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  G2/hpos_reg[0]/Q
                         net (fo=6, routed)           0.336    -0.114    G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y2          RAMB18E1                                     r  G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.878    -0.811    G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.354    G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 G2/hpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.481%)  route 0.337ns (70.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.591    -0.590    G2/clk_25
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  G2/hpos_reg[0]/Q
                         net (fo=6, routed)           0.337    -0.112    G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y2          RAMB18E1                                     r  G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.812    G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.538    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.355    G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 G4/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/hQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.649%)  route 0.198ns (58.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.586    -0.595    G4/clk_25
    SLICE_X3Y20          FDRE                                         r  G4/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  G4/hcount_reg[0]/Q
                         net (fo=23, routed)          0.198    -0.257    G4/hcount_reg[0]
    SLICE_X3Y16          FDRE                                         r  G4/hQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.859    -0.831    G4/clk_25
    SLICE_X3Y16          FDRE                                         r  G4/hQ_reg[0]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.070    -0.507    G4/hQ_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 G4/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.249%)  route 0.208ns (52.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.585    -0.596    G4/clk_25
    SLICE_X7Y19          FDRE                                         r  G4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  G4/vcount_reg[2]/Q
                         net (fo=25, routed)          0.208    -0.248    G4/vcount_reg[2]
    SLICE_X6Y18          LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  G4/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    G4/plusOp__0[3]
    SLICE_X6Y18          FDRE                                         r  G4/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.855    -0.835    G4/clk_25
    SLICE_X6Y18          FDRE                                         r  G4/vcount_reg[3]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.120    -0.461    G4/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 G4/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.774%)  route 0.212ns (53.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.585    -0.596    G4/clk_25
    SLICE_X7Y19          FDRE                                         r  G4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  G4/vcount_reg[2]/Q
                         net (fo=25, routed)          0.212    -0.244    G4/vcount_reg[2]
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  G4/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    G4/plusOp__0[6]
    SLICE_X6Y18          FDRE                                         r  G4/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.855    -0.835    G4/clk_25
    SLICE_X6Y18          FDRE                                         r  G4/vcount_reg[6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.121    -0.460    G4/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 G4/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.586    -0.595    G4/clk_25
    SLICE_X3Y20          FDRE                                         r  G4/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  G4/hcount_reg[0]/Q
                         net (fo=23, routed)          0.168    -0.286    G4/hcount_reg[0]
    SLICE_X3Y20          LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  G4/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    G4/hcount[0]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  G4/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.855    -0.835    G4/clk_25
    SLICE_X3Y20          FDRE                                         r  G4/hcount_reg[0]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.091    -0.504    G4/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 G4/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.114%)  route 0.185ns (49.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.584    -0.597    G4/clk_25
    SLICE_X7Y20          FDRE                                         r  G4/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  G4/vcount_reg[0]/Q
                         net (fo=29, routed)          0.185    -0.271    G4/vcount_reg[0]
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.045    -0.226 r  G4/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    G4/plusOp__0[2]
    SLICE_X7Y19          FDRE                                         r  G4/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.854    -0.836    G4/clk_25
    SLICE_X7Y19          FDRE                                         r  G4/vcount_reg[2]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.091    -0.491    G4/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 G4/htemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/hcountsquare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.352%)  route 0.236ns (62.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583    -0.598    G4/clk_25
    SLICE_X1Y23          FDRE                                         r  G4/htemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  G4/htemp_reg[0]/Q
                         net (fo=1, routed)           0.236    -0.221    G4/htemp
    SLICE_X5Y19          FDRE                                         r  G4/hcountsquare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.854    -0.836    G4/clk_25
    SLICE_X5Y19          FDRE                                         r  G4/hcountsquare_reg/C
                         clock pessimism              0.274    -0.561    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.070    -0.491    G4/hcountsquare_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y2      G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y2      G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    G0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      G2/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      G2/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y10      G2/hpos_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5_prescaler
  To Clock:  clk_5_prescaler

Setup :            0  Failing Endpoints,  Worst Slack      193.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.855ns  (required time - arrival time)
  Source:                 G1/x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5_prescaler rise@200.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 1.566ns (25.922%)  route 4.475ns (74.078%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 198.519 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  G1/x_reg[6]/Q
                         net (fo=4, routed)           2.390     1.968    G1/O7[6]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     2.092 r  G1/y[9]_i_6/O
                         net (fo=1, routed)           0.444     2.536    G1/y[9]_i_6_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     2.660 r  G1/y[9]_i_3/O
                         net (fo=21, routed)          1.642     4.302    G1/y[9]_i_3_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  G1/x[4]_i_6/O
                         net (fo=1, routed)           0.000     4.426    G1/x[4]_i_6_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.827 r  G1/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.827    G1/x_reg[4]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.941 r  G1/x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.941    G1/x_reg[8]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.164 r  G1/x_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.164    G1/p_0_in__0[9]
    SLICE_X1Y13          FDCE                                         r  G1/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   195.332 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   196.914    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.005 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.514   198.519    G1/clk_5
    SLICE_X1Y13          FDCE                                         r  G1/x_reg[9]/C
                         clock pessimism              0.578   199.096    
                         clock uncertainty           -0.140   198.957    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)        0.062   199.019    G1/x_reg[9]
  -------------------------------------------------------------------
                         required time                        199.019    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                193.855    

Slack (MET) :             193.884ns  (required time - arrival time)
  Source:                 G1/x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5_prescaler rise@200.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 1.563ns (25.885%)  route 4.475ns (74.115%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  G1/x_reg[6]/Q
                         net (fo=4, routed)           2.390     1.968    G1/O7[6]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     2.092 r  G1/y[9]_i_6/O
                         net (fo=1, routed)           0.444     2.536    G1/y[9]_i_6_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     2.660 r  G1/y[9]_i_3/O
                         net (fo=21, routed)          1.642     4.302    G1/y[9]_i_3_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  G1/x[4]_i_6/O
                         net (fo=1, routed)           0.000     4.426    G1/x[4]_i_6_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.827 r  G1/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.827    G1/x_reg[4]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.161 r  G1/x_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.161    G1/p_0_in__0[6]
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   195.332 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   196.914    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.005 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.515   198.520    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[6]/C
                         clock pessimism              0.603   199.122    
                         clock uncertainty           -0.140   198.983    
    SLICE_X1Y12          FDCE (Setup_fdce_C_D)        0.062   199.045    G1/x_reg[6]
  -------------------------------------------------------------------
                         required time                        199.045    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                193.884    

Slack (MET) :             193.905ns  (required time - arrival time)
  Source:                 G1/x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5_prescaler rise@200.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 1.542ns (25.626%)  route 4.475ns (74.374%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  G1/x_reg[6]/Q
                         net (fo=4, routed)           2.390     1.968    G1/O7[6]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     2.092 r  G1/y[9]_i_6/O
                         net (fo=1, routed)           0.444     2.536    G1/y[9]_i_6_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     2.660 r  G1/y[9]_i_3/O
                         net (fo=21, routed)          1.642     4.302    G1/y[9]_i_3_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  G1/x[4]_i_6/O
                         net (fo=1, routed)           0.000     4.426    G1/x[4]_i_6_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.827 r  G1/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.827    G1/x_reg[4]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.140 r  G1/x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.140    G1/p_0_in__0[8]
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   195.332 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   196.914    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.005 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.515   198.520    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[8]/C
                         clock pessimism              0.603   199.122    
                         clock uncertainty           -0.140   198.983    
    SLICE_X1Y12          FDCE (Setup_fdce_C_D)        0.062   199.045    G1/x_reg[8]
  -------------------------------------------------------------------
                         required time                        199.045    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                193.905    

Slack (MET) :             193.939ns  (required time - arrival time)
  Source:                 G1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/y_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5_prescaler rise@200.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 0.828ns (14.594%)  route 4.845ns (85.406%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 198.516 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 r  G1/x_reg[7]/Q
                         net (fo=4, routed)           2.509     2.088    G1/O7[7]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     2.212 r  G1/y[9]_i_7/O
                         net (fo=1, routed)           0.433     2.645    G1/y[9]_i_7_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     2.769 f  G1/y[9]_i_4/O
                         net (fo=21, routed)          1.192     3.960    G1/y[9]_i_4_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I3_O)        0.124     4.084 r  G1/y[9]_i_1/O
                         net (fo=10, routed)          0.712     4.796    G1/y
    SLICE_X7Y15          FDCE                                         r  G1/y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   195.332 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   196.914    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.005 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.511   198.516    G1/clk_5
    SLICE_X7Y15          FDCE                                         r  G1/y_reg[9]/C
                         clock pessimism              0.564   199.079    
                         clock uncertainty           -0.140   198.940    
    SLICE_X7Y15          FDCE (Setup_fdce_C_CE)      -0.205   198.735    G1/y_reg[9]
  -------------------------------------------------------------------
                         required time                        198.735    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                193.939    

Slack (MET) :             193.979ns  (required time - arrival time)
  Source:                 G1/x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5_prescaler rise@200.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 1.468ns (24.700%)  route 4.475ns (75.300%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  G1/x_reg[6]/Q
                         net (fo=4, routed)           2.390     1.968    G1/O7[6]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     2.092 r  G1/y[9]_i_6/O
                         net (fo=1, routed)           0.444     2.536    G1/y[9]_i_6_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     2.660 r  G1/y[9]_i_3/O
                         net (fo=21, routed)          1.642     4.302    G1/y[9]_i_3_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  G1/x[4]_i_6/O
                         net (fo=1, routed)           0.000     4.426    G1/x[4]_i_6_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.827 r  G1/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.827    G1/x_reg[4]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.066 r  G1/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.066    G1/p_0_in__0[7]
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   195.332 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   196.914    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.005 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.515   198.520    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[7]/C
                         clock pessimism              0.603   199.122    
                         clock uncertainty           -0.140   198.983    
    SLICE_X1Y12          FDCE (Setup_fdce_C_D)        0.062   199.045    G1/x_reg[7]
  -------------------------------------------------------------------
                         required time                        199.045    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                193.979    

Slack (MET) :             193.995ns  (required time - arrival time)
  Source:                 G1/x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5_prescaler rise@200.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 1.452ns (24.497%)  route 4.475ns (75.503%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  G1/x_reg[6]/Q
                         net (fo=4, routed)           2.390     1.968    G1/O7[6]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     2.092 r  G1/y[9]_i_6/O
                         net (fo=1, routed)           0.444     2.536    G1/y[9]_i_6_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     2.660 r  G1/y[9]_i_3/O
                         net (fo=21, routed)          1.642     4.302    G1/y[9]_i_3_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  G1/x[4]_i_6/O
                         net (fo=1, routed)           0.000     4.426    G1/x[4]_i_6_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.827 r  G1/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.827    G1/x_reg[4]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.050 r  G1/x_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.050    G1/p_0_in__0[5]
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   195.332 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   196.914    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.005 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.515   198.520    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[5]/C
                         clock pessimism              0.603   199.122    
                         clock uncertainty           -0.140   198.983    
    SLICE_X1Y12          FDCE (Setup_fdce_C_D)        0.062   199.045    G1/x_reg[5]
  -------------------------------------------------------------------
                         required time                        199.045    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                193.995    

Slack (MET) :             194.016ns  (required time - arrival time)
  Source:                 G1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/x_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5_prescaler rise@200.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.828ns (14.745%)  route 4.787ns (85.255%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  G1/x_reg[7]/Q
                         net (fo=4, routed)           2.509     2.088    G1/O7[7]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     2.212 f  G1/y[9]_i_7/O
                         net (fo=1, routed)           0.433     2.645    G1/y[9]_i_7_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     2.769 r  G1/y[9]_i_4/O
                         net (fo=21, routed)          1.190     3.958    G1/y[9]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124     4.082 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.656     4.738    G1/x
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   195.332 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   196.914    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.005 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.516   198.521    G1/clk_5
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[1]/C
                         clock pessimism              0.578   199.098    
                         clock uncertainty           -0.140   198.959    
    SLICE_X1Y11          FDPE (Setup_fdpe_C_CE)      -0.205   198.754    G1/x_reg[1]
  -------------------------------------------------------------------
                         required time                        198.754    
                         arrival time                          -4.738    
  -------------------------------------------------------------------
                         slack                                194.016    

Slack (MET) :             194.016ns  (required time - arrival time)
  Source:                 G1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/x_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5_prescaler rise@200.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.828ns (14.745%)  route 4.787ns (85.255%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  G1/x_reg[7]/Q
                         net (fo=4, routed)           2.509     2.088    G1/O7[7]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     2.212 f  G1/y[9]_i_7/O
                         net (fo=1, routed)           0.433     2.645    G1/y[9]_i_7_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     2.769 r  G1/y[9]_i_4/O
                         net (fo=21, routed)          1.190     3.958    G1/y[9]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124     4.082 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.656     4.738    G1/x
    SLICE_X1Y11          FDCE                                         r  G1/x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   195.332 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   196.914    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.005 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.516   198.521    G1/clk_5
    SLICE_X1Y11          FDCE                                         r  G1/x_reg[2]/C
                         clock pessimism              0.578   199.098    
                         clock uncertainty           -0.140   198.959    
    SLICE_X1Y11          FDCE (Setup_fdce_C_CE)      -0.205   198.754    G1/x_reg[2]
  -------------------------------------------------------------------
                         required time                        198.754    
                         arrival time                          -4.738    
  -------------------------------------------------------------------
                         slack                                194.016    

Slack (MET) :             194.016ns  (required time - arrival time)
  Source:                 G1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/x_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5_prescaler rise@200.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.828ns (14.745%)  route 4.787ns (85.255%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  G1/x_reg[7]/Q
                         net (fo=4, routed)           2.509     2.088    G1/O7[7]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     2.212 f  G1/y[9]_i_7/O
                         net (fo=1, routed)           0.433     2.645    G1/y[9]_i_7_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     2.769 r  G1/y[9]_i_4/O
                         net (fo=21, routed)          1.190     3.958    G1/y[9]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124     4.082 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.656     4.738    G1/x
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   195.332 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   196.914    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.005 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.516   198.521    G1/clk_5
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[3]/C
                         clock pessimism              0.578   199.098    
                         clock uncertainty           -0.140   198.959    
    SLICE_X1Y11          FDPE (Setup_fdpe_C_CE)      -0.205   198.754    G1/x_reg[3]
  -------------------------------------------------------------------
                         required time                        198.754    
                         arrival time                          -4.738    
  -------------------------------------------------------------------
                         slack                                194.016    

Slack (MET) :             194.016ns  (required time - arrival time)
  Source:                 G1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/x_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5_prescaler rise@200.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.828ns (14.745%)  route 4.787ns (85.255%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  G1/x_reg[7]/Q
                         net (fo=4, routed)           2.509     2.088    G1/O7[7]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     2.212 f  G1/y[9]_i_7/O
                         net (fo=1, routed)           0.433     2.645    G1/y[9]_i_7_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     2.769 r  G1/y[9]_i_4/O
                         net (fo=21, routed)          1.190     3.958    G1/y[9]_i_4_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124     4.082 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.656     4.738    G1/x
    SLICE_X1Y11          FDCE                                         r  G1/x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk100 (IN)
                         net (fo=0)                   0.000   200.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   195.332 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   196.914    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.005 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.516   198.521    G1/clk_5
    SLICE_X1Y11          FDCE                                         r  G1/x_reg[4]/C
                         clock pessimism              0.578   199.098    
                         clock uncertainty           -0.140   198.959    
    SLICE_X1Y11          FDCE (Setup_fdce_C_CE)      -0.205   198.754    G1/x_reg[4]
  -------------------------------------------------------------------
                         required time                        198.754    
                         arrival time                          -4.738    
  -------------------------------------------------------------------
                         slack                                194.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 G1/yLast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/yLast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.589    -0.592    G1/clk_5
    SLICE_X5Y13          FDRE                                         r  G1/yLast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  G1/yLast_reg/Q
                         net (fo=18, routed)          0.168    -0.283    G1/yLast
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.045    -0.238 r  G1/yLast_i_1/O
                         net (fo=1, routed)           0.000    -0.238    G1/yLast_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  G1/yLast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.859    -0.831    G1/clk_5
    SLICE_X5Y13          FDRE                                         r  G1/yLast_reg/C
                         clock pessimism              0.238    -0.592    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.091    -0.501    G1/yLast_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 G1/xLast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/xLast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.591    G1/clk_5
    SLICE_X5Y12          FDRE                                         r  G1/xLast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  G1/xLast_reg/Q
                         net (fo=18, routed)          0.168    -0.282    G1/xLast
    SLICE_X5Y12          LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  G1/xLast_i_1/O
                         net (fo=1, routed)           0.000    -0.237    G1/xLast_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  G1/xLast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.830    G1/clk_5
    SLICE_X5Y12          FDRE                                         r  G1/xLast_reg/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.091    -0.500    G1/xLast_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 G1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.566    -0.615    G1/clk_5
    SLICE_X10Y5          FDRE                                         r  G1/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  G1/cnt_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.325    G1/cnt_reg[10]
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.215 r  G1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    G1/cnt_reg[8]_i_1_n_5
    SLICE_X10Y5          FDRE                                         r  G1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.836    -0.854    G1/clk_5
    SLICE_X10Y5          FDRE                                         r  G1/cnt_reg[10]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.134    -0.481    G1/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 G1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.566    -0.615    G1/clk_5
    SLICE_X10Y4          FDRE                                         r  G1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  G1/cnt_reg[6]/Q
                         net (fo=3, routed)           0.127    -0.325    G1/cnt_reg[6]
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.215 r  G1/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    G1/cnt_reg[4]_i_1_n_5
    SLICE_X10Y4          FDRE                                         r  G1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.836    -0.854    G1/clk_5
    SLICE_X10Y4          FDRE                                         r  G1/cnt_reg[6]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.134    -0.481    G1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 G1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.565    -0.616    G1/clk_5
    SLICE_X10Y7          FDRE                                         r  G1/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  G1/cnt_reg[18]/Q
                         net (fo=3, routed)           0.127    -0.326    G1/cnt_reg[18]
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.216 r  G1/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.216    G1/cnt_reg[16]_i_1_n_5
    SLICE_X10Y7          FDRE                                         r  G1/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.835    -0.855    G1/clk_5
    SLICE_X10Y7          FDRE                                         r  G1/cnt_reg[18]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.134    -0.482    G1/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 G1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.566    -0.615    G1/clk_5
    SLICE_X10Y5          FDRE                                         r  G1/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  G1/cnt_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.325    G1/cnt_reg[10]
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.179 r  G1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    G1/cnt_reg[8]_i_1_n_4
    SLICE_X10Y5          FDRE                                         r  G1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.836    -0.854    G1/clk_5
    SLICE_X10Y5          FDRE                                         r  G1/cnt_reg[11]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.134    -0.481    G1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 G1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.566    -0.615    G1/clk_5
    SLICE_X10Y4          FDRE                                         r  G1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  G1/cnt_reg[6]/Q
                         net (fo=3, routed)           0.127    -0.325    G1/cnt_reg[6]
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.179 r  G1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    G1/cnt_reg[4]_i_1_n_4
    SLICE_X10Y4          FDRE                                         r  G1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.836    -0.854    G1/clk_5
    SLICE_X10Y4          FDRE                                         r  G1/cnt_reg[7]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.134    -0.481    G1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 G1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.565    -0.616    G1/clk_5
    SLICE_X10Y7          FDRE                                         r  G1/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  G1/cnt_reg[18]/Q
                         net (fo=3, routed)           0.127    -0.326    G1/cnt_reg[18]
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.180 r  G1/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    G1/cnt_reg[16]_i_1_n_4
    SLICE_X10Y7          FDRE                                         r  G1/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.835    -0.855    G1/clk_5
    SLICE_X10Y7          FDRE                                         r  G1/cnt_reg[19]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.134    -0.482    G1/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 G1/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.079%)  route 0.172ns (40.921%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.589    -0.592    G1/clk_5
    SLICE_X7Y13          FDCE                                         r  G1/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  G1/y_reg[4]/Q
                         net (fo=4, routed)           0.172    -0.279    G1/D[4]
    SLICE_X7Y13          LUT4 (Prop_lut4_I3_O)        0.045    -0.234 r  G1/y[4]_i_6/O
                         net (fo=1, routed)           0.000    -0.234    G1/y[4]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.171 r  G1/y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    G1/p_0_in[4]
    SLICE_X7Y13          FDCE                                         r  G1/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.859    -0.831    G1/clk_5
    SLICE_X7Y13          FDCE                                         r  G1/y_reg[4]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X7Y13          FDCE (Hold_fdce_C_D)         0.105    -0.487    G1/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 G1/x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G1/x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.079%)  route 0.172ns (40.921%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.592    -0.589    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  G1/x_reg[8]/Q
                         net (fo=4, routed)           0.172    -0.276    G1/O7[8]
    SLICE_X1Y12          LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  G1/x[8]_i_6/O
                         net (fo=1, routed)           0.000    -0.231    G1/x[8]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.168 r  G1/x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    G1/p_0_in__0[8]
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.862    -0.828    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[8]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X1Y12          FDCE (Hold_fdce_C_D)         0.105    -0.484    G1/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5_prescaler
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { G0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    G0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y3      G1/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y5      G1/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y5      G1/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y6      G1/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y6      G1/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y6      G1/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y6      G1/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y7      G1/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y3      G1/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y3      G1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y5      G1/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y5      G1/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y5      G1/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y5      G1/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y6      G1/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y6      G1/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y6      G1/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y6      G1/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y3      G1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y3      G1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y5      G1/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y5      G1/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y5      G1/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y5      G1/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y6      G1/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y6      G1/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y6      G1/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y6      G1/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_5_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       36.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.714ns  (required time - arrival time)
  Source:                 G1/x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myhSpriteLoc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.456ns (16.638%)  route 2.285ns (83.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 r  G1/x_reg[6]/Q
                         net (fo=4, routed)           2.285     1.863    G2/D[6]
    SLICE_X0Y12          FDRE                                         r  G2/myhSpriteLoc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.515    38.520    G2/clk_25
    SLICE_X0Y12          FDRE                                         r  G2/myhSpriteLoc_reg[6]/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.260    38.659    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.081    38.578    G2/myhSpriteLoc_reg[6]
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 36.714    

Slack (MET) :             36.776ns  (required time - arrival time)
  Source:                 G1/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myvSpriteLoc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.456ns (16.871%)  route 2.247ns (83.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.630    -0.882    G1/clk_5
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  G1/y_reg[6]/Q
                         net (fo=4, routed)           2.247     1.821    G2/myvSpriteLoc_reg[9]_0[6]
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.512    38.517    G2/clk_25
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[6]/C
                         clock pessimism              0.398    38.915    
                         clock uncertainty           -0.260    38.656    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)       -0.058    38.598    G2/myvSpriteLoc_reg[6]
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                 36.776    

Slack (MET) :             36.782ns  (required time - arrival time)
  Source:                 G1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myhSpriteLoc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.456ns (16.930%)  route 2.237ns (83.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 r  G1/x_reg[7]/Q
                         net (fo=4, routed)           2.237     1.816    G2/D[7]
    SLICE_X0Y12          FDRE                                         r  G2/myhSpriteLoc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.515    38.520    G2/clk_25
    SLICE_X0Y12          FDRE                                         r  G2/myhSpriteLoc_reg[7]/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.260    38.659    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.061    38.598    G2/myhSpriteLoc_reg[7]
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                 36.782    

Slack (MET) :             36.966ns  (required time - arrival time)
  Source:                 G1/y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myvSpriteLoc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.518ns (20.683%)  route 1.986ns (79.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.630    -0.882    G1/clk_5
    SLICE_X6Y13          FDCE                                         r  G1/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518    -0.364 r  G1/y_reg[0]/Q
                         net (fo=5, routed)           1.986     1.623    G2/myvSpriteLoc_reg[9]_0[0]
    SLICE_X4Y13          FDRE                                         r  G2/myvSpriteLoc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.512    38.517    G2/clk_25
    SLICE_X4Y13          FDRE                                         r  G2/myvSpriteLoc_reg[0]/C
                         clock pessimism              0.398    38.915    
                         clock uncertainty           -0.260    38.656    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)       -0.067    38.589    G2/myvSpriteLoc_reg[0]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -1.623    
  -------------------------------------------------------------------
                         slack                                 36.966    

Slack (MET) :             36.976ns  (required time - arrival time)
  Source:                 G1/y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myvSpriteLoc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.456ns (18.242%)  route 2.044ns (81.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.628    -0.884    G1/clk_5
    SLICE_X7Y15          FDCE                                         r  G1/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  G1/y_reg[9]/Q
                         net (fo=4, routed)           2.044     1.616    G2/myvSpriteLoc_reg[9]_0[9]
    SLICE_X6Y14          FDRE                                         r  G2/myvSpriteLoc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.512    38.517    G2/clk_25
    SLICE_X6Y14          FDRE                                         r  G2/myvSpriteLoc_reg[9]/C
                         clock pessimism              0.398    38.915    
                         clock uncertainty           -0.260    38.656    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)       -0.063    38.593    G2/myvSpriteLoc_reg[9]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.976    

Slack (MET) :             37.025ns  (required time - arrival time)
  Source:                 G1/y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myvSpriteLoc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.456ns (18.603%)  route 1.995ns (81.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.630    -0.882    G1/clk_5
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  G1/y_reg[8]/Q
                         net (fo=4, routed)           1.995     1.570    G2/myvSpriteLoc_reg[9]_0[8]
    SLICE_X6Y14          FDRE                                         r  G2/myvSpriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.512    38.517    G2/clk_25
    SLICE_X6Y14          FDRE                                         r  G2/myvSpriteLoc_reg[8]/C
                         clock pessimism              0.398    38.915    
                         clock uncertainty           -0.260    38.656    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)       -0.061    38.595    G2/myvSpriteLoc_reg[8]
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                 37.025    

Slack (MET) :             37.054ns  (required time - arrival time)
  Source:                 G1/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myvSpriteLoc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.456ns (18.802%)  route 1.969ns (81.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.630    -0.882    G1/clk_5
    SLICE_X7Y13          FDCE                                         r  G1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  G1/y_reg[2]/Q
                         net (fo=5, routed)           1.969     1.544    G2/myvSpriteLoc_reg[9]_0[2]
    SLICE_X4Y13          FDRE                                         r  G2/myvSpriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.512    38.517    G2/clk_25
    SLICE_X4Y13          FDRE                                         r  G2/myvSpriteLoc_reg[2]/C
                         clock pessimism              0.398    38.915    
                         clock uncertainty           -0.260    38.656    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)       -0.058    38.598    G2/myvSpriteLoc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                 37.054    

Slack (MET) :             37.076ns  (required time - arrival time)
  Source:                 G1/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myhSpriteLoc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.456ns (19.056%)  route 1.937ns (80.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.634    -0.878    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 r  G1/x_reg[5]/Q
                         net (fo=4, routed)           1.937     1.515    G2/D[5]
    SLICE_X0Y12          FDRE                                         r  G2/myhSpriteLoc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.515    38.520    G2/clk_25
    SLICE_X0Y12          FDRE                                         r  G2/myhSpriteLoc_reg[5]/C
                         clock pessimism              0.398    38.918    
                         clock uncertainty           -0.260    38.659    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.067    38.592    G2/myhSpriteLoc_reg[5]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 37.076    

Slack (MET) :             37.135ns  (required time - arrival time)
  Source:                 G1/x_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myhSpriteLoc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.456ns (19.485%)  route 1.884ns (80.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.635    -0.877    G1/clk_5
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.456    -0.421 r  G1/x_reg[3]/Q
                         net (fo=4, routed)           1.884     1.464    G2/D[3]
    SLICE_X0Y11          FDRE                                         r  G2/myhSpriteLoc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.516    38.521    G2/clk_25
    SLICE_X0Y11          FDRE                                         r  G2/myhSpriteLoc_reg[3]/C
                         clock pessimism              0.398    38.919    
                         clock uncertainty           -0.260    38.660    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)       -0.061    38.599    G2/myhSpriteLoc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                 37.135    

Slack (MET) :             37.151ns  (required time - arrival time)
  Source:                 G1/x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myhSpriteLoc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.456ns (19.374%)  route 1.898ns (80.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.635    -0.877    G1/clk_5
    SLICE_X3Y11          FDCE                                         r  G1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  G1/x_reg[0]/Q
                         net (fo=5, routed)           1.898     1.477    G2/D[0]
    SLICE_X2Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.516    38.521    G2/clk_25
    SLICE_X2Y11          FDRE                                         r  G2/myhSpriteLoc_reg[0]/C
                         clock pessimism              0.398    38.919    
                         clock uncertainty           -0.260    38.660    
    SLICE_X2Y11          FDRE (Setup_fdre_C_D)       -0.031    38.629    G2/myhSpriteLoc_reg[0]
  -------------------------------------------------------------------
                         required time                         38.629    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                 37.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 G1/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myvSpriteLoc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.848%)  route 0.696ns (83.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.589    -0.592    G1/clk_5
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  G1/y_reg[5]/Q
                         net (fo=4, routed)           0.696     0.245    G2/myvSpriteLoc_reg[9]_0[5]
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.859    -0.831    G2/clk_25
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[5]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.260    -0.016    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.070     0.054    G2/myvSpriteLoc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 G1/y_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myvSpriteLoc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.141ns (16.378%)  route 0.720ns (83.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.589    -0.592    G1/clk_5
    SLICE_X7Y13          FDPE                                         r  G1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.451 r  G1/y_reg[1]/Q
                         net (fo=4, routed)           0.720     0.269    G2/myvSpriteLoc_reg[9]_0[1]
    SLICE_X4Y13          FDRE                                         r  G2/myvSpriteLoc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.859    -0.831    G2/clk_25
    SLICE_X4Y13          FDRE                                         r  G2/myvSpriteLoc_reg[1]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.260    -0.016    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.070     0.054    G2/myvSpriteLoc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 G1/y_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myvSpriteLoc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.332%)  route 0.722ns (83.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.589    -0.592    G1/clk_5
    SLICE_X7Y13          FDPE                                         r  G1/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.451 r  G1/y_reg[3]/Q
                         net (fo=4, routed)           0.722     0.271    G2/myvSpriteLoc_reg[9]_0[3]
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.859    -0.831    G2/clk_25
    SLICE_X5Y14          FDRE                                         r  G2/myvSpriteLoc_reg[3]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.260    -0.016    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.070     0.054    G2/myvSpriteLoc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 G1/x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myhSpriteLoc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.141ns (15.682%)  route 0.758ns (84.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.592    -0.589    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  G1/x_reg[8]/Q
                         net (fo=4, routed)           0.758     0.310    G2/D[8]
    SLICE_X0Y13          FDRE                                         r  G2/myhSpriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.861    -0.829    G2/clk_25
    SLICE_X0Y13          FDRE                                         r  G2/myhSpriteLoc_reg[8]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.070     0.056    G2/myhSpriteLoc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 G1/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myhSpriteLoc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.141ns (15.570%)  route 0.765ns (84.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.593    -0.588    G1/clk_5
    SLICE_X1Y11          FDCE                                         r  G1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  G1/x_reg[2]/Q
                         net (fo=5, routed)           0.765     0.317    G2/D[2]
    SLICE_X0Y11          FDRE                                         r  G2/myhSpriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.864    -0.826    G2/clk_25
    SLICE_X0Y11          FDRE                                         r  G2/myhSpriteLoc_reg[2]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.260    -0.011    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.066     0.055    G2/myhSpriteLoc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 G1/x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myhSpriteLoc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.541%)  route 0.766ns (84.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.590    G1/clk_5
    SLICE_X1Y13          FDCE                                         r  G1/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  G1/x_reg[9]/Q
                         net (fo=4, routed)           0.766     0.317    G2/D[9]
    SLICE_X0Y13          FDRE                                         r  G2/myhSpriteLoc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.861    -0.829    G2/clk_25
    SLICE_X0Y13          FDRE                                         r  G2/myhSpriteLoc_reg[9]/C
                         clock pessimism              0.555    -0.274    
                         clock uncertainty            0.260    -0.014    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.066     0.052    G2/myhSpriteLoc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 G1/x_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myhSpriteLoc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.261%)  route 0.783ns (84.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.593    -0.588    G1/clk_5
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  G1/x_reg[1]/Q
                         net (fo=4, routed)           0.783     0.336    G2/D[1]
    SLICE_X0Y11          FDRE                                         r  G2/myhSpriteLoc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.864    -0.826    G2/clk_25
    SLICE_X0Y11          FDRE                                         r  G2/myhSpriteLoc_reg[1]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.260    -0.011    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.070     0.059    G2/myhSpriteLoc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 G1/y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myvSpriteLoc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.141ns (15.207%)  route 0.786ns (84.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.589    -0.592    G1/clk_5
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  G1/y_reg[7]/Q
                         net (fo=4, routed)           0.786     0.335    G2/myvSpriteLoc_reg[9]_0[7]
    SLICE_X6Y14          FDRE                                         r  G2/myvSpriteLoc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.859    -0.831    G2/clk_25
    SLICE_X6Y14          FDRE                                         r  G2/myvSpriteLoc_reg[7]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.260    -0.016    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.059     0.043    G2/myvSpriteLoc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 G1/y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myvSpriteLoc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.141ns (14.459%)  route 0.834ns (85.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.589    -0.592    G1/clk_5
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  G1/y_reg[8]/Q
                         net (fo=4, routed)           0.834     0.383    G2/myvSpriteLoc_reg[9]_0[8]
    SLICE_X6Y14          FDRE                                         r  G2/myvSpriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.859    -0.831    G2/clk_25
    SLICE_X6Y14          FDRE                                         r  G2/myvSpriteLoc_reg[8]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.260    -0.016    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.088     0.072    G2/myvSpriteLoc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 G1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            G2/myhSpriteLoc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_5_prescaler rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.515%)  route 0.830ns (85.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.592    -0.589    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  G1/x_reg[7]/Q
                         net (fo=4, routed)           0.830     0.382    G2/D[7]
    SLICE_X0Y12          FDRE                                         r  G2/myhSpriteLoc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.862    -0.828    G2/clk_25
    SLICE_X0Y12          FDRE                                         r  G2/myhSpriteLoc_reg[7]/C
                         clock pessimism              0.555    -0.273    
                         clock uncertainty            0.260    -0.013    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.070     0.057    G2/myhSpriteLoc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.325    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G4/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 4.048ns (58.569%)  route 2.864ns (41.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.627    -0.885    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  G4/green_reg[3]/Q
                         net (fo=1, routed)           2.864     2.497    green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     6.028 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.028    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.396ns  (logic 4.037ns (63.123%)  route 2.359ns (36.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.627    -0.885    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  G4/red_reg[1]/Q
                         net (fo=1, routed)           2.359     1.992    red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.511 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.511    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.356ns  (logic 4.023ns (63.302%)  route 2.333ns (36.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.627    -0.885    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  G4/green_reg[1]/Q
                         net (fo=1, routed)           2.333     1.966    green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     5.471 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.471    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 3.980ns (62.734%)  route 2.364ns (37.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.626    -0.886    G4/clk_25
    SLICE_X3Y19          FDRE                                         r  G4/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  G4/red_reg[0]/Q
                         net (fo=1, routed)           2.364     1.935    red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.458 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.458    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.299ns  (logic 3.985ns (63.267%)  route 2.314ns (36.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.626    -0.886    G4/clk_25
    SLICE_X3Y19          FDRE                                         r  G4/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  G4/green_reg[2]/Q
                         net (fo=1, routed)           2.314     1.884    green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.413 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.413    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 3.977ns (63.574%)  route 2.279ns (36.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.626    -0.886    G4/clk_25
    SLICE_X3Y19          FDRE                                         r  G4/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  G4/green_reg[0]/Q
                         net (fo=1, routed)           2.279     1.849    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.370 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.370    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 4.021ns (65.424%)  route 2.125ns (34.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.627    -0.885    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  G4/blue_reg[1]/Q
                         net (fo=1, routed)           2.125     1.759    blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.262 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.262    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.127ns  (logic 3.980ns (64.957%)  route 2.147ns (35.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.625    -0.887    G4/clk_25
    SLICE_X0Y20          FDRE                                         r  G4/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  G4/red_reg[2]/Q
                         net (fo=1, routed)           2.147     1.717    red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.241 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.241    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.124ns  (logic 3.981ns (65.000%)  route 2.143ns (35.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.625    -0.887    G4/clk_25
    SLICE_X0Y20          FDRE                                         r  G4/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  G4/blue_reg[3]/Q
                         net (fo=1, routed)           2.143     1.713    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.238 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.238    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 3.951ns (64.905%)  route 2.136ns (35.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.627    -0.885    G4/clk_25
    SLICE_X1Y18          FDRE                                         r  G4/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  G4/blue_reg[0]/Q
                         net (fo=1, routed)           2.136     1.708    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.203 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.203    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G4/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.345ns (74.826%)  route 0.453ns (25.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583    -0.598    G4/clk_25
    SLICE_X0Y23          FDRE                                         r  G4/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  G4/vsync_reg/Q
                         net (fo=1, routed)           0.453    -0.005    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.200 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.200    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.362ns (74.251%)  route 0.472ns (25.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.585    -0.596    G4/clk_25
    SLICE_X2Y22          FDRE                                         r  G4/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  G4/hsync_reg/Q
                         net (fo=1, routed)           0.472     0.040    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.238 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.238    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.345ns (72.102%)  route 0.520ns (27.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.586    -0.595    G4/clk_25
    SLICE_X1Y20          FDRE                                         r  G4/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  G4/red_reg[3]/Q
                         net (fo=1, routed)           0.520     0.066    red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.270 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.270    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.361ns (72.452%)  route 0.517ns (27.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.586    -0.595    G4/clk_25
    SLICE_X0Y20          FDRE                                         r  G4/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  G4/blue_reg[2]/Q
                         net (fo=1, routed)           0.517     0.063    blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.283 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.283    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.338ns (70.768%)  route 0.552ns (29.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.588    -0.593    G4/clk_25
    SLICE_X1Y18          FDRE                                         r  G4/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  G4/blue_reg[0]/Q
                         net (fo=1, routed)           0.552     0.100    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.297 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.297    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.367ns (71.512%)  route 0.544ns (28.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.586    -0.595    G4/clk_25
    SLICE_X0Y20          FDRE                                         r  G4/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  G4/blue_reg[3]/Q
                         net (fo=1, routed)           0.544     0.090    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.316 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.316    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.369ns (71.658%)  route 0.541ns (28.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.588    -0.593    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  G4/blue_reg[1]/Q
                         net (fo=1, routed)           0.541     0.112    blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.316 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.316    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.366ns (70.954%)  route 0.559ns (29.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.586    -0.595    G4/clk_25
    SLICE_X0Y20          FDRE                                         r  G4/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  G4/red_reg[2]/Q
                         net (fo=1, routed)           0.559     0.105    red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.330 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.330    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.363ns (69.764%)  route 0.591ns (30.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.587    -0.594    G4/clk_25
    SLICE_X3Y19          FDRE                                         r  G4/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  G4/green_reg[0]/Q
                         net (fo=1, routed)           0.591     0.137    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.359 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.359    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.384ns (70.093%)  route 0.591ns (29.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.588    -0.593    G4/clk_25
    SLICE_X2Y18          FDRE                                         r  G4/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  G4/red_reg[1]/Q
                         net (fo=1, routed)           0.591     0.161    red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.382 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.382    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    G0/inst/clk_100_prescaler
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 1.709ns (35.015%)  route 3.172ns (64.985%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          1.414     2.876    G2/sprSel_IBUF[1]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.000 r  G2/active_i_2/O
                         net (fo=1, routed)           0.964     3.963    G2/active_i_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.087 r  G2/active_i_1/O
                         net (fo=15, routed)          0.794     4.882    G2/active_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  G2/vpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.510    -1.485    G2/clk_25
    SLICE_X6Y16          FDRE                                         r  G2/vpos_reg[4]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 1.709ns (35.015%)  route 3.172ns (64.985%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          1.414     2.876    G2/sprSel_IBUF[1]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.000 r  G2/active_i_2/O
                         net (fo=1, routed)           0.964     3.963    G2/active_i_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.087 r  G2/active_i_1/O
                         net (fo=15, routed)          0.794     4.882    G2/active_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  G2/vpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.510    -1.485    G2/clk_25
    SLICE_X6Y16          FDRE                                         r  G2/vpos_reg[5]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 1.709ns (35.015%)  route 3.172ns (64.985%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          1.414     2.876    G2/sprSel_IBUF[1]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.000 r  G2/active_i_2/O
                         net (fo=1, routed)           0.964     3.963    G2/active_i_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.087 r  G2/active_i_1/O
                         net (fo=15, routed)          0.794     4.882    G2/active_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  G2/vpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.510    -1.485    G2/clk_25
    SLICE_X6Y16          FDRE                                         r  G2/vpos_reg[6]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.709ns (35.057%)  route 3.167ns (64.943%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          1.414     2.876    G2/sprSel_IBUF[1]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.000 r  G2/active_i_2/O
                         net (fo=1, routed)           0.964     3.963    G2/active_i_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.087 r  G2/active_i_1/O
                         net (fo=15, routed)          0.789     4.876    G2/active_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.515    -1.480    G2/clk_25
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.709ns (35.057%)  route 3.167ns (64.943%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          1.414     2.876    G2/sprSel_IBUF[1]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.000 r  G2/active_i_2/O
                         net (fo=1, routed)           0.964     3.963    G2/active_i_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.087 r  G2/active_i_1/O
                         net (fo=15, routed)          0.789     4.876    G2/active_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.515    -1.480    G2/clk_25
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.709ns (35.057%)  route 3.167ns (64.943%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          1.414     2.876    G2/sprSel_IBUF[1]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.000 r  G2/active_i_2/O
                         net (fo=1, routed)           0.964     3.963    G2/active_i_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.087 r  G2/active_i_1/O
                         net (fo=15, routed)          0.789     4.876    G2/active_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.515    -1.480    G2/clk_25
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.709ns (35.057%)  route 3.167ns (64.943%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          1.414     2.876    G2/sprSel_IBUF[1]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.000 r  G2/active_i_2/O
                         net (fo=1, routed)           0.964     3.963    G2/active_i_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.087 r  G2/active_i_1/O
                         net (fo=15, routed)          0.789     4.876    G2/active_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.515    -1.480    G2/clk_25
    SLICE_X4Y10          FDRE                                         r  G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.709ns (35.742%)  route 3.073ns (64.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          1.414     2.876    G2/sprSel_IBUF[1]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.000 r  G2/active_i_2/O
                         net (fo=1, routed)           0.964     3.963    G2/active_i_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.087 r  G2/active_i_1/O
                         net (fo=15, routed)          0.695     4.782    G2/active_i_1_n_0
    SLICE_X4Y11          FDRE                                         r  G2/hpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.514    -1.481    G2/clk_25
    SLICE_X4Y11          FDRE                                         r  G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.709ns (35.742%)  route 3.073ns (64.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          1.414     2.876    G2/sprSel_IBUF[1]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.000 r  G2/active_i_2/O
                         net (fo=1, routed)           0.964     3.963    G2/active_i_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.087 r  G2/active_i_1/O
                         net (fo=15, routed)          0.695     4.782    G2/active_i_1_n_0
    SLICE_X4Y11          FDRE                                         r  G2/hpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.514    -1.481    G2/clk_25
    SLICE_X4Y11          FDRE                                         r  G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.709ns (35.742%)  route 3.073ns (64.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          1.414     2.876    G2/sprSel_IBUF[1]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.000 r  G2/active_i_2/O
                         net (fo=1, routed)           0.964     3.963    G2/active_i_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.087 r  G2/active_i_1/O
                         net (fo=15, routed)          0.695     4.782    G2/active_i_1_n_0
    SLICE_X4Y11          FDRE                                         r  G2/hpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.514    -1.481    G2/clk_25
    SLICE_X4Y11          FDRE                                         r  G2/hpos_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G3/RGB_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.266ns (36.328%)  route 0.466ns (63.672%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sprSel_IBUF[0]_inst/O
                         net (fo=17, routed)          0.466     0.687    G3/sprSel_IBUF[0]
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.732 r  G3/RGB[4]_i_1/O
                         net (fo=1, routed)           0.000     0.732    G3/RGB[4]_i_1_n_0
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.860    -0.830    G3/clk_25
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[4]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G3/RGB_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.274ns (35.503%)  route 0.498ns (64.497%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          0.498     0.728    G3/sprSel_IBUF[1]
    SLICE_X7Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.773 r  G3/RGB[6]_i_1/O
                         net (fo=1, routed)           0.000     0.773    G3/RGB[6]_i_1_n_0
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.860    -0.830    G3/clk_25
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[6]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G3/RGB_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.266ns (32.509%)  route 0.552ns (67.491%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sprSel_IBUF[0]_inst/O
                         net (fo=17, routed)          0.552     0.773    G3/sprSel_IBUF[0]
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.818 r  G3/RGB[11]_i_2/O
                         net (fo=1, routed)           0.000     0.818    G3/RGB[11]_i_2_n_0
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.860    -0.830    G3/clk_25
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[11]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G3/RGB_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.274ns (32.173%)  route 0.578ns (67.827%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          0.578     0.808    G3/sprSel_IBUF[1]
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.853 r  G3/RGB[7]_i_1/O
                         net (fo=1, routed)           0.000     0.853    G3/RGB[7]_i_1_n_0
    SLICE_X6Y12          FDSE                                         r  G3/RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.860    -0.830    G3/clk_25
    SLICE_X6Y12          FDSE                                         r  G3/RGB_reg[7]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G3/RGB_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.266ns (29.482%)  route 0.636ns (70.518%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sprSel_IBUF[0]_inst/O
                         net (fo=17, routed)          0.636     0.857    G3/sprSel_IBUF[0]
    SLICE_X7Y12          LUT4 (Prop_lut4_I1_O)        0.045     0.902 r  G3/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000     0.902    G3/RGB[1]_i_1_n_0
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.860    -0.830    G3/clk_25
    SLICE_X7Y12          FDSE                                         r  G3/RGB_reg[1]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G3/RGB_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.266ns (29.417%)  route 0.638ns (70.583%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sprSel_IBUF[0]_inst/O
                         net (fo=17, routed)          0.638     0.859    G3/sprSel_IBUF[0]
    SLICE_X6Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.904 r  G3/RGB[10]_i_1/O
                         net (fo=1, routed)           0.000     0.904    G3/RGB[10]_i_1_n_0
    SLICE_X6Y12          FDSE                                         r  G3/RGB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.860    -0.830    G3/clk_25
    SLICE_X6Y12          FDSE                                         r  G3/RGB_reg[10]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G3/RGB_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.266ns (29.352%)  route 0.640ns (70.648%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sprSel_IBUF[0]_inst/O
                         net (fo=17, routed)          0.640     0.861    G3/sprSel_IBUF[0]
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.045     0.906 r  G3/RGB[5]_i_1/O
                         net (fo=1, routed)           0.000     0.906    G3/RGB[5]_i_1_n_0
    SLICE_X6Y12          FDSE                                         r  G3/RGB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.860    -0.830    G3/clk_25
    SLICE_X6Y12          FDSE                                         r  G3/RGB_reg[5]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G3/RGB_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.274ns (27.344%)  route 0.729ns (72.656%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          0.729     0.958    G3/sprSel_IBUF[1]
    SLICE_X11Y14         LUT4 (Prop_lut4_I2_O)        0.045     1.003 r  G3/RGB[8]_i_1/O
                         net (fo=1, routed)           0.000     1.003    G3/RGB[8]_i_1_n_0
    SLICE_X11Y14         FDSE                                         r  G3/RGB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.831    -0.859    G3/clk_25
    SLICE_X11Y14         FDSE                                         r  G3/RGB_reg[8]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G3/RGB_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.274ns (26.625%)  route 0.756ns (73.375%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sprSel_IBUF[1]_inst/O
                         net (fo=17, routed)          0.756     0.985    G3/sprSel_IBUF[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.030 r  G3/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     1.030    G3/RGB[2]_i_1_n_0
    SLICE_X9Y12          FDSE                                         r  G3/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.832    -0.858    G3/clk_25
    SLICE_X9Y12          FDSE                                         r  G3/RGB_reg[2]/C

Slack:                    inf
  Source:                 sprSel[0]
                            (input port)
  Destination:            G2/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.311ns (29.878%)  route 0.730ns (70.122%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sprSel[0] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sprSel_IBUF[0]_inst/O
                         net (fo=17, routed)          0.528     0.749    G2/sprSel_IBUF[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  G2/active_i_3/O
                         net (fo=1, routed)           0.135     0.929    G2/active_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.974 r  G2/active_i_1/O
                         net (fo=15, routed)          0.066     1.041    G2/active_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  G2/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.861    -0.829    G2/clk_25
    SLICE_X2Y14          FDRE                                         r  G2/active_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_5_prescaler

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speedSel[3]
                            (input port)
  Destination:            G1/yLast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.153ns  (logic 6.695ns (47.305%)  route 7.458ns (52.695%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  speedSel[3] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  speedSel_IBUF[3]_inst/O
                         net (fo=1, routed)           3.956     5.412    G1/A[3]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     9.253 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.197    10.450    G1/cnt3_n_102
    SLICE_X11Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.574 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.574    G1/cnt2_carry_i_7_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.124 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.124    G1/cnt2_carry_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.238    G1/cnt2_carry__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.395 r  G1/cnt2_carry__1/CO[1]
                         net (fo=4, routed)           0.820    12.215    G1/cnt2
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.329    12.544 r  G1/cnt[0]_i_1/O
                         net (fo=21, routed)          1.486    14.029    G1/cnt0
    SLICE_X5Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.153 r  G1/yLast_i_1/O
                         net (fo=1, routed)           0.000    14.153    G1/yLast_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  G1/yLast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.512    -1.483    G1/clk_5
    SLICE_X5Y13          FDRE                                         r  G1/yLast_reg/C

Slack:                    inf
  Source:                 speedSel[3]
                            (input port)
  Destination:            G1/y_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.466ns  (logic 6.571ns (48.798%)  route 6.895ns (51.202%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  speedSel[3] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  speedSel_IBUF[3]_inst/O
                         net (fo=1, routed)           3.956     5.412    G1/A[3]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     9.253 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.197    10.450    G1/cnt3_n_102
    SLICE_X11Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.574 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.574    G1/cnt2_carry_i_7_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.124 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.124    G1/cnt2_carry_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.238    G1/cnt2_carry__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.395 r  G1/cnt2_carry__1/CO[1]
                         net (fo=4, routed)           1.031    12.425    G1/cnt2
    SLICE_X5Y13          LUT4 (Prop_lut4_I2_O)        0.329    12.754 r  G1/y[9]_i_1/O
                         net (fo=10, routed)          0.712    13.466    G1/y
    SLICE_X7Y15          FDCE                                         r  G1/y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.511    -1.484    G1/clk_5
    SLICE_X7Y15          FDCE                                         r  G1/y_reg[9]/C

Slack:                    inf
  Source:                 speedSel[3]
                            (input port)
  Destination:            G1/x_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.405ns  (logic 6.571ns (49.020%)  route 6.834ns (50.980%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  speedSel[3] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  speedSel_IBUF[3]_inst/O
                         net (fo=1, routed)           3.956     5.412    G1/A[3]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     9.253 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.197    10.450    G1/cnt3_n_102
    SLICE_X11Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.574 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.574    G1/cnt2_carry_i_7_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.124 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.124    G1/cnt2_carry_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.238    G1/cnt2_carry__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.395 r  G1/cnt2_carry__1/CO[1]
                         net (fo=4, routed)           1.026    12.420    G1/cnt2
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.329    12.749 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.656    13.405    G1/x
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.516    -1.479    G1/clk_5
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[1]/C

Slack:                    inf
  Source:                 speedSel[3]
                            (input port)
  Destination:            G1/x_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.405ns  (logic 6.571ns (49.020%)  route 6.834ns (50.980%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  speedSel[3] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  speedSel_IBUF[3]_inst/O
                         net (fo=1, routed)           3.956     5.412    G1/A[3]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     9.253 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.197    10.450    G1/cnt3_n_102
    SLICE_X11Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.574 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.574    G1/cnt2_carry_i_7_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.124 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.124    G1/cnt2_carry_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.238    G1/cnt2_carry__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.395 r  G1/cnt2_carry__1/CO[1]
                         net (fo=4, routed)           1.026    12.420    G1/cnt2
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.329    12.749 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.656    13.405    G1/x
    SLICE_X1Y11          FDCE                                         r  G1/x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.516    -1.479    G1/clk_5
    SLICE_X1Y11          FDCE                                         r  G1/x_reg[2]/C

Slack:                    inf
  Source:                 speedSel[3]
                            (input port)
  Destination:            G1/x_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.405ns  (logic 6.571ns (49.020%)  route 6.834ns (50.980%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  speedSel[3] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  speedSel_IBUF[3]_inst/O
                         net (fo=1, routed)           3.956     5.412    G1/A[3]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     9.253 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.197    10.450    G1/cnt3_n_102
    SLICE_X11Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.574 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.574    G1/cnt2_carry_i_7_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.124 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.124    G1/cnt2_carry_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.238    G1/cnt2_carry__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.395 r  G1/cnt2_carry__1/CO[1]
                         net (fo=4, routed)           1.026    12.420    G1/cnt2
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.329    12.749 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.656    13.405    G1/x
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.516    -1.479    G1/clk_5
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[3]/C

Slack:                    inf
  Source:                 speedSel[3]
                            (input port)
  Destination:            G1/x_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.405ns  (logic 6.571ns (49.020%)  route 6.834ns (50.980%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  speedSel[3] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  speedSel_IBUF[3]_inst/O
                         net (fo=1, routed)           3.956     5.412    G1/A[3]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     9.253 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.197    10.450    G1/cnt3_n_102
    SLICE_X11Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.574 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.574    G1/cnt2_carry_i_7_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.124 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.124    G1/cnt2_carry_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.238    G1/cnt2_carry__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.395 r  G1/cnt2_carry__1/CO[1]
                         net (fo=4, routed)           1.026    12.420    G1/cnt2
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.329    12.749 r  G1/x[9]_i_1/O
                         net (fo=10, routed)          0.656    13.405    G1/x
    SLICE_X1Y11          FDCE                                         r  G1/x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.516    -1.479    G1/clk_5
    SLICE_X1Y11          FDCE                                         r  G1/x_reg[4]/C

Slack:                    inf
  Source:                 speedSel[3]
                            (input port)
  Destination:            G1/y_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.325ns  (logic 6.571ns (49.314%)  route 6.754ns (50.686%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  speedSel[3] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  speedSel_IBUF[3]_inst/O
                         net (fo=1, routed)           3.956     5.412    G1/A[3]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     9.253 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.197    10.450    G1/cnt3_n_102
    SLICE_X11Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.574 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.574    G1/cnt2_carry_i_7_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.124 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.124    G1/cnt2_carry_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.238    G1/cnt2_carry__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.395 r  G1/cnt2_carry__1/CO[1]
                         net (fo=4, routed)           1.031    12.425    G1/cnt2
    SLICE_X5Y13          LUT4 (Prop_lut4_I2_O)        0.329    12.754 r  G1/y[9]_i_1/O
                         net (fo=10, routed)          0.571    13.325    G1/y
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.512    -1.483    G1/clk_5
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[5]/C

Slack:                    inf
  Source:                 speedSel[3]
                            (input port)
  Destination:            G1/y_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.325ns  (logic 6.571ns (49.314%)  route 6.754ns (50.686%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  speedSel[3] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  speedSel_IBUF[3]_inst/O
                         net (fo=1, routed)           3.956     5.412    G1/A[3]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     9.253 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.197    10.450    G1/cnt3_n_102
    SLICE_X11Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.574 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.574    G1/cnt2_carry_i_7_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.124 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.124    G1/cnt2_carry_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.238    G1/cnt2_carry__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.395 r  G1/cnt2_carry__1/CO[1]
                         net (fo=4, routed)           1.031    12.425    G1/cnt2
    SLICE_X5Y13          LUT4 (Prop_lut4_I2_O)        0.329    12.754 r  G1/y[9]_i_1/O
                         net (fo=10, routed)          0.571    13.325    G1/y
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.512    -1.483    G1/clk_5
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[6]/C

Slack:                    inf
  Source:                 speedSel[3]
                            (input port)
  Destination:            G1/y_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.325ns  (logic 6.571ns (49.314%)  route 6.754ns (50.686%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  speedSel[3] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  speedSel_IBUF[3]_inst/O
                         net (fo=1, routed)           3.956     5.412    G1/A[3]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     9.253 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.197    10.450    G1/cnt3_n_102
    SLICE_X11Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.574 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.574    G1/cnt2_carry_i_7_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.124 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.124    G1/cnt2_carry_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.238    G1/cnt2_carry__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.395 r  G1/cnt2_carry__1/CO[1]
                         net (fo=4, routed)           1.031    12.425    G1/cnt2
    SLICE_X5Y13          LUT4 (Prop_lut4_I2_O)        0.329    12.754 r  G1/y[9]_i_1/O
                         net (fo=10, routed)          0.571    13.325    G1/y
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.512    -1.483    G1/clk_5
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[7]/C

Slack:                    inf
  Source:                 speedSel[3]
                            (input port)
  Destination:            G1/y_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.325ns  (logic 6.571ns (49.314%)  route 6.754ns (50.686%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  speedSel[3] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  speedSel_IBUF[3]_inst/O
                         net (fo=1, routed)           3.956     5.412    G1/A[3]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841     9.253 r  G1/cnt3/P[3]
                         net (fo=2, routed)           1.197    10.450    G1/cnt3_n_102
    SLICE_X11Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.574 r  G1/cnt2_carry_i_7/O
                         net (fo=1, routed)           0.000    10.574    G1/cnt2_carry_i_7_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.124 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.124    G1/cnt2_carry_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.238    G1/cnt2_carry__0_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.395 r  G1/cnt2_carry__1/CO[1]
                         net (fo=4, routed)           1.031    12.425    G1/cnt2
    SLICE_X5Y13          LUT4 (Prop_lut4_I2_O)        0.329    12.754 r  G1/y[9]_i_1/O
                         net (fo=10, routed)          0.571    13.325    G1/y
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.512    -1.483    G1/clk_5
    SLICE_X7Y14          FDCE                                         r  G1/y_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            G1/x_reg[9]/CLR
                            (removal check against rising-edge clock clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.210ns (37.078%)  route 0.356ns (62.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  aReset_IBUF_inst/O
                         net (fo=24, routed)          0.356     0.565    G1/aReset_IBUF
    SLICE_X1Y13          FDCE                                         f  G1/x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.829    G1/clk_5
    SLICE_X1Y13          FDCE                                         r  G1/x_reg[9]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            G1/x_reg[5]/CLR
                            (removal check against rising-edge clock clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.210ns (32.801%)  route 0.429ns (67.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  aReset_IBUF_inst/O
                         net (fo=24, routed)          0.429     0.639    G1/aReset_IBUF
    SLICE_X1Y12          FDCE                                         f  G1/x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.862    -0.828    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[5]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            G1/x_reg[6]/CLR
                            (removal check against rising-edge clock clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.210ns (32.801%)  route 0.429ns (67.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  aReset_IBUF_inst/O
                         net (fo=24, routed)          0.429     0.639    G1/aReset_IBUF
    SLICE_X1Y12          FDCE                                         f  G1/x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.862    -0.828    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[6]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            G1/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.210ns (32.801%)  route 0.429ns (67.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  aReset_IBUF_inst/O
                         net (fo=24, routed)          0.429     0.639    G1/aReset_IBUF
    SLICE_X1Y12          FDCE                                         f  G1/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.862    -0.828    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[7]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            G1/x_reg[8]/CLR
                            (removal check against rising-edge clock clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.210ns (32.801%)  route 0.429ns (67.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  aReset_IBUF_inst/O
                         net (fo=24, routed)          0.429     0.639    G1/aReset_IBUF
    SLICE_X1Y12          FDCE                                         f  G1/x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.862    -0.828    G1/clk_5
    SLICE_X1Y12          FDCE                                         r  G1/x_reg[8]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            G1/x_reg[0]/CLR
                            (removal check against rising-edge clock clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.210ns (30.402%)  route 0.480ns (69.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  aReset_IBUF_inst/O
                         net (fo=24, routed)          0.480     0.689    G1/aReset_IBUF
    SLICE_X3Y11          FDCE                                         f  G1/x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.864    -0.826    G1/clk_5
    SLICE_X3Y11          FDCE                                         r  G1/x_reg[0]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            G1/x_reg[1]/PRE
                            (removal check against rising-edge clock clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.210ns (30.249%)  route 0.483ns (69.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  aReset_IBUF_inst/O
                         net (fo=24, routed)          0.483     0.693    G1/aReset_IBUF
    SLICE_X1Y11          FDPE                                         f  G1/x_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.864    -0.826    G1/clk_5
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[1]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            G1/x_reg[2]/CLR
                            (removal check against rising-edge clock clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.210ns (30.249%)  route 0.483ns (69.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  aReset_IBUF_inst/O
                         net (fo=24, routed)          0.483     0.693    G1/aReset_IBUF
    SLICE_X1Y11          FDCE                                         f  G1/x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.864    -0.826    G1/clk_5
    SLICE_X1Y11          FDCE                                         r  G1/x_reg[2]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            G1/x_reg[3]/PRE
                            (removal check against rising-edge clock clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.210ns (30.249%)  route 0.483ns (69.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  aReset_IBUF_inst/O
                         net (fo=24, routed)          0.483     0.693    G1/aReset_IBUF
    SLICE_X1Y11          FDPE                                         f  G1/x_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.864    -0.826    G1/clk_5
    SLICE_X1Y11          FDPE                                         r  G1/x_reg[3]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            G1/x_reg[4]/CLR
                            (removal check against rising-edge clock clk_5_prescaler  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.210ns (30.249%)  route 0.483ns (69.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  aReset_IBUF_inst/O
                         net (fo=24, routed)          0.483     0.693    G1/aReset_IBUF
    SLICE_X1Y11          FDCE                                         f  G1/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_5_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    G0/inst/clk_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  G0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    G0/inst/clk_100_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  G0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    G0/inst/clk_5_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  G0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.864    -0.826    G1/clk_5
    SLICE_X1Y11          FDCE                                         r  G1/x_reg[4]/C





