<img src="https://github.com/AnderMendoza/AnderMendoza/raw/main/assets/line-neon.gif" width="100%">
<h1><b>Hello, I'm </b><a href="https://github.com/JuanCantu1">Juan Manuel Cantu</a> <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="30"></h1>
<br>
<img src="https://user-images.githubusercontent.com/73097560/115834477-dbab4500-a447-11eb-908a-139a6edaec5c.gif">

<img src="https://github.com/7oSkaaa/7oSkaaa/blob/main/Images/about_me.gif?raw=true" width="35">&nbsp;***About Me***

<img align="right" width="200px" alt="Profile Photo" src="https://media.licdn.com/dms/image/v2/D5603AQH-8Wa2nzHa5Q/profile-displayphoto-shrink_800_800/B56ZPyK2H4G4Ac-/0/1734934750466?e=1745452800&v=beta&t=F5vDRrJHCas10nLcb7tgmI5B-NJxrccqdfvQbLHlrus"/>

I am a **Computer Engineer** and **Research Assistant** pursuing advanced studies in **Electrical Engineering** at the University of Texas Rio Grande Valley. My interests lie in **FPGA Design**, **Embedded Systems**, and **Machine Learning**, with a focus on bridging hardware and intelligent systems. I thrive on tackling complex technical challengesâ€”whether designing digital systems, optimizing ML models for real-world applications, or developing efficient embedded solutions. With a detail-oriented mindset and a passion for innovation, I aim to drive advancements in **semiconductors**, **hardware acceleration**, and **AI-driven embedded computing**. Iâ€™m always looking for opportunities to apply my skills to **high-impact**, **real-world projects**.

- ðŸš€ Iâ€™m eager to collaborate on challenging research and engineering projects.
- âœ” Feel free to ask me anythingâ€”I'm always ready to help!
- ðŸŽ¯ My interests include machine learning, FPGA design, and Embedded Systems.
- ðŸ“« Reach out to me at: <a href="mailto:Juan.Cantu01@outlook.com">Juan.Cantu01@outlook.com</a>

<br>    
<!-- Social Links -->
<div align="center">
  <a href="mailto:Juan.Cantu01@outlook.com"><img src="https://img.shields.io/badge/Outlook-0078D4?style=for-the-badge&logo=microsoft-outlook&logoColor=white&color=black" /></a>
  <a href="https://www.linkedin.com/in/juancantu1"><img src="https://img.shields.io/badge/LinkedIn-%230A66C2.svg?style=for-the-badge&logo=linkedin&logoColor=white&color=black" /></a>
  <a href="https://github.com/JuanCantu1"><img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white&color=black" /></a>
</div>

<br>

<!-- Skills Section Header -->
<img src="https://media2.giphy.com/media/QssGEmpkyEOhBCb7e1/giphy.gif?cid=ecf05e47a0n3gi1bfqntqmob8g9aid1oyj2wr3ds3mg700bl&rid=giphy.gif" width="30">&nbsp; ***Skills***
<img src="https://user-images.githubusercontent.com/73097560/115834477-dbab4500-a447-11eb-908a-139a6edaec5c.gif">

### Programming Languages:
<img align="right" width="150" alt="Programming Screen" src="https://upload.wikimedia.org/wikipedia/commons/thumb/3/39/C_Hello_World_Program.png/290px-C_Hello_World_Program.png" style="margin-left: 15px;">

![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)&nbsp;
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)&nbsp;
![Python](https://img.shields.io/badge/Python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54)

### Machine Learning:
<img align="right" width="150" alt="AI/ML Concept" src="https://upload.wikimedia.org/wikipedia/commons/2/28/Artificial-intelligence-ai-machine-learning-neural-network-automation-analytics-robotics-getty.jpg" style="margin-left: 15px;">

![PyTorch](https://img.shields.io/badge/PyTorch-EE4C2C?style=for-the-badge&logo=pytorch&logoColor=white)&nbsp;
![TensorFlow](https://img.shields.io/badge/TensorFlow-FF6F00?style=for-the-badge&logo=tensorflow&logoColor=white)&nbsp;
![Keras](https://img.shields.io/badge/Keras-D00000?style=for-the-badge&logo=keras&logoColor=white)

### Hardware Design:
<img align="right" width="150" alt="FPGA Board" src="https://upload.wikimedia.org/wikipedia/commons/thumb/f/fa/Altera_StratixIVGX_FPGA.jpg/220px-Altera_StratixIVGX_FPGA.jpg" style="margin-left: 15px;">

![Verilog](https://img.shields.io/badge/Verilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)&nbsp;
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)

### EDA Tools:
<img align="right" width="150" alt="Circuit Design" src="https://upload.wikimedia.org/wikipedia/commons/thumb/a/ad/76477_Musical_Organ.JPG/220px-76477_Musical_Organ.JPG" style="margin-left: 15px;">

![Xilinx Vivado](https://img.shields.io/badge/Xilinx%20Vivado-007ACC?style=for-the-badge&logo=xilinx&logoColor=white)&nbsp;
![Intel Quartus](https://img.shields.io/badge/Intel%20Quartus-007ACC?style=for-the-badge&logo=intel&logoColor=white)

<br>

<!-- Experience & Projects Section with a Different Unique Gif -->
<img src="https://media.giphy.com/media/RcsonxhFOqAdOiHeWB/giphy.gif?cid=ecf05e47appi3m56zy5qtlo0i847j5jt6j4lixez99efakc5&ep=v1_stickers_related&rid=giphy.gif&ct=s" width="30">&nbsp; ***Experience & Projects***
<img src="https://user-images.githubusercontent.com/73097560/115834477-dbab4500-a447-11eb-908a-139a6edaec5c.gif">

### Experience:
- **Research Assistant** at UTRGV *(Jan 2025 â€“ Present)*  
  - Leading research on Federated Ensemble Learning for decentralized and online learning, exploring both regression and classification tasks.
  - Investigating and implementing Incremental Ensemble Gaussian Processes (IE-GP) in a Federated Learning (FL) framework.
  - Collaborating with researchers to develop and evaluate Federated IE-GP for Gaussian Process Regression (GPR) and other machine learning models.
  
- **Undergraduate Researcher â€“ Senior Design** at UTRGV *(Jan 2024 â€“ Dec 2024)*  
  - Designed and deployed a real-time facial recognition system to monitor student attentiveness during class sessions.
  - Engineered a program that loads a CNN to analyze live video feeds, generating automated PDF reports for instructors.
  - Demonstrated exceptional performance with a validation accuracy exceeding 90% in classifying student attentiveness.
  
- **Undergraduate Researcher** at CREST (MECIS) *(Jun 2023 â€“ Aug 2023)*  
  - Developed machine learning algorithms for autonomous vehicle conflict detection, reducing collision rates by 50%.
  - Conducted experiments to validate algorithms, ensuring real-world applicability in dynamic driving environments.
  - Collaborated with a team of researchers, fostering an innovative and solution-driven research environment.

### Projects:
- **[DSP-System-for-Trumpet-Audio-Enhancement](https://github.com/JuanCantu1/DSP-System-for-Trumpet-Audio-Enhancement):**  
  FPGA-based DSP for Trumpet Audio Enhancement, implementing realâ€‘time audio processing algorithms in Verilog.
  
- **[Network-Controlled-LED-System](https://github.com/JuanCantu1/Network-Controlled-LED-System):**  
  Developed a client-server architecture for remote LED control on an FPGA board.
  
- **[CPU-Design](https://github.com/JuanCantu1/CPU-Design):**  
  Designed a 32â€‘bit pipelined CPU with hazard detection and forwarding mechanisms.
  
- **[Interactive-Memory-Game](https://github.com/JuanCantu1/Interactive-Memory-Game):**  
  Implemented a state machineâ€“driven interactive memory game on an FPGA board.
  
- **[VLSI-Projects](https://github.com/JuanCantu1/VLSI-Projects):**  
  A collection of various projects exploring VLSI design concepts and methodologies.
