---
structs:
  spdif:
    description: SPDIF
    instances:
      - name: SPDIF
        address: '0x40400000'
    fields:
      - name: SCR
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) SPDIF Configuration Register
        fields:
          - name: RxFIFO_Ctrl
            description: RxFIFO_Ctrl
            index: 23
            width: 1
            read: true
            write: true
          - name: RxFIFO_Off_On
            description: RxFIFO_Off_On
            index: 22
            width: 1
            read: true
            write: true
          - name: RxFIFO_Rst
            description: RxFIFO_Rst
            index: 21
            width: 1
            read: true
            write: true
          - name: RxFIFOFull_Sel
            description: RxFIFOFull_Sel
            index: 19
            width: 2
            read: true
            write: true
            type: SPDIF_SCR_RxFIFOFull_Sel
          - name: RxAutoSync
            description: RxAutoSync
            index: 18
            width: 1
            read: true
            write: true
          - name: TxAutoSync
            description: TxAutoSync
            index: 17
            width: 1
            read: true
            write: true
          - name: TxFIFOEmpty_Sel
            description: TxFIFOEmpty_Sel
            index: 15
            width: 2
            read: true
            write: true
            type: SPDIF_SCR_TxFIFOEmpty_Sel
          - name: LOW_POWER
            description: LOW_POWER
            index: 13
            width: 1
            read: true
            write: true
          - name: soft_reset
            description: soft_reset
            index: 12
            width: 1
            read: true
            write: true
          - name: TxFIFO_Ctrl
            description: TxFIFO_Ctrl
            index: 10
            width: 2
            read: true
            write: true
            type: SPDIF_SCR_TxFIFO_Ctrl
          - name: DMA_Rx_En
            description: DMA_Rx_En
            index: 9
            width: 1
            read: true
            write: true
          - name: DMA_TX_En
            description: DMA_TX_En
            index: 8
            width: 1
            read: true
            write: true
          - name: InputSrcSel
            description: InputSrcSel
            index: 6
            width: 2
            read: true
            write: true
            type: SPDIF_SCR_InputSrcSel
          - name: ValCtrl
            description: ValCtrl
            index: 5
            width: 1
            read: true
            write: true
          - name: TxSel
            description: TxSel
            index: 2
            width: 3
            read: true
            write: true
            type: SPDIF_SCR_TxSel
          - name: USrc_Sel
            description: USrc_Sel
            index: 0
            width: 2
            read: true
            write: true
            type: SPDIF_SCR_USrc_Sel
      - name: SRCD
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (read-write) CDText Control Register
        fields:
          - name: USyncMode
            description: USyncMode
            index: 1
            width: 1
            read: true
            write: true
      - name: SRPC
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (read-write) PhaseConfig Register
        fields:
          - name: ClkSrc_Sel
            description: ClkSrc_Sel
            index: 7
            width: 4
            read: true
            write: true
            type: SPDIF_SRPC_ClkSrc_Sel
          - name: LOCK
            description: LOCK
            index: 6
            width: 1
            read: true
            write: false
          - name: GainSel
            description: GainSel
            index: 3
            width: 3
            read: true
            write: true
            type: SPDIF_SRPC_GainSel
      - name: SIE
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        description: (read-write) InterruptEn Register
        fields:
          - name: Lock
            description: Lock
            index: 20
            width: 1
            read: true
            write: true
          - name: TxUnOv
            description: TxUnOv
            index: 19
            width: 1
            read: true
            write: true
          - name: TxResyn
            description: TxResyn
            index: 18
            width: 1
            read: true
            write: true
          - name: CNew
            description: CNew
            index: 17
            width: 1
            read: true
            write: true
          - name: ValNoGood
            description: ValNoGood
            index: 16
            width: 1
            read: true
            write: true
          - name: SymErr
            description: SymErr
            index: 15
            width: 1
            read: true
            write: true
          - name: BitErr
            description: BitErr
            index: 14
            width: 1
            read: true
            write: true
          - name: URxFul
            description: URxFul
            index: 10
            width: 1
            read: true
            write: true
          - name: URxOv
            description: URxOv
            index: 9
            width: 1
            read: true
            write: true
          - name: QRxFul
            description: QRxFul
            index: 8
            width: 1
            read: true
            write: true
          - name: QRxOv
            description: QRxOv
            index: 7
            width: 1
            read: true
            write: true
          - name: UQSync
            description: UQSync
            index: 6
            width: 1
            read: true
            write: true
          - name: UQErr
            description: UQErr
            index: 5
            width: 1
            read: true
            write: true
          - name: RxFIFOUnOv
            description: RxFIFOUnOv
            index: 4
            width: 1
            read: true
            write: true
          - name: RxFIFOResyn
            description: RxFIFOResyn
            index: 3
            width: 1
            read: true
            write: true
          - name: LockLoss
            description: LockLoss
            index: 2
            width: 1
            read: true
            write: true
          - name: TxEm
            description: TxEm
            index: 1
            width: 1
            read: true
            write: true
          - name: RxFIFOFul
            description: RxFIFOFul
            index: 0
            width: 1
            read: true
            write: true
      - name: SIC
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) InterruptClear Register
        fields:
          - name: Lock
            description: Lock
            index: 20
            width: 1
            read: false
            write: true
          - name: TxUnOv
            description: TxUnOv
            index: 19
            width: 1
            read: false
            write: true
          - name: TxResyn
            description: TxResyn
            index: 18
            width: 1
            read: false
            write: true
          - name: CNew
            description: CNew
            index: 17
            width: 1
            read: false
            write: true
          - name: ValNoGood
            description: ValNoGood
            index: 16
            width: 1
            read: false
            write: true
          - name: SymErr
            description: SymErr
            index: 15
            width: 1
            read: false
            write: true
          - name: BitErr
            description: BitErr
            index: 14
            width: 1
            read: false
            write: true
          - name: URxOv
            description: URxOv
            index: 9
            width: 1
            read: false
            write: true
          - name: QRxOv
            description: QRxOv
            index: 7
            width: 1
            read: false
            write: true
          - name: UQSync
            description: UQSync
            index: 6
            width: 1
            read: false
            write: true
          - name: UQErr
            description: UQErr
            index: 5
            width: 1
            read: false
            write: true
          - name: RxFIFOUnOv
            description: RxFIFOUnOv
            index: 4
            width: 1
            read: false
            write: true
          - name: RxFIFOResyn
            description: RxFIFOResyn
            index: 3
            width: 1
            read: false
            write: true
          - name: LockLoss
            description: LockLoss
            index: 2
            width: 1
            read: false
            write: true
      - name: SRL
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        description: (read-write) SPDIFRxLeft Register
        fields:
          - name: RxDataLeft
            description: RxDataLeft
            index: 0
            width: 24
            read: true
            write: false
      - name: SRR
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        description: (read-write) SPDIFRxRight Register
        fields:
          - name: RxDataRight
            description: RxDataRight
            index: 0
            width: 24
            read: true
            write: false
      - name: SRCSH
        type: uint32_t
        expected_size: 4
        expected_offset: 28
        description: (read-write) SPDIFRxCChannel_h Register
        fields:
          - name: RxCChannel_h
            description: RxCChannel_h
            index: 0
            width: 24
            read: true
            write: false
      - name: SRCSL
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        description: (read-write) SPDIFRxCChannel_l Register
        fields:
          - name: RxCChannel_l
            description: RxCChannel_l
            index: 0
            width: 24
            read: true
            write: false
      - name: SRU
        type: uint32_t
        expected_size: 4
        expected_offset: 36
        description: (read-write) UchannelRx Register
        fields:
          - name: RxUChannel
            description: RxUChannel
            index: 0
            width: 24
            read: true
            write: false
      - name: SRQ
        type: uint32_t
        expected_size: 4
        expected_offset: 40
        description: (read-write) QchannelRx Register
        fields:
          - name: RxQChannel
            description: RxQChannel
            index: 0
            width: 24
            read: true
            write: false
      - name: STL
        type: uint32_t
        expected_size: 4
        expected_offset: 44
        description: (read-write) SPDIFTxLeft Register
        fields:
          - name: TxDataLeft
            description: TxDataLeft
            index: 0
            width: 24
            read: false
            write: true
      - name: STR
        type: uint32_t
        expected_size: 4
        expected_offset: 48
        description: (read-write) SPDIFTxRight Register
        fields:
          - name: TxDataRight
            description: TxDataRight
            index: 0
            width: 24
            read: false
            write: true
      - name: STCSCH
        type: uint32_t
        expected_size: 4
        expected_offset: 52
        description: (read-write) SPDIFTxCChannelCons_h Register
        fields:
          - name: TxCChannelCons_h
            description: TxCChannelCons_h
            index: 0
            width: 24
            read: true
            write: true
      - name: STCSCL
        type: uint32_t
        expected_size: 4
        expected_offset: 56
        description: (read-write) SPDIFTxCChannelCons_l Register
        fields:
          - name: TxCChannelCons_l
            description: TxCChannelCons_l
            index: 0
            width: 24
            read: true
            write: true
      - name: SRFM
        type: uint32_t
        expected_size: 4
        expected_offset: 68
        description: (read-write) FreqMeas Register
        fields:
          - name: FreqMeas
            description: FreqMeas
            index: 0
            width: 24
            read: true
            write: false
      - name: STC
        type: uint32_t
        expected_size: 4
        expected_offset: 80
        description: (read-write) SPDIFTxClk Register
        fields:
          - name: SYSCLK_DF
            description: SYSCLK_DF
            index: 11
            width: 9
            read: true
            write: true
            type: SPDIF_STC_SYSCLK_DF
          - name: TxClk_Source
            description: TxClk_Source
            index: 8
            width: 3
            read: true
            write: true
            type: SPDIF_STC_TxClk_Source
          - name: tx_all_clk_en
            description: tx_all_clk_en
            index: 7
            width: 1
            read: true
            write: true
          - name: TxClk_DF
            description: TxClk_DF
            index: 0
            width: 7
            read: true
            write: true
            type: SPDIF_STC_TxClk_DF
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  SPDIF_SCR_RxFIFOFull_Sel:
    enum:
      _1:
        description: Full interrupt if at least 1 sample in Rx left and right FIFOs
        value: 0
      _4:
        description: Full interrupt if at least 4 sample in Rx left and right FIFOs
        value: 1
      _8:
        description: Full interrupt if at least 8 sample in Rx left and right FIFOs
        value: 2
      _16:
        description: Full interrupt if at least 16 sample in Rx left and right FIFO
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SPDIF_SCR_TxFIFOEmpty_Sel:
    enum:
      _0:
        description: Empty interrupt if 0 sample in Tx left and right FIFOs
        value: 0
      _4:
        description: Empty interrupt if at most 4 sample in Tx left and right FIFOs
        value: 1
      _8:
        description: Empty interrupt if at most 8 sample in Tx left and right FIFOs
        value: 2
      _12:
        description: Empty interrupt if at most 12 sample in Tx left and right FIFOs
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SPDIF_SCR_TxFIFO_Ctrl:
    enum:
      send_zero:
        description: Send out digital zero on SPDIF Tx
        value: 0
      normal:
        description: Tx Normal operation
        value: 1
      reset_one:
        description: Reset to 1 sample remaining
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SPDIF_SCR_InputSrcSel:
    enum:
      spdif_in:
        description: SPDIF_IN
        value: 0
      none_sel:
        description: None
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SPDIF_SCR_TxSel:
    enum:
      off_out0:
        description: Off and output 0
        value: 0
      feedthru:
        description: Feed-through SPDIFIN
        value: 1
      normal_op:
        description: Tx Normal operation
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SPDIF_SCR_USrc_Sel:
    enum:
      none:
        description: No embedded U channel
        value: 0
      spdif_rxblock:
        description: U channel from SPDIF receive block (CD mode)
        value: 1
      chip_transmit:
        description: U channel from on chip transmitter
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SPDIF_SRPC_ClkSrc_Sel:
    enum:
      _0000:
        description: if (DPLL Locked) SPDIF_RxClk else REF_CLK_32K (XTALOSC)
        value: 0
      _0001:
        description: if (DPLL Locked) SPDIF_RxClk else tx_clk (SPDIF0_CLK_ROOT)
        value: 1
      _0011:
        description: if (DPLL Locked) SPDIF_RxClk else SPDIF_EXT_CLK
        value: 3
      _0101:
        description: REF_CLK_32K (XTALOSC)
        value: 5
      _0110:
        description: tx_clk (SPDIF0_CLK_ROOT)
        value: 6
      _1000:
        description: SPDIF_EXT_CLK
        value: 8
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SPDIF_SRPC_GainSel:
    enum:
      _000:
        description: 24*(2**10)
        value: 0
      _001:
        description: 16*(2**10)
        value: 1
      _010:
        description: 12*(2**10)
        value: 2
      _011:
        description: 8*(2**10)
        value: 3
      _100:
        description: 6*(2**10)
        value: 4
      _101:
        description: 4*(2**10)
        value: 5
      _110:
        description: 3*(2**10)
        value: 6
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SPDIF_STC_SYSCLK_DF:
    enum:
      no_clk:
        description: no clock signal
        value: 0
      div2:
        description: divider factor is 2
        value: 1
      div512:
        description: divider factor is 512
        value: 511
    unit_test: false
    json: false
    use_map: false
    identifier: false
    underlying: uint16_t
  SPDIF_STC_TxClk_Source:
    enum:
      _000:
        description: REF_CLK_32K input (XTALOSC 32 kHz clock)
        value: 0
      _001:
        description: tx_clk input (from SPDIF0_CLK_ROOT. See clock control block for
          more information.)
        value: 1
      _011:
        description: SPDIF_EXT_CLK, from pads
        value: 3
      _101:
        description: ipg_clk input (frequency divided)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  SPDIF_STC_TxClk_DF:
    enum:
      _1:
        description: divider factor is 1
        value: 0
      _2:
        description: divider factor is 2
        value: 1
      _128:
        description: divider factor is 128
        value: 127
    unit_test: false
    json: false
    use_map: false
    identifier: false
