// Seed: 661372739
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    output wor  id_2,
    input  wire id_3,
    input  tri0 id_4,
    input  wire id_5,
    output wor  id_6,
    output wire id_7
);
  assign id_7 = id_4 < id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output logic id_9
);
  assign id_1 = 1'd0 ? 1 : 1;
  assign id_1 = 1;
  assign id_9 = id_5 > id_6;
  always @* begin
    id_9 <= 1'h0;
  end
  module_0(
      id_1, id_1, id_1, id_7, id_5, id_6, id_1, id_1
  );
endmodule
