// Seed: 2050777757
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri0 id_6
    , id_20,
    input tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    output tri id_10,
    input tri1 id_11,
    input tri id_12,
    input supply1 id_13,
    input tri id_14,
    output uwire id_15
    , id_21,
    input uwire id_16,
    input wor id_17,
    output wand id_18
);
endmodule
module module_1 #(
    parameter id_2 = 32'd24,
    parameter id_3 = 32'd82,
    parameter id_5 = 32'd35
) (
    input wand id_0,
    input tri id_1,
    output wire _id_2,
    input supply1 _id_3,
    output tri1 id_4,
    input wire _id_5,
    output tri0 id_6
);
  assign id_4 = 1 + ~id_5;
  wire [1  ||  id_3 : -1] id_8;
  logic id_9 = 1;
  wire id_10;
  ;
  logic id_11;
  struct packed {
    logic [1 : -1  *  id_3] id_12;
    logic [id_2 : id_5] id_13;
  } id_14;
  ;
  logic [7:0] id_15;
  wire id_16;
  logic id_17;
  ;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_0,
      id_6,
      id_0,
      id_0,
      id_4,
      id_1,
      id_1,
      id_1,
      id_4,
      id_0,
      id_1,
      id_1,
      id_0,
      id_4,
      id_1,
      id_1,
      id_4
  );
  assign id_16 = !id_9;
  wire [1  ==  -1 'd0 : -1] id_18;
endmodule
