
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.81

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srca[112] (input port clocked by clk)
Endpoint: srca_alu[144] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     1    1.48    0.00    0.00    3.00 ^ srca[112] (in)
                                         srca[112] (net)
                  0.00    0.00    3.00 ^ _749_/A (BUF_X1)
     1    1.07    0.01    0.02    3.02 ^ _749_/Z (BUF_X1)
                                         net175 (net)
                  0.01    0.00    3.02 ^ output175/A (BUF_X1)
     1    0.12    0.00    0.02    3.03 ^ output175/Z (BUF_X1)
                                         srca_alu[144] (net)
                  0.00    0.00    3.03 ^ srca_alu[144] (out)
                                  3.03   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.03   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: vstart[4] (input port clocked by clk)
Endpoint: srca_alu[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.44    0.00    0.00    3.00 v vstart[4] (in)
                                         vstart[4] (net)
                  0.00    0.00    3.00 v input54/A (CLKBUF_X3)
     4   19.91    0.02    0.04    3.04 v input54/Z (CLKBUF_X3)
                                         net54 (net)
                  0.02    0.00    3.04 v _370_/A3 (NOR4_X4)
     7   25.27    0.09    0.13    3.17 ^ _370_/ZN (NOR4_X4)
                                         _082_ (net)
                  0.09    0.00    3.17 ^ _394_/A4 (NAND4_X2)
     2    5.18    0.02    0.04    3.22 v _394_/ZN (NAND4_X2)
                                         _105_ (net)
                  0.02    0.00    3.22 v _587_/B1 (OAI33_X1)
     2   10.60    0.12    0.14    3.36 ^ _587_/ZN (OAI33_X1)
                                         _247_ (net)
                  0.12    0.00    3.36 ^ max_cap744/A (BUF_X2)
     1    6.79    0.01    0.04    3.40 ^ max_cap744/Z (BUF_X2)
                                         net744 (net)
                  0.01    0.00    3.40 ^ _590_/A3 (NOR3_X4)
     2    8.05    0.01    0.01    3.41 v _590_/ZN (NOR3_X4)
                                         _250_ (net)
                  0.01    0.00    3.41 v _592_/A3 (NOR4_X4)
     1   20.89    0.07    0.11    3.52 ^ _592_/ZN (NOR4_X4)
                                         net240 (net)
                  0.07    0.01    3.53 ^ wire501/A (BUF_X8)
     1   31.91    0.01    0.03    3.56 ^ wire501/Z (BUF_X8)
                                         net501 (net)
                  0.03    0.02    3.58 ^ wire500/A (BUF_X8)
     1   33.57    0.01    0.03    3.61 ^ wire500/Z (BUF_X8)
                                         net500 (net)
                  0.03    0.02    3.63 ^ wire499/A (BUF_X16)
     1   33.89    0.01    0.02    3.66 ^ wire499/Z (BUF_X16)
                                         net499 (net)
                  0.03    0.02    3.68 ^ wire498/A (BUF_X16)
     1   35.95    0.01    0.02    3.70 ^ wire498/Z (BUF_X16)
                                         net498 (net)
                  0.03    0.02    3.72 ^ wire497/A (BUF_X16)
     1   37.30    0.01    0.02    3.75 ^ wire497/Z (BUF_X16)
                                         net497 (net)
                  0.02    0.01    3.76 ^ wire496/A (BUF_X32)
     1   37.54    0.01    0.02    3.78 ^ wire496/Z (BUF_X32)
                                         net496 (net)
                  0.02    0.01    3.80 ^ wire495/A (BUF_X32)
     1   37.22    0.01    0.02    3.82 ^ wire495/Z (BUF_X32)
                                         net495 (net)
                  0.02    0.01    3.83 ^ wire494/A (BUF_X32)
     1   38.14    0.01    0.02    3.85 ^ wire494/Z (BUF_X32)
                                         net494 (net)
                  0.02    0.02    3.87 ^ wire493/A (BUF_X32)
     1   37.27    0.01    0.02    3.89 ^ wire493/Z (BUF_X32)
                                         net493 (net)
                  0.02    0.01    3.90 ^ wire492/A (BUF_X32)
     1   37.46    0.01    0.02    3.93 ^ wire492/Z (BUF_X32)
                                         net492 (net)
                  0.02    0.01    3.94 ^ wire491/A (BUF_X32)
     1   42.28    0.01    0.02    3.96 ^ wire491/Z (BUF_X32)
                                         net491 (net)
                  0.02    0.02    3.98 ^ wire490/A (BUF_X32)
     1   37.41    0.01    0.02    4.00 ^ wire490/Z (BUF_X32)
                                         net490 (net)
                  0.02    0.01    4.01 ^ wire489/A (BUF_X32)
     1   37.80    0.01    0.02    4.03 ^ wire489/Z (BUF_X32)
                                         net489 (net)
                  0.02    0.01    4.05 ^ wire488/A (BUF_X32)
     1   37.60    0.01    0.02    4.07 ^ wire488/Z (BUF_X32)
                                         net488 (net)
                  0.02    0.01    4.09 ^ wire487/A (BUF_X32)
     1   38.59    0.01    0.02    4.11 ^ wire487/Z (BUF_X32)
                                         net487 (net)
                  0.02    0.02    4.12 ^ wire486/A (BUF_X32)
     1   30.13    0.01    0.02    4.14 ^ wire486/Z (BUF_X32)
                                         net486 (net)
                  0.02    0.02    4.16 ^ output240/A (BUF_X1)
     1    0.92    0.01    0.02    4.19 ^ output240/Z (BUF_X1)
                                         srca_alu[5] (net)
                  0.01    0.00    4.19 ^ srca_alu[5] (out)
                                  4.19   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.19   data arrival time
-----------------------------------------------------------------------------
                                  7.81   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: vstart[4] (input port clocked by clk)
Endpoint: srca_alu[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.44    0.00    0.00    3.00 v vstart[4] (in)
                                         vstart[4] (net)
                  0.00    0.00    3.00 v input54/A (CLKBUF_X3)
     4   19.91    0.02    0.04    3.04 v input54/Z (CLKBUF_X3)
                                         net54 (net)
                  0.02    0.00    3.04 v _370_/A3 (NOR4_X4)
     7   25.27    0.09    0.13    3.17 ^ _370_/ZN (NOR4_X4)
                                         _082_ (net)
                  0.09    0.00    3.17 ^ _394_/A4 (NAND4_X2)
     2    5.18    0.02    0.04    3.22 v _394_/ZN (NAND4_X2)
                                         _105_ (net)
                  0.02    0.00    3.22 v _587_/B1 (OAI33_X1)
     2   10.60    0.12    0.14    3.36 ^ _587_/ZN (OAI33_X1)
                                         _247_ (net)
                  0.12    0.00    3.36 ^ max_cap744/A (BUF_X2)
     1    6.79    0.01    0.04    3.40 ^ max_cap744/Z (BUF_X2)
                                         net744 (net)
                  0.01    0.00    3.40 ^ _590_/A3 (NOR3_X4)
     2    8.05    0.01    0.01    3.41 v _590_/ZN (NOR3_X4)
                                         _250_ (net)
                  0.01    0.00    3.41 v _592_/A3 (NOR4_X4)
     1   20.89    0.07    0.11    3.52 ^ _592_/ZN (NOR4_X4)
                                         net240 (net)
                  0.07    0.01    3.53 ^ wire501/A (BUF_X8)
     1   31.91    0.01    0.03    3.56 ^ wire501/Z (BUF_X8)
                                         net501 (net)
                  0.03    0.02    3.58 ^ wire500/A (BUF_X8)
     1   33.57    0.01    0.03    3.61 ^ wire500/Z (BUF_X8)
                                         net500 (net)
                  0.03    0.02    3.63 ^ wire499/A (BUF_X16)
     1   33.89    0.01    0.02    3.66 ^ wire499/Z (BUF_X16)
                                         net499 (net)
                  0.03    0.02    3.68 ^ wire498/A (BUF_X16)
     1   35.95    0.01    0.02    3.70 ^ wire498/Z (BUF_X16)
                                         net498 (net)
                  0.03    0.02    3.72 ^ wire497/A (BUF_X16)
     1   37.30    0.01    0.02    3.75 ^ wire497/Z (BUF_X16)
                                         net497 (net)
                  0.02    0.01    3.76 ^ wire496/A (BUF_X32)
     1   37.54    0.01    0.02    3.78 ^ wire496/Z (BUF_X32)
                                         net496 (net)
                  0.02    0.01    3.80 ^ wire495/A (BUF_X32)
     1   37.22    0.01    0.02    3.82 ^ wire495/Z (BUF_X32)
                                         net495 (net)
                  0.02    0.01    3.83 ^ wire494/A (BUF_X32)
     1   38.14    0.01    0.02    3.85 ^ wire494/Z (BUF_X32)
                                         net494 (net)
                  0.02    0.02    3.87 ^ wire493/A (BUF_X32)
     1   37.27    0.01    0.02    3.89 ^ wire493/Z (BUF_X32)
                                         net493 (net)
                  0.02    0.01    3.90 ^ wire492/A (BUF_X32)
     1   37.46    0.01    0.02    3.93 ^ wire492/Z (BUF_X32)
                                         net492 (net)
                  0.02    0.01    3.94 ^ wire491/A (BUF_X32)
     1   42.28    0.01    0.02    3.96 ^ wire491/Z (BUF_X32)
                                         net491 (net)
                  0.02    0.02    3.98 ^ wire490/A (BUF_X32)
     1   37.41    0.01    0.02    4.00 ^ wire490/Z (BUF_X32)
                                         net490 (net)
                  0.02    0.01    4.01 ^ wire489/A (BUF_X32)
     1   37.80    0.01    0.02    4.03 ^ wire489/Z (BUF_X32)
                                         net489 (net)
                  0.02    0.01    4.05 ^ wire488/A (BUF_X32)
     1   37.60    0.01    0.02    4.07 ^ wire488/Z (BUF_X32)
                                         net488 (net)
                  0.02    0.01    4.09 ^ wire487/A (BUF_X32)
     1   38.59    0.01    0.02    4.11 ^ wire487/Z (BUF_X32)
                                         net487 (net)
                  0.02    0.02    4.12 ^ wire486/A (BUF_X32)
     1   30.13    0.01    0.02    4.14 ^ wire486/Z (BUF_X32)
                                         net486 (net)
                  0.02    0.02    4.16 ^ output240/A (BUF_X1)
     1    0.92    0.01    0.02    4.19 ^ output240/Z (BUF_X1)
                                         srca_alu[5] (net)
                  0.01    0.00    4.19 ^ srca_alu[5] (out)
                                  4.19   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.19   data arrival time
-----------------------------------------------------------------------------
                                  7.81   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.07545237988233566

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3800

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.8859066963195801

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0772

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.1854

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.8146

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
186.710948

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          3.07e-04   2.59e-04   4.84e-04   1.05e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.07e-04   2.59e-04   4.84e-04   1.05e-03 100.0%
                          29.2%      24.7%      46.1%
