
&sys_hps_bridges {
	axi_ad9371_tx_jesd_n2: axi-jesd204-tx-n2@e0000 {
		compatible = "adi,axi-jesd204-tx-1.0";
		reg = <0x000e0000 0x4000>;

		interrupt-parent = <&intc>;
		interrupts = <0 23 IRQ_TYPE_NONE>;

		clocks = <&sys_clk>, <&tx_device_clk_pll_n2>, <&axi_ad9371_tx_xcvr_n2>;
		clock-names = "s_axi_aclk", "device_clk", "lane_clk";

		adi,octets-per-frame = <2>;
		adi,frames-per-multiframe = <32>;
		adi,converter-resolution = <14>;
		adi,bits-per-sample = <16>;
		adi,converters-per-device = <4>;
		adi,control-bits-per-sample = <2>;

		#clock-cells = <0>;
		clock-output-names = "jesd_tx_lane_clk_n2";
	};

	axi_ad9371_rx_jesd_n2: axi-jesd204-rx-n2@f0000 {
		compatible = "adi,axi-jesd204-rx-1.0";
		reg = <0x000f0000 0x4000>;

		interrupt-parent = <&intc>;
		interrupts = <0 51 IRQ_TYPE_NONE>;

		clocks = <&sys_clk>, <&rx_device_clk_pll_n2>, <&axi_ad9371_rx_xcvr_n2>;
		clock-names = "s_axi_aclk", "device_clk", "lane_clk";

		adi,octets-per-frame = <4>;
		adi,frames-per-multiframe = <32>;
		adi,converter-resolution = <16>;
		adi,bits-per-sample = <16>;
		adi,converters-per-device = <4>;

		#clock-cells = <0>;
		clock-output-names = "jesd_rx_lane_clk_n2";
	};

	axi_ad9371_rx_os_jesd_n2: axi-jesd204-rx-n2@100000 {
		compatible = "adi,axi-jesd204-rx-1.0";
		reg = <0x00100000 0x4000>;

		interrupt-parent = <&intc>;
		interrupts = <0 25 IRQ_TYPE_NONE>;

		clocks = <&sys_clk>, <&rx_os_device_clk_pll_n2>, <&axi_ad9371_rx_os_xcvr_n2>;
		clock-names = "s_axi_aclk", "device_clk", "lane_clk";

		adi,octets-per-frame = <2>;
		adi,frames-per-multiframe = <32>;
		adi,converter-resolution = <16>;
		adi,bits-per-sample = <16>;
		adi,converters-per-device = <4>;

		#clock-cells = <0>;
		clock-output-names = "jesd_rx_os_lane_clk_n2";
	};

	 axi_ad9371_tx_xcvr_n2: axi-ad9371-tx-xcvr-n2@e4000 {
		compatible = "adi,altera-adxcvr-1.00.a";
		reg = <0x000e4000 0x00001000>,
			<0x000e6000 0x00001000>,
			<0x000e8000 0x00001000>,
			<0x000e9000 0x00001000>,
			<0x000ea000 0x00001000>,
			<0x000eb000 0x00001000>;
		reg-names = "adxcvr", "atx-pll", "adxcfg-0", "adxcfg-1", "adxcfg-2", "adxcfg-3";

		clocks = <&clk0_ad9528 3>, <&tx_device_clk_pll_n2>;
		clock-names = "ref", "link";

		#clock-cells = <0>;
		clock-output-names = "jesd204_tx_lane_clock_n2";
	};

	axi_ad9371_rx_xcvr_n2: axi-ad9371-rx-xcvr-n2@f4000 {
		compatible = "adi,altera-adxcvr-1.00.a";
		reg = <0x000f4000 0x00001000>,
			<0x000f8000 0x00001000>,
			<0x000f9000 0x00001000>;
		reg-names = "adxcvr", "adxcfg-0", "adxcfg-1";

		clocks = <&clk0_ad9528 3>, <&rx_device_clk_pll_n2>;
		clock-names = "ref", "link";

		#clock-cells = <0>;
		clock-output-names = "jesd204_rx_lane_clock_n2";
	};

	axi_ad9371_rx_os_xcvr_n2: axi-ad9371-rx-os-xcvr-n2@104000 {
		compatible = "adi,altera-adxcvr-1.00.a";
		reg = <0x00104000 0x00001000>,
			<0x00108000 0x00001000>,
			<0x00109000 0x00001000>;
		reg-names = "adxcvr", "adxcfg-0", "adxcfg-1";

		clocks = <&clk0_ad9528 3>, <&rx_os_device_clk_pll_n2>;
		clock-names = "ref", "link";

		#clock-cells = <0>;
		clock-output-names = "jesd204_rx_os_lane_clock_n2";
	};

	axi_ad9371_tx_dma_n2: axi-ad9371-tx-dma-n2@ec000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x000ec000 0x00004000>;
		interrupt-parent = <&intc>;
		interrupts = <0 40 IRQ_TYPE_LEVEL_HIGH>;
		#dma-cells = <1>;
		clocks = <&dma_clk>;

		dma-channel {
			adi,source-bus-width = <128>;
			adi,destination-bus-width = <128>;
			adi,type = <1>;
			//adi,cyclic;
		};
	};

	axi_ad9371_rx_dma_n2: axi-ad9371-rx-dma-n2@fc000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x000fc000 0x00004000>;
		interrupt-parent = <&intc>;
		interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>;
		#dma-cells = <1>;
		clocks = <&dma_clk>;

		dma-channel {
			adi,source-bus-width = <64>;
			adi,destination-bus-width = <128>;
			adi,type = <0>;
		};
	};

	axi_ad9371_rx_os_dma_n2: axi-ad9371-rx-os-dma-n2@10c000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x0010c000 0x00004000>;
		interrupt-parent = <&intc>;
		interrupts = <0 42 IRQ_TYPE_LEVEL_HIGH>;
		#dma-cells = <1>;
		clocks = <&dma_clk>;

		dma-channel {
			adi,source-bus-width = <64>;
			adi,destination-bus-width = <128>;
			adi,type = <0>;
		};
	};

	axi_ad9371_rx_n2: axi-ad9371-rx-hpc-n2@110000 {
		compatible = "adi,axi-ad9371-rx-1.0";
		reg = <0x00110000 0x00008000>;
		dmas = <&axi_ad9371_rx_dma_n2 0>;
		dma-names = "rx";
		spibus-connected = <&trx0_ad9371_n2>;
	};

	axi_ad9371_tx_n2: axi-ad9371-tx-hpc-n2@114000 {
		compatible = "adi,axi-ad9371-tx-1.0";
		reg = <0x00114000 0x00004000>;
		dmas = <&axi_ad9371_tx_dma_n2 0>;
		dma-names = "tx";
		clocks = <&trx0_ad9371_n2 2>;
		clock-names = "sampl_clk";
		spibus-connected = <&trx0_ad9371_n2>;
		//adi,axi-pl-fifo-enable;/* RxDMA fifo mode */
		adi,axi-pl-fifo-disable;
	};

	xcvr_rx_os_core_n2: axi-ad9371-rx-obs-hpc-n2@118000 {
		compatible = "adi,axi-ad9371-obs-1.0";
		reg = <0x00118000 0x00001000>;
		dmas = <&axi_ad9371_rx_os_dma_n2 0>;
		dma-names = "rx";
		clocks = <&trx0_ad9371_n2 1>;
		clock-names = "sampl_clk";
	};

	tx_device_clk_pll_n2: a10-fpll-tx-n2@e5000 {
		compatible = "altr,a10-fpll";
		reg = <0x000e5000 0x1000>;
		clocks = <&clk0_ad9528 3>;

		#clock-cells = <0>;
		clock-output-names = "jesd204_tx_link_clock_n2";
	};

	rx_device_clk_pll_n2: a10-fpll-rx-n2@f5000 {
		compatible = "altr,a10-fpll";
		reg = <0x000f5000 0x1000>;
		clocks = <&clk0_ad9528 3>;

		#clock-cells = <0>;
		clock-output-names = "jesd204_rx_link_clock_n2";
	};

	rx_os_device_clk_pll_n2: a10-fpll-rx-os-n2@105000 {
		compatible = "altr,a10-fpll";
		reg = <0x00105000 0x1000>;
		clocks = <&clk0_ad9528 3>;

		#clock-cells = <0>;
		clock-output-names = "jesd204_rx_os_link_clock_n2";
	};

	fmc_spi_n2: spi@60040 {
		compatible = "altr,spi-1.0";
		reg = <0x00060040 0x00000020>;
		interrupt-parent = <&intc>;
		interrupts = <0 44 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
	};
};

&fmc_spi_n2 {
	trx0_ad9371_n2: ad9371-phy-n2@1 {
		#address-cells = <1>;
		#size-cells = <0>;
		#clock-cells = <1>;
		compatible = "ad9371";

		/* SPI Setup */
		reg = <1>;
		spi-max-frequency = <25000000>;

		reset-gpios = <&sys_gpio_out 13 0>;
		test-gpios = <&sys_gpio_out 14 0>;
		sysref_req-gpios = <&sys_gpio_out 26 0>;
		rx2_enable-gpios = <&sys_gpio_out 15 0>;
		rx1_enable-gpios = <&sys_gpio_out 16 0>;
		tx2_enable-gpios = <&sys_gpio_out 17 0>;
		tx1_enable-gpios = <&sys_gpio_out 18 0>;

		/* all interrupts in HW design should be reviewed */
		//interrupt-parent = <&intc>;
		//interrupts = <0 39 IRQ_TYPE_LEVEL_HIGH>;

		/* Clocks */
		clocks = <&axi_ad9371_rx_jesd_n2>, <&axi_ad9371_tx_jesd_n2>, <&axi_ad9371_rx_os_jesd_n2>, <&clk0_ad9528 1>, <&clk0_ad9528 3>;
		clock-names = "jesd_rx_clk", "jesd_tx_clk", "jesd_rx_os_clk", "dev_clk", "fmc_clk";
		clock-output-names = "rx_sampl_clk_n2", "rx_os_sampl_clk_n2", "tx_sampl_clk_n2";

		adi,clocks-clk-pll-vco-freq_khz = <9830400>;
		adi,clocks-device-clock_khz = <122880>;
		adi,clocks-clk-pll-hs-div = <4>;
		adi,clocks-clk-pll-vco-div = <2>;

		adi,jesd204-obs-framer-over-sample = <0>;

		adi,rx-profile-adc-div = <1>;
		adi,rx-profile-en-high-rej-dec5 = <1>;
		adi,rx-profile-iq-rate_khz = <122880>;
		adi,rx-profile-rf-bandwidth_hz = <100000000>;
		adi,rx-profile-rhb1-decimation = <1>;
		adi,rx-profile-rx-bbf-3db-corner_khz = <100000>;
		adi,rx-profile-rx-dec5-decimation = <5>;
		adi,rx-profile-rx-fir-decimation = <2>;

		adi,obs-profile-adc-div = <1>;
		adi,obs-profile-en-high-rej-dec5 = <0>;
		adi,obs-profile-iq-rate_khz = <245760>;
		adi,obs-profile-rf-bandwidth_hz = <200000000>;
		adi,obs-profile-rhb1-decimation = <1>;
		adi,obs-profile-rx-bbf-3db-corner_khz = <100000>;
		adi,obs-profile-rx-dec5-decimation = <5>;
		adi,obs-profile-rx-fir-decimation = <1>;

		adi,tx-profile-dac-div = <1>;
		adi,tx-profile-iq-rate_khz = <245760>;
		adi,tx-profile-primary-sig-bandwidth_hz = <75000000>;
		adi,tx-profile-rf-bandwidth_hz = <200000000>;
		adi,tx-profile-thb1-interpolation = <2>;
		adi,tx-profile-thb2-interpolation = <1>;
		adi,tx-profile-tx-bbf-3db-corner_khz = <100000>;
		adi,tx-profile-tx-dac-3db-corner_khz = <189477>;
		adi,tx-profile-tx-fir-interpolation = <1>;
		adi,tx-profile-tx-input-hb-interpolation = <1>;

		adi,sniffer-profile-adc-div = <1>;
		adi,sniffer-profile-en-high-rej-dec5 = <0>;
		adi,sniffer-profile-iq-rate_khz = <30720>;
		adi,sniffer-profile-rf-bandwidth_hz = <20000000>;
		adi,sniffer-profile-rhb1-decimation = <2>;
		adi,sniffer-profile-rx-bbf-3db-corner_khz = <100000>;
		adi,sniffer-profile-rx-dec5-decimation = <5>;
		adi,sniffer-profile-rx-fir-decimation = <4>;
#if 0
		/* Jacky:2018/07/25: enable pin-mode 
		   https://wiki.analog.com/resources/tools-software/linux-drivers/iio-transceiver/ad9371-customization */
		adi,arm-gpio-use-rx2-enable-pin = <1>;	// 0= RX1_ENABLE controls RX1&RX2, 1= separate RX1/RX2_ENABLE pins
		adi,arm-gpio-use-tx2-enable-pin = <1>;	// 0= TX1_ENABLE controls TX1&TX2, 1= separate TX1/TX2_ENABLE pins
		adi,arm-gpio-tx-rx-pin-mode = <1>;		// 0= ARM command mode, 1 = Pin mode to power up Tx/Rx chains
		adi,arm-gpio-orx-pin-mode = <1>;		// 0= ARM command mode, 1 = Pin mode to power up ObsRx receiver
		// to be tested: enable pin-mode but NOT enable gpio-ack
		adi,arm-gpio-orx-trigger-pin = <0>;		// Select desired GPIO pin (valid 4-15)
		adi,arm-gpio-orx-mode2-pin = <0>;		// Select desired GPIO pin (valid 0-18)
		adi,arm-gpio-orx-mode1-pin = <0>;		// Select desired GPIO pin (valid 0-18)
		adi,arm-gpio-orx-mode0-pin = <0>;		// Select desired GPIO pin (valid 0-18)
		adi,arm-gpio-rx1-enable-ack = <0>;		// Select desired GPIO pin (0-15), [4] = Output Enable
		adi,arm-gpio-rx2-enable-ack = <0>;		// Select desired GPIO pin (0-15), [4] = Output Enable
		adi,arm-gpio-tx1-enable-ack = <0>;		// Select desired GPIO pin (0-15), [4] = Output Enable
		adi,arm-gpio-tx2-enable-ack = <0>;		// Select desired GPIO pin (0-15), [4] = Output Enable
		adi,arm-gpio-orx1-enable-ack = <0>;		// Select desired GPIO pin (0-15), [4] = Output Enable
		adi,arm-gpio-orx2-enable-ack = <0>;		// Select desired GPIO pin (0-15), [4] = Output Enable
		adi,arm-gpio-srx-enable-ack = <0>;		// Select desired GPIO pin (0-15), [4] = Output Enable
		adi,arm-gpio-tx-obs-select = <0>;		// Select desired GPIO pin (0-15), [4] = Output Enable.
			// When 2 Tx are used with only 1 ORx input, this GPIO tells BBIC which Tx channel is active
			// for calibrations, so BBIC can route correct RF Tx path into the single ORx input
		adi,arm-gpio-enable-mask = <0>;
#endif
	};
};
