{
	"openfpga": {
		"default": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"area": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"performance": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		}
	},
	"vivado": {
		"default": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"area": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"performance": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		}
	},
	"quartus": {
		"default": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"area": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"performance": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		}
	},
	"diamond": {
		"default": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"area": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"performance": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		}
	},
	"General": {
		"default": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"area": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		},
		"performance": {
			"FPGA_CLKP_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"FPGA_CLKN_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SCLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MCU_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"SYN_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"CH_SCLK_o": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			},
			"MMC_CLK_i": {
				"frequency":null,
				"input_delay":null,
				"output_delay":null
			}
		}
	}
}