AR register_file behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/register_file.vhd sub00/vhpl01 1508099792
EN data_memory NULL /home/vishal/xilinx/MIPS_32_bit_first_design/data_memory.vhd sub00/vhpl04 1508099803
AR main behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/Main.vhd sub00/vhpl19 1508099808
AR mux4sel1bit behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/mux4sel1bit.vhd sub00/vhpl23 1508099776
EN instruction_memory NULL /home/vishal/xilinx/MIPS_32_bit_first_design/Instruction_memory.vhd sub00/vhpl02 1508099785
EN reg_decode NULL /home/vishal/xilinx/MIPS_32_bit_first_design/reg_decode.vhd sub00/vhpl30 1508099793
AR mul4 behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/mul4.vhd sub00/vhpl09 1508099798
EN mux1bit NULL /home/vishal/xilinx/MIPS_32_bit_first_design/mux1bit.vhd sub00/vhpl20 1508099773
AR reg_execute behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/reg_execute.vhd sub00/vhpl33 1508099802
AR alu_adder behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/alu_adder.vhd sub00/vhpl11 1508099784
EN muxwsignal NULL /home/vishal/xilinx/MIPS_32_bit_first_design/muxWsignal.vhd sub00/vhpl12 1508099795
EN mux2data NULL /home/vishal/xilinx/MIPS_32_bit_first_design/mux_1.vhd sub00/vhpl06 1508099779
EN sign_extension NULL /home/vishal/xilinx/MIPS_32_bit_first_design/sign_extension.vhd sub00/vhpl28 1508099789
EN alu1bit NULL /home/vishal/xilinx/MIPS_32_bit_first_design/alu1bit.vhd sub00/vhpl14 1508099777
AR reg_fetch behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/reg_fetch.vhd sub00/vhpl27 1508099788
AR mux1bit behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/mux1bit.vhd sub00/vhpl21 1508099774
EN reg_pc NULL /home/vishal/xilinx/MIPS_32_bit_first_design/reg_pc.vhd sub00/vhpl24 1508099781
AR alu_main behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/alu_main.vhd sub00/vhpl17 1508099800
EN main NULL /home/vishal/xilinx/MIPS_32_bit_first_design/Main.vhd sub00/vhpl18 1508099807
AR mux2data behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/mux_1.vhd sub00/vhpl07 1508099780
AR sign_extension behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/sign_extension.vhd sub00/vhpl29 1508099790
AR alu1bit behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/alu1bit.vhd sub00/vhpl15 1508099778
AR data_memory behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/data_memory.vhd sub00/vhpl05 1508099804
EN alu_adder NULL /home/vishal/xilinx/MIPS_32_bit_first_design/alu_adder.vhd sub00/vhpl10 1508099783
EN register_file NULL /home/vishal/xilinx/MIPS_32_bit_first_design/register_file.vhd sub00/vhpl00 1508099791
AR reg_decode behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/reg_decode.vhd sub00/vhpl31 1508099794
EN reg_execute NULL /home/vishal/xilinx/MIPS_32_bit_first_design/reg_execute.vhd sub00/vhpl32 1508099801
AR muxwsignal behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/muxWsignal.vhd sub00/vhpl13 1508099796
AR reg_memory behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/reg_memory.vhd sub00/vhpl35 1508099806
EN reg_fetch NULL /home/vishal/xilinx/MIPS_32_bit_first_design/reg_fetch.vhd sub00/vhpl26 1508099787
AR reg_pc behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/reg_pc.vhd sub00/vhpl25 1508099782
EN mul4 NULL /home/vishal/xilinx/MIPS_32_bit_first_design/mul4.vhd sub00/vhpl08 1508099797
EN reg_memory NULL /home/vishal/xilinx/MIPS_32_bit_first_design/reg_memory.vhd sub00/vhpl34 1508099805
EN mux4sel1bit NULL /home/vishal/xilinx/MIPS_32_bit_first_design/mux4sel1bit.vhd sub00/vhpl22 1508099775
AR instruction_memory behavioral /home/vishal/xilinx/MIPS_32_bit_first_design/Instruction_memory.vhd sub00/vhpl03 1508099786
EN alu_main NULL /home/vishal/xilinx/MIPS_32_bit_first_design/alu_main.vhd sub00/vhpl16 1508099799
