Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Sun Mar  3 21:48:59 2024
| Host         : LAPTOP-D2TRK901 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file camera_vga_display_top_control_sets_placed.rpt
| Design       : camera_vga_display_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   162 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           17 |
| No           | No                    | Yes                    |              61 |           25 |
| No           | Yes                   | No                     |              36 |           11 |
| Yes          | No                    | No                     |              46 |           18 |
| Yes          | No                    | Yes                    |             112 |           32 |
| Yes          | Yes                   | No                     |             197 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |                                                                   Enable Signal                                                                  |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  clock_PLL_100_50_25MHz/inst/clk_out3 | system_control_fsm/ready_display_reg0_out                                                                                                        |                                                              |                1 |              1 |         1.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/SIOC_reg1_out                                                                                         |                                                              |                1 |              1 |         1.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | reset_IBUF                                                                                                                                       |                                                              |                2 |              2 |         1.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | system_control_fsm/timer_0                                                                                                                       |                                                              |                1 |              4 |         4.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/FSM_return_state[3]_i_1_n_0                                                                           |                                                              |                3 |              4 |         1.33 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/bit_index[3]_i_1_n_0                                                                                  |                                                              |                1 |              4 |         4.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[3]_i_1_n_0                                                                             | ov7670_read/reset                                            |                2 |              4 |         2.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/timer                                                                                                 | ov7670_setup_module_top/sccb_communication/timer[5]_i_1_n_0  |                1 |              4 |         4.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | system_control_fsm/control_state_reg                                                                                                             |                                                              |                3 |              6 |         2.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/ov767_setup/timer                                                                                                        | ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0        |                2 |              7 |         3.50 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/ov767_setup/rom_select_reg[7]_i_1_n_0                                                                                    | ov7670_read/reset                                            |                2 |              8 |         4.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/load_txm_byte[7]_i_1_n_0                                                                              |                                                              |                3 |              8 |         2.67 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_read/E[0]                                                                                                                                 | ov7670_read/reset                                            |                3 |              9 |         3.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | system_control_fsm/timer_0                                                                                                                       | system_control_fsm/timer[22]_i_1_n_0                         |                3 |              9 |         3.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_read/wea                                                                                                                                  | ov7670_read/reset                                            |                3 |              9 |         3.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/write_enable_reg_reg[0]                                                                          | ov7670_read/reset                                            |                2 |              9 |         4.50 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | vga_control/vcount_0                                                                                                                             | ov7670_read/reset                                            |                3 |             10 |         3.33 |
|  clock_PLL_100_50_25MHz/inst/clk_out2 |                                                                                                                                                  |                                                              |                8 |             12 |         1.50 |
|  pclk_IBUF_BUFG                       | ov7670_read/save_data_reg[11]_i_1_n_0                                                                                                            | ov7670_read/reset                                            |                6 |             13 |         2.17 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 |                                                                                                                                                  |                                                              |                9 |             14 |         1.56 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/ov7670_setup_rom/E[0]                                                                                                    | ov7670_read/reset                                            |                3 |             16 |         5.33 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/set_data_reg[7]_i_1_n_0                                                                               |                                                              |                3 |             16 |         5.33 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | vga_control/read_RAM_address_reg[16]_i_1_n_0                                                                                                     | ov7670_read/reset                                            |                3 |             17 |         5.67 |
|  pclk_IBUF_BUFG                       | ov7670_read/save_address_next[0]_i_1_n_0                                                                                                         | ov7670_read/reset                                            |                5 |             17 |         3.40 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | matrix_3x3/HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | ov7670_read/reset                                            |                5 |             18 |         3.60 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | matrix_3x3/HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]   | ov7670_read/reset                                            |                6 |             18 |         3.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]   | ov7670_read/reset                                            |                5 |             18 |         3.60 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | ov7670_read/reset                                            |                5 |             18 |         3.60 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | matrix_3x3/HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]   | ov7670_read/reset                                            |                5 |             18 |         3.60 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | matrix_3x3/HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | ov7670_read/reset                                            |                5 |             18 |         3.60 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | system_control_fsm/timer_0                                                                                                                       | system_control_fsm/timer[31]_i_1__0_n_0                      |                8 |             19 |         2.38 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/timer                                                                                                 | ov7670_setup_module_top/sccb_communication/timer[31]_i_1_n_0 |                6 |             25 |         4.17 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/ov767_setup/timer                                                                                                        | ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0        |                8 |             25 |         3.12 |
|  pclk_IBUF_BUFG                       |                                                                                                                                                  | ov7670_read/reset                                            |               10 |             34 |         3.40 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 |                                                                                                                                                  | ov7670_read/reset                                            |               26 |             63 |         2.42 |
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


