# Advanced Cache Simulator

An interactive web-based educational tool designed to help students and developers understand cache memory concepts and replacement policies through visual simulation.

![Cache Simulator](https://img.shields.io/badge/version-1.0.0-blue.svg)
![License](https://img.shields.io/badge/license-MIT-green.svg)
![HTML5](https://img.shields.io/badge/HTML5-E34F26?logo=html5&logoColor=white)
![JavaScript](https://img.shields.io/badge/JavaScript-F7DF1E?logo=javascript&logoColor=black)

## üìã Table of Contents

- [Overview](#overview)
- [Features](#features)
- [Demo](#demo)
- [Getting Started](#getting-started)
- [How to Use](#how-to-use)
- [Cache Replacement Policies](#cache-replacement-policies)
- [Educational Resources](#educational-resources)
- [Technical Details](#technical-details)
- [Browser Compatibility](#browser-compatibility)
- [Contributing](#contributing)
- [License](#license)

## üéØ Overview

The Advanced Cache Simulator is a comprehensive educational tool that visualizes how cache memory works in computer systems. It simulates a fully associative cache with configurable size and multiple replacement policies, providing real-time visual feedback on cache hits, misses, and replacement decisions.

### What is Cache Memory?

Cache memory is a small, fast memory that sits between the CPU and main memory. It stores copies of frequently used data to reduce access time and improve system performance. Understanding cache behavior is crucial for:

- Computer architecture students
- System programmers
- Performance optimization engineers
- Anyone interested in how computers work

## ‚ú® Features

### Core Functionality

- **Interactive Cache Visualization**: Real-time visual representation of cache contents
- **Multiple Replacement Policies**: 
  - LRU (Least Recently Used)
  - FIFO (First In First Out)
  - LFU (Least Frequently Used)
  - Random
- **Configurable Cache Size**: Adjust cache size from 1 to 16 blocks
- **Memory Access Simulation**: Simulate memory accesses with addresses 0-255
- **Access History Tracking**: Detailed log of all memory accesses and their results

### Visual Features

- **Animated Cache Operations**: Visual feedback for hits and misses with color-coded animations
- **Performance Statistics**: Real-time display of:
  - Total cache hits
  - Total cache misses
  - Hit rate percentage
- **Block-Level Information**: Each cache block displays:
  - Memory address stored
  - Last access time
  - Access count
  - Load time

### Learning Tools

- **Predefined Access Sequences**: Test different memory access patterns:
  - Sequential access
  - Stride patterns
  - Random access
  - Loop patterns
  - Burst patterns
- **Educational Tabs**: Comprehensive learning resources covering:
  - Cache fundamentals
  - Replacement policy comparisons
  - Visual operation guides
  - Memory hierarchy
- **Interactive Help System**: Built-in help modal with usage instructions
- **Adjustable Animation Speed**: Control visualization speed for better understanding

## üöÄ Demo

### Live Demo

Simply open the `index.html` file in any modern web browser - no server or installation required!

### Quick Start Example

1. Set cache size to 4 blocks
2. Select LRU replacement policy
3. Click on "Sequential" predefined sequence
4. Observe the cache behavior and statistics

## üèÅ Getting Started

### Prerequisites

- A modern web browser (Chrome, Firefox, Safari, Edge)
- No additional software or dependencies required

### Installation

1. **Download the file**
   ```bash
   # Clone or download the repository
   git clone https://github.com/yourusername/cache-simulator.git
   ```

2. **Open in browser**
   ```bash
   # Navigate to the directory
   cd cache-simulator
   
   # Open the HTML file in your default browser
   # On macOS:
   open index.html
   
   # On Linux:
   xdg-open index.html
   
   # On Windows:
   start index.html
   ```

   Or simply double-click the `index.html` file.

## üìñ How to Use

### Basic Operations

1. **Configure the Cache**
   - Set the cache size (1-16 blocks)
   - Select a replacement policy from the dropdown

2. **Access Memory**
   - Enter a memory address (0-255) in the input field
   - Click "Access Memory" to simulate a single memory access
   - Click "Run Sequence" to access the same address 5 times consecutively

3. **Use Predefined Sequences**
   - Click any of the predefined sequence buttons to run common access patterns
   - Watch the cache behavior and statistics update in real-time

4. **Monitor Performance**
   - View cache hits, misses, and hit rate in the statistics panel
   - Check the access history table for detailed operation logs
   - Observe cache block states and metadata

5. **Reset and Clear**
   - "Reset Cache" - Clears all cache data and resets statistics
   - "Clear History" - Removes all entries from the access history log

### Understanding the Visualization

#### Color Coding

- **Green highlight**: Indicates a cache hit (data found in cache)
- **Red highlight**: Indicates a cache miss (data not in cache)
- **Dashed border**: Empty cache block
- **Solid border**: Occupied cache block

#### Block Information

Each cache block displays:
- **Index**: Block number in the cache
- **Address**: Memory address currently stored (if occupied)
- **Last Used**: Timestamp of last access
- **Access Count**: Number of times this block has been accessed
- **Load Time**: When the block was loaded into cache

## üîÑ Cache Replacement Policies

### LRU (Least Recently Used)

**How it works**: Replaces the cache block that hasn't been accessed for the longest time.

**Advantages**:
- Good temporal locality
- Better hit rates for most workloads
- Intuitive behavior

**Disadvantages**:
- More complex to implement in hardware
- Requires tracking access history

**Best for**: General-purpose applications with good temporal locality

### FIFO (First In First Out)

**How it works**: Replaces the cache block that was loaded first (oldest block).

**Advantages**:
- Simple to implement
- Low hardware overhead
- Predictable behavior

**Disadvantages**:
- Doesn't consider access frequency
- Generally lower hit rates than LRU

**Best for**: Simple systems where hardware complexity is a concern

### LFU (Least Frequently Used)

**How it works**: Replaces the cache block that has been accessed the least number of times.

**Advantages**:
- Works well when certain blocks are accessed very frequently
- Good for workloads with distinct hot/cold data

**Disadvantages**:
- Can retain old, infrequently-used blocks too long
- May not adapt well to changing access patterns

**Best for**: Applications with distinct hot data that's accessed repeatedly

### Random

**How it works**: Randomly selects a cache block to replace.

**Advantages**:
- Extremely simple to implement
- No metadata tracking required
- Performs reasonably well in some scenarios

**Disadvantages**:
- Unpredictable performance
- Generally worse hit rates than intelligent policies

**Best for**: Research, comparison purposes, or extremely simple hardware

## üìö Educational Resources

The simulator includes three educational tabs:

### 1. Key Concepts

- Cache memory fundamentals
- How cache works (hits, misses, eviction)
- Cache performance metrics
- Cache types (direct-mapped, fully associative, set-associative)

### 2. Replacement Policies

- Detailed comparison table of all policies
- Advantages and disadvantages
- Use case recommendations
- Implementation considerations

### 3. Visual Guide

- Step-by-step cache operation walkthrough
- Memory hierarchy visualization
- Visual representation of cache access flow

## üîß Technical Details

### Architecture

- **Type**: Fully associative cache
- **Mapping**: Any memory block can be placed in any cache line
- **Address Range**: 0-255 (8-bit addressing)
- **Cache Size**: Configurable (1-16 blocks)

### Implementation

- **Language**: Vanilla JavaScript (ES6+)
- **Styling**: CSS3 with custom properties
- **Icons**: Font Awesome 6.4.0
- **Architecture**: Single-page application, no frameworks

### Performance Metrics

The simulator tracks:
- **Cache Hits**: Successful cache accesses
- **Cache Misses**: Failed cache accesses requiring memory fetch
- **Hit Rate**: Percentage of successful cache accesses
- **Access History**: Complete log of all operations

### Block Metadata

Each cache block maintains:
```javascript
{
    valid: boolean,           // Is block occupied?
    address: number,          // Memory address stored
    data: string,             // Simulated data
    lastAccessed: number,     // Last access timestamp
    accessCount: number,      // Total access count
    loadTime: number          // When block was loaded
}
```

## üåê Browser Compatibility

The simulator works on all modern browsers:

- ‚úÖ Chrome/Edge (version 90+)
- ‚úÖ Firefox (version 88+)
- ‚úÖ Safari (version 14+)
- ‚úÖ Opera (version 76+)

### Required Features

- CSS Grid and Flexbox
- ES6 JavaScript (async/await, arrow functions, template literals)
- CSS custom properties (variables)
- CSS animations

## üéì Learning Objectives

After using this simulator, users should understand:

1. **Cache Fundamentals**
   - The purpose and benefits of cache memory
   - How cache hits and misses work
   - The concept of cache blocks/lines

2. **Replacement Policies**
   - How different policies make eviction decisions
   - Trade-offs between policies
   - When to use each policy

3. **Performance Analysis**
   - How to calculate and interpret hit rates
   - The impact of access patterns on cache performance
   - How cache size affects performance

4. **Memory Hierarchy**
   - The relationship between cache and main memory
   - Multiple cache levels (L1, L2, L3)
   - Speed vs. capacity trade-offs

## üí° Use Cases

### For Students

- Learn cache concepts interactively
- Visualize abstract computer architecture concepts
- Complete homework assignments with visual aid
- Prepare for exams with hands-on practice

### For Educators

- Demonstrate cache behavior in lectures
- Create interactive assignments
- Show real-time cache operation examples
- Compare different replacement policies

### For Developers

- Understand cache-friendly code patterns
- Analyze memory access patterns
- Optimize performance-critical applications
- Learn low-level system behavior

## ü§ù Contributing

Contributions are welcome! Here are some ways you can contribute:

### Feature Ideas

- Add set-associative cache simulation
- Implement write policies (write-through, write-back)
- Add more sophisticated access patterns
- Include cache coherence protocols
- Add export functionality for statistics

### Bug Reports

If you find a bug, please open an issue with:
- Browser and version
- Steps to reproduce
- Expected vs. actual behavior
- Screenshots if applicable

### Pull Requests

1. Fork the repository
2. Create a feature branch (`git checkout -b feature/AmazingFeature`)
3. Commit your changes (`git commit -m 'Add some AmazingFeature'`)
4. Push to the branch (`git push origin feature/AmazingFeature`)
5. Open a Pull Request

## üìÑ License

This project is licensed under the MIT License - see below for details:

```
MIT License

Copyright (c) 2023 Cache Simulator

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
```

## üôè Acknowledgments

- Font Awesome for icons
- The computer architecture education community
- All contributors and users

## üìà Roadmap

Future enhancements planned:

- [ ] Add direct-mapped and set-associative cache modes
- [ ] Implement write policies
- [ ] Add cache coherence protocols
- [ ] Include performance comparison charts
- [ ] Add export functionality for results
- [ ] Create tutorial mode with guided exercises
- [ ] Add more sophisticated access pattern generators
- [ ] Implement multi-level cache hierarchy simulation

---

**Made with ‚ù§Ô∏è for computer science education**

*If you find this tool helpful, please consider giving it a star ‚≠ê*
