

================================================================
== Vivado HLS Report for 'filter_top_dummy_proc_be'
================================================================
* Date:           Thu Jan 25 09:57:48 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   3.30|      2.39|        0.41|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  22529|  22529|  22529|  22529|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  22528|  22528|        11|          -|          -|  2048|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk2, [8 x i8]* @str94, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str94, [8 x i8]* @str94, [8 x i8]* @str94)

ST_1: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk1, [8 x i8]* @str93, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str93, [8 x i8]* @str93, [8 x i8]* @str93)

ST_1: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %output_xk1, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %coefs, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %output_xk1, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %coefs, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.89ns
:6  br label %1


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_1, %4 ]

ST_2: exitcond [1/1] 1.30ns
:1  %exitcond = icmp eq i12 %i, -2048

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_2: i_1 [1/1] 1.30ns
:3  %i_1 = add i12 %i, 1

ST_2: stg_24 [1/1] 0.00ns
:4  br i1 %exitcond, label %5, label %2

ST_2: tmp [1/1] 0.00ns
:0  %tmp = zext i12 %i to i64

ST_2: coefs_addr [1/1] 0.00ns
:1  %coefs_addr = getelementptr [2048 x i64]* %coefs, i64 0, i64 %tmp

ST_2: coefs_load [2/2] 2.39ns
:2  %coefs_load = load i64* %coefs_addr, align 8

ST_2: tmp_7 [1/1] 0.00ns
:23  %tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

ST_2: icmp [1/1] 0.94ns
:24  %icmp = icmp eq i3 %tmp_7, 0

ST_2: stg_30 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.39ns
ST_3: coefs_load [1/2] 2.39ns
:2  %coefs_load = load i64* %coefs_addr, align 8

ST_3: tmp_5 [1/1] 0.00ns
:3  %tmp_5 = trunc i64 %coefs_load to i32

ST_3: p_y_M_imag_V_read_assign [1/1] 0.00ns
:4  %p_y_M_imag_V_read_assign = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %coefs_load, i32 32, i32 63)

ST_3: input_xk1_read [1/1] 1.44ns
:5  %input_xk1_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk1)

ST_3: tmp_6 [1/1] 0.00ns
:6  %tmp_6 = trunc i64 %input_xk1_read to i32

ST_3: p_x_M_imag_V_read_assign [1/1] 0.00ns
:7  %p_x_M_imag_V_read_assign = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %input_xk1_read, i32 32, i32 63)

ST_3: input_xk2_read [1/1] 1.44ns
:25  %input_xk2_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk2)


 <State 4>: 1.54ns
ST_4: tmp_1 [1/1] 0.00ns
:8  %tmp_1 = sext i32 %tmp_5 to i63

ST_4: tmp_2 [1/1] 0.00ns
:9  %tmp_2 = sext i32 %tmp_6 to i63

ST_4: tmp_3 [1/1] 0.00ns
:10  %tmp_3 = sext i32 %p_y_M_imag_V_read_assign to i63

ST_4: tmp_4 [1/1] 0.00ns
:11  %tmp_4 = sext i32 %p_x_M_imag_V_read_assign to i63

ST_4: tmp1_i_cast [7/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_4: tmp_2_i_cast [7/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_4: tmp_i_cast [7/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_4: tmp_3_i_cast [7/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 5>: 1.54ns
ST_5: tmp1_i_cast [6/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_5: tmp_2_i_cast [6/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_5: tmp_i_cast [6/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_5: tmp_3_i_cast [6/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 6>: 1.54ns
ST_6: tmp1_i_cast [5/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_6: tmp_2_i_cast [5/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_6: tmp_i_cast [5/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_6: tmp_3_i_cast [5/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 7>: 1.54ns
ST_7: tmp1_i_cast [4/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_7: tmp_2_i_cast [4/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_7: tmp_i_cast [4/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_7: tmp_3_i_cast [4/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 8>: 1.54ns
ST_8: tmp1_i_cast [3/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_8: tmp_2_i_cast [3/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_8: tmp_i_cast [3/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_8: tmp_3_i_cast [3/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 9>: 1.54ns
ST_9: tmp1_i_cast [2/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_9: tmp_2_i_cast [2/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_9: tmp_i_cast [2/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_9: tmp_3_i_cast [2/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 10>: 1.54ns
ST_10: tmp1_i_cast [1/7] 1.54ns
:12  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_10: tmp_2_i_cast [1/7] 1.54ns
:13  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_4

ST_10: tmp_i_cast [1/7] 1.54ns
:16  %tmp_i_cast = mul i63 %tmp_3, %tmp_2

ST_10: tmp_3_i_cast [1/7] 1.54ns
:17  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_4


 <State 11>: 2.08ns
ST_11: p_Val2_s [1/1] 2.08ns
:14  %p_Val2_s = sub i63 %tmp1_i_cast, %tmp_2_i_cast

ST_11: p_r_M_real_V [1/1] 0.00ns
:15  %p_r_M_real_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_s, i32 31, i32 62)

ST_11: p_Val2_1 [1/1] 2.08ns
:18  %p_Val2_1 = add i63 %tmp_i_cast, %tmp_3_i_cast

ST_11: p_r_M_imag_V [1/1] 0.00ns
:19  %p_r_M_imag_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_1, i32 31, i32 62)


 <State 12>: 2.39ns
ST_12: output_xk1_addr [1/1] 0.00ns
:20  %output_xk1_addr = getelementptr [2048 x i64]* %output_xk1, i64 0, i64 %tmp

ST_12: output_xk1_M_imag_V_addr [1/1] 0.00ns
:21  %output_xk1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_r_M_imag_V, i32 %p_r_M_real_V)

ST_12: stg_76 [1/1] 2.39ns
:22  store i64 %output_xk1_M_imag_V_addr, i64* %output_xk1_addr, align 8

ST_12: stg_77 [1/1] 0.00ns
:26  br i1 %icmp, label %4, label %3

ST_12: stg_78 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %out_r, i64 %input_xk2_read)

ST_12: stg_79 [1/1] 0.00ns
:1  br label %4

ST_12: stg_80 [1/1] 0.00ns
:0  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coefs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x491f800; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_xk1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x45ab6f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_xk2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x45fdc90; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_xk1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x492eb70; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x491f230; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_13                   (specinterface    ) [ 0000000000000]
stg_14                   (specinterface    ) [ 0000000000000]
stg_15                   (specmemcore      ) [ 0000000000000]
stg_16                   (specmemcore      ) [ 0000000000000]
stg_17                   (specinterface    ) [ 0000000000000]
stg_18                   (specinterface    ) [ 0000000000000]
stg_19                   (br               ) [ 0111111111111]
i                        (phi              ) [ 0010000000000]
exitcond                 (icmp             ) [ 0011111111111]
empty                    (speclooptripcount) [ 0000000000000]
i_1                      (add              ) [ 0111111111111]
stg_24                   (br               ) [ 0000000000000]
tmp                      (zext             ) [ 0001111111111]
coefs_addr               (getelementptr    ) [ 0001000000000]
tmp_7                    (partselect       ) [ 0000000000000]
icmp                     (icmp             ) [ 0001111111111]
stg_30                   (ret              ) [ 0000000000000]
coefs_load               (load             ) [ 0000000000000]
tmp_5                    (trunc            ) [ 0000100000000]
p_y_M_imag_V_read_assign (partselect       ) [ 0000100000000]
input_xk1_read           (read             ) [ 0000000000000]
tmp_6                    (trunc            ) [ 0000100000000]
p_x_M_imag_V_read_assign (partselect       ) [ 0000100000000]
input_xk2_read           (read             ) [ 0000111111111]
tmp_1                    (sext             ) [ 0000011111100]
tmp_2                    (sext             ) [ 0000011111100]
tmp_3                    (sext             ) [ 0000011111100]
tmp_4                    (sext             ) [ 0000011111100]
tmp1_i_cast              (mul              ) [ 0000000000010]
tmp_2_i_cast             (mul              ) [ 0000000000010]
tmp_i_cast               (mul              ) [ 0000000000010]
tmp_3_i_cast             (mul              ) [ 0000000000010]
p_Val2_s                 (sub              ) [ 0000000000000]
p_r_M_real_V             (partselect       ) [ 0000000000001]
p_Val2_1                 (add              ) [ 0000000000000]
p_r_M_imag_V             (partselect       ) [ 0000000000001]
output_xk1_addr          (getelementptr    ) [ 0000000000000]
output_xk1_M_imag_V_addr (bitconcatenate   ) [ 0000000000000]
stg_76                   (store            ) [ 0000000000000]
stg_77                   (br               ) [ 0000000000000]
stg_78                   (write            ) [ 0000000000000]
stg_79                   (br               ) [ 0000000000000]
stg_80                   (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coefs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_xk1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xk1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_xk2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xk2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_xk1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xk1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str94"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str93"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="input_xk1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_xk1_read/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_xk2_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_xk2_read/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="stg_78_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="9"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_78/12 "/>
</bind>
</comp>

<comp id="87" class="1004" name="coefs_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="12" slack="0"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coefs_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coefs_load/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="output_xk1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="12" slack="10"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_xk1_addr/12 "/>
</bind>
</comp>

<comp id="106" class="1004" name="stg_76_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_76/12 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="1"/>
<pin id="113" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="12" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="exitcond_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="0"/>
<pin id="125" dir="0" index="1" bw="12" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_7_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="0" index="3" bw="5" slack="0"/>
<pin id="145" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_5_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_y_M_imag_V_read_assign_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="0" index="3" bw="7" slack="0"/>
<pin id="165" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_y_M_imag_V_read_assign/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_6_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_x_M_imag_V_read_assign_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="0" index="3" bw="7" slack="0"/>
<pin id="179" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_x_M_imag_V_read_assign/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1_i_cast/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_i_cast/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_i_cast/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_Val2_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="63" slack="1"/>
<pin id="222" dir="0" index="1" bw="63" slack="1"/>
<pin id="223" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_r_M_real_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="63" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="0" index="3" bw="7" slack="0"/>
<pin id="229" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_real_V/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_Val2_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="63" slack="1"/>
<pin id="236" dir="0" index="1" bw="63" slack="1"/>
<pin id="237" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/11 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_r_M_imag_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="63" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_imag_V/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="output_xk1_M_imag_V_addr_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="2" bw="32" slack="1"/>
<pin id="252" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_xk1_M_imag_V_addr/12 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="10"/>
<pin id="265" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="268" class="1005" name="coefs_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="1"/>
<pin id="270" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="coefs_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="icmp_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="10"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="277" class="1005" name="tmp_5_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="282" class="1005" name="p_y_M_imag_V_read_assign_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_imag_V_read_assign "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_6_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="292" class="1005" name="p_x_M_imag_V_read_assign_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_imag_V_read_assign "/>
</bind>
</comp>

<comp id="297" class="1005" name="input_xk2_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="9"/>
<pin id="299" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="input_xk2_read "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="63" slack="1"/>
<pin id="304" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_2_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="63" slack="1"/>
<pin id="310" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_3_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="63" slack="1"/>
<pin id="316" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_4_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="63" slack="1"/>
<pin id="322" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp1_i_cast_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="63" slack="1"/>
<pin id="328" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_i_cast "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_2_i_cast_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="63" slack="1"/>
<pin id="333" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_cast "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_i_cast_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="63" slack="1"/>
<pin id="338" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_cast "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_3_i_cast_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="63" slack="1"/>
<pin id="343" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_cast "/>
</bind>
</comp>

<comp id="346" class="1005" name="p_r_M_real_V_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_V "/>
</bind>
</comp>

<comp id="351" class="1005" name="p_r_M_imag_V_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="56" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="56" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="66" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="40" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="115" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="115" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="115" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="115" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="154"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="94" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="94" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="68" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="68" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="200"><net_src comp="184" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="187" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="190" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="193" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="190" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="187" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="184" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="193" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="62" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="244"><net_src comp="58" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="248" pin="3"/><net_sink comp="106" pin=1"/></net>

<net id="261"><net_src comp="129" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="266"><net_src comp="135" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="271"><net_src comp="87" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="276"><net_src comp="150" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="156" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="285"><net_src comp="160" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="290"><net_src comp="170" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="295"><net_src comp="174" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="300"><net_src comp="74" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="305"><net_src comp="184" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="311"><net_src comp="187" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="317"><net_src comp="190" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="323"><net_src comp="193" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="329"><net_src comp="196" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="334"><net_src comp="202" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="339"><net_src comp="208" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="344"><net_src comp="214" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="349"><net_src comp="224" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="354"><net_src comp="238" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="248" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {12 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_24 : 2
		tmp : 1
		coefs_addr : 2
		coefs_load : 3
		tmp_7 : 1
		icmp : 2
	State 3
		tmp_5 : 1
		p_y_M_imag_V_read_assign : 1
	State 4
		tmp1_i_cast : 1
		tmp_2_i_cast : 1
		tmp_i_cast : 1
		tmp_3_i_cast : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		p_r_M_real_V : 1
		p_r_M_imag_V : 1
	State 12
		stg_76 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|    add   |            i_1_fu_129           |    0    |    0    |    12   |
|          |         p_Val2_1_fu_234         |    0    |    0    |    63   |
|----------|---------------------------------|---------|---------|---------|
|    sub   |         p_Val2_s_fu_220         |    0    |    0    |    63   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_196           |    4    |    0    |    0    |
|    mul   |            grp_fu_202           |    4    |    0    |    0    |
|          |            grp_fu_208           |    4    |    0    |    0    |
|          |            grp_fu_214           |    4    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         exitcond_fu_123         |    0    |    0    |    12   |
|          |           icmp_fu_150           |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|   read   |    input_xk1_read_read_fu_68    |    0    |    0    |    0    |
|          |    input_xk2_read_read_fu_74    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |        stg_78_write_fu_80       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |            tmp_fu_135           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_7_fu_140          |    0    |    0    |    0    |
|          | p_y_M_imag_V_read_assign_fu_160 |    0    |    0    |    0    |
|partselect| p_x_M_imag_V_read_assign_fu_174 |    0    |    0    |    0    |
|          |       p_r_M_real_V_fu_224       |    0    |    0    |    0    |
|          |       p_r_M_imag_V_fu_238       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |           tmp_5_fu_156          |    0    |    0    |    0    |
|          |           tmp_6_fu_170          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_1_fu_184          |    0    |    0    |    0    |
|   sext   |           tmp_2_fu_187          |    0    |    0    |    0    |
|          |           tmp_3_fu_190          |    0    |    0    |    0    |
|          |           tmp_4_fu_193          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate| output_xk1_M_imag_V_addr_fu_248 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    16   |    0    |   152   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       coefs_addr_reg_268       |   11   |
|           i_1_reg_258          |   12   |
|            i_reg_111           |   12   |
|          icmp_reg_273          |    1   |
|     input_xk2_read_reg_297     |   64   |
|      p_r_M_imag_V_reg_351      |   32   |
|      p_r_M_real_V_reg_346      |   32   |
|p_x_M_imag_V_read_assign_reg_292|   32   |
|p_y_M_imag_V_read_assign_reg_282|   32   |
|       tmp1_i_cast_reg_326      |   63   |
|          tmp_1_reg_302         |   63   |
|      tmp_2_i_cast_reg_331      |   63   |
|          tmp_2_reg_308         |   63   |
|      tmp_3_i_cast_reg_341      |   63   |
|          tmp_3_reg_314         |   63   |
|          tmp_4_reg_320         |   63   |
|          tmp_5_reg_277         |   32   |
|          tmp_6_reg_287         |   32   |
|       tmp_i_cast_reg_336       |   63   |
|           tmp_reg_263          |   64   |
+--------------------------------+--------+
|              Total             |   860  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_94 |  p0  |   2  |  11  |   22   ||    11   |
|    grp_fu_196    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_196    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_202    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_202    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_208    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_208    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_214    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_214    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   534  ||  8.028  ||   267   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   152  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   267  |
|  Register |    -   |    -   |   860  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    8   |   860  |   419  |
+-----------+--------+--------+--------+--------+
