{"Bilel Belhadj": [["Continuous real-world inputs can open up alternative accelerator designs", ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe Heliot", "Olivier Temam"], "https://doi.org/10.1145/2485922.2485923", "isca", 2013]], "Antoine Joubert": [["Continuous real-world inputs can open up alternative accelerator designs", ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe Heliot", "Olivier Temam"], "https://doi.org/10.1145/2485922.2485923", "isca", 2013]], "Zheng Li": [["Continuous real-world inputs can open up alternative accelerator designs", ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe Heliot", "Olivier Temam"], "https://doi.org/10.1145/2485922.2485923", "isca", 2013]], "Rodolphe Heliot": [["Continuous real-world inputs can open up alternative accelerator designs", ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe Heliot", "Olivier Temam"], "https://doi.org/10.1145/2485922.2485923", "isca", 2013]], "Olivier Temam": [["Continuous real-world inputs can open up alternative accelerator designs", ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe Heliot", "Olivier Temam"], "https://doi.org/10.1145/2485922.2485923", "isca", 2013]], "Paula Petrica": [["Flicker: a dynamically adaptive architecture for power limited multicore systems", ["Paula Petrica", "Adam M. Izraelevitz", "David H. Albonesi", "Christine A. Shoemaker"], "https://doi.org/10.1145/2485922.2485924", "isca", 2013]], "Adam M. Izraelevitz": [["Flicker: a dynamically adaptive architecture for power limited multicore systems", ["Paula Petrica", "Adam M. Izraelevitz", "David H. Albonesi", "Christine A. Shoemaker"], "https://doi.org/10.1145/2485922.2485924", "isca", 2013]], "David H. Albonesi": [["Flicker: a dynamically adaptive architecture for power limited multicore systems", ["Paula Petrica", "Adam M. Izraelevitz", "David H. Albonesi", "Christine A. Shoemaker"], "https://doi.org/10.1145/2485922.2485924", "isca", 2013]], "Christine A. Shoemaker": [["Flicker: a dynamically adaptive architecture for power limited multicore systems", ["Paula Petrica", "Adam M. Izraelevitz", "David H. Albonesi", "Christine A. Shoemaker"], "https://doi.org/10.1145/2485922.2485924", "isca", 2013]], "Wajahat Qadeer": [["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", "isca", 2013]], "Rehan Hameed": [["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", "isca", 2013]], "Ofer Shacham": [["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", "isca", 2013]], "Preethi Venkatesan": [["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", "isca", 2013]], "Christos Kozyrakis": [["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", "isca", 2013], ["ZSim: fast and accurate microarchitectural simulation of thousand-core systems", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1145/2485922.2485963", "isca", 2013]], "Mark A. Horowitz": [["Convolution engine: balancing efficiency & flexibility in specialized computing", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", "isca", 2013]], "Kevin T. Lim": [["Thin servers with smart pipes: designing SoC accelerators for memcached", ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1145/2485922.2485926", "isca", 2013]], "David Meisner": [["Thin servers with smart pipes: designing SoC accelerators for memcached", ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1145/2485922.2485926", "isca", 2013]], "Ali G. Saidi": [["Thin servers with smart pipes: designing SoC accelerators for memcached", ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1145/2485922.2485926", "isca", 2013]], "Parthasarathy Ranganathan": [["Thin servers with smart pipes: designing SoC accelerators for memcached", ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1145/2485922.2485926", "isca", 2013]], "Thomas F. Wenisch": [["Thin servers with smart pipes: designing SoC accelerators for memcached", ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1145/2485922.2485926", "isca", 2013]], "Janani Mukundan": [["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", "isca", 2013]], "Hillery C. Hunter": [["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", "isca", 2013]], "Kyu-hyoun Kim": [["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", "isca", 2013]], "Jeffrey Stuecheli": [["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", "isca", 2013]], "Jose F. Martinez": [["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", "isca", 2013], ["Improving memory scheduling via processor-side load criticality information", ["Saugata Ghose", "Hyodong Lee", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485930", "isca", 2013]], "Jamie Liu": [["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", "isca", 2013]], "Ben Jaiyen": [["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", "isca", 2013]], "Yoongu Kim": [["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", "isca", 2013]], "Chris Wilkerson": [["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", "isca", 2013]], "Onur Mutlu": [["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", "isca", 2013], ["Utility-based acceleration of multithreaded applications on asymmetric CMPs", ["Jose A. Joao", "M. Aater Suleman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2485922.2485936", "isca", 2013], ["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", "isca", 2013]], "Prashant J. Nair": [["ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates", ["Prashant J. Nair", "Dae-Hyun Kim", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2485922.2485929", "isca", 2013]], "Dae-Hyun Kim": [["ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates", ["Prashant J. Nair", "Dae-Hyun Kim", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2485922.2485929", "isca", 2013]], "Moinuddin K. Qureshi": [["ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates", ["Prashant J. Nair", "Dae-Hyun Kim", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2485922.2485929", "isca", 2013]], "Saugata Ghose": [["Improving memory scheduling via processor-side load criticality information", ["Saugata Ghose", "Hyodong Lee", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485930", "isca", 2013]], "Hyodong Lee": [["Improving memory scheduling via processor-side load criticality information", ["Saugata Ghose", "Hyodong Lee", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485930", "isca", 2013]], "Canturk Isci": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "Suzanne McIntosh": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "Jeffrey O. Kephart": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "Rajarshi Das": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "James E. Hanson": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "Scott Piper": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "Robert R. Wolford": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "Thomas Brey": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "Robert Kantner": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "Allen Ng": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "James Norris": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "Abdoulaye Traore": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "Michael Frissora": [["Agile, efficient virtualization power management with low-latency server power states", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", "isca", 2013]], "Cheng-Chun Tu": [["Secure I/O device sharing among virtual machines on multiple hosts", ["Cheng-Chun Tu", "Chao-tang Lee", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2485922.2485932", "isca", 2013]], "Chao-tang Lee": [["Secure I/O device sharing among virtual machines on multiple hosts", ["Cheng-Chun Tu", "Chao-tang Lee", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2485922.2485932", "isca", 2013]], "Tzi-cker Chiueh": [["Secure I/O device sharing among virtual machines on multiple hosts", ["Cheng-Chun Tu", "Chao-tang Lee", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2485922.2485932", "isca", 2013]], "Xiaotao Chang": [["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", "isca", 2013]], "Hubertus Franke": [["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", "isca", 2013]], "Yi Ge": [["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", "isca", 2013]], "Tao Liu": [["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", "isca", 2013]], "Kun Wang": [["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", "isca", 2013]], "Jimi Xenidis": [["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", "isca", 2013]], "Fei Chen": [["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", "isca", 2013]], "Yu Zhang": [["Improving virtualization in the presence of software managed translation lookaside buffers", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", "isca", 2013]], "Ji Kim": [["Microarchitectural mechanisms to exploit value structure in SIMT architectures", ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "https://doi.org/10.1145/2485922.2485934", "isca", 2013]], "Christopher Torng": [["Microarchitectural mechanisms to exploit value structure in SIMT architectures", ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "https://doi.org/10.1145/2485922.2485934", "isca", 2013]], "Shreesha Srinath": [["Microarchitectural mechanisms to exploit value structure in SIMT architectures", ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "https://doi.org/10.1145/2485922.2485934", "isca", 2013]], "Derek Lockhart": [["Microarchitectural mechanisms to exploit value structure in SIMT architectures", ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "https://doi.org/10.1145/2485922.2485934", "isca", 2013]], "Christopher Batten": [["Microarchitectural mechanisms to exploit value structure in SIMT architectures", ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "https://doi.org/10.1145/2485922.2485934", "isca", 2013]], "Angshuman Parashar": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Michael Pellauer": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Michael Adler": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Bushra Ahsan": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Neal Clayton Crago": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Daniel Lustig": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Vladimir Pavlov": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Antonia Zhai": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Mohit Gambhir": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Aamer Jaleel": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Randy L. Allmon": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Rachid Rayess": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Stephen Maresh": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Joel S. Emer": [["Triggered instructions: a control paradigm for spatially-programmed architectures", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", "isca", 2013]], "Jose A. Joao": [["Utility-based acceleration of multithreaded applications on asymmetric CMPs", ["Jose A. Joao", "M. Aater Suleman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2485922.2485936", "isca", 2013]], "M. Aater Suleman": [["Utility-based acceleration of multithreaded applications on asymmetric CMPs", ["Jose A. Joao", "M. Aater Suleman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2485922.2485936", "isca", 2013]], "Yale N. Patt": [["Utility-based acceleration of multithreaded applications on asymmetric CMPs", ["Jose A. Joao", "M. Aater Suleman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2485922.2485936", "isca", 2013]], "Daniel Kudrow": [["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", "isca", 2013]], "Kenneth Bier": [["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", "isca", 2013]], "Zhaoxia Deng": [["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", "isca", 2013]], "Diana Franklin": [["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", "isca", 2013]], "Yu Tomita": [["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", "isca", 2013]], "Kenneth R. Brown": [["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", "isca", 2013]], "Frederic T. Chong": [["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", "isca", 2013], ["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", "isca", 2013]], "Richard A. Muscat": [["DNA-based molecular architecture with spatially localized components", ["Richard A. Muscat", "Karin Strauss", "Luis Ceze", "Georg Seelig"], "https://doi.org/10.1145/2485922.2485938", "isca", 2013]], "Karin Strauss": [["DNA-based molecular architecture with spatially localized components", ["Richard A. Muscat", "Karin Strauss", "Luis Ceze", "Georg Seelig"], "https://doi.org/10.1145/2485922.2485938", "isca", 2013], ["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", "isca", 2013]], "Luis Ceze": [["DNA-based molecular architecture with spatially localized components", ["Richard A. Muscat", "Karin Strauss", "Luis Ceze", "Georg Seelig"], "https://doi.org/10.1145/2485922.2485938", "isca", 2013]], "Georg Seelig": [["DNA-based molecular architecture with spatially localized components", ["Richard A. Muscat", "Karin Strauss", "Luis Ceze", "Georg Seelig"], "https://doi.org/10.1145/2485922.2485938", "isca", 2013]], "Qing Guo": [["AC-DIMM: associative computing with STT-MRAM", ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "https://doi.org/10.1145/2485922.2485939", "isca", 2013]], "Xiaochen Guo": [["AC-DIMM: associative computing with STT-MRAM", ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "https://doi.org/10.1145/2485922.2485939", "isca", 2013]], "Ravi Patel": [["AC-DIMM: associative computing with STT-MRAM", ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "https://doi.org/10.1145/2485922.2485939", "isca", 2013]], "Engin Ipek": [["AC-DIMM: associative computing with STT-MRAM", ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "https://doi.org/10.1145/2485922.2485939", "isca", 2013]], "Eby G. Friedman": [["AC-DIMM: associative computing with STT-MRAM", ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "https://doi.org/10.1145/2485922.2485939", "isca", 2013]], "Blake A. Hechtman": [["Exploring memory consistency for massively-threaded throughput-oriented processors", ["Blake A. Hechtman", "Daniel J. Sorin"], "https://doi.org/10.1145/2485922.2485940", "isca", 2013]], "Daniel J. Sorin": [["Exploring memory consistency for massively-threaded throughput-oriented processors", ["Blake A. Hechtman", "Daniel J. Sorin"], "https://doi.org/10.1145/2485922.2485940", "isca", 2013]], "Yuelu Duan": [["WeeFence: toward making fences free in TSO", ["Yuelu Duan", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485941", "isca", 2013]], "Abdullah Muzahid": [["WeeFence: toward making fences free in TSO", ["Yuelu Duan", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485941", "isca", 2013]], "Josep Torrellas": [["WeeFence: toward making fences free in TSO", ["Yuelu Duan", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485941", "isca", 2013], ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", "isca", 2013]], "Harold W. Cain": [["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", "isca", 2013]], "Maged M. Michael": [["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", "isca", 2013]], "Brad Frey": [["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", "isca", 2013]], "Cathy May": [["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", "isca", 2013]], "Derek Williams": [["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", "isca", 2013]], "Hung Q. Le": [["Robust architectural support for transactional memory in the power architecture", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", "isca", 2013]], "Arkaprava Basu": [["Efficient virtual memory for big memory servers", ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1145/2485922.2485943", "isca", 2013]], "Jayneel Gandhi": [["Efficient virtual memory for big memory servers", ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1145/2485922.2485943", "isca", 2013]], "Jichuan Chang": [["Efficient virtual memory for big memory servers", ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1145/2485922.2485943", "isca", 2013]], "Mark D. Hill": [["Efficient virtual memory for big memory servers", ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1145/2485922.2485943", "isca", 2013]], "Michael M. Swift": [["Efficient virtual memory for big memory servers", ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1145/2485922.2485943", "isca", 2013]], "Lisa Wu": [["Navigating big data with high-throughput, energy-efficient data partitioning", ["Lisa Wu", "Raymond J. Barker", "Martha A. Kim", "Kenneth A. Ross"], "https://doi.org/10.1145/2485922.2485944", "isca", 2013]], "Raymond J. Barker": [["Navigating big data with high-throughput, energy-efficient data partitioning", ["Lisa Wu", "Raymond J. Barker", "Martha A. Kim", "Kenneth A. Ross"], "https://doi.org/10.1145/2485922.2485944", "isca", 2013]], "Martha A. Kim": [["Navigating big data with high-throughput, energy-efficient data partitioning", ["Lisa Wu", "Raymond J. Barker", "Martha A. Kim", "Kenneth A. Ross"], "https://doi.org/10.1145/2485922.2485944", "isca", 2013]], "Kenneth A. Ross": [["Navigating big data with high-throughput, energy-efficient data partitioning", ["Lisa Wu", "Raymond J. Barker", "Martha A. Kim", "Kenneth A. Ross"], "https://doi.org/10.1145/2485922.2485944", "isca", 2013]], "Eric S. Chung": [["LINQits: big data on little clients", ["Eric S. Chung", "John D. Davis", "Jaewon Lee"], "https://doi.org/10.1145/2485922.2485945", "isca", 2013]], "John D. Davis": [["LINQits: big data on little clients", ["Eric S. Chung", "John D. Davis", "Jaewon Lee"], "https://doi.org/10.1145/2485922.2485945", "isca", 2013], ["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", "isca", 2013]], "Jaewon Lee": [["LINQits: big data on little clients", ["Eric S. Chung", "John D. Davis", "Jaewon Lee"], "https://doi.org/10.1145/2485922.2485945", "isca", 2013]], "Islam Atta": [["STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution", ["Islam Atta", "Pinar Tozun", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1145/2485922.2485946", "isca", 2013]], "Pinar Tozun": [["STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution", ["Islam Atta", "Pinar Tozun", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1145/2485922.2485946", "isca", 2013]], "Xin Tong": [["STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution", ["Islam Atta", "Pinar Tozun", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1145/2485922.2485946", "isca", 2013]], "Anastasia Ailamaki": [["STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution", ["Islam Atta", "Pinar Tozun", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1145/2485922.2485946", "isca", 2013]], "Andreas Moshovos": [["STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution", ["Islam Atta", "Pinar Tozun", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1145/2485922.2485946", "isca", 2013]], "Indrani Paul": [["Cooperative boosting: needy versus greedy power management", ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2485922.2485947", "isca", 2013]], "Srilatha Manne": [["Cooperative boosting: needy versus greedy power management", ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2485922.2485947", "isca", 2013]], "Manish Arora": [["Cooperative boosting: needy versus greedy power management", ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2485922.2485947", "isca", 2013]], "William Lloyd Bircher": [["Cooperative boosting: needy versus greedy power management", ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2485922.2485947", "isca", 2013]], "Sudhakar Yalamanchili": [["Cooperative boosting: needy versus greedy power management", ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2485922.2485947", "isca", 2013]], "Anys Bacha": [["Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors", ["Anys Bacha", "Radu Teodorescu"], "https://doi.org/10.1145/2485922.2485948", "isca", 2013]], "Radu Teodorescu": [["Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors", ["Anys Bacha", "Radu Teodorescu"], "https://doi.org/10.1145/2485922.2485948", "isca", 2013]], "Henry Cook": [["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", "isca", 2013]], "Miquel Moreto": [["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", "isca", 2013]], "Sarah Bird": [["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", "isca", 2013]], "Khanh Dao": [["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", "isca", 2013]], "David A. Patterson": [["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", "isca", 2013]], "Krste Asanovic": [["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", "isca", 2013]], "Reetuparna Das": [["Catnap: energy proportional multiple network-on-chip", ["Reetuparna Das", "Satish Narayanasamy", "Sudhir Satpathy", "Ronald G. Dreslinski"], "https://doi.org/10.1145/2485922.2485950", "isca", 2013]], "Satish Narayanasamy": [["Catnap: energy proportional multiple network-on-chip", ["Reetuparna Das", "Satish Narayanasamy", "Sudhir Satpathy", "Ronald G. Dreslinski"], "https://doi.org/10.1145/2485922.2485950", "isca", 2013]], "Sudhir Satpathy": [["Catnap: energy proportional multiple network-on-chip", ["Reetuparna Das", "Satish Narayanasamy", "Sudhir Satpathy", "Ronald G. Dreslinski"], "https://doi.org/10.1145/2485922.2485950", "isca", 2013]], "Ronald G. Dreslinski": [["Catnap: energy proportional multiple network-on-chip", ["Reetuparna Das", "Satish Narayanasamy", "Sudhir Satpathy", "Ronald G. Dreslinski"], "https://doi.org/10.1145/2485922.2485950", "isca", 2013]], "Adwait Jog": [["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", "isca", 2013]], "Onur Kayiran": [["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", "isca", 2013]], "Asit K. Mishra": [["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", "isca", 2013]], "Mahmut T. Kandemir": [["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", "isca", 2013]], "Ravishankar R. Iyer": [["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", "isca", 2013]], "Chita R. Das": [["Orchestrated scheduling and prefetching for GPGPUs", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", "isca", 2013]], "Naifeng Jing": [["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", "isca", 2013]], "Yao Shen": [["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", "isca", 2013]], "Yao Lu": [["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", "isca", 2013]], "Shrikanth Ganapathy": [["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", "isca", 2013]], "Zhigang Mao": [["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", "isca", 2013]], "Minyi Guo": [["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", "isca", 2013]], "Ramon Canal": [["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", "isca", 2013]], "Xiaoyao Liang": [["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", "isca", 2013]], "Minsoo Rhu": [["Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation", ["Minsoo Rhu", "Mattan Erez"], "https://doi.org/10.1145/2485922.2485953", "isca", 2013]], "Mattan Erez": [["Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation", ["Minsoo Rhu", "Mattan Erez"], "https://doi.org/10.1145/2485922.2485953", "isca", 2013]], "Aniruddha S. Vaidya": [["SIMD divergence optimization through intra-warp compaction", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", "isca", 2013]], "Anahita Shayesteh": [["SIMD divergence optimization through intra-warp compaction", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", "isca", 2013]], "Dong Hyuk Woo": [["SIMD divergence optimization through intra-warp compaction", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", "isca", 2013]], "Roy Saharoy": [["SIMD divergence optimization through intra-warp compaction", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", "isca", 2013]], "Mani Azimi": [["SIMD divergence optimization through intra-warp compaction", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", "isca", 2013]], "Young Hoon Son": [["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", "isca", 2013]], "Seongil O": [["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", "isca", 2013]], "Yuhwan Ro": [["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", "isca", 2013]], "Jae W. Lee": [["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", "isca", 2013]], "Jung Ho Ahn": [["Reducing memory access latency with asymmetric DRAM bank organizations", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", "isca", 2013]], "Ziyi Liu": [["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", "isca", 2013]], "Jong-Hyuk Lee": [["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", "isca", 2013]], "Junyuan Zeng": [["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", "isca", 2013]], "Yuanfeng Wen": [["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", "isca", 2013]], "Zhiqiang Lin": [["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", "isca", 2013]], "Weidong Shi": [["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", "isca", 2013]], "Djordje Jevdjic": [["Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache", ["Djordje Jevdjic", "Stavros Volos", "Babak Falsafi"], "https://doi.org/10.1145/2485922.2485957", "isca", 2013]], "Stavros Volos": [["Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache", ["Djordje Jevdjic", "Stavros Volos", "Babak Falsafi"], "https://doi.org/10.1145/2485922.2485957", "isca", 2013]], "Babak Falsafi": [["Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache", ["Djordje Jevdjic", "Stavros Volos", "Babak Falsafi"], "https://doi.org/10.1145/2485922.2485957", "isca", 2013]], "Jaewoong Sim": [["Resilient die-stacked DRAM caches", ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike OConnor"], "https://doi.org/10.1145/2485922.2485958", "isca", 2013]], "Gabriel H. Loh": [["Resilient die-stacked DRAM caches", ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike OConnor"], "https://doi.org/10.1145/2485922.2485958", "isca", 2013]], "Vilas Sridharan": [["Resilient die-stacked DRAM caches", ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike OConnor"], "https://doi.org/10.1145/2485922.2485958", "isca", 2013]], "Mike OConnor": [["Resilient die-stacked DRAM caches", ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike OConnor"], "https://doi.org/10.1145/2485922.2485958", "isca", 2013]], "Yu Du": [["Bit mapping for balanced PCM cell programming", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1145/2485922.2485959", "isca", 2013]], "Miao Zhou": [["Bit mapping for balanced PCM cell programming", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1145/2485922.2485959", "isca", 2013]], "Bruce R. Childers": [["Bit mapping for balanced PCM cell programming", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1145/2485922.2485959", "isca", 2013]], "Daniel Mosse": [["Bit mapping for balanced PCM cell programming", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1145/2485922.2485959", "isca", 2013]], "Rami G. Melhem": [["Bit mapping for balanced PCM cell programming", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1145/2485922.2485959", "isca", 2013]], "Nak Hee Seong": [["Tri-level-cell phase change memory: toward an efficient and reliable memory system", ["Nak Hee Seong", "Sungkap Yeo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/2485922.2485960", "isca", 2013]], "Sungkap Yeo": [["Tri-level-cell phase change memory: toward an efficient and reliable memory system", ["Nak Hee Seong", "Sungkap Yeo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/2485922.2485960", "isca", 2013]], "Hsien-Hsin S. Lee": [["Tri-level-cell phase change memory: toward an efficient and reliable memory system", ["Nak Hee Seong", "Sungkap Yeo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/2485922.2485960", "isca", 2013]], "Rodolfo Azevedo": [["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", "isca", 2013]], "Parikshit Gopalan": [["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", "isca", 2013]], "Mark S. Manasse": [["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", "isca", 2013]], "Sergey Yekhanin": [["Zombie memory: extending memory lifetime by reviving dead blocks", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", "isca", 2013]], "Adrian M. Caulfield": [["QuickSAN: a storage area network for fast, distributed, solid state disks", ["Adrian M. Caulfield", "Steven Swanson"], "https://doi.org/10.1145/2485922.2485962", "isca", 2013]], "Steven Swanson": [["QuickSAN: a storage area network for fast, distributed, solid state disks", ["Adrian M. Caulfield", "Steven Swanson"], "https://doi.org/10.1145/2485922.2485962", "isca", 2013]], "Daniel Sanchez": [["ZSim: fast and accurate microarchitectural simulation of thousand-core systems", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1145/2485922.2485963", "isca", 2013]], "Jingwen Leng": [["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", "isca", 2013]], "Tayler H. Hetherington": [["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", "isca", 2013]], "Ahmed ElTantawy": [["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", "isca", 2013]], "Syed Zohaib Gilani": [["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", "isca", 2013]], "Nam Sung Kim": [["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", "isca", 2013]], "Tor M. Aamodt": [["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", "isca", 2013]], "Vijay Janapa Reddi": [["GPUWattch: enabling energy optimizations in GPGPUs", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", "isca", 2013]], "Meng-Ju Wu": [["Studying multicore processor scaling via reuse distance analysis", ["Meng-Ju Wu", "Minshu Zhao", "Donald Yeung"], "https://doi.org/10.1145/2485922.2485965", "isca", 2013]], "Minshu Zhao": [["Studying multicore processor scaling via reuse distance analysis", ["Meng-Ju Wu", "Minshu Zhao", "Donald Yeung"], "https://doi.org/10.1145/2485922.2485965", "isca", 2013]], "Donald Yeung": [["Studying multicore processor scaling via reuse distance analysis", ["Meng-Ju Wu", "Minshu Zhao", "Donald Yeung"], "https://doi.org/10.1145/2485922.2485965", "isca", 2013]], "Kristof Du Bois": [["Criticality stacks: identifying critical threads in parallel programs using synchronization behavior", ["Kristof Du Bois", "Stijn Eyerman", "Jennifer B. Sartor", "Lieven Eeckhout"], "https://doi.org/10.1145/2485922.2485966", "isca", 2013]], "Stijn Eyerman": [["Criticality stacks: identifying critical threads in parallel programs using synchronization behavior", ["Kristof Du Bois", "Stijn Eyerman", "Jennifer B. Sartor", "Lieven Eeckhout"], "https://doi.org/10.1145/2485922.2485966", "isca", 2013]], "Jennifer B. Sartor": [["Criticality stacks: identifying critical threads in parallel programs using synchronization behavior", ["Kristof Du Bois", "Stijn Eyerman", "Jennifer B. Sartor", "Lieven Eeckhout"], "https://doi.org/10.1145/2485922.2485966", "isca", 2013]], "Lieven Eeckhout": [["Criticality stacks: identifying critical threads in parallel programs using synchronization behavior", ["Kristof Du Bois", "Stijn Eyerman", "Jennifer B. Sartor", "Lieven Eeckhout"], "https://doi.org/10.1145/2485922.2485966", "isca", 2013]], "George Kurian": [["The locality-aware adaptive cache coherence protocol", ["George Kurian", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485967", "isca", 2013]], "Omer Khan": [["The locality-aware adaptive cache coherence protocol", ["George Kurian", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485967", "isca", 2013]], "Srinivas Devadas": [["The locality-aware adaptive cache coherence protocol", ["George Kurian", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485967", "isca", 2013], ["Design space exploration and optimization of path oblivious RAM in secure processors", ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485971", "isca", 2013]], "Stefanos Kaxiras": [["A new perspective for efficient virtual-cache coherence", ["Stefanos Kaxiras", "Alberto Ros"], "https://doi.org/10.1145/2485922.2485968", "isca", 2013]], "Alberto Ros": [["A new perspective for efficient virtual-cache coherence", ["Stefanos Kaxiras", "Alberto Ros"], "https://doi.org/10.1145/2485922.2485968", "isca", 2013]], "Hongzhou Zhao": [["Protozoa: adaptive granularity cache coherence", ["Hongzhou Zhao", "Arrvindh Shriraman", "Snehasish Kumar", "Sandhya Dwarkadas"], "https://doi.org/10.1145/2485922.2485969", "isca", 2013]], "Arrvindh Shriraman": [["Protozoa: adaptive granularity cache coherence", ["Hongzhou Zhao", "Arrvindh Shriraman", "Snehasish Kumar", "Sandhya Dwarkadas"], "https://doi.org/10.1145/2485922.2485969", "isca", 2013]], "Snehasish Kumar": [["Protozoa: adaptive granularity cache coherence", ["Hongzhou Zhao", "Arrvindh Shriraman", "Snehasish Kumar", "Sandhya Dwarkadas"], "https://doi.org/10.1145/2485922.2485969", "isca", 2013]], "Sandhya Dwarkadas": [["Protozoa: adaptive granularity cache coherence", ["Hongzhou Zhao", "Arrvindh Shriraman", "Snehasish Kumar", "Sandhya Dwarkadas"], "https://doi.org/10.1145/2485922.2485969", "isca", 2013]], "John Demme": [["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", "isca", 2013]], "Matthew Maycock": [["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", "isca", 2013]], "Jared Schmitz": [["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", "isca", 2013]], "Adrian Tang": [["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", "isca", 2013]], "Adam Waksman": [["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", "isca", 2013]], "Simha Sethumadhavan": [["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", "isca", 2013]], "Salvatore J. Stolfo": [["On the feasibility of online malware detection with performance counters", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", "isca", 2013]], "Ling Ren": [["Design space exploration and optimization of path oblivious RAM in secure processors", ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485971", "isca", 2013]], "Xiangyao Yu": [["Design space exploration and optimization of path oblivious RAM in secure processors", ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485971", "isca", 2013]], "Christopher W. Fletcher": [["Design space exploration and optimization of path oblivious RAM in secure processors", ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485971", "isca", 2013]], "Marten van Dijk": [["Design space exploration and optimization of path oblivious RAM in secure processors", ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485971", "isca", 2013]], "Hassan M. G. Wassel": [["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", "isca", 2013]], "Ying Gao": [["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", "isca", 2013]], "Jason Oberg": [["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", "isca", 2013]], "Ted Huffmire": [["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", "isca", 2013]], "Ryan Kastner": [["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", "isca", 2013]], "Timothy Sherwood": [["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", "isca", 2013]], "Di Wang": [["Virtualizing power distribution in datacenters", ["Di Wang", "Chuangang Ren", "Anand Sivasubramaniam"], "https://doi.org/10.1145/2485922.2485973", "isca", 2013]], "Chuangang Ren": [["Virtualizing power distribution in datacenters", ["Di Wang", "Chuangang Ren", "Anand Sivasubramaniam"], "https://doi.org/10.1145/2485922.2485973", "isca", 2013]], "Anand Sivasubramaniam": [["Virtualizing power distribution in datacenters", ["Di Wang", "Chuangang Ren", "Anand Sivasubramaniam"], "https://doi.org/10.1145/2485922.2485973", "isca", 2013]], "Hailong Yang": [["Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers", ["Hailong Yang", "Alex D. Breslow", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485974", "isca", 2013]], "Alex D. Breslow": [["Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers", ["Hailong Yang", "Alex D. Breslow", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485974", "isca", 2013]], "Jason Mars": [["Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers", ["Hailong Yang", "Alex D. Breslow", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485974", "isca", 2013], ["Whare-map: heterogeneity in \"homogeneous\" warehouse-scale computers", ["Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485975", "isca", 2013]], "Lingjia Tang": [["Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers", ["Hailong Yang", "Alex D. Breslow", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485974", "isca", 2013], ["Whare-map: heterogeneity in \"homogeneous\" warehouse-scale computers", ["Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485975", "isca", 2013]], "Nikos Foutris": [["Deconfigurable microprocessor architectures for silicon debug acceleration", ["Nikos Foutris", "Dimitris Gizopoulos", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2485922.2485976", "isca", 2013]], "Dimitris Gizopoulos": [["Deconfigurable microprocessor architectures for silicon debug acceleration", ["Nikos Foutris", "Dimitris Gizopoulos", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2485922.2485976", "isca", 2013]], "Xavier Vera": [["Deconfigurable microprocessor architectures for silicon debug acceleration", ["Nikos Foutris", "Dimitris Gizopoulos", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2485922.2485976", "isca", 2013]], "Antonio Gonzalez": [["Deconfigurable microprocessor architectures for silicon debug acceleration", ["Nikos Foutris", "Dimitris Gizopoulos", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2485922.2485976", "isca", 2013]], "Gilles Pokam": [["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", "isca", 2013]], "Klaus Danne": [["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", "isca", 2013]], "Cristiano Pereira": [["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", "isca", 2013]], "Rolf Kassa": [["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", "isca", 2013]], "Tim Kranich": [["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", "isca", 2013]], "Shiliang Hu": [["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", "isca", 2013]], "Justin Emile Gottschlich": [["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", "isca", 2013]], "Nima Honarmand": [["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", "isca", 2013]], "Nathan Dautenhahn": [["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", "isca", 2013]], "Samuel T. King": [["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", "isca", 2013]], "Ruirui C. Huang": [["Non-race concurrency bug detection through order-sensitive critical sections", ["Ruirui C. Huang", "Erik Halberg", "G. Edward Suh"], "https://doi.org/10.1145/2485922.2485978", "isca", 2013]], "Erik Halberg": [["Non-race concurrency bug detection through order-sensitive critical sections", ["Ruirui C. Huang", "Erik Halberg", "G. Edward Suh"], "https://doi.org/10.1145/2485922.2485978", "isca", 2013]], "G. Edward Suh": [["Non-race concurrency bug detection through order-sensitive critical sections", ["Ruirui C. Huang", "Erik Halberg", "G. Edward Suh"], "https://doi.org/10.1145/2485922.2485978", "isca", 2013]]}