Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date              : Thu Sep 29 15:12:46 2016
| Host              : AVIC running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file top_clock_utilization_routed.rpt
| Design            : top
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    0 |        48 |         0 |
| BUFIO |    0 |         8 |         0 |
| MMCM  |    1 |         2 |         0 |
| PLL   |    0 |         2 |         0 |
| BUFR  |    0 |         8 |         0 |
| BUFMR |    0 |         4 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-------------------------------+------------------------------------------+--------------+-------+
|       |                               |                                          |   Num Loads  |       |
+-------+-------------------------------+------------------------------------------+------+-------+-------+
| Index | BUFG Cell                     | Net Name                                 | BELs | Sites | Fixed |
+-------+-------------------------------+------------------------------------------+------+-------+-------+
|     1 | video_pll_m0/inst/clkf_buf    | video_pll_m0/inst/clkfbout_buf_video_pll |    1 |     1 |    no |
|     2 | video_pll_m0/inst/clkout2_buf | video_pll_m0/inst/clk_out2               |    8 |     8 |    no |
|     3 | video_pll_m0/inst/clkout1_buf | video_pll_m0/inst/clk_out1               |   92 |    40 |    no |
+-------+-------------------------------+------------------------------------------+------+-------+-------+


+-------+---------------------------------+--------------------------------------+--------------+-------+
|       |                                 |                                      |   Num Loads  |       |
+-------+---------------------------------+--------------------------------------+------+-------+-------+
| Index | MMCM Cell                       | Net Name                             | BELs | Sites | Fixed |
+-------+---------------------------------+--------------------------------------+------+-------+-------+
|     1 | video_pll_m0/inst/mmcm_adv_inst | video_pll_m0/inst/clk_out1_video_pll |    1 |     1 |    no |
|     2 | video_pll_m0/inst/mmcm_adv_inst | video_pll_m0/inst/clk_out2_video_pll |    1 |     1 |    no |
|     3 | video_pll_m0/inst/mmcm_adv_inst | video_pll_m0/inst/clkfbout_video_pll |    1 |     1 |    no |
+-------+---------------------------------+--------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------+-------------------------------------+--------------+-------+
|       |                                |                                     |   Num Loads  |       |
+-------+--------------------------------+-------------------------------------+------+-------+-------+
| Index | Local Clk Src                  | Net Name                            | BELs | Sites | Fixed |
+-------+--------------------------------+-------------------------------------+------+-------+-------+
|     1 | video_pll_m0/inst/clkin1_ibufg | video_pll_m0/inst/clk_in1_video_pll |    1 |     1 |   yes |
+-------+--------------------------------+-------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    8 |    50 |   81 |  8800 |    3 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  8800 |    0 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |              Clock Net Name              |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------+
| BUFG        | BUFHCE_X1Y11 |   no  |         0 |        0 |       0 |         0 |       0 |       8 |   0 |     0 |        0 | video_pll_m0/inst/clk_out2               |
| BUFG        | BUFHCE_X1Y0  |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | video_pll_m0/inst/clkfbout_buf_video_pll |
| BUFG        | BUFHCE_X1Y10 |   no  |         0 |        0 |       0 |         0 |       0 |       8 |  81 |     3 |        0 | video_pll_m0/inst/clk_out1               |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells video_pll_m0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells video_pll_m0/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells video_pll_m0/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y0 [get_cells video_pll_m0/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y26 [get_ports sys_clk]

# Clock net "video_pll_m0/inst/clk_out1" driven by instance "video_pll_m0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_video_pll_m0/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_video_pll_m0/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="video_pll_m0/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_video_pll_m0/inst/clk_out1}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "video_pll_m0/inst/clk_out2" driven by instance "video_pll_m0/inst/clkout2_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_video_pll_m0/inst/clk_out2}
add_cells_to_pblock [get_pblocks  {CLKAG_video_pll_m0/inst/clk_out2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="video_pll_m0/inst/clk_out2"}]]]
resize_pblock [get_pblocks {CLKAG_video_pll_m0/inst/clk_out2}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
